FIRRTL version 1.2.0
circuit CheckerWrapper :
  module RiscvTrans :
    input clock : Clock
    input reset : Reset
    output io : { flip inst : UInt<32>, flip valid : UInt<1>, iFetchpc : UInt<64>, mem : { read : { valid : UInt<1>, addr : UInt<64>, memWidth : UInt<7>, flip data : UInt<64>}, write : { valid : UInt<1>, addr : UInt<64>, memWidth : UInt<7>, data : UInt<64>}}, tlb : { Anotherread : { valid : UInt<1>, addr : UInt<64>, memWidth : UInt<7>, flip data : UInt<64>}[6], Anotherwrite : { valid : UInt<1>, addr : UInt<64>, memWidth : UInt<7>, data : UInt<64>}[3]}, flip now : { reg : UInt<64>[32], pc : UInt<64>, csr : { misa : UInt<64>, mvendorid : UInt<64>, marchid : UInt<64>, mimpid : UInt<64>, mhartid : UInt<64>, mstatus : UInt<64>, mstatush : UInt<64>, mscratch : UInt<64>, mtvec : UInt<64>, mcounteren : UInt<64>, medeleg : UInt<64>, mideleg : UInt<64>, mip : UInt<64>, mie : UInt<64>, mepc : UInt<64>, mcause : UInt<64>, mtval : UInt<64>, cycle : UInt<64>, scounteren : UInt<64>, scause : UInt<64>, stvec : UInt<64>, sepc : UInt<64>, stval : UInt<64>, sscratch : UInt<64>, satp : UInt<64>, pmpcfg0 : UInt<64>, pmpcfg1 : UInt<64>, pmpcfg2 : UInt<64>, pmpcfg3 : UInt<64>, pmpaddr0 : UInt<64>, pmpaddr1 : UInt<64>, pmpaddr2 : UInt<64>, pmpaddr3 : UInt<64>, MXLEN : UInt<8>, IALIGN : UInt<8>, ILEN : UInt<8>}, internal : { privilegeMode : UInt<2>}}, next : { reg : UInt<64>[32], pc : UInt<64>, csr : { misa : UInt<64>, mvendorid : UInt<64>, marchid : UInt<64>, mimpid : UInt<64>, mhartid : UInt<64>, mstatus : UInt<64>, mstatush : UInt<64>, mscratch : UInt<64>, mtvec : UInt<64>, mcounteren : UInt<64>, medeleg : UInt<64>, mideleg : UInt<64>, mip : UInt<64>, mie : UInt<64>, mepc : UInt<64>, mcause : UInt<64>, mtval : UInt<64>, cycle : UInt<64>, scounteren : UInt<64>, scause : UInt<64>, stvec : UInt<64>, sepc : UInt<64>, stval : UInt<64>, sscratch : UInt<64>, satp : UInt<64>, pmpcfg0 : UInt<64>, pmpcfg1 : UInt<64>, pmpcfg2 : UInt<64>, pmpcfg3 : UInt<64>, pmpaddr0 : UInt<64>, pmpaddr1 : UInt<64>, pmpaddr2 : UInt<64>, pmpaddr3 : UInt<64>, MXLEN : UInt<8>, IALIGN : UInt<8>, ILEN : UInt<8>}, internal : { privilegeMode : UInt<2>}}, event : { valid : UInt<1>, intrNO : UInt<64>, cause : UInt<64>, exceptionPC : UInt<64>, exceptionInst : UInt<64>}} @[src/main/scala/rvspeccore/core/RiscvCore.scala 94:14]

    wire now : { reg : UInt<64>[32], pc : UInt<64>, csr : { misa : UInt<64>, mvendorid : UInt<64>, marchid : UInt<64>, mimpid : UInt<64>, mhartid : UInt<64>, mstatus : UInt<64>, mstatush : UInt<64>, mscratch : UInt<64>, mtvec : UInt<64>, mcounteren : UInt<64>, medeleg : UInt<64>, mideleg : UInt<64>, mip : UInt<64>, mie : UInt<64>, mepc : UInt<64>, mcause : UInt<64>, mtval : UInt<64>, cycle : UInt<64>, scounteren : UInt<64>, scause : UInt<64>, stvec : UInt<64>, sepc : UInt<64>, stval : UInt<64>, sscratch : UInt<64>, satp : UInt<64>, pmpcfg0 : UInt<64>, pmpcfg1 : UInt<64>, pmpcfg2 : UInt<64>, pmpcfg3 : UInt<64>, pmpaddr0 : UInt<64>, pmpaddr1 : UInt<64>, pmpaddr2 : UInt<64>, pmpaddr3 : UInt<64>, MXLEN : UInt<8>, IALIGN : UInt<8>, ILEN : UInt<8>}, internal : { privilegeMode : UInt<2>}} @[src/main/scala/rvspeccore/core/RiscvCore.scala 17:18]
    wire next : { reg : UInt<64>[32], pc : UInt<64>, csr : { misa : UInt<64>, mvendorid : UInt<64>, marchid : UInt<64>, mimpid : UInt<64>, mhartid : UInt<64>, mstatus : UInt<64>, mstatush : UInt<64>, mscratch : UInt<64>, mtvec : UInt<64>, mcounteren : UInt<64>, medeleg : UInt<64>, mideleg : UInt<64>, mip : UInt<64>, mie : UInt<64>, mepc : UInt<64>, mcause : UInt<64>, mtval : UInt<64>, cycle : UInt<64>, scounteren : UInt<64>, scause : UInt<64>, stvec : UInt<64>, sepc : UInt<64>, stval : UInt<64>, sscratch : UInt<64>, satp : UInt<64>, pmpcfg0 : UInt<64>, pmpcfg1 : UInt<64>, pmpcfg2 : UInt<64>, pmpcfg3 : UInt<64>, pmpaddr0 : UInt<64>, pmpaddr1 : UInt<64>, pmpaddr2 : UInt<64>, pmpaddr3 : UInt<64>, MXLEN : UInt<8>, IALIGN : UInt<8>, ILEN : UInt<8>}, internal : { privilegeMode : UInt<2>}} @[src/main/scala/rvspeccore/core/RiscvCore.scala 18:18]
    wire iFetchpc : UInt<64> @[src/main/scala/rvspeccore/core/RiscvCore.scala 20:22]
    wire mem : { read : { valid : UInt<1>, addr : UInt<64>, memWidth : UInt<7>, flip data : UInt<64>}, write : { valid : UInt<1>, addr : UInt<64>, memWidth : UInt<7>, data : UInt<64>}} @[src/main/scala/rvspeccore/core/RiscvCore.scala 21:22]
    wire tlb : { Anotherread : { valid : UInt<1>, addr : UInt<64>, memWidth : UInt<7>, flip data : UInt<64>}[6], Anotherwrite : { valid : UInt<1>, addr : UInt<64>, memWidth : UInt<7>, data : UInt<64>}[3]} @[src/main/scala/rvspeccore/core/RiscvCore.scala 22:53]
    wire inst : UInt<32> @[src/main/scala/rvspeccore/core/RiscvCore.scala 24:25]
    wire global_data : { setpc : UInt<1>} @[src/main/scala/rvspeccore/core/RiscvCore.scala 25:25]
    wire event : { valid : UInt<1>, intrNO : UInt<64>, cause : UInt<64>, exceptionPC : UInt<64>, exceptionInst : UInt<64>} @[src/main/scala/rvspeccore/core/RiscvCore.scala 26:25]
    wire raiseExceptionIntr : UInt<1> @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 118:36]
    raiseExceptionIntr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 118:36]
    wire illegalInstruction : UInt<1> @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 119:36]
    illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 119:36]
    wire _exceptionVec_WIRE : UInt<1>[16] @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[0] <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[1] <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[2] <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[3] <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[4] <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[5] <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[6] <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[7] <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[8] <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[9] <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[10] <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[11] <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[12] <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[13] <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[14] <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[15] <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 122:38]
    wire exceptionVec : UInt<1>[16] @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 122:30]
    exceptionVec <= _exceptionVec_WIRE @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 122:30]
    node _exceptionNO_T = mux(exceptionVec[5], UInt<5>("h5"), UInt<6>("h0")) @[src/main/scala/chisel3/util/Mux.scala 141:16]
    node _exceptionNO_T_1 = mux(exceptionVec[7], UInt<5>("h7"), _exceptionNO_T) @[src/main/scala/chisel3/util/Mux.scala 141:16]
    node _exceptionNO_T_2 = mux(exceptionVec[13], UInt<5>("hd"), _exceptionNO_T_1) @[src/main/scala/chisel3/util/Mux.scala 141:16]
    node _exceptionNO_T_3 = mux(exceptionVec[15], UInt<5>("hf"), _exceptionNO_T_2) @[src/main/scala/chisel3/util/Mux.scala 141:16]
    node _exceptionNO_T_4 = mux(exceptionVec[4], UInt<5>("h4"), _exceptionNO_T_3) @[src/main/scala/chisel3/util/Mux.scala 141:16]
    node _exceptionNO_T_5 = mux(exceptionVec[6], UInt<5>("h6"), _exceptionNO_T_4) @[src/main/scala/chisel3/util/Mux.scala 141:16]
    node _exceptionNO_T_6 = mux(exceptionVec[8], UInt<5>("h8"), _exceptionNO_T_5) @[src/main/scala/chisel3/util/Mux.scala 141:16]
    node _exceptionNO_T_7 = mux(exceptionVec[9], UInt<5>("h9"), _exceptionNO_T_6) @[src/main/scala/chisel3/util/Mux.scala 141:16]
    node _exceptionNO_T_8 = mux(exceptionVec[11], UInt<5>("hb"), _exceptionNO_T_7) @[src/main/scala/chisel3/util/Mux.scala 141:16]
    node _exceptionNO_T_9 = mux(exceptionVec[0], UInt<5>("h0"), _exceptionNO_T_8) @[src/main/scala/chisel3/util/Mux.scala 141:16]
    node _exceptionNO_T_10 = mux(exceptionVec[2], UInt<5>("h2"), _exceptionNO_T_9) @[src/main/scala/chisel3/util/Mux.scala 141:16]
    node _exceptionNO_T_11 = mux(exceptionVec[1], UInt<5>("h1"), _exceptionNO_T_10) @[src/main/scala/chisel3/util/Mux.scala 141:16]
    node _exceptionNO_T_12 = mux(exceptionVec[12], UInt<5>("hc"), _exceptionNO_T_11) @[src/main/scala/chisel3/util/Mux.scala 141:16]
    node exceptionNO = mux(exceptionVec[3], UInt<5>("h3"), _exceptionNO_T_12) @[src/main/scala/chisel3/util/Mux.scala 141:16]
    wire opcode : UInt<7> @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 16:24]
    opcode <= UInt<7>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 16:24]
    wire rd : UInt<5> @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 17:24]
    rd <= UInt<5>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 17:24]
    wire funct3 : UInt<3> @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 18:24]
    funct3 <= UInt<3>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 18:24]
    wire rs1 : UInt<5> @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 19:24]
    rs1 <= UInt<5>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 19:24]
    wire rs2 : UInt<5> @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 20:24]
    rs2 <= UInt<5>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 20:24]
    wire funct7 : UInt<7> @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 21:24]
    funct7 <= UInt<7>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 21:24]
    wire imm : UInt<64> @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 22:24]
    imm <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 22:24]
    wire imm_11_0 : UInt<12> @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 38:27]
    imm_11_0 <= UInt<12>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 38:27]
    wire imm_11_5 : UInt<7> @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 39:27]
    imm_11_5 <= UInt<7>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 39:27]
    wire imm_4_0 : UInt<5> @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 39:62]
    imm_4_0 <= UInt<5>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 39:62]
    wire imm_12 : UInt<1> @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 40:27]
    imm_12 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 40:27]
    wire imm_10_5 : UInt<6> @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 40:62]
    imm_10_5 <= UInt<6>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 40:62]
    wire imm_4_1 : UInt<4> @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 40:99]
    imm_4_1 <= UInt<4>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 40:99]
    wire imm_11 : UInt<1> @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 40:132]
    imm_11 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 40:132]
    wire imm_31_12 : UInt<20> @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 41:27]
    imm_31_12 <= UInt<20>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 41:27]
    wire imm_20 : UInt<1> @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 42:27]
    imm_20 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 42:27]
    wire imm_10_1 : UInt<10> @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 42:62]
    imm_10_1 <= UInt<10>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 42:62]
    wire imm_19_12 : UInt<8> @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 42:99]
    imm_19_12 <= UInt<8>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 42:99]
    wire funct2 : UInt<2> @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 94:24]
    funct2 <= UInt<2>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 94:24]
    wire funct4 : UInt<4> @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 95:24]
    funct4 <= UInt<4>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 95:24]
    wire funct6 : UInt<6> @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 96:24]
    funct6 <= UInt<6>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 96:24]
    wire op : UInt<2> @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 97:24]
    op <= UInt<2>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 97:24]
    wire rdP : UInt<3> @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 98:24]
    rdP <= UInt<3>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 98:24]
    wire rs1P : UInt<3> @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 99:24]
    rs1P <= UInt<3>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 99:24]
    wire rs2P : UInt<3> @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 100:24]
    rs2P <= UInt<3>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 100:24]
    wire ph1 : UInt<1> @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 103:22]
    ph1 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 103:22]
    wire ph5 : UInt<5> @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 103:52]
    ph5 <= UInt<5>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 103:52]
    wire ph6 : UInt<6> @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 104:22]
    ph6 <= UInt<6>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 104:22]
    wire ph8 : UInt<8> @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 105:22]
    ph8 <= UInt<8>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 105:22]
    wire ph3 : UInt<3> @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 106:22]
    ph3 <= UInt<3>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 106:22]
    wire ph2 : UInt<2> @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 106:52]
    ph2 <= UInt<2>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 106:52]
    wire ph11 : UInt<11> @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 107:22]
    ph11 <= UInt<11>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 107:22]
    wire csrAddr : UInt<12> @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 53:25]
    csrAddr <= UInt<12>("h0") @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 53:25]
    wire retTarget : UInt<39> @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 17:23]
    retTarget is invalid @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 18:13]
    now <= io.now @[src/main/scala/rvspeccore/core/RiscvCore.scala 109:7]
    next <= now @[src/main/scala/rvspeccore/core/RiscvCore.scala 111:21]
    inst <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 112:21]
    global_data.setpc <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 113:21]
    wire _event_WIRE : { valid : UInt<1>, intrNO : UInt<64>, cause : UInt<64>, exceptionPC : UInt<64>, exceptionInst : UInt<64>} @[src/main/scala/rvspeccore/core/RiscvCore.scala 114:36]
    _event_WIRE.exceptionInst <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 114:36]
    _event_WIRE.exceptionPC <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 114:36]
    _event_WIRE.cause <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 114:36]
    _event_WIRE.intrNO <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 114:36]
    _event_WIRE.valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 114:36]
    event <= _event_WIRE @[src/main/scala/rvspeccore/core/RiscvCore.scala 114:21]
    iFetchpc <= now.pc @[src/main/scala/rvspeccore/core/RiscvCore.scala 115:21]
    wire _mem_WIRE : { read : { valid : UInt<1>, addr : UInt<64>, memWidth : UInt<7>, flip data : UInt<64>}, write : { valid : UInt<1>, addr : UInt<64>, memWidth : UInt<7>, data : UInt<64>}} @[src/main/scala/rvspeccore/core/RiscvCore.scala 119:22]
    _mem_WIRE.write.data <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 119:22]
    _mem_WIRE.write.memWidth <= UInt<7>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 119:22]
    _mem_WIRE.write.addr <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 119:22]
    _mem_WIRE.write.valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 119:22]
    _mem_WIRE.read.data <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 119:22]
    _mem_WIRE.read.memWidth <= UInt<7>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 119:22]
    _mem_WIRE.read.addr <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 119:22]
    _mem_WIRE.read.valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 119:22]
    mem.write <= _mem_WIRE.write @[src/main/scala/rvspeccore/core/RiscvCore.scala 119:7]
    mem.read.data <= _mem_WIRE.read.data @[src/main/scala/rvspeccore/core/RiscvCore.scala 119:7]
    mem.read.memWidth <= _mem_WIRE.read.memWidth @[src/main/scala/rvspeccore/core/RiscvCore.scala 119:7]
    mem.read.addr <= _mem_WIRE.read.addr @[src/main/scala/rvspeccore/core/RiscvCore.scala 119:7]
    mem.read.valid <= _mem_WIRE.read.valid @[src/main/scala/rvspeccore/core/RiscvCore.scala 119:7]
    wire _tlb_WIRE : { Anotherread : { valid : UInt<1>, addr : UInt<64>, memWidth : UInt<7>, flip data : UInt<64>}[6], Anotherwrite : { valid : UInt<1>, addr : UInt<64>, memWidth : UInt<7>, data : UInt<64>}[3]} @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:28]
    _tlb_WIRE.Anotherwrite[0].data <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:28]
    _tlb_WIRE.Anotherwrite[0].memWidth <= UInt<7>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:28]
    _tlb_WIRE.Anotherwrite[0].addr <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:28]
    _tlb_WIRE.Anotherwrite[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:28]
    _tlb_WIRE.Anotherwrite[1].data <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:28]
    _tlb_WIRE.Anotherwrite[1].memWidth <= UInt<7>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:28]
    _tlb_WIRE.Anotherwrite[1].addr <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:28]
    _tlb_WIRE.Anotherwrite[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:28]
    _tlb_WIRE.Anotherwrite[2].data <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:28]
    _tlb_WIRE.Anotherwrite[2].memWidth <= UInt<7>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:28]
    _tlb_WIRE.Anotherwrite[2].addr <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:28]
    _tlb_WIRE.Anotherwrite[2].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:28]
    _tlb_WIRE.Anotherread[0].data <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:28]
    _tlb_WIRE.Anotherread[0].memWidth <= UInt<7>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:28]
    _tlb_WIRE.Anotherread[0].addr <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:28]
    _tlb_WIRE.Anotherread[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:28]
    _tlb_WIRE.Anotherread[1].data <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:28]
    _tlb_WIRE.Anotherread[1].memWidth <= UInt<7>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:28]
    _tlb_WIRE.Anotherread[1].addr <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:28]
    _tlb_WIRE.Anotherread[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:28]
    _tlb_WIRE.Anotherread[2].data <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:28]
    _tlb_WIRE.Anotherread[2].memWidth <= UInt<7>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:28]
    _tlb_WIRE.Anotherread[2].addr <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:28]
    _tlb_WIRE.Anotherread[2].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:28]
    _tlb_WIRE.Anotherread[3].data <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:28]
    _tlb_WIRE.Anotherread[3].memWidth <= UInt<7>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:28]
    _tlb_WIRE.Anotherread[3].addr <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:28]
    _tlb_WIRE.Anotherread[3].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:28]
    _tlb_WIRE.Anotherread[4].data <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:28]
    _tlb_WIRE.Anotherread[4].memWidth <= UInt<7>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:28]
    _tlb_WIRE.Anotherread[4].addr <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:28]
    _tlb_WIRE.Anotherread[4].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:28]
    _tlb_WIRE.Anotherread[5].data <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:28]
    _tlb_WIRE.Anotherread[5].memWidth <= UInt<7>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:28]
    _tlb_WIRE.Anotherread[5].addr <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:28]
    _tlb_WIRE.Anotherread[5].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:28]
    tlb.Anotherwrite <= _tlb_WIRE.Anotherwrite @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:13]
    tlb.Anotherread[0].data <= _tlb_WIRE.Anotherread[0].data @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:13]
    tlb.Anotherread[0].memWidth <= _tlb_WIRE.Anotherread[0].memWidth @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:13]
    tlb.Anotherread[0].addr <= _tlb_WIRE.Anotherread[0].addr @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:13]
    tlb.Anotherread[0].valid <= _tlb_WIRE.Anotherread[0].valid @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:13]
    tlb.Anotherread[1].data <= _tlb_WIRE.Anotherread[1].data @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:13]
    tlb.Anotherread[1].memWidth <= _tlb_WIRE.Anotherread[1].memWidth @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:13]
    tlb.Anotherread[1].addr <= _tlb_WIRE.Anotherread[1].addr @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:13]
    tlb.Anotherread[1].valid <= _tlb_WIRE.Anotherread[1].valid @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:13]
    tlb.Anotherread[2].data <= _tlb_WIRE.Anotherread[2].data @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:13]
    tlb.Anotherread[2].memWidth <= _tlb_WIRE.Anotherread[2].memWidth @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:13]
    tlb.Anotherread[2].addr <= _tlb_WIRE.Anotherread[2].addr @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:13]
    tlb.Anotherread[2].valid <= _tlb_WIRE.Anotherread[2].valid @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:13]
    tlb.Anotherread[3].data <= _tlb_WIRE.Anotherread[3].data @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:13]
    tlb.Anotherread[3].memWidth <= _tlb_WIRE.Anotherread[3].memWidth @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:13]
    tlb.Anotherread[3].addr <= _tlb_WIRE.Anotherread[3].addr @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:13]
    tlb.Anotherread[3].valid <= _tlb_WIRE.Anotherread[3].valid @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:13]
    tlb.Anotherread[4].data <= _tlb_WIRE.Anotherread[4].data @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:13]
    tlb.Anotherread[4].memWidth <= _tlb_WIRE.Anotherread[4].memWidth @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:13]
    tlb.Anotherread[4].addr <= _tlb_WIRE.Anotherread[4].addr @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:13]
    tlb.Anotherread[4].valid <= _tlb_WIRE.Anotherread[4].valid @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:13]
    tlb.Anotherread[5].data <= _tlb_WIRE.Anotherread[5].data @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:13]
    tlb.Anotherread[5].memWidth <= _tlb_WIRE.Anotherread[5].memWidth @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:13]
    tlb.Anotherread[5].addr <= _tlb_WIRE.Anotherread[5].addr @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:13]
    tlb.Anotherread[5].valid <= _tlb_WIRE.Anotherread[5].valid @[src/main/scala/rvspeccore/core/RiscvCore.scala 120:13]
    when io.valid : @[src/main/scala/rvspeccore/core/RiscvCore.scala 123:18]
      node _next_csr_cycle_T = add(now.csr.cycle, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/RiscvCore.scala 126:37]
      node _next_csr_cycle_T_1 = tail(_next_csr_cycle_T, 1) @[src/main/scala/rvspeccore/core/RiscvCore.scala 126:37]
      next.csr.cycle <= _next_csr_cycle_T_1 @[src/main/scala/rvspeccore/core/RiscvCore.scala 126:20]
      illegalInstruction <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 125:24]
      wire _vmEnable_WIRE : { mode : UInt<4>, asid : UInt<16>, ppn : UInt<44>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 110:41]
      wire _vmEnable_WIRE_1 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 110:41]
      _vmEnable_WIRE_1 <= now.csr.satp @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 110:41]
      node _vmEnable_T = bits(_vmEnable_WIRE_1, 43, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 110:41]
      _vmEnable_WIRE.ppn <= _vmEnable_T @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 110:41]
      node _vmEnable_T_1 = bits(_vmEnable_WIRE_1, 59, 44) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 110:41]
      _vmEnable_WIRE.asid <= _vmEnable_T_1 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 110:41]
      node _vmEnable_T_2 = bits(_vmEnable_WIRE_1, 63, 60) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 110:41]
      _vmEnable_WIRE.mode <= _vmEnable_T_2 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 110:41]
      node _vmEnable_T_3 = eq(_vmEnable_WIRE.mode, UInt<4>("h8")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 110:63]
      node _vmEnable_T_4 = lt(now.internal.privilegeMode, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 110:102]
      node vmEnable = and(_vmEnable_T_3, _vmEnable_T_4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 110:71]
      wire resultStatus : UInt<1> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 112:28]
      wire resultPC : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 113:28]
      when vmEnable : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 114:20]
        wire success : UInt<1> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 392:28]
        wire finaladdr : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 393:28]
        wire flag : UInt<1> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 247:20]
        flag <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 253:10]
        when flag : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 394:30]
          wire LevelVec : { valid : UInt<1>, success : UInt<1>, addr : UInt<64>, pte : UInt<64>}[3] @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 397:26]
          wire SatpNow : { mode : UInt<4>, asid : UInt<16>, ppn : UInt<44>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 398:43]
          wire _SatpNow_WIRE : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 398:43]
          _SatpNow_WIRE <= now.csr.satp @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 398:43]
          node _SatpNow_T = bits(_SatpNow_WIRE, 43, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 398:43]
          SatpNow.ppn <= _SatpNow_T @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 398:43]
          node _SatpNow_T_1 = bits(_SatpNow_WIRE, 59, 44) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 398:43]
          SatpNow.asid <= _SatpNow_T_1 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 398:43]
          node _SatpNow_T_2 = bits(_SatpNow_WIRE, 63, 60) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 398:43]
          SatpNow.mode <= _SatpNow_T_2 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 398:43]
          LevelVec[2].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 399:25]
          node _LevelVec_2_addr_T = bits(now.pc, 38, 30) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 400:67]
          node _LevelVec_2_addr_T_1 = cat(SatpNow.ppn, _LevelVec_2_addr_T) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 400:49]
          node _LevelVec_2_addr_T_2 = cat(UInt<8>("h0"), _LevelVec_2_addr_T_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 400:35]
          node _LevelVec_2_addr_T_3 = cat(_LevelVec_2_addr_T_2, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 400:31]
          LevelVec[2].addr <= _LevelVec_2_addr_T_3 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 400:25]
          when LevelVec[2].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 403:41]
            tlb.Anotherread[3].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
            tlb.Anotherread[3].addr <= LevelVec[2].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
            tlb.Anotherread[3].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
            wire PTE : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 407:86]
            wire _PTE_WIRE : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 407:86]
            _PTE_WIRE <= tlb.Anotherread[3].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 407:86]
            node _PTE_T = bits(_PTE_WIRE, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 407:86]
            PTE.flag <= _PTE_T @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 407:86]
            node _PTE_T_1 = bits(_PTE_WIRE, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 407:86]
            PTE.rsw <= _PTE_T_1 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 407:86]
            node _PTE_T_2 = bits(_PTE_WIRE, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 407:86]
            PTE.ppn <= _PTE_T_2 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 407:86]
            node _PTE_T_3 = bits(_PTE_WIRE, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 407:86]
            PTE.reserved <= _PTE_T_3 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 407:86]
            wire PTEFlag : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 408:42]
            wire _PTEFlag_WIRE : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 408:42]
            _PTEFlag_WIRE <= PTE.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 408:42]
            node _PTEFlag_T = bits(_PTEFlag_WIRE, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 408:42]
            PTEFlag.v <= _PTEFlag_T @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 408:42]
            node _PTEFlag_T_1 = bits(_PTEFlag_WIRE, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 408:42]
            PTEFlag.r <= _PTEFlag_T_1 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 408:42]
            node _PTEFlag_T_2 = bits(_PTEFlag_WIRE, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 408:42]
            PTEFlag.w <= _PTEFlag_T_2 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 408:42]
            node _PTEFlag_T_3 = bits(_PTEFlag_WIRE, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 408:42]
            PTEFlag.x <= _PTEFlag_T_3 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 408:42]
            node _PTEFlag_T_4 = bits(_PTEFlag_WIRE, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 408:42]
            PTEFlag.u <= _PTEFlag_T_4 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 408:42]
            node _PTEFlag_T_5 = bits(_PTEFlag_WIRE, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 408:42]
            PTEFlag.g <= _PTEFlag_T_5 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 408:42]
            node _PTEFlag_T_6 = bits(_PTEFlag_WIRE, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 408:42]
            PTEFlag.a <= _PTEFlag_T_6 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 408:42]
            node _PTEFlag_T_7 = bits(_PTEFlag_WIRE, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 408:42]
            PTEFlag.d <= _PTEFlag_T_7 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 408:42]
            node LevelVec_2_pte_lo = cat(PTE.rsw, PTE.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 409:42]
            node LevelVec_2_pte_hi = cat(PTE.reserved, PTE.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 409:42]
            node _LevelVec_2_pte_T = cat(LevelVec_2_pte_hi, LevelVec_2_pte_lo) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 409:42]
            LevelVec[2].pte <= _LevelVec_2_pte_T @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 409:35]
            node _T = not(PTEFlag.v) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 410:16]
            node _T_1 = not(PTEFlag.r) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 410:30]
            node _T_2 = and(_T_1, PTEFlag.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 410:41]
            node _T_3 = or(_T, _T_2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 410:27]
            when _T_3 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 410:56]
              LevelVec[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 413:45]
              LevelVec[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 414:45]
              LevelVec[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 416:41]
            else :
              node _T_4 = or(PTEFlag.r, PTEFlag.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 418:28]
              when _T_4 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 418:41]
                LevelVec[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 421:47]
                LevelVec[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 422:47]
                LevelVec[2].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 424:43]
              else :
                LevelVec[1].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 428:47]
                node _LevelVec_1_addr_T = bits(now.pc, 29, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 431:86]
                node _LevelVec_1_addr_T_1 = cat(PTE.ppn, _LevelVec_1_addr_T) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 431:72]
                node _LevelVec_1_addr_T_2 = cat(UInt<8>("h0"), _LevelVec_1_addr_T_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 431:58]
                node _LevelVec_1_addr_T_3 = cat(_LevelVec_1_addr_T_2, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 431:54]
                LevelVec[1].addr <= _LevelVec_1_addr_T_3 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 431:48]
                LevelVec[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 437:43]
          else :
            LevelVec[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 443:43]
            LevelVec[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 444:43]
            LevelVec[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 446:39]
            LevelVec[2].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 447:39]
          when LevelVec[1].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 403:41]
            tlb.Anotherread[4].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
            tlb.Anotherread[4].addr <= LevelVec[1].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
            tlb.Anotherread[4].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
            wire PTE_1 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 407:86]
            wire _PTE_WIRE_1 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 407:86]
            _PTE_WIRE_1 <= tlb.Anotherread[4].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 407:86]
            node _PTE_T_4 = bits(_PTE_WIRE_1, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 407:86]
            PTE_1.flag <= _PTE_T_4 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 407:86]
            node _PTE_T_5 = bits(_PTE_WIRE_1, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 407:86]
            PTE_1.rsw <= _PTE_T_5 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 407:86]
            node _PTE_T_6 = bits(_PTE_WIRE_1, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 407:86]
            PTE_1.ppn <= _PTE_T_6 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 407:86]
            node _PTE_T_7 = bits(_PTE_WIRE_1, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 407:86]
            PTE_1.reserved <= _PTE_T_7 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 407:86]
            wire PTEFlag_1 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 408:42]
            wire _PTEFlag_WIRE_1 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 408:42]
            _PTEFlag_WIRE_1 <= PTE_1.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 408:42]
            node _PTEFlag_T_8 = bits(_PTEFlag_WIRE_1, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 408:42]
            PTEFlag_1.v <= _PTEFlag_T_8 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 408:42]
            node _PTEFlag_T_9 = bits(_PTEFlag_WIRE_1, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 408:42]
            PTEFlag_1.r <= _PTEFlag_T_9 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 408:42]
            node _PTEFlag_T_10 = bits(_PTEFlag_WIRE_1, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 408:42]
            PTEFlag_1.w <= _PTEFlag_T_10 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 408:42]
            node _PTEFlag_T_11 = bits(_PTEFlag_WIRE_1, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 408:42]
            PTEFlag_1.x <= _PTEFlag_T_11 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 408:42]
            node _PTEFlag_T_12 = bits(_PTEFlag_WIRE_1, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 408:42]
            PTEFlag_1.u <= _PTEFlag_T_12 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 408:42]
            node _PTEFlag_T_13 = bits(_PTEFlag_WIRE_1, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 408:42]
            PTEFlag_1.g <= _PTEFlag_T_13 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 408:42]
            node _PTEFlag_T_14 = bits(_PTEFlag_WIRE_1, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 408:42]
            PTEFlag_1.a <= _PTEFlag_T_14 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 408:42]
            node _PTEFlag_T_15 = bits(_PTEFlag_WIRE_1, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 408:42]
            PTEFlag_1.d <= _PTEFlag_T_15 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 408:42]
            node LevelVec_1_pte_lo = cat(PTE_1.rsw, PTE_1.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 409:42]
            node LevelVec_1_pte_hi = cat(PTE_1.reserved, PTE_1.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 409:42]
            node _LevelVec_1_pte_T = cat(LevelVec_1_pte_hi, LevelVec_1_pte_lo) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 409:42]
            LevelVec[1].pte <= _LevelVec_1_pte_T @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 409:35]
            node _T_5 = not(PTEFlag_1.v) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 410:16]
            node _T_6 = not(PTEFlag_1.r) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 410:30]
            node _T_7 = and(_T_6, PTEFlag_1.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 410:41]
            node _T_8 = or(_T_5, _T_7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 410:27]
            when _T_8 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 410:56]
              LevelVec[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 413:45]
              LevelVec[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 414:45]
              LevelVec[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 416:41]
            else :
              node _T_9 = or(PTEFlag_1.r, PTEFlag_1.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 418:28]
              when _T_9 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 418:41]
                LevelVec[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 421:47]
                LevelVec[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 422:47]
                LevelVec[1].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 424:43]
              else :
                LevelVec[0].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 428:47]
                node _LevelVec_0_addr_T = bits(now.pc, 20, 12) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 434:86]
                node _LevelVec_0_addr_T_1 = cat(PTE_1.ppn, _LevelVec_0_addr_T) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 434:72]
                node _LevelVec_0_addr_T_2 = cat(UInt<8>("h0"), _LevelVec_0_addr_T_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 434:58]
                node _LevelVec_0_addr_T_3 = cat(_LevelVec_0_addr_T_2, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 434:54]
                LevelVec[0].addr <= _LevelVec_0_addr_T_3 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 434:48]
                LevelVec[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 437:43]
          else :
            LevelVec[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 443:43]
            LevelVec[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 444:43]
            LevelVec[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 446:39]
            LevelVec[1].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 447:39]
          when LevelVec[0].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 403:41]
            tlb.Anotherread[5].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
            tlb.Anotherread[5].addr <= LevelVec[0].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
            tlb.Anotherread[5].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
            wire PTE_2 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 407:86]
            wire _PTE_WIRE_2 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 407:86]
            _PTE_WIRE_2 <= tlb.Anotherread[5].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 407:86]
            node _PTE_T_8 = bits(_PTE_WIRE_2, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 407:86]
            PTE_2.flag <= _PTE_T_8 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 407:86]
            node _PTE_T_9 = bits(_PTE_WIRE_2, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 407:86]
            PTE_2.rsw <= _PTE_T_9 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 407:86]
            node _PTE_T_10 = bits(_PTE_WIRE_2, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 407:86]
            PTE_2.ppn <= _PTE_T_10 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 407:86]
            node _PTE_T_11 = bits(_PTE_WIRE_2, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 407:86]
            PTE_2.reserved <= _PTE_T_11 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 407:86]
            wire PTEFlag_2 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 408:42]
            wire _PTEFlag_WIRE_2 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 408:42]
            _PTEFlag_WIRE_2 <= PTE_2.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 408:42]
            node _PTEFlag_T_16 = bits(_PTEFlag_WIRE_2, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 408:42]
            PTEFlag_2.v <= _PTEFlag_T_16 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 408:42]
            node _PTEFlag_T_17 = bits(_PTEFlag_WIRE_2, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 408:42]
            PTEFlag_2.r <= _PTEFlag_T_17 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 408:42]
            node _PTEFlag_T_18 = bits(_PTEFlag_WIRE_2, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 408:42]
            PTEFlag_2.w <= _PTEFlag_T_18 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 408:42]
            node _PTEFlag_T_19 = bits(_PTEFlag_WIRE_2, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 408:42]
            PTEFlag_2.x <= _PTEFlag_T_19 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 408:42]
            node _PTEFlag_T_20 = bits(_PTEFlag_WIRE_2, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 408:42]
            PTEFlag_2.u <= _PTEFlag_T_20 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 408:42]
            node _PTEFlag_T_21 = bits(_PTEFlag_WIRE_2, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 408:42]
            PTEFlag_2.g <= _PTEFlag_T_21 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 408:42]
            node _PTEFlag_T_22 = bits(_PTEFlag_WIRE_2, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 408:42]
            PTEFlag_2.a <= _PTEFlag_T_22 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 408:42]
            node _PTEFlag_T_23 = bits(_PTEFlag_WIRE_2, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 408:42]
            PTEFlag_2.d <= _PTEFlag_T_23 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 408:42]
            node LevelVec_0_pte_lo = cat(PTE_2.rsw, PTE_2.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 409:42]
            node LevelVec_0_pte_hi = cat(PTE_2.reserved, PTE_2.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 409:42]
            node _LevelVec_0_pte_T = cat(LevelVec_0_pte_hi, LevelVec_0_pte_lo) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 409:42]
            LevelVec[0].pte <= _LevelVec_0_pte_T @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 409:35]
            node _T_10 = not(PTEFlag_2.v) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 410:16]
            node _T_11 = not(PTEFlag_2.r) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 410:30]
            node _T_12 = and(_T_11, PTEFlag_2.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 410:41]
            node _T_13 = or(_T_10, _T_12) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 410:27]
            when _T_13 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 410:56]
              LevelVec[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 416:41]
            else :
              node _T_14 = or(PTEFlag_2.r, PTEFlag_2.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 418:28]
              when _T_14 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 418:41]
                LevelVec[0].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 424:43]
              else :
                LevelVec[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 437:43]
          else :
            LevelVec[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 446:39]
            LevelVec[0].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 447:39]
          node _successLevel_T = cat(LevelVec[2].success, LevelVec[1].success) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 461:43]
          node _successLevel_T_1 = cat(_successLevel_T, LevelVec[0].success) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 461:39]
          node _successLevel_T_2 = eq(UInt<3>("h4"), _successLevel_T_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
          node _successLevel_T_3 = mux(_successLevel_T_2, UInt<2>("h2"), UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
          node _successLevel_T_4 = eq(UInt<2>("h2"), _successLevel_T_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
          node _successLevel_T_5 = mux(_successLevel_T_4, UInt<1>("h1"), _successLevel_T_3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
          node _successLevel_T_6 = eq(UInt<1>("h1"), _successLevel_T_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
          node successLevel = mux(_successLevel_T_6, UInt<1>("h0"), _successLevel_T_5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
          node _T_15 = eq(successLevel, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 462:27]
          node _T_16 = not(_T_15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 462:12]
          when _T_16 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 462:37]
            wire _sum_WIRE : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 167:39]
            wire _sum_WIRE_1 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 167:39]
            _sum_WIRE_1 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 167:39]
            node _sum_T = bits(_sum_WIRE_1, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 167:39]
            _sum_WIRE.pad4 <= _sum_T @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 167:39]
            node _sum_T_1 = bits(_sum_WIRE_1, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 167:39]
            _sum_WIRE.sie <= _sum_T_1 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 167:39]
            node _sum_T_2 = bits(_sum_WIRE_1, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 167:39]
            _sum_WIRE.pad3 <= _sum_T_2 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 167:39]
            node _sum_T_3 = bits(_sum_WIRE_1, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 167:39]
            _sum_WIRE.mie <= _sum_T_3 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 167:39]
            node _sum_T_4 = bits(_sum_WIRE_1, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 167:39]
            _sum_WIRE.pad2 <= _sum_T_4 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 167:39]
            node _sum_T_5 = bits(_sum_WIRE_1, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 167:39]
            _sum_WIRE.spie <= _sum_T_5 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 167:39]
            node _sum_T_6 = bits(_sum_WIRE_1, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 167:39]
            _sum_WIRE.ube <= _sum_T_6 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 167:39]
            node _sum_T_7 = bits(_sum_WIRE_1, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 167:39]
            _sum_WIRE.mpie <= _sum_T_7 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 167:39]
            node _sum_T_8 = bits(_sum_WIRE_1, 8, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 167:39]
            _sum_WIRE.spp <= _sum_T_8 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 167:39]
            node _sum_T_9 = bits(_sum_WIRE_1, 10, 9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 167:39]
            _sum_WIRE.vs <= _sum_T_9 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 167:39]
            node _sum_T_10 = bits(_sum_WIRE_1, 12, 11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 167:39]
            _sum_WIRE.mpp <= _sum_T_10 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 167:39]
            node _sum_T_11 = bits(_sum_WIRE_1, 14, 13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 167:39]
            _sum_WIRE.fs <= _sum_T_11 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 167:39]
            node _sum_T_12 = bits(_sum_WIRE_1, 16, 15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 167:39]
            _sum_WIRE.xs <= _sum_T_12 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 167:39]
            node _sum_T_13 = bits(_sum_WIRE_1, 17, 17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 167:39]
            _sum_WIRE.mprv <= _sum_T_13 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 167:39]
            node _sum_T_14 = bits(_sum_WIRE_1, 18, 18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 167:39]
            _sum_WIRE.sum <= _sum_T_14 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 167:39]
            node _sum_T_15 = bits(_sum_WIRE_1, 19, 19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 167:39]
            _sum_WIRE.mxr <= _sum_T_15 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 167:39]
            node _sum_T_16 = bits(_sum_WIRE_1, 20, 20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 167:39]
            _sum_WIRE.tvm <= _sum_T_16 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 167:39]
            node _sum_T_17 = bits(_sum_WIRE_1, 21, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 167:39]
            _sum_WIRE.tw <= _sum_T_17 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 167:39]
            node _sum_T_18 = bits(_sum_WIRE_1, 22, 22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 167:39]
            _sum_WIRE.tsr <= _sum_T_18 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 167:39]
            node _sum_T_19 = bits(_sum_WIRE_1, 31, 23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 167:39]
            _sum_WIRE.pad0 <= _sum_T_19 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 167:39]
            node _sum_T_20 = bits(_sum_WIRE_1, 33, 32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 167:39]
            _sum_WIRE.uxl <= _sum_T_20 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 167:39]
            node _sum_T_21 = bits(_sum_WIRE_1, 35, 34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 167:39]
            _sum_WIRE.sxl <= _sum_T_21 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 167:39]
            node _sum_T_22 = bits(_sum_WIRE_1, 36, 36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 167:39]
            _sum_WIRE.sbe <= _sum_T_22 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 167:39]
            node _sum_T_23 = bits(_sum_WIRE_1, 37, 37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 167:39]
            _sum_WIRE.mbe <= _sum_T_23 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 167:39]
            node _sum_T_24 = bits(_sum_WIRE_1, 62, 38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 167:39]
            _sum_WIRE.pad1 <= _sum_T_24 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 167:39]
            node _sum_T_25 = bits(_sum_WIRE_1, 63, 63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 167:39]
            _sum_WIRE.sd <= _sum_T_25 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 167:39]
            node _T_17 = bits(_sum_WIRE.sum, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 168:9]
            node _T_18 = or(_T_17, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 168:16]
            when _T_18 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 465:38]
              wire _WIRE : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 468:63]
              wire _WIRE_1 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 468:63]
              _WIRE_1 <= LevelVec[successLevel].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 468:63]
              node _T_19 = bits(_WIRE_1, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 468:63]
              _WIRE.flag <= _T_19 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 468:63]
              node _T_20 = bits(_WIRE_1, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 468:63]
              _WIRE.rsw <= _T_20 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 468:63]
              node _T_21 = bits(_WIRE_1, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 468:63]
              _WIRE.ppn <= _T_21 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 468:63]
              node _T_22 = bits(_WIRE_1, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 468:63]
              _WIRE.reserved <= _T_22 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 468:63]
              node _mask_mask_T = eq(UInt<2>("h2"), successLevel) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
              node _mask_mask_T_1 = mux(_mask_mask_T, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
              node _mask_mask_T_2 = eq(UInt<1>("h1"), successLevel) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
              node _mask_mask_T_3 = mux(_mask_mask_T_2, UInt<9>("h1ff"), _mask_mask_T_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
              node _mask_mask_T_4 = eq(UInt<1>("h0"), successLevel) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
              node mask = mux(_mask_mask_T_4, UInt<1>("h0"), _mask_mask_T_3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
              node _T_23 = and(mask, _WIRE.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 240:11]
              node _T_24 = neq(_T_23, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 240:18]
              when _T_24 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 468:99]
                success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 471:26]
                finaladdr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 472:26]
              else :
                success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 475:26]
                wire _finaladdr_WIRE : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 479:68]
                wire _finaladdr_WIRE_1 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 479:68]
                _finaladdr_WIRE_1 <= LevelVec[successLevel].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 479:68]
                node _finaladdr_T = bits(_finaladdr_WIRE_1, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 479:68]
                _finaladdr_WIRE.flag <= _finaladdr_T @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 479:68]
                node _finaladdr_T_1 = bits(_finaladdr_WIRE_1, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 479:68]
                _finaladdr_WIRE.rsw <= _finaladdr_T_1 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 479:68]
                node _finaladdr_T_2 = bits(_finaladdr_WIRE_1, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 479:68]
                _finaladdr_WIRE.ppn <= _finaladdr_T_2 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 479:68]
                node _finaladdr_T_3 = bits(_finaladdr_WIRE_1, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 479:68]
                _finaladdr_WIRE.reserved <= _finaladdr_T_3 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 479:68]
                node _finaladdr_T_4 = bits(now.pc, 11, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 479:94]
                node _finaladdr_T_5 = cat(_finaladdr_WIRE.ppn, _finaladdr_T_4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 479:31]
                node _finaladdr_mask_T = eq(UInt<2>("h2"), successLevel) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node _finaladdr_mask_T_1 = mux(_finaladdr_mask_T, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node _finaladdr_mask_T_2 = eq(UInt<1>("h1"), successLevel) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node _finaladdr_mask_T_3 = mux(_finaladdr_mask_T_2, UInt<9>("h1ff"), _finaladdr_mask_T_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node _finaladdr_mask_T_4 = eq(UInt<1>("h0"), successLevel) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node finaladdr_mask = mux(_finaladdr_mask_T_4, UInt<1>("h0"), _finaladdr_mask_T_3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node _finaladdr_T_6 = not(finaladdr_mask) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 479:106]
                node _finaladdr_T_7 = and(_finaladdr_T_5, _finaladdr_T_6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 479:103]
                node _finaladdr_mask_T_5 = eq(UInt<2>("h2"), successLevel) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                node _finaladdr_mask_T_6 = mux(_finaladdr_mask_T_5, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                node _finaladdr_mask_T_7 = eq(UInt<1>("h1"), successLevel) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                node _finaladdr_mask_T_8 = mux(_finaladdr_mask_T_7, UInt<9>("h1ff"), _finaladdr_mask_T_6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                node _finaladdr_mask_T_9 = eq(UInt<1>("h0"), successLevel) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                node finaladdr_mask_1 = mux(_finaladdr_mask_T_9, UInt<1>("h0"), _finaladdr_mask_T_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                node _finaladdr_T_8 = and(now.pc, finaladdr_mask_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 481:26]
                node _finaladdr_T_9 = or(_finaladdr_T_7, _finaladdr_T_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 481:18]
                finaladdr <= _finaladdr_T_9 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 479:23]
            else :
              success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 486:24]
              finaladdr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 487:24]
          else :
            success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 492:22]
            finaladdr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 493:22]
        else :
          success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 498:20]
          finaladdr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 499:20]
        when success : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 116:21]
          resultPC <= finaladdr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 118:22]
          resultStatus <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 119:22]
        else :
          resultPC <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 122:22]
          resultStatus <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 123:22]
          exceptionVec[12] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
      else :
        resultPC <= now.pc @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 128:20]
        resultStatus <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 129:20]
      node _inst_T = mux(resultStatus, io.inst, UInt<5>("h13")) @[src/main/scala/rvspeccore/core/RiscvCore.scala 134:22]
      inst <= _inst_T @[src/main/scala/rvspeccore/core/RiscvCore.scala 134:16]
      iFetchpc <= resultPC @[src/main/scala/rvspeccore/core/RiscvCore.scala 135:16]
      node _T_25 = and(inst, UInt<15>("h707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_26 = eq(UInt<5>("h13"), _T_25) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_26 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 151:23]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_27 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T = bits(_T_27, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_28 = bits(_T_27, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T = bits(_T_28, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_29 = bits(_T_28, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T = bits(_T_29, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_30 = bits(_T_29, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_30 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T = bits(imm_signBit, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_1 = mux(_imm_T, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_2 = cat(_imm_T_1, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_2 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        node _next_reg_T = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 151:63]
        node _next_reg_T_1 = tail(_next_reg_T, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 151:63]
        next.reg[rd] <= _next_reg_T_1 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 151:47]
      node _T_31 = and(inst, UInt<15>("h707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_32 = eq(UInt<14>("h2013"), _T_31) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_32 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 152:23]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_1 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_1 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_33 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_1 = bits(_T_33, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_1 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_34 = bits(_T_33, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_1 = bits(_T_34, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_1 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_35 = bits(_T_34, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_1 = bits(_T_35, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_1 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_36 = bits(_T_35, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_36 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_1 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_3 = bits(imm_signBit_1, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_4 = mux(_imm_T_3, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_5 = cat(_imm_T_4, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_5 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        node _next_reg_T_2 = asSInt(now.reg[rs1]) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 152:67]
        node _next_reg_T_3 = asSInt(imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 152:80]
        node _next_reg_T_4 = lt(_next_reg_T_2, _next_reg_T_3) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 152:74]
        node _next_reg_T_5 = mux(_next_reg_T_4, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 152:53]
        next.reg[rd] <= _next_reg_T_5 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 152:47]
      node _T_37 = and(inst, UInt<15>("h707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_38 = eq(UInt<14>("h3013"), _T_37) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_38 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 153:23]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_2 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_2 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_39 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_2 = bits(_T_39, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_2 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_40 = bits(_T_39, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_2 = bits(_T_40, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_2 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_41 = bits(_T_40, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_2 = bits(_T_41, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_2 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_42 = bits(_T_41, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_42 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_2 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_6 = bits(imm_signBit_2, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_7 = mux(_imm_T_6, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_8 = cat(_imm_T_7, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_8 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        node _next_reg_T_6 = lt(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 153:67]
        node _next_reg_T_7 = mux(_next_reg_T_6, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 153:53]
        next.reg[rd] <= _next_reg_T_7 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 153:47]
      node _T_43 = and(inst, UInt<15>("h707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_44 = eq(UInt<15>("h7013"), _T_43) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_44 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 155:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_3 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_3 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_45 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_3 = bits(_T_45, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_3 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_46 = bits(_T_45, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_3 = bits(_T_46, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_3 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_47 = bits(_T_46, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_3 = bits(_T_47, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_3 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_48 = bits(_T_47, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_48 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_3 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_9 = bits(imm_signBit_3, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_10 = mux(_imm_T_9, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_11 = cat(_imm_T_10, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_11 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        node _next_reg_T_8 = and(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 155:62]
        next.reg[rd] <= _next_reg_T_8 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 155:46]
      node _T_49 = and(inst, UInt<15>("h707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_50 = eq(UInt<15>("h6013"), _T_49) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_50 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 156:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_4 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_4 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_51 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_4 = bits(_T_51, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_4 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_52 = bits(_T_51, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_4 = bits(_T_52, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_4 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_53 = bits(_T_52, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_4 = bits(_T_53, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_4 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_54 = bits(_T_53, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_54 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_4 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_12 = bits(imm_signBit_4, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_13 = mux(_imm_T_12, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_14 = cat(_imm_T_13, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_14 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        node _next_reg_T_9 = or(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 156:62]
        next.reg[rd] <= _next_reg_T_9 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 156:46]
      node _T_55 = and(inst, UInt<15>("h707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_56 = eq(UInt<15>("h4013"), _T_55) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_56 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 157:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_5 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_5 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_57 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_5 = bits(_T_57, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_5 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_58 = bits(_T_57, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_5 = bits(_T_58, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_5 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_59 = bits(_T_58, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_5 = bits(_T_59, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_5 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_60 = bits(_T_59, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_60 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_5 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_15 = bits(imm_signBit_5, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_16 = mux(_imm_T_15, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_17 = cat(_imm_T_16, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_17 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        node _next_reg_T_10 = xor(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 157:62]
        next.reg[rd] <= _next_reg_T_10 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 157:46]
      node _T_61 = and(inst, UInt<32>("hfc00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 29:12]
      node _T_62 = eq(UInt<13>("h1013"), _T_61) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 29:12]
      when _T_62 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 159:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_6 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_6 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_63 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_6 = bits(_T_63, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_6 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_64 = bits(_T_63, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_6 = bits(_T_64, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_6 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_65 = bits(_T_64, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_6 = bits(_T_65, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_6 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_66 = bits(_T_65, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_66 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_6 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_18 = bits(imm_signBit_6, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_19 = mux(_imm_T_18, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_20 = cat(_imm_T_19, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_20 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        node _next_reg_T_11 = bits(imm, 4, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 159:68]
        node _next_reg_T_12 = dshl(now.reg[rs1], _next_reg_T_11) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 159:62]
        next.reg[rd] <= _next_reg_T_12 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 159:46]
      node _T_67 = and(inst, UInt<32>("hfc00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 29:12]
      node _T_68 = eq(UInt<15>("h5013"), _T_67) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 29:12]
      when _T_68 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 160:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_7 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_7 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_69 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_7 = bits(_T_69, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_7 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_70 = bits(_T_69, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_7 = bits(_T_70, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_7 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_71 = bits(_T_70, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_7 = bits(_T_71, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_7 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_72 = bits(_T_71, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_72 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_7 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_21 = bits(imm_signBit_7, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_22 = mux(_imm_T_21, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_23 = cat(_imm_T_22, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_23 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        node _next_reg_T_13 = bits(imm, 4, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 160:68]
        node _next_reg_T_14 = dshr(now.reg[rs1], _next_reg_T_13) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 160:62]
        next.reg[rd] <= _next_reg_T_14 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 160:46]
      node _T_73 = and(inst, UInt<32>("hfc00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 29:12]
      node _T_74 = eq(UInt<31>("h40005013"), _T_73) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 29:12]
      when _T_74 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 161:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_8 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_8 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_75 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_8 = bits(_T_75, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_8 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_76 = bits(_T_75, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_8 = bits(_T_76, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_8 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_77 = bits(_T_76, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_8 = bits(_T_77, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_8 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_78 = bits(_T_77, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_78 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_8 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_24 = bits(imm_signBit_8, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_25 = mux(_imm_T_24, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_26 = cat(_imm_T_25, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_26 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        node _next_reg_T_15 = asSInt(now.reg[rs1]) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 161:63]
        node _next_reg_T_16 = bits(imm, 4, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 161:76]
        node _next_reg_T_17 = dshr(_next_reg_T_15, _next_reg_T_16) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 161:70]
        node _next_reg_T_18 = asUInt(_next_reg_T_17) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 161:84]
        next.reg[rd] <= _next_reg_T_18 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 161:46]
      node _T_79 = and(inst, UInt<7>("h7f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_80 = eq(UInt<6>("h37"), _T_79) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_80 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 163:21]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_31_12_T = bits(inst, 31, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_31_12 <= _imm_31_12_T @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_81 = bits(inst, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_9 = bits(_T_81, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_9 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_82 = bits(_T_81, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_82 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _imm_T_27 = cat(imm_31_12, UInt<12>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 51:141]
        node imm_signBit_9 = bits(_imm_T_27, 31, 31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_28 = bits(imm_signBit_9, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_29 = mux(_imm_T_28, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_30 = cat(_imm_T_29, _imm_T_27) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_30 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 51:127]
        next.reg[rd] <= imm @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 163:45]
      node _T_83 = and(inst, UInt<7>("h7f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_84 = eq(UInt<5>("h17"), _T_83) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_84 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 165:23]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_31_12_T_1 = bits(inst, 31, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_31_12 <= _imm_31_12_T_1 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_85 = bits(inst, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_10 = bits(_T_85, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_10 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_86 = bits(_T_85, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_86 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _imm_T_31 = cat(imm_31_12, UInt<12>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 51:141]
        node imm_signBit_10 = bits(_imm_T_31, 31, 31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_32 = bits(imm_signBit_10, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_33 = mux(_imm_T_32, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_34 = cat(_imm_T_33, _imm_T_31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_34 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 51:127]
        node _next_reg_T_19 = add(now.pc, imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 165:57]
        node _next_reg_T_20 = tail(_next_reg_T_19, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 165:57]
        next.reg[rd] <= _next_reg_T_20 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 165:47]
      node _T_87 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_88 = eq(UInt<6>("h33"), _T_87) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_88 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 168:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_89 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T = bits(_T_89, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_90 = bits(_T_89, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_9 = bits(_T_90, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_9 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_91 = bits(_T_90, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_9 = bits(_T_91, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_9 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_92 = bits(_T_91, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_11 = bits(_T_92, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_11 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_93 = bits(_T_92, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_93 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_21 = add(now.reg[rs1], now.reg[rs2]) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 168:62]
        node _next_reg_T_22 = tail(_next_reg_T_21, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 168:62]
        next.reg[rd] <= _next_reg_T_22 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 168:46]
      node _T_94 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_95 = eq(UInt<14>("h2033"), _T_94) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_95 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 169:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_1 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_1 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_96 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_1 = bits(_T_96, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_1 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_97 = bits(_T_96, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_10 = bits(_T_97, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_10 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_98 = bits(_T_97, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_10 = bits(_T_98, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_10 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_99 = bits(_T_98, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_12 = bits(_T_99, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_12 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_100 = bits(_T_99, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_100 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_23 = asSInt(now.reg[rs1]) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 169:66]
        node _next_reg_T_24 = asSInt(now.reg[rs2]) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 169:88]
        node _next_reg_T_25 = lt(_next_reg_T_23, _next_reg_T_24) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 169:73]
        node _next_reg_T_26 = mux(_next_reg_T_25, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 169:52]
        next.reg[rd] <= _next_reg_T_26 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 169:46]
      node _T_101 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_102 = eq(UInt<14>("h3033"), _T_101) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_102 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 170:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_2 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_2 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_103 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_2 = bits(_T_103, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_2 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_104 = bits(_T_103, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_11 = bits(_T_104, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_11 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_105 = bits(_T_104, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_11 = bits(_T_105, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_11 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_106 = bits(_T_105, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_13 = bits(_T_106, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_13 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_107 = bits(_T_106, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_107 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_27 = lt(now.reg[rs1], now.reg[rs2]) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 170:66]
        node _next_reg_T_28 = mux(_next_reg_T_27, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 170:52]
        next.reg[rd] <= _next_reg_T_28 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 170:46]
      node _T_108 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_109 = eq(UInt<15>("h7033"), _T_108) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_109 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 172:21]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_3 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_3 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_110 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_3 = bits(_T_110, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_3 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_111 = bits(_T_110, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_12 = bits(_T_111, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_12 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_112 = bits(_T_111, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_12 = bits(_T_112, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_12 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_113 = bits(_T_112, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_14 = bits(_T_113, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_14 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_114 = bits(_T_113, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_114 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_29 = and(now.reg[rs1], now.reg[rs2]) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 172:61]
        next.reg[rd] <= _next_reg_T_29 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 172:45]
      node _T_115 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_116 = eq(UInt<15>("h6033"), _T_115) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_116 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 173:21]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_4 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_4 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_117 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_4 = bits(_T_117, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_4 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_118 = bits(_T_117, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_13 = bits(_T_118, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_13 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_119 = bits(_T_118, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_13 = bits(_T_119, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_13 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_120 = bits(_T_119, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_15 = bits(_T_120, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_15 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_121 = bits(_T_120, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_121 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_30 = or(now.reg[rs1], now.reg[rs2]) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 173:61]
        next.reg[rd] <= _next_reg_T_30 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 173:45]
      node _T_122 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_123 = eq(UInt<15>("h4033"), _T_122) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_123 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 174:21]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_5 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_5 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_124 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_5 = bits(_T_124, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_5 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_125 = bits(_T_124, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_14 = bits(_T_125, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_14 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_126 = bits(_T_125, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_14 = bits(_T_126, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_14 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_127 = bits(_T_126, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_16 = bits(_T_127, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_16 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_128 = bits(_T_127, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_128 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_31 = xor(now.reg[rs1], now.reg[rs2]) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 174:61]
        next.reg[rd] <= _next_reg_T_31 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 174:45]
      node _T_129 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_130 = eq(UInt<13>("h1033"), _T_129) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_130 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 176:21]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_6 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_6 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_131 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_6 = bits(_T_131, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_6 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_132 = bits(_T_131, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_15 = bits(_T_132, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_15 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_133 = bits(_T_132, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_15 = bits(_T_133, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_15 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_134 = bits(_T_133, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_17 = bits(_T_134, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_17 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_135 = bits(_T_134, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_135 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_32 = bits(now.reg[rs2], 4, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 176:76]
        node _next_reg_T_33 = dshl(now.reg[rs1], _next_reg_T_32) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 176:61]
        next.reg[rd] <= _next_reg_T_33 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 176:45]
      node _T_136 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_137 = eq(UInt<15>("h5033"), _T_136) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_137 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 177:21]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_7 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_7 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_138 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_7 = bits(_T_138, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_7 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_139 = bits(_T_138, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_16 = bits(_T_139, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_16 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_140 = bits(_T_139, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_16 = bits(_T_140, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_16 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_141 = bits(_T_140, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_18 = bits(_T_141, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_18 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_142 = bits(_T_141, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_142 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_34 = bits(now.reg[rs2], 4, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 177:76]
        node _next_reg_T_35 = dshr(now.reg[rs1], _next_reg_T_34) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 177:61]
        next.reg[rd] <= _next_reg_T_35 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 177:45]
      node _T_143 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_144 = eq(UInt<31>("h40000033"), _T_143) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_144 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 179:21]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_8 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_8 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_145 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_8 = bits(_T_145, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_8 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_146 = bits(_T_145, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_17 = bits(_T_146, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_17 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_147 = bits(_T_146, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_17 = bits(_T_147, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_17 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_148 = bits(_T_147, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_19 = bits(_T_148, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_19 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_149 = bits(_T_148, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_149 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_36 = sub(now.reg[rs1], now.reg[rs2]) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 179:61]
        node _next_reg_T_37 = tail(_next_reg_T_36, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 179:61]
        next.reg[rd] <= _next_reg_T_37 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 179:45]
      node _T_150 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_151 = eq(UInt<31>("h40005033"), _T_150) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_151 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 180:21]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_9 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_9 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_152 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_9 = bits(_T_152, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_9 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_153 = bits(_T_152, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_18 = bits(_T_153, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_18 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_154 = bits(_T_153, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_18 = bits(_T_154, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_18 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_155 = bits(_T_154, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_20 = bits(_T_155, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_20 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_156 = bits(_T_155, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_156 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_38 = asSInt(now.reg[rs1]) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 180:62]
        node _next_reg_T_39 = bits(now.reg[rs2], 4, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 180:84]
        node _next_reg_T_40 = dshr(_next_reg_T_38, _next_reg_T_39) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 180:69]
        node _next_reg_T_41 = asUInt(_next_reg_T_40) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 180:92]
        next.reg[rd] <= _next_reg_T_41 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 180:45]
      node _T_157 = and(inst, UInt<7>("h7f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_158 = eq(UInt<7>("h6f"), _T_157) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_158 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 187:21]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_20_T = bits(inst, 31, 31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_20 <= _imm_20_T @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_159 = bits(inst, 30, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _imm_10_1_T = bits(_T_159, 30, 21) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_10_1 <= _imm_10_1_T @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_160 = bits(_T_159, 20, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _imm_11_T = bits(_T_160, 20, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11 <= _imm_11_T @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_161 = bits(_T_160, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _imm_19_12_T = bits(_T_161, 19, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_19_12 <= _imm_19_12_T @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_162 = bits(_T_161, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_21 = bits(_T_162, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_21 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_163 = bits(_T_162, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_163 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_lo = cat(imm_10_1, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 52:141]
        node imm_hi_hi = cat(imm_20, imm_19_12) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 52:141]
        node imm_hi = cat(imm_hi_hi, imm_11) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 52:141]
        node _imm_T_35 = cat(imm_hi, imm_lo) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 52:141]
        node imm_signBit_11 = bits(_imm_T_35, 20, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_36 = bits(imm_signBit_11, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_37 = mux(_imm_T_36, UInt<43>("h7ffffffffff"), UInt<43>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_38 = cat(_imm_T_37, _imm_T_35) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_38 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 52:127]
        node _T_164 = bits(now.csr.misa, 2, 2) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 134:27]
        node _T_165 = eq(UInt<1>("h1"), _T_164) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 134:62]
        node _T_166 = mux(_T_165, UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 134:62]
        node _T_167 = add(now.pc, imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 189:47]
        node _T_168 = tail(_T_167, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 189:47]
        node _T_169 = bits(_T_168, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:25]
        node _T_170 = eq(_T_169, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:29]
        node _T_171 = bits(_T_168, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:25]
        node _T_172 = eq(_T_171, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:32]
        node _T_173 = bits(_T_168, 2, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:25]
        node _T_174 = eq(_T_173, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:32]
        node _T_175 = eq(UInt<1>("h1"), _T_166) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_176 = mux(_T_175, _T_170, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_177 = eq(UInt<2>("h2"), _T_166) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_178 = mux(_T_177, _T_172, _T_176) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_179 = eq(UInt<2>("h3"), _T_166) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_180 = mux(_T_179, _T_174, _T_178) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        when _T_180 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 189:55]
          global_data.setpc <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 190:27]
          node _next_pc_T = add(now.pc, imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 191:37]
          node _next_pc_T_1 = tail(_next_pc_T, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 191:37]
          next.pc <= _next_pc_T_1 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 191:27]
          node _next_reg_T_42 = add(now.pc, UInt<3>("h4")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 192:37]
          node _next_reg_T_43 = tail(_next_reg_T_42, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 192:37]
          next.reg[rd] <= _next_reg_T_43 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 192:27]
        else :
          node _next_csr_mtval_T = add(now.pc, imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 194:34]
          node _next_csr_mtval_T_1 = tail(_next_csr_mtval_T, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 194:34]
          next.csr.mtval <= _next_csr_mtval_T_1 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 194:24]
          exceptionVec[0] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
      node _T_181 = and(inst, UInt<15>("h707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_182 = eq(UInt<7>("h67"), _T_181) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_182 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 199:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_9 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_9 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_183 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_19 = bits(_T_183, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_19 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_184 = bits(_T_183, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_19 = bits(_T_184, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_19 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_185 = bits(_T_184, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_22 = bits(_T_185, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_22 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_186 = bits(_T_185, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_186 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_12 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_39 = bits(imm_signBit_12, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_40 = mux(_imm_T_39, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_41 = cat(_imm_T_40, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_41 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        node _T_187 = bits(now.csr.misa, 2, 2) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 134:27]
        node _T_188 = eq(UInt<1>("h1"), _T_187) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 134:62]
        node _T_189 = mux(_T_188, UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 134:62]
        node _T_190 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 201:58]
        node _T_191 = tail(_T_190, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 201:58]
        node _T_192 = bits(_T_191, 63, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 201:64]
        node _T_193 = cat(_T_192, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 201:43]
        node _T_194 = bits(_T_193, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:25]
        node _T_195 = eq(_T_194, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:29]
        node _T_196 = bits(_T_193, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:25]
        node _T_197 = eq(_T_196, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:32]
        node _T_198 = bits(_T_193, 2, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:25]
        node _T_199 = eq(_T_198, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:32]
        node _T_200 = eq(UInt<1>("h1"), _T_189) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_201 = mux(_T_200, _T_195, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_202 = eq(UInt<2>("h2"), _T_189) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_203 = mux(_T_202, _T_197, _T_201) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_204 = eq(UInt<2>("h3"), _T_189) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_205 = mux(_T_204, _T_199, _T_203) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        when _T_205 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 201:91]
          global_data.setpc <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 202:27]
          node _next_pc_T_2 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 203:48]
          node _next_pc_T_3 = tail(_next_pc_T_2, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 203:48]
          node _next_pc_T_4 = bits(_next_pc_T_3, 63, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 203:54]
          node _next_pc_T_5 = cat(_next_pc_T_4, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 203:33]
          next.pc <= _next_pc_T_5 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 203:27]
          node _next_reg_T_44 = add(now.pc, UInt<3>("h4")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 204:37]
          node _next_reg_T_45 = tail(_next_reg_T_44, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 204:37]
          next.reg[rd] <= _next_reg_T_45 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 204:27]
        else :
          node _next_csr_mtval_T_2 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 206:45]
          node _next_csr_mtval_T_3 = tail(_next_csr_mtval_T_2, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 206:45]
          node _next_csr_mtval_T_4 = bits(_next_csr_mtval_T_3, 63, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 206:51]
          node _next_csr_mtval_T_5 = cat(_next_csr_mtval_T_4, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 206:30]
          next.csr.mtval <= _next_csr_mtval_T_5 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 206:24]
          exceptionVec[0] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
      node _T_206 = and(inst, UInt<15>("h707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_207 = eq(UInt<7>("h63"), _T_206) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_207 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 212:21]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_12_T = bits(inst, 31, 31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_12 <= _imm_12_T @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_208 = bits(inst, 30, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _imm_10_5_T = bits(_T_208, 30, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_10_5 <= _imm_10_5_T @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_209 = bits(_T_208, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_10 = bits(_T_209, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_10 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_210 = bits(_T_209, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_20 = bits(_T_210, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_20 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_211 = bits(_T_210, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_20 = bits(_T_211, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_20 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_212 = bits(_T_211, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _imm_4_1_T = bits(_T_212, 11, 8) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_4_1 <= _imm_4_1_T @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_213 = bits(_T_212, 7, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _imm_11_T_1 = bits(_T_213, 7, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11 <= _imm_11_T_1 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_214 = bits(_T_213, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_214 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_lo_1 = cat(imm_4_1, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:141]
        node imm_hi_hi_1 = cat(imm_12, imm_11) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:141]
        node imm_hi_1 = cat(imm_hi_hi_1, imm_10_5) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:141]
        node _imm_T_42 = cat(imm_hi_1, imm_lo_1) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:141]
        node imm_signBit_13 = bits(_imm_T_42, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_43 = bits(imm_signBit_13, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_44 = mux(_imm_T_43, UInt<51>("h7ffffffffffff"), UInt<51>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_45 = cat(_imm_T_44, _imm_T_42) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_45 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:127]
        node _T_215 = eq(now.reg[rs1], now.reg[rs2]) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 214:25]
        when _T_215 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 214:43]
          node _T_216 = bits(now.csr.misa, 2, 2) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 134:27]
          node _T_217 = eq(UInt<1>("h1"), _T_216) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 134:62]
          node _T_218 = mux(_T_217, UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 134:62]
          node _T_219 = add(now.pc, imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 215:49]
          node _T_220 = tail(_T_219, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 215:49]
          node _T_221 = bits(_T_220, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:25]
          node _T_222 = eq(_T_221, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:29]
          node _T_223 = bits(_T_220, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:25]
          node _T_224 = eq(_T_223, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:32]
          node _T_225 = bits(_T_220, 2, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:25]
          node _T_226 = eq(_T_225, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:32]
          node _T_227 = eq(UInt<1>("h1"), _T_218) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_228 = mux(_T_227, _T_222, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_229 = eq(UInt<2>("h2"), _T_218) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_230 = mux(_T_229, _T_224, _T_228) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_231 = eq(UInt<2>("h3"), _T_218) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_232 = mux(_T_231, _T_226, _T_230) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          when _T_232 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 215:57]
            global_data.setpc <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 216:29]
            node _next_pc_T_6 = add(now.pc, imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 217:39]
            node _next_pc_T_7 = tail(_next_pc_T_6, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 217:39]
            next.pc <= _next_pc_T_7 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 217:29]
          else :
            node _next_csr_mtval_T_6 = add(now.pc, imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 219:36]
            node _next_csr_mtval_T_7 = tail(_next_csr_mtval_T_6, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 219:36]
            next.csr.mtval <= _next_csr_mtval_T_7 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 219:26]
            exceptionVec[0] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
            raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
      node _T_233 = and(inst, UInt<15>("h707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_234 = eq(UInt<13>("h1063"), _T_233) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_234 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 224:21]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_12_T_1 = bits(inst, 31, 31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_12 <= _imm_12_T_1 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_235 = bits(inst, 30, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _imm_10_5_T_1 = bits(_T_235, 30, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_10_5 <= _imm_10_5_T_1 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_236 = bits(_T_235, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_11 = bits(_T_236, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_11 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_237 = bits(_T_236, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_21 = bits(_T_237, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_21 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_238 = bits(_T_237, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_21 = bits(_T_238, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_21 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_239 = bits(_T_238, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _imm_4_1_T_1 = bits(_T_239, 11, 8) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_4_1 <= _imm_4_1_T_1 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_240 = bits(_T_239, 7, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _imm_11_T_2 = bits(_T_240, 7, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11 <= _imm_11_T_2 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_241 = bits(_T_240, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_241 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_lo_2 = cat(imm_4_1, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:141]
        node imm_hi_hi_2 = cat(imm_12, imm_11) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:141]
        node imm_hi_2 = cat(imm_hi_hi_2, imm_10_5) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:141]
        node _imm_T_46 = cat(imm_hi_2, imm_lo_2) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:141]
        node imm_signBit_14 = bits(_imm_T_46, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_47 = bits(imm_signBit_14, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_48 = mux(_imm_T_47, UInt<51>("h7ffffffffffff"), UInt<51>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_49 = cat(_imm_T_48, _imm_T_46) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_49 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:127]
        node _T_242 = neq(now.reg[rs1], now.reg[rs2]) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 226:25]
        when _T_242 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 226:43]
          node _T_243 = bits(now.csr.misa, 2, 2) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 134:27]
          node _T_244 = eq(UInt<1>("h1"), _T_243) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 134:62]
          node _T_245 = mux(_T_244, UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 134:62]
          node _T_246 = add(now.pc, imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 227:49]
          node _T_247 = tail(_T_246, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 227:49]
          node _T_248 = bits(_T_247, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:25]
          node _T_249 = eq(_T_248, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:29]
          node _T_250 = bits(_T_247, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:25]
          node _T_251 = eq(_T_250, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:32]
          node _T_252 = bits(_T_247, 2, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:25]
          node _T_253 = eq(_T_252, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:32]
          node _T_254 = eq(UInt<1>("h1"), _T_245) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_255 = mux(_T_254, _T_249, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_256 = eq(UInt<2>("h2"), _T_245) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_257 = mux(_T_256, _T_251, _T_255) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_258 = eq(UInt<2>("h3"), _T_245) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_259 = mux(_T_258, _T_253, _T_257) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          when _T_259 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 227:57]
            global_data.setpc <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 228:29]
            node _next_pc_T_8 = add(now.pc, imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 229:39]
            node _next_pc_T_9 = tail(_next_pc_T_8, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 229:39]
            next.pc <= _next_pc_T_9 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 229:29]
          else :
            node _next_csr_mtval_T_8 = add(now.pc, imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 231:36]
            node _next_csr_mtval_T_9 = tail(_next_csr_mtval_T_8, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 231:36]
            next.csr.mtval <= _next_csr_mtval_T_9 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 231:26]
            exceptionVec[0] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
            raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
      node _T_260 = and(inst, UInt<15>("h707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_261 = eq(UInt<15>("h4063"), _T_260) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_261 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 237:21]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_12_T_2 = bits(inst, 31, 31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_12 <= _imm_12_T_2 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_262 = bits(inst, 30, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _imm_10_5_T_2 = bits(_T_262, 30, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_10_5 <= _imm_10_5_T_2 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_263 = bits(_T_262, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_12 = bits(_T_263, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_12 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_264 = bits(_T_263, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_22 = bits(_T_264, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_22 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_265 = bits(_T_264, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_22 = bits(_T_265, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_22 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_266 = bits(_T_265, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _imm_4_1_T_2 = bits(_T_266, 11, 8) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_4_1 <= _imm_4_1_T_2 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_267 = bits(_T_266, 7, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _imm_11_T_3 = bits(_T_267, 7, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11 <= _imm_11_T_3 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_268 = bits(_T_267, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_268 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_lo_3 = cat(imm_4_1, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:141]
        node imm_hi_hi_3 = cat(imm_12, imm_11) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:141]
        node imm_hi_3 = cat(imm_hi_hi_3, imm_10_5) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:141]
        node _imm_T_50 = cat(imm_hi_3, imm_lo_3) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:141]
        node imm_signBit_15 = bits(_imm_T_50, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_51 = bits(imm_signBit_15, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_52 = mux(_imm_T_51, UInt<51>("h7ffffffffffff"), UInt<51>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_53 = cat(_imm_T_52, _imm_T_50) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_53 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:127]
        node _T_269 = asSInt(now.reg[rs1]) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 239:25]
        node _T_270 = asSInt(now.reg[rs2]) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 239:47]
        node _T_271 = lt(_T_269, _T_270) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 239:32]
        when _T_271 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 239:55]
          node _T_272 = bits(now.csr.misa, 2, 2) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 134:27]
          node _T_273 = eq(UInt<1>("h1"), _T_272) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 134:62]
          node _T_274 = mux(_T_273, UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 134:62]
          node _T_275 = add(now.pc, imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 240:49]
          node _T_276 = tail(_T_275, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 240:49]
          node _T_277 = bits(_T_276, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:25]
          node _T_278 = eq(_T_277, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:29]
          node _T_279 = bits(_T_276, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:25]
          node _T_280 = eq(_T_279, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:32]
          node _T_281 = bits(_T_276, 2, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:25]
          node _T_282 = eq(_T_281, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:32]
          node _T_283 = eq(UInt<1>("h1"), _T_274) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_284 = mux(_T_283, _T_278, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_285 = eq(UInt<2>("h2"), _T_274) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_286 = mux(_T_285, _T_280, _T_284) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_287 = eq(UInt<2>("h3"), _T_274) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_288 = mux(_T_287, _T_282, _T_286) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          when _T_288 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 240:57]
            global_data.setpc <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 241:29]
            node _next_pc_T_10 = add(now.pc, imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 242:39]
            node _next_pc_T_11 = tail(_next_pc_T_10, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 242:39]
            next.pc <= _next_pc_T_11 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 242:29]
          else :
            node _next_csr_mtval_T_10 = add(now.pc, imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 244:36]
            node _next_csr_mtval_T_11 = tail(_next_csr_mtval_T_10, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 244:36]
            next.csr.mtval <= _next_csr_mtval_T_11 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 244:26]
            exceptionVec[0] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
            raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
      node _T_289 = and(inst, UInt<15>("h707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_290 = eq(UInt<15>("h6063"), _T_289) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_290 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 249:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_12_T_3 = bits(inst, 31, 31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_12 <= _imm_12_T_3 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_291 = bits(inst, 30, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _imm_10_5_T_3 = bits(_T_291, 30, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_10_5 <= _imm_10_5_T_3 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_292 = bits(_T_291, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_13 = bits(_T_292, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_13 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_293 = bits(_T_292, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_23 = bits(_T_293, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_23 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_294 = bits(_T_293, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_23 = bits(_T_294, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_23 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_295 = bits(_T_294, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _imm_4_1_T_3 = bits(_T_295, 11, 8) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_4_1 <= _imm_4_1_T_3 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_296 = bits(_T_295, 7, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _imm_11_T_4 = bits(_T_296, 7, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11 <= _imm_11_T_4 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_297 = bits(_T_296, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_297 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_lo_4 = cat(imm_4_1, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:141]
        node imm_hi_hi_4 = cat(imm_12, imm_11) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:141]
        node imm_hi_4 = cat(imm_hi_hi_4, imm_10_5) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:141]
        node _imm_T_54 = cat(imm_hi_4, imm_lo_4) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:141]
        node imm_signBit_16 = bits(_imm_T_54, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_55 = bits(imm_signBit_16, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_56 = mux(_imm_T_55, UInt<51>("h7ffffffffffff"), UInt<51>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_57 = cat(_imm_T_56, _imm_T_54) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_57 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:127]
        node _T_298 = lt(now.reg[rs1], now.reg[rs2]) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 251:25]
        when _T_298 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 251:41]
          node _T_299 = bits(now.csr.misa, 2, 2) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 134:27]
          node _T_300 = eq(UInt<1>("h1"), _T_299) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 134:62]
          node _T_301 = mux(_T_300, UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 134:62]
          node _T_302 = add(now.pc, imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 252:49]
          node _T_303 = tail(_T_302, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 252:49]
          node _T_304 = bits(_T_303, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:25]
          node _T_305 = eq(_T_304, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:29]
          node _T_306 = bits(_T_303, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:25]
          node _T_307 = eq(_T_306, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:32]
          node _T_308 = bits(_T_303, 2, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:25]
          node _T_309 = eq(_T_308, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:32]
          node _T_310 = eq(UInt<1>("h1"), _T_301) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_311 = mux(_T_310, _T_305, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_312 = eq(UInt<2>("h2"), _T_301) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_313 = mux(_T_312, _T_307, _T_311) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_314 = eq(UInt<2>("h3"), _T_301) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_315 = mux(_T_314, _T_309, _T_313) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          when _T_315 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 252:57]
            global_data.setpc <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 253:29]
            node _next_pc_T_12 = add(now.pc, imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 254:39]
            node _next_pc_T_13 = tail(_next_pc_T_12, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 254:39]
            next.pc <= _next_pc_T_13 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 254:29]
          else :
            node _next_csr_mtval_T_12 = add(now.pc, imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 256:36]
            node _next_csr_mtval_T_13 = tail(_next_csr_mtval_T_12, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 256:36]
            next.csr.mtval <= _next_csr_mtval_T_13 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 256:26]
            exceptionVec[0] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
            raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
      node _T_316 = and(inst, UInt<15>("h707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_317 = eq(UInt<15>("h5063"), _T_316) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_317 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 262:21]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_12_T_4 = bits(inst, 31, 31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_12 <= _imm_12_T_4 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_318 = bits(inst, 30, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _imm_10_5_T_4 = bits(_T_318, 30, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_10_5 <= _imm_10_5_T_4 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_319 = bits(_T_318, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_14 = bits(_T_319, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_14 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_320 = bits(_T_319, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_24 = bits(_T_320, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_24 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_321 = bits(_T_320, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_24 = bits(_T_321, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_24 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_322 = bits(_T_321, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _imm_4_1_T_4 = bits(_T_322, 11, 8) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_4_1 <= _imm_4_1_T_4 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_323 = bits(_T_322, 7, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _imm_11_T_5 = bits(_T_323, 7, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11 <= _imm_11_T_5 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_324 = bits(_T_323, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_324 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_lo_5 = cat(imm_4_1, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:141]
        node imm_hi_hi_5 = cat(imm_12, imm_11) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:141]
        node imm_hi_5 = cat(imm_hi_hi_5, imm_10_5) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:141]
        node _imm_T_58 = cat(imm_hi_5, imm_lo_5) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:141]
        node imm_signBit_17 = bits(_imm_T_58, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_59 = bits(imm_signBit_17, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_60 = mux(_imm_T_59, UInt<51>("h7ffffffffffff"), UInt<51>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_61 = cat(_imm_T_60, _imm_T_58) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_61 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:127]
        node _T_325 = asSInt(now.reg[rs1]) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 264:25]
        node _T_326 = asSInt(now.reg[rs2]) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 264:48]
        node _T_327 = geq(_T_325, _T_326) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 264:32]
        when _T_327 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 264:56]
          node _T_328 = bits(now.csr.misa, 2, 2) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 134:27]
          node _T_329 = eq(UInt<1>("h1"), _T_328) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 134:62]
          node _T_330 = mux(_T_329, UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 134:62]
          node _T_331 = add(now.pc, imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 265:49]
          node _T_332 = tail(_T_331, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 265:49]
          node _T_333 = bits(_T_332, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:25]
          node _T_334 = eq(_T_333, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:29]
          node _T_335 = bits(_T_332, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:25]
          node _T_336 = eq(_T_335, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:32]
          node _T_337 = bits(_T_332, 2, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:25]
          node _T_338 = eq(_T_337, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:32]
          node _T_339 = eq(UInt<1>("h1"), _T_330) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_340 = mux(_T_339, _T_334, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_341 = eq(UInt<2>("h2"), _T_330) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_342 = mux(_T_341, _T_336, _T_340) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_343 = eq(UInt<2>("h3"), _T_330) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_344 = mux(_T_343, _T_338, _T_342) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          when _T_344 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 265:57]
            global_data.setpc <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 266:29]
            node _next_pc_T_14 = add(now.pc, imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 267:39]
            node _next_pc_T_15 = tail(_next_pc_T_14, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 267:39]
            next.pc <= _next_pc_T_15 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 267:29]
          else :
            node _next_csr_mtval_T_14 = add(now.pc, imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 269:36]
            node _next_csr_mtval_T_15 = tail(_next_csr_mtval_T_14, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 269:36]
            next.csr.mtval <= _next_csr_mtval_T_15 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 269:26]
            exceptionVec[0] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
            raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
      node _T_345 = and(inst, UInt<15>("h707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_346 = eq(UInt<15>("h7063"), _T_345) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_346 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 274:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_12_T_5 = bits(inst, 31, 31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_12 <= _imm_12_T_5 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_347 = bits(inst, 30, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _imm_10_5_T_5 = bits(_T_347, 30, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_10_5 <= _imm_10_5_T_5 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_348 = bits(_T_347, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_15 = bits(_T_348, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_15 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_349 = bits(_T_348, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_25 = bits(_T_349, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_25 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_350 = bits(_T_349, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_25 = bits(_T_350, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_25 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_351 = bits(_T_350, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _imm_4_1_T_5 = bits(_T_351, 11, 8) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_4_1 <= _imm_4_1_T_5 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_352 = bits(_T_351, 7, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _imm_11_T_6 = bits(_T_352, 7, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11 <= _imm_11_T_6 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_353 = bits(_T_352, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_353 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_lo_6 = cat(imm_4_1, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:141]
        node imm_hi_hi_6 = cat(imm_12, imm_11) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:141]
        node imm_hi_6 = cat(imm_hi_hi_6, imm_10_5) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:141]
        node _imm_T_62 = cat(imm_hi_6, imm_lo_6) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:141]
        node imm_signBit_18 = bits(_imm_T_62, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_63 = bits(imm_signBit_18, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_64 = mux(_imm_T_63, UInt<51>("h7ffffffffffff"), UInt<51>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_65 = cat(_imm_T_64, _imm_T_62) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_65 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:127]
        node _T_354 = geq(now.reg[rs1], now.reg[rs2]) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 276:25]
        when _T_354 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 276:42]
          node _T_355 = bits(now.csr.misa, 2, 2) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 134:27]
          node _T_356 = eq(UInt<1>("h1"), _T_355) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 134:62]
          node _T_357 = mux(_T_356, UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 134:62]
          node _T_358 = add(now.pc, imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 277:49]
          node _T_359 = tail(_T_358, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 277:49]
          node _T_360 = bits(_T_359, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:25]
          node _T_361 = eq(_T_360, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:29]
          node _T_362 = bits(_T_359, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:25]
          node _T_363 = eq(_T_362, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:32]
          node _T_364 = bits(_T_359, 2, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:25]
          node _T_365 = eq(_T_364, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:32]
          node _T_366 = eq(UInt<1>("h1"), _T_357) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_367 = mux(_T_366, _T_361, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_368 = eq(UInt<2>("h2"), _T_357) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_369 = mux(_T_368, _T_363, _T_367) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_370 = eq(UInt<2>("h3"), _T_357) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_371 = mux(_T_370, _T_365, _T_369) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          when _T_371 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 277:57]
            global_data.setpc <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 278:29]
            node _next_pc_T_16 = add(now.pc, imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 279:39]
            node _next_pc_T_17 = tail(_next_pc_T_16, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 279:39]
            next.pc <= _next_pc_T_17 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 279:29]
          else :
            node _next_csr_mtval_T_16 = add(now.pc, imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 281:36]
            node _next_csr_mtval_T_17 = tail(_next_csr_mtval_T_16, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 281:36]
            next.csr.mtval <= _next_csr_mtval_T_17 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 281:26]
            exceptionVec[0] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
            raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
      node _T_372 = and(inst, UInt<15>("h707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_373 = eq(UInt<2>("h3"), _T_372) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_373 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 288:20]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_10 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_10 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_374 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_26 = bits(_T_374, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_26 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_375 = bits(_T_374, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_26 = bits(_T_375, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_26 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_376 = bits(_T_375, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_23 = bits(_T_376, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_23 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_377 = bits(_T_376, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_377 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_19 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_66 = bits(imm_signBit_19, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_67 = mux(_imm_T_66, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_68 = cat(_imm_T_67, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_68 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        node _T_378 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 290:47]
        node _T_379 = tail(_T_378, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 290:47]
        node _T_380 = bits(_T_379, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:25]
        node _T_381 = eq(_T_380, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:29]
        node _T_382 = bits(_T_379, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:25]
        node _T_383 = eq(_T_382, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:32]
        node _T_384 = bits(_T_379, 2, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:25]
        node _T_385 = eq(_T_384, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:32]
        node _T_386 = eq(UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_387 = mux(_T_386, _T_381, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_388 = eq(UInt<2>("h2"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_389 = mux(_T_388, _T_383, _T_387) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_390 = eq(UInt<2>("h3"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_391 = mux(_T_390, _T_385, _T_389) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        when _T_391 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 290:55]
          node _next_reg_T_46 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 291:54]
          node _next_reg_T_47 = tail(_next_reg_T_46, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 291:54]
          node _next_reg_rOff_T = bits(_next_reg_T_47, 2, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 58:31]
          node next_reg_rOff = shl(_next_reg_rOff_T, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 58:51]
          node _next_reg_rMask_T = eq(UInt<4>("h8"), UInt<4>("h8")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_1 = mux(_next_reg_rMask_T, UInt<64>("hff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_2 = eq(UInt<5>("h10"), UInt<4>("h8")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_3 = mux(_next_reg_rMask_T_2, UInt<64>("hffff"), _next_reg_rMask_T_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_4 = eq(UInt<6>("h20"), UInt<4>("h8")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_5 = mux(_next_reg_rMask_T_4, UInt<64>("hffffffff"), _next_reg_rMask_T_3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_6 = eq(UInt<7>("h40"), UInt<4>("h8")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node next_reg_rMask = mux(_next_reg_rMask_T_6, UInt<64>("hffffffffffffffff"), _next_reg_rMask_T_5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          wire next_reg_mstatusStruct : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          wire _next_reg_mstatusStruct_WIRE : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          _next_reg_mstatusStruct_WIRE <= now.csr.mstatus @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T = bits(_next_reg_mstatusStruct_WIRE, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct.pad4 <= _next_reg_mstatusStruct_T @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_1 = bits(_next_reg_mstatusStruct_WIRE, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct.sie <= _next_reg_mstatusStruct_T_1 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_2 = bits(_next_reg_mstatusStruct_WIRE, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct.pad3 <= _next_reg_mstatusStruct_T_2 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_3 = bits(_next_reg_mstatusStruct_WIRE, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct.mie <= _next_reg_mstatusStruct_T_3 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_4 = bits(_next_reg_mstatusStruct_WIRE, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct.pad2 <= _next_reg_mstatusStruct_T_4 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_5 = bits(_next_reg_mstatusStruct_WIRE, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct.spie <= _next_reg_mstatusStruct_T_5 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_6 = bits(_next_reg_mstatusStruct_WIRE, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct.ube <= _next_reg_mstatusStruct_T_6 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_7 = bits(_next_reg_mstatusStruct_WIRE, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct.mpie <= _next_reg_mstatusStruct_T_7 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_8 = bits(_next_reg_mstatusStruct_WIRE, 8, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct.spp <= _next_reg_mstatusStruct_T_8 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_9 = bits(_next_reg_mstatusStruct_WIRE, 10, 9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct.vs <= _next_reg_mstatusStruct_T_9 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_10 = bits(_next_reg_mstatusStruct_WIRE, 12, 11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct.mpp <= _next_reg_mstatusStruct_T_10 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_11 = bits(_next_reg_mstatusStruct_WIRE, 14, 13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct.fs <= _next_reg_mstatusStruct_T_11 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_12 = bits(_next_reg_mstatusStruct_WIRE, 16, 15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct.xs <= _next_reg_mstatusStruct_T_12 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_13 = bits(_next_reg_mstatusStruct_WIRE, 17, 17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct.mprv <= _next_reg_mstatusStruct_T_13 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_14 = bits(_next_reg_mstatusStruct_WIRE, 18, 18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct.sum <= _next_reg_mstatusStruct_T_14 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_15 = bits(_next_reg_mstatusStruct_WIRE, 19, 19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct.mxr <= _next_reg_mstatusStruct_T_15 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_16 = bits(_next_reg_mstatusStruct_WIRE, 20, 20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct.tvm <= _next_reg_mstatusStruct_T_16 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_17 = bits(_next_reg_mstatusStruct_WIRE, 21, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct.tw <= _next_reg_mstatusStruct_T_17 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_18 = bits(_next_reg_mstatusStruct_WIRE, 22, 22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct.tsr <= _next_reg_mstatusStruct_T_18 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_19 = bits(_next_reg_mstatusStruct_WIRE, 31, 23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct.pad0 <= _next_reg_mstatusStruct_T_19 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_20 = bits(_next_reg_mstatusStruct_WIRE, 33, 32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct.uxl <= _next_reg_mstatusStruct_T_20 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_21 = bits(_next_reg_mstatusStruct_WIRE, 35, 34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct.sxl <= _next_reg_mstatusStruct_T_21 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_22 = bits(_next_reg_mstatusStruct_WIRE, 36, 36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct.sbe <= _next_reg_mstatusStruct_T_22 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_23 = bits(_next_reg_mstatusStruct_WIRE, 37, 37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct.mbe <= _next_reg_mstatusStruct_T_23 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_24 = bits(_next_reg_mstatusStruct_WIRE, 62, 38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct.pad1 <= _next_reg_mstatusStruct_T_24 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_25 = bits(_next_reg_mstatusStruct_WIRE, 63, 63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct.sd <= _next_reg_mstatusStruct_T_25 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_pv_T = bits(next_reg_mstatusStruct.mprv, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 61:50]
          node next_reg_pv = mux(_next_reg_pv_T, next_reg_mstatusStruct.mpp, now.internal.privilegeMode) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 61:30]
          wire _next_reg_vmEnable_WIRE : { mode : UInt<4>, asid : UInt<16>, ppn : UInt<44>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
          wire _next_reg_vmEnable_WIRE_1 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
          _next_reg_vmEnable_WIRE_1 <= now.csr.satp @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
          node _next_reg_vmEnable_T = bits(_next_reg_vmEnable_WIRE_1, 43, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
          _next_reg_vmEnable_WIRE.ppn <= _next_reg_vmEnable_T @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
          node _next_reg_vmEnable_T_1 = bits(_next_reg_vmEnable_WIRE_1, 59, 44) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
          _next_reg_vmEnable_WIRE.asid <= _next_reg_vmEnable_T_1 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
          node _next_reg_vmEnable_T_2 = bits(_next_reg_vmEnable_WIRE_1, 63, 60) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
          _next_reg_vmEnable_WIRE.mode <= _next_reg_vmEnable_T_2 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
          node _next_reg_vmEnable_T_3 = eq(_next_reg_vmEnable_WIRE.mode, UInt<4>("h8")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:70]
          node _next_reg_vmEnable_T_4 = lt(next_reg_pv, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:85]
          node next_reg_vmEnable = and(_next_reg_vmEnable_T_3, _next_reg_vmEnable_T_4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:78]
          mem.read.valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 63:22]
          when next_reg_vmEnable : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 64:22]
            wire next_reg_success : UInt<1> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 260:28]
            wire next_reg_finaladdr : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 261:28]
            wire next_reg_flag : UInt<1> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 247:20]
            next_reg_flag <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 253:10]
            when next_reg_flag : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 262:30]
              wire next_reg_LevelVec : { valid : UInt<1>, success : UInt<1>, addr : UInt<64>, pte : UInt<64>}[3] @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 265:26]
              wire next_reg_SatpNow : { mode : UInt<4>, asid : UInt<16>, ppn : UInt<44>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              wire _next_reg_SatpNow_WIRE : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              _next_reg_SatpNow_WIRE <= now.csr.satp @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              node _next_reg_SatpNow_T = bits(_next_reg_SatpNow_WIRE, 43, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              next_reg_SatpNow.ppn <= _next_reg_SatpNow_T @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              node _next_reg_SatpNow_T_1 = bits(_next_reg_SatpNow_WIRE, 59, 44) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              next_reg_SatpNow.asid <= _next_reg_SatpNow_T_1 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              node _next_reg_SatpNow_T_2 = bits(_next_reg_SatpNow_WIRE, 63, 60) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              next_reg_SatpNow.mode <= _next_reg_SatpNow_T_2 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              next_reg_LevelVec[2].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 267:25]
              node _next_reg_LevelVec_2_addr_T = bits(_next_reg_T_47, 38, 30) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:67]
              node _next_reg_LevelVec_2_addr_T_1 = cat(next_reg_SatpNow.ppn, _next_reg_LevelVec_2_addr_T) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:49]
              node _next_reg_LevelVec_2_addr_T_2 = cat(UInt<8>("h0"), _next_reg_LevelVec_2_addr_T_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:35]
              node _next_reg_LevelVec_2_addr_T_3 = cat(_next_reg_LevelVec_2_addr_T_2, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:31]
              next_reg_LevelVec[2].addr <= _next_reg_LevelVec_2_addr_T_3 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:25]
              when next_reg_LevelVec[2].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 271:41]
                tlb.Anotherread[0].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
                tlb.Anotherread[0].addr <= next_reg_LevelVec[2].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
                tlb.Anotherread[0].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
                wire next_reg_PTE : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                wire _next_reg_PTE_WIRE : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                _next_reg_PTE_WIRE <= tlb.Anotherread[0].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T = bits(_next_reg_PTE_WIRE, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE.flag <= _next_reg_PTE_T @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_1 = bits(_next_reg_PTE_WIRE, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE.rsw <= _next_reg_PTE_T_1 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_2 = bits(_next_reg_PTE_WIRE, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE.ppn <= _next_reg_PTE_T_2 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_3 = bits(_next_reg_PTE_WIRE, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE.reserved <= _next_reg_PTE_T_3 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                wire next_reg_PTEFlag : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                wire _next_reg_PTEFlag_WIRE : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                _next_reg_PTEFlag_WIRE <= next_reg_PTE.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T = bits(_next_reg_PTEFlag_WIRE, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag.v <= _next_reg_PTEFlag_T @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_1 = bits(_next_reg_PTEFlag_WIRE, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag.r <= _next_reg_PTEFlag_T_1 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_2 = bits(_next_reg_PTEFlag_WIRE, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag.w <= _next_reg_PTEFlag_T_2 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_3 = bits(_next_reg_PTEFlag_WIRE, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag.x <= _next_reg_PTEFlag_T_3 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_4 = bits(_next_reg_PTEFlag_WIRE, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag.u <= _next_reg_PTEFlag_T_4 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_5 = bits(_next_reg_PTEFlag_WIRE, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag.g <= _next_reg_PTEFlag_T_5 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_6 = bits(_next_reg_PTEFlag_WIRE, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag.a <= _next_reg_PTEFlag_T_6 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_7 = bits(_next_reg_PTEFlag_WIRE, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag.d <= _next_reg_PTEFlag_T_7 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_T_48 = eq(next_reg_PTEFlag.v, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:16]
                node _next_reg_T_49 = eq(next_reg_PTEFlag.r, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:31]
                node _next_reg_T_50 = and(_next_reg_T_49, next_reg_PTEFlag.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:42]
                node _next_reg_T_51 = or(_next_reg_T_48, _next_reg_T_50) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:27]
                when _next_reg_T_51 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:57]
                  next_reg_LevelVec[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 281:45]
                  next_reg_LevelVec[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 282:45]
                  next_reg_LevelVec[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 284:41]
                  next_reg_LevelVec[2].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 285:41]
                else :
                  node _next_reg_T_52 = or(next_reg_PTEFlag.r, next_reg_PTEFlag.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:28]
                  when _next_reg_T_52 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:42]
                    next_reg_LevelVec[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 291:47]
                    next_reg_LevelVec[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 292:47]
                    next_reg_LevelVec[2].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 294:43]
                    node next_reg_LevelVec_2_pte_lo = cat(next_reg_PTE.rsw, next_reg_PTE.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    node next_reg_LevelVec_2_pte_hi = cat(next_reg_PTE.reserved, next_reg_PTE.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    node _next_reg_LevelVec_2_pte_T = cat(next_reg_LevelVec_2_pte_hi, next_reg_LevelVec_2_pte_lo) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    next_reg_LevelVec[2].pte <= _next_reg_LevelVec_2_pte_T @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:43]
                  else :
                    next_reg_LevelVec[1].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 299:47]
                    node _next_reg_LevelVec_1_addr_T = bits(_next_reg_T_47, 29, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:86]
                    node _next_reg_LevelVec_1_addr_T_1 = cat(next_reg_PTE.ppn, _next_reg_LevelVec_1_addr_T) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:72]
                    node _next_reg_LevelVec_1_addr_T_2 = cat(UInt<8>("h0"), _next_reg_LevelVec_1_addr_T_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:58]
                    node _next_reg_LevelVec_1_addr_T_3 = cat(_next_reg_LevelVec_1_addr_T_2, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:54]
                    next_reg_LevelVec[1].addr <= _next_reg_LevelVec_1_addr_T_3 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:48]
                    next_reg_LevelVec[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 308:43]
                    next_reg_LevelVec[2].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 309:43]
              else :
                next_reg_LevelVec[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 316:43]
                next_reg_LevelVec[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 317:43]
                next_reg_LevelVec[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 319:39]
                next_reg_LevelVec[2].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 320:39]
              when next_reg_LevelVec[1].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 271:41]
                tlb.Anotherread[1].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
                tlb.Anotherread[1].addr <= next_reg_LevelVec[1].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
                tlb.Anotherread[1].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
                wire next_reg_PTE_1 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                wire _next_reg_PTE_WIRE_1 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                _next_reg_PTE_WIRE_1 <= tlb.Anotherread[1].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_4 = bits(_next_reg_PTE_WIRE_1, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_1.flag <= _next_reg_PTE_T_4 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_5 = bits(_next_reg_PTE_WIRE_1, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_1.rsw <= _next_reg_PTE_T_5 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_6 = bits(_next_reg_PTE_WIRE_1, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_1.ppn <= _next_reg_PTE_T_6 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_7 = bits(_next_reg_PTE_WIRE_1, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_1.reserved <= _next_reg_PTE_T_7 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                wire next_reg_PTEFlag_1 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                wire _next_reg_PTEFlag_WIRE_1 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                _next_reg_PTEFlag_WIRE_1 <= next_reg_PTE_1.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_8 = bits(_next_reg_PTEFlag_WIRE_1, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_1.v <= _next_reg_PTEFlag_T_8 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_9 = bits(_next_reg_PTEFlag_WIRE_1, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_1.r <= _next_reg_PTEFlag_T_9 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_10 = bits(_next_reg_PTEFlag_WIRE_1, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_1.w <= _next_reg_PTEFlag_T_10 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_11 = bits(_next_reg_PTEFlag_WIRE_1, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_1.x <= _next_reg_PTEFlag_T_11 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_12 = bits(_next_reg_PTEFlag_WIRE_1, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_1.u <= _next_reg_PTEFlag_T_12 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_13 = bits(_next_reg_PTEFlag_WIRE_1, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_1.g <= _next_reg_PTEFlag_T_13 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_14 = bits(_next_reg_PTEFlag_WIRE_1, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_1.a <= _next_reg_PTEFlag_T_14 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_15 = bits(_next_reg_PTEFlag_WIRE_1, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_1.d <= _next_reg_PTEFlag_T_15 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_T_53 = eq(next_reg_PTEFlag_1.v, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:16]
                node _next_reg_T_54 = eq(next_reg_PTEFlag_1.r, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:31]
                node _next_reg_T_55 = and(_next_reg_T_54, next_reg_PTEFlag_1.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:42]
                node _next_reg_T_56 = or(_next_reg_T_53, _next_reg_T_55) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:27]
                when _next_reg_T_56 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:57]
                  next_reg_LevelVec[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 281:45]
                  next_reg_LevelVec[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 282:45]
                  next_reg_LevelVec[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 284:41]
                  next_reg_LevelVec[1].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 285:41]
                else :
                  node _next_reg_T_57 = or(next_reg_PTEFlag_1.r, next_reg_PTEFlag_1.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:28]
                  when _next_reg_T_57 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:42]
                    next_reg_LevelVec[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 291:47]
                    next_reg_LevelVec[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 292:47]
                    next_reg_LevelVec[1].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 294:43]
                    node next_reg_LevelVec_1_pte_lo = cat(next_reg_PTE_1.rsw, next_reg_PTE_1.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    node next_reg_LevelVec_1_pte_hi = cat(next_reg_PTE_1.reserved, next_reg_PTE_1.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    node _next_reg_LevelVec_1_pte_T = cat(next_reg_LevelVec_1_pte_hi, next_reg_LevelVec_1_pte_lo) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    next_reg_LevelVec[1].pte <= _next_reg_LevelVec_1_pte_T @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:43]
                  else :
                    next_reg_LevelVec[0].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 299:47]
                    node _next_reg_LevelVec_0_addr_T = bits(_next_reg_T_47, 20, 12) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:86]
                    node _next_reg_LevelVec_0_addr_T_1 = cat(next_reg_PTE_1.ppn, _next_reg_LevelVec_0_addr_T) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:72]
                    node _next_reg_LevelVec_0_addr_T_2 = cat(UInt<8>("h0"), _next_reg_LevelVec_0_addr_T_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:58]
                    node _next_reg_LevelVec_0_addr_T_3 = cat(_next_reg_LevelVec_0_addr_T_2, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:54]
                    next_reg_LevelVec[0].addr <= _next_reg_LevelVec_0_addr_T_3 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:48]
                    next_reg_LevelVec[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 308:43]
                    next_reg_LevelVec[1].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 309:43]
              else :
                next_reg_LevelVec[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 316:43]
                next_reg_LevelVec[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 317:43]
                next_reg_LevelVec[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 319:39]
                next_reg_LevelVec[1].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 320:39]
              when next_reg_LevelVec[0].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 271:41]
                tlb.Anotherread[2].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
                tlb.Anotherread[2].addr <= next_reg_LevelVec[0].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
                tlb.Anotherread[2].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
                wire next_reg_PTE_2 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                wire _next_reg_PTE_WIRE_2 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                _next_reg_PTE_WIRE_2 <= tlb.Anotherread[2].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_8 = bits(_next_reg_PTE_WIRE_2, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_2.flag <= _next_reg_PTE_T_8 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_9 = bits(_next_reg_PTE_WIRE_2, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_2.rsw <= _next_reg_PTE_T_9 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_10 = bits(_next_reg_PTE_WIRE_2, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_2.ppn <= _next_reg_PTE_T_10 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_11 = bits(_next_reg_PTE_WIRE_2, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_2.reserved <= _next_reg_PTE_T_11 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                wire next_reg_PTEFlag_2 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                wire _next_reg_PTEFlag_WIRE_2 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                _next_reg_PTEFlag_WIRE_2 <= next_reg_PTE_2.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_16 = bits(_next_reg_PTEFlag_WIRE_2, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_2.v <= _next_reg_PTEFlag_T_16 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_17 = bits(_next_reg_PTEFlag_WIRE_2, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_2.r <= _next_reg_PTEFlag_T_17 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_18 = bits(_next_reg_PTEFlag_WIRE_2, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_2.w <= _next_reg_PTEFlag_T_18 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_19 = bits(_next_reg_PTEFlag_WIRE_2, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_2.x <= _next_reg_PTEFlag_T_19 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_20 = bits(_next_reg_PTEFlag_WIRE_2, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_2.u <= _next_reg_PTEFlag_T_20 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_21 = bits(_next_reg_PTEFlag_WIRE_2, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_2.g <= _next_reg_PTEFlag_T_21 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_22 = bits(_next_reg_PTEFlag_WIRE_2, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_2.a <= _next_reg_PTEFlag_T_22 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_23 = bits(_next_reg_PTEFlag_WIRE_2, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_2.d <= _next_reg_PTEFlag_T_23 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_T_58 = eq(next_reg_PTEFlag_2.v, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:16]
                node _next_reg_T_59 = eq(next_reg_PTEFlag_2.r, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:31]
                node _next_reg_T_60 = and(_next_reg_T_59, next_reg_PTEFlag_2.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:42]
                node _next_reg_T_61 = or(_next_reg_T_58, _next_reg_T_60) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:27]
                when _next_reg_T_61 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:57]
                  next_reg_LevelVec[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 284:41]
                  next_reg_LevelVec[0].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 285:41]
                else :
                  node _next_reg_T_62 = or(next_reg_PTEFlag_2.r, next_reg_PTEFlag_2.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:28]
                  when _next_reg_T_62 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:42]
                    next_reg_LevelVec[0].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 294:43]
                    node next_reg_LevelVec_0_pte_lo = cat(next_reg_PTE_2.rsw, next_reg_PTE_2.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    node next_reg_LevelVec_0_pte_hi = cat(next_reg_PTE_2.reserved, next_reg_PTE_2.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    node _next_reg_LevelVec_0_pte_T = cat(next_reg_LevelVec_0_pte_hi, next_reg_LevelVec_0_pte_lo) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    next_reg_LevelVec[0].pte <= _next_reg_LevelVec_0_pte_T @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:43]
                  else :
                    next_reg_LevelVec[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 308:43]
                    next_reg_LevelVec[0].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 309:43]
              else :
                next_reg_LevelVec[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 319:39]
                next_reg_LevelVec[0].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 320:39]
              node _next_reg_successLevel_T = cat(next_reg_LevelVec[2].success, next_reg_LevelVec[1].success) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 334:43]
              node _next_reg_successLevel_T_1 = cat(_next_reg_successLevel_T, next_reg_LevelVec[0].success) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 334:39]
              node _next_reg_successLevel_T_2 = eq(UInt<3>("h4"), _next_reg_successLevel_T_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
              node _next_reg_successLevel_T_3 = mux(_next_reg_successLevel_T_2, UInt<2>("h2"), UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
              node _next_reg_successLevel_T_4 = eq(UInt<2>("h2"), _next_reg_successLevel_T_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
              node _next_reg_successLevel_T_5 = mux(_next_reg_successLevel_T_4, UInt<1>("h1"), _next_reg_successLevel_T_3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
              node _next_reg_successLevel_T_6 = eq(UInt<1>("h1"), _next_reg_successLevel_T_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
              node next_reg_successLevel = mux(_next_reg_successLevel_T_6, UInt<1>("h0"), _next_reg_successLevel_T_5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
              node _next_reg_T_63 = eq(next_reg_successLevel, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 335:27]
              node _next_reg_T_64 = not(_next_reg_T_63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 335:12]
              when _next_reg_T_64 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 335:37]
                wire _next_reg_WIRE : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                wire _next_reg_WIRE_1 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                _next_reg_WIRE_1 <= next_reg_LevelVec[next_reg_successLevel].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                node _next_reg_T_65 = bits(_next_reg_WIRE_1, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                _next_reg_WIRE.flag <= _next_reg_T_65 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                node _next_reg_T_66 = bits(_next_reg_WIRE_1, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                _next_reg_WIRE.rsw <= _next_reg_T_66 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                node _next_reg_T_67 = bits(_next_reg_WIRE_1, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                _next_reg_WIRE.ppn <= _next_reg_T_67 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                node _next_reg_T_68 = bits(_next_reg_WIRE_1, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                _next_reg_WIRE.reserved <= _next_reg_T_68 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                wire _next_reg_WIRE_2 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                wire _next_reg_WIRE_3 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _next_reg_WIRE_3 <= _next_reg_WIRE.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _next_reg_T_69 = bits(_next_reg_WIRE_3, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _next_reg_WIRE_2.v <= _next_reg_T_69 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _next_reg_T_70 = bits(_next_reg_WIRE_3, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _next_reg_WIRE_2.r <= _next_reg_T_70 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _next_reg_T_71 = bits(_next_reg_WIRE_3, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _next_reg_WIRE_2.w <= _next_reg_T_71 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _next_reg_T_72 = bits(_next_reg_WIRE_3, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _next_reg_WIRE_2.x <= _next_reg_T_72 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _next_reg_T_73 = bits(_next_reg_WIRE_3, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _next_reg_WIRE_2.u <= _next_reg_T_73 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _next_reg_T_74 = bits(_next_reg_WIRE_3, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _next_reg_WIRE_2.g <= _next_reg_T_74 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _next_reg_T_75 = bits(_next_reg_WIRE_3, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _next_reg_WIRE_2.a <= _next_reg_T_75 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _next_reg_T_76 = bits(_next_reg_WIRE_3, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _next_reg_WIRE_2.d <= _next_reg_T_76 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                wire _next_reg_mstatus_mxr_WIRE : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                wire _next_reg_mstatus_mxr_WIRE_1 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_1 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T = bits(_next_reg_mstatus_mxr_WIRE_1, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE.pad4 <= _next_reg_mstatus_mxr_T @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_1 = bits(_next_reg_mstatus_mxr_WIRE_1, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE.sie <= _next_reg_mstatus_mxr_T_1 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_2 = bits(_next_reg_mstatus_mxr_WIRE_1, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE.pad3 <= _next_reg_mstatus_mxr_T_2 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_3 = bits(_next_reg_mstatus_mxr_WIRE_1, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE.mie <= _next_reg_mstatus_mxr_T_3 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_4 = bits(_next_reg_mstatus_mxr_WIRE_1, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE.pad2 <= _next_reg_mstatus_mxr_T_4 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_5 = bits(_next_reg_mstatus_mxr_WIRE_1, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE.spie <= _next_reg_mstatus_mxr_T_5 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_6 = bits(_next_reg_mstatus_mxr_WIRE_1, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE.ube <= _next_reg_mstatus_mxr_T_6 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_7 = bits(_next_reg_mstatus_mxr_WIRE_1, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE.mpie <= _next_reg_mstatus_mxr_T_7 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_8 = bits(_next_reg_mstatus_mxr_WIRE_1, 8, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE.spp <= _next_reg_mstatus_mxr_T_8 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_9 = bits(_next_reg_mstatus_mxr_WIRE_1, 10, 9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE.vs <= _next_reg_mstatus_mxr_T_9 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_10 = bits(_next_reg_mstatus_mxr_WIRE_1, 12, 11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE.mpp <= _next_reg_mstatus_mxr_T_10 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_11 = bits(_next_reg_mstatus_mxr_WIRE_1, 14, 13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE.fs <= _next_reg_mstatus_mxr_T_11 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_12 = bits(_next_reg_mstatus_mxr_WIRE_1, 16, 15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE.xs <= _next_reg_mstatus_mxr_T_12 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_13 = bits(_next_reg_mstatus_mxr_WIRE_1, 17, 17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE.mprv <= _next_reg_mstatus_mxr_T_13 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_14 = bits(_next_reg_mstatus_mxr_WIRE_1, 18, 18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE.sum <= _next_reg_mstatus_mxr_T_14 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_15 = bits(_next_reg_mstatus_mxr_WIRE_1, 19, 19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE.mxr <= _next_reg_mstatus_mxr_T_15 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_16 = bits(_next_reg_mstatus_mxr_WIRE_1, 20, 20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE.tvm <= _next_reg_mstatus_mxr_T_16 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_17 = bits(_next_reg_mstatus_mxr_WIRE_1, 21, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE.tw <= _next_reg_mstatus_mxr_T_17 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_18 = bits(_next_reg_mstatus_mxr_WIRE_1, 22, 22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE.tsr <= _next_reg_mstatus_mxr_T_18 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_19 = bits(_next_reg_mstatus_mxr_WIRE_1, 31, 23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE.pad0 <= _next_reg_mstatus_mxr_T_19 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_20 = bits(_next_reg_mstatus_mxr_WIRE_1, 33, 32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE.uxl <= _next_reg_mstatus_mxr_T_20 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_21 = bits(_next_reg_mstatus_mxr_WIRE_1, 35, 34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE.sxl <= _next_reg_mstatus_mxr_T_21 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_22 = bits(_next_reg_mstatus_mxr_WIRE_1, 36, 36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE.sbe <= _next_reg_mstatus_mxr_T_22 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_23 = bits(_next_reg_mstatus_mxr_WIRE_1, 37, 37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE.mbe <= _next_reg_mstatus_mxr_T_23 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_24 = bits(_next_reg_mstatus_mxr_WIRE_1, 62, 38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE.pad1 <= _next_reg_mstatus_mxr_T_24 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_25 = bits(_next_reg_mstatus_mxr_WIRE_1, 63, 63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE.sd <= _next_reg_mstatus_mxr_T_25 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node next_reg_mstatus_mxr = bits(_next_reg_mstatus_mxr_WIRE.mxr, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:73]
                wire _next_reg_mstatus_sum_WIRE : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                wire _next_reg_mstatus_sum_WIRE_1 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_1 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T = bits(_next_reg_mstatus_sum_WIRE_1, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE.pad4 <= _next_reg_mstatus_sum_T @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_1 = bits(_next_reg_mstatus_sum_WIRE_1, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE.sie <= _next_reg_mstatus_sum_T_1 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_2 = bits(_next_reg_mstatus_sum_WIRE_1, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE.pad3 <= _next_reg_mstatus_sum_T_2 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_3 = bits(_next_reg_mstatus_sum_WIRE_1, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE.mie <= _next_reg_mstatus_sum_T_3 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_4 = bits(_next_reg_mstatus_sum_WIRE_1, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE.pad2 <= _next_reg_mstatus_sum_T_4 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_5 = bits(_next_reg_mstatus_sum_WIRE_1, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE.spie <= _next_reg_mstatus_sum_T_5 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_6 = bits(_next_reg_mstatus_sum_WIRE_1, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE.ube <= _next_reg_mstatus_sum_T_6 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_7 = bits(_next_reg_mstatus_sum_WIRE_1, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE.mpie <= _next_reg_mstatus_sum_T_7 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_8 = bits(_next_reg_mstatus_sum_WIRE_1, 8, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE.spp <= _next_reg_mstatus_sum_T_8 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_9 = bits(_next_reg_mstatus_sum_WIRE_1, 10, 9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE.vs <= _next_reg_mstatus_sum_T_9 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_10 = bits(_next_reg_mstatus_sum_WIRE_1, 12, 11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE.mpp <= _next_reg_mstatus_sum_T_10 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_11 = bits(_next_reg_mstatus_sum_WIRE_1, 14, 13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE.fs <= _next_reg_mstatus_sum_T_11 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_12 = bits(_next_reg_mstatus_sum_WIRE_1, 16, 15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE.xs <= _next_reg_mstatus_sum_T_12 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_13 = bits(_next_reg_mstatus_sum_WIRE_1, 17, 17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE.mprv <= _next_reg_mstatus_sum_T_13 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_14 = bits(_next_reg_mstatus_sum_WIRE_1, 18, 18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE.sum <= _next_reg_mstatus_sum_T_14 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_15 = bits(_next_reg_mstatus_sum_WIRE_1, 19, 19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE.mxr <= _next_reg_mstatus_sum_T_15 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_16 = bits(_next_reg_mstatus_sum_WIRE_1, 20, 20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE.tvm <= _next_reg_mstatus_sum_T_16 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_17 = bits(_next_reg_mstatus_sum_WIRE_1, 21, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE.tw <= _next_reg_mstatus_sum_T_17 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_18 = bits(_next_reg_mstatus_sum_WIRE_1, 22, 22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE.tsr <= _next_reg_mstatus_sum_T_18 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_19 = bits(_next_reg_mstatus_sum_WIRE_1, 31, 23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE.pad0 <= _next_reg_mstatus_sum_T_19 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_20 = bits(_next_reg_mstatus_sum_WIRE_1, 33, 32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE.uxl <= _next_reg_mstatus_sum_T_20 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_21 = bits(_next_reg_mstatus_sum_WIRE_1, 35, 34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE.sxl <= _next_reg_mstatus_sum_T_21 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_22 = bits(_next_reg_mstatus_sum_WIRE_1, 36, 36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE.sbe <= _next_reg_mstatus_sum_T_22 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_23 = bits(_next_reg_mstatus_sum_WIRE_1, 37, 37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE.mbe <= _next_reg_mstatus_sum_T_23 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_24 = bits(_next_reg_mstatus_sum_WIRE_1, 62, 38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE.pad1 <= _next_reg_mstatus_sum_T_24 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_25 = bits(_next_reg_mstatus_sum_WIRE_1, 63, 63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE.sd <= _next_reg_mstatus_sum_T_25 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node next_reg_mstatus_sum = bits(_next_reg_mstatus_sum_WIRE.sum, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:73]
                node _next_reg_permCheck_T = eq(next_reg_pv, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:32]
                node _next_reg_permCheck_T_1 = eq(_next_reg_WIRE_2.u, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:45]
                node _next_reg_permCheck_T_2 = and(_next_reg_permCheck_T, _next_reg_permCheck_T_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:42]
                node _next_reg_permCheck_T_3 = eq(_next_reg_permCheck_T_2, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:21]
                node _next_reg_permCheck_T_4 = and(_next_reg_WIRE_2.v, _next_reg_permCheck_T_3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:18]
                node _next_reg_permCheck_T_5 = eq(next_reg_pv, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:72]
                node _next_reg_permCheck_T_6 = and(_next_reg_permCheck_T_5, _next_reg_WIRE_2.u) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:82]
                node _next_reg_permCheck_T_7 = eq(next_reg_mstatus_sum, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:100]
                node _next_reg_permCheck_T_8 = or(_next_reg_permCheck_T_7, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:113]
                node _next_reg_permCheck_T_9 = and(_next_reg_permCheck_T_6, _next_reg_permCheck_T_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:96]
                node _next_reg_permCheck_T_10 = eq(_next_reg_permCheck_T_9, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:61]
                node next_reg_permCheck = and(_next_reg_permCheck_T_4, _next_reg_permCheck_T_10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:58]
                node next_reg_permExec = and(next_reg_permCheck, _next_reg_WIRE_2.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 179:31]
                node _next_reg_permLoad_T = and(next_reg_mstatus_mxr, _next_reg_WIRE_2.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 180:61]
                node _next_reg_permLoad_T_1 = or(_next_reg_WIRE_2.r, _next_reg_permLoad_T) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 180:46]
                node next_reg_permLoad = and(next_reg_permCheck, _next_reg_permLoad_T_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 180:31]
                node next_reg_permStore = and(next_reg_permCheck, _next_reg_WIRE_2.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 181:31]
                node _next_reg_T_77 = and(UInt<1>("h0"), next_reg_permExec) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:15]
                node _next_reg_T_78 = eq(UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:32]
                node _next_reg_T_79 = eq(UInt<1>("h1"), UInt<1>("h1")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:71]
                node _next_reg_T_80 = and(next_reg_permLoad, _next_reg_T_79) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:56]
                node _next_reg_T_81 = eq(UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:111]
                node _next_reg_T_82 = and(next_reg_permStore, _next_reg_T_81) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:96]
                node _next_reg_T_83 = or(_next_reg_T_80, _next_reg_T_82) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:82]
                node _next_reg_T_84 = and(_next_reg_T_78, _next_reg_T_83) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:42]
                node _next_reg_T_85 = or(_next_reg_T_77, _next_reg_T_84) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:28]
                when _next_reg_T_85 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 346:11]
                  wire _next_reg_WIRE_4 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  wire _next_reg_WIRE_5 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  _next_reg_WIRE_5 <= next_reg_LevelVec[next_reg_successLevel].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  node _next_reg_T_86 = bits(_next_reg_WIRE_5, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  _next_reg_WIRE_4.flag <= _next_reg_T_86 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  node _next_reg_T_87 = bits(_next_reg_WIRE_5, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  _next_reg_WIRE_4.rsw <= _next_reg_T_87 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  node _next_reg_T_88 = bits(_next_reg_WIRE_5, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  _next_reg_WIRE_4.ppn <= _next_reg_T_88 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  node _next_reg_T_89 = bits(_next_reg_WIRE_5, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  _next_reg_WIRE_4.reserved <= _next_reg_T_89 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  node _next_reg_mask_mask_T = eq(UInt<2>("h2"), next_reg_successLevel) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _next_reg_mask_mask_T_1 = mux(_next_reg_mask_mask_T, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _next_reg_mask_mask_T_2 = eq(UInt<1>("h1"), next_reg_successLevel) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _next_reg_mask_mask_T_3 = mux(_next_reg_mask_mask_T_2, UInt<9>("h1ff"), _next_reg_mask_mask_T_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _next_reg_mask_mask_T_4 = eq(UInt<1>("h0"), next_reg_successLevel) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node next_reg_mask = mux(_next_reg_mask_mask_T_4, UInt<1>("h0"), _next_reg_mask_mask_T_3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _next_reg_T_90 = and(next_reg_mask, _next_reg_WIRE_4.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 240:11]
                  node _next_reg_T_91 = neq(_next_reg_T_90, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 240:18]
                  when _next_reg_T_91 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:99]
                    next_reg_success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 351:26]
                    next_reg_finaladdr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 352:26]
                  else :
                    node _next_reg_T_92 = eq(UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 357:30]
                    when _next_reg_T_92 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 357:41]
                      wire _next_reg_WIRE_6 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      wire _next_reg_WIRE_7 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      _next_reg_WIRE_7 <= next_reg_LevelVec[next_reg_successLevel].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      node _next_reg_T_93 = bits(_next_reg_WIRE_7, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      _next_reg_WIRE_6.flag <= _next_reg_T_93 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      node _next_reg_T_94 = bits(_next_reg_WIRE_7, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      _next_reg_WIRE_6.rsw <= _next_reg_T_94 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      node _next_reg_T_95 = bits(_next_reg_WIRE_7, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      _next_reg_WIRE_6.ppn <= _next_reg_T_95 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      node _next_reg_T_96 = bits(_next_reg_WIRE_7, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      _next_reg_WIRE_6.reserved <= _next_reg_T_96 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      wire next_reg_FlagPTE : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      wire _next_reg_FlagPTE_WIRE : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      _next_reg_FlagPTE_WIRE <= _next_reg_WIRE_6.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _next_reg_FlagPTE_T = bits(_next_reg_FlagPTE_WIRE, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      next_reg_FlagPTE.v <= _next_reg_FlagPTE_T @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _next_reg_FlagPTE_T_1 = bits(_next_reg_FlagPTE_WIRE, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      next_reg_FlagPTE.r <= _next_reg_FlagPTE_T_1 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _next_reg_FlagPTE_T_2 = bits(_next_reg_FlagPTE_WIRE, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      next_reg_FlagPTE.w <= _next_reg_FlagPTE_T_2 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _next_reg_FlagPTE_T_3 = bits(_next_reg_FlagPTE_WIRE, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      next_reg_FlagPTE.x <= _next_reg_FlagPTE_T_3 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _next_reg_FlagPTE_T_4 = bits(_next_reg_FlagPTE_WIRE, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      next_reg_FlagPTE.u <= _next_reg_FlagPTE_T_4 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _next_reg_FlagPTE_T_5 = bits(_next_reg_FlagPTE_WIRE, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      next_reg_FlagPTE.g <= _next_reg_FlagPTE_T_5 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _next_reg_FlagPTE_T_6 = bits(_next_reg_FlagPTE_WIRE, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      next_reg_FlagPTE.a <= _next_reg_FlagPTE_T_6 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _next_reg_FlagPTE_T_7 = bits(_next_reg_FlagPTE_WIRE, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      next_reg_FlagPTE.d <= _next_reg_FlagPTE_T_7 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      wire next_reg_FlagPTEnew : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      next_reg_FlagPTEnew.v <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      next_reg_FlagPTEnew.r <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      next_reg_FlagPTEnew.w <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      next_reg_FlagPTEnew.x <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      next_reg_FlagPTEnew.u <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      next_reg_FlagPTEnew.g <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      next_reg_FlagPTEnew.a <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      next_reg_FlagPTEnew.d <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      node _next_reg_T_97 = not(next_reg_FlagPTE.a) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:10]
                      node _next_reg_T_98 = not(next_reg_FlagPTE.d) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:23]
                      node _next_reg_T_99 = or(_next_reg_T_97, _next_reg_T_98) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:21]
                      when _next_reg_T_99 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:35]
                        next_reg_FlagPTEnew <= next_reg_FlagPTE @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 198:20]
                        next_reg_FlagPTEnew.a <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 199:20]
                        next_reg_FlagPTEnew.d <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 200:20]
                        node next_reg_PTEnew_lo_lo = cat(next_reg_FlagPTEnew.r, next_reg_FlagPTEnew.v) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node next_reg_PTEnew_lo_hi = cat(next_reg_FlagPTEnew.x, next_reg_FlagPTEnew.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node next_reg_PTEnew_lo = cat(next_reg_PTEnew_lo_hi, next_reg_PTEnew_lo_lo) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node next_reg_PTEnew_hi_lo = cat(next_reg_FlagPTEnew.g, next_reg_FlagPTEnew.u) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node next_reg_PTEnew_hi_hi = cat(next_reg_FlagPTEnew.d, next_reg_FlagPTEnew.a) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node next_reg_PTEnew_hi = cat(next_reg_PTEnew_hi_hi, next_reg_PTEnew_hi_lo) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node _next_reg_PTEnew_T = cat(next_reg_PTEnew_hi, next_reg_PTEnew_lo) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node next_reg_PTEnew_lo_1 = cat(_next_reg_WIRE_6.rsw, _next_reg_PTEnew_T) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:23]
                        node next_reg_PTEnew_hi_1 = cat(_next_reg_WIRE_6.reserved, _next_reg_WIRE_6.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:23]
                        node next_reg_PTEnew = cat(next_reg_PTEnew_hi_1, next_reg_PTEnew_lo_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:23]
                        tlb.Anotherwrite[0].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 159:38]
                        tlb.Anotherwrite[0].addr <= next_reg_LevelVec[next_reg_successLevel].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 160:38]
                        tlb.Anotherwrite[0].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 161:38]
                        tlb.Anotherwrite[0].data <= next_reg_PTEnew @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 162:38]
                    next_reg_success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 360:26]
                    wire _next_reg_finaladdr_WIRE : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    wire _next_reg_finaladdr_WIRE_1 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    _next_reg_finaladdr_WIRE_1 <= next_reg_LevelVec[next_reg_successLevel].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    node _next_reg_finaladdr_T = bits(_next_reg_finaladdr_WIRE_1, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    _next_reg_finaladdr_WIRE.flag <= _next_reg_finaladdr_T @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    node _next_reg_finaladdr_T_1 = bits(_next_reg_finaladdr_WIRE_1, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    _next_reg_finaladdr_WIRE.rsw <= _next_reg_finaladdr_T_1 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    node _next_reg_finaladdr_T_2 = bits(_next_reg_finaladdr_WIRE_1, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    _next_reg_finaladdr_WIRE.ppn <= _next_reg_finaladdr_T_2 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    node _next_reg_finaladdr_T_3 = bits(_next_reg_finaladdr_WIRE_1, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    _next_reg_finaladdr_WIRE.reserved <= _next_reg_finaladdr_T_3 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    node _next_reg_finaladdr_T_4 = bits(_next_reg_T_47, 11, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:94]
                    node _next_reg_finaladdr_T_5 = cat(_next_reg_finaladdr_WIRE.ppn, _next_reg_finaladdr_T_4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:31]
                    node _next_reg_finaladdr_mask_T = eq(UInt<2>("h2"), next_reg_successLevel) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                    node _next_reg_finaladdr_mask_T_1 = mux(_next_reg_finaladdr_mask_T, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                    node _next_reg_finaladdr_mask_T_2 = eq(UInt<1>("h1"), next_reg_successLevel) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                    node _next_reg_finaladdr_mask_T_3 = mux(_next_reg_finaladdr_mask_T_2, UInt<9>("h1ff"), _next_reg_finaladdr_mask_T_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                    node _next_reg_finaladdr_mask_T_4 = eq(UInt<1>("h0"), next_reg_successLevel) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                    node next_reg_finaladdr_mask = mux(_next_reg_finaladdr_mask_T_4, UInt<1>("h0"), _next_reg_finaladdr_mask_T_3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                    node _next_reg_finaladdr_T_6 = not(next_reg_finaladdr_mask) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:106]
                    node _next_reg_finaladdr_T_7 = and(_next_reg_finaladdr_T_5, _next_reg_finaladdr_T_6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:103]
                    node _next_reg_finaladdr_mask_T_5 = eq(UInt<2>("h2"), next_reg_successLevel) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                    node _next_reg_finaladdr_mask_T_6 = mux(_next_reg_finaladdr_mask_T_5, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                    node _next_reg_finaladdr_mask_T_7 = eq(UInt<1>("h1"), next_reg_successLevel) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                    node _next_reg_finaladdr_mask_T_8 = mux(_next_reg_finaladdr_mask_T_7, UInt<9>("h1ff"), _next_reg_finaladdr_mask_T_6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                    node _next_reg_finaladdr_mask_T_9 = eq(UInt<1>("h0"), next_reg_successLevel) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                    node next_reg_finaladdr_mask_1 = mux(_next_reg_finaladdr_mask_T_9, UInt<1>("h0"), _next_reg_finaladdr_mask_T_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                    node _next_reg_finaladdr_T_8 = and(_next_reg_T_47, next_reg_finaladdr_mask_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 366:26]
                    node _next_reg_finaladdr_T_9 = or(_next_reg_finaladdr_T_7, _next_reg_finaladdr_T_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 366:18]
                    next_reg_finaladdr <= _next_reg_finaladdr_T_9 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:23]
                else :
                  next_reg_success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 371:24]
                  next_reg_finaladdr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 372:24]
              else :
                next_reg_success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 376:22]
                next_reg_finaladdr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 377:22]
            else :
              next_reg_success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 382:20]
              next_reg_finaladdr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 383:20]
            when next_reg_success : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 68:23]
              mem.read.addr <= next_reg_finaladdr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 69:25]
            else :
              exceptionVec[13] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
              raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
          else :
            mem.read.addr <= _next_reg_T_47 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 74:23]
          mem.read.memWidth <= UInt<4>("h8") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 76:25]
          node _next_reg_T_100 = dshr(mem.read.data, next_reg_rOff) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 77:22]
          node _next_reg_T_101 = and(_next_reg_T_100, next_reg_rMask) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 77:31]
          node _next_reg_T_102 = bits(_next_reg_T_101, 7, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 291:65]
          node next_reg_signBit = bits(_next_reg_T_102, 7, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
          node _next_reg_T_103 = bits(next_reg_signBit, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
          node _next_reg_T_104 = mux(_next_reg_T_103, UInt<56>("hffffffffffffff"), UInt<56>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
          node _next_reg_T_105 = cat(_next_reg_T_104, _next_reg_T_102) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
          next.reg[rd] <= _next_reg_T_105 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 291:22]
        else :
          node _mem_read_addr_T = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 294:39]
          node _mem_read_addr_T_1 = tail(_mem_read_addr_T, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 294:39]
          mem.read.addr <= _mem_read_addr_T_1 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 294:23]
          exceptionVec[4] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
      node _T_392 = and(inst, UInt<15>("h707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_393 = eq(UInt<13>("h1003"), _T_392) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_393 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 298:20]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_11 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_11 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_394 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_27 = bits(_T_394, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_27 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_395 = bits(_T_394, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_27 = bits(_T_395, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_27 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_396 = bits(_T_395, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_24 = bits(_T_396, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_24 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_397 = bits(_T_396, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_397 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_20 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_69 = bits(imm_signBit_20, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_70 = mux(_imm_T_69, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_71 = cat(_imm_T_70, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_71 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        node _T_398 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 300:47]
        node _T_399 = tail(_T_398, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 300:47]
        node _T_400 = bits(_T_399, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:25]
        node _T_401 = eq(_T_400, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:29]
        node _T_402 = bits(_T_399, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:25]
        node _T_403 = eq(_T_402, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:32]
        node _T_404 = bits(_T_399, 2, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:25]
        node _T_405 = eq(_T_404, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:32]
        node _T_406 = eq(UInt<1>("h1"), UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_407 = mux(_T_406, _T_401, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_408 = eq(UInt<2>("h2"), UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_409 = mux(_T_408, _T_403, _T_407) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_410 = eq(UInt<2>("h3"), UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_411 = mux(_T_410, _T_405, _T_409) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        when _T_411 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 300:55]
          node _next_reg_T_106 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 301:54]
          node _next_reg_T_107 = tail(_next_reg_T_106, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 301:54]
          node _next_reg_rOff_T_1 = bits(_next_reg_T_107, 2, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 58:31]
          node next_reg_rOff_1 = shl(_next_reg_rOff_T_1, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 58:51]
          node _next_reg_rMask_T_7 = eq(UInt<4>("h8"), UInt<5>("h10")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_8 = mux(_next_reg_rMask_T_7, UInt<64>("hff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_9 = eq(UInt<5>("h10"), UInt<5>("h10")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_10 = mux(_next_reg_rMask_T_9, UInt<64>("hffff"), _next_reg_rMask_T_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_11 = eq(UInt<6>("h20"), UInt<5>("h10")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_12 = mux(_next_reg_rMask_T_11, UInt<64>("hffffffff"), _next_reg_rMask_T_10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_13 = eq(UInt<7>("h40"), UInt<5>("h10")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node next_reg_rMask_1 = mux(_next_reg_rMask_T_13, UInt<64>("hffffffffffffffff"), _next_reg_rMask_T_12) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          wire next_reg_mstatusStruct_1 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          wire _next_reg_mstatusStruct_WIRE_1 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          _next_reg_mstatusStruct_WIRE_1 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_26 = bits(_next_reg_mstatusStruct_WIRE_1, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_1.pad4 <= _next_reg_mstatusStruct_T_26 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_27 = bits(_next_reg_mstatusStruct_WIRE_1, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_1.sie <= _next_reg_mstatusStruct_T_27 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_28 = bits(_next_reg_mstatusStruct_WIRE_1, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_1.pad3 <= _next_reg_mstatusStruct_T_28 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_29 = bits(_next_reg_mstatusStruct_WIRE_1, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_1.mie <= _next_reg_mstatusStruct_T_29 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_30 = bits(_next_reg_mstatusStruct_WIRE_1, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_1.pad2 <= _next_reg_mstatusStruct_T_30 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_31 = bits(_next_reg_mstatusStruct_WIRE_1, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_1.spie <= _next_reg_mstatusStruct_T_31 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_32 = bits(_next_reg_mstatusStruct_WIRE_1, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_1.ube <= _next_reg_mstatusStruct_T_32 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_33 = bits(_next_reg_mstatusStruct_WIRE_1, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_1.mpie <= _next_reg_mstatusStruct_T_33 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_34 = bits(_next_reg_mstatusStruct_WIRE_1, 8, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_1.spp <= _next_reg_mstatusStruct_T_34 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_35 = bits(_next_reg_mstatusStruct_WIRE_1, 10, 9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_1.vs <= _next_reg_mstatusStruct_T_35 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_36 = bits(_next_reg_mstatusStruct_WIRE_1, 12, 11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_1.mpp <= _next_reg_mstatusStruct_T_36 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_37 = bits(_next_reg_mstatusStruct_WIRE_1, 14, 13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_1.fs <= _next_reg_mstatusStruct_T_37 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_38 = bits(_next_reg_mstatusStruct_WIRE_1, 16, 15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_1.xs <= _next_reg_mstatusStruct_T_38 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_39 = bits(_next_reg_mstatusStruct_WIRE_1, 17, 17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_1.mprv <= _next_reg_mstatusStruct_T_39 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_40 = bits(_next_reg_mstatusStruct_WIRE_1, 18, 18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_1.sum <= _next_reg_mstatusStruct_T_40 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_41 = bits(_next_reg_mstatusStruct_WIRE_1, 19, 19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_1.mxr <= _next_reg_mstatusStruct_T_41 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_42 = bits(_next_reg_mstatusStruct_WIRE_1, 20, 20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_1.tvm <= _next_reg_mstatusStruct_T_42 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_43 = bits(_next_reg_mstatusStruct_WIRE_1, 21, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_1.tw <= _next_reg_mstatusStruct_T_43 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_44 = bits(_next_reg_mstatusStruct_WIRE_1, 22, 22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_1.tsr <= _next_reg_mstatusStruct_T_44 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_45 = bits(_next_reg_mstatusStruct_WIRE_1, 31, 23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_1.pad0 <= _next_reg_mstatusStruct_T_45 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_46 = bits(_next_reg_mstatusStruct_WIRE_1, 33, 32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_1.uxl <= _next_reg_mstatusStruct_T_46 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_47 = bits(_next_reg_mstatusStruct_WIRE_1, 35, 34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_1.sxl <= _next_reg_mstatusStruct_T_47 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_48 = bits(_next_reg_mstatusStruct_WIRE_1, 36, 36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_1.sbe <= _next_reg_mstatusStruct_T_48 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_49 = bits(_next_reg_mstatusStruct_WIRE_1, 37, 37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_1.mbe <= _next_reg_mstatusStruct_T_49 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_50 = bits(_next_reg_mstatusStruct_WIRE_1, 62, 38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_1.pad1 <= _next_reg_mstatusStruct_T_50 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_51 = bits(_next_reg_mstatusStruct_WIRE_1, 63, 63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_1.sd <= _next_reg_mstatusStruct_T_51 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_pv_T_1 = bits(next_reg_mstatusStruct_1.mprv, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 61:50]
          node next_reg_pv_1 = mux(_next_reg_pv_T_1, next_reg_mstatusStruct_1.mpp, now.internal.privilegeMode) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 61:30]
          wire _next_reg_vmEnable_WIRE_2 : { mode : UInt<4>, asid : UInt<16>, ppn : UInt<44>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
          wire _next_reg_vmEnable_WIRE_3 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
          _next_reg_vmEnable_WIRE_3 <= now.csr.satp @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
          node _next_reg_vmEnable_T_5 = bits(_next_reg_vmEnable_WIRE_3, 43, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
          _next_reg_vmEnable_WIRE_2.ppn <= _next_reg_vmEnable_T_5 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
          node _next_reg_vmEnable_T_6 = bits(_next_reg_vmEnable_WIRE_3, 59, 44) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
          _next_reg_vmEnable_WIRE_2.asid <= _next_reg_vmEnable_T_6 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
          node _next_reg_vmEnable_T_7 = bits(_next_reg_vmEnable_WIRE_3, 63, 60) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
          _next_reg_vmEnable_WIRE_2.mode <= _next_reg_vmEnable_T_7 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
          node _next_reg_vmEnable_T_8 = eq(_next_reg_vmEnable_WIRE_2.mode, UInt<4>("h8")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:70]
          node _next_reg_vmEnable_T_9 = lt(next_reg_pv_1, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:85]
          node next_reg_vmEnable_1 = and(_next_reg_vmEnable_T_8, _next_reg_vmEnable_T_9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:78]
          mem.read.valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 63:22]
          when next_reg_vmEnable_1 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 64:22]
            wire next_reg_success_1 : UInt<1> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 260:28]
            wire next_reg_finaladdr_1 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 261:28]
            wire next_reg_flag_1 : UInt<1> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 247:20]
            next_reg_flag_1 <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 253:10]
            when next_reg_flag_1 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 262:30]
              wire next_reg_LevelVec_1 : { valid : UInt<1>, success : UInt<1>, addr : UInt<64>, pte : UInt<64>}[3] @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 265:26]
              wire next_reg_SatpNow_1 : { mode : UInt<4>, asid : UInt<16>, ppn : UInt<44>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              wire _next_reg_SatpNow_WIRE_1 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              _next_reg_SatpNow_WIRE_1 <= now.csr.satp @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              node _next_reg_SatpNow_T_3 = bits(_next_reg_SatpNow_WIRE_1, 43, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              next_reg_SatpNow_1.ppn <= _next_reg_SatpNow_T_3 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              node _next_reg_SatpNow_T_4 = bits(_next_reg_SatpNow_WIRE_1, 59, 44) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              next_reg_SatpNow_1.asid <= _next_reg_SatpNow_T_4 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              node _next_reg_SatpNow_T_5 = bits(_next_reg_SatpNow_WIRE_1, 63, 60) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              next_reg_SatpNow_1.mode <= _next_reg_SatpNow_T_5 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              next_reg_LevelVec_1[2].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 267:25]
              node _next_reg_LevelVec_2_addr_T_4 = bits(_next_reg_T_107, 38, 30) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:67]
              node _next_reg_LevelVec_2_addr_T_5 = cat(next_reg_SatpNow_1.ppn, _next_reg_LevelVec_2_addr_T_4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:49]
              node _next_reg_LevelVec_2_addr_T_6 = cat(UInt<8>("h0"), _next_reg_LevelVec_2_addr_T_5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:35]
              node _next_reg_LevelVec_2_addr_T_7 = cat(_next_reg_LevelVec_2_addr_T_6, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:31]
              next_reg_LevelVec_1[2].addr <= _next_reg_LevelVec_2_addr_T_7 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:25]
              when next_reg_LevelVec_1[2].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 271:41]
                tlb.Anotherread[0].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
                tlb.Anotherread[0].addr <= next_reg_LevelVec_1[2].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
                tlb.Anotherread[0].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
                wire next_reg_PTE_3 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                wire _next_reg_PTE_WIRE_3 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                _next_reg_PTE_WIRE_3 <= tlb.Anotherread[0].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_12 = bits(_next_reg_PTE_WIRE_3, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_3.flag <= _next_reg_PTE_T_12 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_13 = bits(_next_reg_PTE_WIRE_3, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_3.rsw <= _next_reg_PTE_T_13 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_14 = bits(_next_reg_PTE_WIRE_3, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_3.ppn <= _next_reg_PTE_T_14 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_15 = bits(_next_reg_PTE_WIRE_3, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_3.reserved <= _next_reg_PTE_T_15 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                wire next_reg_PTEFlag_3 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                wire _next_reg_PTEFlag_WIRE_3 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                _next_reg_PTEFlag_WIRE_3 <= next_reg_PTE_3.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_24 = bits(_next_reg_PTEFlag_WIRE_3, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_3.v <= _next_reg_PTEFlag_T_24 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_25 = bits(_next_reg_PTEFlag_WIRE_3, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_3.r <= _next_reg_PTEFlag_T_25 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_26 = bits(_next_reg_PTEFlag_WIRE_3, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_3.w <= _next_reg_PTEFlag_T_26 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_27 = bits(_next_reg_PTEFlag_WIRE_3, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_3.x <= _next_reg_PTEFlag_T_27 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_28 = bits(_next_reg_PTEFlag_WIRE_3, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_3.u <= _next_reg_PTEFlag_T_28 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_29 = bits(_next_reg_PTEFlag_WIRE_3, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_3.g <= _next_reg_PTEFlag_T_29 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_30 = bits(_next_reg_PTEFlag_WIRE_3, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_3.a <= _next_reg_PTEFlag_T_30 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_31 = bits(_next_reg_PTEFlag_WIRE_3, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_3.d <= _next_reg_PTEFlag_T_31 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_T_108 = eq(next_reg_PTEFlag_3.v, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:16]
                node _next_reg_T_109 = eq(next_reg_PTEFlag_3.r, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:31]
                node _next_reg_T_110 = and(_next_reg_T_109, next_reg_PTEFlag_3.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:42]
                node _next_reg_T_111 = or(_next_reg_T_108, _next_reg_T_110) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:27]
                when _next_reg_T_111 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:57]
                  next_reg_LevelVec_1[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 281:45]
                  next_reg_LevelVec_1[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 282:45]
                  next_reg_LevelVec_1[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 284:41]
                  next_reg_LevelVec_1[2].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 285:41]
                else :
                  node _next_reg_T_112 = or(next_reg_PTEFlag_3.r, next_reg_PTEFlag_3.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:28]
                  when _next_reg_T_112 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:42]
                    next_reg_LevelVec_1[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 291:47]
                    next_reg_LevelVec_1[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 292:47]
                    next_reg_LevelVec_1[2].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 294:43]
                    node next_reg_LevelVec_2_pte_lo_1 = cat(next_reg_PTE_3.rsw, next_reg_PTE_3.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    node next_reg_LevelVec_2_pte_hi_1 = cat(next_reg_PTE_3.reserved, next_reg_PTE_3.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    node _next_reg_LevelVec_2_pte_T_1 = cat(next_reg_LevelVec_2_pte_hi_1, next_reg_LevelVec_2_pte_lo_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    next_reg_LevelVec_1[2].pte <= _next_reg_LevelVec_2_pte_T_1 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:43]
                  else :
                    next_reg_LevelVec_1[1].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 299:47]
                    node _next_reg_LevelVec_1_addr_T_4 = bits(_next_reg_T_107, 29, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:86]
                    node _next_reg_LevelVec_1_addr_T_5 = cat(next_reg_PTE_3.ppn, _next_reg_LevelVec_1_addr_T_4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:72]
                    node _next_reg_LevelVec_1_addr_T_6 = cat(UInt<8>("h0"), _next_reg_LevelVec_1_addr_T_5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:58]
                    node _next_reg_LevelVec_1_addr_T_7 = cat(_next_reg_LevelVec_1_addr_T_6, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:54]
                    next_reg_LevelVec_1[1].addr <= _next_reg_LevelVec_1_addr_T_7 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:48]
                    next_reg_LevelVec_1[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 308:43]
                    next_reg_LevelVec_1[2].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 309:43]
              else :
                next_reg_LevelVec_1[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 316:43]
                next_reg_LevelVec_1[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 317:43]
                next_reg_LevelVec_1[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 319:39]
                next_reg_LevelVec_1[2].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 320:39]
              when next_reg_LevelVec_1[1].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 271:41]
                tlb.Anotherread[1].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
                tlb.Anotherread[1].addr <= next_reg_LevelVec_1[1].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
                tlb.Anotherread[1].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
                wire next_reg_PTE_4 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                wire _next_reg_PTE_WIRE_4 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                _next_reg_PTE_WIRE_4 <= tlb.Anotherread[1].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_16 = bits(_next_reg_PTE_WIRE_4, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_4.flag <= _next_reg_PTE_T_16 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_17 = bits(_next_reg_PTE_WIRE_4, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_4.rsw <= _next_reg_PTE_T_17 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_18 = bits(_next_reg_PTE_WIRE_4, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_4.ppn <= _next_reg_PTE_T_18 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_19 = bits(_next_reg_PTE_WIRE_4, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_4.reserved <= _next_reg_PTE_T_19 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                wire next_reg_PTEFlag_4 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                wire _next_reg_PTEFlag_WIRE_4 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                _next_reg_PTEFlag_WIRE_4 <= next_reg_PTE_4.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_32 = bits(_next_reg_PTEFlag_WIRE_4, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_4.v <= _next_reg_PTEFlag_T_32 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_33 = bits(_next_reg_PTEFlag_WIRE_4, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_4.r <= _next_reg_PTEFlag_T_33 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_34 = bits(_next_reg_PTEFlag_WIRE_4, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_4.w <= _next_reg_PTEFlag_T_34 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_35 = bits(_next_reg_PTEFlag_WIRE_4, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_4.x <= _next_reg_PTEFlag_T_35 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_36 = bits(_next_reg_PTEFlag_WIRE_4, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_4.u <= _next_reg_PTEFlag_T_36 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_37 = bits(_next_reg_PTEFlag_WIRE_4, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_4.g <= _next_reg_PTEFlag_T_37 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_38 = bits(_next_reg_PTEFlag_WIRE_4, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_4.a <= _next_reg_PTEFlag_T_38 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_39 = bits(_next_reg_PTEFlag_WIRE_4, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_4.d <= _next_reg_PTEFlag_T_39 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_T_113 = eq(next_reg_PTEFlag_4.v, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:16]
                node _next_reg_T_114 = eq(next_reg_PTEFlag_4.r, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:31]
                node _next_reg_T_115 = and(_next_reg_T_114, next_reg_PTEFlag_4.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:42]
                node _next_reg_T_116 = or(_next_reg_T_113, _next_reg_T_115) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:27]
                when _next_reg_T_116 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:57]
                  next_reg_LevelVec_1[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 281:45]
                  next_reg_LevelVec_1[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 282:45]
                  next_reg_LevelVec_1[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 284:41]
                  next_reg_LevelVec_1[1].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 285:41]
                else :
                  node _next_reg_T_117 = or(next_reg_PTEFlag_4.r, next_reg_PTEFlag_4.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:28]
                  when _next_reg_T_117 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:42]
                    next_reg_LevelVec_1[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 291:47]
                    next_reg_LevelVec_1[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 292:47]
                    next_reg_LevelVec_1[1].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 294:43]
                    node next_reg_LevelVec_1_pte_lo_1 = cat(next_reg_PTE_4.rsw, next_reg_PTE_4.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    node next_reg_LevelVec_1_pte_hi_1 = cat(next_reg_PTE_4.reserved, next_reg_PTE_4.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    node _next_reg_LevelVec_1_pte_T_1 = cat(next_reg_LevelVec_1_pte_hi_1, next_reg_LevelVec_1_pte_lo_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    next_reg_LevelVec_1[1].pte <= _next_reg_LevelVec_1_pte_T_1 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:43]
                  else :
                    next_reg_LevelVec_1[0].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 299:47]
                    node _next_reg_LevelVec_0_addr_T_4 = bits(_next_reg_T_107, 20, 12) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:86]
                    node _next_reg_LevelVec_0_addr_T_5 = cat(next_reg_PTE_4.ppn, _next_reg_LevelVec_0_addr_T_4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:72]
                    node _next_reg_LevelVec_0_addr_T_6 = cat(UInt<8>("h0"), _next_reg_LevelVec_0_addr_T_5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:58]
                    node _next_reg_LevelVec_0_addr_T_7 = cat(_next_reg_LevelVec_0_addr_T_6, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:54]
                    next_reg_LevelVec_1[0].addr <= _next_reg_LevelVec_0_addr_T_7 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:48]
                    next_reg_LevelVec_1[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 308:43]
                    next_reg_LevelVec_1[1].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 309:43]
              else :
                next_reg_LevelVec_1[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 316:43]
                next_reg_LevelVec_1[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 317:43]
                next_reg_LevelVec_1[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 319:39]
                next_reg_LevelVec_1[1].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 320:39]
              when next_reg_LevelVec_1[0].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 271:41]
                tlb.Anotherread[2].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
                tlb.Anotherread[2].addr <= next_reg_LevelVec_1[0].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
                tlb.Anotherread[2].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
                wire next_reg_PTE_5 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                wire _next_reg_PTE_WIRE_5 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                _next_reg_PTE_WIRE_5 <= tlb.Anotherread[2].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_20 = bits(_next_reg_PTE_WIRE_5, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_5.flag <= _next_reg_PTE_T_20 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_21 = bits(_next_reg_PTE_WIRE_5, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_5.rsw <= _next_reg_PTE_T_21 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_22 = bits(_next_reg_PTE_WIRE_5, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_5.ppn <= _next_reg_PTE_T_22 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_23 = bits(_next_reg_PTE_WIRE_5, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_5.reserved <= _next_reg_PTE_T_23 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                wire next_reg_PTEFlag_5 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                wire _next_reg_PTEFlag_WIRE_5 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                _next_reg_PTEFlag_WIRE_5 <= next_reg_PTE_5.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_40 = bits(_next_reg_PTEFlag_WIRE_5, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_5.v <= _next_reg_PTEFlag_T_40 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_41 = bits(_next_reg_PTEFlag_WIRE_5, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_5.r <= _next_reg_PTEFlag_T_41 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_42 = bits(_next_reg_PTEFlag_WIRE_5, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_5.w <= _next_reg_PTEFlag_T_42 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_43 = bits(_next_reg_PTEFlag_WIRE_5, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_5.x <= _next_reg_PTEFlag_T_43 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_44 = bits(_next_reg_PTEFlag_WIRE_5, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_5.u <= _next_reg_PTEFlag_T_44 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_45 = bits(_next_reg_PTEFlag_WIRE_5, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_5.g <= _next_reg_PTEFlag_T_45 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_46 = bits(_next_reg_PTEFlag_WIRE_5, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_5.a <= _next_reg_PTEFlag_T_46 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_47 = bits(_next_reg_PTEFlag_WIRE_5, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_5.d <= _next_reg_PTEFlag_T_47 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_T_118 = eq(next_reg_PTEFlag_5.v, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:16]
                node _next_reg_T_119 = eq(next_reg_PTEFlag_5.r, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:31]
                node _next_reg_T_120 = and(_next_reg_T_119, next_reg_PTEFlag_5.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:42]
                node _next_reg_T_121 = or(_next_reg_T_118, _next_reg_T_120) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:27]
                when _next_reg_T_121 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:57]
                  next_reg_LevelVec_1[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 284:41]
                  next_reg_LevelVec_1[0].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 285:41]
                else :
                  node _next_reg_T_122 = or(next_reg_PTEFlag_5.r, next_reg_PTEFlag_5.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:28]
                  when _next_reg_T_122 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:42]
                    next_reg_LevelVec_1[0].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 294:43]
                    node next_reg_LevelVec_0_pte_lo_1 = cat(next_reg_PTE_5.rsw, next_reg_PTE_5.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    node next_reg_LevelVec_0_pte_hi_1 = cat(next_reg_PTE_5.reserved, next_reg_PTE_5.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    node _next_reg_LevelVec_0_pte_T_1 = cat(next_reg_LevelVec_0_pte_hi_1, next_reg_LevelVec_0_pte_lo_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    next_reg_LevelVec_1[0].pte <= _next_reg_LevelVec_0_pte_T_1 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:43]
                  else :
                    next_reg_LevelVec_1[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 308:43]
                    next_reg_LevelVec_1[0].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 309:43]
              else :
                next_reg_LevelVec_1[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 319:39]
                next_reg_LevelVec_1[0].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 320:39]
              node _next_reg_successLevel_T_7 = cat(next_reg_LevelVec_1[2].success, next_reg_LevelVec_1[1].success) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 334:43]
              node _next_reg_successLevel_T_8 = cat(_next_reg_successLevel_T_7, next_reg_LevelVec_1[0].success) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 334:39]
              node _next_reg_successLevel_T_9 = eq(UInt<3>("h4"), _next_reg_successLevel_T_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
              node _next_reg_successLevel_T_10 = mux(_next_reg_successLevel_T_9, UInt<2>("h2"), UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
              node _next_reg_successLevel_T_11 = eq(UInt<2>("h2"), _next_reg_successLevel_T_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
              node _next_reg_successLevel_T_12 = mux(_next_reg_successLevel_T_11, UInt<1>("h1"), _next_reg_successLevel_T_10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
              node _next_reg_successLevel_T_13 = eq(UInt<1>("h1"), _next_reg_successLevel_T_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
              node next_reg_successLevel_1 = mux(_next_reg_successLevel_T_13, UInt<1>("h0"), _next_reg_successLevel_T_12) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
              node _next_reg_T_123 = eq(next_reg_successLevel_1, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 335:27]
              node _next_reg_T_124 = not(_next_reg_T_123) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 335:12]
              when _next_reg_T_124 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 335:37]
                wire _next_reg_WIRE_8 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                wire _next_reg_WIRE_9 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                _next_reg_WIRE_9 <= next_reg_LevelVec_1[next_reg_successLevel_1].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                node _next_reg_T_125 = bits(_next_reg_WIRE_9, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                _next_reg_WIRE_8.flag <= _next_reg_T_125 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                node _next_reg_T_126 = bits(_next_reg_WIRE_9, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                _next_reg_WIRE_8.rsw <= _next_reg_T_126 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                node _next_reg_T_127 = bits(_next_reg_WIRE_9, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                _next_reg_WIRE_8.ppn <= _next_reg_T_127 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                node _next_reg_T_128 = bits(_next_reg_WIRE_9, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                _next_reg_WIRE_8.reserved <= _next_reg_T_128 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                wire _next_reg_WIRE_10 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                wire _next_reg_WIRE_11 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _next_reg_WIRE_11 <= _next_reg_WIRE_8.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _next_reg_T_129 = bits(_next_reg_WIRE_11, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _next_reg_WIRE_10.v <= _next_reg_T_129 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _next_reg_T_130 = bits(_next_reg_WIRE_11, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _next_reg_WIRE_10.r <= _next_reg_T_130 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _next_reg_T_131 = bits(_next_reg_WIRE_11, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _next_reg_WIRE_10.w <= _next_reg_T_131 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _next_reg_T_132 = bits(_next_reg_WIRE_11, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _next_reg_WIRE_10.x <= _next_reg_T_132 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _next_reg_T_133 = bits(_next_reg_WIRE_11, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _next_reg_WIRE_10.u <= _next_reg_T_133 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _next_reg_T_134 = bits(_next_reg_WIRE_11, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _next_reg_WIRE_10.g <= _next_reg_T_134 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _next_reg_T_135 = bits(_next_reg_WIRE_11, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _next_reg_WIRE_10.a <= _next_reg_T_135 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _next_reg_T_136 = bits(_next_reg_WIRE_11, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _next_reg_WIRE_10.d <= _next_reg_T_136 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                wire _next_reg_mstatus_mxr_WIRE_2 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                wire _next_reg_mstatus_mxr_WIRE_3 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_3 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_26 = bits(_next_reg_mstatus_mxr_WIRE_3, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_2.pad4 <= _next_reg_mstatus_mxr_T_26 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_27 = bits(_next_reg_mstatus_mxr_WIRE_3, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_2.sie <= _next_reg_mstatus_mxr_T_27 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_28 = bits(_next_reg_mstatus_mxr_WIRE_3, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_2.pad3 <= _next_reg_mstatus_mxr_T_28 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_29 = bits(_next_reg_mstatus_mxr_WIRE_3, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_2.mie <= _next_reg_mstatus_mxr_T_29 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_30 = bits(_next_reg_mstatus_mxr_WIRE_3, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_2.pad2 <= _next_reg_mstatus_mxr_T_30 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_31 = bits(_next_reg_mstatus_mxr_WIRE_3, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_2.spie <= _next_reg_mstatus_mxr_T_31 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_32 = bits(_next_reg_mstatus_mxr_WIRE_3, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_2.ube <= _next_reg_mstatus_mxr_T_32 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_33 = bits(_next_reg_mstatus_mxr_WIRE_3, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_2.mpie <= _next_reg_mstatus_mxr_T_33 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_34 = bits(_next_reg_mstatus_mxr_WIRE_3, 8, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_2.spp <= _next_reg_mstatus_mxr_T_34 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_35 = bits(_next_reg_mstatus_mxr_WIRE_3, 10, 9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_2.vs <= _next_reg_mstatus_mxr_T_35 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_36 = bits(_next_reg_mstatus_mxr_WIRE_3, 12, 11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_2.mpp <= _next_reg_mstatus_mxr_T_36 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_37 = bits(_next_reg_mstatus_mxr_WIRE_3, 14, 13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_2.fs <= _next_reg_mstatus_mxr_T_37 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_38 = bits(_next_reg_mstatus_mxr_WIRE_3, 16, 15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_2.xs <= _next_reg_mstatus_mxr_T_38 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_39 = bits(_next_reg_mstatus_mxr_WIRE_3, 17, 17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_2.mprv <= _next_reg_mstatus_mxr_T_39 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_40 = bits(_next_reg_mstatus_mxr_WIRE_3, 18, 18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_2.sum <= _next_reg_mstatus_mxr_T_40 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_41 = bits(_next_reg_mstatus_mxr_WIRE_3, 19, 19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_2.mxr <= _next_reg_mstatus_mxr_T_41 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_42 = bits(_next_reg_mstatus_mxr_WIRE_3, 20, 20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_2.tvm <= _next_reg_mstatus_mxr_T_42 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_43 = bits(_next_reg_mstatus_mxr_WIRE_3, 21, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_2.tw <= _next_reg_mstatus_mxr_T_43 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_44 = bits(_next_reg_mstatus_mxr_WIRE_3, 22, 22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_2.tsr <= _next_reg_mstatus_mxr_T_44 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_45 = bits(_next_reg_mstatus_mxr_WIRE_3, 31, 23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_2.pad0 <= _next_reg_mstatus_mxr_T_45 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_46 = bits(_next_reg_mstatus_mxr_WIRE_3, 33, 32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_2.uxl <= _next_reg_mstatus_mxr_T_46 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_47 = bits(_next_reg_mstatus_mxr_WIRE_3, 35, 34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_2.sxl <= _next_reg_mstatus_mxr_T_47 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_48 = bits(_next_reg_mstatus_mxr_WIRE_3, 36, 36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_2.sbe <= _next_reg_mstatus_mxr_T_48 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_49 = bits(_next_reg_mstatus_mxr_WIRE_3, 37, 37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_2.mbe <= _next_reg_mstatus_mxr_T_49 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_50 = bits(_next_reg_mstatus_mxr_WIRE_3, 62, 38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_2.pad1 <= _next_reg_mstatus_mxr_T_50 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_51 = bits(_next_reg_mstatus_mxr_WIRE_3, 63, 63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_2.sd <= _next_reg_mstatus_mxr_T_51 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node next_reg_mstatus_mxr_1 = bits(_next_reg_mstatus_mxr_WIRE_2.mxr, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:73]
                wire _next_reg_mstatus_sum_WIRE_2 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                wire _next_reg_mstatus_sum_WIRE_3 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_3 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_26 = bits(_next_reg_mstatus_sum_WIRE_3, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_2.pad4 <= _next_reg_mstatus_sum_T_26 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_27 = bits(_next_reg_mstatus_sum_WIRE_3, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_2.sie <= _next_reg_mstatus_sum_T_27 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_28 = bits(_next_reg_mstatus_sum_WIRE_3, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_2.pad3 <= _next_reg_mstatus_sum_T_28 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_29 = bits(_next_reg_mstatus_sum_WIRE_3, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_2.mie <= _next_reg_mstatus_sum_T_29 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_30 = bits(_next_reg_mstatus_sum_WIRE_3, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_2.pad2 <= _next_reg_mstatus_sum_T_30 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_31 = bits(_next_reg_mstatus_sum_WIRE_3, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_2.spie <= _next_reg_mstatus_sum_T_31 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_32 = bits(_next_reg_mstatus_sum_WIRE_3, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_2.ube <= _next_reg_mstatus_sum_T_32 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_33 = bits(_next_reg_mstatus_sum_WIRE_3, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_2.mpie <= _next_reg_mstatus_sum_T_33 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_34 = bits(_next_reg_mstatus_sum_WIRE_3, 8, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_2.spp <= _next_reg_mstatus_sum_T_34 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_35 = bits(_next_reg_mstatus_sum_WIRE_3, 10, 9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_2.vs <= _next_reg_mstatus_sum_T_35 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_36 = bits(_next_reg_mstatus_sum_WIRE_3, 12, 11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_2.mpp <= _next_reg_mstatus_sum_T_36 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_37 = bits(_next_reg_mstatus_sum_WIRE_3, 14, 13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_2.fs <= _next_reg_mstatus_sum_T_37 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_38 = bits(_next_reg_mstatus_sum_WIRE_3, 16, 15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_2.xs <= _next_reg_mstatus_sum_T_38 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_39 = bits(_next_reg_mstatus_sum_WIRE_3, 17, 17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_2.mprv <= _next_reg_mstatus_sum_T_39 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_40 = bits(_next_reg_mstatus_sum_WIRE_3, 18, 18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_2.sum <= _next_reg_mstatus_sum_T_40 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_41 = bits(_next_reg_mstatus_sum_WIRE_3, 19, 19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_2.mxr <= _next_reg_mstatus_sum_T_41 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_42 = bits(_next_reg_mstatus_sum_WIRE_3, 20, 20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_2.tvm <= _next_reg_mstatus_sum_T_42 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_43 = bits(_next_reg_mstatus_sum_WIRE_3, 21, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_2.tw <= _next_reg_mstatus_sum_T_43 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_44 = bits(_next_reg_mstatus_sum_WIRE_3, 22, 22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_2.tsr <= _next_reg_mstatus_sum_T_44 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_45 = bits(_next_reg_mstatus_sum_WIRE_3, 31, 23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_2.pad0 <= _next_reg_mstatus_sum_T_45 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_46 = bits(_next_reg_mstatus_sum_WIRE_3, 33, 32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_2.uxl <= _next_reg_mstatus_sum_T_46 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_47 = bits(_next_reg_mstatus_sum_WIRE_3, 35, 34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_2.sxl <= _next_reg_mstatus_sum_T_47 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_48 = bits(_next_reg_mstatus_sum_WIRE_3, 36, 36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_2.sbe <= _next_reg_mstatus_sum_T_48 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_49 = bits(_next_reg_mstatus_sum_WIRE_3, 37, 37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_2.mbe <= _next_reg_mstatus_sum_T_49 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_50 = bits(_next_reg_mstatus_sum_WIRE_3, 62, 38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_2.pad1 <= _next_reg_mstatus_sum_T_50 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_51 = bits(_next_reg_mstatus_sum_WIRE_3, 63, 63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_2.sd <= _next_reg_mstatus_sum_T_51 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node next_reg_mstatus_sum_1 = bits(_next_reg_mstatus_sum_WIRE_2.sum, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:73]
                node _next_reg_permCheck_T_11 = eq(next_reg_pv_1, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:32]
                node _next_reg_permCheck_T_12 = eq(_next_reg_WIRE_10.u, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:45]
                node _next_reg_permCheck_T_13 = and(_next_reg_permCheck_T_11, _next_reg_permCheck_T_12) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:42]
                node _next_reg_permCheck_T_14 = eq(_next_reg_permCheck_T_13, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:21]
                node _next_reg_permCheck_T_15 = and(_next_reg_WIRE_10.v, _next_reg_permCheck_T_14) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:18]
                node _next_reg_permCheck_T_16 = eq(next_reg_pv_1, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:72]
                node _next_reg_permCheck_T_17 = and(_next_reg_permCheck_T_16, _next_reg_WIRE_10.u) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:82]
                node _next_reg_permCheck_T_18 = eq(next_reg_mstatus_sum_1, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:100]
                node _next_reg_permCheck_T_19 = or(_next_reg_permCheck_T_18, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:113]
                node _next_reg_permCheck_T_20 = and(_next_reg_permCheck_T_17, _next_reg_permCheck_T_19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:96]
                node _next_reg_permCheck_T_21 = eq(_next_reg_permCheck_T_20, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:61]
                node next_reg_permCheck_1 = and(_next_reg_permCheck_T_15, _next_reg_permCheck_T_21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:58]
                node next_reg_permExec_1 = and(next_reg_permCheck_1, _next_reg_WIRE_10.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 179:31]
                node _next_reg_permLoad_T_2 = and(next_reg_mstatus_mxr_1, _next_reg_WIRE_10.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 180:61]
                node _next_reg_permLoad_T_3 = or(_next_reg_WIRE_10.r, _next_reg_permLoad_T_2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 180:46]
                node next_reg_permLoad_1 = and(next_reg_permCheck_1, _next_reg_permLoad_T_3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 180:31]
                node next_reg_permStore_1 = and(next_reg_permCheck_1, _next_reg_WIRE_10.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 181:31]
                node _next_reg_T_137 = and(UInt<1>("h0"), next_reg_permExec_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:15]
                node _next_reg_T_138 = eq(UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:32]
                node _next_reg_T_139 = eq(UInt<1>("h1"), UInt<1>("h1")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:71]
                node _next_reg_T_140 = and(next_reg_permLoad_1, _next_reg_T_139) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:56]
                node _next_reg_T_141 = eq(UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:111]
                node _next_reg_T_142 = and(next_reg_permStore_1, _next_reg_T_141) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:96]
                node _next_reg_T_143 = or(_next_reg_T_140, _next_reg_T_142) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:82]
                node _next_reg_T_144 = and(_next_reg_T_138, _next_reg_T_143) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:42]
                node _next_reg_T_145 = or(_next_reg_T_137, _next_reg_T_144) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:28]
                when _next_reg_T_145 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 346:11]
                  wire _next_reg_WIRE_12 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  wire _next_reg_WIRE_13 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  _next_reg_WIRE_13 <= next_reg_LevelVec_1[next_reg_successLevel_1].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  node _next_reg_T_146 = bits(_next_reg_WIRE_13, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  _next_reg_WIRE_12.flag <= _next_reg_T_146 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  node _next_reg_T_147 = bits(_next_reg_WIRE_13, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  _next_reg_WIRE_12.rsw <= _next_reg_T_147 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  node _next_reg_T_148 = bits(_next_reg_WIRE_13, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  _next_reg_WIRE_12.ppn <= _next_reg_T_148 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  node _next_reg_T_149 = bits(_next_reg_WIRE_13, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  _next_reg_WIRE_12.reserved <= _next_reg_T_149 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  node _next_reg_mask_mask_T_5 = eq(UInt<2>("h2"), next_reg_successLevel_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _next_reg_mask_mask_T_6 = mux(_next_reg_mask_mask_T_5, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _next_reg_mask_mask_T_7 = eq(UInt<1>("h1"), next_reg_successLevel_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _next_reg_mask_mask_T_8 = mux(_next_reg_mask_mask_T_7, UInt<9>("h1ff"), _next_reg_mask_mask_T_6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _next_reg_mask_mask_T_9 = eq(UInt<1>("h0"), next_reg_successLevel_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node next_reg_mask_1 = mux(_next_reg_mask_mask_T_9, UInt<1>("h0"), _next_reg_mask_mask_T_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _next_reg_T_150 = and(next_reg_mask_1, _next_reg_WIRE_12.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 240:11]
                  node _next_reg_T_151 = neq(_next_reg_T_150, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 240:18]
                  when _next_reg_T_151 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:99]
                    next_reg_success_1 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 351:26]
                    next_reg_finaladdr_1 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 352:26]
                  else :
                    node _next_reg_T_152 = eq(UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 357:30]
                    when _next_reg_T_152 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 357:41]
                      wire _next_reg_WIRE_14 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      wire _next_reg_WIRE_15 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      _next_reg_WIRE_15 <= next_reg_LevelVec_1[next_reg_successLevel_1].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      node _next_reg_T_153 = bits(_next_reg_WIRE_15, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      _next_reg_WIRE_14.flag <= _next_reg_T_153 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      node _next_reg_T_154 = bits(_next_reg_WIRE_15, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      _next_reg_WIRE_14.rsw <= _next_reg_T_154 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      node _next_reg_T_155 = bits(_next_reg_WIRE_15, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      _next_reg_WIRE_14.ppn <= _next_reg_T_155 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      node _next_reg_T_156 = bits(_next_reg_WIRE_15, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      _next_reg_WIRE_14.reserved <= _next_reg_T_156 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      wire next_reg_FlagPTE_1 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      wire _next_reg_FlagPTE_WIRE_1 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      _next_reg_FlagPTE_WIRE_1 <= _next_reg_WIRE_14.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _next_reg_FlagPTE_T_8 = bits(_next_reg_FlagPTE_WIRE_1, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      next_reg_FlagPTE_1.v <= _next_reg_FlagPTE_T_8 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _next_reg_FlagPTE_T_9 = bits(_next_reg_FlagPTE_WIRE_1, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      next_reg_FlagPTE_1.r <= _next_reg_FlagPTE_T_9 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _next_reg_FlagPTE_T_10 = bits(_next_reg_FlagPTE_WIRE_1, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      next_reg_FlagPTE_1.w <= _next_reg_FlagPTE_T_10 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _next_reg_FlagPTE_T_11 = bits(_next_reg_FlagPTE_WIRE_1, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      next_reg_FlagPTE_1.x <= _next_reg_FlagPTE_T_11 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _next_reg_FlagPTE_T_12 = bits(_next_reg_FlagPTE_WIRE_1, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      next_reg_FlagPTE_1.u <= _next_reg_FlagPTE_T_12 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _next_reg_FlagPTE_T_13 = bits(_next_reg_FlagPTE_WIRE_1, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      next_reg_FlagPTE_1.g <= _next_reg_FlagPTE_T_13 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _next_reg_FlagPTE_T_14 = bits(_next_reg_FlagPTE_WIRE_1, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      next_reg_FlagPTE_1.a <= _next_reg_FlagPTE_T_14 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _next_reg_FlagPTE_T_15 = bits(_next_reg_FlagPTE_WIRE_1, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      next_reg_FlagPTE_1.d <= _next_reg_FlagPTE_T_15 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      wire next_reg_FlagPTEnew_1 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      next_reg_FlagPTEnew_1.v <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      next_reg_FlagPTEnew_1.r <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      next_reg_FlagPTEnew_1.w <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      next_reg_FlagPTEnew_1.x <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      next_reg_FlagPTEnew_1.u <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      next_reg_FlagPTEnew_1.g <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      next_reg_FlagPTEnew_1.a <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      next_reg_FlagPTEnew_1.d <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      node _next_reg_T_157 = not(next_reg_FlagPTE_1.a) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:10]
                      node _next_reg_T_158 = not(next_reg_FlagPTE_1.d) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:23]
                      node _next_reg_T_159 = or(_next_reg_T_157, _next_reg_T_158) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:21]
                      when _next_reg_T_159 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:35]
                        next_reg_FlagPTEnew_1 <= next_reg_FlagPTE_1 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 198:20]
                        next_reg_FlagPTEnew_1.a <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 199:20]
                        next_reg_FlagPTEnew_1.d <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 200:20]
                        node next_reg_PTEnew_lo_lo_1 = cat(next_reg_FlagPTEnew_1.r, next_reg_FlagPTEnew_1.v) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node next_reg_PTEnew_lo_hi_1 = cat(next_reg_FlagPTEnew_1.x, next_reg_FlagPTEnew_1.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node next_reg_PTEnew_lo_2 = cat(next_reg_PTEnew_lo_hi_1, next_reg_PTEnew_lo_lo_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node next_reg_PTEnew_hi_lo_1 = cat(next_reg_FlagPTEnew_1.g, next_reg_FlagPTEnew_1.u) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node next_reg_PTEnew_hi_hi_1 = cat(next_reg_FlagPTEnew_1.d, next_reg_FlagPTEnew_1.a) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node next_reg_PTEnew_hi_2 = cat(next_reg_PTEnew_hi_hi_1, next_reg_PTEnew_hi_lo_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node _next_reg_PTEnew_T_1 = cat(next_reg_PTEnew_hi_2, next_reg_PTEnew_lo_2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node next_reg_PTEnew_lo_3 = cat(_next_reg_WIRE_14.rsw, _next_reg_PTEnew_T_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:23]
                        node next_reg_PTEnew_hi_3 = cat(_next_reg_WIRE_14.reserved, _next_reg_WIRE_14.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:23]
                        node next_reg_PTEnew_1 = cat(next_reg_PTEnew_hi_3, next_reg_PTEnew_lo_3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:23]
                        tlb.Anotherwrite[0].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 159:38]
                        tlb.Anotherwrite[0].addr <= next_reg_LevelVec_1[next_reg_successLevel_1].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 160:38]
                        tlb.Anotherwrite[0].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 161:38]
                        tlb.Anotherwrite[0].data <= next_reg_PTEnew_1 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 162:38]
                    next_reg_success_1 <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 360:26]
                    wire _next_reg_finaladdr_WIRE_2 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    wire _next_reg_finaladdr_WIRE_3 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    _next_reg_finaladdr_WIRE_3 <= next_reg_LevelVec_1[next_reg_successLevel_1].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    node _next_reg_finaladdr_T_10 = bits(_next_reg_finaladdr_WIRE_3, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    _next_reg_finaladdr_WIRE_2.flag <= _next_reg_finaladdr_T_10 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    node _next_reg_finaladdr_T_11 = bits(_next_reg_finaladdr_WIRE_3, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    _next_reg_finaladdr_WIRE_2.rsw <= _next_reg_finaladdr_T_11 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    node _next_reg_finaladdr_T_12 = bits(_next_reg_finaladdr_WIRE_3, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    _next_reg_finaladdr_WIRE_2.ppn <= _next_reg_finaladdr_T_12 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    node _next_reg_finaladdr_T_13 = bits(_next_reg_finaladdr_WIRE_3, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    _next_reg_finaladdr_WIRE_2.reserved <= _next_reg_finaladdr_T_13 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    node _next_reg_finaladdr_T_14 = bits(_next_reg_T_107, 11, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:94]
                    node _next_reg_finaladdr_T_15 = cat(_next_reg_finaladdr_WIRE_2.ppn, _next_reg_finaladdr_T_14) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:31]
                    node _next_reg_finaladdr_mask_T_10 = eq(UInt<2>("h2"), next_reg_successLevel_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                    node _next_reg_finaladdr_mask_T_11 = mux(_next_reg_finaladdr_mask_T_10, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                    node _next_reg_finaladdr_mask_T_12 = eq(UInt<1>("h1"), next_reg_successLevel_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                    node _next_reg_finaladdr_mask_T_13 = mux(_next_reg_finaladdr_mask_T_12, UInt<9>("h1ff"), _next_reg_finaladdr_mask_T_11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                    node _next_reg_finaladdr_mask_T_14 = eq(UInt<1>("h0"), next_reg_successLevel_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                    node next_reg_finaladdr_mask_2 = mux(_next_reg_finaladdr_mask_T_14, UInt<1>("h0"), _next_reg_finaladdr_mask_T_13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                    node _next_reg_finaladdr_T_16 = not(next_reg_finaladdr_mask_2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:106]
                    node _next_reg_finaladdr_T_17 = and(_next_reg_finaladdr_T_15, _next_reg_finaladdr_T_16) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:103]
                    node _next_reg_finaladdr_mask_T_15 = eq(UInt<2>("h2"), next_reg_successLevel_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                    node _next_reg_finaladdr_mask_T_16 = mux(_next_reg_finaladdr_mask_T_15, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                    node _next_reg_finaladdr_mask_T_17 = eq(UInt<1>("h1"), next_reg_successLevel_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                    node _next_reg_finaladdr_mask_T_18 = mux(_next_reg_finaladdr_mask_T_17, UInt<9>("h1ff"), _next_reg_finaladdr_mask_T_16) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                    node _next_reg_finaladdr_mask_T_19 = eq(UInt<1>("h0"), next_reg_successLevel_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                    node next_reg_finaladdr_mask_3 = mux(_next_reg_finaladdr_mask_T_19, UInt<1>("h0"), _next_reg_finaladdr_mask_T_18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                    node _next_reg_finaladdr_T_18 = and(_next_reg_T_107, next_reg_finaladdr_mask_3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 366:26]
                    node _next_reg_finaladdr_T_19 = or(_next_reg_finaladdr_T_17, _next_reg_finaladdr_T_18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 366:18]
                    next_reg_finaladdr_1 <= _next_reg_finaladdr_T_19 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:23]
                else :
                  next_reg_success_1 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 371:24]
                  next_reg_finaladdr_1 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 372:24]
              else :
                next_reg_success_1 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 376:22]
                next_reg_finaladdr_1 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 377:22]
            else :
              next_reg_success_1 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 382:20]
              next_reg_finaladdr_1 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 383:20]
            when next_reg_success_1 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 68:23]
              mem.read.addr <= next_reg_finaladdr_1 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 69:25]
            else :
              exceptionVec[13] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
              raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
          else :
            mem.read.addr <= _next_reg_T_107 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 74:23]
          mem.read.memWidth <= UInt<5>("h10") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 76:25]
          node _next_reg_T_160 = dshr(mem.read.data, next_reg_rOff_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 77:22]
          node _next_reg_T_161 = and(_next_reg_T_160, next_reg_rMask_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 77:31]
          node _next_reg_T_162 = bits(_next_reg_T_161, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 301:66]
          node next_reg_signBit_1 = bits(_next_reg_T_162, 15, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
          node _next_reg_T_163 = bits(next_reg_signBit_1, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
          node _next_reg_T_164 = mux(_next_reg_T_163, UInt<48>("hffffffffffff"), UInt<48>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
          node _next_reg_T_165 = cat(_next_reg_T_164, _next_reg_T_162) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
          next.reg[rd] <= _next_reg_T_165 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 301:22]
        else :
          node _mem_read_addr_T_2 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 303:39]
          node _mem_read_addr_T_3 = tail(_mem_read_addr_T_2, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 303:39]
          mem.read.addr <= _mem_read_addr_T_3 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 303:23]
          exceptionVec[4] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
      node _T_412 = and(inst, UInt<15>("h707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_413 = eq(UInt<14>("h2003"), _T_412) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_413 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 307:20]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_12 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_12 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_414 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_28 = bits(_T_414, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_28 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_415 = bits(_T_414, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_28 = bits(_T_415, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_28 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_416 = bits(_T_415, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_25 = bits(_T_416, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_25 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_417 = bits(_T_416, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_417 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_21 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_72 = bits(imm_signBit_21, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_73 = mux(_imm_T_72, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_74 = cat(_imm_T_73, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_74 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        node _T_418 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 309:47]
        node _T_419 = tail(_T_418, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 309:47]
        node _T_420 = bits(_T_419, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:25]
        node _T_421 = eq(_T_420, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:29]
        node _T_422 = bits(_T_419, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:25]
        node _T_423 = eq(_T_422, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:32]
        node _T_424 = bits(_T_419, 2, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:25]
        node _T_425 = eq(_T_424, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:32]
        node _T_426 = eq(UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_427 = mux(_T_426, _T_421, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_428 = eq(UInt<2>("h2"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_429 = mux(_T_428, _T_423, _T_427) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_430 = eq(UInt<2>("h3"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_431 = mux(_T_430, _T_425, _T_429) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        when _T_431 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 309:55]
          node _next_reg_T_166 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 310:54]
          node _next_reg_T_167 = tail(_next_reg_T_166, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 310:54]
          node _next_reg_rOff_T_2 = bits(_next_reg_T_167, 2, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 58:31]
          node next_reg_rOff_2 = shl(_next_reg_rOff_T_2, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 58:51]
          node _next_reg_rMask_T_14 = eq(UInt<4>("h8"), UInt<6>("h20")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_15 = mux(_next_reg_rMask_T_14, UInt<64>("hff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_16 = eq(UInt<5>("h10"), UInt<6>("h20")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_17 = mux(_next_reg_rMask_T_16, UInt<64>("hffff"), _next_reg_rMask_T_15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_18 = eq(UInt<6>("h20"), UInt<6>("h20")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_19 = mux(_next_reg_rMask_T_18, UInt<64>("hffffffff"), _next_reg_rMask_T_17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_20 = eq(UInt<7>("h40"), UInt<6>("h20")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node next_reg_rMask_2 = mux(_next_reg_rMask_T_20, UInt<64>("hffffffffffffffff"), _next_reg_rMask_T_19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          wire next_reg_mstatusStruct_2 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          wire _next_reg_mstatusStruct_WIRE_2 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          _next_reg_mstatusStruct_WIRE_2 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_52 = bits(_next_reg_mstatusStruct_WIRE_2, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_2.pad4 <= _next_reg_mstatusStruct_T_52 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_53 = bits(_next_reg_mstatusStruct_WIRE_2, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_2.sie <= _next_reg_mstatusStruct_T_53 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_54 = bits(_next_reg_mstatusStruct_WIRE_2, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_2.pad3 <= _next_reg_mstatusStruct_T_54 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_55 = bits(_next_reg_mstatusStruct_WIRE_2, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_2.mie <= _next_reg_mstatusStruct_T_55 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_56 = bits(_next_reg_mstatusStruct_WIRE_2, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_2.pad2 <= _next_reg_mstatusStruct_T_56 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_57 = bits(_next_reg_mstatusStruct_WIRE_2, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_2.spie <= _next_reg_mstatusStruct_T_57 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_58 = bits(_next_reg_mstatusStruct_WIRE_2, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_2.ube <= _next_reg_mstatusStruct_T_58 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_59 = bits(_next_reg_mstatusStruct_WIRE_2, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_2.mpie <= _next_reg_mstatusStruct_T_59 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_60 = bits(_next_reg_mstatusStruct_WIRE_2, 8, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_2.spp <= _next_reg_mstatusStruct_T_60 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_61 = bits(_next_reg_mstatusStruct_WIRE_2, 10, 9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_2.vs <= _next_reg_mstatusStruct_T_61 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_62 = bits(_next_reg_mstatusStruct_WIRE_2, 12, 11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_2.mpp <= _next_reg_mstatusStruct_T_62 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_63 = bits(_next_reg_mstatusStruct_WIRE_2, 14, 13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_2.fs <= _next_reg_mstatusStruct_T_63 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_64 = bits(_next_reg_mstatusStruct_WIRE_2, 16, 15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_2.xs <= _next_reg_mstatusStruct_T_64 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_65 = bits(_next_reg_mstatusStruct_WIRE_2, 17, 17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_2.mprv <= _next_reg_mstatusStruct_T_65 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_66 = bits(_next_reg_mstatusStruct_WIRE_2, 18, 18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_2.sum <= _next_reg_mstatusStruct_T_66 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_67 = bits(_next_reg_mstatusStruct_WIRE_2, 19, 19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_2.mxr <= _next_reg_mstatusStruct_T_67 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_68 = bits(_next_reg_mstatusStruct_WIRE_2, 20, 20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_2.tvm <= _next_reg_mstatusStruct_T_68 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_69 = bits(_next_reg_mstatusStruct_WIRE_2, 21, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_2.tw <= _next_reg_mstatusStruct_T_69 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_70 = bits(_next_reg_mstatusStruct_WIRE_2, 22, 22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_2.tsr <= _next_reg_mstatusStruct_T_70 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_71 = bits(_next_reg_mstatusStruct_WIRE_2, 31, 23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_2.pad0 <= _next_reg_mstatusStruct_T_71 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_72 = bits(_next_reg_mstatusStruct_WIRE_2, 33, 32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_2.uxl <= _next_reg_mstatusStruct_T_72 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_73 = bits(_next_reg_mstatusStruct_WIRE_2, 35, 34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_2.sxl <= _next_reg_mstatusStruct_T_73 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_74 = bits(_next_reg_mstatusStruct_WIRE_2, 36, 36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_2.sbe <= _next_reg_mstatusStruct_T_74 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_75 = bits(_next_reg_mstatusStruct_WIRE_2, 37, 37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_2.mbe <= _next_reg_mstatusStruct_T_75 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_76 = bits(_next_reg_mstatusStruct_WIRE_2, 62, 38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_2.pad1 <= _next_reg_mstatusStruct_T_76 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_77 = bits(_next_reg_mstatusStruct_WIRE_2, 63, 63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_2.sd <= _next_reg_mstatusStruct_T_77 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_pv_T_2 = bits(next_reg_mstatusStruct_2.mprv, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 61:50]
          node next_reg_pv_2 = mux(_next_reg_pv_T_2, next_reg_mstatusStruct_2.mpp, now.internal.privilegeMode) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 61:30]
          wire _next_reg_vmEnable_WIRE_4 : { mode : UInt<4>, asid : UInt<16>, ppn : UInt<44>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
          wire _next_reg_vmEnable_WIRE_5 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
          _next_reg_vmEnable_WIRE_5 <= now.csr.satp @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
          node _next_reg_vmEnable_T_10 = bits(_next_reg_vmEnable_WIRE_5, 43, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
          _next_reg_vmEnable_WIRE_4.ppn <= _next_reg_vmEnable_T_10 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
          node _next_reg_vmEnable_T_11 = bits(_next_reg_vmEnable_WIRE_5, 59, 44) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
          _next_reg_vmEnable_WIRE_4.asid <= _next_reg_vmEnable_T_11 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
          node _next_reg_vmEnable_T_12 = bits(_next_reg_vmEnable_WIRE_5, 63, 60) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
          _next_reg_vmEnable_WIRE_4.mode <= _next_reg_vmEnable_T_12 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
          node _next_reg_vmEnable_T_13 = eq(_next_reg_vmEnable_WIRE_4.mode, UInt<4>("h8")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:70]
          node _next_reg_vmEnable_T_14 = lt(next_reg_pv_2, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:85]
          node next_reg_vmEnable_2 = and(_next_reg_vmEnable_T_13, _next_reg_vmEnable_T_14) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:78]
          mem.read.valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 63:22]
          when next_reg_vmEnable_2 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 64:22]
            wire next_reg_success_2 : UInt<1> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 260:28]
            wire next_reg_finaladdr_2 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 261:28]
            wire next_reg_flag_2 : UInt<1> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 247:20]
            next_reg_flag_2 <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 253:10]
            when next_reg_flag_2 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 262:30]
              wire next_reg_LevelVec_2 : { valid : UInt<1>, success : UInt<1>, addr : UInt<64>, pte : UInt<64>}[3] @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 265:26]
              wire next_reg_SatpNow_2 : { mode : UInt<4>, asid : UInt<16>, ppn : UInt<44>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              wire _next_reg_SatpNow_WIRE_2 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              _next_reg_SatpNow_WIRE_2 <= now.csr.satp @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              node _next_reg_SatpNow_T_6 = bits(_next_reg_SatpNow_WIRE_2, 43, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              next_reg_SatpNow_2.ppn <= _next_reg_SatpNow_T_6 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              node _next_reg_SatpNow_T_7 = bits(_next_reg_SatpNow_WIRE_2, 59, 44) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              next_reg_SatpNow_2.asid <= _next_reg_SatpNow_T_7 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              node _next_reg_SatpNow_T_8 = bits(_next_reg_SatpNow_WIRE_2, 63, 60) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              next_reg_SatpNow_2.mode <= _next_reg_SatpNow_T_8 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              next_reg_LevelVec_2[2].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 267:25]
              node _next_reg_LevelVec_2_addr_T_8 = bits(_next_reg_T_167, 38, 30) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:67]
              node _next_reg_LevelVec_2_addr_T_9 = cat(next_reg_SatpNow_2.ppn, _next_reg_LevelVec_2_addr_T_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:49]
              node _next_reg_LevelVec_2_addr_T_10 = cat(UInt<8>("h0"), _next_reg_LevelVec_2_addr_T_9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:35]
              node _next_reg_LevelVec_2_addr_T_11 = cat(_next_reg_LevelVec_2_addr_T_10, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:31]
              next_reg_LevelVec_2[2].addr <= _next_reg_LevelVec_2_addr_T_11 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:25]
              when next_reg_LevelVec_2[2].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 271:41]
                tlb.Anotherread[0].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
                tlb.Anotherread[0].addr <= next_reg_LevelVec_2[2].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
                tlb.Anotherread[0].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
                wire next_reg_PTE_6 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                wire _next_reg_PTE_WIRE_6 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                _next_reg_PTE_WIRE_6 <= tlb.Anotherread[0].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_24 = bits(_next_reg_PTE_WIRE_6, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_6.flag <= _next_reg_PTE_T_24 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_25 = bits(_next_reg_PTE_WIRE_6, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_6.rsw <= _next_reg_PTE_T_25 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_26 = bits(_next_reg_PTE_WIRE_6, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_6.ppn <= _next_reg_PTE_T_26 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_27 = bits(_next_reg_PTE_WIRE_6, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_6.reserved <= _next_reg_PTE_T_27 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                wire next_reg_PTEFlag_6 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                wire _next_reg_PTEFlag_WIRE_6 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                _next_reg_PTEFlag_WIRE_6 <= next_reg_PTE_6.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_48 = bits(_next_reg_PTEFlag_WIRE_6, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_6.v <= _next_reg_PTEFlag_T_48 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_49 = bits(_next_reg_PTEFlag_WIRE_6, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_6.r <= _next_reg_PTEFlag_T_49 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_50 = bits(_next_reg_PTEFlag_WIRE_6, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_6.w <= _next_reg_PTEFlag_T_50 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_51 = bits(_next_reg_PTEFlag_WIRE_6, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_6.x <= _next_reg_PTEFlag_T_51 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_52 = bits(_next_reg_PTEFlag_WIRE_6, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_6.u <= _next_reg_PTEFlag_T_52 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_53 = bits(_next_reg_PTEFlag_WIRE_6, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_6.g <= _next_reg_PTEFlag_T_53 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_54 = bits(_next_reg_PTEFlag_WIRE_6, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_6.a <= _next_reg_PTEFlag_T_54 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_55 = bits(_next_reg_PTEFlag_WIRE_6, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_6.d <= _next_reg_PTEFlag_T_55 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_T_168 = eq(next_reg_PTEFlag_6.v, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:16]
                node _next_reg_T_169 = eq(next_reg_PTEFlag_6.r, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:31]
                node _next_reg_T_170 = and(_next_reg_T_169, next_reg_PTEFlag_6.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:42]
                node _next_reg_T_171 = or(_next_reg_T_168, _next_reg_T_170) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:27]
                when _next_reg_T_171 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:57]
                  next_reg_LevelVec_2[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 281:45]
                  next_reg_LevelVec_2[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 282:45]
                  next_reg_LevelVec_2[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 284:41]
                  next_reg_LevelVec_2[2].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 285:41]
                else :
                  node _next_reg_T_172 = or(next_reg_PTEFlag_6.r, next_reg_PTEFlag_6.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:28]
                  when _next_reg_T_172 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:42]
                    next_reg_LevelVec_2[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 291:47]
                    next_reg_LevelVec_2[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 292:47]
                    next_reg_LevelVec_2[2].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 294:43]
                    node next_reg_LevelVec_2_pte_lo_2 = cat(next_reg_PTE_6.rsw, next_reg_PTE_6.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    node next_reg_LevelVec_2_pte_hi_2 = cat(next_reg_PTE_6.reserved, next_reg_PTE_6.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    node _next_reg_LevelVec_2_pte_T_2 = cat(next_reg_LevelVec_2_pte_hi_2, next_reg_LevelVec_2_pte_lo_2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    next_reg_LevelVec_2[2].pte <= _next_reg_LevelVec_2_pte_T_2 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:43]
                  else :
                    next_reg_LevelVec_2[1].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 299:47]
                    node _next_reg_LevelVec_1_addr_T_8 = bits(_next_reg_T_167, 29, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:86]
                    node _next_reg_LevelVec_1_addr_T_9 = cat(next_reg_PTE_6.ppn, _next_reg_LevelVec_1_addr_T_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:72]
                    node _next_reg_LevelVec_1_addr_T_10 = cat(UInt<8>("h0"), _next_reg_LevelVec_1_addr_T_9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:58]
                    node _next_reg_LevelVec_1_addr_T_11 = cat(_next_reg_LevelVec_1_addr_T_10, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:54]
                    next_reg_LevelVec_2[1].addr <= _next_reg_LevelVec_1_addr_T_11 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:48]
                    next_reg_LevelVec_2[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 308:43]
                    next_reg_LevelVec_2[2].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 309:43]
              else :
                next_reg_LevelVec_2[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 316:43]
                next_reg_LevelVec_2[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 317:43]
                next_reg_LevelVec_2[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 319:39]
                next_reg_LevelVec_2[2].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 320:39]
              when next_reg_LevelVec_2[1].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 271:41]
                tlb.Anotherread[1].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
                tlb.Anotherread[1].addr <= next_reg_LevelVec_2[1].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
                tlb.Anotherread[1].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
                wire next_reg_PTE_7 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                wire _next_reg_PTE_WIRE_7 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                _next_reg_PTE_WIRE_7 <= tlb.Anotherread[1].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_28 = bits(_next_reg_PTE_WIRE_7, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_7.flag <= _next_reg_PTE_T_28 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_29 = bits(_next_reg_PTE_WIRE_7, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_7.rsw <= _next_reg_PTE_T_29 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_30 = bits(_next_reg_PTE_WIRE_7, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_7.ppn <= _next_reg_PTE_T_30 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_31 = bits(_next_reg_PTE_WIRE_7, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_7.reserved <= _next_reg_PTE_T_31 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                wire next_reg_PTEFlag_7 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                wire _next_reg_PTEFlag_WIRE_7 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                _next_reg_PTEFlag_WIRE_7 <= next_reg_PTE_7.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_56 = bits(_next_reg_PTEFlag_WIRE_7, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_7.v <= _next_reg_PTEFlag_T_56 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_57 = bits(_next_reg_PTEFlag_WIRE_7, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_7.r <= _next_reg_PTEFlag_T_57 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_58 = bits(_next_reg_PTEFlag_WIRE_7, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_7.w <= _next_reg_PTEFlag_T_58 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_59 = bits(_next_reg_PTEFlag_WIRE_7, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_7.x <= _next_reg_PTEFlag_T_59 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_60 = bits(_next_reg_PTEFlag_WIRE_7, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_7.u <= _next_reg_PTEFlag_T_60 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_61 = bits(_next_reg_PTEFlag_WIRE_7, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_7.g <= _next_reg_PTEFlag_T_61 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_62 = bits(_next_reg_PTEFlag_WIRE_7, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_7.a <= _next_reg_PTEFlag_T_62 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_63 = bits(_next_reg_PTEFlag_WIRE_7, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_7.d <= _next_reg_PTEFlag_T_63 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_T_173 = eq(next_reg_PTEFlag_7.v, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:16]
                node _next_reg_T_174 = eq(next_reg_PTEFlag_7.r, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:31]
                node _next_reg_T_175 = and(_next_reg_T_174, next_reg_PTEFlag_7.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:42]
                node _next_reg_T_176 = or(_next_reg_T_173, _next_reg_T_175) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:27]
                when _next_reg_T_176 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:57]
                  next_reg_LevelVec_2[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 281:45]
                  next_reg_LevelVec_2[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 282:45]
                  next_reg_LevelVec_2[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 284:41]
                  next_reg_LevelVec_2[1].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 285:41]
                else :
                  node _next_reg_T_177 = or(next_reg_PTEFlag_7.r, next_reg_PTEFlag_7.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:28]
                  when _next_reg_T_177 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:42]
                    next_reg_LevelVec_2[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 291:47]
                    next_reg_LevelVec_2[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 292:47]
                    next_reg_LevelVec_2[1].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 294:43]
                    node next_reg_LevelVec_1_pte_lo_2 = cat(next_reg_PTE_7.rsw, next_reg_PTE_7.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    node next_reg_LevelVec_1_pte_hi_2 = cat(next_reg_PTE_7.reserved, next_reg_PTE_7.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    node _next_reg_LevelVec_1_pte_T_2 = cat(next_reg_LevelVec_1_pte_hi_2, next_reg_LevelVec_1_pte_lo_2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    next_reg_LevelVec_2[1].pte <= _next_reg_LevelVec_1_pte_T_2 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:43]
                  else :
                    next_reg_LevelVec_2[0].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 299:47]
                    node _next_reg_LevelVec_0_addr_T_8 = bits(_next_reg_T_167, 20, 12) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:86]
                    node _next_reg_LevelVec_0_addr_T_9 = cat(next_reg_PTE_7.ppn, _next_reg_LevelVec_0_addr_T_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:72]
                    node _next_reg_LevelVec_0_addr_T_10 = cat(UInt<8>("h0"), _next_reg_LevelVec_0_addr_T_9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:58]
                    node _next_reg_LevelVec_0_addr_T_11 = cat(_next_reg_LevelVec_0_addr_T_10, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:54]
                    next_reg_LevelVec_2[0].addr <= _next_reg_LevelVec_0_addr_T_11 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:48]
                    next_reg_LevelVec_2[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 308:43]
                    next_reg_LevelVec_2[1].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 309:43]
              else :
                next_reg_LevelVec_2[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 316:43]
                next_reg_LevelVec_2[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 317:43]
                next_reg_LevelVec_2[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 319:39]
                next_reg_LevelVec_2[1].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 320:39]
              when next_reg_LevelVec_2[0].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 271:41]
                tlb.Anotherread[2].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
                tlb.Anotherread[2].addr <= next_reg_LevelVec_2[0].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
                tlb.Anotherread[2].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
                wire next_reg_PTE_8 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                wire _next_reg_PTE_WIRE_8 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                _next_reg_PTE_WIRE_8 <= tlb.Anotherread[2].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_32 = bits(_next_reg_PTE_WIRE_8, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_8.flag <= _next_reg_PTE_T_32 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_33 = bits(_next_reg_PTE_WIRE_8, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_8.rsw <= _next_reg_PTE_T_33 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_34 = bits(_next_reg_PTE_WIRE_8, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_8.ppn <= _next_reg_PTE_T_34 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_35 = bits(_next_reg_PTE_WIRE_8, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_8.reserved <= _next_reg_PTE_T_35 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                wire next_reg_PTEFlag_8 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                wire _next_reg_PTEFlag_WIRE_8 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                _next_reg_PTEFlag_WIRE_8 <= next_reg_PTE_8.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_64 = bits(_next_reg_PTEFlag_WIRE_8, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_8.v <= _next_reg_PTEFlag_T_64 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_65 = bits(_next_reg_PTEFlag_WIRE_8, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_8.r <= _next_reg_PTEFlag_T_65 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_66 = bits(_next_reg_PTEFlag_WIRE_8, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_8.w <= _next_reg_PTEFlag_T_66 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_67 = bits(_next_reg_PTEFlag_WIRE_8, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_8.x <= _next_reg_PTEFlag_T_67 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_68 = bits(_next_reg_PTEFlag_WIRE_8, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_8.u <= _next_reg_PTEFlag_T_68 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_69 = bits(_next_reg_PTEFlag_WIRE_8, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_8.g <= _next_reg_PTEFlag_T_69 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_70 = bits(_next_reg_PTEFlag_WIRE_8, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_8.a <= _next_reg_PTEFlag_T_70 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_71 = bits(_next_reg_PTEFlag_WIRE_8, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_8.d <= _next_reg_PTEFlag_T_71 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_T_178 = eq(next_reg_PTEFlag_8.v, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:16]
                node _next_reg_T_179 = eq(next_reg_PTEFlag_8.r, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:31]
                node _next_reg_T_180 = and(_next_reg_T_179, next_reg_PTEFlag_8.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:42]
                node _next_reg_T_181 = or(_next_reg_T_178, _next_reg_T_180) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:27]
                when _next_reg_T_181 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:57]
                  next_reg_LevelVec_2[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 284:41]
                  next_reg_LevelVec_2[0].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 285:41]
                else :
                  node _next_reg_T_182 = or(next_reg_PTEFlag_8.r, next_reg_PTEFlag_8.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:28]
                  when _next_reg_T_182 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:42]
                    next_reg_LevelVec_2[0].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 294:43]
                    node next_reg_LevelVec_0_pte_lo_2 = cat(next_reg_PTE_8.rsw, next_reg_PTE_8.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    node next_reg_LevelVec_0_pte_hi_2 = cat(next_reg_PTE_8.reserved, next_reg_PTE_8.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    node _next_reg_LevelVec_0_pte_T_2 = cat(next_reg_LevelVec_0_pte_hi_2, next_reg_LevelVec_0_pte_lo_2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    next_reg_LevelVec_2[0].pte <= _next_reg_LevelVec_0_pte_T_2 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:43]
                  else :
                    next_reg_LevelVec_2[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 308:43]
                    next_reg_LevelVec_2[0].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 309:43]
              else :
                next_reg_LevelVec_2[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 319:39]
                next_reg_LevelVec_2[0].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 320:39]
              node _next_reg_successLevel_T_14 = cat(next_reg_LevelVec_2[2].success, next_reg_LevelVec_2[1].success) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 334:43]
              node _next_reg_successLevel_T_15 = cat(_next_reg_successLevel_T_14, next_reg_LevelVec_2[0].success) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 334:39]
              node _next_reg_successLevel_T_16 = eq(UInt<3>("h4"), _next_reg_successLevel_T_15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
              node _next_reg_successLevel_T_17 = mux(_next_reg_successLevel_T_16, UInt<2>("h2"), UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
              node _next_reg_successLevel_T_18 = eq(UInt<2>("h2"), _next_reg_successLevel_T_15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
              node _next_reg_successLevel_T_19 = mux(_next_reg_successLevel_T_18, UInt<1>("h1"), _next_reg_successLevel_T_17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
              node _next_reg_successLevel_T_20 = eq(UInt<1>("h1"), _next_reg_successLevel_T_15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
              node next_reg_successLevel_2 = mux(_next_reg_successLevel_T_20, UInt<1>("h0"), _next_reg_successLevel_T_19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
              node _next_reg_T_183 = eq(next_reg_successLevel_2, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 335:27]
              node _next_reg_T_184 = not(_next_reg_T_183) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 335:12]
              when _next_reg_T_184 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 335:37]
                wire _next_reg_WIRE_16 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                wire _next_reg_WIRE_17 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                _next_reg_WIRE_17 <= next_reg_LevelVec_2[next_reg_successLevel_2].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                node _next_reg_T_185 = bits(_next_reg_WIRE_17, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                _next_reg_WIRE_16.flag <= _next_reg_T_185 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                node _next_reg_T_186 = bits(_next_reg_WIRE_17, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                _next_reg_WIRE_16.rsw <= _next_reg_T_186 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                node _next_reg_T_187 = bits(_next_reg_WIRE_17, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                _next_reg_WIRE_16.ppn <= _next_reg_T_187 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                node _next_reg_T_188 = bits(_next_reg_WIRE_17, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                _next_reg_WIRE_16.reserved <= _next_reg_T_188 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                wire _next_reg_WIRE_18 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                wire _next_reg_WIRE_19 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _next_reg_WIRE_19 <= _next_reg_WIRE_16.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _next_reg_T_189 = bits(_next_reg_WIRE_19, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _next_reg_WIRE_18.v <= _next_reg_T_189 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _next_reg_T_190 = bits(_next_reg_WIRE_19, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _next_reg_WIRE_18.r <= _next_reg_T_190 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _next_reg_T_191 = bits(_next_reg_WIRE_19, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _next_reg_WIRE_18.w <= _next_reg_T_191 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _next_reg_T_192 = bits(_next_reg_WIRE_19, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _next_reg_WIRE_18.x <= _next_reg_T_192 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _next_reg_T_193 = bits(_next_reg_WIRE_19, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _next_reg_WIRE_18.u <= _next_reg_T_193 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _next_reg_T_194 = bits(_next_reg_WIRE_19, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _next_reg_WIRE_18.g <= _next_reg_T_194 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _next_reg_T_195 = bits(_next_reg_WIRE_19, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _next_reg_WIRE_18.a <= _next_reg_T_195 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _next_reg_T_196 = bits(_next_reg_WIRE_19, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _next_reg_WIRE_18.d <= _next_reg_T_196 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                wire _next_reg_mstatus_mxr_WIRE_4 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                wire _next_reg_mstatus_mxr_WIRE_5 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_5 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_52 = bits(_next_reg_mstatus_mxr_WIRE_5, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_4.pad4 <= _next_reg_mstatus_mxr_T_52 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_53 = bits(_next_reg_mstatus_mxr_WIRE_5, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_4.sie <= _next_reg_mstatus_mxr_T_53 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_54 = bits(_next_reg_mstatus_mxr_WIRE_5, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_4.pad3 <= _next_reg_mstatus_mxr_T_54 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_55 = bits(_next_reg_mstatus_mxr_WIRE_5, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_4.mie <= _next_reg_mstatus_mxr_T_55 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_56 = bits(_next_reg_mstatus_mxr_WIRE_5, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_4.pad2 <= _next_reg_mstatus_mxr_T_56 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_57 = bits(_next_reg_mstatus_mxr_WIRE_5, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_4.spie <= _next_reg_mstatus_mxr_T_57 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_58 = bits(_next_reg_mstatus_mxr_WIRE_5, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_4.ube <= _next_reg_mstatus_mxr_T_58 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_59 = bits(_next_reg_mstatus_mxr_WIRE_5, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_4.mpie <= _next_reg_mstatus_mxr_T_59 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_60 = bits(_next_reg_mstatus_mxr_WIRE_5, 8, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_4.spp <= _next_reg_mstatus_mxr_T_60 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_61 = bits(_next_reg_mstatus_mxr_WIRE_5, 10, 9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_4.vs <= _next_reg_mstatus_mxr_T_61 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_62 = bits(_next_reg_mstatus_mxr_WIRE_5, 12, 11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_4.mpp <= _next_reg_mstatus_mxr_T_62 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_63 = bits(_next_reg_mstatus_mxr_WIRE_5, 14, 13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_4.fs <= _next_reg_mstatus_mxr_T_63 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_64 = bits(_next_reg_mstatus_mxr_WIRE_5, 16, 15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_4.xs <= _next_reg_mstatus_mxr_T_64 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_65 = bits(_next_reg_mstatus_mxr_WIRE_5, 17, 17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_4.mprv <= _next_reg_mstatus_mxr_T_65 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_66 = bits(_next_reg_mstatus_mxr_WIRE_5, 18, 18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_4.sum <= _next_reg_mstatus_mxr_T_66 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_67 = bits(_next_reg_mstatus_mxr_WIRE_5, 19, 19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_4.mxr <= _next_reg_mstatus_mxr_T_67 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_68 = bits(_next_reg_mstatus_mxr_WIRE_5, 20, 20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_4.tvm <= _next_reg_mstatus_mxr_T_68 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_69 = bits(_next_reg_mstatus_mxr_WIRE_5, 21, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_4.tw <= _next_reg_mstatus_mxr_T_69 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_70 = bits(_next_reg_mstatus_mxr_WIRE_5, 22, 22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_4.tsr <= _next_reg_mstatus_mxr_T_70 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_71 = bits(_next_reg_mstatus_mxr_WIRE_5, 31, 23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_4.pad0 <= _next_reg_mstatus_mxr_T_71 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_72 = bits(_next_reg_mstatus_mxr_WIRE_5, 33, 32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_4.uxl <= _next_reg_mstatus_mxr_T_72 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_73 = bits(_next_reg_mstatus_mxr_WIRE_5, 35, 34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_4.sxl <= _next_reg_mstatus_mxr_T_73 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_74 = bits(_next_reg_mstatus_mxr_WIRE_5, 36, 36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_4.sbe <= _next_reg_mstatus_mxr_T_74 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_75 = bits(_next_reg_mstatus_mxr_WIRE_5, 37, 37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_4.mbe <= _next_reg_mstatus_mxr_T_75 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_76 = bits(_next_reg_mstatus_mxr_WIRE_5, 62, 38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_4.pad1 <= _next_reg_mstatus_mxr_T_76 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_77 = bits(_next_reg_mstatus_mxr_WIRE_5, 63, 63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_4.sd <= _next_reg_mstatus_mxr_T_77 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node next_reg_mstatus_mxr_2 = bits(_next_reg_mstatus_mxr_WIRE_4.mxr, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:73]
                wire _next_reg_mstatus_sum_WIRE_4 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                wire _next_reg_mstatus_sum_WIRE_5 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_5 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_52 = bits(_next_reg_mstatus_sum_WIRE_5, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_4.pad4 <= _next_reg_mstatus_sum_T_52 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_53 = bits(_next_reg_mstatus_sum_WIRE_5, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_4.sie <= _next_reg_mstatus_sum_T_53 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_54 = bits(_next_reg_mstatus_sum_WIRE_5, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_4.pad3 <= _next_reg_mstatus_sum_T_54 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_55 = bits(_next_reg_mstatus_sum_WIRE_5, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_4.mie <= _next_reg_mstatus_sum_T_55 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_56 = bits(_next_reg_mstatus_sum_WIRE_5, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_4.pad2 <= _next_reg_mstatus_sum_T_56 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_57 = bits(_next_reg_mstatus_sum_WIRE_5, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_4.spie <= _next_reg_mstatus_sum_T_57 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_58 = bits(_next_reg_mstatus_sum_WIRE_5, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_4.ube <= _next_reg_mstatus_sum_T_58 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_59 = bits(_next_reg_mstatus_sum_WIRE_5, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_4.mpie <= _next_reg_mstatus_sum_T_59 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_60 = bits(_next_reg_mstatus_sum_WIRE_5, 8, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_4.spp <= _next_reg_mstatus_sum_T_60 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_61 = bits(_next_reg_mstatus_sum_WIRE_5, 10, 9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_4.vs <= _next_reg_mstatus_sum_T_61 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_62 = bits(_next_reg_mstatus_sum_WIRE_5, 12, 11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_4.mpp <= _next_reg_mstatus_sum_T_62 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_63 = bits(_next_reg_mstatus_sum_WIRE_5, 14, 13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_4.fs <= _next_reg_mstatus_sum_T_63 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_64 = bits(_next_reg_mstatus_sum_WIRE_5, 16, 15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_4.xs <= _next_reg_mstatus_sum_T_64 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_65 = bits(_next_reg_mstatus_sum_WIRE_5, 17, 17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_4.mprv <= _next_reg_mstatus_sum_T_65 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_66 = bits(_next_reg_mstatus_sum_WIRE_5, 18, 18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_4.sum <= _next_reg_mstatus_sum_T_66 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_67 = bits(_next_reg_mstatus_sum_WIRE_5, 19, 19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_4.mxr <= _next_reg_mstatus_sum_T_67 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_68 = bits(_next_reg_mstatus_sum_WIRE_5, 20, 20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_4.tvm <= _next_reg_mstatus_sum_T_68 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_69 = bits(_next_reg_mstatus_sum_WIRE_5, 21, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_4.tw <= _next_reg_mstatus_sum_T_69 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_70 = bits(_next_reg_mstatus_sum_WIRE_5, 22, 22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_4.tsr <= _next_reg_mstatus_sum_T_70 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_71 = bits(_next_reg_mstatus_sum_WIRE_5, 31, 23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_4.pad0 <= _next_reg_mstatus_sum_T_71 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_72 = bits(_next_reg_mstatus_sum_WIRE_5, 33, 32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_4.uxl <= _next_reg_mstatus_sum_T_72 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_73 = bits(_next_reg_mstatus_sum_WIRE_5, 35, 34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_4.sxl <= _next_reg_mstatus_sum_T_73 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_74 = bits(_next_reg_mstatus_sum_WIRE_5, 36, 36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_4.sbe <= _next_reg_mstatus_sum_T_74 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_75 = bits(_next_reg_mstatus_sum_WIRE_5, 37, 37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_4.mbe <= _next_reg_mstatus_sum_T_75 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_76 = bits(_next_reg_mstatus_sum_WIRE_5, 62, 38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_4.pad1 <= _next_reg_mstatus_sum_T_76 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_77 = bits(_next_reg_mstatus_sum_WIRE_5, 63, 63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_4.sd <= _next_reg_mstatus_sum_T_77 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node next_reg_mstatus_sum_2 = bits(_next_reg_mstatus_sum_WIRE_4.sum, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:73]
                node _next_reg_permCheck_T_22 = eq(next_reg_pv_2, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:32]
                node _next_reg_permCheck_T_23 = eq(_next_reg_WIRE_18.u, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:45]
                node _next_reg_permCheck_T_24 = and(_next_reg_permCheck_T_22, _next_reg_permCheck_T_23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:42]
                node _next_reg_permCheck_T_25 = eq(_next_reg_permCheck_T_24, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:21]
                node _next_reg_permCheck_T_26 = and(_next_reg_WIRE_18.v, _next_reg_permCheck_T_25) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:18]
                node _next_reg_permCheck_T_27 = eq(next_reg_pv_2, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:72]
                node _next_reg_permCheck_T_28 = and(_next_reg_permCheck_T_27, _next_reg_WIRE_18.u) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:82]
                node _next_reg_permCheck_T_29 = eq(next_reg_mstatus_sum_2, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:100]
                node _next_reg_permCheck_T_30 = or(_next_reg_permCheck_T_29, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:113]
                node _next_reg_permCheck_T_31 = and(_next_reg_permCheck_T_28, _next_reg_permCheck_T_30) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:96]
                node _next_reg_permCheck_T_32 = eq(_next_reg_permCheck_T_31, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:61]
                node next_reg_permCheck_2 = and(_next_reg_permCheck_T_26, _next_reg_permCheck_T_32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:58]
                node next_reg_permExec_2 = and(next_reg_permCheck_2, _next_reg_WIRE_18.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 179:31]
                node _next_reg_permLoad_T_4 = and(next_reg_mstatus_mxr_2, _next_reg_WIRE_18.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 180:61]
                node _next_reg_permLoad_T_5 = or(_next_reg_WIRE_18.r, _next_reg_permLoad_T_4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 180:46]
                node next_reg_permLoad_2 = and(next_reg_permCheck_2, _next_reg_permLoad_T_5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 180:31]
                node next_reg_permStore_2 = and(next_reg_permCheck_2, _next_reg_WIRE_18.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 181:31]
                node _next_reg_T_197 = and(UInt<1>("h0"), next_reg_permExec_2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:15]
                node _next_reg_T_198 = eq(UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:32]
                node _next_reg_T_199 = eq(UInt<1>("h1"), UInt<1>("h1")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:71]
                node _next_reg_T_200 = and(next_reg_permLoad_2, _next_reg_T_199) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:56]
                node _next_reg_T_201 = eq(UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:111]
                node _next_reg_T_202 = and(next_reg_permStore_2, _next_reg_T_201) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:96]
                node _next_reg_T_203 = or(_next_reg_T_200, _next_reg_T_202) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:82]
                node _next_reg_T_204 = and(_next_reg_T_198, _next_reg_T_203) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:42]
                node _next_reg_T_205 = or(_next_reg_T_197, _next_reg_T_204) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:28]
                when _next_reg_T_205 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 346:11]
                  wire _next_reg_WIRE_20 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  wire _next_reg_WIRE_21 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  _next_reg_WIRE_21 <= next_reg_LevelVec_2[next_reg_successLevel_2].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  node _next_reg_T_206 = bits(_next_reg_WIRE_21, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  _next_reg_WIRE_20.flag <= _next_reg_T_206 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  node _next_reg_T_207 = bits(_next_reg_WIRE_21, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  _next_reg_WIRE_20.rsw <= _next_reg_T_207 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  node _next_reg_T_208 = bits(_next_reg_WIRE_21, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  _next_reg_WIRE_20.ppn <= _next_reg_T_208 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  node _next_reg_T_209 = bits(_next_reg_WIRE_21, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  _next_reg_WIRE_20.reserved <= _next_reg_T_209 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  node _next_reg_mask_mask_T_10 = eq(UInt<2>("h2"), next_reg_successLevel_2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _next_reg_mask_mask_T_11 = mux(_next_reg_mask_mask_T_10, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _next_reg_mask_mask_T_12 = eq(UInt<1>("h1"), next_reg_successLevel_2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _next_reg_mask_mask_T_13 = mux(_next_reg_mask_mask_T_12, UInt<9>("h1ff"), _next_reg_mask_mask_T_11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _next_reg_mask_mask_T_14 = eq(UInt<1>("h0"), next_reg_successLevel_2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node next_reg_mask_2 = mux(_next_reg_mask_mask_T_14, UInt<1>("h0"), _next_reg_mask_mask_T_13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _next_reg_T_210 = and(next_reg_mask_2, _next_reg_WIRE_20.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 240:11]
                  node _next_reg_T_211 = neq(_next_reg_T_210, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 240:18]
                  when _next_reg_T_211 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:99]
                    next_reg_success_2 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 351:26]
                    next_reg_finaladdr_2 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 352:26]
                  else :
                    node _next_reg_T_212 = eq(UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 357:30]
                    when _next_reg_T_212 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 357:41]
                      wire _next_reg_WIRE_22 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      wire _next_reg_WIRE_23 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      _next_reg_WIRE_23 <= next_reg_LevelVec_2[next_reg_successLevel_2].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      node _next_reg_T_213 = bits(_next_reg_WIRE_23, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      _next_reg_WIRE_22.flag <= _next_reg_T_213 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      node _next_reg_T_214 = bits(_next_reg_WIRE_23, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      _next_reg_WIRE_22.rsw <= _next_reg_T_214 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      node _next_reg_T_215 = bits(_next_reg_WIRE_23, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      _next_reg_WIRE_22.ppn <= _next_reg_T_215 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      node _next_reg_T_216 = bits(_next_reg_WIRE_23, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      _next_reg_WIRE_22.reserved <= _next_reg_T_216 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      wire next_reg_FlagPTE_2 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      wire _next_reg_FlagPTE_WIRE_2 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      _next_reg_FlagPTE_WIRE_2 <= _next_reg_WIRE_22.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _next_reg_FlagPTE_T_16 = bits(_next_reg_FlagPTE_WIRE_2, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      next_reg_FlagPTE_2.v <= _next_reg_FlagPTE_T_16 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _next_reg_FlagPTE_T_17 = bits(_next_reg_FlagPTE_WIRE_2, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      next_reg_FlagPTE_2.r <= _next_reg_FlagPTE_T_17 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _next_reg_FlagPTE_T_18 = bits(_next_reg_FlagPTE_WIRE_2, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      next_reg_FlagPTE_2.w <= _next_reg_FlagPTE_T_18 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _next_reg_FlagPTE_T_19 = bits(_next_reg_FlagPTE_WIRE_2, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      next_reg_FlagPTE_2.x <= _next_reg_FlagPTE_T_19 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _next_reg_FlagPTE_T_20 = bits(_next_reg_FlagPTE_WIRE_2, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      next_reg_FlagPTE_2.u <= _next_reg_FlagPTE_T_20 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _next_reg_FlagPTE_T_21 = bits(_next_reg_FlagPTE_WIRE_2, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      next_reg_FlagPTE_2.g <= _next_reg_FlagPTE_T_21 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _next_reg_FlagPTE_T_22 = bits(_next_reg_FlagPTE_WIRE_2, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      next_reg_FlagPTE_2.a <= _next_reg_FlagPTE_T_22 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _next_reg_FlagPTE_T_23 = bits(_next_reg_FlagPTE_WIRE_2, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      next_reg_FlagPTE_2.d <= _next_reg_FlagPTE_T_23 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      wire next_reg_FlagPTEnew_2 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      next_reg_FlagPTEnew_2.v <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      next_reg_FlagPTEnew_2.r <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      next_reg_FlagPTEnew_2.w <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      next_reg_FlagPTEnew_2.x <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      next_reg_FlagPTEnew_2.u <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      next_reg_FlagPTEnew_2.g <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      next_reg_FlagPTEnew_2.a <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      next_reg_FlagPTEnew_2.d <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      node _next_reg_T_217 = not(next_reg_FlagPTE_2.a) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:10]
                      node _next_reg_T_218 = not(next_reg_FlagPTE_2.d) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:23]
                      node _next_reg_T_219 = or(_next_reg_T_217, _next_reg_T_218) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:21]
                      when _next_reg_T_219 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:35]
                        next_reg_FlagPTEnew_2 <= next_reg_FlagPTE_2 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 198:20]
                        next_reg_FlagPTEnew_2.a <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 199:20]
                        next_reg_FlagPTEnew_2.d <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 200:20]
                        node next_reg_PTEnew_lo_lo_2 = cat(next_reg_FlagPTEnew_2.r, next_reg_FlagPTEnew_2.v) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node next_reg_PTEnew_lo_hi_2 = cat(next_reg_FlagPTEnew_2.x, next_reg_FlagPTEnew_2.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node next_reg_PTEnew_lo_4 = cat(next_reg_PTEnew_lo_hi_2, next_reg_PTEnew_lo_lo_2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node next_reg_PTEnew_hi_lo_2 = cat(next_reg_FlagPTEnew_2.g, next_reg_FlagPTEnew_2.u) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node next_reg_PTEnew_hi_hi_2 = cat(next_reg_FlagPTEnew_2.d, next_reg_FlagPTEnew_2.a) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node next_reg_PTEnew_hi_4 = cat(next_reg_PTEnew_hi_hi_2, next_reg_PTEnew_hi_lo_2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node _next_reg_PTEnew_T_2 = cat(next_reg_PTEnew_hi_4, next_reg_PTEnew_lo_4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node next_reg_PTEnew_lo_5 = cat(_next_reg_WIRE_22.rsw, _next_reg_PTEnew_T_2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:23]
                        node next_reg_PTEnew_hi_5 = cat(_next_reg_WIRE_22.reserved, _next_reg_WIRE_22.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:23]
                        node next_reg_PTEnew_2 = cat(next_reg_PTEnew_hi_5, next_reg_PTEnew_lo_5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:23]
                        tlb.Anotherwrite[0].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 159:38]
                        tlb.Anotherwrite[0].addr <= next_reg_LevelVec_2[next_reg_successLevel_2].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 160:38]
                        tlb.Anotherwrite[0].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 161:38]
                        tlb.Anotherwrite[0].data <= next_reg_PTEnew_2 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 162:38]
                    next_reg_success_2 <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 360:26]
                    wire _next_reg_finaladdr_WIRE_4 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    wire _next_reg_finaladdr_WIRE_5 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    _next_reg_finaladdr_WIRE_5 <= next_reg_LevelVec_2[next_reg_successLevel_2].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    node _next_reg_finaladdr_T_20 = bits(_next_reg_finaladdr_WIRE_5, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    _next_reg_finaladdr_WIRE_4.flag <= _next_reg_finaladdr_T_20 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    node _next_reg_finaladdr_T_21 = bits(_next_reg_finaladdr_WIRE_5, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    _next_reg_finaladdr_WIRE_4.rsw <= _next_reg_finaladdr_T_21 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    node _next_reg_finaladdr_T_22 = bits(_next_reg_finaladdr_WIRE_5, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    _next_reg_finaladdr_WIRE_4.ppn <= _next_reg_finaladdr_T_22 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    node _next_reg_finaladdr_T_23 = bits(_next_reg_finaladdr_WIRE_5, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    _next_reg_finaladdr_WIRE_4.reserved <= _next_reg_finaladdr_T_23 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    node _next_reg_finaladdr_T_24 = bits(_next_reg_T_167, 11, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:94]
                    node _next_reg_finaladdr_T_25 = cat(_next_reg_finaladdr_WIRE_4.ppn, _next_reg_finaladdr_T_24) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:31]
                    node _next_reg_finaladdr_mask_T_20 = eq(UInt<2>("h2"), next_reg_successLevel_2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                    node _next_reg_finaladdr_mask_T_21 = mux(_next_reg_finaladdr_mask_T_20, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                    node _next_reg_finaladdr_mask_T_22 = eq(UInt<1>("h1"), next_reg_successLevel_2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                    node _next_reg_finaladdr_mask_T_23 = mux(_next_reg_finaladdr_mask_T_22, UInt<9>("h1ff"), _next_reg_finaladdr_mask_T_21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                    node _next_reg_finaladdr_mask_T_24 = eq(UInt<1>("h0"), next_reg_successLevel_2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                    node next_reg_finaladdr_mask_4 = mux(_next_reg_finaladdr_mask_T_24, UInt<1>("h0"), _next_reg_finaladdr_mask_T_23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                    node _next_reg_finaladdr_T_26 = not(next_reg_finaladdr_mask_4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:106]
                    node _next_reg_finaladdr_T_27 = and(_next_reg_finaladdr_T_25, _next_reg_finaladdr_T_26) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:103]
                    node _next_reg_finaladdr_mask_T_25 = eq(UInt<2>("h2"), next_reg_successLevel_2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                    node _next_reg_finaladdr_mask_T_26 = mux(_next_reg_finaladdr_mask_T_25, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                    node _next_reg_finaladdr_mask_T_27 = eq(UInt<1>("h1"), next_reg_successLevel_2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                    node _next_reg_finaladdr_mask_T_28 = mux(_next_reg_finaladdr_mask_T_27, UInt<9>("h1ff"), _next_reg_finaladdr_mask_T_26) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                    node _next_reg_finaladdr_mask_T_29 = eq(UInt<1>("h0"), next_reg_successLevel_2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                    node next_reg_finaladdr_mask_5 = mux(_next_reg_finaladdr_mask_T_29, UInt<1>("h0"), _next_reg_finaladdr_mask_T_28) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                    node _next_reg_finaladdr_T_28 = and(_next_reg_T_167, next_reg_finaladdr_mask_5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 366:26]
                    node _next_reg_finaladdr_T_29 = or(_next_reg_finaladdr_T_27, _next_reg_finaladdr_T_28) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 366:18]
                    next_reg_finaladdr_2 <= _next_reg_finaladdr_T_29 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:23]
                else :
                  next_reg_success_2 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 371:24]
                  next_reg_finaladdr_2 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 372:24]
              else :
                next_reg_success_2 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 376:22]
                next_reg_finaladdr_2 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 377:22]
            else :
              next_reg_success_2 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 382:20]
              next_reg_finaladdr_2 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 383:20]
            when next_reg_success_2 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 68:23]
              mem.read.addr <= next_reg_finaladdr_2 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 69:25]
            else :
              exceptionVec[13] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
              raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
          else :
            mem.read.addr <= _next_reg_T_167 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 74:23]
          mem.read.memWidth <= UInt<6>("h20") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 76:25]
          node _next_reg_T_220 = dshr(mem.read.data, next_reg_rOff_2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 77:22]
          node _next_reg_T_221 = and(_next_reg_T_220, next_reg_rMask_2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 77:31]
          node _next_reg_T_222 = bits(_next_reg_T_221, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 310:66]
          node next_reg_signBit_2 = bits(_next_reg_T_222, 31, 31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
          node _next_reg_T_223 = bits(next_reg_signBit_2, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
          node _next_reg_T_224 = mux(_next_reg_T_223, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
          node _next_reg_T_225 = cat(_next_reg_T_224, _next_reg_T_222) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
          next.reg[rd] <= _next_reg_T_225 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 310:22]
        else :
          node _mem_read_addr_T_4 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 312:39]
          node _mem_read_addr_T_5 = tail(_mem_read_addr_T_4, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 312:39]
          mem.read.addr <= _mem_read_addr_T_5 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 312:23]
          exceptionVec[4] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
      node _T_432 = and(inst, UInt<15>("h707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_433 = eq(UInt<15>("h4003"), _T_432) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_433 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 316:21]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_13 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_13 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_434 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_29 = bits(_T_434, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_29 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_435 = bits(_T_434, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_29 = bits(_T_435, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_29 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_436 = bits(_T_435, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_26 = bits(_T_436, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_26 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_437 = bits(_T_436, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_437 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_22 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_75 = bits(imm_signBit_22, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_76 = mux(_imm_T_75, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_77 = cat(_imm_T_76, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_77 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        node _T_438 = bits(rs2, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:25]
        node _T_439 = eq(_T_438, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:29]
        node _T_440 = bits(rs2, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:25]
        node _T_441 = eq(_T_440, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:32]
        node _T_442 = bits(rs2, 2, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:25]
        node _T_443 = eq(_T_442, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:32]
        node _T_444 = eq(UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_445 = mux(_T_444, _T_439, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_446 = eq(UInt<2>("h2"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_447 = mux(_T_446, _T_441, _T_445) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_448 = eq(UInt<2>("h3"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_449 = mux(_T_448, _T_443, _T_447) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_450 = eq(_T_449, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 107:10]
        when _T_450 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 107:36]
          exceptionVec[4] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
        node _next_reg_T_226 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 316:118]
        node _next_reg_T_227 = tail(_next_reg_T_226, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 316:118]
        node _next_reg_rOff_T_3 = bits(_next_reg_T_227, 2, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 58:31]
        node next_reg_rOff_3 = shl(_next_reg_rOff_T_3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 58:51]
        node _next_reg_rMask_T_21 = eq(UInt<4>("h8"), UInt<4>("h8")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_22 = mux(_next_reg_rMask_T_21, UInt<64>("hff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_23 = eq(UInt<5>("h10"), UInt<4>("h8")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_24 = mux(_next_reg_rMask_T_23, UInt<64>("hffff"), _next_reg_rMask_T_22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_25 = eq(UInt<6>("h20"), UInt<4>("h8")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_26 = mux(_next_reg_rMask_T_25, UInt<64>("hffffffff"), _next_reg_rMask_T_24) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_27 = eq(UInt<7>("h40"), UInt<4>("h8")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node next_reg_rMask_3 = mux(_next_reg_rMask_T_27, UInt<64>("hffffffffffffffff"), _next_reg_rMask_T_26) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        wire next_reg_mstatusStruct_3 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        wire _next_reg_mstatusStruct_WIRE_3 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        _next_reg_mstatusStruct_WIRE_3 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_78 = bits(_next_reg_mstatusStruct_WIRE_3, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_3.pad4 <= _next_reg_mstatusStruct_T_78 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_79 = bits(_next_reg_mstatusStruct_WIRE_3, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_3.sie <= _next_reg_mstatusStruct_T_79 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_80 = bits(_next_reg_mstatusStruct_WIRE_3, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_3.pad3 <= _next_reg_mstatusStruct_T_80 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_81 = bits(_next_reg_mstatusStruct_WIRE_3, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_3.mie <= _next_reg_mstatusStruct_T_81 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_82 = bits(_next_reg_mstatusStruct_WIRE_3, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_3.pad2 <= _next_reg_mstatusStruct_T_82 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_83 = bits(_next_reg_mstatusStruct_WIRE_3, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_3.spie <= _next_reg_mstatusStruct_T_83 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_84 = bits(_next_reg_mstatusStruct_WIRE_3, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_3.ube <= _next_reg_mstatusStruct_T_84 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_85 = bits(_next_reg_mstatusStruct_WIRE_3, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_3.mpie <= _next_reg_mstatusStruct_T_85 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_86 = bits(_next_reg_mstatusStruct_WIRE_3, 8, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_3.spp <= _next_reg_mstatusStruct_T_86 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_87 = bits(_next_reg_mstatusStruct_WIRE_3, 10, 9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_3.vs <= _next_reg_mstatusStruct_T_87 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_88 = bits(_next_reg_mstatusStruct_WIRE_3, 12, 11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_3.mpp <= _next_reg_mstatusStruct_T_88 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_89 = bits(_next_reg_mstatusStruct_WIRE_3, 14, 13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_3.fs <= _next_reg_mstatusStruct_T_89 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_90 = bits(_next_reg_mstatusStruct_WIRE_3, 16, 15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_3.xs <= _next_reg_mstatusStruct_T_90 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_91 = bits(_next_reg_mstatusStruct_WIRE_3, 17, 17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_3.mprv <= _next_reg_mstatusStruct_T_91 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_92 = bits(_next_reg_mstatusStruct_WIRE_3, 18, 18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_3.sum <= _next_reg_mstatusStruct_T_92 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_93 = bits(_next_reg_mstatusStruct_WIRE_3, 19, 19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_3.mxr <= _next_reg_mstatusStruct_T_93 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_94 = bits(_next_reg_mstatusStruct_WIRE_3, 20, 20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_3.tvm <= _next_reg_mstatusStruct_T_94 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_95 = bits(_next_reg_mstatusStruct_WIRE_3, 21, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_3.tw <= _next_reg_mstatusStruct_T_95 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_96 = bits(_next_reg_mstatusStruct_WIRE_3, 22, 22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_3.tsr <= _next_reg_mstatusStruct_T_96 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_97 = bits(_next_reg_mstatusStruct_WIRE_3, 31, 23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_3.pad0 <= _next_reg_mstatusStruct_T_97 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_98 = bits(_next_reg_mstatusStruct_WIRE_3, 33, 32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_3.uxl <= _next_reg_mstatusStruct_T_98 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_99 = bits(_next_reg_mstatusStruct_WIRE_3, 35, 34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_3.sxl <= _next_reg_mstatusStruct_T_99 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_100 = bits(_next_reg_mstatusStruct_WIRE_3, 36, 36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_3.sbe <= _next_reg_mstatusStruct_T_100 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_101 = bits(_next_reg_mstatusStruct_WIRE_3, 37, 37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_3.mbe <= _next_reg_mstatusStruct_T_101 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_102 = bits(_next_reg_mstatusStruct_WIRE_3, 62, 38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_3.pad1 <= _next_reg_mstatusStruct_T_102 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_103 = bits(_next_reg_mstatusStruct_WIRE_3, 63, 63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_3.sd <= _next_reg_mstatusStruct_T_103 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_pv_T_3 = bits(next_reg_mstatusStruct_3.mprv, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 61:50]
        node next_reg_pv_3 = mux(_next_reg_pv_T_3, next_reg_mstatusStruct_3.mpp, now.internal.privilegeMode) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 61:30]
        wire _next_reg_vmEnable_WIRE_6 : { mode : UInt<4>, asid : UInt<16>, ppn : UInt<44>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
        wire _next_reg_vmEnable_WIRE_7 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
        _next_reg_vmEnable_WIRE_7 <= now.csr.satp @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
        node _next_reg_vmEnable_T_15 = bits(_next_reg_vmEnable_WIRE_7, 43, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
        _next_reg_vmEnable_WIRE_6.ppn <= _next_reg_vmEnable_T_15 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
        node _next_reg_vmEnable_T_16 = bits(_next_reg_vmEnable_WIRE_7, 59, 44) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
        _next_reg_vmEnable_WIRE_6.asid <= _next_reg_vmEnable_T_16 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
        node _next_reg_vmEnable_T_17 = bits(_next_reg_vmEnable_WIRE_7, 63, 60) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
        _next_reg_vmEnable_WIRE_6.mode <= _next_reg_vmEnable_T_17 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
        node _next_reg_vmEnable_T_18 = eq(_next_reg_vmEnable_WIRE_6.mode, UInt<4>("h8")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:70]
        node _next_reg_vmEnable_T_19 = lt(next_reg_pv_3, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:85]
        node next_reg_vmEnable_3 = and(_next_reg_vmEnable_T_18, _next_reg_vmEnable_T_19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:78]
        mem.read.valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 63:22]
        when next_reg_vmEnable_3 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 64:22]
          wire next_reg_success_3 : UInt<1> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 260:28]
          wire next_reg_finaladdr_3 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 261:28]
          wire next_reg_flag_3 : UInt<1> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 247:20]
          next_reg_flag_3 <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 253:10]
          when next_reg_flag_3 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 262:30]
            wire next_reg_LevelVec_3 : { valid : UInt<1>, success : UInt<1>, addr : UInt<64>, pte : UInt<64>}[3] @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 265:26]
            wire next_reg_SatpNow_3 : { mode : UInt<4>, asid : UInt<16>, ppn : UInt<44>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            wire _next_reg_SatpNow_WIRE_3 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            _next_reg_SatpNow_WIRE_3 <= now.csr.satp @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            node _next_reg_SatpNow_T_9 = bits(_next_reg_SatpNow_WIRE_3, 43, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            next_reg_SatpNow_3.ppn <= _next_reg_SatpNow_T_9 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            node _next_reg_SatpNow_T_10 = bits(_next_reg_SatpNow_WIRE_3, 59, 44) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            next_reg_SatpNow_3.asid <= _next_reg_SatpNow_T_10 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            node _next_reg_SatpNow_T_11 = bits(_next_reg_SatpNow_WIRE_3, 63, 60) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            next_reg_SatpNow_3.mode <= _next_reg_SatpNow_T_11 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            next_reg_LevelVec_3[2].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 267:25]
            node _next_reg_LevelVec_2_addr_T_12 = bits(_next_reg_T_227, 38, 30) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:67]
            node _next_reg_LevelVec_2_addr_T_13 = cat(next_reg_SatpNow_3.ppn, _next_reg_LevelVec_2_addr_T_12) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:49]
            node _next_reg_LevelVec_2_addr_T_14 = cat(UInt<8>("h0"), _next_reg_LevelVec_2_addr_T_13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:35]
            node _next_reg_LevelVec_2_addr_T_15 = cat(_next_reg_LevelVec_2_addr_T_14, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:31]
            next_reg_LevelVec_3[2].addr <= _next_reg_LevelVec_2_addr_T_15 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:25]
            when next_reg_LevelVec_3[2].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 271:41]
              tlb.Anotherread[0].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
              tlb.Anotherread[0].addr <= next_reg_LevelVec_3[2].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
              tlb.Anotherread[0].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
              wire next_reg_PTE_9 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire _next_reg_PTE_WIRE_9 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              _next_reg_PTE_WIRE_9 <= tlb.Anotherread[0].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_36 = bits(_next_reg_PTE_WIRE_9, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_9.flag <= _next_reg_PTE_T_36 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_37 = bits(_next_reg_PTE_WIRE_9, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_9.rsw <= _next_reg_PTE_T_37 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_38 = bits(_next_reg_PTE_WIRE_9, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_9.ppn <= _next_reg_PTE_T_38 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_39 = bits(_next_reg_PTE_WIRE_9, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_9.reserved <= _next_reg_PTE_T_39 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire next_reg_PTEFlag_9 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              wire _next_reg_PTEFlag_WIRE_9 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              _next_reg_PTEFlag_WIRE_9 <= next_reg_PTE_9.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_72 = bits(_next_reg_PTEFlag_WIRE_9, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_9.v <= _next_reg_PTEFlag_T_72 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_73 = bits(_next_reg_PTEFlag_WIRE_9, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_9.r <= _next_reg_PTEFlag_T_73 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_74 = bits(_next_reg_PTEFlag_WIRE_9, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_9.w <= _next_reg_PTEFlag_T_74 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_75 = bits(_next_reg_PTEFlag_WIRE_9, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_9.x <= _next_reg_PTEFlag_T_75 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_76 = bits(_next_reg_PTEFlag_WIRE_9, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_9.u <= _next_reg_PTEFlag_T_76 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_77 = bits(_next_reg_PTEFlag_WIRE_9, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_9.g <= _next_reg_PTEFlag_T_77 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_78 = bits(_next_reg_PTEFlag_WIRE_9, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_9.a <= _next_reg_PTEFlag_T_78 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_79 = bits(_next_reg_PTEFlag_WIRE_9, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_9.d <= _next_reg_PTEFlag_T_79 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_T_228 = eq(next_reg_PTEFlag_9.v, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:16]
              node _next_reg_T_229 = eq(next_reg_PTEFlag_9.r, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:31]
              node _next_reg_T_230 = and(_next_reg_T_229, next_reg_PTEFlag_9.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:42]
              node _next_reg_T_231 = or(_next_reg_T_228, _next_reg_T_230) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:27]
              when _next_reg_T_231 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:57]
                next_reg_LevelVec_3[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 281:45]
                next_reg_LevelVec_3[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 282:45]
                next_reg_LevelVec_3[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 284:41]
                next_reg_LevelVec_3[2].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 285:41]
              else :
                node _next_reg_T_232 = or(next_reg_PTEFlag_9.r, next_reg_PTEFlag_9.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:28]
                when _next_reg_T_232 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:42]
                  next_reg_LevelVec_3[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 291:47]
                  next_reg_LevelVec_3[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 292:47]
                  next_reg_LevelVec_3[2].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 294:43]
                  node next_reg_LevelVec_2_pte_lo_3 = cat(next_reg_PTE_9.rsw, next_reg_PTE_9.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node next_reg_LevelVec_2_pte_hi_3 = cat(next_reg_PTE_9.reserved, next_reg_PTE_9.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node _next_reg_LevelVec_2_pte_T_3 = cat(next_reg_LevelVec_2_pte_hi_3, next_reg_LevelVec_2_pte_lo_3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  next_reg_LevelVec_3[2].pte <= _next_reg_LevelVec_2_pte_T_3 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:43]
                else :
                  next_reg_LevelVec_3[1].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 299:47]
                  node _next_reg_LevelVec_1_addr_T_12 = bits(_next_reg_T_227, 29, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:86]
                  node _next_reg_LevelVec_1_addr_T_13 = cat(next_reg_PTE_9.ppn, _next_reg_LevelVec_1_addr_T_12) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:72]
                  node _next_reg_LevelVec_1_addr_T_14 = cat(UInt<8>("h0"), _next_reg_LevelVec_1_addr_T_13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:58]
                  node _next_reg_LevelVec_1_addr_T_15 = cat(_next_reg_LevelVec_1_addr_T_14, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:54]
                  next_reg_LevelVec_3[1].addr <= _next_reg_LevelVec_1_addr_T_15 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:48]
                  next_reg_LevelVec_3[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 308:43]
                  next_reg_LevelVec_3[2].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 309:43]
            else :
              next_reg_LevelVec_3[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 316:43]
              next_reg_LevelVec_3[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 317:43]
              next_reg_LevelVec_3[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 319:39]
              next_reg_LevelVec_3[2].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 320:39]
            when next_reg_LevelVec_3[1].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 271:41]
              tlb.Anotherread[1].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
              tlb.Anotherread[1].addr <= next_reg_LevelVec_3[1].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
              tlb.Anotherread[1].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
              wire next_reg_PTE_10 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire _next_reg_PTE_WIRE_10 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              _next_reg_PTE_WIRE_10 <= tlb.Anotherread[1].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_40 = bits(_next_reg_PTE_WIRE_10, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_10.flag <= _next_reg_PTE_T_40 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_41 = bits(_next_reg_PTE_WIRE_10, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_10.rsw <= _next_reg_PTE_T_41 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_42 = bits(_next_reg_PTE_WIRE_10, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_10.ppn <= _next_reg_PTE_T_42 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_43 = bits(_next_reg_PTE_WIRE_10, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_10.reserved <= _next_reg_PTE_T_43 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire next_reg_PTEFlag_10 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              wire _next_reg_PTEFlag_WIRE_10 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              _next_reg_PTEFlag_WIRE_10 <= next_reg_PTE_10.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_80 = bits(_next_reg_PTEFlag_WIRE_10, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_10.v <= _next_reg_PTEFlag_T_80 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_81 = bits(_next_reg_PTEFlag_WIRE_10, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_10.r <= _next_reg_PTEFlag_T_81 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_82 = bits(_next_reg_PTEFlag_WIRE_10, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_10.w <= _next_reg_PTEFlag_T_82 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_83 = bits(_next_reg_PTEFlag_WIRE_10, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_10.x <= _next_reg_PTEFlag_T_83 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_84 = bits(_next_reg_PTEFlag_WIRE_10, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_10.u <= _next_reg_PTEFlag_T_84 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_85 = bits(_next_reg_PTEFlag_WIRE_10, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_10.g <= _next_reg_PTEFlag_T_85 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_86 = bits(_next_reg_PTEFlag_WIRE_10, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_10.a <= _next_reg_PTEFlag_T_86 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_87 = bits(_next_reg_PTEFlag_WIRE_10, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_10.d <= _next_reg_PTEFlag_T_87 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_T_233 = eq(next_reg_PTEFlag_10.v, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:16]
              node _next_reg_T_234 = eq(next_reg_PTEFlag_10.r, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:31]
              node _next_reg_T_235 = and(_next_reg_T_234, next_reg_PTEFlag_10.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:42]
              node _next_reg_T_236 = or(_next_reg_T_233, _next_reg_T_235) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:27]
              when _next_reg_T_236 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:57]
                next_reg_LevelVec_3[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 281:45]
                next_reg_LevelVec_3[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 282:45]
                next_reg_LevelVec_3[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 284:41]
                next_reg_LevelVec_3[1].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 285:41]
              else :
                node _next_reg_T_237 = or(next_reg_PTEFlag_10.r, next_reg_PTEFlag_10.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:28]
                when _next_reg_T_237 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:42]
                  next_reg_LevelVec_3[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 291:47]
                  next_reg_LevelVec_3[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 292:47]
                  next_reg_LevelVec_3[1].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 294:43]
                  node next_reg_LevelVec_1_pte_lo_3 = cat(next_reg_PTE_10.rsw, next_reg_PTE_10.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node next_reg_LevelVec_1_pte_hi_3 = cat(next_reg_PTE_10.reserved, next_reg_PTE_10.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node _next_reg_LevelVec_1_pte_T_3 = cat(next_reg_LevelVec_1_pte_hi_3, next_reg_LevelVec_1_pte_lo_3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  next_reg_LevelVec_3[1].pte <= _next_reg_LevelVec_1_pte_T_3 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:43]
                else :
                  next_reg_LevelVec_3[0].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 299:47]
                  node _next_reg_LevelVec_0_addr_T_12 = bits(_next_reg_T_227, 20, 12) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:86]
                  node _next_reg_LevelVec_0_addr_T_13 = cat(next_reg_PTE_10.ppn, _next_reg_LevelVec_0_addr_T_12) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:72]
                  node _next_reg_LevelVec_0_addr_T_14 = cat(UInt<8>("h0"), _next_reg_LevelVec_0_addr_T_13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:58]
                  node _next_reg_LevelVec_0_addr_T_15 = cat(_next_reg_LevelVec_0_addr_T_14, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:54]
                  next_reg_LevelVec_3[0].addr <= _next_reg_LevelVec_0_addr_T_15 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:48]
                  next_reg_LevelVec_3[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 308:43]
                  next_reg_LevelVec_3[1].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 309:43]
            else :
              next_reg_LevelVec_3[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 316:43]
              next_reg_LevelVec_3[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 317:43]
              next_reg_LevelVec_3[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 319:39]
              next_reg_LevelVec_3[1].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 320:39]
            when next_reg_LevelVec_3[0].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 271:41]
              tlb.Anotherread[2].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
              tlb.Anotherread[2].addr <= next_reg_LevelVec_3[0].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
              tlb.Anotherread[2].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
              wire next_reg_PTE_11 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire _next_reg_PTE_WIRE_11 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              _next_reg_PTE_WIRE_11 <= tlb.Anotherread[2].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_44 = bits(_next_reg_PTE_WIRE_11, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_11.flag <= _next_reg_PTE_T_44 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_45 = bits(_next_reg_PTE_WIRE_11, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_11.rsw <= _next_reg_PTE_T_45 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_46 = bits(_next_reg_PTE_WIRE_11, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_11.ppn <= _next_reg_PTE_T_46 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_47 = bits(_next_reg_PTE_WIRE_11, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_11.reserved <= _next_reg_PTE_T_47 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire next_reg_PTEFlag_11 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              wire _next_reg_PTEFlag_WIRE_11 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              _next_reg_PTEFlag_WIRE_11 <= next_reg_PTE_11.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_88 = bits(_next_reg_PTEFlag_WIRE_11, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_11.v <= _next_reg_PTEFlag_T_88 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_89 = bits(_next_reg_PTEFlag_WIRE_11, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_11.r <= _next_reg_PTEFlag_T_89 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_90 = bits(_next_reg_PTEFlag_WIRE_11, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_11.w <= _next_reg_PTEFlag_T_90 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_91 = bits(_next_reg_PTEFlag_WIRE_11, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_11.x <= _next_reg_PTEFlag_T_91 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_92 = bits(_next_reg_PTEFlag_WIRE_11, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_11.u <= _next_reg_PTEFlag_T_92 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_93 = bits(_next_reg_PTEFlag_WIRE_11, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_11.g <= _next_reg_PTEFlag_T_93 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_94 = bits(_next_reg_PTEFlag_WIRE_11, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_11.a <= _next_reg_PTEFlag_T_94 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_95 = bits(_next_reg_PTEFlag_WIRE_11, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_11.d <= _next_reg_PTEFlag_T_95 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_T_238 = eq(next_reg_PTEFlag_11.v, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:16]
              node _next_reg_T_239 = eq(next_reg_PTEFlag_11.r, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:31]
              node _next_reg_T_240 = and(_next_reg_T_239, next_reg_PTEFlag_11.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:42]
              node _next_reg_T_241 = or(_next_reg_T_238, _next_reg_T_240) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:27]
              when _next_reg_T_241 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:57]
                next_reg_LevelVec_3[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 284:41]
                next_reg_LevelVec_3[0].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 285:41]
              else :
                node _next_reg_T_242 = or(next_reg_PTEFlag_11.r, next_reg_PTEFlag_11.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:28]
                when _next_reg_T_242 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:42]
                  next_reg_LevelVec_3[0].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 294:43]
                  node next_reg_LevelVec_0_pte_lo_3 = cat(next_reg_PTE_11.rsw, next_reg_PTE_11.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node next_reg_LevelVec_0_pte_hi_3 = cat(next_reg_PTE_11.reserved, next_reg_PTE_11.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node _next_reg_LevelVec_0_pte_T_3 = cat(next_reg_LevelVec_0_pte_hi_3, next_reg_LevelVec_0_pte_lo_3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  next_reg_LevelVec_3[0].pte <= _next_reg_LevelVec_0_pte_T_3 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:43]
                else :
                  next_reg_LevelVec_3[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 308:43]
                  next_reg_LevelVec_3[0].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 309:43]
            else :
              next_reg_LevelVec_3[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 319:39]
              next_reg_LevelVec_3[0].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 320:39]
            node _next_reg_successLevel_T_21 = cat(next_reg_LevelVec_3[2].success, next_reg_LevelVec_3[1].success) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 334:43]
            node _next_reg_successLevel_T_22 = cat(_next_reg_successLevel_T_21, next_reg_LevelVec_3[0].success) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 334:39]
            node _next_reg_successLevel_T_23 = eq(UInt<3>("h4"), _next_reg_successLevel_T_22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node _next_reg_successLevel_T_24 = mux(_next_reg_successLevel_T_23, UInt<2>("h2"), UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node _next_reg_successLevel_T_25 = eq(UInt<2>("h2"), _next_reg_successLevel_T_22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node _next_reg_successLevel_T_26 = mux(_next_reg_successLevel_T_25, UInt<1>("h1"), _next_reg_successLevel_T_24) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node _next_reg_successLevel_T_27 = eq(UInt<1>("h1"), _next_reg_successLevel_T_22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node next_reg_successLevel_3 = mux(_next_reg_successLevel_T_27, UInt<1>("h0"), _next_reg_successLevel_T_26) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node _next_reg_T_243 = eq(next_reg_successLevel_3, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 335:27]
            node _next_reg_T_244 = not(_next_reg_T_243) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 335:12]
            when _next_reg_T_244 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 335:37]
              wire _next_reg_WIRE_24 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              wire _next_reg_WIRE_25 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              _next_reg_WIRE_25 <= next_reg_LevelVec_3[next_reg_successLevel_3].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              node _next_reg_T_245 = bits(_next_reg_WIRE_25, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              _next_reg_WIRE_24.flag <= _next_reg_T_245 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              node _next_reg_T_246 = bits(_next_reg_WIRE_25, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              _next_reg_WIRE_24.rsw <= _next_reg_T_246 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              node _next_reg_T_247 = bits(_next_reg_WIRE_25, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              _next_reg_WIRE_24.ppn <= _next_reg_T_247 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              node _next_reg_T_248 = bits(_next_reg_WIRE_25, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              _next_reg_WIRE_24.reserved <= _next_reg_T_248 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              wire _next_reg_WIRE_26 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              wire _next_reg_WIRE_27 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _next_reg_WIRE_27 <= _next_reg_WIRE_24.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _next_reg_T_249 = bits(_next_reg_WIRE_27, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _next_reg_WIRE_26.v <= _next_reg_T_249 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _next_reg_T_250 = bits(_next_reg_WIRE_27, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _next_reg_WIRE_26.r <= _next_reg_T_250 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _next_reg_T_251 = bits(_next_reg_WIRE_27, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _next_reg_WIRE_26.w <= _next_reg_T_251 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _next_reg_T_252 = bits(_next_reg_WIRE_27, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _next_reg_WIRE_26.x <= _next_reg_T_252 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _next_reg_T_253 = bits(_next_reg_WIRE_27, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _next_reg_WIRE_26.u <= _next_reg_T_253 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _next_reg_T_254 = bits(_next_reg_WIRE_27, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _next_reg_WIRE_26.g <= _next_reg_T_254 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _next_reg_T_255 = bits(_next_reg_WIRE_27, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _next_reg_WIRE_26.a <= _next_reg_T_255 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _next_reg_T_256 = bits(_next_reg_WIRE_27, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _next_reg_WIRE_26.d <= _next_reg_T_256 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              wire _next_reg_mstatus_mxr_WIRE_6 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              wire _next_reg_mstatus_mxr_WIRE_7 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_7 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_78 = bits(_next_reg_mstatus_mxr_WIRE_7, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_6.pad4 <= _next_reg_mstatus_mxr_T_78 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_79 = bits(_next_reg_mstatus_mxr_WIRE_7, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_6.sie <= _next_reg_mstatus_mxr_T_79 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_80 = bits(_next_reg_mstatus_mxr_WIRE_7, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_6.pad3 <= _next_reg_mstatus_mxr_T_80 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_81 = bits(_next_reg_mstatus_mxr_WIRE_7, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_6.mie <= _next_reg_mstatus_mxr_T_81 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_82 = bits(_next_reg_mstatus_mxr_WIRE_7, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_6.pad2 <= _next_reg_mstatus_mxr_T_82 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_83 = bits(_next_reg_mstatus_mxr_WIRE_7, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_6.spie <= _next_reg_mstatus_mxr_T_83 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_84 = bits(_next_reg_mstatus_mxr_WIRE_7, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_6.ube <= _next_reg_mstatus_mxr_T_84 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_85 = bits(_next_reg_mstatus_mxr_WIRE_7, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_6.mpie <= _next_reg_mstatus_mxr_T_85 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_86 = bits(_next_reg_mstatus_mxr_WIRE_7, 8, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_6.spp <= _next_reg_mstatus_mxr_T_86 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_87 = bits(_next_reg_mstatus_mxr_WIRE_7, 10, 9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_6.vs <= _next_reg_mstatus_mxr_T_87 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_88 = bits(_next_reg_mstatus_mxr_WIRE_7, 12, 11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_6.mpp <= _next_reg_mstatus_mxr_T_88 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_89 = bits(_next_reg_mstatus_mxr_WIRE_7, 14, 13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_6.fs <= _next_reg_mstatus_mxr_T_89 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_90 = bits(_next_reg_mstatus_mxr_WIRE_7, 16, 15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_6.xs <= _next_reg_mstatus_mxr_T_90 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_91 = bits(_next_reg_mstatus_mxr_WIRE_7, 17, 17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_6.mprv <= _next_reg_mstatus_mxr_T_91 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_92 = bits(_next_reg_mstatus_mxr_WIRE_7, 18, 18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_6.sum <= _next_reg_mstatus_mxr_T_92 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_93 = bits(_next_reg_mstatus_mxr_WIRE_7, 19, 19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_6.mxr <= _next_reg_mstatus_mxr_T_93 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_94 = bits(_next_reg_mstatus_mxr_WIRE_7, 20, 20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_6.tvm <= _next_reg_mstatus_mxr_T_94 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_95 = bits(_next_reg_mstatus_mxr_WIRE_7, 21, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_6.tw <= _next_reg_mstatus_mxr_T_95 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_96 = bits(_next_reg_mstatus_mxr_WIRE_7, 22, 22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_6.tsr <= _next_reg_mstatus_mxr_T_96 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_97 = bits(_next_reg_mstatus_mxr_WIRE_7, 31, 23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_6.pad0 <= _next_reg_mstatus_mxr_T_97 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_98 = bits(_next_reg_mstatus_mxr_WIRE_7, 33, 32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_6.uxl <= _next_reg_mstatus_mxr_T_98 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_99 = bits(_next_reg_mstatus_mxr_WIRE_7, 35, 34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_6.sxl <= _next_reg_mstatus_mxr_T_99 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_100 = bits(_next_reg_mstatus_mxr_WIRE_7, 36, 36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_6.sbe <= _next_reg_mstatus_mxr_T_100 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_101 = bits(_next_reg_mstatus_mxr_WIRE_7, 37, 37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_6.mbe <= _next_reg_mstatus_mxr_T_101 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_102 = bits(_next_reg_mstatus_mxr_WIRE_7, 62, 38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_6.pad1 <= _next_reg_mstatus_mxr_T_102 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_103 = bits(_next_reg_mstatus_mxr_WIRE_7, 63, 63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_6.sd <= _next_reg_mstatus_mxr_T_103 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node next_reg_mstatus_mxr_3 = bits(_next_reg_mstatus_mxr_WIRE_6.mxr, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:73]
              wire _next_reg_mstatus_sum_WIRE_6 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              wire _next_reg_mstatus_sum_WIRE_7 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_7 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_78 = bits(_next_reg_mstatus_sum_WIRE_7, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_6.pad4 <= _next_reg_mstatus_sum_T_78 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_79 = bits(_next_reg_mstatus_sum_WIRE_7, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_6.sie <= _next_reg_mstatus_sum_T_79 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_80 = bits(_next_reg_mstatus_sum_WIRE_7, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_6.pad3 <= _next_reg_mstatus_sum_T_80 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_81 = bits(_next_reg_mstatus_sum_WIRE_7, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_6.mie <= _next_reg_mstatus_sum_T_81 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_82 = bits(_next_reg_mstatus_sum_WIRE_7, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_6.pad2 <= _next_reg_mstatus_sum_T_82 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_83 = bits(_next_reg_mstatus_sum_WIRE_7, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_6.spie <= _next_reg_mstatus_sum_T_83 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_84 = bits(_next_reg_mstatus_sum_WIRE_7, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_6.ube <= _next_reg_mstatus_sum_T_84 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_85 = bits(_next_reg_mstatus_sum_WIRE_7, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_6.mpie <= _next_reg_mstatus_sum_T_85 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_86 = bits(_next_reg_mstatus_sum_WIRE_7, 8, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_6.spp <= _next_reg_mstatus_sum_T_86 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_87 = bits(_next_reg_mstatus_sum_WIRE_7, 10, 9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_6.vs <= _next_reg_mstatus_sum_T_87 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_88 = bits(_next_reg_mstatus_sum_WIRE_7, 12, 11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_6.mpp <= _next_reg_mstatus_sum_T_88 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_89 = bits(_next_reg_mstatus_sum_WIRE_7, 14, 13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_6.fs <= _next_reg_mstatus_sum_T_89 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_90 = bits(_next_reg_mstatus_sum_WIRE_7, 16, 15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_6.xs <= _next_reg_mstatus_sum_T_90 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_91 = bits(_next_reg_mstatus_sum_WIRE_7, 17, 17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_6.mprv <= _next_reg_mstatus_sum_T_91 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_92 = bits(_next_reg_mstatus_sum_WIRE_7, 18, 18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_6.sum <= _next_reg_mstatus_sum_T_92 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_93 = bits(_next_reg_mstatus_sum_WIRE_7, 19, 19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_6.mxr <= _next_reg_mstatus_sum_T_93 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_94 = bits(_next_reg_mstatus_sum_WIRE_7, 20, 20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_6.tvm <= _next_reg_mstatus_sum_T_94 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_95 = bits(_next_reg_mstatus_sum_WIRE_7, 21, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_6.tw <= _next_reg_mstatus_sum_T_95 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_96 = bits(_next_reg_mstatus_sum_WIRE_7, 22, 22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_6.tsr <= _next_reg_mstatus_sum_T_96 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_97 = bits(_next_reg_mstatus_sum_WIRE_7, 31, 23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_6.pad0 <= _next_reg_mstatus_sum_T_97 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_98 = bits(_next_reg_mstatus_sum_WIRE_7, 33, 32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_6.uxl <= _next_reg_mstatus_sum_T_98 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_99 = bits(_next_reg_mstatus_sum_WIRE_7, 35, 34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_6.sxl <= _next_reg_mstatus_sum_T_99 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_100 = bits(_next_reg_mstatus_sum_WIRE_7, 36, 36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_6.sbe <= _next_reg_mstatus_sum_T_100 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_101 = bits(_next_reg_mstatus_sum_WIRE_7, 37, 37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_6.mbe <= _next_reg_mstatus_sum_T_101 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_102 = bits(_next_reg_mstatus_sum_WIRE_7, 62, 38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_6.pad1 <= _next_reg_mstatus_sum_T_102 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_103 = bits(_next_reg_mstatus_sum_WIRE_7, 63, 63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_6.sd <= _next_reg_mstatus_sum_T_103 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node next_reg_mstatus_sum_3 = bits(_next_reg_mstatus_sum_WIRE_6.sum, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:73]
              node _next_reg_permCheck_T_33 = eq(next_reg_pv_3, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:32]
              node _next_reg_permCheck_T_34 = eq(_next_reg_WIRE_26.u, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:45]
              node _next_reg_permCheck_T_35 = and(_next_reg_permCheck_T_33, _next_reg_permCheck_T_34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:42]
              node _next_reg_permCheck_T_36 = eq(_next_reg_permCheck_T_35, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:21]
              node _next_reg_permCheck_T_37 = and(_next_reg_WIRE_26.v, _next_reg_permCheck_T_36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:18]
              node _next_reg_permCheck_T_38 = eq(next_reg_pv_3, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:72]
              node _next_reg_permCheck_T_39 = and(_next_reg_permCheck_T_38, _next_reg_WIRE_26.u) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:82]
              node _next_reg_permCheck_T_40 = eq(next_reg_mstatus_sum_3, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:100]
              node _next_reg_permCheck_T_41 = or(_next_reg_permCheck_T_40, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:113]
              node _next_reg_permCheck_T_42 = and(_next_reg_permCheck_T_39, _next_reg_permCheck_T_41) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:96]
              node _next_reg_permCheck_T_43 = eq(_next_reg_permCheck_T_42, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:61]
              node next_reg_permCheck_3 = and(_next_reg_permCheck_T_37, _next_reg_permCheck_T_43) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:58]
              node next_reg_permExec_3 = and(next_reg_permCheck_3, _next_reg_WIRE_26.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 179:31]
              node _next_reg_permLoad_T_6 = and(next_reg_mstatus_mxr_3, _next_reg_WIRE_26.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 180:61]
              node _next_reg_permLoad_T_7 = or(_next_reg_WIRE_26.r, _next_reg_permLoad_T_6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 180:46]
              node next_reg_permLoad_3 = and(next_reg_permCheck_3, _next_reg_permLoad_T_7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 180:31]
              node next_reg_permStore_3 = and(next_reg_permCheck_3, _next_reg_WIRE_26.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 181:31]
              node _next_reg_T_257 = and(UInt<1>("h0"), next_reg_permExec_3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:15]
              node _next_reg_T_258 = eq(UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:32]
              node _next_reg_T_259 = eq(UInt<1>("h1"), UInt<1>("h1")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:71]
              node _next_reg_T_260 = and(next_reg_permLoad_3, _next_reg_T_259) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:56]
              node _next_reg_T_261 = eq(UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:111]
              node _next_reg_T_262 = and(next_reg_permStore_3, _next_reg_T_261) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:96]
              node _next_reg_T_263 = or(_next_reg_T_260, _next_reg_T_262) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:82]
              node _next_reg_T_264 = and(_next_reg_T_258, _next_reg_T_263) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:42]
              node _next_reg_T_265 = or(_next_reg_T_257, _next_reg_T_264) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:28]
              when _next_reg_T_265 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 346:11]
                wire _next_reg_WIRE_28 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                wire _next_reg_WIRE_29 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                _next_reg_WIRE_29 <= next_reg_LevelVec_3[next_reg_successLevel_3].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                node _next_reg_T_266 = bits(_next_reg_WIRE_29, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                _next_reg_WIRE_28.flag <= _next_reg_T_266 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                node _next_reg_T_267 = bits(_next_reg_WIRE_29, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                _next_reg_WIRE_28.rsw <= _next_reg_T_267 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                node _next_reg_T_268 = bits(_next_reg_WIRE_29, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                _next_reg_WIRE_28.ppn <= _next_reg_T_268 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                node _next_reg_T_269 = bits(_next_reg_WIRE_29, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                _next_reg_WIRE_28.reserved <= _next_reg_T_269 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                node _next_reg_mask_mask_T_15 = eq(UInt<2>("h2"), next_reg_successLevel_3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node _next_reg_mask_mask_T_16 = mux(_next_reg_mask_mask_T_15, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node _next_reg_mask_mask_T_17 = eq(UInt<1>("h1"), next_reg_successLevel_3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node _next_reg_mask_mask_T_18 = mux(_next_reg_mask_mask_T_17, UInt<9>("h1ff"), _next_reg_mask_mask_T_16) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node _next_reg_mask_mask_T_19 = eq(UInt<1>("h0"), next_reg_successLevel_3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node next_reg_mask_3 = mux(_next_reg_mask_mask_T_19, UInt<1>("h0"), _next_reg_mask_mask_T_18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node _next_reg_T_270 = and(next_reg_mask_3, _next_reg_WIRE_28.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 240:11]
                node _next_reg_T_271 = neq(_next_reg_T_270, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 240:18]
                when _next_reg_T_271 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:99]
                  next_reg_success_3 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 351:26]
                  next_reg_finaladdr_3 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 352:26]
                else :
                  node _next_reg_T_272 = eq(UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 357:30]
                  when _next_reg_T_272 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 357:41]
                    wire _next_reg_WIRE_30 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    wire _next_reg_WIRE_31 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    _next_reg_WIRE_31 <= next_reg_LevelVec_3[next_reg_successLevel_3].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    node _next_reg_T_273 = bits(_next_reg_WIRE_31, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    _next_reg_WIRE_30.flag <= _next_reg_T_273 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    node _next_reg_T_274 = bits(_next_reg_WIRE_31, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    _next_reg_WIRE_30.rsw <= _next_reg_T_274 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    node _next_reg_T_275 = bits(_next_reg_WIRE_31, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    _next_reg_WIRE_30.ppn <= _next_reg_T_275 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    node _next_reg_T_276 = bits(_next_reg_WIRE_31, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    _next_reg_WIRE_30.reserved <= _next_reg_T_276 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    wire next_reg_FlagPTE_3 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    wire _next_reg_FlagPTE_WIRE_3 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    _next_reg_FlagPTE_WIRE_3 <= _next_reg_WIRE_30.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _next_reg_FlagPTE_T_24 = bits(_next_reg_FlagPTE_WIRE_3, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    next_reg_FlagPTE_3.v <= _next_reg_FlagPTE_T_24 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _next_reg_FlagPTE_T_25 = bits(_next_reg_FlagPTE_WIRE_3, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    next_reg_FlagPTE_3.r <= _next_reg_FlagPTE_T_25 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _next_reg_FlagPTE_T_26 = bits(_next_reg_FlagPTE_WIRE_3, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    next_reg_FlagPTE_3.w <= _next_reg_FlagPTE_T_26 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _next_reg_FlagPTE_T_27 = bits(_next_reg_FlagPTE_WIRE_3, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    next_reg_FlagPTE_3.x <= _next_reg_FlagPTE_T_27 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _next_reg_FlagPTE_T_28 = bits(_next_reg_FlagPTE_WIRE_3, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    next_reg_FlagPTE_3.u <= _next_reg_FlagPTE_T_28 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _next_reg_FlagPTE_T_29 = bits(_next_reg_FlagPTE_WIRE_3, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    next_reg_FlagPTE_3.g <= _next_reg_FlagPTE_T_29 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _next_reg_FlagPTE_T_30 = bits(_next_reg_FlagPTE_WIRE_3, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    next_reg_FlagPTE_3.a <= _next_reg_FlagPTE_T_30 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _next_reg_FlagPTE_T_31 = bits(_next_reg_FlagPTE_WIRE_3, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    next_reg_FlagPTE_3.d <= _next_reg_FlagPTE_T_31 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    wire next_reg_FlagPTEnew_3 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    next_reg_FlagPTEnew_3.v <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    next_reg_FlagPTEnew_3.r <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    next_reg_FlagPTEnew_3.w <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    next_reg_FlagPTEnew_3.x <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    next_reg_FlagPTEnew_3.u <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    next_reg_FlagPTEnew_3.g <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    next_reg_FlagPTEnew_3.a <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    next_reg_FlagPTEnew_3.d <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    node _next_reg_T_277 = not(next_reg_FlagPTE_3.a) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:10]
                    node _next_reg_T_278 = not(next_reg_FlagPTE_3.d) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:23]
                    node _next_reg_T_279 = or(_next_reg_T_277, _next_reg_T_278) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:21]
                    when _next_reg_T_279 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:35]
                      next_reg_FlagPTEnew_3 <= next_reg_FlagPTE_3 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 198:20]
                      next_reg_FlagPTEnew_3.a <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 199:20]
                      next_reg_FlagPTEnew_3.d <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 200:20]
                      node next_reg_PTEnew_lo_lo_3 = cat(next_reg_FlagPTEnew_3.r, next_reg_FlagPTEnew_3.v) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node next_reg_PTEnew_lo_hi_3 = cat(next_reg_FlagPTEnew_3.x, next_reg_FlagPTEnew_3.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node next_reg_PTEnew_lo_6 = cat(next_reg_PTEnew_lo_hi_3, next_reg_PTEnew_lo_lo_3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node next_reg_PTEnew_hi_lo_3 = cat(next_reg_FlagPTEnew_3.g, next_reg_FlagPTEnew_3.u) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node next_reg_PTEnew_hi_hi_3 = cat(next_reg_FlagPTEnew_3.d, next_reg_FlagPTEnew_3.a) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node next_reg_PTEnew_hi_6 = cat(next_reg_PTEnew_hi_hi_3, next_reg_PTEnew_hi_lo_3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node _next_reg_PTEnew_T_3 = cat(next_reg_PTEnew_hi_6, next_reg_PTEnew_lo_6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node next_reg_PTEnew_lo_7 = cat(_next_reg_WIRE_30.rsw, _next_reg_PTEnew_T_3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:23]
                      node next_reg_PTEnew_hi_7 = cat(_next_reg_WIRE_30.reserved, _next_reg_WIRE_30.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:23]
                      node next_reg_PTEnew_3 = cat(next_reg_PTEnew_hi_7, next_reg_PTEnew_lo_7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:23]
                      tlb.Anotherwrite[0].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 159:38]
                      tlb.Anotherwrite[0].addr <= next_reg_LevelVec_3[next_reg_successLevel_3].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 160:38]
                      tlb.Anotherwrite[0].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 161:38]
                      tlb.Anotherwrite[0].data <= next_reg_PTEnew_3 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 162:38]
                  next_reg_success_3 <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 360:26]
                  wire _next_reg_finaladdr_WIRE_6 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  wire _next_reg_finaladdr_WIRE_7 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  _next_reg_finaladdr_WIRE_7 <= next_reg_LevelVec_3[next_reg_successLevel_3].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  node _next_reg_finaladdr_T_30 = bits(_next_reg_finaladdr_WIRE_7, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  _next_reg_finaladdr_WIRE_6.flag <= _next_reg_finaladdr_T_30 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  node _next_reg_finaladdr_T_31 = bits(_next_reg_finaladdr_WIRE_7, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  _next_reg_finaladdr_WIRE_6.rsw <= _next_reg_finaladdr_T_31 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  node _next_reg_finaladdr_T_32 = bits(_next_reg_finaladdr_WIRE_7, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  _next_reg_finaladdr_WIRE_6.ppn <= _next_reg_finaladdr_T_32 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  node _next_reg_finaladdr_T_33 = bits(_next_reg_finaladdr_WIRE_7, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  _next_reg_finaladdr_WIRE_6.reserved <= _next_reg_finaladdr_T_33 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  node _next_reg_finaladdr_T_34 = bits(_next_reg_T_227, 11, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:94]
                  node _next_reg_finaladdr_T_35 = cat(_next_reg_finaladdr_WIRE_6.ppn, _next_reg_finaladdr_T_34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:31]
                  node _next_reg_finaladdr_mask_T_30 = eq(UInt<2>("h2"), next_reg_successLevel_3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _next_reg_finaladdr_mask_T_31 = mux(_next_reg_finaladdr_mask_T_30, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _next_reg_finaladdr_mask_T_32 = eq(UInt<1>("h1"), next_reg_successLevel_3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _next_reg_finaladdr_mask_T_33 = mux(_next_reg_finaladdr_mask_T_32, UInt<9>("h1ff"), _next_reg_finaladdr_mask_T_31) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _next_reg_finaladdr_mask_T_34 = eq(UInt<1>("h0"), next_reg_successLevel_3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node next_reg_finaladdr_mask_6 = mux(_next_reg_finaladdr_mask_T_34, UInt<1>("h0"), _next_reg_finaladdr_mask_T_33) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _next_reg_finaladdr_T_36 = not(next_reg_finaladdr_mask_6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:106]
                  node _next_reg_finaladdr_T_37 = and(_next_reg_finaladdr_T_35, _next_reg_finaladdr_T_36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:103]
                  node _next_reg_finaladdr_mask_T_35 = eq(UInt<2>("h2"), next_reg_successLevel_3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node _next_reg_finaladdr_mask_T_36 = mux(_next_reg_finaladdr_mask_T_35, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node _next_reg_finaladdr_mask_T_37 = eq(UInt<1>("h1"), next_reg_successLevel_3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node _next_reg_finaladdr_mask_T_38 = mux(_next_reg_finaladdr_mask_T_37, UInt<9>("h1ff"), _next_reg_finaladdr_mask_T_36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node _next_reg_finaladdr_mask_T_39 = eq(UInt<1>("h0"), next_reg_successLevel_3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node next_reg_finaladdr_mask_7 = mux(_next_reg_finaladdr_mask_T_39, UInt<1>("h0"), _next_reg_finaladdr_mask_T_38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node _next_reg_finaladdr_T_38 = and(_next_reg_T_227, next_reg_finaladdr_mask_7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 366:26]
                  node _next_reg_finaladdr_T_39 = or(_next_reg_finaladdr_T_37, _next_reg_finaladdr_T_38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 366:18]
                  next_reg_finaladdr_3 <= _next_reg_finaladdr_T_39 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:23]
              else :
                next_reg_success_3 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 371:24]
                next_reg_finaladdr_3 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 372:24]
            else :
              next_reg_success_3 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 376:22]
              next_reg_finaladdr_3 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 377:22]
          else :
            next_reg_success_3 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 382:20]
            next_reg_finaladdr_3 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 383:20]
          when next_reg_success_3 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 68:23]
            mem.read.addr <= next_reg_finaladdr_3 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 69:25]
          else :
            exceptionVec[13] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
            raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
        else :
          mem.read.addr <= _next_reg_T_227 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 74:23]
        mem.read.memWidth <= UInt<4>("h8") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 76:25]
        node _next_reg_T_280 = dshr(mem.read.data, next_reg_rOff_3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 77:22]
        node _next_reg_T_281 = and(_next_reg_T_280, next_reg_rMask_3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 77:31]
        node _next_reg_T_282 = bits(_next_reg_T_281, 7, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 316:129]
        node _next_reg_T_283 = cat(UInt<56>("h0"), _next_reg_T_282) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 21:10]
        next.reg[rd] <= _next_reg_T_283 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 316:86]
      node _T_451 = and(inst, UInt<15>("h707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_452 = eq(UInt<15>("h5003"), _T_451) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_452 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 317:21]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_14 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_14 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_453 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_30 = bits(_T_453, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_30 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_454 = bits(_T_453, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_30 = bits(_T_454, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_30 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_455 = bits(_T_454, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_27 = bits(_T_455, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_27 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_456 = bits(_T_455, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_456 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_23 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_78 = bits(imm_signBit_23, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_79 = mux(_imm_T_78, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_80 = cat(_imm_T_79, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_80 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        node _T_457 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 319:47]
        node _T_458 = tail(_T_457, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 319:47]
        node _T_459 = bits(_T_458, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:25]
        node _T_460 = eq(_T_459, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:29]
        node _T_461 = bits(_T_458, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:25]
        node _T_462 = eq(_T_461, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:32]
        node _T_463 = bits(_T_458, 2, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:25]
        node _T_464 = eq(_T_463, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:32]
        node _T_465 = eq(UInt<1>("h1"), UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_466 = mux(_T_465, _T_460, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_467 = eq(UInt<2>("h2"), UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_468 = mux(_T_467, _T_462, _T_466) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_469 = eq(UInt<2>("h3"), UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_470 = mux(_T_469, _T_464, _T_468) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        when _T_470 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 319:55]
          node _next_reg_T_284 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 320:54]
          node _next_reg_T_285 = tail(_next_reg_T_284, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 320:54]
          node _next_reg_rOff_T_4 = bits(_next_reg_T_285, 2, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 58:31]
          node next_reg_rOff_4 = shl(_next_reg_rOff_T_4, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 58:51]
          node _next_reg_rMask_T_28 = eq(UInt<4>("h8"), UInt<5>("h10")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_29 = mux(_next_reg_rMask_T_28, UInt<64>("hff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_30 = eq(UInt<5>("h10"), UInt<5>("h10")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_31 = mux(_next_reg_rMask_T_30, UInt<64>("hffff"), _next_reg_rMask_T_29) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_32 = eq(UInt<6>("h20"), UInt<5>("h10")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_33 = mux(_next_reg_rMask_T_32, UInt<64>("hffffffff"), _next_reg_rMask_T_31) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_34 = eq(UInt<7>("h40"), UInt<5>("h10")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node next_reg_rMask_4 = mux(_next_reg_rMask_T_34, UInt<64>("hffffffffffffffff"), _next_reg_rMask_T_33) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          wire next_reg_mstatusStruct_4 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          wire _next_reg_mstatusStruct_WIRE_4 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          _next_reg_mstatusStruct_WIRE_4 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_104 = bits(_next_reg_mstatusStruct_WIRE_4, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_4.pad4 <= _next_reg_mstatusStruct_T_104 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_105 = bits(_next_reg_mstatusStruct_WIRE_4, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_4.sie <= _next_reg_mstatusStruct_T_105 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_106 = bits(_next_reg_mstatusStruct_WIRE_4, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_4.pad3 <= _next_reg_mstatusStruct_T_106 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_107 = bits(_next_reg_mstatusStruct_WIRE_4, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_4.mie <= _next_reg_mstatusStruct_T_107 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_108 = bits(_next_reg_mstatusStruct_WIRE_4, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_4.pad2 <= _next_reg_mstatusStruct_T_108 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_109 = bits(_next_reg_mstatusStruct_WIRE_4, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_4.spie <= _next_reg_mstatusStruct_T_109 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_110 = bits(_next_reg_mstatusStruct_WIRE_4, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_4.ube <= _next_reg_mstatusStruct_T_110 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_111 = bits(_next_reg_mstatusStruct_WIRE_4, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_4.mpie <= _next_reg_mstatusStruct_T_111 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_112 = bits(_next_reg_mstatusStruct_WIRE_4, 8, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_4.spp <= _next_reg_mstatusStruct_T_112 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_113 = bits(_next_reg_mstatusStruct_WIRE_4, 10, 9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_4.vs <= _next_reg_mstatusStruct_T_113 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_114 = bits(_next_reg_mstatusStruct_WIRE_4, 12, 11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_4.mpp <= _next_reg_mstatusStruct_T_114 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_115 = bits(_next_reg_mstatusStruct_WIRE_4, 14, 13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_4.fs <= _next_reg_mstatusStruct_T_115 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_116 = bits(_next_reg_mstatusStruct_WIRE_4, 16, 15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_4.xs <= _next_reg_mstatusStruct_T_116 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_117 = bits(_next_reg_mstatusStruct_WIRE_4, 17, 17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_4.mprv <= _next_reg_mstatusStruct_T_117 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_118 = bits(_next_reg_mstatusStruct_WIRE_4, 18, 18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_4.sum <= _next_reg_mstatusStruct_T_118 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_119 = bits(_next_reg_mstatusStruct_WIRE_4, 19, 19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_4.mxr <= _next_reg_mstatusStruct_T_119 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_120 = bits(_next_reg_mstatusStruct_WIRE_4, 20, 20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_4.tvm <= _next_reg_mstatusStruct_T_120 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_121 = bits(_next_reg_mstatusStruct_WIRE_4, 21, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_4.tw <= _next_reg_mstatusStruct_T_121 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_122 = bits(_next_reg_mstatusStruct_WIRE_4, 22, 22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_4.tsr <= _next_reg_mstatusStruct_T_122 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_123 = bits(_next_reg_mstatusStruct_WIRE_4, 31, 23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_4.pad0 <= _next_reg_mstatusStruct_T_123 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_124 = bits(_next_reg_mstatusStruct_WIRE_4, 33, 32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_4.uxl <= _next_reg_mstatusStruct_T_124 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_125 = bits(_next_reg_mstatusStruct_WIRE_4, 35, 34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_4.sxl <= _next_reg_mstatusStruct_T_125 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_126 = bits(_next_reg_mstatusStruct_WIRE_4, 36, 36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_4.sbe <= _next_reg_mstatusStruct_T_126 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_127 = bits(_next_reg_mstatusStruct_WIRE_4, 37, 37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_4.mbe <= _next_reg_mstatusStruct_T_127 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_128 = bits(_next_reg_mstatusStruct_WIRE_4, 62, 38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_4.pad1 <= _next_reg_mstatusStruct_T_128 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_129 = bits(_next_reg_mstatusStruct_WIRE_4, 63, 63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_4.sd <= _next_reg_mstatusStruct_T_129 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_pv_T_4 = bits(next_reg_mstatusStruct_4.mprv, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 61:50]
          node next_reg_pv_4 = mux(_next_reg_pv_T_4, next_reg_mstatusStruct_4.mpp, now.internal.privilegeMode) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 61:30]
          wire _next_reg_vmEnable_WIRE_8 : { mode : UInt<4>, asid : UInt<16>, ppn : UInt<44>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
          wire _next_reg_vmEnable_WIRE_9 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
          _next_reg_vmEnable_WIRE_9 <= now.csr.satp @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
          node _next_reg_vmEnable_T_20 = bits(_next_reg_vmEnable_WIRE_9, 43, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
          _next_reg_vmEnable_WIRE_8.ppn <= _next_reg_vmEnable_T_20 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
          node _next_reg_vmEnable_T_21 = bits(_next_reg_vmEnable_WIRE_9, 59, 44) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
          _next_reg_vmEnable_WIRE_8.asid <= _next_reg_vmEnable_T_21 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
          node _next_reg_vmEnable_T_22 = bits(_next_reg_vmEnable_WIRE_9, 63, 60) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
          _next_reg_vmEnable_WIRE_8.mode <= _next_reg_vmEnable_T_22 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
          node _next_reg_vmEnable_T_23 = eq(_next_reg_vmEnable_WIRE_8.mode, UInt<4>("h8")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:70]
          node _next_reg_vmEnable_T_24 = lt(next_reg_pv_4, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:85]
          node next_reg_vmEnable_4 = and(_next_reg_vmEnable_T_23, _next_reg_vmEnable_T_24) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:78]
          mem.read.valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 63:22]
          when next_reg_vmEnable_4 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 64:22]
            wire next_reg_success_4 : UInt<1> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 260:28]
            wire next_reg_finaladdr_4 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 261:28]
            wire next_reg_flag_4 : UInt<1> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 247:20]
            next_reg_flag_4 <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 253:10]
            when next_reg_flag_4 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 262:30]
              wire next_reg_LevelVec_4 : { valid : UInt<1>, success : UInt<1>, addr : UInt<64>, pte : UInt<64>}[3] @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 265:26]
              wire next_reg_SatpNow_4 : { mode : UInt<4>, asid : UInt<16>, ppn : UInt<44>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              wire _next_reg_SatpNow_WIRE_4 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              _next_reg_SatpNow_WIRE_4 <= now.csr.satp @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              node _next_reg_SatpNow_T_12 = bits(_next_reg_SatpNow_WIRE_4, 43, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              next_reg_SatpNow_4.ppn <= _next_reg_SatpNow_T_12 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              node _next_reg_SatpNow_T_13 = bits(_next_reg_SatpNow_WIRE_4, 59, 44) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              next_reg_SatpNow_4.asid <= _next_reg_SatpNow_T_13 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              node _next_reg_SatpNow_T_14 = bits(_next_reg_SatpNow_WIRE_4, 63, 60) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              next_reg_SatpNow_4.mode <= _next_reg_SatpNow_T_14 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              next_reg_LevelVec_4[2].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 267:25]
              node _next_reg_LevelVec_2_addr_T_16 = bits(_next_reg_T_285, 38, 30) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:67]
              node _next_reg_LevelVec_2_addr_T_17 = cat(next_reg_SatpNow_4.ppn, _next_reg_LevelVec_2_addr_T_16) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:49]
              node _next_reg_LevelVec_2_addr_T_18 = cat(UInt<8>("h0"), _next_reg_LevelVec_2_addr_T_17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:35]
              node _next_reg_LevelVec_2_addr_T_19 = cat(_next_reg_LevelVec_2_addr_T_18, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:31]
              next_reg_LevelVec_4[2].addr <= _next_reg_LevelVec_2_addr_T_19 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:25]
              when next_reg_LevelVec_4[2].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 271:41]
                tlb.Anotherread[0].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
                tlb.Anotherread[0].addr <= next_reg_LevelVec_4[2].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
                tlb.Anotherread[0].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
                wire next_reg_PTE_12 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                wire _next_reg_PTE_WIRE_12 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                _next_reg_PTE_WIRE_12 <= tlb.Anotherread[0].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_48 = bits(_next_reg_PTE_WIRE_12, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_12.flag <= _next_reg_PTE_T_48 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_49 = bits(_next_reg_PTE_WIRE_12, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_12.rsw <= _next_reg_PTE_T_49 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_50 = bits(_next_reg_PTE_WIRE_12, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_12.ppn <= _next_reg_PTE_T_50 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_51 = bits(_next_reg_PTE_WIRE_12, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_12.reserved <= _next_reg_PTE_T_51 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                wire next_reg_PTEFlag_12 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                wire _next_reg_PTEFlag_WIRE_12 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                _next_reg_PTEFlag_WIRE_12 <= next_reg_PTE_12.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_96 = bits(_next_reg_PTEFlag_WIRE_12, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_12.v <= _next_reg_PTEFlag_T_96 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_97 = bits(_next_reg_PTEFlag_WIRE_12, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_12.r <= _next_reg_PTEFlag_T_97 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_98 = bits(_next_reg_PTEFlag_WIRE_12, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_12.w <= _next_reg_PTEFlag_T_98 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_99 = bits(_next_reg_PTEFlag_WIRE_12, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_12.x <= _next_reg_PTEFlag_T_99 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_100 = bits(_next_reg_PTEFlag_WIRE_12, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_12.u <= _next_reg_PTEFlag_T_100 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_101 = bits(_next_reg_PTEFlag_WIRE_12, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_12.g <= _next_reg_PTEFlag_T_101 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_102 = bits(_next_reg_PTEFlag_WIRE_12, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_12.a <= _next_reg_PTEFlag_T_102 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_103 = bits(_next_reg_PTEFlag_WIRE_12, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_12.d <= _next_reg_PTEFlag_T_103 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_T_286 = eq(next_reg_PTEFlag_12.v, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:16]
                node _next_reg_T_287 = eq(next_reg_PTEFlag_12.r, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:31]
                node _next_reg_T_288 = and(_next_reg_T_287, next_reg_PTEFlag_12.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:42]
                node _next_reg_T_289 = or(_next_reg_T_286, _next_reg_T_288) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:27]
                when _next_reg_T_289 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:57]
                  next_reg_LevelVec_4[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 281:45]
                  next_reg_LevelVec_4[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 282:45]
                  next_reg_LevelVec_4[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 284:41]
                  next_reg_LevelVec_4[2].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 285:41]
                else :
                  node _next_reg_T_290 = or(next_reg_PTEFlag_12.r, next_reg_PTEFlag_12.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:28]
                  when _next_reg_T_290 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:42]
                    next_reg_LevelVec_4[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 291:47]
                    next_reg_LevelVec_4[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 292:47]
                    next_reg_LevelVec_4[2].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 294:43]
                    node next_reg_LevelVec_2_pte_lo_4 = cat(next_reg_PTE_12.rsw, next_reg_PTE_12.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    node next_reg_LevelVec_2_pte_hi_4 = cat(next_reg_PTE_12.reserved, next_reg_PTE_12.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    node _next_reg_LevelVec_2_pte_T_4 = cat(next_reg_LevelVec_2_pte_hi_4, next_reg_LevelVec_2_pte_lo_4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    next_reg_LevelVec_4[2].pte <= _next_reg_LevelVec_2_pte_T_4 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:43]
                  else :
                    next_reg_LevelVec_4[1].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 299:47]
                    node _next_reg_LevelVec_1_addr_T_16 = bits(_next_reg_T_285, 29, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:86]
                    node _next_reg_LevelVec_1_addr_T_17 = cat(next_reg_PTE_12.ppn, _next_reg_LevelVec_1_addr_T_16) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:72]
                    node _next_reg_LevelVec_1_addr_T_18 = cat(UInt<8>("h0"), _next_reg_LevelVec_1_addr_T_17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:58]
                    node _next_reg_LevelVec_1_addr_T_19 = cat(_next_reg_LevelVec_1_addr_T_18, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:54]
                    next_reg_LevelVec_4[1].addr <= _next_reg_LevelVec_1_addr_T_19 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:48]
                    next_reg_LevelVec_4[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 308:43]
                    next_reg_LevelVec_4[2].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 309:43]
              else :
                next_reg_LevelVec_4[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 316:43]
                next_reg_LevelVec_4[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 317:43]
                next_reg_LevelVec_4[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 319:39]
                next_reg_LevelVec_4[2].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 320:39]
              when next_reg_LevelVec_4[1].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 271:41]
                tlb.Anotherread[1].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
                tlb.Anotherread[1].addr <= next_reg_LevelVec_4[1].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
                tlb.Anotherread[1].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
                wire next_reg_PTE_13 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                wire _next_reg_PTE_WIRE_13 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                _next_reg_PTE_WIRE_13 <= tlb.Anotherread[1].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_52 = bits(_next_reg_PTE_WIRE_13, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_13.flag <= _next_reg_PTE_T_52 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_53 = bits(_next_reg_PTE_WIRE_13, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_13.rsw <= _next_reg_PTE_T_53 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_54 = bits(_next_reg_PTE_WIRE_13, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_13.ppn <= _next_reg_PTE_T_54 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_55 = bits(_next_reg_PTE_WIRE_13, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_13.reserved <= _next_reg_PTE_T_55 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                wire next_reg_PTEFlag_13 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                wire _next_reg_PTEFlag_WIRE_13 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                _next_reg_PTEFlag_WIRE_13 <= next_reg_PTE_13.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_104 = bits(_next_reg_PTEFlag_WIRE_13, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_13.v <= _next_reg_PTEFlag_T_104 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_105 = bits(_next_reg_PTEFlag_WIRE_13, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_13.r <= _next_reg_PTEFlag_T_105 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_106 = bits(_next_reg_PTEFlag_WIRE_13, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_13.w <= _next_reg_PTEFlag_T_106 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_107 = bits(_next_reg_PTEFlag_WIRE_13, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_13.x <= _next_reg_PTEFlag_T_107 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_108 = bits(_next_reg_PTEFlag_WIRE_13, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_13.u <= _next_reg_PTEFlag_T_108 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_109 = bits(_next_reg_PTEFlag_WIRE_13, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_13.g <= _next_reg_PTEFlag_T_109 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_110 = bits(_next_reg_PTEFlag_WIRE_13, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_13.a <= _next_reg_PTEFlag_T_110 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_111 = bits(_next_reg_PTEFlag_WIRE_13, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_13.d <= _next_reg_PTEFlag_T_111 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_T_291 = eq(next_reg_PTEFlag_13.v, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:16]
                node _next_reg_T_292 = eq(next_reg_PTEFlag_13.r, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:31]
                node _next_reg_T_293 = and(_next_reg_T_292, next_reg_PTEFlag_13.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:42]
                node _next_reg_T_294 = or(_next_reg_T_291, _next_reg_T_293) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:27]
                when _next_reg_T_294 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:57]
                  next_reg_LevelVec_4[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 281:45]
                  next_reg_LevelVec_4[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 282:45]
                  next_reg_LevelVec_4[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 284:41]
                  next_reg_LevelVec_4[1].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 285:41]
                else :
                  node _next_reg_T_295 = or(next_reg_PTEFlag_13.r, next_reg_PTEFlag_13.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:28]
                  when _next_reg_T_295 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:42]
                    next_reg_LevelVec_4[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 291:47]
                    next_reg_LevelVec_4[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 292:47]
                    next_reg_LevelVec_4[1].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 294:43]
                    node next_reg_LevelVec_1_pte_lo_4 = cat(next_reg_PTE_13.rsw, next_reg_PTE_13.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    node next_reg_LevelVec_1_pte_hi_4 = cat(next_reg_PTE_13.reserved, next_reg_PTE_13.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    node _next_reg_LevelVec_1_pte_T_4 = cat(next_reg_LevelVec_1_pte_hi_4, next_reg_LevelVec_1_pte_lo_4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    next_reg_LevelVec_4[1].pte <= _next_reg_LevelVec_1_pte_T_4 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:43]
                  else :
                    next_reg_LevelVec_4[0].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 299:47]
                    node _next_reg_LevelVec_0_addr_T_16 = bits(_next_reg_T_285, 20, 12) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:86]
                    node _next_reg_LevelVec_0_addr_T_17 = cat(next_reg_PTE_13.ppn, _next_reg_LevelVec_0_addr_T_16) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:72]
                    node _next_reg_LevelVec_0_addr_T_18 = cat(UInt<8>("h0"), _next_reg_LevelVec_0_addr_T_17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:58]
                    node _next_reg_LevelVec_0_addr_T_19 = cat(_next_reg_LevelVec_0_addr_T_18, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:54]
                    next_reg_LevelVec_4[0].addr <= _next_reg_LevelVec_0_addr_T_19 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:48]
                    next_reg_LevelVec_4[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 308:43]
                    next_reg_LevelVec_4[1].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 309:43]
              else :
                next_reg_LevelVec_4[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 316:43]
                next_reg_LevelVec_4[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 317:43]
                next_reg_LevelVec_4[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 319:39]
                next_reg_LevelVec_4[1].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 320:39]
              when next_reg_LevelVec_4[0].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 271:41]
                tlb.Anotherread[2].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
                tlb.Anotherread[2].addr <= next_reg_LevelVec_4[0].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
                tlb.Anotherread[2].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
                wire next_reg_PTE_14 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                wire _next_reg_PTE_WIRE_14 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                _next_reg_PTE_WIRE_14 <= tlb.Anotherread[2].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_56 = bits(_next_reg_PTE_WIRE_14, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_14.flag <= _next_reg_PTE_T_56 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_57 = bits(_next_reg_PTE_WIRE_14, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_14.rsw <= _next_reg_PTE_T_57 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_58 = bits(_next_reg_PTE_WIRE_14, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_14.ppn <= _next_reg_PTE_T_58 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_59 = bits(_next_reg_PTE_WIRE_14, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_14.reserved <= _next_reg_PTE_T_59 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                wire next_reg_PTEFlag_14 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                wire _next_reg_PTEFlag_WIRE_14 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                _next_reg_PTEFlag_WIRE_14 <= next_reg_PTE_14.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_112 = bits(_next_reg_PTEFlag_WIRE_14, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_14.v <= _next_reg_PTEFlag_T_112 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_113 = bits(_next_reg_PTEFlag_WIRE_14, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_14.r <= _next_reg_PTEFlag_T_113 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_114 = bits(_next_reg_PTEFlag_WIRE_14, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_14.w <= _next_reg_PTEFlag_T_114 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_115 = bits(_next_reg_PTEFlag_WIRE_14, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_14.x <= _next_reg_PTEFlag_T_115 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_116 = bits(_next_reg_PTEFlag_WIRE_14, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_14.u <= _next_reg_PTEFlag_T_116 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_117 = bits(_next_reg_PTEFlag_WIRE_14, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_14.g <= _next_reg_PTEFlag_T_117 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_118 = bits(_next_reg_PTEFlag_WIRE_14, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_14.a <= _next_reg_PTEFlag_T_118 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_119 = bits(_next_reg_PTEFlag_WIRE_14, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_14.d <= _next_reg_PTEFlag_T_119 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_T_296 = eq(next_reg_PTEFlag_14.v, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:16]
                node _next_reg_T_297 = eq(next_reg_PTEFlag_14.r, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:31]
                node _next_reg_T_298 = and(_next_reg_T_297, next_reg_PTEFlag_14.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:42]
                node _next_reg_T_299 = or(_next_reg_T_296, _next_reg_T_298) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:27]
                when _next_reg_T_299 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:57]
                  next_reg_LevelVec_4[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 284:41]
                  next_reg_LevelVec_4[0].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 285:41]
                else :
                  node _next_reg_T_300 = or(next_reg_PTEFlag_14.r, next_reg_PTEFlag_14.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:28]
                  when _next_reg_T_300 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:42]
                    next_reg_LevelVec_4[0].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 294:43]
                    node next_reg_LevelVec_0_pte_lo_4 = cat(next_reg_PTE_14.rsw, next_reg_PTE_14.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    node next_reg_LevelVec_0_pte_hi_4 = cat(next_reg_PTE_14.reserved, next_reg_PTE_14.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    node _next_reg_LevelVec_0_pte_T_4 = cat(next_reg_LevelVec_0_pte_hi_4, next_reg_LevelVec_0_pte_lo_4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    next_reg_LevelVec_4[0].pte <= _next_reg_LevelVec_0_pte_T_4 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:43]
                  else :
                    next_reg_LevelVec_4[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 308:43]
                    next_reg_LevelVec_4[0].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 309:43]
              else :
                next_reg_LevelVec_4[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 319:39]
                next_reg_LevelVec_4[0].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 320:39]
              node _next_reg_successLevel_T_28 = cat(next_reg_LevelVec_4[2].success, next_reg_LevelVec_4[1].success) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 334:43]
              node _next_reg_successLevel_T_29 = cat(_next_reg_successLevel_T_28, next_reg_LevelVec_4[0].success) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 334:39]
              node _next_reg_successLevel_T_30 = eq(UInt<3>("h4"), _next_reg_successLevel_T_29) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
              node _next_reg_successLevel_T_31 = mux(_next_reg_successLevel_T_30, UInt<2>("h2"), UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
              node _next_reg_successLevel_T_32 = eq(UInt<2>("h2"), _next_reg_successLevel_T_29) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
              node _next_reg_successLevel_T_33 = mux(_next_reg_successLevel_T_32, UInt<1>("h1"), _next_reg_successLevel_T_31) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
              node _next_reg_successLevel_T_34 = eq(UInt<1>("h1"), _next_reg_successLevel_T_29) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
              node next_reg_successLevel_4 = mux(_next_reg_successLevel_T_34, UInt<1>("h0"), _next_reg_successLevel_T_33) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
              node _next_reg_T_301 = eq(next_reg_successLevel_4, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 335:27]
              node _next_reg_T_302 = not(_next_reg_T_301) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 335:12]
              when _next_reg_T_302 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 335:37]
                wire _next_reg_WIRE_32 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                wire _next_reg_WIRE_33 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                _next_reg_WIRE_33 <= next_reg_LevelVec_4[next_reg_successLevel_4].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                node _next_reg_T_303 = bits(_next_reg_WIRE_33, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                _next_reg_WIRE_32.flag <= _next_reg_T_303 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                node _next_reg_T_304 = bits(_next_reg_WIRE_33, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                _next_reg_WIRE_32.rsw <= _next_reg_T_304 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                node _next_reg_T_305 = bits(_next_reg_WIRE_33, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                _next_reg_WIRE_32.ppn <= _next_reg_T_305 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                node _next_reg_T_306 = bits(_next_reg_WIRE_33, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                _next_reg_WIRE_32.reserved <= _next_reg_T_306 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                wire _next_reg_WIRE_34 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                wire _next_reg_WIRE_35 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _next_reg_WIRE_35 <= _next_reg_WIRE_32.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _next_reg_T_307 = bits(_next_reg_WIRE_35, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _next_reg_WIRE_34.v <= _next_reg_T_307 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _next_reg_T_308 = bits(_next_reg_WIRE_35, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _next_reg_WIRE_34.r <= _next_reg_T_308 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _next_reg_T_309 = bits(_next_reg_WIRE_35, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _next_reg_WIRE_34.w <= _next_reg_T_309 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _next_reg_T_310 = bits(_next_reg_WIRE_35, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _next_reg_WIRE_34.x <= _next_reg_T_310 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _next_reg_T_311 = bits(_next_reg_WIRE_35, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _next_reg_WIRE_34.u <= _next_reg_T_311 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _next_reg_T_312 = bits(_next_reg_WIRE_35, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _next_reg_WIRE_34.g <= _next_reg_T_312 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _next_reg_T_313 = bits(_next_reg_WIRE_35, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _next_reg_WIRE_34.a <= _next_reg_T_313 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _next_reg_T_314 = bits(_next_reg_WIRE_35, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _next_reg_WIRE_34.d <= _next_reg_T_314 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                wire _next_reg_mstatus_mxr_WIRE_8 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                wire _next_reg_mstatus_mxr_WIRE_9 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_9 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_104 = bits(_next_reg_mstatus_mxr_WIRE_9, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_8.pad4 <= _next_reg_mstatus_mxr_T_104 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_105 = bits(_next_reg_mstatus_mxr_WIRE_9, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_8.sie <= _next_reg_mstatus_mxr_T_105 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_106 = bits(_next_reg_mstatus_mxr_WIRE_9, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_8.pad3 <= _next_reg_mstatus_mxr_T_106 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_107 = bits(_next_reg_mstatus_mxr_WIRE_9, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_8.mie <= _next_reg_mstatus_mxr_T_107 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_108 = bits(_next_reg_mstatus_mxr_WIRE_9, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_8.pad2 <= _next_reg_mstatus_mxr_T_108 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_109 = bits(_next_reg_mstatus_mxr_WIRE_9, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_8.spie <= _next_reg_mstatus_mxr_T_109 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_110 = bits(_next_reg_mstatus_mxr_WIRE_9, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_8.ube <= _next_reg_mstatus_mxr_T_110 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_111 = bits(_next_reg_mstatus_mxr_WIRE_9, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_8.mpie <= _next_reg_mstatus_mxr_T_111 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_112 = bits(_next_reg_mstatus_mxr_WIRE_9, 8, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_8.spp <= _next_reg_mstatus_mxr_T_112 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_113 = bits(_next_reg_mstatus_mxr_WIRE_9, 10, 9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_8.vs <= _next_reg_mstatus_mxr_T_113 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_114 = bits(_next_reg_mstatus_mxr_WIRE_9, 12, 11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_8.mpp <= _next_reg_mstatus_mxr_T_114 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_115 = bits(_next_reg_mstatus_mxr_WIRE_9, 14, 13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_8.fs <= _next_reg_mstatus_mxr_T_115 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_116 = bits(_next_reg_mstatus_mxr_WIRE_9, 16, 15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_8.xs <= _next_reg_mstatus_mxr_T_116 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_117 = bits(_next_reg_mstatus_mxr_WIRE_9, 17, 17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_8.mprv <= _next_reg_mstatus_mxr_T_117 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_118 = bits(_next_reg_mstatus_mxr_WIRE_9, 18, 18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_8.sum <= _next_reg_mstatus_mxr_T_118 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_119 = bits(_next_reg_mstatus_mxr_WIRE_9, 19, 19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_8.mxr <= _next_reg_mstatus_mxr_T_119 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_120 = bits(_next_reg_mstatus_mxr_WIRE_9, 20, 20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_8.tvm <= _next_reg_mstatus_mxr_T_120 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_121 = bits(_next_reg_mstatus_mxr_WIRE_9, 21, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_8.tw <= _next_reg_mstatus_mxr_T_121 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_122 = bits(_next_reg_mstatus_mxr_WIRE_9, 22, 22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_8.tsr <= _next_reg_mstatus_mxr_T_122 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_123 = bits(_next_reg_mstatus_mxr_WIRE_9, 31, 23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_8.pad0 <= _next_reg_mstatus_mxr_T_123 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_124 = bits(_next_reg_mstatus_mxr_WIRE_9, 33, 32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_8.uxl <= _next_reg_mstatus_mxr_T_124 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_125 = bits(_next_reg_mstatus_mxr_WIRE_9, 35, 34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_8.sxl <= _next_reg_mstatus_mxr_T_125 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_126 = bits(_next_reg_mstatus_mxr_WIRE_9, 36, 36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_8.sbe <= _next_reg_mstatus_mxr_T_126 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_127 = bits(_next_reg_mstatus_mxr_WIRE_9, 37, 37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_8.mbe <= _next_reg_mstatus_mxr_T_127 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_128 = bits(_next_reg_mstatus_mxr_WIRE_9, 62, 38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_8.pad1 <= _next_reg_mstatus_mxr_T_128 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_129 = bits(_next_reg_mstatus_mxr_WIRE_9, 63, 63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_8.sd <= _next_reg_mstatus_mxr_T_129 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node next_reg_mstatus_mxr_4 = bits(_next_reg_mstatus_mxr_WIRE_8.mxr, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:73]
                wire _next_reg_mstatus_sum_WIRE_8 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                wire _next_reg_mstatus_sum_WIRE_9 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_9 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_104 = bits(_next_reg_mstatus_sum_WIRE_9, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_8.pad4 <= _next_reg_mstatus_sum_T_104 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_105 = bits(_next_reg_mstatus_sum_WIRE_9, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_8.sie <= _next_reg_mstatus_sum_T_105 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_106 = bits(_next_reg_mstatus_sum_WIRE_9, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_8.pad3 <= _next_reg_mstatus_sum_T_106 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_107 = bits(_next_reg_mstatus_sum_WIRE_9, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_8.mie <= _next_reg_mstatus_sum_T_107 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_108 = bits(_next_reg_mstatus_sum_WIRE_9, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_8.pad2 <= _next_reg_mstatus_sum_T_108 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_109 = bits(_next_reg_mstatus_sum_WIRE_9, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_8.spie <= _next_reg_mstatus_sum_T_109 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_110 = bits(_next_reg_mstatus_sum_WIRE_9, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_8.ube <= _next_reg_mstatus_sum_T_110 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_111 = bits(_next_reg_mstatus_sum_WIRE_9, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_8.mpie <= _next_reg_mstatus_sum_T_111 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_112 = bits(_next_reg_mstatus_sum_WIRE_9, 8, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_8.spp <= _next_reg_mstatus_sum_T_112 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_113 = bits(_next_reg_mstatus_sum_WIRE_9, 10, 9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_8.vs <= _next_reg_mstatus_sum_T_113 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_114 = bits(_next_reg_mstatus_sum_WIRE_9, 12, 11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_8.mpp <= _next_reg_mstatus_sum_T_114 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_115 = bits(_next_reg_mstatus_sum_WIRE_9, 14, 13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_8.fs <= _next_reg_mstatus_sum_T_115 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_116 = bits(_next_reg_mstatus_sum_WIRE_9, 16, 15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_8.xs <= _next_reg_mstatus_sum_T_116 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_117 = bits(_next_reg_mstatus_sum_WIRE_9, 17, 17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_8.mprv <= _next_reg_mstatus_sum_T_117 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_118 = bits(_next_reg_mstatus_sum_WIRE_9, 18, 18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_8.sum <= _next_reg_mstatus_sum_T_118 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_119 = bits(_next_reg_mstatus_sum_WIRE_9, 19, 19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_8.mxr <= _next_reg_mstatus_sum_T_119 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_120 = bits(_next_reg_mstatus_sum_WIRE_9, 20, 20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_8.tvm <= _next_reg_mstatus_sum_T_120 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_121 = bits(_next_reg_mstatus_sum_WIRE_9, 21, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_8.tw <= _next_reg_mstatus_sum_T_121 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_122 = bits(_next_reg_mstatus_sum_WIRE_9, 22, 22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_8.tsr <= _next_reg_mstatus_sum_T_122 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_123 = bits(_next_reg_mstatus_sum_WIRE_9, 31, 23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_8.pad0 <= _next_reg_mstatus_sum_T_123 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_124 = bits(_next_reg_mstatus_sum_WIRE_9, 33, 32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_8.uxl <= _next_reg_mstatus_sum_T_124 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_125 = bits(_next_reg_mstatus_sum_WIRE_9, 35, 34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_8.sxl <= _next_reg_mstatus_sum_T_125 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_126 = bits(_next_reg_mstatus_sum_WIRE_9, 36, 36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_8.sbe <= _next_reg_mstatus_sum_T_126 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_127 = bits(_next_reg_mstatus_sum_WIRE_9, 37, 37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_8.mbe <= _next_reg_mstatus_sum_T_127 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_128 = bits(_next_reg_mstatus_sum_WIRE_9, 62, 38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_8.pad1 <= _next_reg_mstatus_sum_T_128 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_129 = bits(_next_reg_mstatus_sum_WIRE_9, 63, 63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_8.sd <= _next_reg_mstatus_sum_T_129 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node next_reg_mstatus_sum_4 = bits(_next_reg_mstatus_sum_WIRE_8.sum, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:73]
                node _next_reg_permCheck_T_44 = eq(next_reg_pv_4, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:32]
                node _next_reg_permCheck_T_45 = eq(_next_reg_WIRE_34.u, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:45]
                node _next_reg_permCheck_T_46 = and(_next_reg_permCheck_T_44, _next_reg_permCheck_T_45) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:42]
                node _next_reg_permCheck_T_47 = eq(_next_reg_permCheck_T_46, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:21]
                node _next_reg_permCheck_T_48 = and(_next_reg_WIRE_34.v, _next_reg_permCheck_T_47) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:18]
                node _next_reg_permCheck_T_49 = eq(next_reg_pv_4, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:72]
                node _next_reg_permCheck_T_50 = and(_next_reg_permCheck_T_49, _next_reg_WIRE_34.u) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:82]
                node _next_reg_permCheck_T_51 = eq(next_reg_mstatus_sum_4, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:100]
                node _next_reg_permCheck_T_52 = or(_next_reg_permCheck_T_51, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:113]
                node _next_reg_permCheck_T_53 = and(_next_reg_permCheck_T_50, _next_reg_permCheck_T_52) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:96]
                node _next_reg_permCheck_T_54 = eq(_next_reg_permCheck_T_53, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:61]
                node next_reg_permCheck_4 = and(_next_reg_permCheck_T_48, _next_reg_permCheck_T_54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:58]
                node next_reg_permExec_4 = and(next_reg_permCheck_4, _next_reg_WIRE_34.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 179:31]
                node _next_reg_permLoad_T_8 = and(next_reg_mstatus_mxr_4, _next_reg_WIRE_34.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 180:61]
                node _next_reg_permLoad_T_9 = or(_next_reg_WIRE_34.r, _next_reg_permLoad_T_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 180:46]
                node next_reg_permLoad_4 = and(next_reg_permCheck_4, _next_reg_permLoad_T_9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 180:31]
                node next_reg_permStore_4 = and(next_reg_permCheck_4, _next_reg_WIRE_34.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 181:31]
                node _next_reg_T_315 = and(UInt<1>("h0"), next_reg_permExec_4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:15]
                node _next_reg_T_316 = eq(UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:32]
                node _next_reg_T_317 = eq(UInt<1>("h1"), UInt<1>("h1")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:71]
                node _next_reg_T_318 = and(next_reg_permLoad_4, _next_reg_T_317) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:56]
                node _next_reg_T_319 = eq(UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:111]
                node _next_reg_T_320 = and(next_reg_permStore_4, _next_reg_T_319) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:96]
                node _next_reg_T_321 = or(_next_reg_T_318, _next_reg_T_320) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:82]
                node _next_reg_T_322 = and(_next_reg_T_316, _next_reg_T_321) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:42]
                node _next_reg_T_323 = or(_next_reg_T_315, _next_reg_T_322) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:28]
                when _next_reg_T_323 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 346:11]
                  wire _next_reg_WIRE_36 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  wire _next_reg_WIRE_37 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  _next_reg_WIRE_37 <= next_reg_LevelVec_4[next_reg_successLevel_4].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  node _next_reg_T_324 = bits(_next_reg_WIRE_37, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  _next_reg_WIRE_36.flag <= _next_reg_T_324 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  node _next_reg_T_325 = bits(_next_reg_WIRE_37, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  _next_reg_WIRE_36.rsw <= _next_reg_T_325 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  node _next_reg_T_326 = bits(_next_reg_WIRE_37, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  _next_reg_WIRE_36.ppn <= _next_reg_T_326 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  node _next_reg_T_327 = bits(_next_reg_WIRE_37, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  _next_reg_WIRE_36.reserved <= _next_reg_T_327 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  node _next_reg_mask_mask_T_20 = eq(UInt<2>("h2"), next_reg_successLevel_4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _next_reg_mask_mask_T_21 = mux(_next_reg_mask_mask_T_20, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _next_reg_mask_mask_T_22 = eq(UInt<1>("h1"), next_reg_successLevel_4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _next_reg_mask_mask_T_23 = mux(_next_reg_mask_mask_T_22, UInt<9>("h1ff"), _next_reg_mask_mask_T_21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _next_reg_mask_mask_T_24 = eq(UInt<1>("h0"), next_reg_successLevel_4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node next_reg_mask_4 = mux(_next_reg_mask_mask_T_24, UInt<1>("h0"), _next_reg_mask_mask_T_23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _next_reg_T_328 = and(next_reg_mask_4, _next_reg_WIRE_36.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 240:11]
                  node _next_reg_T_329 = neq(_next_reg_T_328, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 240:18]
                  when _next_reg_T_329 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:99]
                    next_reg_success_4 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 351:26]
                    next_reg_finaladdr_4 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 352:26]
                  else :
                    node _next_reg_T_330 = eq(UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 357:30]
                    when _next_reg_T_330 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 357:41]
                      wire _next_reg_WIRE_38 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      wire _next_reg_WIRE_39 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      _next_reg_WIRE_39 <= next_reg_LevelVec_4[next_reg_successLevel_4].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      node _next_reg_T_331 = bits(_next_reg_WIRE_39, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      _next_reg_WIRE_38.flag <= _next_reg_T_331 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      node _next_reg_T_332 = bits(_next_reg_WIRE_39, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      _next_reg_WIRE_38.rsw <= _next_reg_T_332 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      node _next_reg_T_333 = bits(_next_reg_WIRE_39, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      _next_reg_WIRE_38.ppn <= _next_reg_T_333 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      node _next_reg_T_334 = bits(_next_reg_WIRE_39, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      _next_reg_WIRE_38.reserved <= _next_reg_T_334 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      wire next_reg_FlagPTE_4 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      wire _next_reg_FlagPTE_WIRE_4 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      _next_reg_FlagPTE_WIRE_4 <= _next_reg_WIRE_38.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _next_reg_FlagPTE_T_32 = bits(_next_reg_FlagPTE_WIRE_4, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      next_reg_FlagPTE_4.v <= _next_reg_FlagPTE_T_32 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _next_reg_FlagPTE_T_33 = bits(_next_reg_FlagPTE_WIRE_4, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      next_reg_FlagPTE_4.r <= _next_reg_FlagPTE_T_33 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _next_reg_FlagPTE_T_34 = bits(_next_reg_FlagPTE_WIRE_4, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      next_reg_FlagPTE_4.w <= _next_reg_FlagPTE_T_34 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _next_reg_FlagPTE_T_35 = bits(_next_reg_FlagPTE_WIRE_4, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      next_reg_FlagPTE_4.x <= _next_reg_FlagPTE_T_35 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _next_reg_FlagPTE_T_36 = bits(_next_reg_FlagPTE_WIRE_4, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      next_reg_FlagPTE_4.u <= _next_reg_FlagPTE_T_36 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _next_reg_FlagPTE_T_37 = bits(_next_reg_FlagPTE_WIRE_4, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      next_reg_FlagPTE_4.g <= _next_reg_FlagPTE_T_37 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _next_reg_FlagPTE_T_38 = bits(_next_reg_FlagPTE_WIRE_4, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      next_reg_FlagPTE_4.a <= _next_reg_FlagPTE_T_38 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _next_reg_FlagPTE_T_39 = bits(_next_reg_FlagPTE_WIRE_4, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      next_reg_FlagPTE_4.d <= _next_reg_FlagPTE_T_39 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      wire next_reg_FlagPTEnew_4 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      next_reg_FlagPTEnew_4.v <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      next_reg_FlagPTEnew_4.r <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      next_reg_FlagPTEnew_4.w <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      next_reg_FlagPTEnew_4.x <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      next_reg_FlagPTEnew_4.u <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      next_reg_FlagPTEnew_4.g <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      next_reg_FlagPTEnew_4.a <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      next_reg_FlagPTEnew_4.d <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      node _next_reg_T_335 = not(next_reg_FlagPTE_4.a) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:10]
                      node _next_reg_T_336 = not(next_reg_FlagPTE_4.d) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:23]
                      node _next_reg_T_337 = or(_next_reg_T_335, _next_reg_T_336) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:21]
                      when _next_reg_T_337 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:35]
                        next_reg_FlagPTEnew_4 <= next_reg_FlagPTE_4 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 198:20]
                        next_reg_FlagPTEnew_4.a <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 199:20]
                        next_reg_FlagPTEnew_4.d <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 200:20]
                        node next_reg_PTEnew_lo_lo_4 = cat(next_reg_FlagPTEnew_4.r, next_reg_FlagPTEnew_4.v) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node next_reg_PTEnew_lo_hi_4 = cat(next_reg_FlagPTEnew_4.x, next_reg_FlagPTEnew_4.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node next_reg_PTEnew_lo_8 = cat(next_reg_PTEnew_lo_hi_4, next_reg_PTEnew_lo_lo_4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node next_reg_PTEnew_hi_lo_4 = cat(next_reg_FlagPTEnew_4.g, next_reg_FlagPTEnew_4.u) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node next_reg_PTEnew_hi_hi_4 = cat(next_reg_FlagPTEnew_4.d, next_reg_FlagPTEnew_4.a) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node next_reg_PTEnew_hi_8 = cat(next_reg_PTEnew_hi_hi_4, next_reg_PTEnew_hi_lo_4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node _next_reg_PTEnew_T_4 = cat(next_reg_PTEnew_hi_8, next_reg_PTEnew_lo_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node next_reg_PTEnew_lo_9 = cat(_next_reg_WIRE_38.rsw, _next_reg_PTEnew_T_4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:23]
                        node next_reg_PTEnew_hi_9 = cat(_next_reg_WIRE_38.reserved, _next_reg_WIRE_38.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:23]
                        node next_reg_PTEnew_4 = cat(next_reg_PTEnew_hi_9, next_reg_PTEnew_lo_9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:23]
                        tlb.Anotherwrite[0].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 159:38]
                        tlb.Anotherwrite[0].addr <= next_reg_LevelVec_4[next_reg_successLevel_4].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 160:38]
                        tlb.Anotherwrite[0].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 161:38]
                        tlb.Anotherwrite[0].data <= next_reg_PTEnew_4 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 162:38]
                    next_reg_success_4 <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 360:26]
                    wire _next_reg_finaladdr_WIRE_8 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    wire _next_reg_finaladdr_WIRE_9 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    _next_reg_finaladdr_WIRE_9 <= next_reg_LevelVec_4[next_reg_successLevel_4].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    node _next_reg_finaladdr_T_40 = bits(_next_reg_finaladdr_WIRE_9, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    _next_reg_finaladdr_WIRE_8.flag <= _next_reg_finaladdr_T_40 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    node _next_reg_finaladdr_T_41 = bits(_next_reg_finaladdr_WIRE_9, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    _next_reg_finaladdr_WIRE_8.rsw <= _next_reg_finaladdr_T_41 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    node _next_reg_finaladdr_T_42 = bits(_next_reg_finaladdr_WIRE_9, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    _next_reg_finaladdr_WIRE_8.ppn <= _next_reg_finaladdr_T_42 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    node _next_reg_finaladdr_T_43 = bits(_next_reg_finaladdr_WIRE_9, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    _next_reg_finaladdr_WIRE_8.reserved <= _next_reg_finaladdr_T_43 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    node _next_reg_finaladdr_T_44 = bits(_next_reg_T_285, 11, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:94]
                    node _next_reg_finaladdr_T_45 = cat(_next_reg_finaladdr_WIRE_8.ppn, _next_reg_finaladdr_T_44) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:31]
                    node _next_reg_finaladdr_mask_T_40 = eq(UInt<2>("h2"), next_reg_successLevel_4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                    node _next_reg_finaladdr_mask_T_41 = mux(_next_reg_finaladdr_mask_T_40, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                    node _next_reg_finaladdr_mask_T_42 = eq(UInt<1>("h1"), next_reg_successLevel_4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                    node _next_reg_finaladdr_mask_T_43 = mux(_next_reg_finaladdr_mask_T_42, UInt<9>("h1ff"), _next_reg_finaladdr_mask_T_41) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                    node _next_reg_finaladdr_mask_T_44 = eq(UInt<1>("h0"), next_reg_successLevel_4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                    node next_reg_finaladdr_mask_8 = mux(_next_reg_finaladdr_mask_T_44, UInt<1>("h0"), _next_reg_finaladdr_mask_T_43) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                    node _next_reg_finaladdr_T_46 = not(next_reg_finaladdr_mask_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:106]
                    node _next_reg_finaladdr_T_47 = and(_next_reg_finaladdr_T_45, _next_reg_finaladdr_T_46) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:103]
                    node _next_reg_finaladdr_mask_T_45 = eq(UInt<2>("h2"), next_reg_successLevel_4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                    node _next_reg_finaladdr_mask_T_46 = mux(_next_reg_finaladdr_mask_T_45, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                    node _next_reg_finaladdr_mask_T_47 = eq(UInt<1>("h1"), next_reg_successLevel_4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                    node _next_reg_finaladdr_mask_T_48 = mux(_next_reg_finaladdr_mask_T_47, UInt<9>("h1ff"), _next_reg_finaladdr_mask_T_46) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                    node _next_reg_finaladdr_mask_T_49 = eq(UInt<1>("h0"), next_reg_successLevel_4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                    node next_reg_finaladdr_mask_9 = mux(_next_reg_finaladdr_mask_T_49, UInt<1>("h0"), _next_reg_finaladdr_mask_T_48) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                    node _next_reg_finaladdr_T_48 = and(_next_reg_T_285, next_reg_finaladdr_mask_9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 366:26]
                    node _next_reg_finaladdr_T_49 = or(_next_reg_finaladdr_T_47, _next_reg_finaladdr_T_48) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 366:18]
                    next_reg_finaladdr_4 <= _next_reg_finaladdr_T_49 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:23]
                else :
                  next_reg_success_4 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 371:24]
                  next_reg_finaladdr_4 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 372:24]
              else :
                next_reg_success_4 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 376:22]
                next_reg_finaladdr_4 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 377:22]
            else :
              next_reg_success_4 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 382:20]
              next_reg_finaladdr_4 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 383:20]
            when next_reg_success_4 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 68:23]
              mem.read.addr <= next_reg_finaladdr_4 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 69:25]
            else :
              exceptionVec[13] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
              raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
          else :
            mem.read.addr <= _next_reg_T_285 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 74:23]
          mem.read.memWidth <= UInt<5>("h10") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 76:25]
          node _next_reg_T_338 = dshr(mem.read.data, next_reg_rOff_4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 77:22]
          node _next_reg_T_339 = and(_next_reg_T_338, next_reg_rMask_4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 77:31]
          node _next_reg_T_340 = bits(_next_reg_T_339, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 320:66]
          node _next_reg_T_341 = cat(UInt<48>("h0"), _next_reg_T_340) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 21:10]
          next.reg[rd] <= _next_reg_T_341 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 320:22]
        else :
          node _mem_read_addr_T_6 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 322:39]
          node _mem_read_addr_T_7 = tail(_mem_read_addr_T_6, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 322:39]
          mem.read.addr <= _mem_read_addr_T_7 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 322:23]
          exceptionVec[4] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
      node _T_471 = and(inst, UInt<15>("h707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_472 = eq(UInt<6>("h23"), _T_471) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_472 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 327:20]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_5_T = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_5 <= _imm_11_5_T @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_473 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_16 = bits(_T_473, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_16 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_474 = bits(_T_473, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_31 = bits(_T_474, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_31 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_475 = bits(_T_474, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_31 = bits(_T_475, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_31 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_476 = bits(_T_475, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _imm_4_0_T = bits(_T_476, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_4_0 <= _imm_4_0_T @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_477 = bits(_T_476, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_477 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _imm_T_81 = cat(imm_11_5, imm_4_0) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 49:141]
        node imm_signBit_24 = bits(_imm_T_81, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_82 = bits(imm_signBit_24, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_83 = mux(_imm_T_82, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_84 = cat(_imm_T_83, _imm_T_81) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_84 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 49:127]
        node _T_478 = bits(rs2, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:25]
        node _T_479 = eq(_T_478, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:29]
        node _T_480 = bits(rs2, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:25]
        node _T_481 = eq(_T_480, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:32]
        node _T_482 = bits(rs2, 2, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:25]
        node _T_483 = eq(_T_482, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:32]
        node _T_484 = eq(UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_485 = mux(_T_484, _T_479, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_486 = eq(UInt<2>("h2"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_487 = mux(_T_486, _T_481, _T_485) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_488 = eq(UInt<2>("h3"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_489 = mux(_T_488, _T_483, _T_487) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_490 = eq(_T_489, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 107:10]
        when _T_490 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 107:36]
          exceptionVec[6] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
        node _T_491 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 327:95]
        node _T_492 = tail(_T_491, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 327:95]
        node _T_493 = bits(now.reg[rs2], 7, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 327:119]
        wire mstatusStruct : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        wire _mstatusStruct_WIRE : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        _mstatusStruct_WIRE <= now.csr.mstatus @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T = bits(_mstatusStruct_WIRE, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct.pad4 <= _mstatusStruct_T @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_1 = bits(_mstatusStruct_WIRE, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct.sie <= _mstatusStruct_T_1 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_2 = bits(_mstatusStruct_WIRE, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct.pad3 <= _mstatusStruct_T_2 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_3 = bits(_mstatusStruct_WIRE, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct.mie <= _mstatusStruct_T_3 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_4 = bits(_mstatusStruct_WIRE, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct.pad2 <= _mstatusStruct_T_4 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_5 = bits(_mstatusStruct_WIRE, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct.spie <= _mstatusStruct_T_5 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_6 = bits(_mstatusStruct_WIRE, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct.ube <= _mstatusStruct_T_6 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_7 = bits(_mstatusStruct_WIRE, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct.mpie <= _mstatusStruct_T_7 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_8 = bits(_mstatusStruct_WIRE, 8, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct.spp <= _mstatusStruct_T_8 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_9 = bits(_mstatusStruct_WIRE, 10, 9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct.vs <= _mstatusStruct_T_9 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_10 = bits(_mstatusStruct_WIRE, 12, 11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct.mpp <= _mstatusStruct_T_10 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_11 = bits(_mstatusStruct_WIRE, 14, 13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct.fs <= _mstatusStruct_T_11 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_12 = bits(_mstatusStruct_WIRE, 16, 15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct.xs <= _mstatusStruct_T_12 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_13 = bits(_mstatusStruct_WIRE, 17, 17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct.mprv <= _mstatusStruct_T_13 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_14 = bits(_mstatusStruct_WIRE, 18, 18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct.sum <= _mstatusStruct_T_14 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_15 = bits(_mstatusStruct_WIRE, 19, 19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct.mxr <= _mstatusStruct_T_15 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_16 = bits(_mstatusStruct_WIRE, 20, 20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct.tvm <= _mstatusStruct_T_16 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_17 = bits(_mstatusStruct_WIRE, 21, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct.tw <= _mstatusStruct_T_17 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_18 = bits(_mstatusStruct_WIRE, 22, 22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct.tsr <= _mstatusStruct_T_18 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_19 = bits(_mstatusStruct_WIRE, 31, 23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct.pad0 <= _mstatusStruct_T_19 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_20 = bits(_mstatusStruct_WIRE, 33, 32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct.uxl <= _mstatusStruct_T_20 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_21 = bits(_mstatusStruct_WIRE, 35, 34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct.sxl <= _mstatusStruct_T_21 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_22 = bits(_mstatusStruct_WIRE, 36, 36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct.sbe <= _mstatusStruct_T_22 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_23 = bits(_mstatusStruct_WIRE, 37, 37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct.mbe <= _mstatusStruct_T_23 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_24 = bits(_mstatusStruct_WIRE, 62, 38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct.pad1 <= _mstatusStruct_T_24 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_25 = bits(_mstatusStruct_WIRE, 63, 63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct.sd <= _mstatusStruct_T_25 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _pv_T = bits(mstatusStruct.mprv, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 89:50]
        node pv = mux(_pv_T, mstatusStruct.mpp, now.internal.privilegeMode) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 89:30]
        wire _vmEnable_WIRE_2 : { mode : UInt<4>, asid : UInt<16>, ppn : UInt<44>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
        wire _vmEnable_WIRE_3 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
        _vmEnable_WIRE_3 <= now.csr.satp @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
        node _vmEnable_T_5 = bits(_vmEnable_WIRE_3, 43, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
        _vmEnable_WIRE_2.ppn <= _vmEnable_T_5 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
        node _vmEnable_T_6 = bits(_vmEnable_WIRE_3, 59, 44) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
        _vmEnable_WIRE_2.asid <= _vmEnable_T_6 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
        node _vmEnable_T_7 = bits(_vmEnable_WIRE_3, 63, 60) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
        _vmEnable_WIRE_2.mode <= _vmEnable_T_7 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
        node _vmEnable_T_8 = eq(_vmEnable_WIRE_2.mode, UInt<4>("h8")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:70]
        node _vmEnable_T_9 = lt(pv, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:85]
        node vmEnable_1 = and(_vmEnable_T_8, _vmEnable_T_9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:78]
        mem.write.valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 92:23]
        when vmEnable_1 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 93:22]
          wire success_1 : UInt<1> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 260:28]
          wire finaladdr_1 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 261:28]
          wire flag_1 : UInt<1> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 247:20]
          flag_1 <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 253:10]
          when flag_1 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 262:30]
            wire LevelVec_1 : { valid : UInt<1>, success : UInt<1>, addr : UInt<64>, pte : UInt<64>}[3] @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 265:26]
            wire SatpNow_1 : { mode : UInt<4>, asid : UInt<16>, ppn : UInt<44>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            wire _SatpNow_WIRE_1 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            _SatpNow_WIRE_1 <= now.csr.satp @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            node _SatpNow_T_3 = bits(_SatpNow_WIRE_1, 43, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            SatpNow_1.ppn <= _SatpNow_T_3 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            node _SatpNow_T_4 = bits(_SatpNow_WIRE_1, 59, 44) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            SatpNow_1.asid <= _SatpNow_T_4 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            node _SatpNow_T_5 = bits(_SatpNow_WIRE_1, 63, 60) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            SatpNow_1.mode <= _SatpNow_T_5 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            LevelVec_1[2].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 267:25]
            node _LevelVec_2_addr_T_4 = bits(_T_492, 38, 30) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:67]
            node _LevelVec_2_addr_T_5 = cat(SatpNow_1.ppn, _LevelVec_2_addr_T_4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:49]
            node _LevelVec_2_addr_T_6 = cat(UInt<8>("h0"), _LevelVec_2_addr_T_5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:35]
            node _LevelVec_2_addr_T_7 = cat(_LevelVec_2_addr_T_6, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:31]
            LevelVec_1[2].addr <= _LevelVec_2_addr_T_7 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:25]
            when LevelVec_1[2].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 271:41]
              tlb.Anotherread[0].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
              tlb.Anotherread[0].addr <= LevelVec_1[2].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
              tlb.Anotherread[0].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
              wire PTE_3 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire _PTE_WIRE_3 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              _PTE_WIRE_3 <= tlb.Anotherread[0].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_12 = bits(_PTE_WIRE_3, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_3.flag <= _PTE_T_12 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_13 = bits(_PTE_WIRE_3, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_3.rsw <= _PTE_T_13 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_14 = bits(_PTE_WIRE_3, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_3.ppn <= _PTE_T_14 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_15 = bits(_PTE_WIRE_3, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_3.reserved <= _PTE_T_15 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire PTEFlag_3 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              wire _PTEFlag_WIRE_3 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              _PTEFlag_WIRE_3 <= PTE_3.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_24 = bits(_PTEFlag_WIRE_3, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_3.v <= _PTEFlag_T_24 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_25 = bits(_PTEFlag_WIRE_3, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_3.r <= _PTEFlag_T_25 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_26 = bits(_PTEFlag_WIRE_3, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_3.w <= _PTEFlag_T_26 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_27 = bits(_PTEFlag_WIRE_3, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_3.x <= _PTEFlag_T_27 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_28 = bits(_PTEFlag_WIRE_3, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_3.u <= _PTEFlag_T_28 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_29 = bits(_PTEFlag_WIRE_3, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_3.g <= _PTEFlag_T_29 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_30 = bits(_PTEFlag_WIRE_3, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_3.a <= _PTEFlag_T_30 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_31 = bits(_PTEFlag_WIRE_3, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_3.d <= _PTEFlag_T_31 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _T_494 = eq(PTEFlag_3.v, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:16]
              node _T_495 = eq(PTEFlag_3.r, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:31]
              node _T_496 = and(_T_495, PTEFlag_3.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:42]
              node _T_497 = or(_T_494, _T_496) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:27]
              when _T_497 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:57]
                LevelVec_1[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 281:45]
                LevelVec_1[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 282:45]
                LevelVec_1[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 284:41]
                LevelVec_1[2].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 285:41]
              else :
                node _T_498 = or(PTEFlag_3.r, PTEFlag_3.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:28]
                when _T_498 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:42]
                  LevelVec_1[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 291:47]
                  LevelVec_1[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 292:47]
                  LevelVec_1[2].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 294:43]
                  node LevelVec_2_pte_lo_1 = cat(PTE_3.rsw, PTE_3.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node LevelVec_2_pte_hi_1 = cat(PTE_3.reserved, PTE_3.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node _LevelVec_2_pte_T_1 = cat(LevelVec_2_pte_hi_1, LevelVec_2_pte_lo_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  LevelVec_1[2].pte <= _LevelVec_2_pte_T_1 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:43]
                else :
                  LevelVec_1[1].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 299:47]
                  node _LevelVec_1_addr_T_4 = bits(_T_492, 29, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:86]
                  node _LevelVec_1_addr_T_5 = cat(PTE_3.ppn, _LevelVec_1_addr_T_4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:72]
                  node _LevelVec_1_addr_T_6 = cat(UInt<8>("h0"), _LevelVec_1_addr_T_5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:58]
                  node _LevelVec_1_addr_T_7 = cat(_LevelVec_1_addr_T_6, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:54]
                  LevelVec_1[1].addr <= _LevelVec_1_addr_T_7 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:48]
                  LevelVec_1[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 308:43]
                  LevelVec_1[2].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 309:43]
            else :
              LevelVec_1[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 316:43]
              LevelVec_1[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 317:43]
              LevelVec_1[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 319:39]
              LevelVec_1[2].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 320:39]
            when LevelVec_1[1].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 271:41]
              tlb.Anotherread[1].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
              tlb.Anotherread[1].addr <= LevelVec_1[1].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
              tlb.Anotherread[1].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
              wire PTE_4 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire _PTE_WIRE_4 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              _PTE_WIRE_4 <= tlb.Anotherread[1].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_16 = bits(_PTE_WIRE_4, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_4.flag <= _PTE_T_16 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_17 = bits(_PTE_WIRE_4, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_4.rsw <= _PTE_T_17 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_18 = bits(_PTE_WIRE_4, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_4.ppn <= _PTE_T_18 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_19 = bits(_PTE_WIRE_4, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_4.reserved <= _PTE_T_19 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire PTEFlag_4 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              wire _PTEFlag_WIRE_4 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              _PTEFlag_WIRE_4 <= PTE_4.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_32 = bits(_PTEFlag_WIRE_4, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_4.v <= _PTEFlag_T_32 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_33 = bits(_PTEFlag_WIRE_4, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_4.r <= _PTEFlag_T_33 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_34 = bits(_PTEFlag_WIRE_4, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_4.w <= _PTEFlag_T_34 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_35 = bits(_PTEFlag_WIRE_4, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_4.x <= _PTEFlag_T_35 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_36 = bits(_PTEFlag_WIRE_4, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_4.u <= _PTEFlag_T_36 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_37 = bits(_PTEFlag_WIRE_4, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_4.g <= _PTEFlag_T_37 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_38 = bits(_PTEFlag_WIRE_4, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_4.a <= _PTEFlag_T_38 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_39 = bits(_PTEFlag_WIRE_4, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_4.d <= _PTEFlag_T_39 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _T_499 = eq(PTEFlag_4.v, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:16]
              node _T_500 = eq(PTEFlag_4.r, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:31]
              node _T_501 = and(_T_500, PTEFlag_4.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:42]
              node _T_502 = or(_T_499, _T_501) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:27]
              when _T_502 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:57]
                LevelVec_1[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 281:45]
                LevelVec_1[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 282:45]
                LevelVec_1[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 284:41]
                LevelVec_1[1].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 285:41]
              else :
                node _T_503 = or(PTEFlag_4.r, PTEFlag_4.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:28]
                when _T_503 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:42]
                  LevelVec_1[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 291:47]
                  LevelVec_1[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 292:47]
                  LevelVec_1[1].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 294:43]
                  node LevelVec_1_pte_lo_1 = cat(PTE_4.rsw, PTE_4.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node LevelVec_1_pte_hi_1 = cat(PTE_4.reserved, PTE_4.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node _LevelVec_1_pte_T_1 = cat(LevelVec_1_pte_hi_1, LevelVec_1_pte_lo_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  LevelVec_1[1].pte <= _LevelVec_1_pte_T_1 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:43]
                else :
                  LevelVec_1[0].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 299:47]
                  node _LevelVec_0_addr_T_4 = bits(_T_492, 20, 12) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:86]
                  node _LevelVec_0_addr_T_5 = cat(PTE_4.ppn, _LevelVec_0_addr_T_4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:72]
                  node _LevelVec_0_addr_T_6 = cat(UInt<8>("h0"), _LevelVec_0_addr_T_5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:58]
                  node _LevelVec_0_addr_T_7 = cat(_LevelVec_0_addr_T_6, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:54]
                  LevelVec_1[0].addr <= _LevelVec_0_addr_T_7 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:48]
                  LevelVec_1[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 308:43]
                  LevelVec_1[1].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 309:43]
            else :
              LevelVec_1[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 316:43]
              LevelVec_1[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 317:43]
              LevelVec_1[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 319:39]
              LevelVec_1[1].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 320:39]
            when LevelVec_1[0].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 271:41]
              tlb.Anotherread[2].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
              tlb.Anotherread[2].addr <= LevelVec_1[0].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
              tlb.Anotherread[2].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
              wire PTE_5 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire _PTE_WIRE_5 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              _PTE_WIRE_5 <= tlb.Anotherread[2].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_20 = bits(_PTE_WIRE_5, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_5.flag <= _PTE_T_20 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_21 = bits(_PTE_WIRE_5, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_5.rsw <= _PTE_T_21 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_22 = bits(_PTE_WIRE_5, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_5.ppn <= _PTE_T_22 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_23 = bits(_PTE_WIRE_5, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_5.reserved <= _PTE_T_23 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire PTEFlag_5 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              wire _PTEFlag_WIRE_5 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              _PTEFlag_WIRE_5 <= PTE_5.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_40 = bits(_PTEFlag_WIRE_5, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_5.v <= _PTEFlag_T_40 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_41 = bits(_PTEFlag_WIRE_5, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_5.r <= _PTEFlag_T_41 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_42 = bits(_PTEFlag_WIRE_5, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_5.w <= _PTEFlag_T_42 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_43 = bits(_PTEFlag_WIRE_5, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_5.x <= _PTEFlag_T_43 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_44 = bits(_PTEFlag_WIRE_5, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_5.u <= _PTEFlag_T_44 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_45 = bits(_PTEFlag_WIRE_5, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_5.g <= _PTEFlag_T_45 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_46 = bits(_PTEFlag_WIRE_5, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_5.a <= _PTEFlag_T_46 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_47 = bits(_PTEFlag_WIRE_5, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_5.d <= _PTEFlag_T_47 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _T_504 = eq(PTEFlag_5.v, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:16]
              node _T_505 = eq(PTEFlag_5.r, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:31]
              node _T_506 = and(_T_505, PTEFlag_5.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:42]
              node _T_507 = or(_T_504, _T_506) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:27]
              when _T_507 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:57]
                LevelVec_1[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 284:41]
                LevelVec_1[0].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 285:41]
              else :
                node _T_508 = or(PTEFlag_5.r, PTEFlag_5.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:28]
                when _T_508 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:42]
                  LevelVec_1[0].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 294:43]
                  node LevelVec_0_pte_lo_1 = cat(PTE_5.rsw, PTE_5.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node LevelVec_0_pte_hi_1 = cat(PTE_5.reserved, PTE_5.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node _LevelVec_0_pte_T_1 = cat(LevelVec_0_pte_hi_1, LevelVec_0_pte_lo_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  LevelVec_1[0].pte <= _LevelVec_0_pte_T_1 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:43]
                else :
                  LevelVec_1[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 308:43]
                  LevelVec_1[0].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 309:43]
            else :
              LevelVec_1[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 319:39]
              LevelVec_1[0].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 320:39]
            node _successLevel_T_7 = cat(LevelVec_1[2].success, LevelVec_1[1].success) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 334:43]
            node _successLevel_T_8 = cat(_successLevel_T_7, LevelVec_1[0].success) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 334:39]
            node _successLevel_T_9 = eq(UInt<3>("h4"), _successLevel_T_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node _successLevel_T_10 = mux(_successLevel_T_9, UInt<2>("h2"), UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node _successLevel_T_11 = eq(UInt<2>("h2"), _successLevel_T_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node _successLevel_T_12 = mux(_successLevel_T_11, UInt<1>("h1"), _successLevel_T_10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node _successLevel_T_13 = eq(UInt<1>("h1"), _successLevel_T_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node successLevel_1 = mux(_successLevel_T_13, UInt<1>("h0"), _successLevel_T_12) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node _T_509 = eq(successLevel_1, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 335:27]
            node _T_510 = not(_T_509) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 335:12]
            when _T_510 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 335:37]
              wire _WIRE_2 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              wire _WIRE_3 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              _WIRE_3 <= LevelVec_1[successLevel_1].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              node _T_511 = bits(_WIRE_3, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              _WIRE_2.flag <= _T_511 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              node _T_512 = bits(_WIRE_3, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              _WIRE_2.rsw <= _T_512 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              node _T_513 = bits(_WIRE_3, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              _WIRE_2.ppn <= _T_513 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              node _T_514 = bits(_WIRE_3, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              _WIRE_2.reserved <= _T_514 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              wire _WIRE_4 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              wire _WIRE_5 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _WIRE_5 <= _WIRE_2.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _T_515 = bits(_WIRE_5, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _WIRE_4.v <= _T_515 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _T_516 = bits(_WIRE_5, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _WIRE_4.r <= _T_516 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _T_517 = bits(_WIRE_5, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _WIRE_4.w <= _T_517 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _T_518 = bits(_WIRE_5, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _WIRE_4.x <= _T_518 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _T_519 = bits(_WIRE_5, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _WIRE_4.u <= _T_519 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _T_520 = bits(_WIRE_5, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _WIRE_4.g <= _T_520 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _T_521 = bits(_WIRE_5, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _WIRE_4.a <= _T_521 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _T_522 = bits(_WIRE_5, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _WIRE_4.d <= _T_522 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              wire _mstatus_mxr_WIRE : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              wire _mstatus_mxr_WIRE_1 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_1 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T = bits(_mstatus_mxr_WIRE_1, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE.pad4 <= _mstatus_mxr_T @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_1 = bits(_mstatus_mxr_WIRE_1, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE.sie <= _mstatus_mxr_T_1 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_2 = bits(_mstatus_mxr_WIRE_1, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE.pad3 <= _mstatus_mxr_T_2 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_3 = bits(_mstatus_mxr_WIRE_1, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE.mie <= _mstatus_mxr_T_3 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_4 = bits(_mstatus_mxr_WIRE_1, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE.pad2 <= _mstatus_mxr_T_4 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_5 = bits(_mstatus_mxr_WIRE_1, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE.spie <= _mstatus_mxr_T_5 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_6 = bits(_mstatus_mxr_WIRE_1, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE.ube <= _mstatus_mxr_T_6 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_7 = bits(_mstatus_mxr_WIRE_1, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE.mpie <= _mstatus_mxr_T_7 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_8 = bits(_mstatus_mxr_WIRE_1, 8, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE.spp <= _mstatus_mxr_T_8 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_9 = bits(_mstatus_mxr_WIRE_1, 10, 9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE.vs <= _mstatus_mxr_T_9 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_10 = bits(_mstatus_mxr_WIRE_1, 12, 11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE.mpp <= _mstatus_mxr_T_10 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_11 = bits(_mstatus_mxr_WIRE_1, 14, 13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE.fs <= _mstatus_mxr_T_11 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_12 = bits(_mstatus_mxr_WIRE_1, 16, 15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE.xs <= _mstatus_mxr_T_12 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_13 = bits(_mstatus_mxr_WIRE_1, 17, 17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE.mprv <= _mstatus_mxr_T_13 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_14 = bits(_mstatus_mxr_WIRE_1, 18, 18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE.sum <= _mstatus_mxr_T_14 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_15 = bits(_mstatus_mxr_WIRE_1, 19, 19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE.mxr <= _mstatus_mxr_T_15 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_16 = bits(_mstatus_mxr_WIRE_1, 20, 20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE.tvm <= _mstatus_mxr_T_16 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_17 = bits(_mstatus_mxr_WIRE_1, 21, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE.tw <= _mstatus_mxr_T_17 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_18 = bits(_mstatus_mxr_WIRE_1, 22, 22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE.tsr <= _mstatus_mxr_T_18 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_19 = bits(_mstatus_mxr_WIRE_1, 31, 23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE.pad0 <= _mstatus_mxr_T_19 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_20 = bits(_mstatus_mxr_WIRE_1, 33, 32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE.uxl <= _mstatus_mxr_T_20 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_21 = bits(_mstatus_mxr_WIRE_1, 35, 34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE.sxl <= _mstatus_mxr_T_21 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_22 = bits(_mstatus_mxr_WIRE_1, 36, 36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE.sbe <= _mstatus_mxr_T_22 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_23 = bits(_mstatus_mxr_WIRE_1, 37, 37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE.mbe <= _mstatus_mxr_T_23 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_24 = bits(_mstatus_mxr_WIRE_1, 62, 38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE.pad1 <= _mstatus_mxr_T_24 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_25 = bits(_mstatus_mxr_WIRE_1, 63, 63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE.sd <= _mstatus_mxr_T_25 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node mstatus_mxr = bits(_mstatus_mxr_WIRE.mxr, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:73]
              wire _mstatus_sum_WIRE : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              wire _mstatus_sum_WIRE_1 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_1 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T = bits(_mstatus_sum_WIRE_1, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE.pad4 <= _mstatus_sum_T @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_1 = bits(_mstatus_sum_WIRE_1, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE.sie <= _mstatus_sum_T_1 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_2 = bits(_mstatus_sum_WIRE_1, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE.pad3 <= _mstatus_sum_T_2 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_3 = bits(_mstatus_sum_WIRE_1, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE.mie <= _mstatus_sum_T_3 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_4 = bits(_mstatus_sum_WIRE_1, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE.pad2 <= _mstatus_sum_T_4 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_5 = bits(_mstatus_sum_WIRE_1, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE.spie <= _mstatus_sum_T_5 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_6 = bits(_mstatus_sum_WIRE_1, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE.ube <= _mstatus_sum_T_6 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_7 = bits(_mstatus_sum_WIRE_1, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE.mpie <= _mstatus_sum_T_7 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_8 = bits(_mstatus_sum_WIRE_1, 8, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE.spp <= _mstatus_sum_T_8 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_9 = bits(_mstatus_sum_WIRE_1, 10, 9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE.vs <= _mstatus_sum_T_9 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_10 = bits(_mstatus_sum_WIRE_1, 12, 11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE.mpp <= _mstatus_sum_T_10 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_11 = bits(_mstatus_sum_WIRE_1, 14, 13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE.fs <= _mstatus_sum_T_11 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_12 = bits(_mstatus_sum_WIRE_1, 16, 15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE.xs <= _mstatus_sum_T_12 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_13 = bits(_mstatus_sum_WIRE_1, 17, 17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE.mprv <= _mstatus_sum_T_13 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_14 = bits(_mstatus_sum_WIRE_1, 18, 18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE.sum <= _mstatus_sum_T_14 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_15 = bits(_mstatus_sum_WIRE_1, 19, 19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE.mxr <= _mstatus_sum_T_15 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_16 = bits(_mstatus_sum_WIRE_1, 20, 20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE.tvm <= _mstatus_sum_T_16 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_17 = bits(_mstatus_sum_WIRE_1, 21, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE.tw <= _mstatus_sum_T_17 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_18 = bits(_mstatus_sum_WIRE_1, 22, 22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE.tsr <= _mstatus_sum_T_18 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_19 = bits(_mstatus_sum_WIRE_1, 31, 23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE.pad0 <= _mstatus_sum_T_19 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_20 = bits(_mstatus_sum_WIRE_1, 33, 32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE.uxl <= _mstatus_sum_T_20 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_21 = bits(_mstatus_sum_WIRE_1, 35, 34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE.sxl <= _mstatus_sum_T_21 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_22 = bits(_mstatus_sum_WIRE_1, 36, 36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE.sbe <= _mstatus_sum_T_22 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_23 = bits(_mstatus_sum_WIRE_1, 37, 37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE.mbe <= _mstatus_sum_T_23 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_24 = bits(_mstatus_sum_WIRE_1, 62, 38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE.pad1 <= _mstatus_sum_T_24 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_25 = bits(_mstatus_sum_WIRE_1, 63, 63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE.sd <= _mstatus_sum_T_25 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node mstatus_sum = bits(_mstatus_sum_WIRE.sum, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:73]
              node _permCheck_T = eq(pv, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:32]
              node _permCheck_T_1 = eq(_WIRE_4.u, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:45]
              node _permCheck_T_2 = and(_permCheck_T, _permCheck_T_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:42]
              node _permCheck_T_3 = eq(_permCheck_T_2, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:21]
              node _permCheck_T_4 = and(_WIRE_4.v, _permCheck_T_3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:18]
              node _permCheck_T_5 = eq(pv, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:72]
              node _permCheck_T_6 = and(_permCheck_T_5, _WIRE_4.u) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:82]
              node _permCheck_T_7 = eq(mstatus_sum, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:100]
              node _permCheck_T_8 = or(_permCheck_T_7, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:113]
              node _permCheck_T_9 = and(_permCheck_T_6, _permCheck_T_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:96]
              node _permCheck_T_10 = eq(_permCheck_T_9, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:61]
              node permCheck = and(_permCheck_T_4, _permCheck_T_10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:58]
              node permExec = and(permCheck, _WIRE_4.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 179:31]
              node _permLoad_T = and(mstatus_mxr, _WIRE_4.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 180:61]
              node _permLoad_T_1 = or(_WIRE_4.r, _permLoad_T) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 180:46]
              node permLoad = and(permCheck, _permLoad_T_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 180:31]
              node permStore = and(permCheck, _WIRE_4.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 181:31]
              node _T_523 = and(UInt<1>("h0"), permExec) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:15]
              node _T_524 = eq(UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:32]
              node _T_525 = eq(UInt<2>("h2"), UInt<1>("h1")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:71]
              node _T_526 = and(permLoad, _T_525) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:56]
              node _T_527 = eq(UInt<2>("h2"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:111]
              node _T_528 = and(permStore, _T_527) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:96]
              node _T_529 = or(_T_526, _T_528) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:82]
              node _T_530 = and(_T_524, _T_529) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:42]
              node _T_531 = or(_T_523, _T_530) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:28]
              when _T_531 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 346:11]
                wire _WIRE_6 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                wire _WIRE_7 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                _WIRE_7 <= LevelVec_1[successLevel_1].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                node _T_532 = bits(_WIRE_7, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                _WIRE_6.flag <= _T_532 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                node _T_533 = bits(_WIRE_7, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                _WIRE_6.rsw <= _T_533 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                node _T_534 = bits(_WIRE_7, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                _WIRE_6.ppn <= _T_534 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                node _T_535 = bits(_WIRE_7, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                _WIRE_6.reserved <= _T_535 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                node _mask_mask_T_5 = eq(UInt<2>("h2"), successLevel_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node _mask_mask_T_6 = mux(_mask_mask_T_5, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node _mask_mask_T_7 = eq(UInt<1>("h1"), successLevel_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node _mask_mask_T_8 = mux(_mask_mask_T_7, UInt<9>("h1ff"), _mask_mask_T_6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node _mask_mask_T_9 = eq(UInt<1>("h0"), successLevel_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node mask_1 = mux(_mask_mask_T_9, UInt<1>("h0"), _mask_mask_T_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node _T_536 = and(mask_1, _WIRE_6.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 240:11]
                node _T_537 = neq(_T_536, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 240:18]
                when _T_537 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:99]
                  success_1 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 351:26]
                  finaladdr_1 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 352:26]
                else :
                  node _T_538 = eq(UInt<2>("h2"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 357:30]
                  when _T_538 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 357:41]
                    wire _WIRE_8 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    wire _WIRE_9 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    _WIRE_9 <= LevelVec_1[successLevel_1].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    node _T_539 = bits(_WIRE_9, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    _WIRE_8.flag <= _T_539 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    node _T_540 = bits(_WIRE_9, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    _WIRE_8.rsw <= _T_540 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    node _T_541 = bits(_WIRE_9, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    _WIRE_8.ppn <= _T_541 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    node _T_542 = bits(_WIRE_9, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    _WIRE_8.reserved <= _T_542 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    wire FlagPTE : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    wire _FlagPTE_WIRE : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    _FlagPTE_WIRE <= _WIRE_8.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _FlagPTE_T = bits(_FlagPTE_WIRE, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    FlagPTE.v <= _FlagPTE_T @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _FlagPTE_T_1 = bits(_FlagPTE_WIRE, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    FlagPTE.r <= _FlagPTE_T_1 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _FlagPTE_T_2 = bits(_FlagPTE_WIRE, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    FlagPTE.w <= _FlagPTE_T_2 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _FlagPTE_T_3 = bits(_FlagPTE_WIRE, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    FlagPTE.x <= _FlagPTE_T_3 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _FlagPTE_T_4 = bits(_FlagPTE_WIRE, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    FlagPTE.u <= _FlagPTE_T_4 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _FlagPTE_T_5 = bits(_FlagPTE_WIRE, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    FlagPTE.g <= _FlagPTE_T_5 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _FlagPTE_T_6 = bits(_FlagPTE_WIRE, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    FlagPTE.a <= _FlagPTE_T_6 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _FlagPTE_T_7 = bits(_FlagPTE_WIRE, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    FlagPTE.d <= _FlagPTE_T_7 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    wire FlagPTEnew : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    FlagPTEnew.v <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    FlagPTEnew.r <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    FlagPTEnew.w <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    FlagPTEnew.x <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    FlagPTEnew.u <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    FlagPTEnew.g <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    FlagPTEnew.a <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    FlagPTEnew.d <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    node _T_543 = not(FlagPTE.a) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:10]
                    node _T_544 = not(FlagPTE.d) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:23]
                    node _T_545 = or(_T_543, _T_544) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:21]
                    when _T_545 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:35]
                      FlagPTEnew <= FlagPTE @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 198:20]
                      FlagPTEnew.a <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 199:20]
                      FlagPTEnew.d <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 200:20]
                      node PTEnew_lo_lo = cat(FlagPTEnew.r, FlagPTEnew.v) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node PTEnew_lo_hi = cat(FlagPTEnew.x, FlagPTEnew.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node PTEnew_lo = cat(PTEnew_lo_hi, PTEnew_lo_lo) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node PTEnew_hi_lo = cat(FlagPTEnew.g, FlagPTEnew.u) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node PTEnew_hi_hi = cat(FlagPTEnew.d, FlagPTEnew.a) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node PTEnew_hi = cat(PTEnew_hi_hi, PTEnew_hi_lo) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node _PTEnew_T = cat(PTEnew_hi, PTEnew_lo) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node PTEnew_lo_1 = cat(_WIRE_8.rsw, _PTEnew_T) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:23]
                      node PTEnew_hi_1 = cat(_WIRE_8.reserved, _WIRE_8.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:23]
                      node PTEnew = cat(PTEnew_hi_1, PTEnew_lo_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:23]
                      tlb.Anotherwrite[0].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 159:38]
                      tlb.Anotherwrite[0].addr <= LevelVec_1[successLevel_1].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 160:38]
                      tlb.Anotherwrite[0].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 161:38]
                      tlb.Anotherwrite[0].data <= PTEnew @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 162:38]
                  success_1 <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 360:26]
                  wire _finaladdr_WIRE_2 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  wire _finaladdr_WIRE_3 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  _finaladdr_WIRE_3 <= LevelVec_1[successLevel_1].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  node _finaladdr_T_10 = bits(_finaladdr_WIRE_3, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  _finaladdr_WIRE_2.flag <= _finaladdr_T_10 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  node _finaladdr_T_11 = bits(_finaladdr_WIRE_3, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  _finaladdr_WIRE_2.rsw <= _finaladdr_T_11 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  node _finaladdr_T_12 = bits(_finaladdr_WIRE_3, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  _finaladdr_WIRE_2.ppn <= _finaladdr_T_12 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  node _finaladdr_T_13 = bits(_finaladdr_WIRE_3, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  _finaladdr_WIRE_2.reserved <= _finaladdr_T_13 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  node _finaladdr_T_14 = bits(_T_492, 11, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:94]
                  node _finaladdr_T_15 = cat(_finaladdr_WIRE_2.ppn, _finaladdr_T_14) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:31]
                  node _finaladdr_mask_T_10 = eq(UInt<2>("h2"), successLevel_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _finaladdr_mask_T_11 = mux(_finaladdr_mask_T_10, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _finaladdr_mask_T_12 = eq(UInt<1>("h1"), successLevel_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _finaladdr_mask_T_13 = mux(_finaladdr_mask_T_12, UInt<9>("h1ff"), _finaladdr_mask_T_11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _finaladdr_mask_T_14 = eq(UInt<1>("h0"), successLevel_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node finaladdr_mask_2 = mux(_finaladdr_mask_T_14, UInt<1>("h0"), _finaladdr_mask_T_13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _finaladdr_T_16 = not(finaladdr_mask_2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:106]
                  node _finaladdr_T_17 = and(_finaladdr_T_15, _finaladdr_T_16) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:103]
                  node _finaladdr_mask_T_15 = eq(UInt<2>("h2"), successLevel_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node _finaladdr_mask_T_16 = mux(_finaladdr_mask_T_15, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node _finaladdr_mask_T_17 = eq(UInt<1>("h1"), successLevel_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node _finaladdr_mask_T_18 = mux(_finaladdr_mask_T_17, UInt<9>("h1ff"), _finaladdr_mask_T_16) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node _finaladdr_mask_T_19 = eq(UInt<1>("h0"), successLevel_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node finaladdr_mask_3 = mux(_finaladdr_mask_T_19, UInt<1>("h0"), _finaladdr_mask_T_18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node _finaladdr_T_18 = and(_T_492, finaladdr_mask_3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 366:26]
                  node _finaladdr_T_19 = or(_finaladdr_T_17, _finaladdr_T_18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 366:18]
                  finaladdr_1 <= _finaladdr_T_19 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:23]
              else :
                success_1 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 371:24]
                finaladdr_1 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 372:24]
            else :
              success_1 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 376:22]
              finaladdr_1 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 377:22]
          else :
            success_1 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 382:20]
            finaladdr_1 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 383:20]
          when success_1 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 96:23]
            mem.write.addr <= finaladdr_1 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 97:26]
          else :
            exceptionVec[15] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
            raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
        else :
          mem.write.addr <= _T_492 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 102:24]
        mem.write.memWidth <= UInt<4>("h8") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 104:26]
        mem.write.data <= _T_493 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 105:26]
      node _T_546 = and(inst, UInt<15>("h707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_547 = eq(UInt<13>("h1023"), _T_546) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_547 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 328:20]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_5_T_1 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_5 <= _imm_11_5_T_1 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_548 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_17 = bits(_T_548, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_17 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_549 = bits(_T_548, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_32 = bits(_T_549, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_32 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_550 = bits(_T_549, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_32 = bits(_T_550, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_32 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_551 = bits(_T_550, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _imm_4_0_T_1 = bits(_T_551, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_4_0 <= _imm_4_0_T_1 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_552 = bits(_T_551, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_552 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _imm_T_85 = cat(imm_11_5, imm_4_0) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 49:141]
        node imm_signBit_25 = bits(_imm_T_85, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_86 = bits(imm_signBit_25, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_87 = mux(_imm_T_86, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_88 = cat(_imm_T_87, _imm_T_85) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_88 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 49:127]
        node _T_553 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 330:47]
        node _T_554 = tail(_T_553, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 330:47]
        node _T_555 = bits(_T_554, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:25]
        node _T_556 = eq(_T_555, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:29]
        node _T_557 = bits(_T_554, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:25]
        node _T_558 = eq(_T_557, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:32]
        node _T_559 = bits(_T_554, 2, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:25]
        node _T_560 = eq(_T_559, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:32]
        node _T_561 = eq(UInt<1>("h1"), UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_562 = mux(_T_561, _T_556, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_563 = eq(UInt<2>("h2"), UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_564 = mux(_T_563, _T_558, _T_562) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_565 = eq(UInt<2>("h3"), UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_566 = mux(_T_565, _T_560, _T_564) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        when _T_566 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 330:55]
          node _T_567 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 331:31]
          node _T_568 = tail(_T_567, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 331:31]
          node _T_569 = bits(now.reg[rs2], 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 331:56]
          wire mstatusStruct_1 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          wire _mstatusStruct_WIRE_1 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          _mstatusStruct_WIRE_1 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_26 = bits(_mstatusStruct_WIRE_1, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_1.pad4 <= _mstatusStruct_T_26 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_27 = bits(_mstatusStruct_WIRE_1, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_1.sie <= _mstatusStruct_T_27 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_28 = bits(_mstatusStruct_WIRE_1, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_1.pad3 <= _mstatusStruct_T_28 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_29 = bits(_mstatusStruct_WIRE_1, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_1.mie <= _mstatusStruct_T_29 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_30 = bits(_mstatusStruct_WIRE_1, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_1.pad2 <= _mstatusStruct_T_30 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_31 = bits(_mstatusStruct_WIRE_1, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_1.spie <= _mstatusStruct_T_31 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_32 = bits(_mstatusStruct_WIRE_1, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_1.ube <= _mstatusStruct_T_32 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_33 = bits(_mstatusStruct_WIRE_1, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_1.mpie <= _mstatusStruct_T_33 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_34 = bits(_mstatusStruct_WIRE_1, 8, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_1.spp <= _mstatusStruct_T_34 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_35 = bits(_mstatusStruct_WIRE_1, 10, 9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_1.vs <= _mstatusStruct_T_35 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_36 = bits(_mstatusStruct_WIRE_1, 12, 11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_1.mpp <= _mstatusStruct_T_36 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_37 = bits(_mstatusStruct_WIRE_1, 14, 13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_1.fs <= _mstatusStruct_T_37 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_38 = bits(_mstatusStruct_WIRE_1, 16, 15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_1.xs <= _mstatusStruct_T_38 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_39 = bits(_mstatusStruct_WIRE_1, 17, 17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_1.mprv <= _mstatusStruct_T_39 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_40 = bits(_mstatusStruct_WIRE_1, 18, 18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_1.sum <= _mstatusStruct_T_40 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_41 = bits(_mstatusStruct_WIRE_1, 19, 19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_1.mxr <= _mstatusStruct_T_41 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_42 = bits(_mstatusStruct_WIRE_1, 20, 20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_1.tvm <= _mstatusStruct_T_42 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_43 = bits(_mstatusStruct_WIRE_1, 21, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_1.tw <= _mstatusStruct_T_43 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_44 = bits(_mstatusStruct_WIRE_1, 22, 22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_1.tsr <= _mstatusStruct_T_44 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_45 = bits(_mstatusStruct_WIRE_1, 31, 23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_1.pad0 <= _mstatusStruct_T_45 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_46 = bits(_mstatusStruct_WIRE_1, 33, 32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_1.uxl <= _mstatusStruct_T_46 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_47 = bits(_mstatusStruct_WIRE_1, 35, 34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_1.sxl <= _mstatusStruct_T_47 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_48 = bits(_mstatusStruct_WIRE_1, 36, 36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_1.sbe <= _mstatusStruct_T_48 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_49 = bits(_mstatusStruct_WIRE_1, 37, 37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_1.mbe <= _mstatusStruct_T_49 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_50 = bits(_mstatusStruct_WIRE_1, 62, 38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_1.pad1 <= _mstatusStruct_T_50 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_51 = bits(_mstatusStruct_WIRE_1, 63, 63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_1.sd <= _mstatusStruct_T_51 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _pv_T_1 = bits(mstatusStruct_1.mprv, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 89:50]
          node pv_1 = mux(_pv_T_1, mstatusStruct_1.mpp, now.internal.privilegeMode) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 89:30]
          wire _vmEnable_WIRE_4 : { mode : UInt<4>, asid : UInt<16>, ppn : UInt<44>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
          wire _vmEnable_WIRE_5 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
          _vmEnable_WIRE_5 <= now.csr.satp @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
          node _vmEnable_T_10 = bits(_vmEnable_WIRE_5, 43, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
          _vmEnable_WIRE_4.ppn <= _vmEnable_T_10 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
          node _vmEnable_T_11 = bits(_vmEnable_WIRE_5, 59, 44) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
          _vmEnable_WIRE_4.asid <= _vmEnable_T_11 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
          node _vmEnable_T_12 = bits(_vmEnable_WIRE_5, 63, 60) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
          _vmEnable_WIRE_4.mode <= _vmEnable_T_12 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
          node _vmEnable_T_13 = eq(_vmEnable_WIRE_4.mode, UInt<4>("h8")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:70]
          node _vmEnable_T_14 = lt(pv_1, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:85]
          node vmEnable_2 = and(_vmEnable_T_13, _vmEnable_T_14) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:78]
          mem.write.valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 92:23]
          when vmEnable_2 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 93:22]
            wire success_2 : UInt<1> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 260:28]
            wire finaladdr_2 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 261:28]
            wire flag_2 : UInt<1> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 247:20]
            flag_2 <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 253:10]
            when flag_2 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 262:30]
              wire LevelVec_2 : { valid : UInt<1>, success : UInt<1>, addr : UInt<64>, pte : UInt<64>}[3] @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 265:26]
              wire SatpNow_2 : { mode : UInt<4>, asid : UInt<16>, ppn : UInt<44>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              wire _SatpNow_WIRE_2 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              _SatpNow_WIRE_2 <= now.csr.satp @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              node _SatpNow_T_6 = bits(_SatpNow_WIRE_2, 43, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              SatpNow_2.ppn <= _SatpNow_T_6 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              node _SatpNow_T_7 = bits(_SatpNow_WIRE_2, 59, 44) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              SatpNow_2.asid <= _SatpNow_T_7 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              node _SatpNow_T_8 = bits(_SatpNow_WIRE_2, 63, 60) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              SatpNow_2.mode <= _SatpNow_T_8 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              LevelVec_2[2].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 267:25]
              node _LevelVec_2_addr_T_8 = bits(_T_568, 38, 30) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:67]
              node _LevelVec_2_addr_T_9 = cat(SatpNow_2.ppn, _LevelVec_2_addr_T_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:49]
              node _LevelVec_2_addr_T_10 = cat(UInt<8>("h0"), _LevelVec_2_addr_T_9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:35]
              node _LevelVec_2_addr_T_11 = cat(_LevelVec_2_addr_T_10, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:31]
              LevelVec_2[2].addr <= _LevelVec_2_addr_T_11 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:25]
              when LevelVec_2[2].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 271:41]
                tlb.Anotherread[0].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
                tlb.Anotherread[0].addr <= LevelVec_2[2].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
                tlb.Anotherread[0].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
                wire PTE_6 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                wire _PTE_WIRE_6 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                _PTE_WIRE_6 <= tlb.Anotherread[0].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _PTE_T_24 = bits(_PTE_WIRE_6, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                PTE_6.flag <= _PTE_T_24 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _PTE_T_25 = bits(_PTE_WIRE_6, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                PTE_6.rsw <= _PTE_T_25 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _PTE_T_26 = bits(_PTE_WIRE_6, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                PTE_6.ppn <= _PTE_T_26 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _PTE_T_27 = bits(_PTE_WIRE_6, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                PTE_6.reserved <= _PTE_T_27 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                wire PTEFlag_6 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                wire _PTEFlag_WIRE_6 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                _PTEFlag_WIRE_6 <= PTE_6.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_48 = bits(_PTEFlag_WIRE_6, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_6.v <= _PTEFlag_T_48 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_49 = bits(_PTEFlag_WIRE_6, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_6.r <= _PTEFlag_T_49 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_50 = bits(_PTEFlag_WIRE_6, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_6.w <= _PTEFlag_T_50 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_51 = bits(_PTEFlag_WIRE_6, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_6.x <= _PTEFlag_T_51 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_52 = bits(_PTEFlag_WIRE_6, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_6.u <= _PTEFlag_T_52 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_53 = bits(_PTEFlag_WIRE_6, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_6.g <= _PTEFlag_T_53 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_54 = bits(_PTEFlag_WIRE_6, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_6.a <= _PTEFlag_T_54 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_55 = bits(_PTEFlag_WIRE_6, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_6.d <= _PTEFlag_T_55 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _T_570 = eq(PTEFlag_6.v, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:16]
                node _T_571 = eq(PTEFlag_6.r, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:31]
                node _T_572 = and(_T_571, PTEFlag_6.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:42]
                node _T_573 = or(_T_570, _T_572) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:27]
                when _T_573 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:57]
                  LevelVec_2[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 281:45]
                  LevelVec_2[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 282:45]
                  LevelVec_2[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 284:41]
                  LevelVec_2[2].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 285:41]
                else :
                  node _T_574 = or(PTEFlag_6.r, PTEFlag_6.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:28]
                  when _T_574 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:42]
                    LevelVec_2[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 291:47]
                    LevelVec_2[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 292:47]
                    LevelVec_2[2].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 294:43]
                    node LevelVec_2_pte_lo_2 = cat(PTE_6.rsw, PTE_6.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    node LevelVec_2_pte_hi_2 = cat(PTE_6.reserved, PTE_6.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    node _LevelVec_2_pte_T_2 = cat(LevelVec_2_pte_hi_2, LevelVec_2_pte_lo_2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    LevelVec_2[2].pte <= _LevelVec_2_pte_T_2 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:43]
                  else :
                    LevelVec_2[1].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 299:47]
                    node _LevelVec_1_addr_T_8 = bits(_T_568, 29, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:86]
                    node _LevelVec_1_addr_T_9 = cat(PTE_6.ppn, _LevelVec_1_addr_T_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:72]
                    node _LevelVec_1_addr_T_10 = cat(UInt<8>("h0"), _LevelVec_1_addr_T_9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:58]
                    node _LevelVec_1_addr_T_11 = cat(_LevelVec_1_addr_T_10, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:54]
                    LevelVec_2[1].addr <= _LevelVec_1_addr_T_11 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:48]
                    LevelVec_2[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 308:43]
                    LevelVec_2[2].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 309:43]
              else :
                LevelVec_2[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 316:43]
                LevelVec_2[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 317:43]
                LevelVec_2[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 319:39]
                LevelVec_2[2].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 320:39]
              when LevelVec_2[1].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 271:41]
                tlb.Anotherread[1].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
                tlb.Anotherread[1].addr <= LevelVec_2[1].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
                tlb.Anotherread[1].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
                wire PTE_7 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                wire _PTE_WIRE_7 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                _PTE_WIRE_7 <= tlb.Anotherread[1].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _PTE_T_28 = bits(_PTE_WIRE_7, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                PTE_7.flag <= _PTE_T_28 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _PTE_T_29 = bits(_PTE_WIRE_7, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                PTE_7.rsw <= _PTE_T_29 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _PTE_T_30 = bits(_PTE_WIRE_7, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                PTE_7.ppn <= _PTE_T_30 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _PTE_T_31 = bits(_PTE_WIRE_7, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                PTE_7.reserved <= _PTE_T_31 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                wire PTEFlag_7 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                wire _PTEFlag_WIRE_7 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                _PTEFlag_WIRE_7 <= PTE_7.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_56 = bits(_PTEFlag_WIRE_7, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_7.v <= _PTEFlag_T_56 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_57 = bits(_PTEFlag_WIRE_7, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_7.r <= _PTEFlag_T_57 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_58 = bits(_PTEFlag_WIRE_7, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_7.w <= _PTEFlag_T_58 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_59 = bits(_PTEFlag_WIRE_7, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_7.x <= _PTEFlag_T_59 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_60 = bits(_PTEFlag_WIRE_7, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_7.u <= _PTEFlag_T_60 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_61 = bits(_PTEFlag_WIRE_7, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_7.g <= _PTEFlag_T_61 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_62 = bits(_PTEFlag_WIRE_7, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_7.a <= _PTEFlag_T_62 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_63 = bits(_PTEFlag_WIRE_7, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_7.d <= _PTEFlag_T_63 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _T_575 = eq(PTEFlag_7.v, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:16]
                node _T_576 = eq(PTEFlag_7.r, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:31]
                node _T_577 = and(_T_576, PTEFlag_7.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:42]
                node _T_578 = or(_T_575, _T_577) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:27]
                when _T_578 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:57]
                  LevelVec_2[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 281:45]
                  LevelVec_2[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 282:45]
                  LevelVec_2[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 284:41]
                  LevelVec_2[1].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 285:41]
                else :
                  node _T_579 = or(PTEFlag_7.r, PTEFlag_7.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:28]
                  when _T_579 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:42]
                    LevelVec_2[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 291:47]
                    LevelVec_2[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 292:47]
                    LevelVec_2[1].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 294:43]
                    node LevelVec_1_pte_lo_2 = cat(PTE_7.rsw, PTE_7.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    node LevelVec_1_pte_hi_2 = cat(PTE_7.reserved, PTE_7.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    node _LevelVec_1_pte_T_2 = cat(LevelVec_1_pte_hi_2, LevelVec_1_pte_lo_2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    LevelVec_2[1].pte <= _LevelVec_1_pte_T_2 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:43]
                  else :
                    LevelVec_2[0].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 299:47]
                    node _LevelVec_0_addr_T_8 = bits(_T_568, 20, 12) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:86]
                    node _LevelVec_0_addr_T_9 = cat(PTE_7.ppn, _LevelVec_0_addr_T_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:72]
                    node _LevelVec_0_addr_T_10 = cat(UInt<8>("h0"), _LevelVec_0_addr_T_9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:58]
                    node _LevelVec_0_addr_T_11 = cat(_LevelVec_0_addr_T_10, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:54]
                    LevelVec_2[0].addr <= _LevelVec_0_addr_T_11 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:48]
                    LevelVec_2[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 308:43]
                    LevelVec_2[1].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 309:43]
              else :
                LevelVec_2[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 316:43]
                LevelVec_2[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 317:43]
                LevelVec_2[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 319:39]
                LevelVec_2[1].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 320:39]
              when LevelVec_2[0].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 271:41]
                tlb.Anotherread[2].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
                tlb.Anotherread[2].addr <= LevelVec_2[0].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
                tlb.Anotherread[2].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
                wire PTE_8 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                wire _PTE_WIRE_8 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                _PTE_WIRE_8 <= tlb.Anotherread[2].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _PTE_T_32 = bits(_PTE_WIRE_8, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                PTE_8.flag <= _PTE_T_32 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _PTE_T_33 = bits(_PTE_WIRE_8, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                PTE_8.rsw <= _PTE_T_33 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _PTE_T_34 = bits(_PTE_WIRE_8, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                PTE_8.ppn <= _PTE_T_34 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _PTE_T_35 = bits(_PTE_WIRE_8, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                PTE_8.reserved <= _PTE_T_35 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                wire PTEFlag_8 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                wire _PTEFlag_WIRE_8 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                _PTEFlag_WIRE_8 <= PTE_8.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_64 = bits(_PTEFlag_WIRE_8, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_8.v <= _PTEFlag_T_64 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_65 = bits(_PTEFlag_WIRE_8, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_8.r <= _PTEFlag_T_65 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_66 = bits(_PTEFlag_WIRE_8, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_8.w <= _PTEFlag_T_66 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_67 = bits(_PTEFlag_WIRE_8, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_8.x <= _PTEFlag_T_67 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_68 = bits(_PTEFlag_WIRE_8, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_8.u <= _PTEFlag_T_68 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_69 = bits(_PTEFlag_WIRE_8, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_8.g <= _PTEFlag_T_69 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_70 = bits(_PTEFlag_WIRE_8, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_8.a <= _PTEFlag_T_70 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_71 = bits(_PTEFlag_WIRE_8, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_8.d <= _PTEFlag_T_71 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _T_580 = eq(PTEFlag_8.v, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:16]
                node _T_581 = eq(PTEFlag_8.r, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:31]
                node _T_582 = and(_T_581, PTEFlag_8.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:42]
                node _T_583 = or(_T_580, _T_582) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:27]
                when _T_583 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:57]
                  LevelVec_2[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 284:41]
                  LevelVec_2[0].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 285:41]
                else :
                  node _T_584 = or(PTEFlag_8.r, PTEFlag_8.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:28]
                  when _T_584 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:42]
                    LevelVec_2[0].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 294:43]
                    node LevelVec_0_pte_lo_2 = cat(PTE_8.rsw, PTE_8.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    node LevelVec_0_pte_hi_2 = cat(PTE_8.reserved, PTE_8.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    node _LevelVec_0_pte_T_2 = cat(LevelVec_0_pte_hi_2, LevelVec_0_pte_lo_2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    LevelVec_2[0].pte <= _LevelVec_0_pte_T_2 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:43]
                  else :
                    LevelVec_2[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 308:43]
                    LevelVec_2[0].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 309:43]
              else :
                LevelVec_2[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 319:39]
                LevelVec_2[0].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 320:39]
              node _successLevel_T_14 = cat(LevelVec_2[2].success, LevelVec_2[1].success) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 334:43]
              node _successLevel_T_15 = cat(_successLevel_T_14, LevelVec_2[0].success) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 334:39]
              node _successLevel_T_16 = eq(UInt<3>("h4"), _successLevel_T_15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
              node _successLevel_T_17 = mux(_successLevel_T_16, UInt<2>("h2"), UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
              node _successLevel_T_18 = eq(UInt<2>("h2"), _successLevel_T_15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
              node _successLevel_T_19 = mux(_successLevel_T_18, UInt<1>("h1"), _successLevel_T_17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
              node _successLevel_T_20 = eq(UInt<1>("h1"), _successLevel_T_15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
              node successLevel_2 = mux(_successLevel_T_20, UInt<1>("h0"), _successLevel_T_19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
              node _T_585 = eq(successLevel_2, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 335:27]
              node _T_586 = not(_T_585) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 335:12]
              when _T_586 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 335:37]
                wire _WIRE_10 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                wire _WIRE_11 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                _WIRE_11 <= LevelVec_2[successLevel_2].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                node _T_587 = bits(_WIRE_11, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                _WIRE_10.flag <= _T_587 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                node _T_588 = bits(_WIRE_11, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                _WIRE_10.rsw <= _T_588 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                node _T_589 = bits(_WIRE_11, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                _WIRE_10.ppn <= _T_589 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                node _T_590 = bits(_WIRE_11, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                _WIRE_10.reserved <= _T_590 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                wire _WIRE_12 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                wire _WIRE_13 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _WIRE_13 <= _WIRE_10.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _T_591 = bits(_WIRE_13, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _WIRE_12.v <= _T_591 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _T_592 = bits(_WIRE_13, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _WIRE_12.r <= _T_592 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _T_593 = bits(_WIRE_13, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _WIRE_12.w <= _T_593 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _T_594 = bits(_WIRE_13, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _WIRE_12.x <= _T_594 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _T_595 = bits(_WIRE_13, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _WIRE_12.u <= _T_595 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _T_596 = bits(_WIRE_13, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _WIRE_12.g <= _T_596 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _T_597 = bits(_WIRE_13, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _WIRE_12.a <= _T_597 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _T_598 = bits(_WIRE_13, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _WIRE_12.d <= _T_598 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                wire _mstatus_mxr_WIRE_2 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                wire _mstatus_mxr_WIRE_3 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_3 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_26 = bits(_mstatus_mxr_WIRE_3, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_2.pad4 <= _mstatus_mxr_T_26 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_27 = bits(_mstatus_mxr_WIRE_3, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_2.sie <= _mstatus_mxr_T_27 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_28 = bits(_mstatus_mxr_WIRE_3, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_2.pad3 <= _mstatus_mxr_T_28 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_29 = bits(_mstatus_mxr_WIRE_3, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_2.mie <= _mstatus_mxr_T_29 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_30 = bits(_mstatus_mxr_WIRE_3, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_2.pad2 <= _mstatus_mxr_T_30 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_31 = bits(_mstatus_mxr_WIRE_3, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_2.spie <= _mstatus_mxr_T_31 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_32 = bits(_mstatus_mxr_WIRE_3, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_2.ube <= _mstatus_mxr_T_32 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_33 = bits(_mstatus_mxr_WIRE_3, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_2.mpie <= _mstatus_mxr_T_33 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_34 = bits(_mstatus_mxr_WIRE_3, 8, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_2.spp <= _mstatus_mxr_T_34 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_35 = bits(_mstatus_mxr_WIRE_3, 10, 9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_2.vs <= _mstatus_mxr_T_35 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_36 = bits(_mstatus_mxr_WIRE_3, 12, 11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_2.mpp <= _mstatus_mxr_T_36 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_37 = bits(_mstatus_mxr_WIRE_3, 14, 13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_2.fs <= _mstatus_mxr_T_37 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_38 = bits(_mstatus_mxr_WIRE_3, 16, 15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_2.xs <= _mstatus_mxr_T_38 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_39 = bits(_mstatus_mxr_WIRE_3, 17, 17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_2.mprv <= _mstatus_mxr_T_39 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_40 = bits(_mstatus_mxr_WIRE_3, 18, 18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_2.sum <= _mstatus_mxr_T_40 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_41 = bits(_mstatus_mxr_WIRE_3, 19, 19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_2.mxr <= _mstatus_mxr_T_41 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_42 = bits(_mstatus_mxr_WIRE_3, 20, 20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_2.tvm <= _mstatus_mxr_T_42 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_43 = bits(_mstatus_mxr_WIRE_3, 21, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_2.tw <= _mstatus_mxr_T_43 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_44 = bits(_mstatus_mxr_WIRE_3, 22, 22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_2.tsr <= _mstatus_mxr_T_44 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_45 = bits(_mstatus_mxr_WIRE_3, 31, 23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_2.pad0 <= _mstatus_mxr_T_45 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_46 = bits(_mstatus_mxr_WIRE_3, 33, 32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_2.uxl <= _mstatus_mxr_T_46 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_47 = bits(_mstatus_mxr_WIRE_3, 35, 34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_2.sxl <= _mstatus_mxr_T_47 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_48 = bits(_mstatus_mxr_WIRE_3, 36, 36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_2.sbe <= _mstatus_mxr_T_48 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_49 = bits(_mstatus_mxr_WIRE_3, 37, 37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_2.mbe <= _mstatus_mxr_T_49 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_50 = bits(_mstatus_mxr_WIRE_3, 62, 38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_2.pad1 <= _mstatus_mxr_T_50 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_51 = bits(_mstatus_mxr_WIRE_3, 63, 63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_2.sd <= _mstatus_mxr_T_51 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node mstatus_mxr_1 = bits(_mstatus_mxr_WIRE_2.mxr, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:73]
                wire _mstatus_sum_WIRE_2 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                wire _mstatus_sum_WIRE_3 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_3 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_26 = bits(_mstatus_sum_WIRE_3, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_2.pad4 <= _mstatus_sum_T_26 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_27 = bits(_mstatus_sum_WIRE_3, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_2.sie <= _mstatus_sum_T_27 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_28 = bits(_mstatus_sum_WIRE_3, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_2.pad3 <= _mstatus_sum_T_28 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_29 = bits(_mstatus_sum_WIRE_3, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_2.mie <= _mstatus_sum_T_29 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_30 = bits(_mstatus_sum_WIRE_3, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_2.pad2 <= _mstatus_sum_T_30 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_31 = bits(_mstatus_sum_WIRE_3, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_2.spie <= _mstatus_sum_T_31 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_32 = bits(_mstatus_sum_WIRE_3, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_2.ube <= _mstatus_sum_T_32 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_33 = bits(_mstatus_sum_WIRE_3, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_2.mpie <= _mstatus_sum_T_33 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_34 = bits(_mstatus_sum_WIRE_3, 8, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_2.spp <= _mstatus_sum_T_34 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_35 = bits(_mstatus_sum_WIRE_3, 10, 9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_2.vs <= _mstatus_sum_T_35 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_36 = bits(_mstatus_sum_WIRE_3, 12, 11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_2.mpp <= _mstatus_sum_T_36 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_37 = bits(_mstatus_sum_WIRE_3, 14, 13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_2.fs <= _mstatus_sum_T_37 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_38 = bits(_mstatus_sum_WIRE_3, 16, 15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_2.xs <= _mstatus_sum_T_38 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_39 = bits(_mstatus_sum_WIRE_3, 17, 17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_2.mprv <= _mstatus_sum_T_39 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_40 = bits(_mstatus_sum_WIRE_3, 18, 18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_2.sum <= _mstatus_sum_T_40 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_41 = bits(_mstatus_sum_WIRE_3, 19, 19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_2.mxr <= _mstatus_sum_T_41 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_42 = bits(_mstatus_sum_WIRE_3, 20, 20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_2.tvm <= _mstatus_sum_T_42 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_43 = bits(_mstatus_sum_WIRE_3, 21, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_2.tw <= _mstatus_sum_T_43 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_44 = bits(_mstatus_sum_WIRE_3, 22, 22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_2.tsr <= _mstatus_sum_T_44 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_45 = bits(_mstatus_sum_WIRE_3, 31, 23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_2.pad0 <= _mstatus_sum_T_45 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_46 = bits(_mstatus_sum_WIRE_3, 33, 32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_2.uxl <= _mstatus_sum_T_46 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_47 = bits(_mstatus_sum_WIRE_3, 35, 34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_2.sxl <= _mstatus_sum_T_47 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_48 = bits(_mstatus_sum_WIRE_3, 36, 36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_2.sbe <= _mstatus_sum_T_48 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_49 = bits(_mstatus_sum_WIRE_3, 37, 37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_2.mbe <= _mstatus_sum_T_49 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_50 = bits(_mstatus_sum_WIRE_3, 62, 38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_2.pad1 <= _mstatus_sum_T_50 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_51 = bits(_mstatus_sum_WIRE_3, 63, 63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_2.sd <= _mstatus_sum_T_51 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node mstatus_sum_1 = bits(_mstatus_sum_WIRE_2.sum, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:73]
                node _permCheck_T_11 = eq(pv_1, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:32]
                node _permCheck_T_12 = eq(_WIRE_12.u, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:45]
                node _permCheck_T_13 = and(_permCheck_T_11, _permCheck_T_12) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:42]
                node _permCheck_T_14 = eq(_permCheck_T_13, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:21]
                node _permCheck_T_15 = and(_WIRE_12.v, _permCheck_T_14) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:18]
                node _permCheck_T_16 = eq(pv_1, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:72]
                node _permCheck_T_17 = and(_permCheck_T_16, _WIRE_12.u) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:82]
                node _permCheck_T_18 = eq(mstatus_sum_1, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:100]
                node _permCheck_T_19 = or(_permCheck_T_18, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:113]
                node _permCheck_T_20 = and(_permCheck_T_17, _permCheck_T_19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:96]
                node _permCheck_T_21 = eq(_permCheck_T_20, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:61]
                node permCheck_1 = and(_permCheck_T_15, _permCheck_T_21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:58]
                node permExec_1 = and(permCheck_1, _WIRE_12.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 179:31]
                node _permLoad_T_2 = and(mstatus_mxr_1, _WIRE_12.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 180:61]
                node _permLoad_T_3 = or(_WIRE_12.r, _permLoad_T_2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 180:46]
                node permLoad_1 = and(permCheck_1, _permLoad_T_3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 180:31]
                node permStore_1 = and(permCheck_1, _WIRE_12.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 181:31]
                node _T_599 = and(UInt<1>("h0"), permExec_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:15]
                node _T_600 = eq(UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:32]
                node _T_601 = eq(UInt<2>("h2"), UInt<1>("h1")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:71]
                node _T_602 = and(permLoad_1, _T_601) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:56]
                node _T_603 = eq(UInt<2>("h2"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:111]
                node _T_604 = and(permStore_1, _T_603) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:96]
                node _T_605 = or(_T_602, _T_604) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:82]
                node _T_606 = and(_T_600, _T_605) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:42]
                node _T_607 = or(_T_599, _T_606) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:28]
                when _T_607 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 346:11]
                  wire _WIRE_14 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  wire _WIRE_15 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  _WIRE_15 <= LevelVec_2[successLevel_2].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  node _T_608 = bits(_WIRE_15, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  _WIRE_14.flag <= _T_608 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  node _T_609 = bits(_WIRE_15, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  _WIRE_14.rsw <= _T_609 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  node _T_610 = bits(_WIRE_15, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  _WIRE_14.ppn <= _T_610 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  node _T_611 = bits(_WIRE_15, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  _WIRE_14.reserved <= _T_611 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  node _mask_mask_T_10 = eq(UInt<2>("h2"), successLevel_2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _mask_mask_T_11 = mux(_mask_mask_T_10, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _mask_mask_T_12 = eq(UInt<1>("h1"), successLevel_2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _mask_mask_T_13 = mux(_mask_mask_T_12, UInt<9>("h1ff"), _mask_mask_T_11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _mask_mask_T_14 = eq(UInt<1>("h0"), successLevel_2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node mask_2 = mux(_mask_mask_T_14, UInt<1>("h0"), _mask_mask_T_13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _T_612 = and(mask_2, _WIRE_14.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 240:11]
                  node _T_613 = neq(_T_612, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 240:18]
                  when _T_613 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:99]
                    success_2 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 351:26]
                    finaladdr_2 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 352:26]
                  else :
                    node _T_614 = eq(UInt<2>("h2"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 357:30]
                    when _T_614 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 357:41]
                      wire _WIRE_16 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      wire _WIRE_17 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      _WIRE_17 <= LevelVec_2[successLevel_2].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      node _T_615 = bits(_WIRE_17, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      _WIRE_16.flag <= _T_615 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      node _T_616 = bits(_WIRE_17, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      _WIRE_16.rsw <= _T_616 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      node _T_617 = bits(_WIRE_17, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      _WIRE_16.ppn <= _T_617 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      node _T_618 = bits(_WIRE_17, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      _WIRE_16.reserved <= _T_618 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      wire FlagPTE_1 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      wire _FlagPTE_WIRE_1 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      _FlagPTE_WIRE_1 <= _WIRE_16.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _FlagPTE_T_8 = bits(_FlagPTE_WIRE_1, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      FlagPTE_1.v <= _FlagPTE_T_8 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _FlagPTE_T_9 = bits(_FlagPTE_WIRE_1, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      FlagPTE_1.r <= _FlagPTE_T_9 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _FlagPTE_T_10 = bits(_FlagPTE_WIRE_1, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      FlagPTE_1.w <= _FlagPTE_T_10 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _FlagPTE_T_11 = bits(_FlagPTE_WIRE_1, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      FlagPTE_1.x <= _FlagPTE_T_11 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _FlagPTE_T_12 = bits(_FlagPTE_WIRE_1, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      FlagPTE_1.u <= _FlagPTE_T_12 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _FlagPTE_T_13 = bits(_FlagPTE_WIRE_1, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      FlagPTE_1.g <= _FlagPTE_T_13 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _FlagPTE_T_14 = bits(_FlagPTE_WIRE_1, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      FlagPTE_1.a <= _FlagPTE_T_14 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _FlagPTE_T_15 = bits(_FlagPTE_WIRE_1, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      FlagPTE_1.d <= _FlagPTE_T_15 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      wire FlagPTEnew_1 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      FlagPTEnew_1.v <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      FlagPTEnew_1.r <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      FlagPTEnew_1.w <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      FlagPTEnew_1.x <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      FlagPTEnew_1.u <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      FlagPTEnew_1.g <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      FlagPTEnew_1.a <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      FlagPTEnew_1.d <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      node _T_619 = not(FlagPTE_1.a) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:10]
                      node _T_620 = not(FlagPTE_1.d) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:23]
                      node _T_621 = or(_T_619, _T_620) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:21]
                      when _T_621 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:35]
                        FlagPTEnew_1 <= FlagPTE_1 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 198:20]
                        FlagPTEnew_1.a <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 199:20]
                        FlagPTEnew_1.d <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 200:20]
                        node PTEnew_lo_lo_1 = cat(FlagPTEnew_1.r, FlagPTEnew_1.v) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node PTEnew_lo_hi_1 = cat(FlagPTEnew_1.x, FlagPTEnew_1.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node PTEnew_lo_2 = cat(PTEnew_lo_hi_1, PTEnew_lo_lo_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node PTEnew_hi_lo_1 = cat(FlagPTEnew_1.g, FlagPTEnew_1.u) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node PTEnew_hi_hi_1 = cat(FlagPTEnew_1.d, FlagPTEnew_1.a) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node PTEnew_hi_2 = cat(PTEnew_hi_hi_1, PTEnew_hi_lo_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node _PTEnew_T_1 = cat(PTEnew_hi_2, PTEnew_lo_2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node PTEnew_lo_3 = cat(_WIRE_16.rsw, _PTEnew_T_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:23]
                        node PTEnew_hi_3 = cat(_WIRE_16.reserved, _WIRE_16.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:23]
                        node PTEnew_1 = cat(PTEnew_hi_3, PTEnew_lo_3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:23]
                        tlb.Anotherwrite[0].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 159:38]
                        tlb.Anotherwrite[0].addr <= LevelVec_2[successLevel_2].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 160:38]
                        tlb.Anotherwrite[0].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 161:38]
                        tlb.Anotherwrite[0].data <= PTEnew_1 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 162:38]
                    success_2 <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 360:26]
                    wire _finaladdr_WIRE_4 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    wire _finaladdr_WIRE_5 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    _finaladdr_WIRE_5 <= LevelVec_2[successLevel_2].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    node _finaladdr_T_20 = bits(_finaladdr_WIRE_5, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    _finaladdr_WIRE_4.flag <= _finaladdr_T_20 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    node _finaladdr_T_21 = bits(_finaladdr_WIRE_5, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    _finaladdr_WIRE_4.rsw <= _finaladdr_T_21 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    node _finaladdr_T_22 = bits(_finaladdr_WIRE_5, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    _finaladdr_WIRE_4.ppn <= _finaladdr_T_22 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    node _finaladdr_T_23 = bits(_finaladdr_WIRE_5, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    _finaladdr_WIRE_4.reserved <= _finaladdr_T_23 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    node _finaladdr_T_24 = bits(_T_568, 11, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:94]
                    node _finaladdr_T_25 = cat(_finaladdr_WIRE_4.ppn, _finaladdr_T_24) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:31]
                    node _finaladdr_mask_T_20 = eq(UInt<2>("h2"), successLevel_2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                    node _finaladdr_mask_T_21 = mux(_finaladdr_mask_T_20, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                    node _finaladdr_mask_T_22 = eq(UInt<1>("h1"), successLevel_2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                    node _finaladdr_mask_T_23 = mux(_finaladdr_mask_T_22, UInt<9>("h1ff"), _finaladdr_mask_T_21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                    node _finaladdr_mask_T_24 = eq(UInt<1>("h0"), successLevel_2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                    node finaladdr_mask_4 = mux(_finaladdr_mask_T_24, UInt<1>("h0"), _finaladdr_mask_T_23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                    node _finaladdr_T_26 = not(finaladdr_mask_4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:106]
                    node _finaladdr_T_27 = and(_finaladdr_T_25, _finaladdr_T_26) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:103]
                    node _finaladdr_mask_T_25 = eq(UInt<2>("h2"), successLevel_2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                    node _finaladdr_mask_T_26 = mux(_finaladdr_mask_T_25, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                    node _finaladdr_mask_T_27 = eq(UInt<1>("h1"), successLevel_2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                    node _finaladdr_mask_T_28 = mux(_finaladdr_mask_T_27, UInt<9>("h1ff"), _finaladdr_mask_T_26) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                    node _finaladdr_mask_T_29 = eq(UInt<1>("h0"), successLevel_2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                    node finaladdr_mask_5 = mux(_finaladdr_mask_T_29, UInt<1>("h0"), _finaladdr_mask_T_28) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                    node _finaladdr_T_28 = and(_T_568, finaladdr_mask_5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 366:26]
                    node _finaladdr_T_29 = or(_finaladdr_T_27, _finaladdr_T_28) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 366:18]
                    finaladdr_2 <= _finaladdr_T_29 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:23]
                else :
                  success_2 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 371:24]
                  finaladdr_2 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 372:24]
              else :
                success_2 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 376:22]
                finaladdr_2 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 377:22]
            else :
              success_2 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 382:20]
              finaladdr_2 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 383:20]
            when success_2 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 96:23]
              mem.write.addr <= finaladdr_2 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 97:26]
            else :
              exceptionVec[15] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
              raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
          else :
            mem.write.addr <= _T_568 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 102:24]
          mem.write.memWidth <= UInt<5>("h10") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 104:26]
          mem.write.data <= _T_569 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 105:26]
        else :
          node _mem_write_addr_T = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 333:40]
          node _mem_write_addr_T_1 = tail(_mem_write_addr_T, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 333:40]
          mem.write.addr <= _mem_write_addr_T_1 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 333:24]
          exceptionVec[6] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
      node _T_622 = and(inst, UInt<15>("h707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_623 = eq(UInt<14>("h2023"), _T_622) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_623 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 337:20]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_5_T_2 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_5 <= _imm_11_5_T_2 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_624 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_18 = bits(_T_624, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_18 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_625 = bits(_T_624, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_33 = bits(_T_625, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_33 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_626 = bits(_T_625, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_33 = bits(_T_626, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_33 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_627 = bits(_T_626, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _imm_4_0_T_2 = bits(_T_627, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_4_0 <= _imm_4_0_T_2 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_628 = bits(_T_627, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_628 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _imm_T_89 = cat(imm_11_5, imm_4_0) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 49:141]
        node imm_signBit_26 = bits(_imm_T_89, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_90 = bits(imm_signBit_26, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_91 = mux(_imm_T_90, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_92 = cat(_imm_T_91, _imm_T_89) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_92 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 49:127]
        node _T_629 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 339:47]
        node _T_630 = tail(_T_629, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 339:47]
        node _T_631 = bits(_T_630, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:25]
        node _T_632 = eq(_T_631, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:29]
        node _T_633 = bits(_T_630, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:25]
        node _T_634 = eq(_T_633, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:32]
        node _T_635 = bits(_T_630, 2, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:25]
        node _T_636 = eq(_T_635, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:32]
        node _T_637 = eq(UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_638 = mux(_T_637, _T_632, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_639 = eq(UInt<2>("h2"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_640 = mux(_T_639, _T_634, _T_638) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_641 = eq(UInt<2>("h3"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_642 = mux(_T_641, _T_636, _T_640) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        when _T_642 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 339:55]
          node _T_643 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 340:31]
          node _T_644 = tail(_T_643, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 340:31]
          node _T_645 = bits(now.reg[rs2], 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 340:56]
          wire mstatusStruct_2 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          wire _mstatusStruct_WIRE_2 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          _mstatusStruct_WIRE_2 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_52 = bits(_mstatusStruct_WIRE_2, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_2.pad4 <= _mstatusStruct_T_52 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_53 = bits(_mstatusStruct_WIRE_2, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_2.sie <= _mstatusStruct_T_53 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_54 = bits(_mstatusStruct_WIRE_2, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_2.pad3 <= _mstatusStruct_T_54 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_55 = bits(_mstatusStruct_WIRE_2, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_2.mie <= _mstatusStruct_T_55 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_56 = bits(_mstatusStruct_WIRE_2, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_2.pad2 <= _mstatusStruct_T_56 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_57 = bits(_mstatusStruct_WIRE_2, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_2.spie <= _mstatusStruct_T_57 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_58 = bits(_mstatusStruct_WIRE_2, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_2.ube <= _mstatusStruct_T_58 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_59 = bits(_mstatusStruct_WIRE_2, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_2.mpie <= _mstatusStruct_T_59 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_60 = bits(_mstatusStruct_WIRE_2, 8, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_2.spp <= _mstatusStruct_T_60 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_61 = bits(_mstatusStruct_WIRE_2, 10, 9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_2.vs <= _mstatusStruct_T_61 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_62 = bits(_mstatusStruct_WIRE_2, 12, 11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_2.mpp <= _mstatusStruct_T_62 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_63 = bits(_mstatusStruct_WIRE_2, 14, 13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_2.fs <= _mstatusStruct_T_63 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_64 = bits(_mstatusStruct_WIRE_2, 16, 15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_2.xs <= _mstatusStruct_T_64 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_65 = bits(_mstatusStruct_WIRE_2, 17, 17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_2.mprv <= _mstatusStruct_T_65 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_66 = bits(_mstatusStruct_WIRE_2, 18, 18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_2.sum <= _mstatusStruct_T_66 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_67 = bits(_mstatusStruct_WIRE_2, 19, 19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_2.mxr <= _mstatusStruct_T_67 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_68 = bits(_mstatusStruct_WIRE_2, 20, 20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_2.tvm <= _mstatusStruct_T_68 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_69 = bits(_mstatusStruct_WIRE_2, 21, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_2.tw <= _mstatusStruct_T_69 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_70 = bits(_mstatusStruct_WIRE_2, 22, 22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_2.tsr <= _mstatusStruct_T_70 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_71 = bits(_mstatusStruct_WIRE_2, 31, 23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_2.pad0 <= _mstatusStruct_T_71 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_72 = bits(_mstatusStruct_WIRE_2, 33, 32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_2.uxl <= _mstatusStruct_T_72 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_73 = bits(_mstatusStruct_WIRE_2, 35, 34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_2.sxl <= _mstatusStruct_T_73 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_74 = bits(_mstatusStruct_WIRE_2, 36, 36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_2.sbe <= _mstatusStruct_T_74 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_75 = bits(_mstatusStruct_WIRE_2, 37, 37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_2.mbe <= _mstatusStruct_T_75 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_76 = bits(_mstatusStruct_WIRE_2, 62, 38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_2.pad1 <= _mstatusStruct_T_76 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_77 = bits(_mstatusStruct_WIRE_2, 63, 63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_2.sd <= _mstatusStruct_T_77 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _pv_T_2 = bits(mstatusStruct_2.mprv, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 89:50]
          node pv_2 = mux(_pv_T_2, mstatusStruct_2.mpp, now.internal.privilegeMode) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 89:30]
          wire _vmEnable_WIRE_6 : { mode : UInt<4>, asid : UInt<16>, ppn : UInt<44>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
          wire _vmEnable_WIRE_7 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
          _vmEnable_WIRE_7 <= now.csr.satp @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
          node _vmEnable_T_15 = bits(_vmEnable_WIRE_7, 43, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
          _vmEnable_WIRE_6.ppn <= _vmEnable_T_15 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
          node _vmEnable_T_16 = bits(_vmEnable_WIRE_7, 59, 44) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
          _vmEnable_WIRE_6.asid <= _vmEnable_T_16 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
          node _vmEnable_T_17 = bits(_vmEnable_WIRE_7, 63, 60) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
          _vmEnable_WIRE_6.mode <= _vmEnable_T_17 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
          node _vmEnable_T_18 = eq(_vmEnable_WIRE_6.mode, UInt<4>("h8")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:70]
          node _vmEnable_T_19 = lt(pv_2, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:85]
          node vmEnable_3 = and(_vmEnable_T_18, _vmEnable_T_19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:78]
          mem.write.valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 92:23]
          when vmEnable_3 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 93:22]
            wire success_3 : UInt<1> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 260:28]
            wire finaladdr_3 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 261:28]
            wire flag_3 : UInt<1> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 247:20]
            flag_3 <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 253:10]
            when flag_3 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 262:30]
              wire LevelVec_3 : { valid : UInt<1>, success : UInt<1>, addr : UInt<64>, pte : UInt<64>}[3] @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 265:26]
              wire SatpNow_3 : { mode : UInt<4>, asid : UInt<16>, ppn : UInt<44>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              wire _SatpNow_WIRE_3 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              _SatpNow_WIRE_3 <= now.csr.satp @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              node _SatpNow_T_9 = bits(_SatpNow_WIRE_3, 43, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              SatpNow_3.ppn <= _SatpNow_T_9 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              node _SatpNow_T_10 = bits(_SatpNow_WIRE_3, 59, 44) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              SatpNow_3.asid <= _SatpNow_T_10 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              node _SatpNow_T_11 = bits(_SatpNow_WIRE_3, 63, 60) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              SatpNow_3.mode <= _SatpNow_T_11 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              LevelVec_3[2].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 267:25]
              node _LevelVec_2_addr_T_12 = bits(_T_644, 38, 30) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:67]
              node _LevelVec_2_addr_T_13 = cat(SatpNow_3.ppn, _LevelVec_2_addr_T_12) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:49]
              node _LevelVec_2_addr_T_14 = cat(UInt<8>("h0"), _LevelVec_2_addr_T_13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:35]
              node _LevelVec_2_addr_T_15 = cat(_LevelVec_2_addr_T_14, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:31]
              LevelVec_3[2].addr <= _LevelVec_2_addr_T_15 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:25]
              when LevelVec_3[2].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 271:41]
                tlb.Anotherread[0].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
                tlb.Anotherread[0].addr <= LevelVec_3[2].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
                tlb.Anotherread[0].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
                wire PTE_9 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                wire _PTE_WIRE_9 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                _PTE_WIRE_9 <= tlb.Anotherread[0].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _PTE_T_36 = bits(_PTE_WIRE_9, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                PTE_9.flag <= _PTE_T_36 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _PTE_T_37 = bits(_PTE_WIRE_9, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                PTE_9.rsw <= _PTE_T_37 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _PTE_T_38 = bits(_PTE_WIRE_9, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                PTE_9.ppn <= _PTE_T_38 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _PTE_T_39 = bits(_PTE_WIRE_9, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                PTE_9.reserved <= _PTE_T_39 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                wire PTEFlag_9 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                wire _PTEFlag_WIRE_9 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                _PTEFlag_WIRE_9 <= PTE_9.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_72 = bits(_PTEFlag_WIRE_9, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_9.v <= _PTEFlag_T_72 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_73 = bits(_PTEFlag_WIRE_9, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_9.r <= _PTEFlag_T_73 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_74 = bits(_PTEFlag_WIRE_9, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_9.w <= _PTEFlag_T_74 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_75 = bits(_PTEFlag_WIRE_9, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_9.x <= _PTEFlag_T_75 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_76 = bits(_PTEFlag_WIRE_9, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_9.u <= _PTEFlag_T_76 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_77 = bits(_PTEFlag_WIRE_9, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_9.g <= _PTEFlag_T_77 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_78 = bits(_PTEFlag_WIRE_9, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_9.a <= _PTEFlag_T_78 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_79 = bits(_PTEFlag_WIRE_9, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_9.d <= _PTEFlag_T_79 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _T_646 = eq(PTEFlag_9.v, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:16]
                node _T_647 = eq(PTEFlag_9.r, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:31]
                node _T_648 = and(_T_647, PTEFlag_9.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:42]
                node _T_649 = or(_T_646, _T_648) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:27]
                when _T_649 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:57]
                  LevelVec_3[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 281:45]
                  LevelVec_3[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 282:45]
                  LevelVec_3[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 284:41]
                  LevelVec_3[2].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 285:41]
                else :
                  node _T_650 = or(PTEFlag_9.r, PTEFlag_9.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:28]
                  when _T_650 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:42]
                    LevelVec_3[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 291:47]
                    LevelVec_3[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 292:47]
                    LevelVec_3[2].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 294:43]
                    node LevelVec_2_pte_lo_3 = cat(PTE_9.rsw, PTE_9.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    node LevelVec_2_pte_hi_3 = cat(PTE_9.reserved, PTE_9.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    node _LevelVec_2_pte_T_3 = cat(LevelVec_2_pte_hi_3, LevelVec_2_pte_lo_3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    LevelVec_3[2].pte <= _LevelVec_2_pte_T_3 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:43]
                  else :
                    LevelVec_3[1].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 299:47]
                    node _LevelVec_1_addr_T_12 = bits(_T_644, 29, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:86]
                    node _LevelVec_1_addr_T_13 = cat(PTE_9.ppn, _LevelVec_1_addr_T_12) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:72]
                    node _LevelVec_1_addr_T_14 = cat(UInt<8>("h0"), _LevelVec_1_addr_T_13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:58]
                    node _LevelVec_1_addr_T_15 = cat(_LevelVec_1_addr_T_14, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:54]
                    LevelVec_3[1].addr <= _LevelVec_1_addr_T_15 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:48]
                    LevelVec_3[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 308:43]
                    LevelVec_3[2].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 309:43]
              else :
                LevelVec_3[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 316:43]
                LevelVec_3[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 317:43]
                LevelVec_3[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 319:39]
                LevelVec_3[2].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 320:39]
              when LevelVec_3[1].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 271:41]
                tlb.Anotherread[1].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
                tlb.Anotherread[1].addr <= LevelVec_3[1].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
                tlb.Anotherread[1].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
                wire PTE_10 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                wire _PTE_WIRE_10 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                _PTE_WIRE_10 <= tlb.Anotherread[1].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _PTE_T_40 = bits(_PTE_WIRE_10, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                PTE_10.flag <= _PTE_T_40 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _PTE_T_41 = bits(_PTE_WIRE_10, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                PTE_10.rsw <= _PTE_T_41 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _PTE_T_42 = bits(_PTE_WIRE_10, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                PTE_10.ppn <= _PTE_T_42 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _PTE_T_43 = bits(_PTE_WIRE_10, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                PTE_10.reserved <= _PTE_T_43 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                wire PTEFlag_10 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                wire _PTEFlag_WIRE_10 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                _PTEFlag_WIRE_10 <= PTE_10.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_80 = bits(_PTEFlag_WIRE_10, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_10.v <= _PTEFlag_T_80 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_81 = bits(_PTEFlag_WIRE_10, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_10.r <= _PTEFlag_T_81 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_82 = bits(_PTEFlag_WIRE_10, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_10.w <= _PTEFlag_T_82 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_83 = bits(_PTEFlag_WIRE_10, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_10.x <= _PTEFlag_T_83 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_84 = bits(_PTEFlag_WIRE_10, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_10.u <= _PTEFlag_T_84 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_85 = bits(_PTEFlag_WIRE_10, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_10.g <= _PTEFlag_T_85 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_86 = bits(_PTEFlag_WIRE_10, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_10.a <= _PTEFlag_T_86 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_87 = bits(_PTEFlag_WIRE_10, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_10.d <= _PTEFlag_T_87 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _T_651 = eq(PTEFlag_10.v, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:16]
                node _T_652 = eq(PTEFlag_10.r, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:31]
                node _T_653 = and(_T_652, PTEFlag_10.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:42]
                node _T_654 = or(_T_651, _T_653) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:27]
                when _T_654 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:57]
                  LevelVec_3[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 281:45]
                  LevelVec_3[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 282:45]
                  LevelVec_3[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 284:41]
                  LevelVec_3[1].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 285:41]
                else :
                  node _T_655 = or(PTEFlag_10.r, PTEFlag_10.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:28]
                  when _T_655 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:42]
                    LevelVec_3[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 291:47]
                    LevelVec_3[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 292:47]
                    LevelVec_3[1].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 294:43]
                    node LevelVec_1_pte_lo_3 = cat(PTE_10.rsw, PTE_10.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    node LevelVec_1_pte_hi_3 = cat(PTE_10.reserved, PTE_10.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    node _LevelVec_1_pte_T_3 = cat(LevelVec_1_pte_hi_3, LevelVec_1_pte_lo_3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    LevelVec_3[1].pte <= _LevelVec_1_pte_T_3 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:43]
                  else :
                    LevelVec_3[0].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 299:47]
                    node _LevelVec_0_addr_T_12 = bits(_T_644, 20, 12) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:86]
                    node _LevelVec_0_addr_T_13 = cat(PTE_10.ppn, _LevelVec_0_addr_T_12) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:72]
                    node _LevelVec_0_addr_T_14 = cat(UInt<8>("h0"), _LevelVec_0_addr_T_13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:58]
                    node _LevelVec_0_addr_T_15 = cat(_LevelVec_0_addr_T_14, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:54]
                    LevelVec_3[0].addr <= _LevelVec_0_addr_T_15 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:48]
                    LevelVec_3[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 308:43]
                    LevelVec_3[1].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 309:43]
              else :
                LevelVec_3[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 316:43]
                LevelVec_3[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 317:43]
                LevelVec_3[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 319:39]
                LevelVec_3[1].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 320:39]
              when LevelVec_3[0].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 271:41]
                tlb.Anotherread[2].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
                tlb.Anotherread[2].addr <= LevelVec_3[0].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
                tlb.Anotherread[2].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
                wire PTE_11 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                wire _PTE_WIRE_11 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                _PTE_WIRE_11 <= tlb.Anotherread[2].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _PTE_T_44 = bits(_PTE_WIRE_11, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                PTE_11.flag <= _PTE_T_44 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _PTE_T_45 = bits(_PTE_WIRE_11, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                PTE_11.rsw <= _PTE_T_45 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _PTE_T_46 = bits(_PTE_WIRE_11, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                PTE_11.ppn <= _PTE_T_46 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _PTE_T_47 = bits(_PTE_WIRE_11, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                PTE_11.reserved <= _PTE_T_47 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                wire PTEFlag_11 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                wire _PTEFlag_WIRE_11 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                _PTEFlag_WIRE_11 <= PTE_11.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_88 = bits(_PTEFlag_WIRE_11, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_11.v <= _PTEFlag_T_88 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_89 = bits(_PTEFlag_WIRE_11, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_11.r <= _PTEFlag_T_89 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_90 = bits(_PTEFlag_WIRE_11, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_11.w <= _PTEFlag_T_90 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_91 = bits(_PTEFlag_WIRE_11, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_11.x <= _PTEFlag_T_91 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_92 = bits(_PTEFlag_WIRE_11, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_11.u <= _PTEFlag_T_92 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_93 = bits(_PTEFlag_WIRE_11, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_11.g <= _PTEFlag_T_93 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_94 = bits(_PTEFlag_WIRE_11, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_11.a <= _PTEFlag_T_94 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_95 = bits(_PTEFlag_WIRE_11, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_11.d <= _PTEFlag_T_95 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _T_656 = eq(PTEFlag_11.v, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:16]
                node _T_657 = eq(PTEFlag_11.r, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:31]
                node _T_658 = and(_T_657, PTEFlag_11.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:42]
                node _T_659 = or(_T_656, _T_658) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:27]
                when _T_659 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:57]
                  LevelVec_3[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 284:41]
                  LevelVec_3[0].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 285:41]
                else :
                  node _T_660 = or(PTEFlag_11.r, PTEFlag_11.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:28]
                  when _T_660 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:42]
                    LevelVec_3[0].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 294:43]
                    node LevelVec_0_pte_lo_3 = cat(PTE_11.rsw, PTE_11.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    node LevelVec_0_pte_hi_3 = cat(PTE_11.reserved, PTE_11.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    node _LevelVec_0_pte_T_3 = cat(LevelVec_0_pte_hi_3, LevelVec_0_pte_lo_3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    LevelVec_3[0].pte <= _LevelVec_0_pte_T_3 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:43]
                  else :
                    LevelVec_3[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 308:43]
                    LevelVec_3[0].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 309:43]
              else :
                LevelVec_3[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 319:39]
                LevelVec_3[0].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 320:39]
              node _successLevel_T_21 = cat(LevelVec_3[2].success, LevelVec_3[1].success) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 334:43]
              node _successLevel_T_22 = cat(_successLevel_T_21, LevelVec_3[0].success) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 334:39]
              node _successLevel_T_23 = eq(UInt<3>("h4"), _successLevel_T_22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
              node _successLevel_T_24 = mux(_successLevel_T_23, UInt<2>("h2"), UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
              node _successLevel_T_25 = eq(UInt<2>("h2"), _successLevel_T_22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
              node _successLevel_T_26 = mux(_successLevel_T_25, UInt<1>("h1"), _successLevel_T_24) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
              node _successLevel_T_27 = eq(UInt<1>("h1"), _successLevel_T_22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
              node successLevel_3 = mux(_successLevel_T_27, UInt<1>("h0"), _successLevel_T_26) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
              node _T_661 = eq(successLevel_3, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 335:27]
              node _T_662 = not(_T_661) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 335:12]
              when _T_662 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 335:37]
                wire _WIRE_18 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                wire _WIRE_19 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                _WIRE_19 <= LevelVec_3[successLevel_3].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                node _T_663 = bits(_WIRE_19, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                _WIRE_18.flag <= _T_663 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                node _T_664 = bits(_WIRE_19, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                _WIRE_18.rsw <= _T_664 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                node _T_665 = bits(_WIRE_19, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                _WIRE_18.ppn <= _T_665 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                node _T_666 = bits(_WIRE_19, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                _WIRE_18.reserved <= _T_666 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                wire _WIRE_20 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                wire _WIRE_21 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _WIRE_21 <= _WIRE_18.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _T_667 = bits(_WIRE_21, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _WIRE_20.v <= _T_667 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _T_668 = bits(_WIRE_21, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _WIRE_20.r <= _T_668 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _T_669 = bits(_WIRE_21, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _WIRE_20.w <= _T_669 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _T_670 = bits(_WIRE_21, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _WIRE_20.x <= _T_670 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _T_671 = bits(_WIRE_21, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _WIRE_20.u <= _T_671 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _T_672 = bits(_WIRE_21, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _WIRE_20.g <= _T_672 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _T_673 = bits(_WIRE_21, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _WIRE_20.a <= _T_673 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _T_674 = bits(_WIRE_21, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _WIRE_20.d <= _T_674 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                wire _mstatus_mxr_WIRE_4 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                wire _mstatus_mxr_WIRE_5 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_5 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_52 = bits(_mstatus_mxr_WIRE_5, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_4.pad4 <= _mstatus_mxr_T_52 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_53 = bits(_mstatus_mxr_WIRE_5, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_4.sie <= _mstatus_mxr_T_53 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_54 = bits(_mstatus_mxr_WIRE_5, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_4.pad3 <= _mstatus_mxr_T_54 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_55 = bits(_mstatus_mxr_WIRE_5, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_4.mie <= _mstatus_mxr_T_55 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_56 = bits(_mstatus_mxr_WIRE_5, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_4.pad2 <= _mstatus_mxr_T_56 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_57 = bits(_mstatus_mxr_WIRE_5, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_4.spie <= _mstatus_mxr_T_57 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_58 = bits(_mstatus_mxr_WIRE_5, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_4.ube <= _mstatus_mxr_T_58 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_59 = bits(_mstatus_mxr_WIRE_5, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_4.mpie <= _mstatus_mxr_T_59 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_60 = bits(_mstatus_mxr_WIRE_5, 8, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_4.spp <= _mstatus_mxr_T_60 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_61 = bits(_mstatus_mxr_WIRE_5, 10, 9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_4.vs <= _mstatus_mxr_T_61 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_62 = bits(_mstatus_mxr_WIRE_5, 12, 11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_4.mpp <= _mstatus_mxr_T_62 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_63 = bits(_mstatus_mxr_WIRE_5, 14, 13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_4.fs <= _mstatus_mxr_T_63 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_64 = bits(_mstatus_mxr_WIRE_5, 16, 15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_4.xs <= _mstatus_mxr_T_64 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_65 = bits(_mstatus_mxr_WIRE_5, 17, 17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_4.mprv <= _mstatus_mxr_T_65 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_66 = bits(_mstatus_mxr_WIRE_5, 18, 18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_4.sum <= _mstatus_mxr_T_66 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_67 = bits(_mstatus_mxr_WIRE_5, 19, 19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_4.mxr <= _mstatus_mxr_T_67 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_68 = bits(_mstatus_mxr_WIRE_5, 20, 20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_4.tvm <= _mstatus_mxr_T_68 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_69 = bits(_mstatus_mxr_WIRE_5, 21, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_4.tw <= _mstatus_mxr_T_69 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_70 = bits(_mstatus_mxr_WIRE_5, 22, 22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_4.tsr <= _mstatus_mxr_T_70 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_71 = bits(_mstatus_mxr_WIRE_5, 31, 23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_4.pad0 <= _mstatus_mxr_T_71 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_72 = bits(_mstatus_mxr_WIRE_5, 33, 32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_4.uxl <= _mstatus_mxr_T_72 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_73 = bits(_mstatus_mxr_WIRE_5, 35, 34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_4.sxl <= _mstatus_mxr_T_73 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_74 = bits(_mstatus_mxr_WIRE_5, 36, 36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_4.sbe <= _mstatus_mxr_T_74 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_75 = bits(_mstatus_mxr_WIRE_5, 37, 37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_4.mbe <= _mstatus_mxr_T_75 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_76 = bits(_mstatus_mxr_WIRE_5, 62, 38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_4.pad1 <= _mstatus_mxr_T_76 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_77 = bits(_mstatus_mxr_WIRE_5, 63, 63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_4.sd <= _mstatus_mxr_T_77 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node mstatus_mxr_2 = bits(_mstatus_mxr_WIRE_4.mxr, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:73]
                wire _mstatus_sum_WIRE_4 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                wire _mstatus_sum_WIRE_5 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_5 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_52 = bits(_mstatus_sum_WIRE_5, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_4.pad4 <= _mstatus_sum_T_52 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_53 = bits(_mstatus_sum_WIRE_5, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_4.sie <= _mstatus_sum_T_53 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_54 = bits(_mstatus_sum_WIRE_5, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_4.pad3 <= _mstatus_sum_T_54 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_55 = bits(_mstatus_sum_WIRE_5, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_4.mie <= _mstatus_sum_T_55 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_56 = bits(_mstatus_sum_WIRE_5, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_4.pad2 <= _mstatus_sum_T_56 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_57 = bits(_mstatus_sum_WIRE_5, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_4.spie <= _mstatus_sum_T_57 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_58 = bits(_mstatus_sum_WIRE_5, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_4.ube <= _mstatus_sum_T_58 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_59 = bits(_mstatus_sum_WIRE_5, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_4.mpie <= _mstatus_sum_T_59 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_60 = bits(_mstatus_sum_WIRE_5, 8, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_4.spp <= _mstatus_sum_T_60 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_61 = bits(_mstatus_sum_WIRE_5, 10, 9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_4.vs <= _mstatus_sum_T_61 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_62 = bits(_mstatus_sum_WIRE_5, 12, 11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_4.mpp <= _mstatus_sum_T_62 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_63 = bits(_mstatus_sum_WIRE_5, 14, 13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_4.fs <= _mstatus_sum_T_63 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_64 = bits(_mstatus_sum_WIRE_5, 16, 15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_4.xs <= _mstatus_sum_T_64 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_65 = bits(_mstatus_sum_WIRE_5, 17, 17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_4.mprv <= _mstatus_sum_T_65 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_66 = bits(_mstatus_sum_WIRE_5, 18, 18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_4.sum <= _mstatus_sum_T_66 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_67 = bits(_mstatus_sum_WIRE_5, 19, 19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_4.mxr <= _mstatus_sum_T_67 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_68 = bits(_mstatus_sum_WIRE_5, 20, 20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_4.tvm <= _mstatus_sum_T_68 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_69 = bits(_mstatus_sum_WIRE_5, 21, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_4.tw <= _mstatus_sum_T_69 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_70 = bits(_mstatus_sum_WIRE_5, 22, 22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_4.tsr <= _mstatus_sum_T_70 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_71 = bits(_mstatus_sum_WIRE_5, 31, 23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_4.pad0 <= _mstatus_sum_T_71 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_72 = bits(_mstatus_sum_WIRE_5, 33, 32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_4.uxl <= _mstatus_sum_T_72 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_73 = bits(_mstatus_sum_WIRE_5, 35, 34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_4.sxl <= _mstatus_sum_T_73 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_74 = bits(_mstatus_sum_WIRE_5, 36, 36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_4.sbe <= _mstatus_sum_T_74 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_75 = bits(_mstatus_sum_WIRE_5, 37, 37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_4.mbe <= _mstatus_sum_T_75 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_76 = bits(_mstatus_sum_WIRE_5, 62, 38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_4.pad1 <= _mstatus_sum_T_76 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_77 = bits(_mstatus_sum_WIRE_5, 63, 63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_4.sd <= _mstatus_sum_T_77 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node mstatus_sum_2 = bits(_mstatus_sum_WIRE_4.sum, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:73]
                node _permCheck_T_22 = eq(pv_2, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:32]
                node _permCheck_T_23 = eq(_WIRE_20.u, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:45]
                node _permCheck_T_24 = and(_permCheck_T_22, _permCheck_T_23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:42]
                node _permCheck_T_25 = eq(_permCheck_T_24, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:21]
                node _permCheck_T_26 = and(_WIRE_20.v, _permCheck_T_25) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:18]
                node _permCheck_T_27 = eq(pv_2, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:72]
                node _permCheck_T_28 = and(_permCheck_T_27, _WIRE_20.u) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:82]
                node _permCheck_T_29 = eq(mstatus_sum_2, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:100]
                node _permCheck_T_30 = or(_permCheck_T_29, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:113]
                node _permCheck_T_31 = and(_permCheck_T_28, _permCheck_T_30) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:96]
                node _permCheck_T_32 = eq(_permCheck_T_31, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:61]
                node permCheck_2 = and(_permCheck_T_26, _permCheck_T_32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:58]
                node permExec_2 = and(permCheck_2, _WIRE_20.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 179:31]
                node _permLoad_T_4 = and(mstatus_mxr_2, _WIRE_20.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 180:61]
                node _permLoad_T_5 = or(_WIRE_20.r, _permLoad_T_4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 180:46]
                node permLoad_2 = and(permCheck_2, _permLoad_T_5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 180:31]
                node permStore_2 = and(permCheck_2, _WIRE_20.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 181:31]
                node _T_675 = and(UInt<1>("h0"), permExec_2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:15]
                node _T_676 = eq(UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:32]
                node _T_677 = eq(UInt<2>("h2"), UInt<1>("h1")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:71]
                node _T_678 = and(permLoad_2, _T_677) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:56]
                node _T_679 = eq(UInt<2>("h2"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:111]
                node _T_680 = and(permStore_2, _T_679) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:96]
                node _T_681 = or(_T_678, _T_680) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:82]
                node _T_682 = and(_T_676, _T_681) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:42]
                node _T_683 = or(_T_675, _T_682) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:28]
                when _T_683 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 346:11]
                  wire _WIRE_22 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  wire _WIRE_23 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  _WIRE_23 <= LevelVec_3[successLevel_3].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  node _T_684 = bits(_WIRE_23, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  _WIRE_22.flag <= _T_684 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  node _T_685 = bits(_WIRE_23, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  _WIRE_22.rsw <= _T_685 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  node _T_686 = bits(_WIRE_23, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  _WIRE_22.ppn <= _T_686 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  node _T_687 = bits(_WIRE_23, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  _WIRE_22.reserved <= _T_687 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  node _mask_mask_T_15 = eq(UInt<2>("h2"), successLevel_3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _mask_mask_T_16 = mux(_mask_mask_T_15, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _mask_mask_T_17 = eq(UInt<1>("h1"), successLevel_3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _mask_mask_T_18 = mux(_mask_mask_T_17, UInt<9>("h1ff"), _mask_mask_T_16) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _mask_mask_T_19 = eq(UInt<1>("h0"), successLevel_3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node mask_3 = mux(_mask_mask_T_19, UInt<1>("h0"), _mask_mask_T_18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _T_688 = and(mask_3, _WIRE_22.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 240:11]
                  node _T_689 = neq(_T_688, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 240:18]
                  when _T_689 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:99]
                    success_3 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 351:26]
                    finaladdr_3 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 352:26]
                  else :
                    node _T_690 = eq(UInt<2>("h2"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 357:30]
                    when _T_690 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 357:41]
                      wire _WIRE_24 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      wire _WIRE_25 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      _WIRE_25 <= LevelVec_3[successLevel_3].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      node _T_691 = bits(_WIRE_25, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      _WIRE_24.flag <= _T_691 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      node _T_692 = bits(_WIRE_25, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      _WIRE_24.rsw <= _T_692 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      node _T_693 = bits(_WIRE_25, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      _WIRE_24.ppn <= _T_693 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      node _T_694 = bits(_WIRE_25, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      _WIRE_24.reserved <= _T_694 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      wire FlagPTE_2 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      wire _FlagPTE_WIRE_2 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      _FlagPTE_WIRE_2 <= _WIRE_24.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _FlagPTE_T_16 = bits(_FlagPTE_WIRE_2, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      FlagPTE_2.v <= _FlagPTE_T_16 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _FlagPTE_T_17 = bits(_FlagPTE_WIRE_2, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      FlagPTE_2.r <= _FlagPTE_T_17 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _FlagPTE_T_18 = bits(_FlagPTE_WIRE_2, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      FlagPTE_2.w <= _FlagPTE_T_18 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _FlagPTE_T_19 = bits(_FlagPTE_WIRE_2, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      FlagPTE_2.x <= _FlagPTE_T_19 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _FlagPTE_T_20 = bits(_FlagPTE_WIRE_2, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      FlagPTE_2.u <= _FlagPTE_T_20 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _FlagPTE_T_21 = bits(_FlagPTE_WIRE_2, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      FlagPTE_2.g <= _FlagPTE_T_21 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _FlagPTE_T_22 = bits(_FlagPTE_WIRE_2, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      FlagPTE_2.a <= _FlagPTE_T_22 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _FlagPTE_T_23 = bits(_FlagPTE_WIRE_2, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      FlagPTE_2.d <= _FlagPTE_T_23 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      wire FlagPTEnew_2 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      FlagPTEnew_2.v <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      FlagPTEnew_2.r <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      FlagPTEnew_2.w <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      FlagPTEnew_2.x <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      FlagPTEnew_2.u <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      FlagPTEnew_2.g <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      FlagPTEnew_2.a <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      FlagPTEnew_2.d <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      node _T_695 = not(FlagPTE_2.a) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:10]
                      node _T_696 = not(FlagPTE_2.d) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:23]
                      node _T_697 = or(_T_695, _T_696) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:21]
                      when _T_697 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:35]
                        FlagPTEnew_2 <= FlagPTE_2 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 198:20]
                        FlagPTEnew_2.a <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 199:20]
                        FlagPTEnew_2.d <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 200:20]
                        node PTEnew_lo_lo_2 = cat(FlagPTEnew_2.r, FlagPTEnew_2.v) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node PTEnew_lo_hi_2 = cat(FlagPTEnew_2.x, FlagPTEnew_2.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node PTEnew_lo_4 = cat(PTEnew_lo_hi_2, PTEnew_lo_lo_2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node PTEnew_hi_lo_2 = cat(FlagPTEnew_2.g, FlagPTEnew_2.u) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node PTEnew_hi_hi_2 = cat(FlagPTEnew_2.d, FlagPTEnew_2.a) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node PTEnew_hi_4 = cat(PTEnew_hi_hi_2, PTEnew_hi_lo_2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node _PTEnew_T_2 = cat(PTEnew_hi_4, PTEnew_lo_4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node PTEnew_lo_5 = cat(_WIRE_24.rsw, _PTEnew_T_2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:23]
                        node PTEnew_hi_5 = cat(_WIRE_24.reserved, _WIRE_24.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:23]
                        node PTEnew_2 = cat(PTEnew_hi_5, PTEnew_lo_5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:23]
                        tlb.Anotherwrite[0].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 159:38]
                        tlb.Anotherwrite[0].addr <= LevelVec_3[successLevel_3].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 160:38]
                        tlb.Anotherwrite[0].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 161:38]
                        tlb.Anotherwrite[0].data <= PTEnew_2 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 162:38]
                    success_3 <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 360:26]
                    wire _finaladdr_WIRE_6 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    wire _finaladdr_WIRE_7 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    _finaladdr_WIRE_7 <= LevelVec_3[successLevel_3].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    node _finaladdr_T_30 = bits(_finaladdr_WIRE_7, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    _finaladdr_WIRE_6.flag <= _finaladdr_T_30 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    node _finaladdr_T_31 = bits(_finaladdr_WIRE_7, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    _finaladdr_WIRE_6.rsw <= _finaladdr_T_31 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    node _finaladdr_T_32 = bits(_finaladdr_WIRE_7, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    _finaladdr_WIRE_6.ppn <= _finaladdr_T_32 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    node _finaladdr_T_33 = bits(_finaladdr_WIRE_7, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    _finaladdr_WIRE_6.reserved <= _finaladdr_T_33 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    node _finaladdr_T_34 = bits(_T_644, 11, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:94]
                    node _finaladdr_T_35 = cat(_finaladdr_WIRE_6.ppn, _finaladdr_T_34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:31]
                    node _finaladdr_mask_T_30 = eq(UInt<2>("h2"), successLevel_3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                    node _finaladdr_mask_T_31 = mux(_finaladdr_mask_T_30, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                    node _finaladdr_mask_T_32 = eq(UInt<1>("h1"), successLevel_3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                    node _finaladdr_mask_T_33 = mux(_finaladdr_mask_T_32, UInt<9>("h1ff"), _finaladdr_mask_T_31) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                    node _finaladdr_mask_T_34 = eq(UInt<1>("h0"), successLevel_3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                    node finaladdr_mask_6 = mux(_finaladdr_mask_T_34, UInt<1>("h0"), _finaladdr_mask_T_33) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                    node _finaladdr_T_36 = not(finaladdr_mask_6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:106]
                    node _finaladdr_T_37 = and(_finaladdr_T_35, _finaladdr_T_36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:103]
                    node _finaladdr_mask_T_35 = eq(UInt<2>("h2"), successLevel_3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                    node _finaladdr_mask_T_36 = mux(_finaladdr_mask_T_35, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                    node _finaladdr_mask_T_37 = eq(UInt<1>("h1"), successLevel_3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                    node _finaladdr_mask_T_38 = mux(_finaladdr_mask_T_37, UInt<9>("h1ff"), _finaladdr_mask_T_36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                    node _finaladdr_mask_T_39 = eq(UInt<1>("h0"), successLevel_3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                    node finaladdr_mask_7 = mux(_finaladdr_mask_T_39, UInt<1>("h0"), _finaladdr_mask_T_38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                    node _finaladdr_T_38 = and(_T_644, finaladdr_mask_7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 366:26]
                    node _finaladdr_T_39 = or(_finaladdr_T_37, _finaladdr_T_38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 366:18]
                    finaladdr_3 <= _finaladdr_T_39 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:23]
                else :
                  success_3 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 371:24]
                  finaladdr_3 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 372:24]
              else :
                success_3 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 376:22]
                finaladdr_3 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 377:22]
            else :
              success_3 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 382:20]
              finaladdr_3 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 383:20]
            when success_3 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 96:23]
              mem.write.addr <= finaladdr_3 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 97:26]
            else :
              exceptionVec[15] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
              raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
          else :
            mem.write.addr <= _T_644 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 102:24]
          mem.write.memWidth <= UInt<6>("h20") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 104:26]
          mem.write.data <= _T_645 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 105:26]
        else :
          node _mem_write_addr_T_2 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 342:40]
          node _mem_write_addr_T_3 = tail(_mem_write_addr_T_2, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 342:40]
          mem.write.addr <= _mem_write_addr_T_3 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 342:24]
          exceptionVec[6] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
      node _T_698 = and(inst, UInt<32>("hffffffff")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_699 = eq(UInt<21>("h100073"), _T_698) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_699 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 346:24]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_15 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_15 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_700 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_34 = bits(_T_700, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_34 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_701 = bits(_T_700, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_34 = bits(_T_701, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_34 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_702 = bits(_T_701, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_28 = bits(_T_702, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_28 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_703 = bits(_T_702, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_703 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_27 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_93 = bits(imm_signBit_27, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_94 = mux(_imm_T_93, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_95 = cat(_imm_T_94, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_95 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        exceptionVec[3] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
        raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
      node _T_704 = and(inst, UInt<32>("hffffffff")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_705 = eq(UInt<7>("h73"), _T_704) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_705 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 352:23]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_16 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_16 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_706 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_35 = bits(_T_706, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_35 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_707 = bits(_T_706, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_35 = bits(_T_707, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_35 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_708 = bits(_T_707, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_29 = bits(_T_708, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_29 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_709 = bits(_T_708, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_709 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_28 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_96 = bits(imm_signBit_28, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_97 = mux(_imm_T_96, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_98 = cat(_imm_T_97, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_98 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        node _T_710 = eq(UInt<2>("h3"), now.internal.privilegeMode) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 354:42]
        when _T_710 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 354:42]
          exceptionVec[11] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
        else :
          node _T_711 = eq(UInt<1>("h1"), now.internal.privilegeMode) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 354:42]
          when _T_711 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 354:42]
            exceptionVec[9] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
            raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
          else :
            node _T_712 = eq(UInt<1>("h0"), now.internal.privilegeMode) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 354:42]
            when _T_712 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 354:42]
              exceptionVec[8] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
              raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
      node _T_713 = and(inst, UInt<15>("h707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_714 = eq(UInt<4>("hf"), _T_713) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_714 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 360:23]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_17 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_17 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_715 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_36 = bits(_T_715, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_36 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_716 = bits(_T_715, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_36 = bits(_T_716, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_36 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_717 = bits(_T_716, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_30 = bits(_T_717, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_30 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_718 = bits(_T_717, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_718 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_29 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_99 = bits(imm_signBit_29, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_100 = mux(_imm_T_99, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_101 = cat(_imm_T_100, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_101 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
      node _T_719 = and(inst, UInt<15>("h707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_720 = eq(UInt<5>("h1b"), _T_719) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_720 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 381:23]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_18 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_18 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_721 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_37 = bits(_T_721, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_37 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_722 = bits(_T_721, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_37 = bits(_T_722, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_37 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_723 = bits(_T_722, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_31 = bits(_T_723, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_31 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_724 = bits(_T_723, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_724 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_30 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_102 = bits(imm_signBit_30, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_103 = mux(_imm_T_102, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_104 = cat(_imm_T_103, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_104 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        node _next_reg_T_342 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 381:72]
        node _next_reg_T_343 = tail(_next_reg_T_342, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 381:72]
        node _next_reg_T_344 = bits(_next_reg_T_343, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 381:78]
        node next_reg_signBit_3 = bits(_next_reg_T_344, 31, 31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _next_reg_T_345 = bits(next_reg_signBit_3, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_346 = mux(_next_reg_T_345, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_347 = cat(_next_reg_T_346, _next_reg_T_344) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        next.reg[rd] <= _next_reg_T_347 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 381:47]
      node _T_725 = and(inst, UInt<32>("hfc00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 29:12]
      node _T_726 = eq(UInt<13>("h1013"), _T_725) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 29:12]
      when _T_726 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 383:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_19 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_19 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_727 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_38 = bits(_T_727, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_38 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_728 = bits(_T_727, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_38 = bits(_T_728, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_38 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_729 = bits(_T_728, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_32 = bits(_T_729, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_32 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_730 = bits(_T_729, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_730 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_31 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_105 = bits(imm_signBit_31, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_106 = mux(_imm_T_105, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_107 = cat(_imm_T_106, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_107 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        node _next_reg_T_348 = bits(imm, 5, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 383:68]
        node _next_reg_T_349 = dshl(now.reg[rs1], _next_reg_T_348) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 383:62]
        next.reg[rd] <= _next_reg_T_349 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 383:46]
      node _T_731 = and(inst, UInt<32>("hfc00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 29:12]
      node _T_732 = eq(UInt<15>("h5013"), _T_731) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 29:12]
      when _T_732 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 384:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_20 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_20 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_733 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_39 = bits(_T_733, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_39 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_734 = bits(_T_733, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_39 = bits(_T_734, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_39 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_735 = bits(_T_734, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_33 = bits(_T_735, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_33 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_736 = bits(_T_735, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_736 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_32 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_108 = bits(imm_signBit_32, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_109 = mux(_imm_T_108, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_110 = cat(_imm_T_109, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_110 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        node _next_reg_T_350 = bits(imm, 5, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 384:68]
        node _next_reg_T_351 = dshr(now.reg[rs1], _next_reg_T_350) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 384:62]
        next.reg[rd] <= _next_reg_T_351 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 384:46]
      node _T_737 = and(inst, UInt<32>("hfc00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 29:12]
      node _T_738 = eq(UInt<31>("h40005013"), _T_737) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 29:12]
      when _T_738 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 385:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_21 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_21 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_739 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_40 = bits(_T_739, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_40 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_740 = bits(_T_739, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_40 = bits(_T_740, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_40 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_741 = bits(_T_740, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_34 = bits(_T_741, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_34 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_742 = bits(_T_741, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_742 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_33 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_111 = bits(imm_signBit_33, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_112 = mux(_imm_T_111, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_113 = cat(_imm_T_112, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_113 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        node _next_reg_T_352 = asSInt(now.reg[rs1]) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 385:63]
        node _next_reg_T_353 = bits(imm, 5, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 385:76]
        node _next_reg_T_354 = dshr(_next_reg_T_352, _next_reg_T_353) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 385:70]
        node _next_reg_T_355 = asUInt(_next_reg_T_354) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 385:84]
        next.reg[rd] <= _next_reg_T_355 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 385:46]
      node _T_743 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_744 = eq(UInt<13>("h101b"), _T_743) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_744 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 387:23]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_22 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_22 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_745 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_41 = bits(_T_745, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_41 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_746 = bits(_T_745, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_41 = bits(_T_746, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_41 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_747 = bits(_T_746, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_35 = bits(_T_747, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_35 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_748 = bits(_T_747, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_748 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_34 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_114 = bits(imm_signBit_34, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_115 = mux(_imm_T_114, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_116 = cat(_imm_T_115, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_116 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        node _next_reg_T_356 = bits(now.reg[rs1], 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 387:71]
        node _next_reg_T_357 = bits(imm, 4, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 387:85]
        node _next_reg_T_358 = dshl(_next_reg_T_356, _next_reg_T_357) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 387:79]
        node _next_reg_T_359 = bits(_next_reg_T_358, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 387:92]
        node next_reg_signBit_4 = bits(_next_reg_T_359, 31, 31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _next_reg_T_360 = bits(next_reg_signBit_4, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_361 = mux(_next_reg_T_360, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_362 = cat(_next_reg_T_361, _next_reg_T_359) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        next.reg[rd] <= _next_reg_T_362 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 387:47]
      node _T_749 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_750 = eq(UInt<15>("h501b"), _T_749) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_750 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 388:23]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_23 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_23 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_751 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_42 = bits(_T_751, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_42 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_752 = bits(_T_751, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_42 = bits(_T_752, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_42 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_753 = bits(_T_752, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_36 = bits(_T_753, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_36 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_754 = bits(_T_753, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_754 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_35 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_117 = bits(imm_signBit_35, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_118 = mux(_imm_T_117, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_119 = cat(_imm_T_118, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_119 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        node _next_reg_T_363 = bits(now.reg[rs1], 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 388:70]
        node _next_reg_T_364 = bits(imm, 4, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 388:84]
        node _next_reg_T_365 = dshr(_next_reg_T_363, _next_reg_T_364) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 388:78]
        node next_reg_signBit_5 = bits(_next_reg_T_365, 31, 31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _next_reg_T_366 = bits(next_reg_signBit_5, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_367 = mux(_next_reg_T_366, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_368 = cat(_next_reg_T_367, _next_reg_T_365) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        next.reg[rd] <= _next_reg_T_368 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 388:47]
      node _T_755 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_756 = eq(UInt<31>("h4000501b"), _T_755) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_756 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 389:23]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_24 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_24 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_757 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_43 = bits(_T_757, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_43 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_758 = bits(_T_757, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_43 = bits(_T_758, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_43 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_759 = bits(_T_758, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_37 = bits(_T_759, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_37 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_760 = bits(_T_759, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_760 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_36 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_120 = bits(imm_signBit_36, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_121 = mux(_imm_T_120, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_122 = cat(_imm_T_121, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_122 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        node _next_reg_T_369 = bits(now.reg[rs1], 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 389:71]
        node _next_reg_T_370 = asSInt(_next_reg_T_369) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 389:79]
        node _next_reg_T_371 = bits(imm, 4, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 389:92]
        node _next_reg_T_372 = dshr(_next_reg_T_370, _next_reg_T_371) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 389:86]
        node _next_reg_T_373 = asUInt(_next_reg_T_372) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 389:100]
        node next_reg_signBit_6 = bits(_next_reg_T_373, 31, 31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _next_reg_T_374 = bits(next_reg_signBit_6, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_375 = mux(_next_reg_T_374, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_376 = cat(_next_reg_T_375, _next_reg_T_373) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        next.reg[rd] <= _next_reg_T_376 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 389:47]
      node _T_761 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_762 = eq(UInt<13>("h1033"), _T_761) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_762 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 393:21]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_10 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_10 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_763 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_19 = bits(_T_763, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_19 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_764 = bits(_T_763, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_44 = bits(_T_764, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_44 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_765 = bits(_T_764, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_44 = bits(_T_765, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_44 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_766 = bits(_T_765, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_38 = bits(_T_766, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_38 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_767 = bits(_T_766, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_767 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_377 = bits(now.reg[rs2], 5, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 393:76]
        node _next_reg_T_378 = dshl(now.reg[rs1], _next_reg_T_377) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 393:61]
        next.reg[rd] <= _next_reg_T_378 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 393:45]
      node _T_768 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_769 = eq(UInt<15>("h5033"), _T_768) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_769 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 394:21]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_11 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_11 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_770 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_20 = bits(_T_770, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_20 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_771 = bits(_T_770, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_45 = bits(_T_771, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_45 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_772 = bits(_T_771, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_45 = bits(_T_772, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_45 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_773 = bits(_T_772, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_39 = bits(_T_773, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_39 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_774 = bits(_T_773, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_774 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_379 = bits(now.reg[rs2], 5, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 394:76]
        node _next_reg_T_380 = dshr(now.reg[rs1], _next_reg_T_379) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 394:61]
        next.reg[rd] <= _next_reg_T_380 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 394:45]
      node _T_775 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_776 = eq(UInt<31>("h40005033"), _T_775) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_776 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 396:21]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_12 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_12 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_777 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_21 = bits(_T_777, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_21 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_778 = bits(_T_777, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_46 = bits(_T_778, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_46 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_779 = bits(_T_778, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_46 = bits(_T_779, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_46 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_780 = bits(_T_779, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_40 = bits(_T_780, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_40 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_781 = bits(_T_780, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_781 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_381 = asSInt(now.reg[rs1]) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 396:62]
        node _next_reg_T_382 = bits(now.reg[rs2], 5, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 396:84]
        node _next_reg_T_383 = dshr(_next_reg_T_381, _next_reg_T_382) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 396:69]
        node _next_reg_T_384 = asUInt(_next_reg_T_383) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 396:92]
        next.reg[rd] <= _next_reg_T_384 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 396:45]
      node _T_782 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_783 = eq(UInt<6>("h3b"), _T_782) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_783 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 398:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_13 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_13 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_784 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_22 = bits(_T_784, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_22 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_785 = bits(_T_784, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_47 = bits(_T_785, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_47 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_786 = bits(_T_785, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_47 = bits(_T_786, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_47 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_787 = bits(_T_786, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_41 = bits(_T_787, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_41 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_788 = bits(_T_787, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_788 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_385 = bits(now.reg[rs1], 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 398:70]
        node _next_reg_T_386 = bits(now.reg[rs2], 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 398:92]
        node _next_reg_T_387 = add(_next_reg_T_385, _next_reg_T_386) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 398:78]
        node _next_reg_T_388 = tail(_next_reg_T_387, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 398:78]
        node _next_reg_T_389 = bits(_next_reg_T_388, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 398:100]
        node next_reg_signBit_7 = bits(_next_reg_T_389, 31, 31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _next_reg_T_390 = bits(next_reg_signBit_7, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_391 = mux(_next_reg_T_390, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_392 = cat(_next_reg_T_391, _next_reg_T_389) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        next.reg[rd] <= _next_reg_T_392 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 398:46]
      node _T_789 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_790 = eq(UInt<13>("h103b"), _T_789) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_790 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 400:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_14 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_14 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_791 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_23 = bits(_T_791, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_23 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_792 = bits(_T_791, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_48 = bits(_T_792, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_48 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_793 = bits(_T_792, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_48 = bits(_T_793, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_48 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_794 = bits(_T_793, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_42 = bits(_T_794, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_42 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_795 = bits(_T_794, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_795 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_393 = bits(now.reg[rs1], 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 400:70]
        node _next_reg_T_394 = bits(now.reg[rs2], 4, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 400:93]
        node _next_reg_T_395 = dshl(_next_reg_T_393, _next_reg_T_394) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 400:78]
        node _next_reg_T_396 = bits(_next_reg_T_395, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 400:100]
        node next_reg_signBit_8 = bits(_next_reg_T_396, 31, 31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _next_reg_T_397 = bits(next_reg_signBit_8, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_398 = mux(_next_reg_T_397, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_399 = cat(_next_reg_T_398, _next_reg_T_396) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        next.reg[rd] <= _next_reg_T_399 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 400:46]
      node _T_796 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_797 = eq(UInt<15>("h503b"), _T_796) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_797 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 401:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_15 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_15 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_798 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_24 = bits(_T_798, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_24 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_799 = bits(_T_798, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_49 = bits(_T_799, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_49 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_800 = bits(_T_799, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_49 = bits(_T_800, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_49 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_801 = bits(_T_800, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_43 = bits(_T_801, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_43 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_802 = bits(_T_801, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_802 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_400 = bits(now.reg[rs1], 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 401:70]
        node _next_reg_T_401 = bits(now.reg[rs2], 4, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 401:93]
        node _next_reg_T_402 = dshr(_next_reg_T_400, _next_reg_T_401) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 401:78]
        node _next_reg_T_403 = bits(_next_reg_T_402, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 401:100]
        node next_reg_signBit_9 = bits(_next_reg_T_403, 31, 31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _next_reg_T_404 = bits(next_reg_signBit_9, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_405 = mux(_next_reg_T_404, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_406 = cat(_next_reg_T_405, _next_reg_T_403) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        next.reg[rd] <= _next_reg_T_406 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 401:46]
      node _T_803 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_804 = eq(UInt<31>("h4000003b"), _T_803) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_804 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 403:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_16 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_16 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_805 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_25 = bits(_T_805, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_25 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_806 = bits(_T_805, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_50 = bits(_T_806, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_50 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_807 = bits(_T_806, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_50 = bits(_T_807, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_50 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_808 = bits(_T_807, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_44 = bits(_T_808, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_44 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_809 = bits(_T_808, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_809 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_407 = bits(now.reg[rs1], 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 403:70]
        node _next_reg_T_408 = bits(now.reg[rs2], 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 403:92]
        node _next_reg_T_409 = sub(_next_reg_T_407, _next_reg_T_408) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 403:78]
        node _next_reg_T_410 = tail(_next_reg_T_409, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 403:78]
        node _next_reg_T_411 = bits(_next_reg_T_410, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 403:100]
        node next_reg_signBit_10 = bits(_next_reg_T_411, 31, 31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _next_reg_T_412 = bits(next_reg_signBit_10, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_413 = mux(_next_reg_T_412, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_414 = cat(_next_reg_T_413, _next_reg_T_411) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        next.reg[rd] <= _next_reg_T_414 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 403:46]
      node _T_810 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_811 = eq(UInt<31>("h4000503b"), _T_810) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_811 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 404:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_17 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_17 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_812 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_26 = bits(_T_812, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_26 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_813 = bits(_T_812, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_51 = bits(_T_813, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_51 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_814 = bits(_T_813, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_51 = bits(_T_814, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_51 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_815 = bits(_T_814, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_45 = bits(_T_815, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_45 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_816 = bits(_T_815, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_816 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_415 = bits(now.reg[rs1], 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 404:70]
        node _next_reg_T_416 = asSInt(_next_reg_T_415) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 404:78]
        node _next_reg_T_417 = bits(now.reg[rs2], 4, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 404:100]
        node _next_reg_T_418 = dshr(_next_reg_T_416, _next_reg_T_417) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 404:85]
        node _next_reg_T_419 = asUInt(_next_reg_T_418) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 404:108]
        node next_reg_signBit_11 = bits(_next_reg_T_419, 31, 31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _next_reg_T_420 = bits(next_reg_signBit_11, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_421 = mux(_next_reg_T_420, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_422 = cat(_next_reg_T_421, _next_reg_T_419) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        next.reg[rd] <= _next_reg_T_422 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 404:46]
      node _T_817 = and(inst, UInt<15>("h707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_818 = eq(UInt<15>("h6003"), _T_817) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_818 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 409:21]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_25 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_25 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_819 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_52 = bits(_T_819, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_52 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_820 = bits(_T_819, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_52 = bits(_T_820, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_52 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_821 = bits(_T_820, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_46 = bits(_T_821, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_46 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_822 = bits(_T_821, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_822 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_37 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_123 = bits(imm_signBit_37, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_124 = mux(_imm_T_123, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_125 = cat(_imm_T_124, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_125 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        node _T_823 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 411:47]
        node _T_824 = tail(_T_823, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 411:47]
        node _T_825 = bits(_T_824, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:25]
        node _T_826 = eq(_T_825, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:29]
        node _T_827 = bits(_T_824, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:25]
        node _T_828 = eq(_T_827, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:32]
        node _T_829 = bits(_T_824, 2, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:25]
        node _T_830 = eq(_T_829, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:32]
        node _T_831 = eq(UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_832 = mux(_T_831, _T_826, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_833 = eq(UInt<2>("h2"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_834 = mux(_T_833, _T_828, _T_832) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_835 = eq(UInt<2>("h3"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_836 = mux(_T_835, _T_830, _T_834) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        when _T_836 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 411:55]
          node _next_reg_T_423 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 412:54]
          node _next_reg_T_424 = tail(_next_reg_T_423, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 412:54]
          node _next_reg_rOff_T_5 = bits(_next_reg_T_424, 2, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 58:31]
          node next_reg_rOff_5 = shl(_next_reg_rOff_T_5, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 58:51]
          node _next_reg_rMask_T_35 = eq(UInt<4>("h8"), UInt<6>("h20")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_36 = mux(_next_reg_rMask_T_35, UInt<64>("hff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_37 = eq(UInt<5>("h10"), UInt<6>("h20")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_38 = mux(_next_reg_rMask_T_37, UInt<64>("hffff"), _next_reg_rMask_T_36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_39 = eq(UInt<6>("h20"), UInt<6>("h20")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_40 = mux(_next_reg_rMask_T_39, UInt<64>("hffffffff"), _next_reg_rMask_T_38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_41 = eq(UInt<7>("h40"), UInt<6>("h20")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node next_reg_rMask_5 = mux(_next_reg_rMask_T_41, UInt<64>("hffffffffffffffff"), _next_reg_rMask_T_40) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          wire next_reg_mstatusStruct_5 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          wire _next_reg_mstatusStruct_WIRE_5 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          _next_reg_mstatusStruct_WIRE_5 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_130 = bits(_next_reg_mstatusStruct_WIRE_5, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_5.pad4 <= _next_reg_mstatusStruct_T_130 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_131 = bits(_next_reg_mstatusStruct_WIRE_5, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_5.sie <= _next_reg_mstatusStruct_T_131 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_132 = bits(_next_reg_mstatusStruct_WIRE_5, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_5.pad3 <= _next_reg_mstatusStruct_T_132 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_133 = bits(_next_reg_mstatusStruct_WIRE_5, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_5.mie <= _next_reg_mstatusStruct_T_133 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_134 = bits(_next_reg_mstatusStruct_WIRE_5, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_5.pad2 <= _next_reg_mstatusStruct_T_134 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_135 = bits(_next_reg_mstatusStruct_WIRE_5, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_5.spie <= _next_reg_mstatusStruct_T_135 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_136 = bits(_next_reg_mstatusStruct_WIRE_5, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_5.ube <= _next_reg_mstatusStruct_T_136 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_137 = bits(_next_reg_mstatusStruct_WIRE_5, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_5.mpie <= _next_reg_mstatusStruct_T_137 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_138 = bits(_next_reg_mstatusStruct_WIRE_5, 8, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_5.spp <= _next_reg_mstatusStruct_T_138 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_139 = bits(_next_reg_mstatusStruct_WIRE_5, 10, 9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_5.vs <= _next_reg_mstatusStruct_T_139 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_140 = bits(_next_reg_mstatusStruct_WIRE_5, 12, 11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_5.mpp <= _next_reg_mstatusStruct_T_140 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_141 = bits(_next_reg_mstatusStruct_WIRE_5, 14, 13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_5.fs <= _next_reg_mstatusStruct_T_141 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_142 = bits(_next_reg_mstatusStruct_WIRE_5, 16, 15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_5.xs <= _next_reg_mstatusStruct_T_142 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_143 = bits(_next_reg_mstatusStruct_WIRE_5, 17, 17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_5.mprv <= _next_reg_mstatusStruct_T_143 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_144 = bits(_next_reg_mstatusStruct_WIRE_5, 18, 18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_5.sum <= _next_reg_mstatusStruct_T_144 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_145 = bits(_next_reg_mstatusStruct_WIRE_5, 19, 19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_5.mxr <= _next_reg_mstatusStruct_T_145 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_146 = bits(_next_reg_mstatusStruct_WIRE_5, 20, 20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_5.tvm <= _next_reg_mstatusStruct_T_146 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_147 = bits(_next_reg_mstatusStruct_WIRE_5, 21, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_5.tw <= _next_reg_mstatusStruct_T_147 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_148 = bits(_next_reg_mstatusStruct_WIRE_5, 22, 22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_5.tsr <= _next_reg_mstatusStruct_T_148 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_149 = bits(_next_reg_mstatusStruct_WIRE_5, 31, 23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_5.pad0 <= _next_reg_mstatusStruct_T_149 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_150 = bits(_next_reg_mstatusStruct_WIRE_5, 33, 32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_5.uxl <= _next_reg_mstatusStruct_T_150 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_151 = bits(_next_reg_mstatusStruct_WIRE_5, 35, 34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_5.sxl <= _next_reg_mstatusStruct_T_151 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_152 = bits(_next_reg_mstatusStruct_WIRE_5, 36, 36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_5.sbe <= _next_reg_mstatusStruct_T_152 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_153 = bits(_next_reg_mstatusStruct_WIRE_5, 37, 37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_5.mbe <= _next_reg_mstatusStruct_T_153 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_154 = bits(_next_reg_mstatusStruct_WIRE_5, 62, 38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_5.pad1 <= _next_reg_mstatusStruct_T_154 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_155 = bits(_next_reg_mstatusStruct_WIRE_5, 63, 63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_5.sd <= _next_reg_mstatusStruct_T_155 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_pv_T_5 = bits(next_reg_mstatusStruct_5.mprv, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 61:50]
          node next_reg_pv_5 = mux(_next_reg_pv_T_5, next_reg_mstatusStruct_5.mpp, now.internal.privilegeMode) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 61:30]
          wire _next_reg_vmEnable_WIRE_10 : { mode : UInt<4>, asid : UInt<16>, ppn : UInt<44>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
          wire _next_reg_vmEnable_WIRE_11 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
          _next_reg_vmEnable_WIRE_11 <= now.csr.satp @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
          node _next_reg_vmEnable_T_25 = bits(_next_reg_vmEnable_WIRE_11, 43, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
          _next_reg_vmEnable_WIRE_10.ppn <= _next_reg_vmEnable_T_25 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
          node _next_reg_vmEnable_T_26 = bits(_next_reg_vmEnable_WIRE_11, 59, 44) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
          _next_reg_vmEnable_WIRE_10.asid <= _next_reg_vmEnable_T_26 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
          node _next_reg_vmEnable_T_27 = bits(_next_reg_vmEnable_WIRE_11, 63, 60) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
          _next_reg_vmEnable_WIRE_10.mode <= _next_reg_vmEnable_T_27 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
          node _next_reg_vmEnable_T_28 = eq(_next_reg_vmEnable_WIRE_10.mode, UInt<4>("h8")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:70]
          node _next_reg_vmEnable_T_29 = lt(next_reg_pv_5, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:85]
          node next_reg_vmEnable_5 = and(_next_reg_vmEnable_T_28, _next_reg_vmEnable_T_29) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:78]
          mem.read.valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 63:22]
          when next_reg_vmEnable_5 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 64:22]
            wire next_reg_success_5 : UInt<1> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 260:28]
            wire next_reg_finaladdr_5 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 261:28]
            wire next_reg_flag_5 : UInt<1> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 247:20]
            next_reg_flag_5 <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 253:10]
            when next_reg_flag_5 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 262:30]
              wire next_reg_LevelVec_5 : { valid : UInt<1>, success : UInt<1>, addr : UInt<64>, pte : UInt<64>}[3] @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 265:26]
              wire next_reg_SatpNow_5 : { mode : UInt<4>, asid : UInt<16>, ppn : UInt<44>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              wire _next_reg_SatpNow_WIRE_5 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              _next_reg_SatpNow_WIRE_5 <= now.csr.satp @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              node _next_reg_SatpNow_T_15 = bits(_next_reg_SatpNow_WIRE_5, 43, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              next_reg_SatpNow_5.ppn <= _next_reg_SatpNow_T_15 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              node _next_reg_SatpNow_T_16 = bits(_next_reg_SatpNow_WIRE_5, 59, 44) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              next_reg_SatpNow_5.asid <= _next_reg_SatpNow_T_16 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              node _next_reg_SatpNow_T_17 = bits(_next_reg_SatpNow_WIRE_5, 63, 60) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              next_reg_SatpNow_5.mode <= _next_reg_SatpNow_T_17 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              next_reg_LevelVec_5[2].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 267:25]
              node _next_reg_LevelVec_2_addr_T_20 = bits(_next_reg_T_424, 38, 30) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:67]
              node _next_reg_LevelVec_2_addr_T_21 = cat(next_reg_SatpNow_5.ppn, _next_reg_LevelVec_2_addr_T_20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:49]
              node _next_reg_LevelVec_2_addr_T_22 = cat(UInt<8>("h0"), _next_reg_LevelVec_2_addr_T_21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:35]
              node _next_reg_LevelVec_2_addr_T_23 = cat(_next_reg_LevelVec_2_addr_T_22, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:31]
              next_reg_LevelVec_5[2].addr <= _next_reg_LevelVec_2_addr_T_23 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:25]
              when next_reg_LevelVec_5[2].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 271:41]
                tlb.Anotherread[0].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
                tlb.Anotherread[0].addr <= next_reg_LevelVec_5[2].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
                tlb.Anotherread[0].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
                wire next_reg_PTE_15 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                wire _next_reg_PTE_WIRE_15 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                _next_reg_PTE_WIRE_15 <= tlb.Anotherread[0].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_60 = bits(_next_reg_PTE_WIRE_15, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_15.flag <= _next_reg_PTE_T_60 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_61 = bits(_next_reg_PTE_WIRE_15, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_15.rsw <= _next_reg_PTE_T_61 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_62 = bits(_next_reg_PTE_WIRE_15, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_15.ppn <= _next_reg_PTE_T_62 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_63 = bits(_next_reg_PTE_WIRE_15, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_15.reserved <= _next_reg_PTE_T_63 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                wire next_reg_PTEFlag_15 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                wire _next_reg_PTEFlag_WIRE_15 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                _next_reg_PTEFlag_WIRE_15 <= next_reg_PTE_15.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_120 = bits(_next_reg_PTEFlag_WIRE_15, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_15.v <= _next_reg_PTEFlag_T_120 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_121 = bits(_next_reg_PTEFlag_WIRE_15, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_15.r <= _next_reg_PTEFlag_T_121 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_122 = bits(_next_reg_PTEFlag_WIRE_15, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_15.w <= _next_reg_PTEFlag_T_122 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_123 = bits(_next_reg_PTEFlag_WIRE_15, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_15.x <= _next_reg_PTEFlag_T_123 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_124 = bits(_next_reg_PTEFlag_WIRE_15, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_15.u <= _next_reg_PTEFlag_T_124 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_125 = bits(_next_reg_PTEFlag_WIRE_15, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_15.g <= _next_reg_PTEFlag_T_125 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_126 = bits(_next_reg_PTEFlag_WIRE_15, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_15.a <= _next_reg_PTEFlag_T_126 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_127 = bits(_next_reg_PTEFlag_WIRE_15, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_15.d <= _next_reg_PTEFlag_T_127 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_T_425 = eq(next_reg_PTEFlag_15.v, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:16]
                node _next_reg_T_426 = eq(next_reg_PTEFlag_15.r, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:31]
                node _next_reg_T_427 = and(_next_reg_T_426, next_reg_PTEFlag_15.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:42]
                node _next_reg_T_428 = or(_next_reg_T_425, _next_reg_T_427) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:27]
                when _next_reg_T_428 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:57]
                  next_reg_LevelVec_5[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 281:45]
                  next_reg_LevelVec_5[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 282:45]
                  next_reg_LevelVec_5[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 284:41]
                  next_reg_LevelVec_5[2].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 285:41]
                else :
                  node _next_reg_T_429 = or(next_reg_PTEFlag_15.r, next_reg_PTEFlag_15.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:28]
                  when _next_reg_T_429 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:42]
                    next_reg_LevelVec_5[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 291:47]
                    next_reg_LevelVec_5[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 292:47]
                    next_reg_LevelVec_5[2].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 294:43]
                    node next_reg_LevelVec_2_pte_lo_5 = cat(next_reg_PTE_15.rsw, next_reg_PTE_15.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    node next_reg_LevelVec_2_pte_hi_5 = cat(next_reg_PTE_15.reserved, next_reg_PTE_15.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    node _next_reg_LevelVec_2_pte_T_5 = cat(next_reg_LevelVec_2_pte_hi_5, next_reg_LevelVec_2_pte_lo_5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    next_reg_LevelVec_5[2].pte <= _next_reg_LevelVec_2_pte_T_5 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:43]
                  else :
                    next_reg_LevelVec_5[1].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 299:47]
                    node _next_reg_LevelVec_1_addr_T_20 = bits(_next_reg_T_424, 29, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:86]
                    node _next_reg_LevelVec_1_addr_T_21 = cat(next_reg_PTE_15.ppn, _next_reg_LevelVec_1_addr_T_20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:72]
                    node _next_reg_LevelVec_1_addr_T_22 = cat(UInt<8>("h0"), _next_reg_LevelVec_1_addr_T_21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:58]
                    node _next_reg_LevelVec_1_addr_T_23 = cat(_next_reg_LevelVec_1_addr_T_22, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:54]
                    next_reg_LevelVec_5[1].addr <= _next_reg_LevelVec_1_addr_T_23 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:48]
                    next_reg_LevelVec_5[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 308:43]
                    next_reg_LevelVec_5[2].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 309:43]
              else :
                next_reg_LevelVec_5[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 316:43]
                next_reg_LevelVec_5[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 317:43]
                next_reg_LevelVec_5[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 319:39]
                next_reg_LevelVec_5[2].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 320:39]
              when next_reg_LevelVec_5[1].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 271:41]
                tlb.Anotherread[1].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
                tlb.Anotherread[1].addr <= next_reg_LevelVec_5[1].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
                tlb.Anotherread[1].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
                wire next_reg_PTE_16 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                wire _next_reg_PTE_WIRE_16 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                _next_reg_PTE_WIRE_16 <= tlb.Anotherread[1].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_64 = bits(_next_reg_PTE_WIRE_16, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_16.flag <= _next_reg_PTE_T_64 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_65 = bits(_next_reg_PTE_WIRE_16, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_16.rsw <= _next_reg_PTE_T_65 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_66 = bits(_next_reg_PTE_WIRE_16, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_16.ppn <= _next_reg_PTE_T_66 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_67 = bits(_next_reg_PTE_WIRE_16, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_16.reserved <= _next_reg_PTE_T_67 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                wire next_reg_PTEFlag_16 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                wire _next_reg_PTEFlag_WIRE_16 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                _next_reg_PTEFlag_WIRE_16 <= next_reg_PTE_16.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_128 = bits(_next_reg_PTEFlag_WIRE_16, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_16.v <= _next_reg_PTEFlag_T_128 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_129 = bits(_next_reg_PTEFlag_WIRE_16, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_16.r <= _next_reg_PTEFlag_T_129 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_130 = bits(_next_reg_PTEFlag_WIRE_16, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_16.w <= _next_reg_PTEFlag_T_130 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_131 = bits(_next_reg_PTEFlag_WIRE_16, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_16.x <= _next_reg_PTEFlag_T_131 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_132 = bits(_next_reg_PTEFlag_WIRE_16, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_16.u <= _next_reg_PTEFlag_T_132 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_133 = bits(_next_reg_PTEFlag_WIRE_16, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_16.g <= _next_reg_PTEFlag_T_133 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_134 = bits(_next_reg_PTEFlag_WIRE_16, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_16.a <= _next_reg_PTEFlag_T_134 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_135 = bits(_next_reg_PTEFlag_WIRE_16, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_16.d <= _next_reg_PTEFlag_T_135 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_T_430 = eq(next_reg_PTEFlag_16.v, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:16]
                node _next_reg_T_431 = eq(next_reg_PTEFlag_16.r, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:31]
                node _next_reg_T_432 = and(_next_reg_T_431, next_reg_PTEFlag_16.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:42]
                node _next_reg_T_433 = or(_next_reg_T_430, _next_reg_T_432) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:27]
                when _next_reg_T_433 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:57]
                  next_reg_LevelVec_5[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 281:45]
                  next_reg_LevelVec_5[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 282:45]
                  next_reg_LevelVec_5[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 284:41]
                  next_reg_LevelVec_5[1].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 285:41]
                else :
                  node _next_reg_T_434 = or(next_reg_PTEFlag_16.r, next_reg_PTEFlag_16.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:28]
                  when _next_reg_T_434 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:42]
                    next_reg_LevelVec_5[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 291:47]
                    next_reg_LevelVec_5[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 292:47]
                    next_reg_LevelVec_5[1].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 294:43]
                    node next_reg_LevelVec_1_pte_lo_5 = cat(next_reg_PTE_16.rsw, next_reg_PTE_16.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    node next_reg_LevelVec_1_pte_hi_5 = cat(next_reg_PTE_16.reserved, next_reg_PTE_16.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    node _next_reg_LevelVec_1_pte_T_5 = cat(next_reg_LevelVec_1_pte_hi_5, next_reg_LevelVec_1_pte_lo_5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    next_reg_LevelVec_5[1].pte <= _next_reg_LevelVec_1_pte_T_5 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:43]
                  else :
                    next_reg_LevelVec_5[0].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 299:47]
                    node _next_reg_LevelVec_0_addr_T_20 = bits(_next_reg_T_424, 20, 12) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:86]
                    node _next_reg_LevelVec_0_addr_T_21 = cat(next_reg_PTE_16.ppn, _next_reg_LevelVec_0_addr_T_20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:72]
                    node _next_reg_LevelVec_0_addr_T_22 = cat(UInt<8>("h0"), _next_reg_LevelVec_0_addr_T_21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:58]
                    node _next_reg_LevelVec_0_addr_T_23 = cat(_next_reg_LevelVec_0_addr_T_22, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:54]
                    next_reg_LevelVec_5[0].addr <= _next_reg_LevelVec_0_addr_T_23 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:48]
                    next_reg_LevelVec_5[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 308:43]
                    next_reg_LevelVec_5[1].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 309:43]
              else :
                next_reg_LevelVec_5[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 316:43]
                next_reg_LevelVec_5[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 317:43]
                next_reg_LevelVec_5[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 319:39]
                next_reg_LevelVec_5[1].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 320:39]
              when next_reg_LevelVec_5[0].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 271:41]
                tlb.Anotherread[2].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
                tlb.Anotherread[2].addr <= next_reg_LevelVec_5[0].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
                tlb.Anotherread[2].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
                wire next_reg_PTE_17 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                wire _next_reg_PTE_WIRE_17 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                _next_reg_PTE_WIRE_17 <= tlb.Anotherread[2].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_68 = bits(_next_reg_PTE_WIRE_17, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_17.flag <= _next_reg_PTE_T_68 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_69 = bits(_next_reg_PTE_WIRE_17, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_17.rsw <= _next_reg_PTE_T_69 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_70 = bits(_next_reg_PTE_WIRE_17, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_17.ppn <= _next_reg_PTE_T_70 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_71 = bits(_next_reg_PTE_WIRE_17, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_17.reserved <= _next_reg_PTE_T_71 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                wire next_reg_PTEFlag_17 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                wire _next_reg_PTEFlag_WIRE_17 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                _next_reg_PTEFlag_WIRE_17 <= next_reg_PTE_17.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_136 = bits(_next_reg_PTEFlag_WIRE_17, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_17.v <= _next_reg_PTEFlag_T_136 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_137 = bits(_next_reg_PTEFlag_WIRE_17, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_17.r <= _next_reg_PTEFlag_T_137 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_138 = bits(_next_reg_PTEFlag_WIRE_17, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_17.w <= _next_reg_PTEFlag_T_138 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_139 = bits(_next_reg_PTEFlag_WIRE_17, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_17.x <= _next_reg_PTEFlag_T_139 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_140 = bits(_next_reg_PTEFlag_WIRE_17, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_17.u <= _next_reg_PTEFlag_T_140 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_141 = bits(_next_reg_PTEFlag_WIRE_17, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_17.g <= _next_reg_PTEFlag_T_141 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_142 = bits(_next_reg_PTEFlag_WIRE_17, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_17.a <= _next_reg_PTEFlag_T_142 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_143 = bits(_next_reg_PTEFlag_WIRE_17, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_17.d <= _next_reg_PTEFlag_T_143 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_T_435 = eq(next_reg_PTEFlag_17.v, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:16]
                node _next_reg_T_436 = eq(next_reg_PTEFlag_17.r, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:31]
                node _next_reg_T_437 = and(_next_reg_T_436, next_reg_PTEFlag_17.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:42]
                node _next_reg_T_438 = or(_next_reg_T_435, _next_reg_T_437) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:27]
                when _next_reg_T_438 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:57]
                  next_reg_LevelVec_5[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 284:41]
                  next_reg_LevelVec_5[0].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 285:41]
                else :
                  node _next_reg_T_439 = or(next_reg_PTEFlag_17.r, next_reg_PTEFlag_17.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:28]
                  when _next_reg_T_439 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:42]
                    next_reg_LevelVec_5[0].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 294:43]
                    node next_reg_LevelVec_0_pte_lo_5 = cat(next_reg_PTE_17.rsw, next_reg_PTE_17.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    node next_reg_LevelVec_0_pte_hi_5 = cat(next_reg_PTE_17.reserved, next_reg_PTE_17.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    node _next_reg_LevelVec_0_pte_T_5 = cat(next_reg_LevelVec_0_pte_hi_5, next_reg_LevelVec_0_pte_lo_5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    next_reg_LevelVec_5[0].pte <= _next_reg_LevelVec_0_pte_T_5 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:43]
                  else :
                    next_reg_LevelVec_5[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 308:43]
                    next_reg_LevelVec_5[0].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 309:43]
              else :
                next_reg_LevelVec_5[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 319:39]
                next_reg_LevelVec_5[0].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 320:39]
              node _next_reg_successLevel_T_35 = cat(next_reg_LevelVec_5[2].success, next_reg_LevelVec_5[1].success) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 334:43]
              node _next_reg_successLevel_T_36 = cat(_next_reg_successLevel_T_35, next_reg_LevelVec_5[0].success) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 334:39]
              node _next_reg_successLevel_T_37 = eq(UInt<3>("h4"), _next_reg_successLevel_T_36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
              node _next_reg_successLevel_T_38 = mux(_next_reg_successLevel_T_37, UInt<2>("h2"), UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
              node _next_reg_successLevel_T_39 = eq(UInt<2>("h2"), _next_reg_successLevel_T_36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
              node _next_reg_successLevel_T_40 = mux(_next_reg_successLevel_T_39, UInt<1>("h1"), _next_reg_successLevel_T_38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
              node _next_reg_successLevel_T_41 = eq(UInt<1>("h1"), _next_reg_successLevel_T_36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
              node next_reg_successLevel_5 = mux(_next_reg_successLevel_T_41, UInt<1>("h0"), _next_reg_successLevel_T_40) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
              node _next_reg_T_440 = eq(next_reg_successLevel_5, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 335:27]
              node _next_reg_T_441 = not(_next_reg_T_440) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 335:12]
              when _next_reg_T_441 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 335:37]
                wire _next_reg_WIRE_40 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                wire _next_reg_WIRE_41 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                _next_reg_WIRE_41 <= next_reg_LevelVec_5[next_reg_successLevel_5].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                node _next_reg_T_442 = bits(_next_reg_WIRE_41, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                _next_reg_WIRE_40.flag <= _next_reg_T_442 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                node _next_reg_T_443 = bits(_next_reg_WIRE_41, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                _next_reg_WIRE_40.rsw <= _next_reg_T_443 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                node _next_reg_T_444 = bits(_next_reg_WIRE_41, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                _next_reg_WIRE_40.ppn <= _next_reg_T_444 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                node _next_reg_T_445 = bits(_next_reg_WIRE_41, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                _next_reg_WIRE_40.reserved <= _next_reg_T_445 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                wire _next_reg_WIRE_42 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                wire _next_reg_WIRE_43 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _next_reg_WIRE_43 <= _next_reg_WIRE_40.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _next_reg_T_446 = bits(_next_reg_WIRE_43, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _next_reg_WIRE_42.v <= _next_reg_T_446 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _next_reg_T_447 = bits(_next_reg_WIRE_43, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _next_reg_WIRE_42.r <= _next_reg_T_447 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _next_reg_T_448 = bits(_next_reg_WIRE_43, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _next_reg_WIRE_42.w <= _next_reg_T_448 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _next_reg_T_449 = bits(_next_reg_WIRE_43, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _next_reg_WIRE_42.x <= _next_reg_T_449 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _next_reg_T_450 = bits(_next_reg_WIRE_43, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _next_reg_WIRE_42.u <= _next_reg_T_450 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _next_reg_T_451 = bits(_next_reg_WIRE_43, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _next_reg_WIRE_42.g <= _next_reg_T_451 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _next_reg_T_452 = bits(_next_reg_WIRE_43, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _next_reg_WIRE_42.a <= _next_reg_T_452 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _next_reg_T_453 = bits(_next_reg_WIRE_43, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _next_reg_WIRE_42.d <= _next_reg_T_453 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                wire _next_reg_mstatus_mxr_WIRE_10 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                wire _next_reg_mstatus_mxr_WIRE_11 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_11 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_130 = bits(_next_reg_mstatus_mxr_WIRE_11, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_10.pad4 <= _next_reg_mstatus_mxr_T_130 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_131 = bits(_next_reg_mstatus_mxr_WIRE_11, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_10.sie <= _next_reg_mstatus_mxr_T_131 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_132 = bits(_next_reg_mstatus_mxr_WIRE_11, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_10.pad3 <= _next_reg_mstatus_mxr_T_132 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_133 = bits(_next_reg_mstatus_mxr_WIRE_11, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_10.mie <= _next_reg_mstatus_mxr_T_133 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_134 = bits(_next_reg_mstatus_mxr_WIRE_11, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_10.pad2 <= _next_reg_mstatus_mxr_T_134 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_135 = bits(_next_reg_mstatus_mxr_WIRE_11, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_10.spie <= _next_reg_mstatus_mxr_T_135 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_136 = bits(_next_reg_mstatus_mxr_WIRE_11, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_10.ube <= _next_reg_mstatus_mxr_T_136 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_137 = bits(_next_reg_mstatus_mxr_WIRE_11, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_10.mpie <= _next_reg_mstatus_mxr_T_137 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_138 = bits(_next_reg_mstatus_mxr_WIRE_11, 8, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_10.spp <= _next_reg_mstatus_mxr_T_138 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_139 = bits(_next_reg_mstatus_mxr_WIRE_11, 10, 9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_10.vs <= _next_reg_mstatus_mxr_T_139 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_140 = bits(_next_reg_mstatus_mxr_WIRE_11, 12, 11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_10.mpp <= _next_reg_mstatus_mxr_T_140 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_141 = bits(_next_reg_mstatus_mxr_WIRE_11, 14, 13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_10.fs <= _next_reg_mstatus_mxr_T_141 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_142 = bits(_next_reg_mstatus_mxr_WIRE_11, 16, 15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_10.xs <= _next_reg_mstatus_mxr_T_142 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_143 = bits(_next_reg_mstatus_mxr_WIRE_11, 17, 17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_10.mprv <= _next_reg_mstatus_mxr_T_143 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_144 = bits(_next_reg_mstatus_mxr_WIRE_11, 18, 18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_10.sum <= _next_reg_mstatus_mxr_T_144 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_145 = bits(_next_reg_mstatus_mxr_WIRE_11, 19, 19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_10.mxr <= _next_reg_mstatus_mxr_T_145 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_146 = bits(_next_reg_mstatus_mxr_WIRE_11, 20, 20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_10.tvm <= _next_reg_mstatus_mxr_T_146 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_147 = bits(_next_reg_mstatus_mxr_WIRE_11, 21, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_10.tw <= _next_reg_mstatus_mxr_T_147 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_148 = bits(_next_reg_mstatus_mxr_WIRE_11, 22, 22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_10.tsr <= _next_reg_mstatus_mxr_T_148 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_149 = bits(_next_reg_mstatus_mxr_WIRE_11, 31, 23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_10.pad0 <= _next_reg_mstatus_mxr_T_149 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_150 = bits(_next_reg_mstatus_mxr_WIRE_11, 33, 32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_10.uxl <= _next_reg_mstatus_mxr_T_150 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_151 = bits(_next_reg_mstatus_mxr_WIRE_11, 35, 34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_10.sxl <= _next_reg_mstatus_mxr_T_151 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_152 = bits(_next_reg_mstatus_mxr_WIRE_11, 36, 36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_10.sbe <= _next_reg_mstatus_mxr_T_152 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_153 = bits(_next_reg_mstatus_mxr_WIRE_11, 37, 37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_10.mbe <= _next_reg_mstatus_mxr_T_153 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_154 = bits(_next_reg_mstatus_mxr_WIRE_11, 62, 38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_10.pad1 <= _next_reg_mstatus_mxr_T_154 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_155 = bits(_next_reg_mstatus_mxr_WIRE_11, 63, 63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_10.sd <= _next_reg_mstatus_mxr_T_155 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node next_reg_mstatus_mxr_5 = bits(_next_reg_mstatus_mxr_WIRE_10.mxr, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:73]
                wire _next_reg_mstatus_sum_WIRE_10 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                wire _next_reg_mstatus_sum_WIRE_11 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_11 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_130 = bits(_next_reg_mstatus_sum_WIRE_11, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_10.pad4 <= _next_reg_mstatus_sum_T_130 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_131 = bits(_next_reg_mstatus_sum_WIRE_11, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_10.sie <= _next_reg_mstatus_sum_T_131 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_132 = bits(_next_reg_mstatus_sum_WIRE_11, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_10.pad3 <= _next_reg_mstatus_sum_T_132 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_133 = bits(_next_reg_mstatus_sum_WIRE_11, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_10.mie <= _next_reg_mstatus_sum_T_133 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_134 = bits(_next_reg_mstatus_sum_WIRE_11, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_10.pad2 <= _next_reg_mstatus_sum_T_134 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_135 = bits(_next_reg_mstatus_sum_WIRE_11, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_10.spie <= _next_reg_mstatus_sum_T_135 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_136 = bits(_next_reg_mstatus_sum_WIRE_11, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_10.ube <= _next_reg_mstatus_sum_T_136 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_137 = bits(_next_reg_mstatus_sum_WIRE_11, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_10.mpie <= _next_reg_mstatus_sum_T_137 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_138 = bits(_next_reg_mstatus_sum_WIRE_11, 8, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_10.spp <= _next_reg_mstatus_sum_T_138 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_139 = bits(_next_reg_mstatus_sum_WIRE_11, 10, 9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_10.vs <= _next_reg_mstatus_sum_T_139 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_140 = bits(_next_reg_mstatus_sum_WIRE_11, 12, 11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_10.mpp <= _next_reg_mstatus_sum_T_140 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_141 = bits(_next_reg_mstatus_sum_WIRE_11, 14, 13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_10.fs <= _next_reg_mstatus_sum_T_141 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_142 = bits(_next_reg_mstatus_sum_WIRE_11, 16, 15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_10.xs <= _next_reg_mstatus_sum_T_142 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_143 = bits(_next_reg_mstatus_sum_WIRE_11, 17, 17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_10.mprv <= _next_reg_mstatus_sum_T_143 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_144 = bits(_next_reg_mstatus_sum_WIRE_11, 18, 18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_10.sum <= _next_reg_mstatus_sum_T_144 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_145 = bits(_next_reg_mstatus_sum_WIRE_11, 19, 19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_10.mxr <= _next_reg_mstatus_sum_T_145 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_146 = bits(_next_reg_mstatus_sum_WIRE_11, 20, 20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_10.tvm <= _next_reg_mstatus_sum_T_146 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_147 = bits(_next_reg_mstatus_sum_WIRE_11, 21, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_10.tw <= _next_reg_mstatus_sum_T_147 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_148 = bits(_next_reg_mstatus_sum_WIRE_11, 22, 22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_10.tsr <= _next_reg_mstatus_sum_T_148 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_149 = bits(_next_reg_mstatus_sum_WIRE_11, 31, 23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_10.pad0 <= _next_reg_mstatus_sum_T_149 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_150 = bits(_next_reg_mstatus_sum_WIRE_11, 33, 32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_10.uxl <= _next_reg_mstatus_sum_T_150 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_151 = bits(_next_reg_mstatus_sum_WIRE_11, 35, 34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_10.sxl <= _next_reg_mstatus_sum_T_151 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_152 = bits(_next_reg_mstatus_sum_WIRE_11, 36, 36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_10.sbe <= _next_reg_mstatus_sum_T_152 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_153 = bits(_next_reg_mstatus_sum_WIRE_11, 37, 37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_10.mbe <= _next_reg_mstatus_sum_T_153 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_154 = bits(_next_reg_mstatus_sum_WIRE_11, 62, 38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_10.pad1 <= _next_reg_mstatus_sum_T_154 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_155 = bits(_next_reg_mstatus_sum_WIRE_11, 63, 63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_10.sd <= _next_reg_mstatus_sum_T_155 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node next_reg_mstatus_sum_5 = bits(_next_reg_mstatus_sum_WIRE_10.sum, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:73]
                node _next_reg_permCheck_T_55 = eq(next_reg_pv_5, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:32]
                node _next_reg_permCheck_T_56 = eq(_next_reg_WIRE_42.u, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:45]
                node _next_reg_permCheck_T_57 = and(_next_reg_permCheck_T_55, _next_reg_permCheck_T_56) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:42]
                node _next_reg_permCheck_T_58 = eq(_next_reg_permCheck_T_57, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:21]
                node _next_reg_permCheck_T_59 = and(_next_reg_WIRE_42.v, _next_reg_permCheck_T_58) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:18]
                node _next_reg_permCheck_T_60 = eq(next_reg_pv_5, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:72]
                node _next_reg_permCheck_T_61 = and(_next_reg_permCheck_T_60, _next_reg_WIRE_42.u) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:82]
                node _next_reg_permCheck_T_62 = eq(next_reg_mstatus_sum_5, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:100]
                node _next_reg_permCheck_T_63 = or(_next_reg_permCheck_T_62, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:113]
                node _next_reg_permCheck_T_64 = and(_next_reg_permCheck_T_61, _next_reg_permCheck_T_63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:96]
                node _next_reg_permCheck_T_65 = eq(_next_reg_permCheck_T_64, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:61]
                node next_reg_permCheck_5 = and(_next_reg_permCheck_T_59, _next_reg_permCheck_T_65) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:58]
                node next_reg_permExec_5 = and(next_reg_permCheck_5, _next_reg_WIRE_42.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 179:31]
                node _next_reg_permLoad_T_10 = and(next_reg_mstatus_mxr_5, _next_reg_WIRE_42.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 180:61]
                node _next_reg_permLoad_T_11 = or(_next_reg_WIRE_42.r, _next_reg_permLoad_T_10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 180:46]
                node next_reg_permLoad_5 = and(next_reg_permCheck_5, _next_reg_permLoad_T_11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 180:31]
                node next_reg_permStore_5 = and(next_reg_permCheck_5, _next_reg_WIRE_42.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 181:31]
                node _next_reg_T_454 = and(UInt<1>("h0"), next_reg_permExec_5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:15]
                node _next_reg_T_455 = eq(UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:32]
                node _next_reg_T_456 = eq(UInt<1>("h1"), UInt<1>("h1")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:71]
                node _next_reg_T_457 = and(next_reg_permLoad_5, _next_reg_T_456) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:56]
                node _next_reg_T_458 = eq(UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:111]
                node _next_reg_T_459 = and(next_reg_permStore_5, _next_reg_T_458) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:96]
                node _next_reg_T_460 = or(_next_reg_T_457, _next_reg_T_459) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:82]
                node _next_reg_T_461 = and(_next_reg_T_455, _next_reg_T_460) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:42]
                node _next_reg_T_462 = or(_next_reg_T_454, _next_reg_T_461) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:28]
                when _next_reg_T_462 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 346:11]
                  wire _next_reg_WIRE_44 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  wire _next_reg_WIRE_45 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  _next_reg_WIRE_45 <= next_reg_LevelVec_5[next_reg_successLevel_5].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  node _next_reg_T_463 = bits(_next_reg_WIRE_45, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  _next_reg_WIRE_44.flag <= _next_reg_T_463 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  node _next_reg_T_464 = bits(_next_reg_WIRE_45, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  _next_reg_WIRE_44.rsw <= _next_reg_T_464 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  node _next_reg_T_465 = bits(_next_reg_WIRE_45, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  _next_reg_WIRE_44.ppn <= _next_reg_T_465 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  node _next_reg_T_466 = bits(_next_reg_WIRE_45, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  _next_reg_WIRE_44.reserved <= _next_reg_T_466 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  node _next_reg_mask_mask_T_25 = eq(UInt<2>("h2"), next_reg_successLevel_5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _next_reg_mask_mask_T_26 = mux(_next_reg_mask_mask_T_25, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _next_reg_mask_mask_T_27 = eq(UInt<1>("h1"), next_reg_successLevel_5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _next_reg_mask_mask_T_28 = mux(_next_reg_mask_mask_T_27, UInt<9>("h1ff"), _next_reg_mask_mask_T_26) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _next_reg_mask_mask_T_29 = eq(UInt<1>("h0"), next_reg_successLevel_5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node next_reg_mask_5 = mux(_next_reg_mask_mask_T_29, UInt<1>("h0"), _next_reg_mask_mask_T_28) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _next_reg_T_467 = and(next_reg_mask_5, _next_reg_WIRE_44.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 240:11]
                  node _next_reg_T_468 = neq(_next_reg_T_467, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 240:18]
                  when _next_reg_T_468 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:99]
                    next_reg_success_5 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 351:26]
                    next_reg_finaladdr_5 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 352:26]
                  else :
                    node _next_reg_T_469 = eq(UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 357:30]
                    when _next_reg_T_469 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 357:41]
                      wire _next_reg_WIRE_46 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      wire _next_reg_WIRE_47 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      _next_reg_WIRE_47 <= next_reg_LevelVec_5[next_reg_successLevel_5].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      node _next_reg_T_470 = bits(_next_reg_WIRE_47, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      _next_reg_WIRE_46.flag <= _next_reg_T_470 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      node _next_reg_T_471 = bits(_next_reg_WIRE_47, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      _next_reg_WIRE_46.rsw <= _next_reg_T_471 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      node _next_reg_T_472 = bits(_next_reg_WIRE_47, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      _next_reg_WIRE_46.ppn <= _next_reg_T_472 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      node _next_reg_T_473 = bits(_next_reg_WIRE_47, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      _next_reg_WIRE_46.reserved <= _next_reg_T_473 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      wire next_reg_FlagPTE_5 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      wire _next_reg_FlagPTE_WIRE_5 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      _next_reg_FlagPTE_WIRE_5 <= _next_reg_WIRE_46.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _next_reg_FlagPTE_T_40 = bits(_next_reg_FlagPTE_WIRE_5, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      next_reg_FlagPTE_5.v <= _next_reg_FlagPTE_T_40 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _next_reg_FlagPTE_T_41 = bits(_next_reg_FlagPTE_WIRE_5, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      next_reg_FlagPTE_5.r <= _next_reg_FlagPTE_T_41 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _next_reg_FlagPTE_T_42 = bits(_next_reg_FlagPTE_WIRE_5, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      next_reg_FlagPTE_5.w <= _next_reg_FlagPTE_T_42 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _next_reg_FlagPTE_T_43 = bits(_next_reg_FlagPTE_WIRE_5, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      next_reg_FlagPTE_5.x <= _next_reg_FlagPTE_T_43 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _next_reg_FlagPTE_T_44 = bits(_next_reg_FlagPTE_WIRE_5, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      next_reg_FlagPTE_5.u <= _next_reg_FlagPTE_T_44 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _next_reg_FlagPTE_T_45 = bits(_next_reg_FlagPTE_WIRE_5, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      next_reg_FlagPTE_5.g <= _next_reg_FlagPTE_T_45 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _next_reg_FlagPTE_T_46 = bits(_next_reg_FlagPTE_WIRE_5, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      next_reg_FlagPTE_5.a <= _next_reg_FlagPTE_T_46 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _next_reg_FlagPTE_T_47 = bits(_next_reg_FlagPTE_WIRE_5, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      next_reg_FlagPTE_5.d <= _next_reg_FlagPTE_T_47 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      wire next_reg_FlagPTEnew_5 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      next_reg_FlagPTEnew_5.v <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      next_reg_FlagPTEnew_5.r <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      next_reg_FlagPTEnew_5.w <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      next_reg_FlagPTEnew_5.x <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      next_reg_FlagPTEnew_5.u <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      next_reg_FlagPTEnew_5.g <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      next_reg_FlagPTEnew_5.a <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      next_reg_FlagPTEnew_5.d <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      node _next_reg_T_474 = not(next_reg_FlagPTE_5.a) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:10]
                      node _next_reg_T_475 = not(next_reg_FlagPTE_5.d) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:23]
                      node _next_reg_T_476 = or(_next_reg_T_474, _next_reg_T_475) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:21]
                      when _next_reg_T_476 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:35]
                        next_reg_FlagPTEnew_5 <= next_reg_FlagPTE_5 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 198:20]
                        next_reg_FlagPTEnew_5.a <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 199:20]
                        next_reg_FlagPTEnew_5.d <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 200:20]
                        node next_reg_PTEnew_lo_lo_5 = cat(next_reg_FlagPTEnew_5.r, next_reg_FlagPTEnew_5.v) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node next_reg_PTEnew_lo_hi_5 = cat(next_reg_FlagPTEnew_5.x, next_reg_FlagPTEnew_5.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node next_reg_PTEnew_lo_10 = cat(next_reg_PTEnew_lo_hi_5, next_reg_PTEnew_lo_lo_5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node next_reg_PTEnew_hi_lo_5 = cat(next_reg_FlagPTEnew_5.g, next_reg_FlagPTEnew_5.u) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node next_reg_PTEnew_hi_hi_5 = cat(next_reg_FlagPTEnew_5.d, next_reg_FlagPTEnew_5.a) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node next_reg_PTEnew_hi_10 = cat(next_reg_PTEnew_hi_hi_5, next_reg_PTEnew_hi_lo_5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node _next_reg_PTEnew_T_5 = cat(next_reg_PTEnew_hi_10, next_reg_PTEnew_lo_10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node next_reg_PTEnew_lo_11 = cat(_next_reg_WIRE_46.rsw, _next_reg_PTEnew_T_5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:23]
                        node next_reg_PTEnew_hi_11 = cat(_next_reg_WIRE_46.reserved, _next_reg_WIRE_46.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:23]
                        node next_reg_PTEnew_5 = cat(next_reg_PTEnew_hi_11, next_reg_PTEnew_lo_11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:23]
                        tlb.Anotherwrite[0].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 159:38]
                        tlb.Anotherwrite[0].addr <= next_reg_LevelVec_5[next_reg_successLevel_5].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 160:38]
                        tlb.Anotherwrite[0].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 161:38]
                        tlb.Anotherwrite[0].data <= next_reg_PTEnew_5 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 162:38]
                    next_reg_success_5 <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 360:26]
                    wire _next_reg_finaladdr_WIRE_10 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    wire _next_reg_finaladdr_WIRE_11 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    _next_reg_finaladdr_WIRE_11 <= next_reg_LevelVec_5[next_reg_successLevel_5].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    node _next_reg_finaladdr_T_50 = bits(_next_reg_finaladdr_WIRE_11, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    _next_reg_finaladdr_WIRE_10.flag <= _next_reg_finaladdr_T_50 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    node _next_reg_finaladdr_T_51 = bits(_next_reg_finaladdr_WIRE_11, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    _next_reg_finaladdr_WIRE_10.rsw <= _next_reg_finaladdr_T_51 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    node _next_reg_finaladdr_T_52 = bits(_next_reg_finaladdr_WIRE_11, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    _next_reg_finaladdr_WIRE_10.ppn <= _next_reg_finaladdr_T_52 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    node _next_reg_finaladdr_T_53 = bits(_next_reg_finaladdr_WIRE_11, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    _next_reg_finaladdr_WIRE_10.reserved <= _next_reg_finaladdr_T_53 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    node _next_reg_finaladdr_T_54 = bits(_next_reg_T_424, 11, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:94]
                    node _next_reg_finaladdr_T_55 = cat(_next_reg_finaladdr_WIRE_10.ppn, _next_reg_finaladdr_T_54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:31]
                    node _next_reg_finaladdr_mask_T_50 = eq(UInt<2>("h2"), next_reg_successLevel_5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                    node _next_reg_finaladdr_mask_T_51 = mux(_next_reg_finaladdr_mask_T_50, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                    node _next_reg_finaladdr_mask_T_52 = eq(UInt<1>("h1"), next_reg_successLevel_5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                    node _next_reg_finaladdr_mask_T_53 = mux(_next_reg_finaladdr_mask_T_52, UInt<9>("h1ff"), _next_reg_finaladdr_mask_T_51) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                    node _next_reg_finaladdr_mask_T_54 = eq(UInt<1>("h0"), next_reg_successLevel_5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                    node next_reg_finaladdr_mask_10 = mux(_next_reg_finaladdr_mask_T_54, UInt<1>("h0"), _next_reg_finaladdr_mask_T_53) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                    node _next_reg_finaladdr_T_56 = not(next_reg_finaladdr_mask_10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:106]
                    node _next_reg_finaladdr_T_57 = and(_next_reg_finaladdr_T_55, _next_reg_finaladdr_T_56) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:103]
                    node _next_reg_finaladdr_mask_T_55 = eq(UInt<2>("h2"), next_reg_successLevel_5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                    node _next_reg_finaladdr_mask_T_56 = mux(_next_reg_finaladdr_mask_T_55, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                    node _next_reg_finaladdr_mask_T_57 = eq(UInt<1>("h1"), next_reg_successLevel_5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                    node _next_reg_finaladdr_mask_T_58 = mux(_next_reg_finaladdr_mask_T_57, UInt<9>("h1ff"), _next_reg_finaladdr_mask_T_56) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                    node _next_reg_finaladdr_mask_T_59 = eq(UInt<1>("h0"), next_reg_successLevel_5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                    node next_reg_finaladdr_mask_11 = mux(_next_reg_finaladdr_mask_T_59, UInt<1>("h0"), _next_reg_finaladdr_mask_T_58) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                    node _next_reg_finaladdr_T_58 = and(_next_reg_T_424, next_reg_finaladdr_mask_11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 366:26]
                    node _next_reg_finaladdr_T_59 = or(_next_reg_finaladdr_T_57, _next_reg_finaladdr_T_58) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 366:18]
                    next_reg_finaladdr_5 <= _next_reg_finaladdr_T_59 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:23]
                else :
                  next_reg_success_5 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 371:24]
                  next_reg_finaladdr_5 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 372:24]
              else :
                next_reg_success_5 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 376:22]
                next_reg_finaladdr_5 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 377:22]
            else :
              next_reg_success_5 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 382:20]
              next_reg_finaladdr_5 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 383:20]
            when next_reg_success_5 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 68:23]
              mem.read.addr <= next_reg_finaladdr_5 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 69:25]
            else :
              exceptionVec[13] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
              raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
          else :
            mem.read.addr <= _next_reg_T_424 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 74:23]
          mem.read.memWidth <= UInt<6>("h20") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 76:25]
          node _next_reg_T_477 = dshr(mem.read.data, next_reg_rOff_5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 77:22]
          node _next_reg_T_478 = and(_next_reg_T_477, next_reg_rMask_5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 77:31]
          node _next_reg_T_479 = bits(_next_reg_T_478, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 412:66]
          node _next_reg_T_480 = cat(UInt<32>("h0"), _next_reg_T_479) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 21:10]
          next.reg[rd] <= _next_reg_T_480 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 412:22]
        else :
          node _mem_read_addr_T_8 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 414:39]
          node _mem_read_addr_T_9 = tail(_mem_read_addr_T_8, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 414:39]
          mem.read.addr <= _mem_read_addr_T_9 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 414:23]
          exceptionVec[4] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
      node _T_837 = and(inst, UInt<15>("h707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_838 = eq(UInt<14>("h3003"), _T_837) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_838 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 418:20]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_26 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_26 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_839 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_53 = bits(_T_839, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_53 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_840 = bits(_T_839, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_53 = bits(_T_840, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_53 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_841 = bits(_T_840, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_47 = bits(_T_841, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_47 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_842 = bits(_T_841, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_842 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_38 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_126 = bits(imm_signBit_38, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_127 = mux(_imm_T_126, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_128 = cat(_imm_T_127, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_128 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        node _T_843 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 420:47]
        node _T_844 = tail(_T_843, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 420:47]
        node _T_845 = bits(_T_844, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:25]
        node _T_846 = eq(_T_845, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:29]
        node _T_847 = bits(_T_844, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:25]
        node _T_848 = eq(_T_847, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:32]
        node _T_849 = bits(_T_844, 2, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:25]
        node _T_850 = eq(_T_849, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:32]
        node _T_851 = eq(UInt<1>("h1"), UInt<2>("h3")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_852 = mux(_T_851, _T_846, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_853 = eq(UInt<2>("h2"), UInt<2>("h3")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_854 = mux(_T_853, _T_848, _T_852) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_855 = eq(UInt<2>("h3"), UInt<2>("h3")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_856 = mux(_T_855, _T_850, _T_854) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        when _T_856 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 420:55]
          node _next_reg_T_481 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 421:54]
          node _next_reg_T_482 = tail(_next_reg_T_481, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 421:54]
          node _next_reg_rOff_T_6 = bits(_next_reg_T_482, 2, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 58:31]
          node next_reg_rOff_6 = shl(_next_reg_rOff_T_6, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 58:51]
          node _next_reg_rMask_T_42 = eq(UInt<4>("h8"), UInt<7>("h40")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_43 = mux(_next_reg_rMask_T_42, UInt<64>("hff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_44 = eq(UInt<5>("h10"), UInt<7>("h40")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_45 = mux(_next_reg_rMask_T_44, UInt<64>("hffff"), _next_reg_rMask_T_43) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_46 = eq(UInt<6>("h20"), UInt<7>("h40")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_47 = mux(_next_reg_rMask_T_46, UInt<64>("hffffffff"), _next_reg_rMask_T_45) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_48 = eq(UInt<7>("h40"), UInt<7>("h40")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node next_reg_rMask_6 = mux(_next_reg_rMask_T_48, UInt<64>("hffffffffffffffff"), _next_reg_rMask_T_47) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          wire next_reg_mstatusStruct_6 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          wire _next_reg_mstatusStruct_WIRE_6 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          _next_reg_mstatusStruct_WIRE_6 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_156 = bits(_next_reg_mstatusStruct_WIRE_6, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_6.pad4 <= _next_reg_mstatusStruct_T_156 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_157 = bits(_next_reg_mstatusStruct_WIRE_6, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_6.sie <= _next_reg_mstatusStruct_T_157 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_158 = bits(_next_reg_mstatusStruct_WIRE_6, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_6.pad3 <= _next_reg_mstatusStruct_T_158 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_159 = bits(_next_reg_mstatusStruct_WIRE_6, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_6.mie <= _next_reg_mstatusStruct_T_159 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_160 = bits(_next_reg_mstatusStruct_WIRE_6, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_6.pad2 <= _next_reg_mstatusStruct_T_160 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_161 = bits(_next_reg_mstatusStruct_WIRE_6, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_6.spie <= _next_reg_mstatusStruct_T_161 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_162 = bits(_next_reg_mstatusStruct_WIRE_6, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_6.ube <= _next_reg_mstatusStruct_T_162 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_163 = bits(_next_reg_mstatusStruct_WIRE_6, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_6.mpie <= _next_reg_mstatusStruct_T_163 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_164 = bits(_next_reg_mstatusStruct_WIRE_6, 8, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_6.spp <= _next_reg_mstatusStruct_T_164 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_165 = bits(_next_reg_mstatusStruct_WIRE_6, 10, 9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_6.vs <= _next_reg_mstatusStruct_T_165 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_166 = bits(_next_reg_mstatusStruct_WIRE_6, 12, 11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_6.mpp <= _next_reg_mstatusStruct_T_166 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_167 = bits(_next_reg_mstatusStruct_WIRE_6, 14, 13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_6.fs <= _next_reg_mstatusStruct_T_167 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_168 = bits(_next_reg_mstatusStruct_WIRE_6, 16, 15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_6.xs <= _next_reg_mstatusStruct_T_168 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_169 = bits(_next_reg_mstatusStruct_WIRE_6, 17, 17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_6.mprv <= _next_reg_mstatusStruct_T_169 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_170 = bits(_next_reg_mstatusStruct_WIRE_6, 18, 18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_6.sum <= _next_reg_mstatusStruct_T_170 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_171 = bits(_next_reg_mstatusStruct_WIRE_6, 19, 19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_6.mxr <= _next_reg_mstatusStruct_T_171 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_172 = bits(_next_reg_mstatusStruct_WIRE_6, 20, 20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_6.tvm <= _next_reg_mstatusStruct_T_172 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_173 = bits(_next_reg_mstatusStruct_WIRE_6, 21, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_6.tw <= _next_reg_mstatusStruct_T_173 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_174 = bits(_next_reg_mstatusStruct_WIRE_6, 22, 22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_6.tsr <= _next_reg_mstatusStruct_T_174 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_175 = bits(_next_reg_mstatusStruct_WIRE_6, 31, 23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_6.pad0 <= _next_reg_mstatusStruct_T_175 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_176 = bits(_next_reg_mstatusStruct_WIRE_6, 33, 32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_6.uxl <= _next_reg_mstatusStruct_T_176 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_177 = bits(_next_reg_mstatusStruct_WIRE_6, 35, 34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_6.sxl <= _next_reg_mstatusStruct_T_177 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_178 = bits(_next_reg_mstatusStruct_WIRE_6, 36, 36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_6.sbe <= _next_reg_mstatusStruct_T_178 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_179 = bits(_next_reg_mstatusStruct_WIRE_6, 37, 37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_6.mbe <= _next_reg_mstatusStruct_T_179 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_180 = bits(_next_reg_mstatusStruct_WIRE_6, 62, 38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_6.pad1 <= _next_reg_mstatusStruct_T_180 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_mstatusStruct_T_181 = bits(_next_reg_mstatusStruct_WIRE_6, 63, 63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          next_reg_mstatusStruct_6.sd <= _next_reg_mstatusStruct_T_181 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
          node _next_reg_pv_T_6 = bits(next_reg_mstatusStruct_6.mprv, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 61:50]
          node next_reg_pv_6 = mux(_next_reg_pv_T_6, next_reg_mstatusStruct_6.mpp, now.internal.privilegeMode) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 61:30]
          wire _next_reg_vmEnable_WIRE_12 : { mode : UInt<4>, asid : UInt<16>, ppn : UInt<44>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
          wire _next_reg_vmEnable_WIRE_13 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
          _next_reg_vmEnable_WIRE_13 <= now.csr.satp @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
          node _next_reg_vmEnable_T_30 = bits(_next_reg_vmEnable_WIRE_13, 43, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
          _next_reg_vmEnable_WIRE_12.ppn <= _next_reg_vmEnable_T_30 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
          node _next_reg_vmEnable_T_31 = bits(_next_reg_vmEnable_WIRE_13, 59, 44) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
          _next_reg_vmEnable_WIRE_12.asid <= _next_reg_vmEnable_T_31 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
          node _next_reg_vmEnable_T_32 = bits(_next_reg_vmEnable_WIRE_13, 63, 60) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
          _next_reg_vmEnable_WIRE_12.mode <= _next_reg_vmEnable_T_32 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
          node _next_reg_vmEnable_T_33 = eq(_next_reg_vmEnable_WIRE_12.mode, UInt<4>("h8")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:70]
          node _next_reg_vmEnable_T_34 = lt(next_reg_pv_6, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:85]
          node next_reg_vmEnable_6 = and(_next_reg_vmEnable_T_33, _next_reg_vmEnable_T_34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:78]
          mem.read.valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 63:22]
          when next_reg_vmEnable_6 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 64:22]
            wire next_reg_success_6 : UInt<1> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 260:28]
            wire next_reg_finaladdr_6 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 261:28]
            wire next_reg_flag_6 : UInt<1> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 247:20]
            next_reg_flag_6 <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 253:10]
            when next_reg_flag_6 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 262:30]
              wire next_reg_LevelVec_6 : { valid : UInt<1>, success : UInt<1>, addr : UInt<64>, pte : UInt<64>}[3] @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 265:26]
              wire next_reg_SatpNow_6 : { mode : UInt<4>, asid : UInt<16>, ppn : UInt<44>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              wire _next_reg_SatpNow_WIRE_6 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              _next_reg_SatpNow_WIRE_6 <= now.csr.satp @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              node _next_reg_SatpNow_T_18 = bits(_next_reg_SatpNow_WIRE_6, 43, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              next_reg_SatpNow_6.ppn <= _next_reg_SatpNow_T_18 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              node _next_reg_SatpNow_T_19 = bits(_next_reg_SatpNow_WIRE_6, 59, 44) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              next_reg_SatpNow_6.asid <= _next_reg_SatpNow_T_19 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              node _next_reg_SatpNow_T_20 = bits(_next_reg_SatpNow_WIRE_6, 63, 60) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              next_reg_SatpNow_6.mode <= _next_reg_SatpNow_T_20 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              next_reg_LevelVec_6[2].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 267:25]
              node _next_reg_LevelVec_2_addr_T_24 = bits(_next_reg_T_482, 38, 30) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:67]
              node _next_reg_LevelVec_2_addr_T_25 = cat(next_reg_SatpNow_6.ppn, _next_reg_LevelVec_2_addr_T_24) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:49]
              node _next_reg_LevelVec_2_addr_T_26 = cat(UInt<8>("h0"), _next_reg_LevelVec_2_addr_T_25) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:35]
              node _next_reg_LevelVec_2_addr_T_27 = cat(_next_reg_LevelVec_2_addr_T_26, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:31]
              next_reg_LevelVec_6[2].addr <= _next_reg_LevelVec_2_addr_T_27 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:25]
              when next_reg_LevelVec_6[2].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 271:41]
                tlb.Anotherread[0].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
                tlb.Anotherread[0].addr <= next_reg_LevelVec_6[2].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
                tlb.Anotherread[0].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
                wire next_reg_PTE_18 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                wire _next_reg_PTE_WIRE_18 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                _next_reg_PTE_WIRE_18 <= tlb.Anotherread[0].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_72 = bits(_next_reg_PTE_WIRE_18, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_18.flag <= _next_reg_PTE_T_72 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_73 = bits(_next_reg_PTE_WIRE_18, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_18.rsw <= _next_reg_PTE_T_73 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_74 = bits(_next_reg_PTE_WIRE_18, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_18.ppn <= _next_reg_PTE_T_74 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_75 = bits(_next_reg_PTE_WIRE_18, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_18.reserved <= _next_reg_PTE_T_75 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                wire next_reg_PTEFlag_18 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                wire _next_reg_PTEFlag_WIRE_18 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                _next_reg_PTEFlag_WIRE_18 <= next_reg_PTE_18.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_144 = bits(_next_reg_PTEFlag_WIRE_18, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_18.v <= _next_reg_PTEFlag_T_144 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_145 = bits(_next_reg_PTEFlag_WIRE_18, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_18.r <= _next_reg_PTEFlag_T_145 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_146 = bits(_next_reg_PTEFlag_WIRE_18, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_18.w <= _next_reg_PTEFlag_T_146 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_147 = bits(_next_reg_PTEFlag_WIRE_18, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_18.x <= _next_reg_PTEFlag_T_147 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_148 = bits(_next_reg_PTEFlag_WIRE_18, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_18.u <= _next_reg_PTEFlag_T_148 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_149 = bits(_next_reg_PTEFlag_WIRE_18, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_18.g <= _next_reg_PTEFlag_T_149 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_150 = bits(_next_reg_PTEFlag_WIRE_18, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_18.a <= _next_reg_PTEFlag_T_150 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_151 = bits(_next_reg_PTEFlag_WIRE_18, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_18.d <= _next_reg_PTEFlag_T_151 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_T_483 = eq(next_reg_PTEFlag_18.v, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:16]
                node _next_reg_T_484 = eq(next_reg_PTEFlag_18.r, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:31]
                node _next_reg_T_485 = and(_next_reg_T_484, next_reg_PTEFlag_18.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:42]
                node _next_reg_T_486 = or(_next_reg_T_483, _next_reg_T_485) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:27]
                when _next_reg_T_486 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:57]
                  next_reg_LevelVec_6[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 281:45]
                  next_reg_LevelVec_6[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 282:45]
                  next_reg_LevelVec_6[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 284:41]
                  next_reg_LevelVec_6[2].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 285:41]
                else :
                  node _next_reg_T_487 = or(next_reg_PTEFlag_18.r, next_reg_PTEFlag_18.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:28]
                  when _next_reg_T_487 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:42]
                    next_reg_LevelVec_6[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 291:47]
                    next_reg_LevelVec_6[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 292:47]
                    next_reg_LevelVec_6[2].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 294:43]
                    node next_reg_LevelVec_2_pte_lo_6 = cat(next_reg_PTE_18.rsw, next_reg_PTE_18.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    node next_reg_LevelVec_2_pte_hi_6 = cat(next_reg_PTE_18.reserved, next_reg_PTE_18.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    node _next_reg_LevelVec_2_pte_T_6 = cat(next_reg_LevelVec_2_pte_hi_6, next_reg_LevelVec_2_pte_lo_6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    next_reg_LevelVec_6[2].pte <= _next_reg_LevelVec_2_pte_T_6 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:43]
                  else :
                    next_reg_LevelVec_6[1].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 299:47]
                    node _next_reg_LevelVec_1_addr_T_24 = bits(_next_reg_T_482, 29, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:86]
                    node _next_reg_LevelVec_1_addr_T_25 = cat(next_reg_PTE_18.ppn, _next_reg_LevelVec_1_addr_T_24) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:72]
                    node _next_reg_LevelVec_1_addr_T_26 = cat(UInt<8>("h0"), _next_reg_LevelVec_1_addr_T_25) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:58]
                    node _next_reg_LevelVec_1_addr_T_27 = cat(_next_reg_LevelVec_1_addr_T_26, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:54]
                    next_reg_LevelVec_6[1].addr <= _next_reg_LevelVec_1_addr_T_27 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:48]
                    next_reg_LevelVec_6[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 308:43]
                    next_reg_LevelVec_6[2].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 309:43]
              else :
                next_reg_LevelVec_6[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 316:43]
                next_reg_LevelVec_6[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 317:43]
                next_reg_LevelVec_6[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 319:39]
                next_reg_LevelVec_6[2].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 320:39]
              when next_reg_LevelVec_6[1].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 271:41]
                tlb.Anotherread[1].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
                tlb.Anotherread[1].addr <= next_reg_LevelVec_6[1].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
                tlb.Anotherread[1].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
                wire next_reg_PTE_19 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                wire _next_reg_PTE_WIRE_19 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                _next_reg_PTE_WIRE_19 <= tlb.Anotherread[1].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_76 = bits(_next_reg_PTE_WIRE_19, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_19.flag <= _next_reg_PTE_T_76 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_77 = bits(_next_reg_PTE_WIRE_19, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_19.rsw <= _next_reg_PTE_T_77 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_78 = bits(_next_reg_PTE_WIRE_19, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_19.ppn <= _next_reg_PTE_T_78 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_79 = bits(_next_reg_PTE_WIRE_19, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_19.reserved <= _next_reg_PTE_T_79 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                wire next_reg_PTEFlag_19 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                wire _next_reg_PTEFlag_WIRE_19 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                _next_reg_PTEFlag_WIRE_19 <= next_reg_PTE_19.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_152 = bits(_next_reg_PTEFlag_WIRE_19, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_19.v <= _next_reg_PTEFlag_T_152 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_153 = bits(_next_reg_PTEFlag_WIRE_19, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_19.r <= _next_reg_PTEFlag_T_153 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_154 = bits(_next_reg_PTEFlag_WIRE_19, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_19.w <= _next_reg_PTEFlag_T_154 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_155 = bits(_next_reg_PTEFlag_WIRE_19, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_19.x <= _next_reg_PTEFlag_T_155 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_156 = bits(_next_reg_PTEFlag_WIRE_19, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_19.u <= _next_reg_PTEFlag_T_156 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_157 = bits(_next_reg_PTEFlag_WIRE_19, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_19.g <= _next_reg_PTEFlag_T_157 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_158 = bits(_next_reg_PTEFlag_WIRE_19, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_19.a <= _next_reg_PTEFlag_T_158 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_159 = bits(_next_reg_PTEFlag_WIRE_19, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_19.d <= _next_reg_PTEFlag_T_159 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_T_488 = eq(next_reg_PTEFlag_19.v, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:16]
                node _next_reg_T_489 = eq(next_reg_PTEFlag_19.r, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:31]
                node _next_reg_T_490 = and(_next_reg_T_489, next_reg_PTEFlag_19.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:42]
                node _next_reg_T_491 = or(_next_reg_T_488, _next_reg_T_490) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:27]
                when _next_reg_T_491 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:57]
                  next_reg_LevelVec_6[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 281:45]
                  next_reg_LevelVec_6[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 282:45]
                  next_reg_LevelVec_6[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 284:41]
                  next_reg_LevelVec_6[1].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 285:41]
                else :
                  node _next_reg_T_492 = or(next_reg_PTEFlag_19.r, next_reg_PTEFlag_19.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:28]
                  when _next_reg_T_492 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:42]
                    next_reg_LevelVec_6[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 291:47]
                    next_reg_LevelVec_6[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 292:47]
                    next_reg_LevelVec_6[1].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 294:43]
                    node next_reg_LevelVec_1_pte_lo_6 = cat(next_reg_PTE_19.rsw, next_reg_PTE_19.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    node next_reg_LevelVec_1_pte_hi_6 = cat(next_reg_PTE_19.reserved, next_reg_PTE_19.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    node _next_reg_LevelVec_1_pte_T_6 = cat(next_reg_LevelVec_1_pte_hi_6, next_reg_LevelVec_1_pte_lo_6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    next_reg_LevelVec_6[1].pte <= _next_reg_LevelVec_1_pte_T_6 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:43]
                  else :
                    next_reg_LevelVec_6[0].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 299:47]
                    node _next_reg_LevelVec_0_addr_T_24 = bits(_next_reg_T_482, 20, 12) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:86]
                    node _next_reg_LevelVec_0_addr_T_25 = cat(next_reg_PTE_19.ppn, _next_reg_LevelVec_0_addr_T_24) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:72]
                    node _next_reg_LevelVec_0_addr_T_26 = cat(UInt<8>("h0"), _next_reg_LevelVec_0_addr_T_25) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:58]
                    node _next_reg_LevelVec_0_addr_T_27 = cat(_next_reg_LevelVec_0_addr_T_26, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:54]
                    next_reg_LevelVec_6[0].addr <= _next_reg_LevelVec_0_addr_T_27 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:48]
                    next_reg_LevelVec_6[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 308:43]
                    next_reg_LevelVec_6[1].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 309:43]
              else :
                next_reg_LevelVec_6[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 316:43]
                next_reg_LevelVec_6[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 317:43]
                next_reg_LevelVec_6[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 319:39]
                next_reg_LevelVec_6[1].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 320:39]
              when next_reg_LevelVec_6[0].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 271:41]
                tlb.Anotherread[2].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
                tlb.Anotherread[2].addr <= next_reg_LevelVec_6[0].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
                tlb.Anotherread[2].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
                wire next_reg_PTE_20 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                wire _next_reg_PTE_WIRE_20 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                _next_reg_PTE_WIRE_20 <= tlb.Anotherread[2].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_80 = bits(_next_reg_PTE_WIRE_20, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_20.flag <= _next_reg_PTE_T_80 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_81 = bits(_next_reg_PTE_WIRE_20, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_20.rsw <= _next_reg_PTE_T_81 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_82 = bits(_next_reg_PTE_WIRE_20, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_20.ppn <= _next_reg_PTE_T_82 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _next_reg_PTE_T_83 = bits(_next_reg_PTE_WIRE_20, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                next_reg_PTE_20.reserved <= _next_reg_PTE_T_83 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                wire next_reg_PTEFlag_20 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                wire _next_reg_PTEFlag_WIRE_20 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                _next_reg_PTEFlag_WIRE_20 <= next_reg_PTE_20.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_160 = bits(_next_reg_PTEFlag_WIRE_20, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_20.v <= _next_reg_PTEFlag_T_160 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_161 = bits(_next_reg_PTEFlag_WIRE_20, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_20.r <= _next_reg_PTEFlag_T_161 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_162 = bits(_next_reg_PTEFlag_WIRE_20, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_20.w <= _next_reg_PTEFlag_T_162 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_163 = bits(_next_reg_PTEFlag_WIRE_20, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_20.x <= _next_reg_PTEFlag_T_163 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_164 = bits(_next_reg_PTEFlag_WIRE_20, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_20.u <= _next_reg_PTEFlag_T_164 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_165 = bits(_next_reg_PTEFlag_WIRE_20, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_20.g <= _next_reg_PTEFlag_T_165 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_166 = bits(_next_reg_PTEFlag_WIRE_20, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_20.a <= _next_reg_PTEFlag_T_166 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_PTEFlag_T_167 = bits(_next_reg_PTEFlag_WIRE_20, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                next_reg_PTEFlag_20.d <= _next_reg_PTEFlag_T_167 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _next_reg_T_493 = eq(next_reg_PTEFlag_20.v, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:16]
                node _next_reg_T_494 = eq(next_reg_PTEFlag_20.r, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:31]
                node _next_reg_T_495 = and(_next_reg_T_494, next_reg_PTEFlag_20.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:42]
                node _next_reg_T_496 = or(_next_reg_T_493, _next_reg_T_495) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:27]
                when _next_reg_T_496 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:57]
                  next_reg_LevelVec_6[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 284:41]
                  next_reg_LevelVec_6[0].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 285:41]
                else :
                  node _next_reg_T_497 = or(next_reg_PTEFlag_20.r, next_reg_PTEFlag_20.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:28]
                  when _next_reg_T_497 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:42]
                    next_reg_LevelVec_6[0].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 294:43]
                    node next_reg_LevelVec_0_pte_lo_6 = cat(next_reg_PTE_20.rsw, next_reg_PTE_20.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    node next_reg_LevelVec_0_pte_hi_6 = cat(next_reg_PTE_20.reserved, next_reg_PTE_20.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    node _next_reg_LevelVec_0_pte_T_6 = cat(next_reg_LevelVec_0_pte_hi_6, next_reg_LevelVec_0_pte_lo_6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    next_reg_LevelVec_6[0].pte <= _next_reg_LevelVec_0_pte_T_6 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:43]
                  else :
                    next_reg_LevelVec_6[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 308:43]
                    next_reg_LevelVec_6[0].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 309:43]
              else :
                next_reg_LevelVec_6[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 319:39]
                next_reg_LevelVec_6[0].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 320:39]
              node _next_reg_successLevel_T_42 = cat(next_reg_LevelVec_6[2].success, next_reg_LevelVec_6[1].success) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 334:43]
              node _next_reg_successLevel_T_43 = cat(_next_reg_successLevel_T_42, next_reg_LevelVec_6[0].success) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 334:39]
              node _next_reg_successLevel_T_44 = eq(UInt<3>("h4"), _next_reg_successLevel_T_43) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
              node _next_reg_successLevel_T_45 = mux(_next_reg_successLevel_T_44, UInt<2>("h2"), UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
              node _next_reg_successLevel_T_46 = eq(UInt<2>("h2"), _next_reg_successLevel_T_43) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
              node _next_reg_successLevel_T_47 = mux(_next_reg_successLevel_T_46, UInt<1>("h1"), _next_reg_successLevel_T_45) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
              node _next_reg_successLevel_T_48 = eq(UInt<1>("h1"), _next_reg_successLevel_T_43) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
              node next_reg_successLevel_6 = mux(_next_reg_successLevel_T_48, UInt<1>("h0"), _next_reg_successLevel_T_47) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
              node _next_reg_T_498 = eq(next_reg_successLevel_6, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 335:27]
              node _next_reg_T_499 = not(_next_reg_T_498) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 335:12]
              when _next_reg_T_499 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 335:37]
                wire _next_reg_WIRE_48 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                wire _next_reg_WIRE_49 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                _next_reg_WIRE_49 <= next_reg_LevelVec_6[next_reg_successLevel_6].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                node _next_reg_T_500 = bits(_next_reg_WIRE_49, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                _next_reg_WIRE_48.flag <= _next_reg_T_500 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                node _next_reg_T_501 = bits(_next_reg_WIRE_49, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                _next_reg_WIRE_48.rsw <= _next_reg_T_501 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                node _next_reg_T_502 = bits(_next_reg_WIRE_49, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                _next_reg_WIRE_48.ppn <= _next_reg_T_502 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                node _next_reg_T_503 = bits(_next_reg_WIRE_49, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                _next_reg_WIRE_48.reserved <= _next_reg_T_503 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                wire _next_reg_WIRE_50 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                wire _next_reg_WIRE_51 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _next_reg_WIRE_51 <= _next_reg_WIRE_48.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _next_reg_T_504 = bits(_next_reg_WIRE_51, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _next_reg_WIRE_50.v <= _next_reg_T_504 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _next_reg_T_505 = bits(_next_reg_WIRE_51, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _next_reg_WIRE_50.r <= _next_reg_T_505 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _next_reg_T_506 = bits(_next_reg_WIRE_51, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _next_reg_WIRE_50.w <= _next_reg_T_506 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _next_reg_T_507 = bits(_next_reg_WIRE_51, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _next_reg_WIRE_50.x <= _next_reg_T_507 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _next_reg_T_508 = bits(_next_reg_WIRE_51, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _next_reg_WIRE_50.u <= _next_reg_T_508 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _next_reg_T_509 = bits(_next_reg_WIRE_51, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _next_reg_WIRE_50.g <= _next_reg_T_509 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _next_reg_T_510 = bits(_next_reg_WIRE_51, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _next_reg_WIRE_50.a <= _next_reg_T_510 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _next_reg_T_511 = bits(_next_reg_WIRE_51, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _next_reg_WIRE_50.d <= _next_reg_T_511 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                wire _next_reg_mstatus_mxr_WIRE_12 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                wire _next_reg_mstatus_mxr_WIRE_13 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_13 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_156 = bits(_next_reg_mstatus_mxr_WIRE_13, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_12.pad4 <= _next_reg_mstatus_mxr_T_156 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_157 = bits(_next_reg_mstatus_mxr_WIRE_13, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_12.sie <= _next_reg_mstatus_mxr_T_157 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_158 = bits(_next_reg_mstatus_mxr_WIRE_13, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_12.pad3 <= _next_reg_mstatus_mxr_T_158 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_159 = bits(_next_reg_mstatus_mxr_WIRE_13, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_12.mie <= _next_reg_mstatus_mxr_T_159 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_160 = bits(_next_reg_mstatus_mxr_WIRE_13, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_12.pad2 <= _next_reg_mstatus_mxr_T_160 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_161 = bits(_next_reg_mstatus_mxr_WIRE_13, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_12.spie <= _next_reg_mstatus_mxr_T_161 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_162 = bits(_next_reg_mstatus_mxr_WIRE_13, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_12.ube <= _next_reg_mstatus_mxr_T_162 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_163 = bits(_next_reg_mstatus_mxr_WIRE_13, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_12.mpie <= _next_reg_mstatus_mxr_T_163 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_164 = bits(_next_reg_mstatus_mxr_WIRE_13, 8, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_12.spp <= _next_reg_mstatus_mxr_T_164 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_165 = bits(_next_reg_mstatus_mxr_WIRE_13, 10, 9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_12.vs <= _next_reg_mstatus_mxr_T_165 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_166 = bits(_next_reg_mstatus_mxr_WIRE_13, 12, 11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_12.mpp <= _next_reg_mstatus_mxr_T_166 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_167 = bits(_next_reg_mstatus_mxr_WIRE_13, 14, 13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_12.fs <= _next_reg_mstatus_mxr_T_167 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_168 = bits(_next_reg_mstatus_mxr_WIRE_13, 16, 15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_12.xs <= _next_reg_mstatus_mxr_T_168 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_169 = bits(_next_reg_mstatus_mxr_WIRE_13, 17, 17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_12.mprv <= _next_reg_mstatus_mxr_T_169 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_170 = bits(_next_reg_mstatus_mxr_WIRE_13, 18, 18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_12.sum <= _next_reg_mstatus_mxr_T_170 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_171 = bits(_next_reg_mstatus_mxr_WIRE_13, 19, 19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_12.mxr <= _next_reg_mstatus_mxr_T_171 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_172 = bits(_next_reg_mstatus_mxr_WIRE_13, 20, 20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_12.tvm <= _next_reg_mstatus_mxr_T_172 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_173 = bits(_next_reg_mstatus_mxr_WIRE_13, 21, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_12.tw <= _next_reg_mstatus_mxr_T_173 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_174 = bits(_next_reg_mstatus_mxr_WIRE_13, 22, 22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_12.tsr <= _next_reg_mstatus_mxr_T_174 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_175 = bits(_next_reg_mstatus_mxr_WIRE_13, 31, 23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_12.pad0 <= _next_reg_mstatus_mxr_T_175 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_176 = bits(_next_reg_mstatus_mxr_WIRE_13, 33, 32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_12.uxl <= _next_reg_mstatus_mxr_T_176 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_177 = bits(_next_reg_mstatus_mxr_WIRE_13, 35, 34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_12.sxl <= _next_reg_mstatus_mxr_T_177 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_178 = bits(_next_reg_mstatus_mxr_WIRE_13, 36, 36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_12.sbe <= _next_reg_mstatus_mxr_T_178 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_179 = bits(_next_reg_mstatus_mxr_WIRE_13, 37, 37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_12.mbe <= _next_reg_mstatus_mxr_T_179 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_180 = bits(_next_reg_mstatus_mxr_WIRE_13, 62, 38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_12.pad1 <= _next_reg_mstatus_mxr_T_180 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _next_reg_mstatus_mxr_T_181 = bits(_next_reg_mstatus_mxr_WIRE_13, 63, 63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _next_reg_mstatus_mxr_WIRE_12.sd <= _next_reg_mstatus_mxr_T_181 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node next_reg_mstatus_mxr_6 = bits(_next_reg_mstatus_mxr_WIRE_12.mxr, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:73]
                wire _next_reg_mstatus_sum_WIRE_12 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                wire _next_reg_mstatus_sum_WIRE_13 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_13 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_156 = bits(_next_reg_mstatus_sum_WIRE_13, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_12.pad4 <= _next_reg_mstatus_sum_T_156 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_157 = bits(_next_reg_mstatus_sum_WIRE_13, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_12.sie <= _next_reg_mstatus_sum_T_157 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_158 = bits(_next_reg_mstatus_sum_WIRE_13, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_12.pad3 <= _next_reg_mstatus_sum_T_158 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_159 = bits(_next_reg_mstatus_sum_WIRE_13, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_12.mie <= _next_reg_mstatus_sum_T_159 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_160 = bits(_next_reg_mstatus_sum_WIRE_13, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_12.pad2 <= _next_reg_mstatus_sum_T_160 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_161 = bits(_next_reg_mstatus_sum_WIRE_13, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_12.spie <= _next_reg_mstatus_sum_T_161 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_162 = bits(_next_reg_mstatus_sum_WIRE_13, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_12.ube <= _next_reg_mstatus_sum_T_162 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_163 = bits(_next_reg_mstatus_sum_WIRE_13, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_12.mpie <= _next_reg_mstatus_sum_T_163 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_164 = bits(_next_reg_mstatus_sum_WIRE_13, 8, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_12.spp <= _next_reg_mstatus_sum_T_164 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_165 = bits(_next_reg_mstatus_sum_WIRE_13, 10, 9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_12.vs <= _next_reg_mstatus_sum_T_165 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_166 = bits(_next_reg_mstatus_sum_WIRE_13, 12, 11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_12.mpp <= _next_reg_mstatus_sum_T_166 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_167 = bits(_next_reg_mstatus_sum_WIRE_13, 14, 13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_12.fs <= _next_reg_mstatus_sum_T_167 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_168 = bits(_next_reg_mstatus_sum_WIRE_13, 16, 15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_12.xs <= _next_reg_mstatus_sum_T_168 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_169 = bits(_next_reg_mstatus_sum_WIRE_13, 17, 17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_12.mprv <= _next_reg_mstatus_sum_T_169 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_170 = bits(_next_reg_mstatus_sum_WIRE_13, 18, 18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_12.sum <= _next_reg_mstatus_sum_T_170 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_171 = bits(_next_reg_mstatus_sum_WIRE_13, 19, 19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_12.mxr <= _next_reg_mstatus_sum_T_171 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_172 = bits(_next_reg_mstatus_sum_WIRE_13, 20, 20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_12.tvm <= _next_reg_mstatus_sum_T_172 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_173 = bits(_next_reg_mstatus_sum_WIRE_13, 21, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_12.tw <= _next_reg_mstatus_sum_T_173 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_174 = bits(_next_reg_mstatus_sum_WIRE_13, 22, 22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_12.tsr <= _next_reg_mstatus_sum_T_174 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_175 = bits(_next_reg_mstatus_sum_WIRE_13, 31, 23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_12.pad0 <= _next_reg_mstatus_sum_T_175 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_176 = bits(_next_reg_mstatus_sum_WIRE_13, 33, 32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_12.uxl <= _next_reg_mstatus_sum_T_176 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_177 = bits(_next_reg_mstatus_sum_WIRE_13, 35, 34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_12.sxl <= _next_reg_mstatus_sum_T_177 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_178 = bits(_next_reg_mstatus_sum_WIRE_13, 36, 36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_12.sbe <= _next_reg_mstatus_sum_T_178 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_179 = bits(_next_reg_mstatus_sum_WIRE_13, 37, 37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_12.mbe <= _next_reg_mstatus_sum_T_179 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_180 = bits(_next_reg_mstatus_sum_WIRE_13, 62, 38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_12.pad1 <= _next_reg_mstatus_sum_T_180 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _next_reg_mstatus_sum_T_181 = bits(_next_reg_mstatus_sum_WIRE_13, 63, 63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _next_reg_mstatus_sum_WIRE_12.sd <= _next_reg_mstatus_sum_T_181 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node next_reg_mstatus_sum_6 = bits(_next_reg_mstatus_sum_WIRE_12.sum, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:73]
                node _next_reg_permCheck_T_66 = eq(next_reg_pv_6, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:32]
                node _next_reg_permCheck_T_67 = eq(_next_reg_WIRE_50.u, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:45]
                node _next_reg_permCheck_T_68 = and(_next_reg_permCheck_T_66, _next_reg_permCheck_T_67) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:42]
                node _next_reg_permCheck_T_69 = eq(_next_reg_permCheck_T_68, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:21]
                node _next_reg_permCheck_T_70 = and(_next_reg_WIRE_50.v, _next_reg_permCheck_T_69) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:18]
                node _next_reg_permCheck_T_71 = eq(next_reg_pv_6, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:72]
                node _next_reg_permCheck_T_72 = and(_next_reg_permCheck_T_71, _next_reg_WIRE_50.u) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:82]
                node _next_reg_permCheck_T_73 = eq(next_reg_mstatus_sum_6, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:100]
                node _next_reg_permCheck_T_74 = or(_next_reg_permCheck_T_73, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:113]
                node _next_reg_permCheck_T_75 = and(_next_reg_permCheck_T_72, _next_reg_permCheck_T_74) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:96]
                node _next_reg_permCheck_T_76 = eq(_next_reg_permCheck_T_75, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:61]
                node next_reg_permCheck_6 = and(_next_reg_permCheck_T_70, _next_reg_permCheck_T_76) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:58]
                node next_reg_permExec_6 = and(next_reg_permCheck_6, _next_reg_WIRE_50.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 179:31]
                node _next_reg_permLoad_T_12 = and(next_reg_mstatus_mxr_6, _next_reg_WIRE_50.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 180:61]
                node _next_reg_permLoad_T_13 = or(_next_reg_WIRE_50.r, _next_reg_permLoad_T_12) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 180:46]
                node next_reg_permLoad_6 = and(next_reg_permCheck_6, _next_reg_permLoad_T_13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 180:31]
                node next_reg_permStore_6 = and(next_reg_permCheck_6, _next_reg_WIRE_50.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 181:31]
                node _next_reg_T_512 = and(UInt<1>("h0"), next_reg_permExec_6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:15]
                node _next_reg_T_513 = eq(UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:32]
                node _next_reg_T_514 = eq(UInt<1>("h1"), UInt<1>("h1")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:71]
                node _next_reg_T_515 = and(next_reg_permLoad_6, _next_reg_T_514) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:56]
                node _next_reg_T_516 = eq(UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:111]
                node _next_reg_T_517 = and(next_reg_permStore_6, _next_reg_T_516) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:96]
                node _next_reg_T_518 = or(_next_reg_T_515, _next_reg_T_517) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:82]
                node _next_reg_T_519 = and(_next_reg_T_513, _next_reg_T_518) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:42]
                node _next_reg_T_520 = or(_next_reg_T_512, _next_reg_T_519) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:28]
                when _next_reg_T_520 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 346:11]
                  wire _next_reg_WIRE_52 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  wire _next_reg_WIRE_53 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  _next_reg_WIRE_53 <= next_reg_LevelVec_6[next_reg_successLevel_6].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  node _next_reg_T_521 = bits(_next_reg_WIRE_53, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  _next_reg_WIRE_52.flag <= _next_reg_T_521 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  node _next_reg_T_522 = bits(_next_reg_WIRE_53, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  _next_reg_WIRE_52.rsw <= _next_reg_T_522 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  node _next_reg_T_523 = bits(_next_reg_WIRE_53, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  _next_reg_WIRE_52.ppn <= _next_reg_T_523 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  node _next_reg_T_524 = bits(_next_reg_WIRE_53, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  _next_reg_WIRE_52.reserved <= _next_reg_T_524 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  node _next_reg_mask_mask_T_30 = eq(UInt<2>("h2"), next_reg_successLevel_6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _next_reg_mask_mask_T_31 = mux(_next_reg_mask_mask_T_30, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _next_reg_mask_mask_T_32 = eq(UInt<1>("h1"), next_reg_successLevel_6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _next_reg_mask_mask_T_33 = mux(_next_reg_mask_mask_T_32, UInt<9>("h1ff"), _next_reg_mask_mask_T_31) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _next_reg_mask_mask_T_34 = eq(UInt<1>("h0"), next_reg_successLevel_6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node next_reg_mask_6 = mux(_next_reg_mask_mask_T_34, UInt<1>("h0"), _next_reg_mask_mask_T_33) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _next_reg_T_525 = and(next_reg_mask_6, _next_reg_WIRE_52.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 240:11]
                  node _next_reg_T_526 = neq(_next_reg_T_525, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 240:18]
                  when _next_reg_T_526 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:99]
                    next_reg_success_6 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 351:26]
                    next_reg_finaladdr_6 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 352:26]
                  else :
                    node _next_reg_T_527 = eq(UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 357:30]
                    when _next_reg_T_527 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 357:41]
                      wire _next_reg_WIRE_54 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      wire _next_reg_WIRE_55 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      _next_reg_WIRE_55 <= next_reg_LevelVec_6[next_reg_successLevel_6].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      node _next_reg_T_528 = bits(_next_reg_WIRE_55, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      _next_reg_WIRE_54.flag <= _next_reg_T_528 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      node _next_reg_T_529 = bits(_next_reg_WIRE_55, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      _next_reg_WIRE_54.rsw <= _next_reg_T_529 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      node _next_reg_T_530 = bits(_next_reg_WIRE_55, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      _next_reg_WIRE_54.ppn <= _next_reg_T_530 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      node _next_reg_T_531 = bits(_next_reg_WIRE_55, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      _next_reg_WIRE_54.reserved <= _next_reg_T_531 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      wire next_reg_FlagPTE_6 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      wire _next_reg_FlagPTE_WIRE_6 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      _next_reg_FlagPTE_WIRE_6 <= _next_reg_WIRE_54.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _next_reg_FlagPTE_T_48 = bits(_next_reg_FlagPTE_WIRE_6, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      next_reg_FlagPTE_6.v <= _next_reg_FlagPTE_T_48 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _next_reg_FlagPTE_T_49 = bits(_next_reg_FlagPTE_WIRE_6, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      next_reg_FlagPTE_6.r <= _next_reg_FlagPTE_T_49 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _next_reg_FlagPTE_T_50 = bits(_next_reg_FlagPTE_WIRE_6, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      next_reg_FlagPTE_6.w <= _next_reg_FlagPTE_T_50 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _next_reg_FlagPTE_T_51 = bits(_next_reg_FlagPTE_WIRE_6, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      next_reg_FlagPTE_6.x <= _next_reg_FlagPTE_T_51 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _next_reg_FlagPTE_T_52 = bits(_next_reg_FlagPTE_WIRE_6, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      next_reg_FlagPTE_6.u <= _next_reg_FlagPTE_T_52 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _next_reg_FlagPTE_T_53 = bits(_next_reg_FlagPTE_WIRE_6, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      next_reg_FlagPTE_6.g <= _next_reg_FlagPTE_T_53 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _next_reg_FlagPTE_T_54 = bits(_next_reg_FlagPTE_WIRE_6, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      next_reg_FlagPTE_6.a <= _next_reg_FlagPTE_T_54 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _next_reg_FlagPTE_T_55 = bits(_next_reg_FlagPTE_WIRE_6, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      next_reg_FlagPTE_6.d <= _next_reg_FlagPTE_T_55 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      wire next_reg_FlagPTEnew_6 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      next_reg_FlagPTEnew_6.v <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      next_reg_FlagPTEnew_6.r <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      next_reg_FlagPTEnew_6.w <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      next_reg_FlagPTEnew_6.x <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      next_reg_FlagPTEnew_6.u <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      next_reg_FlagPTEnew_6.g <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      next_reg_FlagPTEnew_6.a <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      next_reg_FlagPTEnew_6.d <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      node _next_reg_T_532 = not(next_reg_FlagPTE_6.a) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:10]
                      node _next_reg_T_533 = not(next_reg_FlagPTE_6.d) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:23]
                      node _next_reg_T_534 = or(_next_reg_T_532, _next_reg_T_533) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:21]
                      when _next_reg_T_534 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:35]
                        next_reg_FlagPTEnew_6 <= next_reg_FlagPTE_6 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 198:20]
                        next_reg_FlagPTEnew_6.a <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 199:20]
                        next_reg_FlagPTEnew_6.d <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 200:20]
                        node next_reg_PTEnew_lo_lo_6 = cat(next_reg_FlagPTEnew_6.r, next_reg_FlagPTEnew_6.v) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node next_reg_PTEnew_lo_hi_6 = cat(next_reg_FlagPTEnew_6.x, next_reg_FlagPTEnew_6.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node next_reg_PTEnew_lo_12 = cat(next_reg_PTEnew_lo_hi_6, next_reg_PTEnew_lo_lo_6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node next_reg_PTEnew_hi_lo_6 = cat(next_reg_FlagPTEnew_6.g, next_reg_FlagPTEnew_6.u) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node next_reg_PTEnew_hi_hi_6 = cat(next_reg_FlagPTEnew_6.d, next_reg_FlagPTEnew_6.a) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node next_reg_PTEnew_hi_12 = cat(next_reg_PTEnew_hi_hi_6, next_reg_PTEnew_hi_lo_6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node _next_reg_PTEnew_T_6 = cat(next_reg_PTEnew_hi_12, next_reg_PTEnew_lo_12) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node next_reg_PTEnew_lo_13 = cat(_next_reg_WIRE_54.rsw, _next_reg_PTEnew_T_6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:23]
                        node next_reg_PTEnew_hi_13 = cat(_next_reg_WIRE_54.reserved, _next_reg_WIRE_54.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:23]
                        node next_reg_PTEnew_6 = cat(next_reg_PTEnew_hi_13, next_reg_PTEnew_lo_13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:23]
                        tlb.Anotherwrite[0].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 159:38]
                        tlb.Anotherwrite[0].addr <= next_reg_LevelVec_6[next_reg_successLevel_6].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 160:38]
                        tlb.Anotherwrite[0].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 161:38]
                        tlb.Anotherwrite[0].data <= next_reg_PTEnew_6 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 162:38]
                    next_reg_success_6 <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 360:26]
                    wire _next_reg_finaladdr_WIRE_12 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    wire _next_reg_finaladdr_WIRE_13 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    _next_reg_finaladdr_WIRE_13 <= next_reg_LevelVec_6[next_reg_successLevel_6].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    node _next_reg_finaladdr_T_60 = bits(_next_reg_finaladdr_WIRE_13, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    _next_reg_finaladdr_WIRE_12.flag <= _next_reg_finaladdr_T_60 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    node _next_reg_finaladdr_T_61 = bits(_next_reg_finaladdr_WIRE_13, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    _next_reg_finaladdr_WIRE_12.rsw <= _next_reg_finaladdr_T_61 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    node _next_reg_finaladdr_T_62 = bits(_next_reg_finaladdr_WIRE_13, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    _next_reg_finaladdr_WIRE_12.ppn <= _next_reg_finaladdr_T_62 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    node _next_reg_finaladdr_T_63 = bits(_next_reg_finaladdr_WIRE_13, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    _next_reg_finaladdr_WIRE_12.reserved <= _next_reg_finaladdr_T_63 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    node _next_reg_finaladdr_T_64 = bits(_next_reg_T_482, 11, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:94]
                    node _next_reg_finaladdr_T_65 = cat(_next_reg_finaladdr_WIRE_12.ppn, _next_reg_finaladdr_T_64) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:31]
                    node _next_reg_finaladdr_mask_T_60 = eq(UInt<2>("h2"), next_reg_successLevel_6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                    node _next_reg_finaladdr_mask_T_61 = mux(_next_reg_finaladdr_mask_T_60, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                    node _next_reg_finaladdr_mask_T_62 = eq(UInt<1>("h1"), next_reg_successLevel_6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                    node _next_reg_finaladdr_mask_T_63 = mux(_next_reg_finaladdr_mask_T_62, UInt<9>("h1ff"), _next_reg_finaladdr_mask_T_61) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                    node _next_reg_finaladdr_mask_T_64 = eq(UInt<1>("h0"), next_reg_successLevel_6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                    node next_reg_finaladdr_mask_12 = mux(_next_reg_finaladdr_mask_T_64, UInt<1>("h0"), _next_reg_finaladdr_mask_T_63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                    node _next_reg_finaladdr_T_66 = not(next_reg_finaladdr_mask_12) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:106]
                    node _next_reg_finaladdr_T_67 = and(_next_reg_finaladdr_T_65, _next_reg_finaladdr_T_66) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:103]
                    node _next_reg_finaladdr_mask_T_65 = eq(UInt<2>("h2"), next_reg_successLevel_6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                    node _next_reg_finaladdr_mask_T_66 = mux(_next_reg_finaladdr_mask_T_65, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                    node _next_reg_finaladdr_mask_T_67 = eq(UInt<1>("h1"), next_reg_successLevel_6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                    node _next_reg_finaladdr_mask_T_68 = mux(_next_reg_finaladdr_mask_T_67, UInt<9>("h1ff"), _next_reg_finaladdr_mask_T_66) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                    node _next_reg_finaladdr_mask_T_69 = eq(UInt<1>("h0"), next_reg_successLevel_6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                    node next_reg_finaladdr_mask_13 = mux(_next_reg_finaladdr_mask_T_69, UInt<1>("h0"), _next_reg_finaladdr_mask_T_68) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                    node _next_reg_finaladdr_T_68 = and(_next_reg_T_482, next_reg_finaladdr_mask_13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 366:26]
                    node _next_reg_finaladdr_T_69 = or(_next_reg_finaladdr_T_67, _next_reg_finaladdr_T_68) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 366:18]
                    next_reg_finaladdr_6 <= _next_reg_finaladdr_T_69 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:23]
                else :
                  next_reg_success_6 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 371:24]
                  next_reg_finaladdr_6 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 372:24]
              else :
                next_reg_success_6 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 376:22]
                next_reg_finaladdr_6 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 377:22]
            else :
              next_reg_success_6 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 382:20]
              next_reg_finaladdr_6 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 383:20]
            when next_reg_success_6 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 68:23]
              mem.read.addr <= next_reg_finaladdr_6 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 69:25]
            else :
              exceptionVec[13] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
              raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
          else :
            mem.read.addr <= _next_reg_T_482 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 74:23]
          mem.read.memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 76:25]
          node _next_reg_T_535 = dshr(mem.read.data, next_reg_rOff_6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 77:22]
          node _next_reg_T_536 = and(_next_reg_T_535, next_reg_rMask_6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 77:31]
          node _next_reg_T_537 = bits(_next_reg_T_536, 63, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 421:66]
          node next_reg_signBit_12 = bits(_next_reg_T_537, 63, 63) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
          node _next_reg_T_538 = bits(_next_reg_T_537, 63, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 11:8]
          next.reg[rd] <= _next_reg_T_538 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 421:22]
        else :
          node _mem_read_addr_T_10 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 423:39]
          node _mem_read_addr_T_11 = tail(_mem_read_addr_T_10, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 423:39]
          mem.read.addr <= _mem_read_addr_T_11 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 423:23]
          exceptionVec[4] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
      node _T_857 = and(inst, UInt<15>("h707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_858 = eq(UInt<14>("h3023"), _T_857) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_858 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 428:20]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_5_T_3 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_5 <= _imm_11_5_T_3 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_859 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_27 = bits(_T_859, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_27 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_860 = bits(_T_859, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_54 = bits(_T_860, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_54 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_861 = bits(_T_860, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_54 = bits(_T_861, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_54 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_862 = bits(_T_861, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _imm_4_0_T_3 = bits(_T_862, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_4_0 <= _imm_4_0_T_3 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_863 = bits(_T_862, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_863 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _imm_T_129 = cat(imm_11_5, imm_4_0) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 49:141]
        node imm_signBit_39 = bits(_imm_T_129, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_130 = bits(imm_signBit_39, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_131 = mux(_imm_T_130, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_132 = cat(_imm_T_131, _imm_T_129) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_132 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 49:127]
        node _T_864 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 430:47]
        node _T_865 = tail(_T_864, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 430:47]
        node _T_866 = bits(_T_865, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:25]
        node _T_867 = eq(_T_866, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:29]
        node _T_868 = bits(_T_865, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:25]
        node _T_869 = eq(_T_868, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:32]
        node _T_870 = bits(_T_865, 2, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:25]
        node _T_871 = eq(_T_870, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:32]
        node _T_872 = eq(UInt<1>("h1"), UInt<2>("h3")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_873 = mux(_T_872, _T_867, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_874 = eq(UInt<2>("h2"), UInt<2>("h3")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_875 = mux(_T_874, _T_869, _T_873) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_876 = eq(UInt<2>("h3"), UInt<2>("h3")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_877 = mux(_T_876, _T_871, _T_875) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        when _T_877 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 430:55]
          node _T_878 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 431:31]
          node _T_879 = tail(_T_878, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 431:31]
          node _T_880 = bits(now.reg[rs2], 63, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 431:56]
          wire mstatusStruct_3 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          wire _mstatusStruct_WIRE_3 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          _mstatusStruct_WIRE_3 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_78 = bits(_mstatusStruct_WIRE_3, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_3.pad4 <= _mstatusStruct_T_78 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_79 = bits(_mstatusStruct_WIRE_3, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_3.sie <= _mstatusStruct_T_79 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_80 = bits(_mstatusStruct_WIRE_3, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_3.pad3 <= _mstatusStruct_T_80 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_81 = bits(_mstatusStruct_WIRE_3, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_3.mie <= _mstatusStruct_T_81 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_82 = bits(_mstatusStruct_WIRE_3, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_3.pad2 <= _mstatusStruct_T_82 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_83 = bits(_mstatusStruct_WIRE_3, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_3.spie <= _mstatusStruct_T_83 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_84 = bits(_mstatusStruct_WIRE_3, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_3.ube <= _mstatusStruct_T_84 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_85 = bits(_mstatusStruct_WIRE_3, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_3.mpie <= _mstatusStruct_T_85 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_86 = bits(_mstatusStruct_WIRE_3, 8, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_3.spp <= _mstatusStruct_T_86 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_87 = bits(_mstatusStruct_WIRE_3, 10, 9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_3.vs <= _mstatusStruct_T_87 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_88 = bits(_mstatusStruct_WIRE_3, 12, 11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_3.mpp <= _mstatusStruct_T_88 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_89 = bits(_mstatusStruct_WIRE_3, 14, 13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_3.fs <= _mstatusStruct_T_89 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_90 = bits(_mstatusStruct_WIRE_3, 16, 15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_3.xs <= _mstatusStruct_T_90 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_91 = bits(_mstatusStruct_WIRE_3, 17, 17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_3.mprv <= _mstatusStruct_T_91 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_92 = bits(_mstatusStruct_WIRE_3, 18, 18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_3.sum <= _mstatusStruct_T_92 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_93 = bits(_mstatusStruct_WIRE_3, 19, 19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_3.mxr <= _mstatusStruct_T_93 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_94 = bits(_mstatusStruct_WIRE_3, 20, 20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_3.tvm <= _mstatusStruct_T_94 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_95 = bits(_mstatusStruct_WIRE_3, 21, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_3.tw <= _mstatusStruct_T_95 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_96 = bits(_mstatusStruct_WIRE_3, 22, 22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_3.tsr <= _mstatusStruct_T_96 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_97 = bits(_mstatusStruct_WIRE_3, 31, 23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_3.pad0 <= _mstatusStruct_T_97 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_98 = bits(_mstatusStruct_WIRE_3, 33, 32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_3.uxl <= _mstatusStruct_T_98 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_99 = bits(_mstatusStruct_WIRE_3, 35, 34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_3.sxl <= _mstatusStruct_T_99 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_100 = bits(_mstatusStruct_WIRE_3, 36, 36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_3.sbe <= _mstatusStruct_T_100 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_101 = bits(_mstatusStruct_WIRE_3, 37, 37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_3.mbe <= _mstatusStruct_T_101 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_102 = bits(_mstatusStruct_WIRE_3, 62, 38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_3.pad1 <= _mstatusStruct_T_102 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _mstatusStruct_T_103 = bits(_mstatusStruct_WIRE_3, 63, 63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          mstatusStruct_3.sd <= _mstatusStruct_T_103 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
          node _pv_T_3 = bits(mstatusStruct_3.mprv, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 89:50]
          node pv_3 = mux(_pv_T_3, mstatusStruct_3.mpp, now.internal.privilegeMode) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 89:30]
          wire _vmEnable_WIRE_8 : { mode : UInt<4>, asid : UInt<16>, ppn : UInt<44>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
          wire _vmEnable_WIRE_9 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
          _vmEnable_WIRE_9 <= now.csr.satp @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
          node _vmEnable_T_20 = bits(_vmEnable_WIRE_9, 43, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
          _vmEnable_WIRE_8.ppn <= _vmEnable_T_20 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
          node _vmEnable_T_21 = bits(_vmEnable_WIRE_9, 59, 44) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
          _vmEnable_WIRE_8.asid <= _vmEnable_T_21 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
          node _vmEnable_T_22 = bits(_vmEnable_WIRE_9, 63, 60) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
          _vmEnable_WIRE_8.mode <= _vmEnable_T_22 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
          node _vmEnable_T_23 = eq(_vmEnable_WIRE_8.mode, UInt<4>("h8")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:70]
          node _vmEnable_T_24 = lt(pv_3, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:85]
          node vmEnable_4 = and(_vmEnable_T_23, _vmEnable_T_24) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:78]
          mem.write.valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 92:23]
          when vmEnable_4 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 93:22]
            wire success_4 : UInt<1> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 260:28]
            wire finaladdr_4 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 261:28]
            wire flag_4 : UInt<1> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 247:20]
            flag_4 <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 253:10]
            when flag_4 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 262:30]
              wire LevelVec_4 : { valid : UInt<1>, success : UInt<1>, addr : UInt<64>, pte : UInt<64>}[3] @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 265:26]
              wire SatpNow_4 : { mode : UInt<4>, asid : UInt<16>, ppn : UInt<44>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              wire _SatpNow_WIRE_4 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              _SatpNow_WIRE_4 <= now.csr.satp @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              node _SatpNow_T_12 = bits(_SatpNow_WIRE_4, 43, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              SatpNow_4.ppn <= _SatpNow_T_12 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              node _SatpNow_T_13 = bits(_SatpNow_WIRE_4, 59, 44) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              SatpNow_4.asid <= _SatpNow_T_13 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              node _SatpNow_T_14 = bits(_SatpNow_WIRE_4, 63, 60) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              SatpNow_4.mode <= _SatpNow_T_14 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
              LevelVec_4[2].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 267:25]
              node _LevelVec_2_addr_T_16 = bits(_T_879, 38, 30) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:67]
              node _LevelVec_2_addr_T_17 = cat(SatpNow_4.ppn, _LevelVec_2_addr_T_16) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:49]
              node _LevelVec_2_addr_T_18 = cat(UInt<8>("h0"), _LevelVec_2_addr_T_17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:35]
              node _LevelVec_2_addr_T_19 = cat(_LevelVec_2_addr_T_18, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:31]
              LevelVec_4[2].addr <= _LevelVec_2_addr_T_19 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:25]
              when LevelVec_4[2].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 271:41]
                tlb.Anotherread[0].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
                tlb.Anotherread[0].addr <= LevelVec_4[2].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
                tlb.Anotherread[0].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
                wire PTE_12 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                wire _PTE_WIRE_12 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                _PTE_WIRE_12 <= tlb.Anotherread[0].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _PTE_T_48 = bits(_PTE_WIRE_12, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                PTE_12.flag <= _PTE_T_48 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _PTE_T_49 = bits(_PTE_WIRE_12, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                PTE_12.rsw <= _PTE_T_49 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _PTE_T_50 = bits(_PTE_WIRE_12, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                PTE_12.ppn <= _PTE_T_50 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _PTE_T_51 = bits(_PTE_WIRE_12, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                PTE_12.reserved <= _PTE_T_51 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                wire PTEFlag_12 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                wire _PTEFlag_WIRE_12 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                _PTEFlag_WIRE_12 <= PTE_12.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_96 = bits(_PTEFlag_WIRE_12, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_12.v <= _PTEFlag_T_96 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_97 = bits(_PTEFlag_WIRE_12, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_12.r <= _PTEFlag_T_97 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_98 = bits(_PTEFlag_WIRE_12, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_12.w <= _PTEFlag_T_98 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_99 = bits(_PTEFlag_WIRE_12, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_12.x <= _PTEFlag_T_99 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_100 = bits(_PTEFlag_WIRE_12, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_12.u <= _PTEFlag_T_100 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_101 = bits(_PTEFlag_WIRE_12, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_12.g <= _PTEFlag_T_101 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_102 = bits(_PTEFlag_WIRE_12, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_12.a <= _PTEFlag_T_102 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_103 = bits(_PTEFlag_WIRE_12, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_12.d <= _PTEFlag_T_103 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _T_881 = eq(PTEFlag_12.v, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:16]
                node _T_882 = eq(PTEFlag_12.r, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:31]
                node _T_883 = and(_T_882, PTEFlag_12.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:42]
                node _T_884 = or(_T_881, _T_883) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:27]
                when _T_884 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:57]
                  LevelVec_4[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 281:45]
                  LevelVec_4[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 282:45]
                  LevelVec_4[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 284:41]
                  LevelVec_4[2].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 285:41]
                else :
                  node _T_885 = or(PTEFlag_12.r, PTEFlag_12.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:28]
                  when _T_885 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:42]
                    LevelVec_4[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 291:47]
                    LevelVec_4[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 292:47]
                    LevelVec_4[2].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 294:43]
                    node LevelVec_2_pte_lo_4 = cat(PTE_12.rsw, PTE_12.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    node LevelVec_2_pte_hi_4 = cat(PTE_12.reserved, PTE_12.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    node _LevelVec_2_pte_T_4 = cat(LevelVec_2_pte_hi_4, LevelVec_2_pte_lo_4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    LevelVec_4[2].pte <= _LevelVec_2_pte_T_4 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:43]
                  else :
                    LevelVec_4[1].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 299:47]
                    node _LevelVec_1_addr_T_16 = bits(_T_879, 29, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:86]
                    node _LevelVec_1_addr_T_17 = cat(PTE_12.ppn, _LevelVec_1_addr_T_16) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:72]
                    node _LevelVec_1_addr_T_18 = cat(UInt<8>("h0"), _LevelVec_1_addr_T_17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:58]
                    node _LevelVec_1_addr_T_19 = cat(_LevelVec_1_addr_T_18, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:54]
                    LevelVec_4[1].addr <= _LevelVec_1_addr_T_19 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:48]
                    LevelVec_4[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 308:43]
                    LevelVec_4[2].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 309:43]
              else :
                LevelVec_4[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 316:43]
                LevelVec_4[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 317:43]
                LevelVec_4[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 319:39]
                LevelVec_4[2].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 320:39]
              when LevelVec_4[1].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 271:41]
                tlb.Anotherread[1].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
                tlb.Anotherread[1].addr <= LevelVec_4[1].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
                tlb.Anotherread[1].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
                wire PTE_13 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                wire _PTE_WIRE_13 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                _PTE_WIRE_13 <= tlb.Anotherread[1].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _PTE_T_52 = bits(_PTE_WIRE_13, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                PTE_13.flag <= _PTE_T_52 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _PTE_T_53 = bits(_PTE_WIRE_13, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                PTE_13.rsw <= _PTE_T_53 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _PTE_T_54 = bits(_PTE_WIRE_13, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                PTE_13.ppn <= _PTE_T_54 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _PTE_T_55 = bits(_PTE_WIRE_13, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                PTE_13.reserved <= _PTE_T_55 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                wire PTEFlag_13 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                wire _PTEFlag_WIRE_13 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                _PTEFlag_WIRE_13 <= PTE_13.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_104 = bits(_PTEFlag_WIRE_13, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_13.v <= _PTEFlag_T_104 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_105 = bits(_PTEFlag_WIRE_13, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_13.r <= _PTEFlag_T_105 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_106 = bits(_PTEFlag_WIRE_13, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_13.w <= _PTEFlag_T_106 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_107 = bits(_PTEFlag_WIRE_13, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_13.x <= _PTEFlag_T_107 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_108 = bits(_PTEFlag_WIRE_13, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_13.u <= _PTEFlag_T_108 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_109 = bits(_PTEFlag_WIRE_13, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_13.g <= _PTEFlag_T_109 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_110 = bits(_PTEFlag_WIRE_13, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_13.a <= _PTEFlag_T_110 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_111 = bits(_PTEFlag_WIRE_13, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_13.d <= _PTEFlag_T_111 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _T_886 = eq(PTEFlag_13.v, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:16]
                node _T_887 = eq(PTEFlag_13.r, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:31]
                node _T_888 = and(_T_887, PTEFlag_13.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:42]
                node _T_889 = or(_T_886, _T_888) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:27]
                when _T_889 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:57]
                  LevelVec_4[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 281:45]
                  LevelVec_4[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 282:45]
                  LevelVec_4[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 284:41]
                  LevelVec_4[1].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 285:41]
                else :
                  node _T_890 = or(PTEFlag_13.r, PTEFlag_13.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:28]
                  when _T_890 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:42]
                    LevelVec_4[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 291:47]
                    LevelVec_4[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 292:47]
                    LevelVec_4[1].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 294:43]
                    node LevelVec_1_pte_lo_4 = cat(PTE_13.rsw, PTE_13.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    node LevelVec_1_pte_hi_4 = cat(PTE_13.reserved, PTE_13.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    node _LevelVec_1_pte_T_4 = cat(LevelVec_1_pte_hi_4, LevelVec_1_pte_lo_4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    LevelVec_4[1].pte <= _LevelVec_1_pte_T_4 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:43]
                  else :
                    LevelVec_4[0].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 299:47]
                    node _LevelVec_0_addr_T_16 = bits(_T_879, 20, 12) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:86]
                    node _LevelVec_0_addr_T_17 = cat(PTE_13.ppn, _LevelVec_0_addr_T_16) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:72]
                    node _LevelVec_0_addr_T_18 = cat(UInt<8>("h0"), _LevelVec_0_addr_T_17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:58]
                    node _LevelVec_0_addr_T_19 = cat(_LevelVec_0_addr_T_18, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:54]
                    LevelVec_4[0].addr <= _LevelVec_0_addr_T_19 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:48]
                    LevelVec_4[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 308:43]
                    LevelVec_4[1].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 309:43]
              else :
                LevelVec_4[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 316:43]
                LevelVec_4[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 317:43]
                LevelVec_4[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 319:39]
                LevelVec_4[1].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 320:39]
              when LevelVec_4[0].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 271:41]
                tlb.Anotherread[2].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
                tlb.Anotherread[2].addr <= LevelVec_4[0].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
                tlb.Anotherread[2].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
                wire PTE_14 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                wire _PTE_WIRE_14 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                _PTE_WIRE_14 <= tlb.Anotherread[2].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _PTE_T_56 = bits(_PTE_WIRE_14, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                PTE_14.flag <= _PTE_T_56 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _PTE_T_57 = bits(_PTE_WIRE_14, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                PTE_14.rsw <= _PTE_T_57 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _PTE_T_58 = bits(_PTE_WIRE_14, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                PTE_14.ppn <= _PTE_T_58 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                node _PTE_T_59 = bits(_PTE_WIRE_14, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                PTE_14.reserved <= _PTE_T_59 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
                wire PTEFlag_14 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                wire _PTEFlag_WIRE_14 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                _PTEFlag_WIRE_14 <= PTE_14.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_112 = bits(_PTEFlag_WIRE_14, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_14.v <= _PTEFlag_T_112 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_113 = bits(_PTEFlag_WIRE_14, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_14.r <= _PTEFlag_T_113 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_114 = bits(_PTEFlag_WIRE_14, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_14.w <= _PTEFlag_T_114 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_115 = bits(_PTEFlag_WIRE_14, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_14.x <= _PTEFlag_T_115 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_116 = bits(_PTEFlag_WIRE_14, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_14.u <= _PTEFlag_T_116 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_117 = bits(_PTEFlag_WIRE_14, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_14.g <= _PTEFlag_T_117 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_118 = bits(_PTEFlag_WIRE_14, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_14.a <= _PTEFlag_T_118 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _PTEFlag_T_119 = bits(_PTEFlag_WIRE_14, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                PTEFlag_14.d <= _PTEFlag_T_119 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
                node _T_891 = eq(PTEFlag_14.v, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:16]
                node _T_892 = eq(PTEFlag_14.r, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:31]
                node _T_893 = and(_T_892, PTEFlag_14.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:42]
                node _T_894 = or(_T_891, _T_893) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:27]
                when _T_894 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:57]
                  LevelVec_4[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 284:41]
                  LevelVec_4[0].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 285:41]
                else :
                  node _T_895 = or(PTEFlag_14.r, PTEFlag_14.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:28]
                  when _T_895 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:42]
                    LevelVec_4[0].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 294:43]
                    node LevelVec_0_pte_lo_4 = cat(PTE_14.rsw, PTE_14.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    node LevelVec_0_pte_hi_4 = cat(PTE_14.reserved, PTE_14.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    node _LevelVec_0_pte_T_4 = cat(LevelVec_0_pte_hi_4, LevelVec_0_pte_lo_4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                    LevelVec_4[0].pte <= _LevelVec_0_pte_T_4 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:43]
                  else :
                    LevelVec_4[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 308:43]
                    LevelVec_4[0].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 309:43]
              else :
                LevelVec_4[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 319:39]
                LevelVec_4[0].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 320:39]
              node _successLevel_T_28 = cat(LevelVec_4[2].success, LevelVec_4[1].success) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 334:43]
              node _successLevel_T_29 = cat(_successLevel_T_28, LevelVec_4[0].success) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 334:39]
              node _successLevel_T_30 = eq(UInt<3>("h4"), _successLevel_T_29) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
              node _successLevel_T_31 = mux(_successLevel_T_30, UInt<2>("h2"), UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
              node _successLevel_T_32 = eq(UInt<2>("h2"), _successLevel_T_29) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
              node _successLevel_T_33 = mux(_successLevel_T_32, UInt<1>("h1"), _successLevel_T_31) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
              node _successLevel_T_34 = eq(UInt<1>("h1"), _successLevel_T_29) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
              node successLevel_4 = mux(_successLevel_T_34, UInt<1>("h0"), _successLevel_T_33) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
              node _T_896 = eq(successLevel_4, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 335:27]
              node _T_897 = not(_T_896) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 335:12]
              when _T_897 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 335:37]
                wire _WIRE_26 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                wire _WIRE_27 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                _WIRE_27 <= LevelVec_4[successLevel_4].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                node _T_898 = bits(_WIRE_27, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                _WIRE_26.flag <= _T_898 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                node _T_899 = bits(_WIRE_27, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                _WIRE_26.rsw <= _T_899 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                node _T_900 = bits(_WIRE_27, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                _WIRE_26.ppn <= _T_900 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                node _T_901 = bits(_WIRE_27, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                _WIRE_26.reserved <= _T_901 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
                wire _WIRE_28 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                wire _WIRE_29 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _WIRE_29 <= _WIRE_26.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _T_902 = bits(_WIRE_29, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _WIRE_28.v <= _T_902 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _T_903 = bits(_WIRE_29, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _WIRE_28.r <= _T_903 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _T_904 = bits(_WIRE_29, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _WIRE_28.w <= _T_904 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _T_905 = bits(_WIRE_29, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _WIRE_28.x <= _T_905 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _T_906 = bits(_WIRE_29, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _WIRE_28.u <= _T_906 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _T_907 = bits(_WIRE_29, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _WIRE_28.g <= _T_907 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _T_908 = bits(_WIRE_29, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _WIRE_28.a <= _T_908 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                node _T_909 = bits(_WIRE_29, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                _WIRE_28.d <= _T_909 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
                wire _mstatus_mxr_WIRE_6 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                wire _mstatus_mxr_WIRE_7 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_7 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_78 = bits(_mstatus_mxr_WIRE_7, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_6.pad4 <= _mstatus_mxr_T_78 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_79 = bits(_mstatus_mxr_WIRE_7, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_6.sie <= _mstatus_mxr_T_79 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_80 = bits(_mstatus_mxr_WIRE_7, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_6.pad3 <= _mstatus_mxr_T_80 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_81 = bits(_mstatus_mxr_WIRE_7, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_6.mie <= _mstatus_mxr_T_81 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_82 = bits(_mstatus_mxr_WIRE_7, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_6.pad2 <= _mstatus_mxr_T_82 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_83 = bits(_mstatus_mxr_WIRE_7, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_6.spie <= _mstatus_mxr_T_83 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_84 = bits(_mstatus_mxr_WIRE_7, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_6.ube <= _mstatus_mxr_T_84 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_85 = bits(_mstatus_mxr_WIRE_7, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_6.mpie <= _mstatus_mxr_T_85 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_86 = bits(_mstatus_mxr_WIRE_7, 8, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_6.spp <= _mstatus_mxr_T_86 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_87 = bits(_mstatus_mxr_WIRE_7, 10, 9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_6.vs <= _mstatus_mxr_T_87 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_88 = bits(_mstatus_mxr_WIRE_7, 12, 11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_6.mpp <= _mstatus_mxr_T_88 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_89 = bits(_mstatus_mxr_WIRE_7, 14, 13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_6.fs <= _mstatus_mxr_T_89 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_90 = bits(_mstatus_mxr_WIRE_7, 16, 15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_6.xs <= _mstatus_mxr_T_90 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_91 = bits(_mstatus_mxr_WIRE_7, 17, 17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_6.mprv <= _mstatus_mxr_T_91 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_92 = bits(_mstatus_mxr_WIRE_7, 18, 18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_6.sum <= _mstatus_mxr_T_92 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_93 = bits(_mstatus_mxr_WIRE_7, 19, 19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_6.mxr <= _mstatus_mxr_T_93 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_94 = bits(_mstatus_mxr_WIRE_7, 20, 20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_6.tvm <= _mstatus_mxr_T_94 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_95 = bits(_mstatus_mxr_WIRE_7, 21, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_6.tw <= _mstatus_mxr_T_95 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_96 = bits(_mstatus_mxr_WIRE_7, 22, 22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_6.tsr <= _mstatus_mxr_T_96 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_97 = bits(_mstatus_mxr_WIRE_7, 31, 23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_6.pad0 <= _mstatus_mxr_T_97 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_98 = bits(_mstatus_mxr_WIRE_7, 33, 32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_6.uxl <= _mstatus_mxr_T_98 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_99 = bits(_mstatus_mxr_WIRE_7, 35, 34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_6.sxl <= _mstatus_mxr_T_99 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_100 = bits(_mstatus_mxr_WIRE_7, 36, 36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_6.sbe <= _mstatus_mxr_T_100 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_101 = bits(_mstatus_mxr_WIRE_7, 37, 37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_6.mbe <= _mstatus_mxr_T_101 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_102 = bits(_mstatus_mxr_WIRE_7, 62, 38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_6.pad1 <= _mstatus_mxr_T_102 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node _mstatus_mxr_T_103 = bits(_mstatus_mxr_WIRE_7, 63, 63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                _mstatus_mxr_WIRE_6.sd <= _mstatus_mxr_T_103 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
                node mstatus_mxr_3 = bits(_mstatus_mxr_WIRE_6.mxr, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:73]
                wire _mstatus_sum_WIRE_6 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                wire _mstatus_sum_WIRE_7 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_7 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_78 = bits(_mstatus_sum_WIRE_7, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_6.pad4 <= _mstatus_sum_T_78 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_79 = bits(_mstatus_sum_WIRE_7, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_6.sie <= _mstatus_sum_T_79 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_80 = bits(_mstatus_sum_WIRE_7, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_6.pad3 <= _mstatus_sum_T_80 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_81 = bits(_mstatus_sum_WIRE_7, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_6.mie <= _mstatus_sum_T_81 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_82 = bits(_mstatus_sum_WIRE_7, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_6.pad2 <= _mstatus_sum_T_82 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_83 = bits(_mstatus_sum_WIRE_7, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_6.spie <= _mstatus_sum_T_83 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_84 = bits(_mstatus_sum_WIRE_7, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_6.ube <= _mstatus_sum_T_84 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_85 = bits(_mstatus_sum_WIRE_7, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_6.mpie <= _mstatus_sum_T_85 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_86 = bits(_mstatus_sum_WIRE_7, 8, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_6.spp <= _mstatus_sum_T_86 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_87 = bits(_mstatus_sum_WIRE_7, 10, 9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_6.vs <= _mstatus_sum_T_87 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_88 = bits(_mstatus_sum_WIRE_7, 12, 11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_6.mpp <= _mstatus_sum_T_88 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_89 = bits(_mstatus_sum_WIRE_7, 14, 13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_6.fs <= _mstatus_sum_T_89 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_90 = bits(_mstatus_sum_WIRE_7, 16, 15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_6.xs <= _mstatus_sum_T_90 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_91 = bits(_mstatus_sum_WIRE_7, 17, 17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_6.mprv <= _mstatus_sum_T_91 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_92 = bits(_mstatus_sum_WIRE_7, 18, 18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_6.sum <= _mstatus_sum_T_92 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_93 = bits(_mstatus_sum_WIRE_7, 19, 19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_6.mxr <= _mstatus_sum_T_93 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_94 = bits(_mstatus_sum_WIRE_7, 20, 20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_6.tvm <= _mstatus_sum_T_94 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_95 = bits(_mstatus_sum_WIRE_7, 21, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_6.tw <= _mstatus_sum_T_95 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_96 = bits(_mstatus_sum_WIRE_7, 22, 22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_6.tsr <= _mstatus_sum_T_96 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_97 = bits(_mstatus_sum_WIRE_7, 31, 23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_6.pad0 <= _mstatus_sum_T_97 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_98 = bits(_mstatus_sum_WIRE_7, 33, 32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_6.uxl <= _mstatus_sum_T_98 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_99 = bits(_mstatus_sum_WIRE_7, 35, 34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_6.sxl <= _mstatus_sum_T_99 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_100 = bits(_mstatus_sum_WIRE_7, 36, 36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_6.sbe <= _mstatus_sum_T_100 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_101 = bits(_mstatus_sum_WIRE_7, 37, 37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_6.mbe <= _mstatus_sum_T_101 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_102 = bits(_mstatus_sum_WIRE_7, 62, 38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_6.pad1 <= _mstatus_sum_T_102 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node _mstatus_sum_T_103 = bits(_mstatus_sum_WIRE_7, 63, 63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                _mstatus_sum_WIRE_6.sd <= _mstatus_sum_T_103 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
                node mstatus_sum_3 = bits(_mstatus_sum_WIRE_6.sum, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:73]
                node _permCheck_T_33 = eq(pv_3, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:32]
                node _permCheck_T_34 = eq(_WIRE_28.u, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:45]
                node _permCheck_T_35 = and(_permCheck_T_33, _permCheck_T_34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:42]
                node _permCheck_T_36 = eq(_permCheck_T_35, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:21]
                node _permCheck_T_37 = and(_WIRE_28.v, _permCheck_T_36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:18]
                node _permCheck_T_38 = eq(pv_3, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:72]
                node _permCheck_T_39 = and(_permCheck_T_38, _WIRE_28.u) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:82]
                node _permCheck_T_40 = eq(mstatus_sum_3, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:100]
                node _permCheck_T_41 = or(_permCheck_T_40, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:113]
                node _permCheck_T_42 = and(_permCheck_T_39, _permCheck_T_41) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:96]
                node _permCheck_T_43 = eq(_permCheck_T_42, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:61]
                node permCheck_3 = and(_permCheck_T_37, _permCheck_T_43) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:58]
                node permExec_3 = and(permCheck_3, _WIRE_28.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 179:31]
                node _permLoad_T_6 = and(mstatus_mxr_3, _WIRE_28.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 180:61]
                node _permLoad_T_7 = or(_WIRE_28.r, _permLoad_T_6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 180:46]
                node permLoad_3 = and(permCheck_3, _permLoad_T_7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 180:31]
                node permStore_3 = and(permCheck_3, _WIRE_28.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 181:31]
                node _T_910 = and(UInt<1>("h0"), permExec_3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:15]
                node _T_911 = eq(UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:32]
                node _T_912 = eq(UInt<2>("h2"), UInt<1>("h1")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:71]
                node _T_913 = and(permLoad_3, _T_912) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:56]
                node _T_914 = eq(UInt<2>("h2"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:111]
                node _T_915 = and(permStore_3, _T_914) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:96]
                node _T_916 = or(_T_913, _T_915) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:82]
                node _T_917 = and(_T_911, _T_916) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:42]
                node _T_918 = or(_T_910, _T_917) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:28]
                when _T_918 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 346:11]
                  wire _WIRE_30 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  wire _WIRE_31 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  _WIRE_31 <= LevelVec_4[successLevel_4].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  node _T_919 = bits(_WIRE_31, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  _WIRE_30.flag <= _T_919 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  node _T_920 = bits(_WIRE_31, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  _WIRE_30.rsw <= _T_920 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  node _T_921 = bits(_WIRE_31, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  _WIRE_30.ppn <= _T_921 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  node _T_922 = bits(_WIRE_31, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  _WIRE_30.reserved <= _T_922 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                  node _mask_mask_T_20 = eq(UInt<2>("h2"), successLevel_4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _mask_mask_T_21 = mux(_mask_mask_T_20, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _mask_mask_T_22 = eq(UInt<1>("h1"), successLevel_4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _mask_mask_T_23 = mux(_mask_mask_T_22, UInt<9>("h1ff"), _mask_mask_T_21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _mask_mask_T_24 = eq(UInt<1>("h0"), successLevel_4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node mask_4 = mux(_mask_mask_T_24, UInt<1>("h0"), _mask_mask_T_23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _T_923 = and(mask_4, _WIRE_30.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 240:11]
                  node _T_924 = neq(_T_923, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 240:18]
                  when _T_924 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:99]
                    success_4 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 351:26]
                    finaladdr_4 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 352:26]
                  else :
                    node _T_925 = eq(UInt<2>("h2"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 357:30]
                    when _T_925 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 357:41]
                      wire _WIRE_32 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      wire _WIRE_33 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      _WIRE_33 <= LevelVec_4[successLevel_4].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      node _T_926 = bits(_WIRE_33, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      _WIRE_32.flag <= _T_926 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      node _T_927 = bits(_WIRE_33, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      _WIRE_32.rsw <= _T_927 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      node _T_928 = bits(_WIRE_33, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      _WIRE_32.ppn <= _T_928 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      node _T_929 = bits(_WIRE_33, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      _WIRE_32.reserved <= _T_929 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                      wire FlagPTE_3 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      wire _FlagPTE_WIRE_3 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      _FlagPTE_WIRE_3 <= _WIRE_32.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _FlagPTE_T_24 = bits(_FlagPTE_WIRE_3, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      FlagPTE_3.v <= _FlagPTE_T_24 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _FlagPTE_T_25 = bits(_FlagPTE_WIRE_3, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      FlagPTE_3.r <= _FlagPTE_T_25 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _FlagPTE_T_26 = bits(_FlagPTE_WIRE_3, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      FlagPTE_3.w <= _FlagPTE_T_26 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _FlagPTE_T_27 = bits(_FlagPTE_WIRE_3, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      FlagPTE_3.x <= _FlagPTE_T_27 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _FlagPTE_T_28 = bits(_FlagPTE_WIRE_3, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      FlagPTE_3.u <= _FlagPTE_T_28 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _FlagPTE_T_29 = bits(_FlagPTE_WIRE_3, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      FlagPTE_3.g <= _FlagPTE_T_29 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _FlagPTE_T_30 = bits(_FlagPTE_WIRE_3, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      FlagPTE_3.a <= _FlagPTE_T_30 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      node _FlagPTE_T_31 = bits(_FlagPTE_WIRE_3, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      FlagPTE_3.d <= _FlagPTE_T_31 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                      wire FlagPTEnew_3 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      FlagPTEnew_3.v <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      FlagPTEnew_3.r <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      FlagPTEnew_3.w <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      FlagPTEnew_3.x <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      FlagPTEnew_3.u <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      FlagPTEnew_3.g <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      FlagPTEnew_3.a <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      FlagPTEnew_3.d <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                      node _T_930 = not(FlagPTE_3.a) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:10]
                      node _T_931 = not(FlagPTE_3.d) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:23]
                      node _T_932 = or(_T_930, _T_931) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:21]
                      when _T_932 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:35]
                        FlagPTEnew_3 <= FlagPTE_3 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 198:20]
                        FlagPTEnew_3.a <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 199:20]
                        FlagPTEnew_3.d <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 200:20]
                        node PTEnew_lo_lo_3 = cat(FlagPTEnew_3.r, FlagPTEnew_3.v) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node PTEnew_lo_hi_3 = cat(FlagPTEnew_3.x, FlagPTEnew_3.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node PTEnew_lo_6 = cat(PTEnew_lo_hi_3, PTEnew_lo_lo_3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node PTEnew_hi_lo_3 = cat(FlagPTEnew_3.g, FlagPTEnew_3.u) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node PTEnew_hi_hi_3 = cat(FlagPTEnew_3.d, FlagPTEnew_3.a) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node PTEnew_hi_6 = cat(PTEnew_hi_hi_3, PTEnew_hi_lo_3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node _PTEnew_T_3 = cat(PTEnew_hi_6, PTEnew_lo_6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                        node PTEnew_lo_7 = cat(_WIRE_32.rsw, _PTEnew_T_3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:23]
                        node PTEnew_hi_7 = cat(_WIRE_32.reserved, _WIRE_32.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:23]
                        node PTEnew_3 = cat(PTEnew_hi_7, PTEnew_lo_7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:23]
                        tlb.Anotherwrite[0].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 159:38]
                        tlb.Anotherwrite[0].addr <= LevelVec_4[successLevel_4].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 160:38]
                        tlb.Anotherwrite[0].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 161:38]
                        tlb.Anotherwrite[0].data <= PTEnew_3 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 162:38]
                    success_4 <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 360:26]
                    wire _finaladdr_WIRE_8 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    wire _finaladdr_WIRE_9 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    _finaladdr_WIRE_9 <= LevelVec_4[successLevel_4].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    node _finaladdr_T_40 = bits(_finaladdr_WIRE_9, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    _finaladdr_WIRE_8.flag <= _finaladdr_T_40 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    node _finaladdr_T_41 = bits(_finaladdr_WIRE_9, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    _finaladdr_WIRE_8.rsw <= _finaladdr_T_41 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    node _finaladdr_T_42 = bits(_finaladdr_WIRE_9, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    _finaladdr_WIRE_8.ppn <= _finaladdr_T_42 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    node _finaladdr_T_43 = bits(_finaladdr_WIRE_9, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    _finaladdr_WIRE_8.reserved <= _finaladdr_T_43 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                    node _finaladdr_T_44 = bits(_T_879, 11, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:94]
                    node _finaladdr_T_45 = cat(_finaladdr_WIRE_8.ppn, _finaladdr_T_44) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:31]
                    node _finaladdr_mask_T_40 = eq(UInt<2>("h2"), successLevel_4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                    node _finaladdr_mask_T_41 = mux(_finaladdr_mask_T_40, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                    node _finaladdr_mask_T_42 = eq(UInt<1>("h1"), successLevel_4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                    node _finaladdr_mask_T_43 = mux(_finaladdr_mask_T_42, UInt<9>("h1ff"), _finaladdr_mask_T_41) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                    node _finaladdr_mask_T_44 = eq(UInt<1>("h0"), successLevel_4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                    node finaladdr_mask_8 = mux(_finaladdr_mask_T_44, UInt<1>("h0"), _finaladdr_mask_T_43) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                    node _finaladdr_T_46 = not(finaladdr_mask_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:106]
                    node _finaladdr_T_47 = and(_finaladdr_T_45, _finaladdr_T_46) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:103]
                    node _finaladdr_mask_T_45 = eq(UInt<2>("h2"), successLevel_4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                    node _finaladdr_mask_T_46 = mux(_finaladdr_mask_T_45, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                    node _finaladdr_mask_T_47 = eq(UInt<1>("h1"), successLevel_4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                    node _finaladdr_mask_T_48 = mux(_finaladdr_mask_T_47, UInt<9>("h1ff"), _finaladdr_mask_T_46) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                    node _finaladdr_mask_T_49 = eq(UInt<1>("h0"), successLevel_4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                    node finaladdr_mask_9 = mux(_finaladdr_mask_T_49, UInt<1>("h0"), _finaladdr_mask_T_48) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                    node _finaladdr_T_48 = and(_T_879, finaladdr_mask_9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 366:26]
                    node _finaladdr_T_49 = or(_finaladdr_T_47, _finaladdr_T_48) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 366:18]
                    finaladdr_4 <= _finaladdr_T_49 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:23]
                else :
                  success_4 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 371:24]
                  finaladdr_4 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 372:24]
              else :
                success_4 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 376:22]
                finaladdr_4 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 377:22]
            else :
              success_4 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 382:20]
              finaladdr_4 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 383:20]
            when success_4 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 96:23]
              mem.write.addr <= finaladdr_4 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 97:26]
            else :
              exceptionVec[15] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
              raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
          else :
            mem.write.addr <= _T_879 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 102:24]
          mem.write.memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 104:26]
          mem.write.data <= _T_880 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 105:26]
        else :
          node _mem_write_addr_T_4 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 433:40]
          node _mem_write_addr_T_5 = tail(_mem_write_addr_T_4, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 433:40]
          mem.write.addr <= _mem_write_addr_T_5 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 433:24]
          exceptionVec[6] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
      node _T_933 = and(inst, UInt<16>("he003")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_934 = eq(UInt<15>("h4002"), _T_933) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_935 = bits(inst, 11, 7) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 11:55]
      node _T_936 = neq(_T_935, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 11:63]
      node _T_937 = and(_T_934, _T_936) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:45]
      when _T_937 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 138:24]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_938 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 113:97]
        node _funct3_T_55 = bits(_T_938, 15, 13) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_55 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_939 = bits(_T_938, 12, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph1_T = bits(_T_939, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph1 <= _ph1_T @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_940 = bits(_T_939, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_55 = bits(_T_940, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_55 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_941 = bits(_T_940, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph5_T = bits(_T_941, 6, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph5 <= _ph5_T @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_942 = bits(_T_941, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_942 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        rd <= rs1 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 113:110]
        node _imm_T_133 = bits(inst, 3, 3) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_134 = bits(inst, 2, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_135 = bits(inst, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_136 = bits(inst, 6, 6) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_137 = bits(inst, 5, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_138 = bits(inst, 4, 4) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node imm_lo_hi = cat(_imm_T_136, _imm_T_137) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_lo_7 = cat(imm_lo_hi, _imm_T_138) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_hi_7 = cat(_imm_T_133, _imm_T_134) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_7 = cat(imm_hi_hi_7, _imm_T_135) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _imm_T_139 = cat(imm_hi_7, imm_lo_7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _imm_T_140 = cat(_imm_T_139, UInt<2>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:10]
        node _imm_T_141 = cat(UInt<56>("h0"), _imm_T_140) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 21:10]
        imm <= _imm_T_141 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 140:20]
        node _next_reg_T_539 = add(now.reg[UInt<2>("h2")], imm) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 141:52]
        node _next_reg_T_540 = tail(_next_reg_T_539, 1) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 141:52]
        node _next_reg_rOff_T_7 = bits(_next_reg_T_540, 2, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 58:31]
        node next_reg_rOff_7 = shl(_next_reg_rOff_T_7, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 58:51]
        node _next_reg_rMask_T_49 = eq(UInt<4>("h8"), UInt<6>("h20")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_50 = mux(_next_reg_rMask_T_49, UInt<64>("hff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_51 = eq(UInt<5>("h10"), UInt<6>("h20")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_52 = mux(_next_reg_rMask_T_51, UInt<64>("hffff"), _next_reg_rMask_T_50) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_53 = eq(UInt<6>("h20"), UInt<6>("h20")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_54 = mux(_next_reg_rMask_T_53, UInt<64>("hffffffff"), _next_reg_rMask_T_52) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_55 = eq(UInt<7>("h40"), UInt<6>("h20")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node next_reg_rMask_7 = mux(_next_reg_rMask_T_55, UInt<64>("hffffffffffffffff"), _next_reg_rMask_T_54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        wire next_reg_mstatusStruct_7 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        wire _next_reg_mstatusStruct_WIRE_7 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        _next_reg_mstatusStruct_WIRE_7 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_182 = bits(_next_reg_mstatusStruct_WIRE_7, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_7.pad4 <= _next_reg_mstatusStruct_T_182 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_183 = bits(_next_reg_mstatusStruct_WIRE_7, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_7.sie <= _next_reg_mstatusStruct_T_183 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_184 = bits(_next_reg_mstatusStruct_WIRE_7, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_7.pad3 <= _next_reg_mstatusStruct_T_184 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_185 = bits(_next_reg_mstatusStruct_WIRE_7, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_7.mie <= _next_reg_mstatusStruct_T_185 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_186 = bits(_next_reg_mstatusStruct_WIRE_7, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_7.pad2 <= _next_reg_mstatusStruct_T_186 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_187 = bits(_next_reg_mstatusStruct_WIRE_7, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_7.spie <= _next_reg_mstatusStruct_T_187 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_188 = bits(_next_reg_mstatusStruct_WIRE_7, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_7.ube <= _next_reg_mstatusStruct_T_188 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_189 = bits(_next_reg_mstatusStruct_WIRE_7, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_7.mpie <= _next_reg_mstatusStruct_T_189 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_190 = bits(_next_reg_mstatusStruct_WIRE_7, 8, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_7.spp <= _next_reg_mstatusStruct_T_190 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_191 = bits(_next_reg_mstatusStruct_WIRE_7, 10, 9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_7.vs <= _next_reg_mstatusStruct_T_191 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_192 = bits(_next_reg_mstatusStruct_WIRE_7, 12, 11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_7.mpp <= _next_reg_mstatusStruct_T_192 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_193 = bits(_next_reg_mstatusStruct_WIRE_7, 14, 13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_7.fs <= _next_reg_mstatusStruct_T_193 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_194 = bits(_next_reg_mstatusStruct_WIRE_7, 16, 15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_7.xs <= _next_reg_mstatusStruct_T_194 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_195 = bits(_next_reg_mstatusStruct_WIRE_7, 17, 17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_7.mprv <= _next_reg_mstatusStruct_T_195 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_196 = bits(_next_reg_mstatusStruct_WIRE_7, 18, 18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_7.sum <= _next_reg_mstatusStruct_T_196 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_197 = bits(_next_reg_mstatusStruct_WIRE_7, 19, 19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_7.mxr <= _next_reg_mstatusStruct_T_197 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_198 = bits(_next_reg_mstatusStruct_WIRE_7, 20, 20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_7.tvm <= _next_reg_mstatusStruct_T_198 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_199 = bits(_next_reg_mstatusStruct_WIRE_7, 21, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_7.tw <= _next_reg_mstatusStruct_T_199 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_200 = bits(_next_reg_mstatusStruct_WIRE_7, 22, 22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_7.tsr <= _next_reg_mstatusStruct_T_200 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_201 = bits(_next_reg_mstatusStruct_WIRE_7, 31, 23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_7.pad0 <= _next_reg_mstatusStruct_T_201 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_202 = bits(_next_reg_mstatusStruct_WIRE_7, 33, 32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_7.uxl <= _next_reg_mstatusStruct_T_202 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_203 = bits(_next_reg_mstatusStruct_WIRE_7, 35, 34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_7.sxl <= _next_reg_mstatusStruct_T_203 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_204 = bits(_next_reg_mstatusStruct_WIRE_7, 36, 36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_7.sbe <= _next_reg_mstatusStruct_T_204 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_205 = bits(_next_reg_mstatusStruct_WIRE_7, 37, 37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_7.mbe <= _next_reg_mstatusStruct_T_205 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_206 = bits(_next_reg_mstatusStruct_WIRE_7, 62, 38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_7.pad1 <= _next_reg_mstatusStruct_T_206 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_207 = bits(_next_reg_mstatusStruct_WIRE_7, 63, 63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_7.sd <= _next_reg_mstatusStruct_T_207 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_pv_T_7 = bits(next_reg_mstatusStruct_7.mprv, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 61:50]
        node next_reg_pv_7 = mux(_next_reg_pv_T_7, next_reg_mstatusStruct_7.mpp, now.internal.privilegeMode) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 61:30]
        wire _next_reg_vmEnable_WIRE_14 : { mode : UInt<4>, asid : UInt<16>, ppn : UInt<44>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
        wire _next_reg_vmEnable_WIRE_15 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
        _next_reg_vmEnable_WIRE_15 <= now.csr.satp @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
        node _next_reg_vmEnable_T_35 = bits(_next_reg_vmEnable_WIRE_15, 43, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
        _next_reg_vmEnable_WIRE_14.ppn <= _next_reg_vmEnable_T_35 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
        node _next_reg_vmEnable_T_36 = bits(_next_reg_vmEnable_WIRE_15, 59, 44) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
        _next_reg_vmEnable_WIRE_14.asid <= _next_reg_vmEnable_T_36 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
        node _next_reg_vmEnable_T_37 = bits(_next_reg_vmEnable_WIRE_15, 63, 60) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
        _next_reg_vmEnable_WIRE_14.mode <= _next_reg_vmEnable_T_37 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
        node _next_reg_vmEnable_T_38 = eq(_next_reg_vmEnable_WIRE_14.mode, UInt<4>("h8")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:70]
        node _next_reg_vmEnable_T_39 = lt(next_reg_pv_7, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:85]
        node next_reg_vmEnable_7 = and(_next_reg_vmEnable_T_38, _next_reg_vmEnable_T_39) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:78]
        mem.read.valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 63:22]
        when next_reg_vmEnable_7 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 64:22]
          wire next_reg_success_7 : UInt<1> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 260:28]
          wire next_reg_finaladdr_7 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 261:28]
          wire next_reg_flag_7 : UInt<1> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 247:20]
          next_reg_flag_7 <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 253:10]
          when next_reg_flag_7 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 262:30]
            wire next_reg_LevelVec_7 : { valid : UInt<1>, success : UInt<1>, addr : UInt<64>, pte : UInt<64>}[3] @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 265:26]
            wire next_reg_SatpNow_7 : { mode : UInt<4>, asid : UInt<16>, ppn : UInt<44>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            wire _next_reg_SatpNow_WIRE_7 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            _next_reg_SatpNow_WIRE_7 <= now.csr.satp @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            node _next_reg_SatpNow_T_21 = bits(_next_reg_SatpNow_WIRE_7, 43, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            next_reg_SatpNow_7.ppn <= _next_reg_SatpNow_T_21 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            node _next_reg_SatpNow_T_22 = bits(_next_reg_SatpNow_WIRE_7, 59, 44) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            next_reg_SatpNow_7.asid <= _next_reg_SatpNow_T_22 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            node _next_reg_SatpNow_T_23 = bits(_next_reg_SatpNow_WIRE_7, 63, 60) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            next_reg_SatpNow_7.mode <= _next_reg_SatpNow_T_23 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            next_reg_LevelVec_7[2].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 267:25]
            node _next_reg_LevelVec_2_addr_T_28 = bits(_next_reg_T_540, 38, 30) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:67]
            node _next_reg_LevelVec_2_addr_T_29 = cat(next_reg_SatpNow_7.ppn, _next_reg_LevelVec_2_addr_T_28) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:49]
            node _next_reg_LevelVec_2_addr_T_30 = cat(UInt<8>("h0"), _next_reg_LevelVec_2_addr_T_29) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:35]
            node _next_reg_LevelVec_2_addr_T_31 = cat(_next_reg_LevelVec_2_addr_T_30, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:31]
            next_reg_LevelVec_7[2].addr <= _next_reg_LevelVec_2_addr_T_31 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:25]
            when next_reg_LevelVec_7[2].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 271:41]
              tlb.Anotherread[0].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
              tlb.Anotherread[0].addr <= next_reg_LevelVec_7[2].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
              tlb.Anotherread[0].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
              wire next_reg_PTE_21 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire _next_reg_PTE_WIRE_21 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              _next_reg_PTE_WIRE_21 <= tlb.Anotherread[0].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_84 = bits(_next_reg_PTE_WIRE_21, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_21.flag <= _next_reg_PTE_T_84 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_85 = bits(_next_reg_PTE_WIRE_21, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_21.rsw <= _next_reg_PTE_T_85 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_86 = bits(_next_reg_PTE_WIRE_21, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_21.ppn <= _next_reg_PTE_T_86 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_87 = bits(_next_reg_PTE_WIRE_21, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_21.reserved <= _next_reg_PTE_T_87 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire next_reg_PTEFlag_21 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              wire _next_reg_PTEFlag_WIRE_21 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              _next_reg_PTEFlag_WIRE_21 <= next_reg_PTE_21.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_168 = bits(_next_reg_PTEFlag_WIRE_21, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_21.v <= _next_reg_PTEFlag_T_168 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_169 = bits(_next_reg_PTEFlag_WIRE_21, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_21.r <= _next_reg_PTEFlag_T_169 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_170 = bits(_next_reg_PTEFlag_WIRE_21, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_21.w <= _next_reg_PTEFlag_T_170 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_171 = bits(_next_reg_PTEFlag_WIRE_21, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_21.x <= _next_reg_PTEFlag_T_171 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_172 = bits(_next_reg_PTEFlag_WIRE_21, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_21.u <= _next_reg_PTEFlag_T_172 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_173 = bits(_next_reg_PTEFlag_WIRE_21, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_21.g <= _next_reg_PTEFlag_T_173 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_174 = bits(_next_reg_PTEFlag_WIRE_21, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_21.a <= _next_reg_PTEFlag_T_174 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_175 = bits(_next_reg_PTEFlag_WIRE_21, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_21.d <= _next_reg_PTEFlag_T_175 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_T_541 = eq(next_reg_PTEFlag_21.v, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:16]
              node _next_reg_T_542 = eq(next_reg_PTEFlag_21.r, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:31]
              node _next_reg_T_543 = and(_next_reg_T_542, next_reg_PTEFlag_21.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:42]
              node _next_reg_T_544 = or(_next_reg_T_541, _next_reg_T_543) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:27]
              when _next_reg_T_544 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:57]
                next_reg_LevelVec_7[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 281:45]
                next_reg_LevelVec_7[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 282:45]
                next_reg_LevelVec_7[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 284:41]
                next_reg_LevelVec_7[2].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 285:41]
              else :
                node _next_reg_T_545 = or(next_reg_PTEFlag_21.r, next_reg_PTEFlag_21.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:28]
                when _next_reg_T_545 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:42]
                  next_reg_LevelVec_7[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 291:47]
                  next_reg_LevelVec_7[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 292:47]
                  next_reg_LevelVec_7[2].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 294:43]
                  node next_reg_LevelVec_2_pte_lo_7 = cat(next_reg_PTE_21.rsw, next_reg_PTE_21.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node next_reg_LevelVec_2_pte_hi_7 = cat(next_reg_PTE_21.reserved, next_reg_PTE_21.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node _next_reg_LevelVec_2_pte_T_7 = cat(next_reg_LevelVec_2_pte_hi_7, next_reg_LevelVec_2_pte_lo_7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  next_reg_LevelVec_7[2].pte <= _next_reg_LevelVec_2_pte_T_7 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:43]
                else :
                  next_reg_LevelVec_7[1].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 299:47]
                  node _next_reg_LevelVec_1_addr_T_28 = bits(_next_reg_T_540, 29, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:86]
                  node _next_reg_LevelVec_1_addr_T_29 = cat(next_reg_PTE_21.ppn, _next_reg_LevelVec_1_addr_T_28) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:72]
                  node _next_reg_LevelVec_1_addr_T_30 = cat(UInt<8>("h0"), _next_reg_LevelVec_1_addr_T_29) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:58]
                  node _next_reg_LevelVec_1_addr_T_31 = cat(_next_reg_LevelVec_1_addr_T_30, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:54]
                  next_reg_LevelVec_7[1].addr <= _next_reg_LevelVec_1_addr_T_31 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:48]
                  next_reg_LevelVec_7[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 308:43]
                  next_reg_LevelVec_7[2].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 309:43]
            else :
              next_reg_LevelVec_7[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 316:43]
              next_reg_LevelVec_7[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 317:43]
              next_reg_LevelVec_7[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 319:39]
              next_reg_LevelVec_7[2].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 320:39]
            when next_reg_LevelVec_7[1].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 271:41]
              tlb.Anotherread[1].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
              tlb.Anotherread[1].addr <= next_reg_LevelVec_7[1].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
              tlb.Anotherread[1].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
              wire next_reg_PTE_22 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire _next_reg_PTE_WIRE_22 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              _next_reg_PTE_WIRE_22 <= tlb.Anotherread[1].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_88 = bits(_next_reg_PTE_WIRE_22, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_22.flag <= _next_reg_PTE_T_88 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_89 = bits(_next_reg_PTE_WIRE_22, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_22.rsw <= _next_reg_PTE_T_89 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_90 = bits(_next_reg_PTE_WIRE_22, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_22.ppn <= _next_reg_PTE_T_90 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_91 = bits(_next_reg_PTE_WIRE_22, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_22.reserved <= _next_reg_PTE_T_91 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire next_reg_PTEFlag_22 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              wire _next_reg_PTEFlag_WIRE_22 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              _next_reg_PTEFlag_WIRE_22 <= next_reg_PTE_22.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_176 = bits(_next_reg_PTEFlag_WIRE_22, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_22.v <= _next_reg_PTEFlag_T_176 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_177 = bits(_next_reg_PTEFlag_WIRE_22, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_22.r <= _next_reg_PTEFlag_T_177 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_178 = bits(_next_reg_PTEFlag_WIRE_22, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_22.w <= _next_reg_PTEFlag_T_178 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_179 = bits(_next_reg_PTEFlag_WIRE_22, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_22.x <= _next_reg_PTEFlag_T_179 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_180 = bits(_next_reg_PTEFlag_WIRE_22, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_22.u <= _next_reg_PTEFlag_T_180 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_181 = bits(_next_reg_PTEFlag_WIRE_22, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_22.g <= _next_reg_PTEFlag_T_181 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_182 = bits(_next_reg_PTEFlag_WIRE_22, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_22.a <= _next_reg_PTEFlag_T_182 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_183 = bits(_next_reg_PTEFlag_WIRE_22, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_22.d <= _next_reg_PTEFlag_T_183 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_T_546 = eq(next_reg_PTEFlag_22.v, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:16]
              node _next_reg_T_547 = eq(next_reg_PTEFlag_22.r, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:31]
              node _next_reg_T_548 = and(_next_reg_T_547, next_reg_PTEFlag_22.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:42]
              node _next_reg_T_549 = or(_next_reg_T_546, _next_reg_T_548) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:27]
              when _next_reg_T_549 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:57]
                next_reg_LevelVec_7[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 281:45]
                next_reg_LevelVec_7[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 282:45]
                next_reg_LevelVec_7[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 284:41]
                next_reg_LevelVec_7[1].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 285:41]
              else :
                node _next_reg_T_550 = or(next_reg_PTEFlag_22.r, next_reg_PTEFlag_22.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:28]
                when _next_reg_T_550 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:42]
                  next_reg_LevelVec_7[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 291:47]
                  next_reg_LevelVec_7[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 292:47]
                  next_reg_LevelVec_7[1].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 294:43]
                  node next_reg_LevelVec_1_pte_lo_7 = cat(next_reg_PTE_22.rsw, next_reg_PTE_22.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node next_reg_LevelVec_1_pte_hi_7 = cat(next_reg_PTE_22.reserved, next_reg_PTE_22.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node _next_reg_LevelVec_1_pte_T_7 = cat(next_reg_LevelVec_1_pte_hi_7, next_reg_LevelVec_1_pte_lo_7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  next_reg_LevelVec_7[1].pte <= _next_reg_LevelVec_1_pte_T_7 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:43]
                else :
                  next_reg_LevelVec_7[0].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 299:47]
                  node _next_reg_LevelVec_0_addr_T_28 = bits(_next_reg_T_540, 20, 12) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:86]
                  node _next_reg_LevelVec_0_addr_T_29 = cat(next_reg_PTE_22.ppn, _next_reg_LevelVec_0_addr_T_28) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:72]
                  node _next_reg_LevelVec_0_addr_T_30 = cat(UInt<8>("h0"), _next_reg_LevelVec_0_addr_T_29) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:58]
                  node _next_reg_LevelVec_0_addr_T_31 = cat(_next_reg_LevelVec_0_addr_T_30, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:54]
                  next_reg_LevelVec_7[0].addr <= _next_reg_LevelVec_0_addr_T_31 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:48]
                  next_reg_LevelVec_7[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 308:43]
                  next_reg_LevelVec_7[1].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 309:43]
            else :
              next_reg_LevelVec_7[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 316:43]
              next_reg_LevelVec_7[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 317:43]
              next_reg_LevelVec_7[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 319:39]
              next_reg_LevelVec_7[1].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 320:39]
            when next_reg_LevelVec_7[0].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 271:41]
              tlb.Anotherread[2].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
              tlb.Anotherread[2].addr <= next_reg_LevelVec_7[0].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
              tlb.Anotherread[2].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
              wire next_reg_PTE_23 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire _next_reg_PTE_WIRE_23 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              _next_reg_PTE_WIRE_23 <= tlb.Anotherread[2].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_92 = bits(_next_reg_PTE_WIRE_23, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_23.flag <= _next_reg_PTE_T_92 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_93 = bits(_next_reg_PTE_WIRE_23, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_23.rsw <= _next_reg_PTE_T_93 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_94 = bits(_next_reg_PTE_WIRE_23, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_23.ppn <= _next_reg_PTE_T_94 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_95 = bits(_next_reg_PTE_WIRE_23, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_23.reserved <= _next_reg_PTE_T_95 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire next_reg_PTEFlag_23 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              wire _next_reg_PTEFlag_WIRE_23 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              _next_reg_PTEFlag_WIRE_23 <= next_reg_PTE_23.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_184 = bits(_next_reg_PTEFlag_WIRE_23, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_23.v <= _next_reg_PTEFlag_T_184 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_185 = bits(_next_reg_PTEFlag_WIRE_23, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_23.r <= _next_reg_PTEFlag_T_185 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_186 = bits(_next_reg_PTEFlag_WIRE_23, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_23.w <= _next_reg_PTEFlag_T_186 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_187 = bits(_next_reg_PTEFlag_WIRE_23, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_23.x <= _next_reg_PTEFlag_T_187 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_188 = bits(_next_reg_PTEFlag_WIRE_23, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_23.u <= _next_reg_PTEFlag_T_188 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_189 = bits(_next_reg_PTEFlag_WIRE_23, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_23.g <= _next_reg_PTEFlag_T_189 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_190 = bits(_next_reg_PTEFlag_WIRE_23, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_23.a <= _next_reg_PTEFlag_T_190 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_191 = bits(_next_reg_PTEFlag_WIRE_23, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_23.d <= _next_reg_PTEFlag_T_191 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_T_551 = eq(next_reg_PTEFlag_23.v, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:16]
              node _next_reg_T_552 = eq(next_reg_PTEFlag_23.r, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:31]
              node _next_reg_T_553 = and(_next_reg_T_552, next_reg_PTEFlag_23.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:42]
              node _next_reg_T_554 = or(_next_reg_T_551, _next_reg_T_553) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:27]
              when _next_reg_T_554 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:57]
                next_reg_LevelVec_7[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 284:41]
                next_reg_LevelVec_7[0].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 285:41]
              else :
                node _next_reg_T_555 = or(next_reg_PTEFlag_23.r, next_reg_PTEFlag_23.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:28]
                when _next_reg_T_555 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:42]
                  next_reg_LevelVec_7[0].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 294:43]
                  node next_reg_LevelVec_0_pte_lo_7 = cat(next_reg_PTE_23.rsw, next_reg_PTE_23.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node next_reg_LevelVec_0_pte_hi_7 = cat(next_reg_PTE_23.reserved, next_reg_PTE_23.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node _next_reg_LevelVec_0_pte_T_7 = cat(next_reg_LevelVec_0_pte_hi_7, next_reg_LevelVec_0_pte_lo_7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  next_reg_LevelVec_7[0].pte <= _next_reg_LevelVec_0_pte_T_7 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:43]
                else :
                  next_reg_LevelVec_7[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 308:43]
                  next_reg_LevelVec_7[0].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 309:43]
            else :
              next_reg_LevelVec_7[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 319:39]
              next_reg_LevelVec_7[0].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 320:39]
            node _next_reg_successLevel_T_49 = cat(next_reg_LevelVec_7[2].success, next_reg_LevelVec_7[1].success) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 334:43]
            node _next_reg_successLevel_T_50 = cat(_next_reg_successLevel_T_49, next_reg_LevelVec_7[0].success) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 334:39]
            node _next_reg_successLevel_T_51 = eq(UInt<3>("h4"), _next_reg_successLevel_T_50) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node _next_reg_successLevel_T_52 = mux(_next_reg_successLevel_T_51, UInt<2>("h2"), UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node _next_reg_successLevel_T_53 = eq(UInt<2>("h2"), _next_reg_successLevel_T_50) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node _next_reg_successLevel_T_54 = mux(_next_reg_successLevel_T_53, UInt<1>("h1"), _next_reg_successLevel_T_52) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node _next_reg_successLevel_T_55 = eq(UInt<1>("h1"), _next_reg_successLevel_T_50) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node next_reg_successLevel_7 = mux(_next_reg_successLevel_T_55, UInt<1>("h0"), _next_reg_successLevel_T_54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node _next_reg_T_556 = eq(next_reg_successLevel_7, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 335:27]
            node _next_reg_T_557 = not(_next_reg_T_556) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 335:12]
            when _next_reg_T_557 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 335:37]
              wire _next_reg_WIRE_56 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              wire _next_reg_WIRE_57 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              _next_reg_WIRE_57 <= next_reg_LevelVec_7[next_reg_successLevel_7].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              node _next_reg_T_558 = bits(_next_reg_WIRE_57, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              _next_reg_WIRE_56.flag <= _next_reg_T_558 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              node _next_reg_T_559 = bits(_next_reg_WIRE_57, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              _next_reg_WIRE_56.rsw <= _next_reg_T_559 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              node _next_reg_T_560 = bits(_next_reg_WIRE_57, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              _next_reg_WIRE_56.ppn <= _next_reg_T_560 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              node _next_reg_T_561 = bits(_next_reg_WIRE_57, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              _next_reg_WIRE_56.reserved <= _next_reg_T_561 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              wire _next_reg_WIRE_58 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              wire _next_reg_WIRE_59 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _next_reg_WIRE_59 <= _next_reg_WIRE_56.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _next_reg_T_562 = bits(_next_reg_WIRE_59, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _next_reg_WIRE_58.v <= _next_reg_T_562 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _next_reg_T_563 = bits(_next_reg_WIRE_59, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _next_reg_WIRE_58.r <= _next_reg_T_563 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _next_reg_T_564 = bits(_next_reg_WIRE_59, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _next_reg_WIRE_58.w <= _next_reg_T_564 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _next_reg_T_565 = bits(_next_reg_WIRE_59, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _next_reg_WIRE_58.x <= _next_reg_T_565 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _next_reg_T_566 = bits(_next_reg_WIRE_59, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _next_reg_WIRE_58.u <= _next_reg_T_566 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _next_reg_T_567 = bits(_next_reg_WIRE_59, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _next_reg_WIRE_58.g <= _next_reg_T_567 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _next_reg_T_568 = bits(_next_reg_WIRE_59, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _next_reg_WIRE_58.a <= _next_reg_T_568 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _next_reg_T_569 = bits(_next_reg_WIRE_59, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _next_reg_WIRE_58.d <= _next_reg_T_569 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              wire _next_reg_mstatus_mxr_WIRE_14 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              wire _next_reg_mstatus_mxr_WIRE_15 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_15 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_182 = bits(_next_reg_mstatus_mxr_WIRE_15, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_14.pad4 <= _next_reg_mstatus_mxr_T_182 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_183 = bits(_next_reg_mstatus_mxr_WIRE_15, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_14.sie <= _next_reg_mstatus_mxr_T_183 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_184 = bits(_next_reg_mstatus_mxr_WIRE_15, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_14.pad3 <= _next_reg_mstatus_mxr_T_184 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_185 = bits(_next_reg_mstatus_mxr_WIRE_15, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_14.mie <= _next_reg_mstatus_mxr_T_185 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_186 = bits(_next_reg_mstatus_mxr_WIRE_15, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_14.pad2 <= _next_reg_mstatus_mxr_T_186 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_187 = bits(_next_reg_mstatus_mxr_WIRE_15, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_14.spie <= _next_reg_mstatus_mxr_T_187 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_188 = bits(_next_reg_mstatus_mxr_WIRE_15, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_14.ube <= _next_reg_mstatus_mxr_T_188 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_189 = bits(_next_reg_mstatus_mxr_WIRE_15, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_14.mpie <= _next_reg_mstatus_mxr_T_189 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_190 = bits(_next_reg_mstatus_mxr_WIRE_15, 8, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_14.spp <= _next_reg_mstatus_mxr_T_190 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_191 = bits(_next_reg_mstatus_mxr_WIRE_15, 10, 9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_14.vs <= _next_reg_mstatus_mxr_T_191 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_192 = bits(_next_reg_mstatus_mxr_WIRE_15, 12, 11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_14.mpp <= _next_reg_mstatus_mxr_T_192 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_193 = bits(_next_reg_mstatus_mxr_WIRE_15, 14, 13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_14.fs <= _next_reg_mstatus_mxr_T_193 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_194 = bits(_next_reg_mstatus_mxr_WIRE_15, 16, 15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_14.xs <= _next_reg_mstatus_mxr_T_194 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_195 = bits(_next_reg_mstatus_mxr_WIRE_15, 17, 17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_14.mprv <= _next_reg_mstatus_mxr_T_195 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_196 = bits(_next_reg_mstatus_mxr_WIRE_15, 18, 18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_14.sum <= _next_reg_mstatus_mxr_T_196 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_197 = bits(_next_reg_mstatus_mxr_WIRE_15, 19, 19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_14.mxr <= _next_reg_mstatus_mxr_T_197 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_198 = bits(_next_reg_mstatus_mxr_WIRE_15, 20, 20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_14.tvm <= _next_reg_mstatus_mxr_T_198 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_199 = bits(_next_reg_mstatus_mxr_WIRE_15, 21, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_14.tw <= _next_reg_mstatus_mxr_T_199 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_200 = bits(_next_reg_mstatus_mxr_WIRE_15, 22, 22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_14.tsr <= _next_reg_mstatus_mxr_T_200 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_201 = bits(_next_reg_mstatus_mxr_WIRE_15, 31, 23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_14.pad0 <= _next_reg_mstatus_mxr_T_201 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_202 = bits(_next_reg_mstatus_mxr_WIRE_15, 33, 32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_14.uxl <= _next_reg_mstatus_mxr_T_202 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_203 = bits(_next_reg_mstatus_mxr_WIRE_15, 35, 34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_14.sxl <= _next_reg_mstatus_mxr_T_203 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_204 = bits(_next_reg_mstatus_mxr_WIRE_15, 36, 36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_14.sbe <= _next_reg_mstatus_mxr_T_204 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_205 = bits(_next_reg_mstatus_mxr_WIRE_15, 37, 37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_14.mbe <= _next_reg_mstatus_mxr_T_205 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_206 = bits(_next_reg_mstatus_mxr_WIRE_15, 62, 38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_14.pad1 <= _next_reg_mstatus_mxr_T_206 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_207 = bits(_next_reg_mstatus_mxr_WIRE_15, 63, 63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_14.sd <= _next_reg_mstatus_mxr_T_207 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node next_reg_mstatus_mxr_7 = bits(_next_reg_mstatus_mxr_WIRE_14.mxr, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:73]
              wire _next_reg_mstatus_sum_WIRE_14 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              wire _next_reg_mstatus_sum_WIRE_15 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_15 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_182 = bits(_next_reg_mstatus_sum_WIRE_15, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_14.pad4 <= _next_reg_mstatus_sum_T_182 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_183 = bits(_next_reg_mstatus_sum_WIRE_15, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_14.sie <= _next_reg_mstatus_sum_T_183 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_184 = bits(_next_reg_mstatus_sum_WIRE_15, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_14.pad3 <= _next_reg_mstatus_sum_T_184 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_185 = bits(_next_reg_mstatus_sum_WIRE_15, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_14.mie <= _next_reg_mstatus_sum_T_185 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_186 = bits(_next_reg_mstatus_sum_WIRE_15, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_14.pad2 <= _next_reg_mstatus_sum_T_186 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_187 = bits(_next_reg_mstatus_sum_WIRE_15, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_14.spie <= _next_reg_mstatus_sum_T_187 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_188 = bits(_next_reg_mstatus_sum_WIRE_15, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_14.ube <= _next_reg_mstatus_sum_T_188 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_189 = bits(_next_reg_mstatus_sum_WIRE_15, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_14.mpie <= _next_reg_mstatus_sum_T_189 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_190 = bits(_next_reg_mstatus_sum_WIRE_15, 8, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_14.spp <= _next_reg_mstatus_sum_T_190 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_191 = bits(_next_reg_mstatus_sum_WIRE_15, 10, 9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_14.vs <= _next_reg_mstatus_sum_T_191 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_192 = bits(_next_reg_mstatus_sum_WIRE_15, 12, 11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_14.mpp <= _next_reg_mstatus_sum_T_192 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_193 = bits(_next_reg_mstatus_sum_WIRE_15, 14, 13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_14.fs <= _next_reg_mstatus_sum_T_193 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_194 = bits(_next_reg_mstatus_sum_WIRE_15, 16, 15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_14.xs <= _next_reg_mstatus_sum_T_194 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_195 = bits(_next_reg_mstatus_sum_WIRE_15, 17, 17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_14.mprv <= _next_reg_mstatus_sum_T_195 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_196 = bits(_next_reg_mstatus_sum_WIRE_15, 18, 18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_14.sum <= _next_reg_mstatus_sum_T_196 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_197 = bits(_next_reg_mstatus_sum_WIRE_15, 19, 19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_14.mxr <= _next_reg_mstatus_sum_T_197 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_198 = bits(_next_reg_mstatus_sum_WIRE_15, 20, 20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_14.tvm <= _next_reg_mstatus_sum_T_198 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_199 = bits(_next_reg_mstatus_sum_WIRE_15, 21, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_14.tw <= _next_reg_mstatus_sum_T_199 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_200 = bits(_next_reg_mstatus_sum_WIRE_15, 22, 22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_14.tsr <= _next_reg_mstatus_sum_T_200 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_201 = bits(_next_reg_mstatus_sum_WIRE_15, 31, 23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_14.pad0 <= _next_reg_mstatus_sum_T_201 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_202 = bits(_next_reg_mstatus_sum_WIRE_15, 33, 32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_14.uxl <= _next_reg_mstatus_sum_T_202 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_203 = bits(_next_reg_mstatus_sum_WIRE_15, 35, 34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_14.sxl <= _next_reg_mstatus_sum_T_203 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_204 = bits(_next_reg_mstatus_sum_WIRE_15, 36, 36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_14.sbe <= _next_reg_mstatus_sum_T_204 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_205 = bits(_next_reg_mstatus_sum_WIRE_15, 37, 37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_14.mbe <= _next_reg_mstatus_sum_T_205 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_206 = bits(_next_reg_mstatus_sum_WIRE_15, 62, 38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_14.pad1 <= _next_reg_mstatus_sum_T_206 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_207 = bits(_next_reg_mstatus_sum_WIRE_15, 63, 63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_14.sd <= _next_reg_mstatus_sum_T_207 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node next_reg_mstatus_sum_7 = bits(_next_reg_mstatus_sum_WIRE_14.sum, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:73]
              node _next_reg_permCheck_T_77 = eq(next_reg_pv_7, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:32]
              node _next_reg_permCheck_T_78 = eq(_next_reg_WIRE_58.u, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:45]
              node _next_reg_permCheck_T_79 = and(_next_reg_permCheck_T_77, _next_reg_permCheck_T_78) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:42]
              node _next_reg_permCheck_T_80 = eq(_next_reg_permCheck_T_79, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:21]
              node _next_reg_permCheck_T_81 = and(_next_reg_WIRE_58.v, _next_reg_permCheck_T_80) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:18]
              node _next_reg_permCheck_T_82 = eq(next_reg_pv_7, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:72]
              node _next_reg_permCheck_T_83 = and(_next_reg_permCheck_T_82, _next_reg_WIRE_58.u) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:82]
              node _next_reg_permCheck_T_84 = eq(next_reg_mstatus_sum_7, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:100]
              node _next_reg_permCheck_T_85 = or(_next_reg_permCheck_T_84, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:113]
              node _next_reg_permCheck_T_86 = and(_next_reg_permCheck_T_83, _next_reg_permCheck_T_85) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:96]
              node _next_reg_permCheck_T_87 = eq(_next_reg_permCheck_T_86, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:61]
              node next_reg_permCheck_7 = and(_next_reg_permCheck_T_81, _next_reg_permCheck_T_87) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:58]
              node next_reg_permExec_7 = and(next_reg_permCheck_7, _next_reg_WIRE_58.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 179:31]
              node _next_reg_permLoad_T_14 = and(next_reg_mstatus_mxr_7, _next_reg_WIRE_58.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 180:61]
              node _next_reg_permLoad_T_15 = or(_next_reg_WIRE_58.r, _next_reg_permLoad_T_14) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 180:46]
              node next_reg_permLoad_7 = and(next_reg_permCheck_7, _next_reg_permLoad_T_15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 180:31]
              node next_reg_permStore_7 = and(next_reg_permCheck_7, _next_reg_WIRE_58.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 181:31]
              node _next_reg_T_570 = and(UInt<1>("h0"), next_reg_permExec_7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:15]
              node _next_reg_T_571 = eq(UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:32]
              node _next_reg_T_572 = eq(UInt<1>("h1"), UInt<1>("h1")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:71]
              node _next_reg_T_573 = and(next_reg_permLoad_7, _next_reg_T_572) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:56]
              node _next_reg_T_574 = eq(UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:111]
              node _next_reg_T_575 = and(next_reg_permStore_7, _next_reg_T_574) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:96]
              node _next_reg_T_576 = or(_next_reg_T_573, _next_reg_T_575) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:82]
              node _next_reg_T_577 = and(_next_reg_T_571, _next_reg_T_576) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:42]
              node _next_reg_T_578 = or(_next_reg_T_570, _next_reg_T_577) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:28]
              when _next_reg_T_578 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 346:11]
                wire _next_reg_WIRE_60 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                wire _next_reg_WIRE_61 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                _next_reg_WIRE_61 <= next_reg_LevelVec_7[next_reg_successLevel_7].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                node _next_reg_T_579 = bits(_next_reg_WIRE_61, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                _next_reg_WIRE_60.flag <= _next_reg_T_579 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                node _next_reg_T_580 = bits(_next_reg_WIRE_61, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                _next_reg_WIRE_60.rsw <= _next_reg_T_580 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                node _next_reg_T_581 = bits(_next_reg_WIRE_61, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                _next_reg_WIRE_60.ppn <= _next_reg_T_581 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                node _next_reg_T_582 = bits(_next_reg_WIRE_61, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                _next_reg_WIRE_60.reserved <= _next_reg_T_582 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                node _next_reg_mask_mask_T_35 = eq(UInt<2>("h2"), next_reg_successLevel_7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node _next_reg_mask_mask_T_36 = mux(_next_reg_mask_mask_T_35, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node _next_reg_mask_mask_T_37 = eq(UInt<1>("h1"), next_reg_successLevel_7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node _next_reg_mask_mask_T_38 = mux(_next_reg_mask_mask_T_37, UInt<9>("h1ff"), _next_reg_mask_mask_T_36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node _next_reg_mask_mask_T_39 = eq(UInt<1>("h0"), next_reg_successLevel_7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node next_reg_mask_7 = mux(_next_reg_mask_mask_T_39, UInt<1>("h0"), _next_reg_mask_mask_T_38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node _next_reg_T_583 = and(next_reg_mask_7, _next_reg_WIRE_60.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 240:11]
                node _next_reg_T_584 = neq(_next_reg_T_583, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 240:18]
                when _next_reg_T_584 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:99]
                  next_reg_success_7 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 351:26]
                  next_reg_finaladdr_7 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 352:26]
                else :
                  node _next_reg_T_585 = eq(UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 357:30]
                  when _next_reg_T_585 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 357:41]
                    wire _next_reg_WIRE_62 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    wire _next_reg_WIRE_63 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    _next_reg_WIRE_63 <= next_reg_LevelVec_7[next_reg_successLevel_7].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    node _next_reg_T_586 = bits(_next_reg_WIRE_63, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    _next_reg_WIRE_62.flag <= _next_reg_T_586 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    node _next_reg_T_587 = bits(_next_reg_WIRE_63, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    _next_reg_WIRE_62.rsw <= _next_reg_T_587 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    node _next_reg_T_588 = bits(_next_reg_WIRE_63, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    _next_reg_WIRE_62.ppn <= _next_reg_T_588 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    node _next_reg_T_589 = bits(_next_reg_WIRE_63, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    _next_reg_WIRE_62.reserved <= _next_reg_T_589 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    wire next_reg_FlagPTE_7 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    wire _next_reg_FlagPTE_WIRE_7 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    _next_reg_FlagPTE_WIRE_7 <= _next_reg_WIRE_62.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _next_reg_FlagPTE_T_56 = bits(_next_reg_FlagPTE_WIRE_7, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    next_reg_FlagPTE_7.v <= _next_reg_FlagPTE_T_56 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _next_reg_FlagPTE_T_57 = bits(_next_reg_FlagPTE_WIRE_7, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    next_reg_FlagPTE_7.r <= _next_reg_FlagPTE_T_57 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _next_reg_FlagPTE_T_58 = bits(_next_reg_FlagPTE_WIRE_7, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    next_reg_FlagPTE_7.w <= _next_reg_FlagPTE_T_58 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _next_reg_FlagPTE_T_59 = bits(_next_reg_FlagPTE_WIRE_7, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    next_reg_FlagPTE_7.x <= _next_reg_FlagPTE_T_59 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _next_reg_FlagPTE_T_60 = bits(_next_reg_FlagPTE_WIRE_7, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    next_reg_FlagPTE_7.u <= _next_reg_FlagPTE_T_60 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _next_reg_FlagPTE_T_61 = bits(_next_reg_FlagPTE_WIRE_7, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    next_reg_FlagPTE_7.g <= _next_reg_FlagPTE_T_61 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _next_reg_FlagPTE_T_62 = bits(_next_reg_FlagPTE_WIRE_7, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    next_reg_FlagPTE_7.a <= _next_reg_FlagPTE_T_62 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _next_reg_FlagPTE_T_63 = bits(_next_reg_FlagPTE_WIRE_7, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    next_reg_FlagPTE_7.d <= _next_reg_FlagPTE_T_63 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    wire next_reg_FlagPTEnew_7 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    next_reg_FlagPTEnew_7.v <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    next_reg_FlagPTEnew_7.r <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    next_reg_FlagPTEnew_7.w <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    next_reg_FlagPTEnew_7.x <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    next_reg_FlagPTEnew_7.u <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    next_reg_FlagPTEnew_7.g <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    next_reg_FlagPTEnew_7.a <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    next_reg_FlagPTEnew_7.d <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    node _next_reg_T_590 = not(next_reg_FlagPTE_7.a) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:10]
                    node _next_reg_T_591 = not(next_reg_FlagPTE_7.d) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:23]
                    node _next_reg_T_592 = or(_next_reg_T_590, _next_reg_T_591) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:21]
                    when _next_reg_T_592 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:35]
                      next_reg_FlagPTEnew_7 <= next_reg_FlagPTE_7 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 198:20]
                      next_reg_FlagPTEnew_7.a <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 199:20]
                      next_reg_FlagPTEnew_7.d <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 200:20]
                      node next_reg_PTEnew_lo_lo_7 = cat(next_reg_FlagPTEnew_7.r, next_reg_FlagPTEnew_7.v) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node next_reg_PTEnew_lo_hi_7 = cat(next_reg_FlagPTEnew_7.x, next_reg_FlagPTEnew_7.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node next_reg_PTEnew_lo_14 = cat(next_reg_PTEnew_lo_hi_7, next_reg_PTEnew_lo_lo_7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node next_reg_PTEnew_hi_lo_7 = cat(next_reg_FlagPTEnew_7.g, next_reg_FlagPTEnew_7.u) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node next_reg_PTEnew_hi_hi_7 = cat(next_reg_FlagPTEnew_7.d, next_reg_FlagPTEnew_7.a) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node next_reg_PTEnew_hi_14 = cat(next_reg_PTEnew_hi_hi_7, next_reg_PTEnew_hi_lo_7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node _next_reg_PTEnew_T_7 = cat(next_reg_PTEnew_hi_14, next_reg_PTEnew_lo_14) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node next_reg_PTEnew_lo_15 = cat(_next_reg_WIRE_62.rsw, _next_reg_PTEnew_T_7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:23]
                      node next_reg_PTEnew_hi_15 = cat(_next_reg_WIRE_62.reserved, _next_reg_WIRE_62.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:23]
                      node next_reg_PTEnew_7 = cat(next_reg_PTEnew_hi_15, next_reg_PTEnew_lo_15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:23]
                      tlb.Anotherwrite[0].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 159:38]
                      tlb.Anotherwrite[0].addr <= next_reg_LevelVec_7[next_reg_successLevel_7].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 160:38]
                      tlb.Anotherwrite[0].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 161:38]
                      tlb.Anotherwrite[0].data <= next_reg_PTEnew_7 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 162:38]
                  next_reg_success_7 <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 360:26]
                  wire _next_reg_finaladdr_WIRE_14 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  wire _next_reg_finaladdr_WIRE_15 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  _next_reg_finaladdr_WIRE_15 <= next_reg_LevelVec_7[next_reg_successLevel_7].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  node _next_reg_finaladdr_T_70 = bits(_next_reg_finaladdr_WIRE_15, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  _next_reg_finaladdr_WIRE_14.flag <= _next_reg_finaladdr_T_70 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  node _next_reg_finaladdr_T_71 = bits(_next_reg_finaladdr_WIRE_15, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  _next_reg_finaladdr_WIRE_14.rsw <= _next_reg_finaladdr_T_71 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  node _next_reg_finaladdr_T_72 = bits(_next_reg_finaladdr_WIRE_15, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  _next_reg_finaladdr_WIRE_14.ppn <= _next_reg_finaladdr_T_72 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  node _next_reg_finaladdr_T_73 = bits(_next_reg_finaladdr_WIRE_15, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  _next_reg_finaladdr_WIRE_14.reserved <= _next_reg_finaladdr_T_73 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  node _next_reg_finaladdr_T_74 = bits(_next_reg_T_540, 11, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:94]
                  node _next_reg_finaladdr_T_75 = cat(_next_reg_finaladdr_WIRE_14.ppn, _next_reg_finaladdr_T_74) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:31]
                  node _next_reg_finaladdr_mask_T_70 = eq(UInt<2>("h2"), next_reg_successLevel_7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _next_reg_finaladdr_mask_T_71 = mux(_next_reg_finaladdr_mask_T_70, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _next_reg_finaladdr_mask_T_72 = eq(UInt<1>("h1"), next_reg_successLevel_7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _next_reg_finaladdr_mask_T_73 = mux(_next_reg_finaladdr_mask_T_72, UInt<9>("h1ff"), _next_reg_finaladdr_mask_T_71) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _next_reg_finaladdr_mask_T_74 = eq(UInt<1>("h0"), next_reg_successLevel_7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node next_reg_finaladdr_mask_14 = mux(_next_reg_finaladdr_mask_T_74, UInt<1>("h0"), _next_reg_finaladdr_mask_T_73) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _next_reg_finaladdr_T_76 = not(next_reg_finaladdr_mask_14) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:106]
                  node _next_reg_finaladdr_T_77 = and(_next_reg_finaladdr_T_75, _next_reg_finaladdr_T_76) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:103]
                  node _next_reg_finaladdr_mask_T_75 = eq(UInt<2>("h2"), next_reg_successLevel_7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node _next_reg_finaladdr_mask_T_76 = mux(_next_reg_finaladdr_mask_T_75, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node _next_reg_finaladdr_mask_T_77 = eq(UInt<1>("h1"), next_reg_successLevel_7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node _next_reg_finaladdr_mask_T_78 = mux(_next_reg_finaladdr_mask_T_77, UInt<9>("h1ff"), _next_reg_finaladdr_mask_T_76) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node _next_reg_finaladdr_mask_T_79 = eq(UInt<1>("h0"), next_reg_successLevel_7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node next_reg_finaladdr_mask_15 = mux(_next_reg_finaladdr_mask_T_79, UInt<1>("h0"), _next_reg_finaladdr_mask_T_78) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node _next_reg_finaladdr_T_78 = and(_next_reg_T_540, next_reg_finaladdr_mask_15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 366:26]
                  node _next_reg_finaladdr_T_79 = or(_next_reg_finaladdr_T_77, _next_reg_finaladdr_T_78) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 366:18]
                  next_reg_finaladdr_7 <= _next_reg_finaladdr_T_79 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:23]
              else :
                next_reg_success_7 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 371:24]
                next_reg_finaladdr_7 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 372:24]
            else :
              next_reg_success_7 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 376:22]
              next_reg_finaladdr_7 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 377:22]
          else :
            next_reg_success_7 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 382:20]
            next_reg_finaladdr_7 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 383:20]
          when next_reg_success_7 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 68:23]
            mem.read.addr <= next_reg_finaladdr_7 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 69:25]
          else :
            exceptionVec[13] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
            raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
        else :
          mem.read.addr <= _next_reg_T_540 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 74:23]
        mem.read.memWidth <= UInt<6>("h20") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 76:25]
        node _next_reg_T_593 = dshr(mem.read.data, next_reg_rOff_7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 77:22]
        node _next_reg_T_594 = and(_next_reg_T_593, next_reg_rMask_7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 77:31]
        node _next_reg_T_595 = bits(_next_reg_T_594, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 141:64]
        node next_reg_signBit_13 = bits(_next_reg_T_595, 31, 31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _next_reg_T_596 = bits(next_reg_signBit_13, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_597 = mux(_next_reg_T_596, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_598 = cat(_next_reg_T_597, _next_reg_T_595) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        next.reg[rd] <= _next_reg_T_598 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 141:20]
      node _T_943 = and(inst, UInt<16>("he003")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_944 = eq(UInt<16>("hc002"), _T_943) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_944 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 143:24]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_945 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 114:97]
        node _funct3_T_56 = bits(_T_945, 15, 13) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_56 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_946 = bits(_T_945, 12, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph6_T = bits(_T_946, 12, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph6 <= _ph6_T @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_947 = bits(_T_946, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_28 = bits(_T_947, 6, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_28 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_948 = bits(_T_947, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_948 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _imm_T_142 = bits(inst, 8, 8) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_143 = bits(inst, 7, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_144 = bits(inst, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_145 = bits(inst, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_146 = bits(inst, 10, 10) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_147 = bits(inst, 9, 9) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node imm_lo_hi_1 = cat(_imm_T_145, _imm_T_146) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_lo_8 = cat(imm_lo_hi_1, _imm_T_147) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_hi_8 = cat(_imm_T_142, _imm_T_143) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_8 = cat(imm_hi_hi_8, _imm_T_144) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _imm_T_148 = cat(imm_hi_8, imm_lo_8) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _imm_T_149 = cat(_imm_T_148, UInt<2>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:10]
        node _imm_T_150 = cat(UInt<56>("h0"), _imm_T_149) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 21:10]
        imm <= _imm_T_150 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 145:11]
        node _T_949 = add(now.reg[UInt<2>("h2")], imm) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 146:29]
        node _T_950 = tail(_T_949, 1) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 146:29]
        node _T_951 = bits(now.reg[rs2], 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 146:54]
        wire mstatusStruct_4 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        wire _mstatusStruct_WIRE_4 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        _mstatusStruct_WIRE_4 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_104 = bits(_mstatusStruct_WIRE_4, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_4.pad4 <= _mstatusStruct_T_104 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_105 = bits(_mstatusStruct_WIRE_4, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_4.sie <= _mstatusStruct_T_105 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_106 = bits(_mstatusStruct_WIRE_4, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_4.pad3 <= _mstatusStruct_T_106 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_107 = bits(_mstatusStruct_WIRE_4, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_4.mie <= _mstatusStruct_T_107 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_108 = bits(_mstatusStruct_WIRE_4, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_4.pad2 <= _mstatusStruct_T_108 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_109 = bits(_mstatusStruct_WIRE_4, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_4.spie <= _mstatusStruct_T_109 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_110 = bits(_mstatusStruct_WIRE_4, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_4.ube <= _mstatusStruct_T_110 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_111 = bits(_mstatusStruct_WIRE_4, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_4.mpie <= _mstatusStruct_T_111 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_112 = bits(_mstatusStruct_WIRE_4, 8, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_4.spp <= _mstatusStruct_T_112 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_113 = bits(_mstatusStruct_WIRE_4, 10, 9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_4.vs <= _mstatusStruct_T_113 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_114 = bits(_mstatusStruct_WIRE_4, 12, 11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_4.mpp <= _mstatusStruct_T_114 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_115 = bits(_mstatusStruct_WIRE_4, 14, 13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_4.fs <= _mstatusStruct_T_115 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_116 = bits(_mstatusStruct_WIRE_4, 16, 15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_4.xs <= _mstatusStruct_T_116 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_117 = bits(_mstatusStruct_WIRE_4, 17, 17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_4.mprv <= _mstatusStruct_T_117 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_118 = bits(_mstatusStruct_WIRE_4, 18, 18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_4.sum <= _mstatusStruct_T_118 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_119 = bits(_mstatusStruct_WIRE_4, 19, 19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_4.mxr <= _mstatusStruct_T_119 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_120 = bits(_mstatusStruct_WIRE_4, 20, 20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_4.tvm <= _mstatusStruct_T_120 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_121 = bits(_mstatusStruct_WIRE_4, 21, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_4.tw <= _mstatusStruct_T_121 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_122 = bits(_mstatusStruct_WIRE_4, 22, 22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_4.tsr <= _mstatusStruct_T_122 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_123 = bits(_mstatusStruct_WIRE_4, 31, 23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_4.pad0 <= _mstatusStruct_T_123 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_124 = bits(_mstatusStruct_WIRE_4, 33, 32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_4.uxl <= _mstatusStruct_T_124 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_125 = bits(_mstatusStruct_WIRE_4, 35, 34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_4.sxl <= _mstatusStruct_T_125 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_126 = bits(_mstatusStruct_WIRE_4, 36, 36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_4.sbe <= _mstatusStruct_T_126 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_127 = bits(_mstatusStruct_WIRE_4, 37, 37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_4.mbe <= _mstatusStruct_T_127 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_128 = bits(_mstatusStruct_WIRE_4, 62, 38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_4.pad1 <= _mstatusStruct_T_128 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_129 = bits(_mstatusStruct_WIRE_4, 63, 63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_4.sd <= _mstatusStruct_T_129 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _pv_T_4 = bits(mstatusStruct_4.mprv, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 89:50]
        node pv_4 = mux(_pv_T_4, mstatusStruct_4.mpp, now.internal.privilegeMode) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 89:30]
        wire _vmEnable_WIRE_10 : { mode : UInt<4>, asid : UInt<16>, ppn : UInt<44>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
        wire _vmEnable_WIRE_11 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
        _vmEnable_WIRE_11 <= now.csr.satp @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
        node _vmEnable_T_25 = bits(_vmEnable_WIRE_11, 43, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
        _vmEnable_WIRE_10.ppn <= _vmEnable_T_25 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
        node _vmEnable_T_26 = bits(_vmEnable_WIRE_11, 59, 44) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
        _vmEnable_WIRE_10.asid <= _vmEnable_T_26 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
        node _vmEnable_T_27 = bits(_vmEnable_WIRE_11, 63, 60) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
        _vmEnable_WIRE_10.mode <= _vmEnable_T_27 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
        node _vmEnable_T_28 = eq(_vmEnable_WIRE_10.mode, UInt<4>("h8")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:70]
        node _vmEnable_T_29 = lt(pv_4, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:85]
        node vmEnable_5 = and(_vmEnable_T_28, _vmEnable_T_29) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:78]
        mem.write.valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 92:23]
        when vmEnable_5 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 93:22]
          wire success_5 : UInt<1> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 260:28]
          wire finaladdr_5 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 261:28]
          wire flag_5 : UInt<1> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 247:20]
          flag_5 <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 253:10]
          when flag_5 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 262:30]
            wire LevelVec_5 : { valid : UInt<1>, success : UInt<1>, addr : UInt<64>, pte : UInt<64>}[3] @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 265:26]
            wire SatpNow_5 : { mode : UInt<4>, asid : UInt<16>, ppn : UInt<44>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            wire _SatpNow_WIRE_5 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            _SatpNow_WIRE_5 <= now.csr.satp @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            node _SatpNow_T_15 = bits(_SatpNow_WIRE_5, 43, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            SatpNow_5.ppn <= _SatpNow_T_15 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            node _SatpNow_T_16 = bits(_SatpNow_WIRE_5, 59, 44) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            SatpNow_5.asid <= _SatpNow_T_16 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            node _SatpNow_T_17 = bits(_SatpNow_WIRE_5, 63, 60) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            SatpNow_5.mode <= _SatpNow_T_17 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            LevelVec_5[2].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 267:25]
            node _LevelVec_2_addr_T_20 = bits(_T_950, 38, 30) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:67]
            node _LevelVec_2_addr_T_21 = cat(SatpNow_5.ppn, _LevelVec_2_addr_T_20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:49]
            node _LevelVec_2_addr_T_22 = cat(UInt<8>("h0"), _LevelVec_2_addr_T_21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:35]
            node _LevelVec_2_addr_T_23 = cat(_LevelVec_2_addr_T_22, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:31]
            LevelVec_5[2].addr <= _LevelVec_2_addr_T_23 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:25]
            when LevelVec_5[2].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 271:41]
              tlb.Anotherread[0].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
              tlb.Anotherread[0].addr <= LevelVec_5[2].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
              tlb.Anotherread[0].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
              wire PTE_15 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire _PTE_WIRE_15 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              _PTE_WIRE_15 <= tlb.Anotherread[0].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_60 = bits(_PTE_WIRE_15, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_15.flag <= _PTE_T_60 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_61 = bits(_PTE_WIRE_15, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_15.rsw <= _PTE_T_61 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_62 = bits(_PTE_WIRE_15, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_15.ppn <= _PTE_T_62 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_63 = bits(_PTE_WIRE_15, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_15.reserved <= _PTE_T_63 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire PTEFlag_15 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              wire _PTEFlag_WIRE_15 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              _PTEFlag_WIRE_15 <= PTE_15.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_120 = bits(_PTEFlag_WIRE_15, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_15.v <= _PTEFlag_T_120 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_121 = bits(_PTEFlag_WIRE_15, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_15.r <= _PTEFlag_T_121 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_122 = bits(_PTEFlag_WIRE_15, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_15.w <= _PTEFlag_T_122 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_123 = bits(_PTEFlag_WIRE_15, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_15.x <= _PTEFlag_T_123 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_124 = bits(_PTEFlag_WIRE_15, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_15.u <= _PTEFlag_T_124 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_125 = bits(_PTEFlag_WIRE_15, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_15.g <= _PTEFlag_T_125 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_126 = bits(_PTEFlag_WIRE_15, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_15.a <= _PTEFlag_T_126 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_127 = bits(_PTEFlag_WIRE_15, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_15.d <= _PTEFlag_T_127 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _T_952 = eq(PTEFlag_15.v, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:16]
              node _T_953 = eq(PTEFlag_15.r, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:31]
              node _T_954 = and(_T_953, PTEFlag_15.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:42]
              node _T_955 = or(_T_952, _T_954) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:27]
              when _T_955 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:57]
                LevelVec_5[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 281:45]
                LevelVec_5[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 282:45]
                LevelVec_5[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 284:41]
                LevelVec_5[2].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 285:41]
              else :
                node _T_956 = or(PTEFlag_15.r, PTEFlag_15.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:28]
                when _T_956 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:42]
                  LevelVec_5[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 291:47]
                  LevelVec_5[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 292:47]
                  LevelVec_5[2].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 294:43]
                  node LevelVec_2_pte_lo_5 = cat(PTE_15.rsw, PTE_15.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node LevelVec_2_pte_hi_5 = cat(PTE_15.reserved, PTE_15.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node _LevelVec_2_pte_T_5 = cat(LevelVec_2_pte_hi_5, LevelVec_2_pte_lo_5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  LevelVec_5[2].pte <= _LevelVec_2_pte_T_5 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:43]
                else :
                  LevelVec_5[1].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 299:47]
                  node _LevelVec_1_addr_T_20 = bits(_T_950, 29, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:86]
                  node _LevelVec_1_addr_T_21 = cat(PTE_15.ppn, _LevelVec_1_addr_T_20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:72]
                  node _LevelVec_1_addr_T_22 = cat(UInt<8>("h0"), _LevelVec_1_addr_T_21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:58]
                  node _LevelVec_1_addr_T_23 = cat(_LevelVec_1_addr_T_22, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:54]
                  LevelVec_5[1].addr <= _LevelVec_1_addr_T_23 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:48]
                  LevelVec_5[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 308:43]
                  LevelVec_5[2].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 309:43]
            else :
              LevelVec_5[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 316:43]
              LevelVec_5[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 317:43]
              LevelVec_5[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 319:39]
              LevelVec_5[2].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 320:39]
            when LevelVec_5[1].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 271:41]
              tlb.Anotherread[1].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
              tlb.Anotherread[1].addr <= LevelVec_5[1].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
              tlb.Anotherread[1].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
              wire PTE_16 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire _PTE_WIRE_16 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              _PTE_WIRE_16 <= tlb.Anotherread[1].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_64 = bits(_PTE_WIRE_16, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_16.flag <= _PTE_T_64 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_65 = bits(_PTE_WIRE_16, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_16.rsw <= _PTE_T_65 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_66 = bits(_PTE_WIRE_16, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_16.ppn <= _PTE_T_66 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_67 = bits(_PTE_WIRE_16, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_16.reserved <= _PTE_T_67 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire PTEFlag_16 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              wire _PTEFlag_WIRE_16 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              _PTEFlag_WIRE_16 <= PTE_16.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_128 = bits(_PTEFlag_WIRE_16, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_16.v <= _PTEFlag_T_128 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_129 = bits(_PTEFlag_WIRE_16, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_16.r <= _PTEFlag_T_129 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_130 = bits(_PTEFlag_WIRE_16, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_16.w <= _PTEFlag_T_130 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_131 = bits(_PTEFlag_WIRE_16, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_16.x <= _PTEFlag_T_131 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_132 = bits(_PTEFlag_WIRE_16, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_16.u <= _PTEFlag_T_132 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_133 = bits(_PTEFlag_WIRE_16, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_16.g <= _PTEFlag_T_133 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_134 = bits(_PTEFlag_WIRE_16, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_16.a <= _PTEFlag_T_134 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_135 = bits(_PTEFlag_WIRE_16, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_16.d <= _PTEFlag_T_135 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _T_957 = eq(PTEFlag_16.v, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:16]
              node _T_958 = eq(PTEFlag_16.r, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:31]
              node _T_959 = and(_T_958, PTEFlag_16.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:42]
              node _T_960 = or(_T_957, _T_959) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:27]
              when _T_960 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:57]
                LevelVec_5[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 281:45]
                LevelVec_5[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 282:45]
                LevelVec_5[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 284:41]
                LevelVec_5[1].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 285:41]
              else :
                node _T_961 = or(PTEFlag_16.r, PTEFlag_16.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:28]
                when _T_961 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:42]
                  LevelVec_5[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 291:47]
                  LevelVec_5[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 292:47]
                  LevelVec_5[1].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 294:43]
                  node LevelVec_1_pte_lo_5 = cat(PTE_16.rsw, PTE_16.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node LevelVec_1_pte_hi_5 = cat(PTE_16.reserved, PTE_16.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node _LevelVec_1_pte_T_5 = cat(LevelVec_1_pte_hi_5, LevelVec_1_pte_lo_5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  LevelVec_5[1].pte <= _LevelVec_1_pte_T_5 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:43]
                else :
                  LevelVec_5[0].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 299:47]
                  node _LevelVec_0_addr_T_20 = bits(_T_950, 20, 12) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:86]
                  node _LevelVec_0_addr_T_21 = cat(PTE_16.ppn, _LevelVec_0_addr_T_20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:72]
                  node _LevelVec_0_addr_T_22 = cat(UInt<8>("h0"), _LevelVec_0_addr_T_21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:58]
                  node _LevelVec_0_addr_T_23 = cat(_LevelVec_0_addr_T_22, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:54]
                  LevelVec_5[0].addr <= _LevelVec_0_addr_T_23 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:48]
                  LevelVec_5[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 308:43]
                  LevelVec_5[1].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 309:43]
            else :
              LevelVec_5[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 316:43]
              LevelVec_5[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 317:43]
              LevelVec_5[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 319:39]
              LevelVec_5[1].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 320:39]
            when LevelVec_5[0].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 271:41]
              tlb.Anotherread[2].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
              tlb.Anotherread[2].addr <= LevelVec_5[0].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
              tlb.Anotherread[2].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
              wire PTE_17 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire _PTE_WIRE_17 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              _PTE_WIRE_17 <= tlb.Anotherread[2].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_68 = bits(_PTE_WIRE_17, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_17.flag <= _PTE_T_68 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_69 = bits(_PTE_WIRE_17, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_17.rsw <= _PTE_T_69 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_70 = bits(_PTE_WIRE_17, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_17.ppn <= _PTE_T_70 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_71 = bits(_PTE_WIRE_17, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_17.reserved <= _PTE_T_71 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire PTEFlag_17 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              wire _PTEFlag_WIRE_17 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              _PTEFlag_WIRE_17 <= PTE_17.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_136 = bits(_PTEFlag_WIRE_17, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_17.v <= _PTEFlag_T_136 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_137 = bits(_PTEFlag_WIRE_17, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_17.r <= _PTEFlag_T_137 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_138 = bits(_PTEFlag_WIRE_17, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_17.w <= _PTEFlag_T_138 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_139 = bits(_PTEFlag_WIRE_17, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_17.x <= _PTEFlag_T_139 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_140 = bits(_PTEFlag_WIRE_17, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_17.u <= _PTEFlag_T_140 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_141 = bits(_PTEFlag_WIRE_17, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_17.g <= _PTEFlag_T_141 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_142 = bits(_PTEFlag_WIRE_17, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_17.a <= _PTEFlag_T_142 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_143 = bits(_PTEFlag_WIRE_17, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_17.d <= _PTEFlag_T_143 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _T_962 = eq(PTEFlag_17.v, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:16]
              node _T_963 = eq(PTEFlag_17.r, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:31]
              node _T_964 = and(_T_963, PTEFlag_17.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:42]
              node _T_965 = or(_T_962, _T_964) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:27]
              when _T_965 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:57]
                LevelVec_5[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 284:41]
                LevelVec_5[0].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 285:41]
              else :
                node _T_966 = or(PTEFlag_17.r, PTEFlag_17.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:28]
                when _T_966 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:42]
                  LevelVec_5[0].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 294:43]
                  node LevelVec_0_pte_lo_5 = cat(PTE_17.rsw, PTE_17.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node LevelVec_0_pte_hi_5 = cat(PTE_17.reserved, PTE_17.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node _LevelVec_0_pte_T_5 = cat(LevelVec_0_pte_hi_5, LevelVec_0_pte_lo_5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  LevelVec_5[0].pte <= _LevelVec_0_pte_T_5 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:43]
                else :
                  LevelVec_5[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 308:43]
                  LevelVec_5[0].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 309:43]
            else :
              LevelVec_5[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 319:39]
              LevelVec_5[0].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 320:39]
            node _successLevel_T_35 = cat(LevelVec_5[2].success, LevelVec_5[1].success) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 334:43]
            node _successLevel_T_36 = cat(_successLevel_T_35, LevelVec_5[0].success) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 334:39]
            node _successLevel_T_37 = eq(UInt<3>("h4"), _successLevel_T_36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node _successLevel_T_38 = mux(_successLevel_T_37, UInt<2>("h2"), UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node _successLevel_T_39 = eq(UInt<2>("h2"), _successLevel_T_36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node _successLevel_T_40 = mux(_successLevel_T_39, UInt<1>("h1"), _successLevel_T_38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node _successLevel_T_41 = eq(UInt<1>("h1"), _successLevel_T_36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node successLevel_5 = mux(_successLevel_T_41, UInt<1>("h0"), _successLevel_T_40) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node _T_967 = eq(successLevel_5, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 335:27]
            node _T_968 = not(_T_967) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 335:12]
            when _T_968 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 335:37]
              wire _WIRE_34 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              wire _WIRE_35 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              _WIRE_35 <= LevelVec_5[successLevel_5].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              node _T_969 = bits(_WIRE_35, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              _WIRE_34.flag <= _T_969 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              node _T_970 = bits(_WIRE_35, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              _WIRE_34.rsw <= _T_970 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              node _T_971 = bits(_WIRE_35, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              _WIRE_34.ppn <= _T_971 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              node _T_972 = bits(_WIRE_35, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              _WIRE_34.reserved <= _T_972 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              wire _WIRE_36 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              wire _WIRE_37 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _WIRE_37 <= _WIRE_34.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _T_973 = bits(_WIRE_37, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _WIRE_36.v <= _T_973 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _T_974 = bits(_WIRE_37, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _WIRE_36.r <= _T_974 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _T_975 = bits(_WIRE_37, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _WIRE_36.w <= _T_975 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _T_976 = bits(_WIRE_37, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _WIRE_36.x <= _T_976 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _T_977 = bits(_WIRE_37, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _WIRE_36.u <= _T_977 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _T_978 = bits(_WIRE_37, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _WIRE_36.g <= _T_978 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _T_979 = bits(_WIRE_37, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _WIRE_36.a <= _T_979 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _T_980 = bits(_WIRE_37, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _WIRE_36.d <= _T_980 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              wire _mstatus_mxr_WIRE_8 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              wire _mstatus_mxr_WIRE_9 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_9 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_104 = bits(_mstatus_mxr_WIRE_9, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_8.pad4 <= _mstatus_mxr_T_104 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_105 = bits(_mstatus_mxr_WIRE_9, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_8.sie <= _mstatus_mxr_T_105 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_106 = bits(_mstatus_mxr_WIRE_9, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_8.pad3 <= _mstatus_mxr_T_106 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_107 = bits(_mstatus_mxr_WIRE_9, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_8.mie <= _mstatus_mxr_T_107 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_108 = bits(_mstatus_mxr_WIRE_9, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_8.pad2 <= _mstatus_mxr_T_108 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_109 = bits(_mstatus_mxr_WIRE_9, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_8.spie <= _mstatus_mxr_T_109 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_110 = bits(_mstatus_mxr_WIRE_9, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_8.ube <= _mstatus_mxr_T_110 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_111 = bits(_mstatus_mxr_WIRE_9, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_8.mpie <= _mstatus_mxr_T_111 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_112 = bits(_mstatus_mxr_WIRE_9, 8, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_8.spp <= _mstatus_mxr_T_112 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_113 = bits(_mstatus_mxr_WIRE_9, 10, 9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_8.vs <= _mstatus_mxr_T_113 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_114 = bits(_mstatus_mxr_WIRE_9, 12, 11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_8.mpp <= _mstatus_mxr_T_114 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_115 = bits(_mstatus_mxr_WIRE_9, 14, 13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_8.fs <= _mstatus_mxr_T_115 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_116 = bits(_mstatus_mxr_WIRE_9, 16, 15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_8.xs <= _mstatus_mxr_T_116 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_117 = bits(_mstatus_mxr_WIRE_9, 17, 17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_8.mprv <= _mstatus_mxr_T_117 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_118 = bits(_mstatus_mxr_WIRE_9, 18, 18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_8.sum <= _mstatus_mxr_T_118 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_119 = bits(_mstatus_mxr_WIRE_9, 19, 19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_8.mxr <= _mstatus_mxr_T_119 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_120 = bits(_mstatus_mxr_WIRE_9, 20, 20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_8.tvm <= _mstatus_mxr_T_120 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_121 = bits(_mstatus_mxr_WIRE_9, 21, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_8.tw <= _mstatus_mxr_T_121 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_122 = bits(_mstatus_mxr_WIRE_9, 22, 22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_8.tsr <= _mstatus_mxr_T_122 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_123 = bits(_mstatus_mxr_WIRE_9, 31, 23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_8.pad0 <= _mstatus_mxr_T_123 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_124 = bits(_mstatus_mxr_WIRE_9, 33, 32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_8.uxl <= _mstatus_mxr_T_124 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_125 = bits(_mstatus_mxr_WIRE_9, 35, 34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_8.sxl <= _mstatus_mxr_T_125 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_126 = bits(_mstatus_mxr_WIRE_9, 36, 36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_8.sbe <= _mstatus_mxr_T_126 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_127 = bits(_mstatus_mxr_WIRE_9, 37, 37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_8.mbe <= _mstatus_mxr_T_127 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_128 = bits(_mstatus_mxr_WIRE_9, 62, 38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_8.pad1 <= _mstatus_mxr_T_128 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_129 = bits(_mstatus_mxr_WIRE_9, 63, 63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_8.sd <= _mstatus_mxr_T_129 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node mstatus_mxr_4 = bits(_mstatus_mxr_WIRE_8.mxr, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:73]
              wire _mstatus_sum_WIRE_8 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              wire _mstatus_sum_WIRE_9 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_9 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_104 = bits(_mstatus_sum_WIRE_9, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_8.pad4 <= _mstatus_sum_T_104 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_105 = bits(_mstatus_sum_WIRE_9, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_8.sie <= _mstatus_sum_T_105 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_106 = bits(_mstatus_sum_WIRE_9, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_8.pad3 <= _mstatus_sum_T_106 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_107 = bits(_mstatus_sum_WIRE_9, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_8.mie <= _mstatus_sum_T_107 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_108 = bits(_mstatus_sum_WIRE_9, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_8.pad2 <= _mstatus_sum_T_108 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_109 = bits(_mstatus_sum_WIRE_9, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_8.spie <= _mstatus_sum_T_109 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_110 = bits(_mstatus_sum_WIRE_9, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_8.ube <= _mstatus_sum_T_110 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_111 = bits(_mstatus_sum_WIRE_9, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_8.mpie <= _mstatus_sum_T_111 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_112 = bits(_mstatus_sum_WIRE_9, 8, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_8.spp <= _mstatus_sum_T_112 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_113 = bits(_mstatus_sum_WIRE_9, 10, 9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_8.vs <= _mstatus_sum_T_113 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_114 = bits(_mstatus_sum_WIRE_9, 12, 11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_8.mpp <= _mstatus_sum_T_114 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_115 = bits(_mstatus_sum_WIRE_9, 14, 13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_8.fs <= _mstatus_sum_T_115 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_116 = bits(_mstatus_sum_WIRE_9, 16, 15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_8.xs <= _mstatus_sum_T_116 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_117 = bits(_mstatus_sum_WIRE_9, 17, 17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_8.mprv <= _mstatus_sum_T_117 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_118 = bits(_mstatus_sum_WIRE_9, 18, 18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_8.sum <= _mstatus_sum_T_118 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_119 = bits(_mstatus_sum_WIRE_9, 19, 19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_8.mxr <= _mstatus_sum_T_119 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_120 = bits(_mstatus_sum_WIRE_9, 20, 20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_8.tvm <= _mstatus_sum_T_120 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_121 = bits(_mstatus_sum_WIRE_9, 21, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_8.tw <= _mstatus_sum_T_121 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_122 = bits(_mstatus_sum_WIRE_9, 22, 22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_8.tsr <= _mstatus_sum_T_122 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_123 = bits(_mstatus_sum_WIRE_9, 31, 23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_8.pad0 <= _mstatus_sum_T_123 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_124 = bits(_mstatus_sum_WIRE_9, 33, 32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_8.uxl <= _mstatus_sum_T_124 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_125 = bits(_mstatus_sum_WIRE_9, 35, 34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_8.sxl <= _mstatus_sum_T_125 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_126 = bits(_mstatus_sum_WIRE_9, 36, 36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_8.sbe <= _mstatus_sum_T_126 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_127 = bits(_mstatus_sum_WIRE_9, 37, 37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_8.mbe <= _mstatus_sum_T_127 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_128 = bits(_mstatus_sum_WIRE_9, 62, 38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_8.pad1 <= _mstatus_sum_T_128 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_129 = bits(_mstatus_sum_WIRE_9, 63, 63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_8.sd <= _mstatus_sum_T_129 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node mstatus_sum_4 = bits(_mstatus_sum_WIRE_8.sum, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:73]
              node _permCheck_T_44 = eq(pv_4, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:32]
              node _permCheck_T_45 = eq(_WIRE_36.u, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:45]
              node _permCheck_T_46 = and(_permCheck_T_44, _permCheck_T_45) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:42]
              node _permCheck_T_47 = eq(_permCheck_T_46, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:21]
              node _permCheck_T_48 = and(_WIRE_36.v, _permCheck_T_47) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:18]
              node _permCheck_T_49 = eq(pv_4, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:72]
              node _permCheck_T_50 = and(_permCheck_T_49, _WIRE_36.u) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:82]
              node _permCheck_T_51 = eq(mstatus_sum_4, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:100]
              node _permCheck_T_52 = or(_permCheck_T_51, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:113]
              node _permCheck_T_53 = and(_permCheck_T_50, _permCheck_T_52) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:96]
              node _permCheck_T_54 = eq(_permCheck_T_53, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:61]
              node permCheck_4 = and(_permCheck_T_48, _permCheck_T_54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:58]
              node permExec_4 = and(permCheck_4, _WIRE_36.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 179:31]
              node _permLoad_T_8 = and(mstatus_mxr_4, _WIRE_36.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 180:61]
              node _permLoad_T_9 = or(_WIRE_36.r, _permLoad_T_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 180:46]
              node permLoad_4 = and(permCheck_4, _permLoad_T_9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 180:31]
              node permStore_4 = and(permCheck_4, _WIRE_36.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 181:31]
              node _T_981 = and(UInt<1>("h0"), permExec_4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:15]
              node _T_982 = eq(UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:32]
              node _T_983 = eq(UInt<2>("h2"), UInt<1>("h1")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:71]
              node _T_984 = and(permLoad_4, _T_983) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:56]
              node _T_985 = eq(UInt<2>("h2"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:111]
              node _T_986 = and(permStore_4, _T_985) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:96]
              node _T_987 = or(_T_984, _T_986) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:82]
              node _T_988 = and(_T_982, _T_987) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:42]
              node _T_989 = or(_T_981, _T_988) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:28]
              when _T_989 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 346:11]
                wire _WIRE_38 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                wire _WIRE_39 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                _WIRE_39 <= LevelVec_5[successLevel_5].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                node _T_990 = bits(_WIRE_39, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                _WIRE_38.flag <= _T_990 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                node _T_991 = bits(_WIRE_39, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                _WIRE_38.rsw <= _T_991 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                node _T_992 = bits(_WIRE_39, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                _WIRE_38.ppn <= _T_992 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                node _T_993 = bits(_WIRE_39, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                _WIRE_38.reserved <= _T_993 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                node _mask_mask_T_25 = eq(UInt<2>("h2"), successLevel_5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node _mask_mask_T_26 = mux(_mask_mask_T_25, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node _mask_mask_T_27 = eq(UInt<1>("h1"), successLevel_5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node _mask_mask_T_28 = mux(_mask_mask_T_27, UInt<9>("h1ff"), _mask_mask_T_26) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node _mask_mask_T_29 = eq(UInt<1>("h0"), successLevel_5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node mask_5 = mux(_mask_mask_T_29, UInt<1>("h0"), _mask_mask_T_28) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node _T_994 = and(mask_5, _WIRE_38.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 240:11]
                node _T_995 = neq(_T_994, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 240:18]
                when _T_995 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:99]
                  success_5 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 351:26]
                  finaladdr_5 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 352:26]
                else :
                  node _T_996 = eq(UInt<2>("h2"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 357:30]
                  when _T_996 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 357:41]
                    wire _WIRE_40 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    wire _WIRE_41 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    _WIRE_41 <= LevelVec_5[successLevel_5].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    node _T_997 = bits(_WIRE_41, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    _WIRE_40.flag <= _T_997 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    node _T_998 = bits(_WIRE_41, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    _WIRE_40.rsw <= _T_998 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    node _T_999 = bits(_WIRE_41, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    _WIRE_40.ppn <= _T_999 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    node _T_1000 = bits(_WIRE_41, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    _WIRE_40.reserved <= _T_1000 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    wire FlagPTE_4 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    wire _FlagPTE_WIRE_4 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    _FlagPTE_WIRE_4 <= _WIRE_40.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _FlagPTE_T_32 = bits(_FlagPTE_WIRE_4, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    FlagPTE_4.v <= _FlagPTE_T_32 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _FlagPTE_T_33 = bits(_FlagPTE_WIRE_4, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    FlagPTE_4.r <= _FlagPTE_T_33 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _FlagPTE_T_34 = bits(_FlagPTE_WIRE_4, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    FlagPTE_4.w <= _FlagPTE_T_34 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _FlagPTE_T_35 = bits(_FlagPTE_WIRE_4, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    FlagPTE_4.x <= _FlagPTE_T_35 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _FlagPTE_T_36 = bits(_FlagPTE_WIRE_4, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    FlagPTE_4.u <= _FlagPTE_T_36 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _FlagPTE_T_37 = bits(_FlagPTE_WIRE_4, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    FlagPTE_4.g <= _FlagPTE_T_37 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _FlagPTE_T_38 = bits(_FlagPTE_WIRE_4, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    FlagPTE_4.a <= _FlagPTE_T_38 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _FlagPTE_T_39 = bits(_FlagPTE_WIRE_4, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    FlagPTE_4.d <= _FlagPTE_T_39 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    wire FlagPTEnew_4 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    FlagPTEnew_4.v <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    FlagPTEnew_4.r <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    FlagPTEnew_4.w <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    FlagPTEnew_4.x <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    FlagPTEnew_4.u <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    FlagPTEnew_4.g <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    FlagPTEnew_4.a <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    FlagPTEnew_4.d <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    node _T_1001 = not(FlagPTE_4.a) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:10]
                    node _T_1002 = not(FlagPTE_4.d) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:23]
                    node _T_1003 = or(_T_1001, _T_1002) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:21]
                    when _T_1003 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:35]
                      FlagPTEnew_4 <= FlagPTE_4 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 198:20]
                      FlagPTEnew_4.a <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 199:20]
                      FlagPTEnew_4.d <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 200:20]
                      node PTEnew_lo_lo_4 = cat(FlagPTEnew_4.r, FlagPTEnew_4.v) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node PTEnew_lo_hi_4 = cat(FlagPTEnew_4.x, FlagPTEnew_4.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node PTEnew_lo_8 = cat(PTEnew_lo_hi_4, PTEnew_lo_lo_4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node PTEnew_hi_lo_4 = cat(FlagPTEnew_4.g, FlagPTEnew_4.u) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node PTEnew_hi_hi_4 = cat(FlagPTEnew_4.d, FlagPTEnew_4.a) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node PTEnew_hi_8 = cat(PTEnew_hi_hi_4, PTEnew_hi_lo_4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node _PTEnew_T_4 = cat(PTEnew_hi_8, PTEnew_lo_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node PTEnew_lo_9 = cat(_WIRE_40.rsw, _PTEnew_T_4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:23]
                      node PTEnew_hi_9 = cat(_WIRE_40.reserved, _WIRE_40.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:23]
                      node PTEnew_4 = cat(PTEnew_hi_9, PTEnew_lo_9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:23]
                      tlb.Anotherwrite[0].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 159:38]
                      tlb.Anotherwrite[0].addr <= LevelVec_5[successLevel_5].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 160:38]
                      tlb.Anotherwrite[0].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 161:38]
                      tlb.Anotherwrite[0].data <= PTEnew_4 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 162:38]
                  success_5 <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 360:26]
                  wire _finaladdr_WIRE_10 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  wire _finaladdr_WIRE_11 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  _finaladdr_WIRE_11 <= LevelVec_5[successLevel_5].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  node _finaladdr_T_50 = bits(_finaladdr_WIRE_11, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  _finaladdr_WIRE_10.flag <= _finaladdr_T_50 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  node _finaladdr_T_51 = bits(_finaladdr_WIRE_11, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  _finaladdr_WIRE_10.rsw <= _finaladdr_T_51 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  node _finaladdr_T_52 = bits(_finaladdr_WIRE_11, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  _finaladdr_WIRE_10.ppn <= _finaladdr_T_52 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  node _finaladdr_T_53 = bits(_finaladdr_WIRE_11, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  _finaladdr_WIRE_10.reserved <= _finaladdr_T_53 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  node _finaladdr_T_54 = bits(_T_950, 11, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:94]
                  node _finaladdr_T_55 = cat(_finaladdr_WIRE_10.ppn, _finaladdr_T_54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:31]
                  node _finaladdr_mask_T_50 = eq(UInt<2>("h2"), successLevel_5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _finaladdr_mask_T_51 = mux(_finaladdr_mask_T_50, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _finaladdr_mask_T_52 = eq(UInt<1>("h1"), successLevel_5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _finaladdr_mask_T_53 = mux(_finaladdr_mask_T_52, UInt<9>("h1ff"), _finaladdr_mask_T_51) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _finaladdr_mask_T_54 = eq(UInt<1>("h0"), successLevel_5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node finaladdr_mask_10 = mux(_finaladdr_mask_T_54, UInt<1>("h0"), _finaladdr_mask_T_53) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _finaladdr_T_56 = not(finaladdr_mask_10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:106]
                  node _finaladdr_T_57 = and(_finaladdr_T_55, _finaladdr_T_56) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:103]
                  node _finaladdr_mask_T_55 = eq(UInt<2>("h2"), successLevel_5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node _finaladdr_mask_T_56 = mux(_finaladdr_mask_T_55, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node _finaladdr_mask_T_57 = eq(UInt<1>("h1"), successLevel_5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node _finaladdr_mask_T_58 = mux(_finaladdr_mask_T_57, UInt<9>("h1ff"), _finaladdr_mask_T_56) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node _finaladdr_mask_T_59 = eq(UInt<1>("h0"), successLevel_5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node finaladdr_mask_11 = mux(_finaladdr_mask_T_59, UInt<1>("h0"), _finaladdr_mask_T_58) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node _finaladdr_T_58 = and(_T_950, finaladdr_mask_11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 366:26]
                  node _finaladdr_T_59 = or(_finaladdr_T_57, _finaladdr_T_58) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 366:18]
                  finaladdr_5 <= _finaladdr_T_59 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:23]
              else :
                success_5 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 371:24]
                finaladdr_5 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 372:24]
            else :
              success_5 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 376:22]
              finaladdr_5 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 377:22]
          else :
            success_5 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 382:20]
            finaladdr_5 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 383:20]
          when success_5 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 96:23]
            mem.write.addr <= finaladdr_5 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 97:26]
          else :
            exceptionVec[15] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
            raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
        else :
          mem.write.addr <= _T_950 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 102:24]
        mem.write.memWidth <= UInt<6>("h20") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 104:26]
        mem.write.data <= _T_951 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 105:26]
      node _T_1004 = and(inst, UInt<16>("he003")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1005 = eq(UInt<15>("h4000"), _T_1004) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1005 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 149:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_1006 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 116:97]
        node _funct3_T_57 = bits(_T_1006, 15, 13) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_57 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1007 = bits(_T_1006, 12, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph3_T = bits(_T_1007, 12, 10) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph3 <= _ph3_T @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1008 = bits(_T_1007, 9, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1P_T = bits(_T_1008, 9, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1P <= _rs1P_T @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1009 = bits(_T_1008, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph2_T = bits(_T_1009, 6, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph2 <= _ph2_T @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1010 = bits(_T_1009, 4, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rdP_T = bits(_T_1010, 4, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rdP <= _rdP_T @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1011 = bits(_T_1010, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_1011 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _imm_T_151 = bits(inst, 5, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_152 = bits(inst, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_153 = bits(inst, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_154 = bits(inst, 10, 10) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_155 = bits(inst, 6, 6) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node imm_lo_9 = cat(_imm_T_154, _imm_T_155) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_hi_9 = cat(_imm_T_151, _imm_T_152) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_9 = cat(imm_hi_hi_9, _imm_T_153) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _imm_T_156 = cat(imm_hi_9, imm_lo_9) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _imm_T_157 = cat(_imm_T_156, UInt<2>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:10]
        node _imm_T_158 = cat(UInt<57>("h0"), _imm_T_157) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 21:10]
        imm <= _imm_T_158 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 151:28]
        node _T_1012 = cat(UInt<2>("h1"), rdP) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _next_reg_T_599 = cat(UInt<2>("h1"), rs1P) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _next_reg_T_600 = add(now.reg[_next_reg_T_599], imm) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 152:68]
        node _next_reg_T_601 = tail(_next_reg_T_600, 1) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 152:68]
        node _next_reg_rOff_T_8 = bits(_next_reg_T_601, 2, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 58:31]
        node next_reg_rOff_8 = shl(_next_reg_rOff_T_8, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 58:51]
        node _next_reg_rMask_T_56 = eq(UInt<4>("h8"), UInt<6>("h20")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_57 = mux(_next_reg_rMask_T_56, UInt<64>("hff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_58 = eq(UInt<5>("h10"), UInt<6>("h20")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_59 = mux(_next_reg_rMask_T_58, UInt<64>("hffff"), _next_reg_rMask_T_57) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_60 = eq(UInt<6>("h20"), UInt<6>("h20")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_61 = mux(_next_reg_rMask_T_60, UInt<64>("hffffffff"), _next_reg_rMask_T_59) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_62 = eq(UInt<7>("h40"), UInt<6>("h20")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node next_reg_rMask_8 = mux(_next_reg_rMask_T_62, UInt<64>("hffffffffffffffff"), _next_reg_rMask_T_61) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        wire next_reg_mstatusStruct_8 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        wire _next_reg_mstatusStruct_WIRE_8 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        _next_reg_mstatusStruct_WIRE_8 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_208 = bits(_next_reg_mstatusStruct_WIRE_8, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_8.pad4 <= _next_reg_mstatusStruct_T_208 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_209 = bits(_next_reg_mstatusStruct_WIRE_8, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_8.sie <= _next_reg_mstatusStruct_T_209 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_210 = bits(_next_reg_mstatusStruct_WIRE_8, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_8.pad3 <= _next_reg_mstatusStruct_T_210 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_211 = bits(_next_reg_mstatusStruct_WIRE_8, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_8.mie <= _next_reg_mstatusStruct_T_211 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_212 = bits(_next_reg_mstatusStruct_WIRE_8, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_8.pad2 <= _next_reg_mstatusStruct_T_212 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_213 = bits(_next_reg_mstatusStruct_WIRE_8, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_8.spie <= _next_reg_mstatusStruct_T_213 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_214 = bits(_next_reg_mstatusStruct_WIRE_8, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_8.ube <= _next_reg_mstatusStruct_T_214 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_215 = bits(_next_reg_mstatusStruct_WIRE_8, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_8.mpie <= _next_reg_mstatusStruct_T_215 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_216 = bits(_next_reg_mstatusStruct_WIRE_8, 8, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_8.spp <= _next_reg_mstatusStruct_T_216 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_217 = bits(_next_reg_mstatusStruct_WIRE_8, 10, 9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_8.vs <= _next_reg_mstatusStruct_T_217 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_218 = bits(_next_reg_mstatusStruct_WIRE_8, 12, 11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_8.mpp <= _next_reg_mstatusStruct_T_218 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_219 = bits(_next_reg_mstatusStruct_WIRE_8, 14, 13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_8.fs <= _next_reg_mstatusStruct_T_219 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_220 = bits(_next_reg_mstatusStruct_WIRE_8, 16, 15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_8.xs <= _next_reg_mstatusStruct_T_220 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_221 = bits(_next_reg_mstatusStruct_WIRE_8, 17, 17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_8.mprv <= _next_reg_mstatusStruct_T_221 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_222 = bits(_next_reg_mstatusStruct_WIRE_8, 18, 18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_8.sum <= _next_reg_mstatusStruct_T_222 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_223 = bits(_next_reg_mstatusStruct_WIRE_8, 19, 19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_8.mxr <= _next_reg_mstatusStruct_T_223 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_224 = bits(_next_reg_mstatusStruct_WIRE_8, 20, 20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_8.tvm <= _next_reg_mstatusStruct_T_224 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_225 = bits(_next_reg_mstatusStruct_WIRE_8, 21, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_8.tw <= _next_reg_mstatusStruct_T_225 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_226 = bits(_next_reg_mstatusStruct_WIRE_8, 22, 22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_8.tsr <= _next_reg_mstatusStruct_T_226 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_227 = bits(_next_reg_mstatusStruct_WIRE_8, 31, 23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_8.pad0 <= _next_reg_mstatusStruct_T_227 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_228 = bits(_next_reg_mstatusStruct_WIRE_8, 33, 32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_8.uxl <= _next_reg_mstatusStruct_T_228 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_229 = bits(_next_reg_mstatusStruct_WIRE_8, 35, 34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_8.sxl <= _next_reg_mstatusStruct_T_229 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_230 = bits(_next_reg_mstatusStruct_WIRE_8, 36, 36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_8.sbe <= _next_reg_mstatusStruct_T_230 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_231 = bits(_next_reg_mstatusStruct_WIRE_8, 37, 37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_8.mbe <= _next_reg_mstatusStruct_T_231 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_232 = bits(_next_reg_mstatusStruct_WIRE_8, 62, 38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_8.pad1 <= _next_reg_mstatusStruct_T_232 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_233 = bits(_next_reg_mstatusStruct_WIRE_8, 63, 63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_8.sd <= _next_reg_mstatusStruct_T_233 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_pv_T_8 = bits(next_reg_mstatusStruct_8.mprv, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 61:50]
        node next_reg_pv_8 = mux(_next_reg_pv_T_8, next_reg_mstatusStruct_8.mpp, now.internal.privilegeMode) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 61:30]
        wire _next_reg_vmEnable_WIRE_16 : { mode : UInt<4>, asid : UInt<16>, ppn : UInt<44>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
        wire _next_reg_vmEnable_WIRE_17 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
        _next_reg_vmEnable_WIRE_17 <= now.csr.satp @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
        node _next_reg_vmEnable_T_40 = bits(_next_reg_vmEnable_WIRE_17, 43, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
        _next_reg_vmEnable_WIRE_16.ppn <= _next_reg_vmEnable_T_40 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
        node _next_reg_vmEnable_T_41 = bits(_next_reg_vmEnable_WIRE_17, 59, 44) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
        _next_reg_vmEnable_WIRE_16.asid <= _next_reg_vmEnable_T_41 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
        node _next_reg_vmEnable_T_42 = bits(_next_reg_vmEnable_WIRE_17, 63, 60) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
        _next_reg_vmEnable_WIRE_16.mode <= _next_reg_vmEnable_T_42 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
        node _next_reg_vmEnable_T_43 = eq(_next_reg_vmEnable_WIRE_16.mode, UInt<4>("h8")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:70]
        node _next_reg_vmEnable_T_44 = lt(next_reg_pv_8, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:85]
        node next_reg_vmEnable_8 = and(_next_reg_vmEnable_T_43, _next_reg_vmEnable_T_44) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:78]
        mem.read.valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 63:22]
        when next_reg_vmEnable_8 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 64:22]
          wire next_reg_success_8 : UInt<1> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 260:28]
          wire next_reg_finaladdr_8 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 261:28]
          wire next_reg_flag_8 : UInt<1> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 247:20]
          next_reg_flag_8 <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 253:10]
          when next_reg_flag_8 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 262:30]
            wire next_reg_LevelVec_8 : { valid : UInt<1>, success : UInt<1>, addr : UInt<64>, pte : UInt<64>}[3] @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 265:26]
            wire next_reg_SatpNow_8 : { mode : UInt<4>, asid : UInt<16>, ppn : UInt<44>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            wire _next_reg_SatpNow_WIRE_8 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            _next_reg_SatpNow_WIRE_8 <= now.csr.satp @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            node _next_reg_SatpNow_T_24 = bits(_next_reg_SatpNow_WIRE_8, 43, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            next_reg_SatpNow_8.ppn <= _next_reg_SatpNow_T_24 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            node _next_reg_SatpNow_T_25 = bits(_next_reg_SatpNow_WIRE_8, 59, 44) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            next_reg_SatpNow_8.asid <= _next_reg_SatpNow_T_25 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            node _next_reg_SatpNow_T_26 = bits(_next_reg_SatpNow_WIRE_8, 63, 60) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            next_reg_SatpNow_8.mode <= _next_reg_SatpNow_T_26 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            next_reg_LevelVec_8[2].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 267:25]
            node _next_reg_LevelVec_2_addr_T_32 = bits(_next_reg_T_601, 38, 30) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:67]
            node _next_reg_LevelVec_2_addr_T_33 = cat(next_reg_SatpNow_8.ppn, _next_reg_LevelVec_2_addr_T_32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:49]
            node _next_reg_LevelVec_2_addr_T_34 = cat(UInt<8>("h0"), _next_reg_LevelVec_2_addr_T_33) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:35]
            node _next_reg_LevelVec_2_addr_T_35 = cat(_next_reg_LevelVec_2_addr_T_34, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:31]
            next_reg_LevelVec_8[2].addr <= _next_reg_LevelVec_2_addr_T_35 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:25]
            when next_reg_LevelVec_8[2].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 271:41]
              tlb.Anotherread[0].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
              tlb.Anotherread[0].addr <= next_reg_LevelVec_8[2].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
              tlb.Anotherread[0].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
              wire next_reg_PTE_24 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire _next_reg_PTE_WIRE_24 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              _next_reg_PTE_WIRE_24 <= tlb.Anotherread[0].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_96 = bits(_next_reg_PTE_WIRE_24, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_24.flag <= _next_reg_PTE_T_96 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_97 = bits(_next_reg_PTE_WIRE_24, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_24.rsw <= _next_reg_PTE_T_97 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_98 = bits(_next_reg_PTE_WIRE_24, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_24.ppn <= _next_reg_PTE_T_98 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_99 = bits(_next_reg_PTE_WIRE_24, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_24.reserved <= _next_reg_PTE_T_99 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire next_reg_PTEFlag_24 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              wire _next_reg_PTEFlag_WIRE_24 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              _next_reg_PTEFlag_WIRE_24 <= next_reg_PTE_24.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_192 = bits(_next_reg_PTEFlag_WIRE_24, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_24.v <= _next_reg_PTEFlag_T_192 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_193 = bits(_next_reg_PTEFlag_WIRE_24, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_24.r <= _next_reg_PTEFlag_T_193 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_194 = bits(_next_reg_PTEFlag_WIRE_24, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_24.w <= _next_reg_PTEFlag_T_194 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_195 = bits(_next_reg_PTEFlag_WIRE_24, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_24.x <= _next_reg_PTEFlag_T_195 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_196 = bits(_next_reg_PTEFlag_WIRE_24, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_24.u <= _next_reg_PTEFlag_T_196 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_197 = bits(_next_reg_PTEFlag_WIRE_24, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_24.g <= _next_reg_PTEFlag_T_197 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_198 = bits(_next_reg_PTEFlag_WIRE_24, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_24.a <= _next_reg_PTEFlag_T_198 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_199 = bits(_next_reg_PTEFlag_WIRE_24, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_24.d <= _next_reg_PTEFlag_T_199 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_T_602 = eq(next_reg_PTEFlag_24.v, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:16]
              node _next_reg_T_603 = eq(next_reg_PTEFlag_24.r, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:31]
              node _next_reg_T_604 = and(_next_reg_T_603, next_reg_PTEFlag_24.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:42]
              node _next_reg_T_605 = or(_next_reg_T_602, _next_reg_T_604) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:27]
              when _next_reg_T_605 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:57]
                next_reg_LevelVec_8[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 281:45]
                next_reg_LevelVec_8[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 282:45]
                next_reg_LevelVec_8[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 284:41]
                next_reg_LevelVec_8[2].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 285:41]
              else :
                node _next_reg_T_606 = or(next_reg_PTEFlag_24.r, next_reg_PTEFlag_24.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:28]
                when _next_reg_T_606 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:42]
                  next_reg_LevelVec_8[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 291:47]
                  next_reg_LevelVec_8[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 292:47]
                  next_reg_LevelVec_8[2].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 294:43]
                  node next_reg_LevelVec_2_pte_lo_8 = cat(next_reg_PTE_24.rsw, next_reg_PTE_24.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node next_reg_LevelVec_2_pte_hi_8 = cat(next_reg_PTE_24.reserved, next_reg_PTE_24.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node _next_reg_LevelVec_2_pte_T_8 = cat(next_reg_LevelVec_2_pte_hi_8, next_reg_LevelVec_2_pte_lo_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  next_reg_LevelVec_8[2].pte <= _next_reg_LevelVec_2_pte_T_8 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:43]
                else :
                  next_reg_LevelVec_8[1].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 299:47]
                  node _next_reg_LevelVec_1_addr_T_32 = bits(_next_reg_T_601, 29, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:86]
                  node _next_reg_LevelVec_1_addr_T_33 = cat(next_reg_PTE_24.ppn, _next_reg_LevelVec_1_addr_T_32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:72]
                  node _next_reg_LevelVec_1_addr_T_34 = cat(UInt<8>("h0"), _next_reg_LevelVec_1_addr_T_33) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:58]
                  node _next_reg_LevelVec_1_addr_T_35 = cat(_next_reg_LevelVec_1_addr_T_34, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:54]
                  next_reg_LevelVec_8[1].addr <= _next_reg_LevelVec_1_addr_T_35 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:48]
                  next_reg_LevelVec_8[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 308:43]
                  next_reg_LevelVec_8[2].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 309:43]
            else :
              next_reg_LevelVec_8[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 316:43]
              next_reg_LevelVec_8[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 317:43]
              next_reg_LevelVec_8[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 319:39]
              next_reg_LevelVec_8[2].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 320:39]
            when next_reg_LevelVec_8[1].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 271:41]
              tlb.Anotherread[1].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
              tlb.Anotherread[1].addr <= next_reg_LevelVec_8[1].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
              tlb.Anotherread[1].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
              wire next_reg_PTE_25 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire _next_reg_PTE_WIRE_25 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              _next_reg_PTE_WIRE_25 <= tlb.Anotherread[1].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_100 = bits(_next_reg_PTE_WIRE_25, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_25.flag <= _next_reg_PTE_T_100 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_101 = bits(_next_reg_PTE_WIRE_25, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_25.rsw <= _next_reg_PTE_T_101 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_102 = bits(_next_reg_PTE_WIRE_25, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_25.ppn <= _next_reg_PTE_T_102 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_103 = bits(_next_reg_PTE_WIRE_25, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_25.reserved <= _next_reg_PTE_T_103 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire next_reg_PTEFlag_25 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              wire _next_reg_PTEFlag_WIRE_25 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              _next_reg_PTEFlag_WIRE_25 <= next_reg_PTE_25.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_200 = bits(_next_reg_PTEFlag_WIRE_25, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_25.v <= _next_reg_PTEFlag_T_200 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_201 = bits(_next_reg_PTEFlag_WIRE_25, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_25.r <= _next_reg_PTEFlag_T_201 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_202 = bits(_next_reg_PTEFlag_WIRE_25, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_25.w <= _next_reg_PTEFlag_T_202 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_203 = bits(_next_reg_PTEFlag_WIRE_25, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_25.x <= _next_reg_PTEFlag_T_203 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_204 = bits(_next_reg_PTEFlag_WIRE_25, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_25.u <= _next_reg_PTEFlag_T_204 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_205 = bits(_next_reg_PTEFlag_WIRE_25, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_25.g <= _next_reg_PTEFlag_T_205 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_206 = bits(_next_reg_PTEFlag_WIRE_25, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_25.a <= _next_reg_PTEFlag_T_206 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_207 = bits(_next_reg_PTEFlag_WIRE_25, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_25.d <= _next_reg_PTEFlag_T_207 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_T_607 = eq(next_reg_PTEFlag_25.v, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:16]
              node _next_reg_T_608 = eq(next_reg_PTEFlag_25.r, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:31]
              node _next_reg_T_609 = and(_next_reg_T_608, next_reg_PTEFlag_25.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:42]
              node _next_reg_T_610 = or(_next_reg_T_607, _next_reg_T_609) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:27]
              when _next_reg_T_610 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:57]
                next_reg_LevelVec_8[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 281:45]
                next_reg_LevelVec_8[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 282:45]
                next_reg_LevelVec_8[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 284:41]
                next_reg_LevelVec_8[1].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 285:41]
              else :
                node _next_reg_T_611 = or(next_reg_PTEFlag_25.r, next_reg_PTEFlag_25.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:28]
                when _next_reg_T_611 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:42]
                  next_reg_LevelVec_8[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 291:47]
                  next_reg_LevelVec_8[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 292:47]
                  next_reg_LevelVec_8[1].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 294:43]
                  node next_reg_LevelVec_1_pte_lo_8 = cat(next_reg_PTE_25.rsw, next_reg_PTE_25.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node next_reg_LevelVec_1_pte_hi_8 = cat(next_reg_PTE_25.reserved, next_reg_PTE_25.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node _next_reg_LevelVec_1_pte_T_8 = cat(next_reg_LevelVec_1_pte_hi_8, next_reg_LevelVec_1_pte_lo_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  next_reg_LevelVec_8[1].pte <= _next_reg_LevelVec_1_pte_T_8 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:43]
                else :
                  next_reg_LevelVec_8[0].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 299:47]
                  node _next_reg_LevelVec_0_addr_T_32 = bits(_next_reg_T_601, 20, 12) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:86]
                  node _next_reg_LevelVec_0_addr_T_33 = cat(next_reg_PTE_25.ppn, _next_reg_LevelVec_0_addr_T_32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:72]
                  node _next_reg_LevelVec_0_addr_T_34 = cat(UInt<8>("h0"), _next_reg_LevelVec_0_addr_T_33) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:58]
                  node _next_reg_LevelVec_0_addr_T_35 = cat(_next_reg_LevelVec_0_addr_T_34, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:54]
                  next_reg_LevelVec_8[0].addr <= _next_reg_LevelVec_0_addr_T_35 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:48]
                  next_reg_LevelVec_8[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 308:43]
                  next_reg_LevelVec_8[1].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 309:43]
            else :
              next_reg_LevelVec_8[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 316:43]
              next_reg_LevelVec_8[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 317:43]
              next_reg_LevelVec_8[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 319:39]
              next_reg_LevelVec_8[1].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 320:39]
            when next_reg_LevelVec_8[0].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 271:41]
              tlb.Anotherread[2].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
              tlb.Anotherread[2].addr <= next_reg_LevelVec_8[0].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
              tlb.Anotherread[2].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
              wire next_reg_PTE_26 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire _next_reg_PTE_WIRE_26 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              _next_reg_PTE_WIRE_26 <= tlb.Anotherread[2].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_104 = bits(_next_reg_PTE_WIRE_26, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_26.flag <= _next_reg_PTE_T_104 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_105 = bits(_next_reg_PTE_WIRE_26, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_26.rsw <= _next_reg_PTE_T_105 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_106 = bits(_next_reg_PTE_WIRE_26, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_26.ppn <= _next_reg_PTE_T_106 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_107 = bits(_next_reg_PTE_WIRE_26, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_26.reserved <= _next_reg_PTE_T_107 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire next_reg_PTEFlag_26 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              wire _next_reg_PTEFlag_WIRE_26 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              _next_reg_PTEFlag_WIRE_26 <= next_reg_PTE_26.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_208 = bits(_next_reg_PTEFlag_WIRE_26, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_26.v <= _next_reg_PTEFlag_T_208 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_209 = bits(_next_reg_PTEFlag_WIRE_26, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_26.r <= _next_reg_PTEFlag_T_209 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_210 = bits(_next_reg_PTEFlag_WIRE_26, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_26.w <= _next_reg_PTEFlag_T_210 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_211 = bits(_next_reg_PTEFlag_WIRE_26, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_26.x <= _next_reg_PTEFlag_T_211 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_212 = bits(_next_reg_PTEFlag_WIRE_26, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_26.u <= _next_reg_PTEFlag_T_212 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_213 = bits(_next_reg_PTEFlag_WIRE_26, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_26.g <= _next_reg_PTEFlag_T_213 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_214 = bits(_next_reg_PTEFlag_WIRE_26, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_26.a <= _next_reg_PTEFlag_T_214 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_215 = bits(_next_reg_PTEFlag_WIRE_26, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_26.d <= _next_reg_PTEFlag_T_215 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_T_612 = eq(next_reg_PTEFlag_26.v, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:16]
              node _next_reg_T_613 = eq(next_reg_PTEFlag_26.r, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:31]
              node _next_reg_T_614 = and(_next_reg_T_613, next_reg_PTEFlag_26.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:42]
              node _next_reg_T_615 = or(_next_reg_T_612, _next_reg_T_614) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:27]
              when _next_reg_T_615 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:57]
                next_reg_LevelVec_8[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 284:41]
                next_reg_LevelVec_8[0].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 285:41]
              else :
                node _next_reg_T_616 = or(next_reg_PTEFlag_26.r, next_reg_PTEFlag_26.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:28]
                when _next_reg_T_616 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:42]
                  next_reg_LevelVec_8[0].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 294:43]
                  node next_reg_LevelVec_0_pte_lo_8 = cat(next_reg_PTE_26.rsw, next_reg_PTE_26.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node next_reg_LevelVec_0_pte_hi_8 = cat(next_reg_PTE_26.reserved, next_reg_PTE_26.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node _next_reg_LevelVec_0_pte_T_8 = cat(next_reg_LevelVec_0_pte_hi_8, next_reg_LevelVec_0_pte_lo_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  next_reg_LevelVec_8[0].pte <= _next_reg_LevelVec_0_pte_T_8 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:43]
                else :
                  next_reg_LevelVec_8[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 308:43]
                  next_reg_LevelVec_8[0].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 309:43]
            else :
              next_reg_LevelVec_8[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 319:39]
              next_reg_LevelVec_8[0].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 320:39]
            node _next_reg_successLevel_T_56 = cat(next_reg_LevelVec_8[2].success, next_reg_LevelVec_8[1].success) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 334:43]
            node _next_reg_successLevel_T_57 = cat(_next_reg_successLevel_T_56, next_reg_LevelVec_8[0].success) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 334:39]
            node _next_reg_successLevel_T_58 = eq(UInt<3>("h4"), _next_reg_successLevel_T_57) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node _next_reg_successLevel_T_59 = mux(_next_reg_successLevel_T_58, UInt<2>("h2"), UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node _next_reg_successLevel_T_60 = eq(UInt<2>("h2"), _next_reg_successLevel_T_57) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node _next_reg_successLevel_T_61 = mux(_next_reg_successLevel_T_60, UInt<1>("h1"), _next_reg_successLevel_T_59) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node _next_reg_successLevel_T_62 = eq(UInt<1>("h1"), _next_reg_successLevel_T_57) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node next_reg_successLevel_8 = mux(_next_reg_successLevel_T_62, UInt<1>("h0"), _next_reg_successLevel_T_61) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node _next_reg_T_617 = eq(next_reg_successLevel_8, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 335:27]
            node _next_reg_T_618 = not(_next_reg_T_617) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 335:12]
            when _next_reg_T_618 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 335:37]
              wire _next_reg_WIRE_64 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              wire _next_reg_WIRE_65 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              _next_reg_WIRE_65 <= next_reg_LevelVec_8[next_reg_successLevel_8].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              node _next_reg_T_619 = bits(_next_reg_WIRE_65, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              _next_reg_WIRE_64.flag <= _next_reg_T_619 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              node _next_reg_T_620 = bits(_next_reg_WIRE_65, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              _next_reg_WIRE_64.rsw <= _next_reg_T_620 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              node _next_reg_T_621 = bits(_next_reg_WIRE_65, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              _next_reg_WIRE_64.ppn <= _next_reg_T_621 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              node _next_reg_T_622 = bits(_next_reg_WIRE_65, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              _next_reg_WIRE_64.reserved <= _next_reg_T_622 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              wire _next_reg_WIRE_66 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              wire _next_reg_WIRE_67 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _next_reg_WIRE_67 <= _next_reg_WIRE_64.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _next_reg_T_623 = bits(_next_reg_WIRE_67, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _next_reg_WIRE_66.v <= _next_reg_T_623 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _next_reg_T_624 = bits(_next_reg_WIRE_67, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _next_reg_WIRE_66.r <= _next_reg_T_624 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _next_reg_T_625 = bits(_next_reg_WIRE_67, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _next_reg_WIRE_66.w <= _next_reg_T_625 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _next_reg_T_626 = bits(_next_reg_WIRE_67, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _next_reg_WIRE_66.x <= _next_reg_T_626 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _next_reg_T_627 = bits(_next_reg_WIRE_67, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _next_reg_WIRE_66.u <= _next_reg_T_627 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _next_reg_T_628 = bits(_next_reg_WIRE_67, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _next_reg_WIRE_66.g <= _next_reg_T_628 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _next_reg_T_629 = bits(_next_reg_WIRE_67, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _next_reg_WIRE_66.a <= _next_reg_T_629 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _next_reg_T_630 = bits(_next_reg_WIRE_67, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _next_reg_WIRE_66.d <= _next_reg_T_630 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              wire _next_reg_mstatus_mxr_WIRE_16 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              wire _next_reg_mstatus_mxr_WIRE_17 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_17 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_208 = bits(_next_reg_mstatus_mxr_WIRE_17, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_16.pad4 <= _next_reg_mstatus_mxr_T_208 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_209 = bits(_next_reg_mstatus_mxr_WIRE_17, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_16.sie <= _next_reg_mstatus_mxr_T_209 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_210 = bits(_next_reg_mstatus_mxr_WIRE_17, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_16.pad3 <= _next_reg_mstatus_mxr_T_210 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_211 = bits(_next_reg_mstatus_mxr_WIRE_17, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_16.mie <= _next_reg_mstatus_mxr_T_211 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_212 = bits(_next_reg_mstatus_mxr_WIRE_17, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_16.pad2 <= _next_reg_mstatus_mxr_T_212 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_213 = bits(_next_reg_mstatus_mxr_WIRE_17, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_16.spie <= _next_reg_mstatus_mxr_T_213 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_214 = bits(_next_reg_mstatus_mxr_WIRE_17, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_16.ube <= _next_reg_mstatus_mxr_T_214 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_215 = bits(_next_reg_mstatus_mxr_WIRE_17, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_16.mpie <= _next_reg_mstatus_mxr_T_215 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_216 = bits(_next_reg_mstatus_mxr_WIRE_17, 8, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_16.spp <= _next_reg_mstatus_mxr_T_216 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_217 = bits(_next_reg_mstatus_mxr_WIRE_17, 10, 9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_16.vs <= _next_reg_mstatus_mxr_T_217 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_218 = bits(_next_reg_mstatus_mxr_WIRE_17, 12, 11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_16.mpp <= _next_reg_mstatus_mxr_T_218 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_219 = bits(_next_reg_mstatus_mxr_WIRE_17, 14, 13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_16.fs <= _next_reg_mstatus_mxr_T_219 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_220 = bits(_next_reg_mstatus_mxr_WIRE_17, 16, 15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_16.xs <= _next_reg_mstatus_mxr_T_220 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_221 = bits(_next_reg_mstatus_mxr_WIRE_17, 17, 17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_16.mprv <= _next_reg_mstatus_mxr_T_221 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_222 = bits(_next_reg_mstatus_mxr_WIRE_17, 18, 18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_16.sum <= _next_reg_mstatus_mxr_T_222 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_223 = bits(_next_reg_mstatus_mxr_WIRE_17, 19, 19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_16.mxr <= _next_reg_mstatus_mxr_T_223 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_224 = bits(_next_reg_mstatus_mxr_WIRE_17, 20, 20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_16.tvm <= _next_reg_mstatus_mxr_T_224 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_225 = bits(_next_reg_mstatus_mxr_WIRE_17, 21, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_16.tw <= _next_reg_mstatus_mxr_T_225 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_226 = bits(_next_reg_mstatus_mxr_WIRE_17, 22, 22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_16.tsr <= _next_reg_mstatus_mxr_T_226 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_227 = bits(_next_reg_mstatus_mxr_WIRE_17, 31, 23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_16.pad0 <= _next_reg_mstatus_mxr_T_227 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_228 = bits(_next_reg_mstatus_mxr_WIRE_17, 33, 32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_16.uxl <= _next_reg_mstatus_mxr_T_228 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_229 = bits(_next_reg_mstatus_mxr_WIRE_17, 35, 34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_16.sxl <= _next_reg_mstatus_mxr_T_229 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_230 = bits(_next_reg_mstatus_mxr_WIRE_17, 36, 36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_16.sbe <= _next_reg_mstatus_mxr_T_230 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_231 = bits(_next_reg_mstatus_mxr_WIRE_17, 37, 37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_16.mbe <= _next_reg_mstatus_mxr_T_231 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_232 = bits(_next_reg_mstatus_mxr_WIRE_17, 62, 38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_16.pad1 <= _next_reg_mstatus_mxr_T_232 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_233 = bits(_next_reg_mstatus_mxr_WIRE_17, 63, 63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_16.sd <= _next_reg_mstatus_mxr_T_233 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node next_reg_mstatus_mxr_8 = bits(_next_reg_mstatus_mxr_WIRE_16.mxr, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:73]
              wire _next_reg_mstatus_sum_WIRE_16 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              wire _next_reg_mstatus_sum_WIRE_17 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_17 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_208 = bits(_next_reg_mstatus_sum_WIRE_17, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_16.pad4 <= _next_reg_mstatus_sum_T_208 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_209 = bits(_next_reg_mstatus_sum_WIRE_17, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_16.sie <= _next_reg_mstatus_sum_T_209 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_210 = bits(_next_reg_mstatus_sum_WIRE_17, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_16.pad3 <= _next_reg_mstatus_sum_T_210 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_211 = bits(_next_reg_mstatus_sum_WIRE_17, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_16.mie <= _next_reg_mstatus_sum_T_211 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_212 = bits(_next_reg_mstatus_sum_WIRE_17, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_16.pad2 <= _next_reg_mstatus_sum_T_212 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_213 = bits(_next_reg_mstatus_sum_WIRE_17, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_16.spie <= _next_reg_mstatus_sum_T_213 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_214 = bits(_next_reg_mstatus_sum_WIRE_17, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_16.ube <= _next_reg_mstatus_sum_T_214 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_215 = bits(_next_reg_mstatus_sum_WIRE_17, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_16.mpie <= _next_reg_mstatus_sum_T_215 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_216 = bits(_next_reg_mstatus_sum_WIRE_17, 8, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_16.spp <= _next_reg_mstatus_sum_T_216 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_217 = bits(_next_reg_mstatus_sum_WIRE_17, 10, 9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_16.vs <= _next_reg_mstatus_sum_T_217 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_218 = bits(_next_reg_mstatus_sum_WIRE_17, 12, 11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_16.mpp <= _next_reg_mstatus_sum_T_218 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_219 = bits(_next_reg_mstatus_sum_WIRE_17, 14, 13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_16.fs <= _next_reg_mstatus_sum_T_219 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_220 = bits(_next_reg_mstatus_sum_WIRE_17, 16, 15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_16.xs <= _next_reg_mstatus_sum_T_220 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_221 = bits(_next_reg_mstatus_sum_WIRE_17, 17, 17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_16.mprv <= _next_reg_mstatus_sum_T_221 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_222 = bits(_next_reg_mstatus_sum_WIRE_17, 18, 18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_16.sum <= _next_reg_mstatus_sum_T_222 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_223 = bits(_next_reg_mstatus_sum_WIRE_17, 19, 19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_16.mxr <= _next_reg_mstatus_sum_T_223 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_224 = bits(_next_reg_mstatus_sum_WIRE_17, 20, 20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_16.tvm <= _next_reg_mstatus_sum_T_224 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_225 = bits(_next_reg_mstatus_sum_WIRE_17, 21, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_16.tw <= _next_reg_mstatus_sum_T_225 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_226 = bits(_next_reg_mstatus_sum_WIRE_17, 22, 22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_16.tsr <= _next_reg_mstatus_sum_T_226 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_227 = bits(_next_reg_mstatus_sum_WIRE_17, 31, 23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_16.pad0 <= _next_reg_mstatus_sum_T_227 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_228 = bits(_next_reg_mstatus_sum_WIRE_17, 33, 32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_16.uxl <= _next_reg_mstatus_sum_T_228 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_229 = bits(_next_reg_mstatus_sum_WIRE_17, 35, 34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_16.sxl <= _next_reg_mstatus_sum_T_229 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_230 = bits(_next_reg_mstatus_sum_WIRE_17, 36, 36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_16.sbe <= _next_reg_mstatus_sum_T_230 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_231 = bits(_next_reg_mstatus_sum_WIRE_17, 37, 37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_16.mbe <= _next_reg_mstatus_sum_T_231 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_232 = bits(_next_reg_mstatus_sum_WIRE_17, 62, 38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_16.pad1 <= _next_reg_mstatus_sum_T_232 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_233 = bits(_next_reg_mstatus_sum_WIRE_17, 63, 63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_16.sd <= _next_reg_mstatus_sum_T_233 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node next_reg_mstatus_sum_8 = bits(_next_reg_mstatus_sum_WIRE_16.sum, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:73]
              node _next_reg_permCheck_T_88 = eq(next_reg_pv_8, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:32]
              node _next_reg_permCheck_T_89 = eq(_next_reg_WIRE_66.u, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:45]
              node _next_reg_permCheck_T_90 = and(_next_reg_permCheck_T_88, _next_reg_permCheck_T_89) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:42]
              node _next_reg_permCheck_T_91 = eq(_next_reg_permCheck_T_90, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:21]
              node _next_reg_permCheck_T_92 = and(_next_reg_WIRE_66.v, _next_reg_permCheck_T_91) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:18]
              node _next_reg_permCheck_T_93 = eq(next_reg_pv_8, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:72]
              node _next_reg_permCheck_T_94 = and(_next_reg_permCheck_T_93, _next_reg_WIRE_66.u) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:82]
              node _next_reg_permCheck_T_95 = eq(next_reg_mstatus_sum_8, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:100]
              node _next_reg_permCheck_T_96 = or(_next_reg_permCheck_T_95, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:113]
              node _next_reg_permCheck_T_97 = and(_next_reg_permCheck_T_94, _next_reg_permCheck_T_96) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:96]
              node _next_reg_permCheck_T_98 = eq(_next_reg_permCheck_T_97, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:61]
              node next_reg_permCheck_8 = and(_next_reg_permCheck_T_92, _next_reg_permCheck_T_98) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:58]
              node next_reg_permExec_8 = and(next_reg_permCheck_8, _next_reg_WIRE_66.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 179:31]
              node _next_reg_permLoad_T_16 = and(next_reg_mstatus_mxr_8, _next_reg_WIRE_66.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 180:61]
              node _next_reg_permLoad_T_17 = or(_next_reg_WIRE_66.r, _next_reg_permLoad_T_16) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 180:46]
              node next_reg_permLoad_8 = and(next_reg_permCheck_8, _next_reg_permLoad_T_17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 180:31]
              node next_reg_permStore_8 = and(next_reg_permCheck_8, _next_reg_WIRE_66.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 181:31]
              node _next_reg_T_631 = and(UInt<1>("h0"), next_reg_permExec_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:15]
              node _next_reg_T_632 = eq(UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:32]
              node _next_reg_T_633 = eq(UInt<1>("h1"), UInt<1>("h1")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:71]
              node _next_reg_T_634 = and(next_reg_permLoad_8, _next_reg_T_633) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:56]
              node _next_reg_T_635 = eq(UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:111]
              node _next_reg_T_636 = and(next_reg_permStore_8, _next_reg_T_635) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:96]
              node _next_reg_T_637 = or(_next_reg_T_634, _next_reg_T_636) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:82]
              node _next_reg_T_638 = and(_next_reg_T_632, _next_reg_T_637) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:42]
              node _next_reg_T_639 = or(_next_reg_T_631, _next_reg_T_638) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:28]
              when _next_reg_T_639 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 346:11]
                wire _next_reg_WIRE_68 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                wire _next_reg_WIRE_69 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                _next_reg_WIRE_69 <= next_reg_LevelVec_8[next_reg_successLevel_8].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                node _next_reg_T_640 = bits(_next_reg_WIRE_69, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                _next_reg_WIRE_68.flag <= _next_reg_T_640 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                node _next_reg_T_641 = bits(_next_reg_WIRE_69, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                _next_reg_WIRE_68.rsw <= _next_reg_T_641 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                node _next_reg_T_642 = bits(_next_reg_WIRE_69, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                _next_reg_WIRE_68.ppn <= _next_reg_T_642 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                node _next_reg_T_643 = bits(_next_reg_WIRE_69, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                _next_reg_WIRE_68.reserved <= _next_reg_T_643 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                node _next_reg_mask_mask_T_40 = eq(UInt<2>("h2"), next_reg_successLevel_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node _next_reg_mask_mask_T_41 = mux(_next_reg_mask_mask_T_40, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node _next_reg_mask_mask_T_42 = eq(UInt<1>("h1"), next_reg_successLevel_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node _next_reg_mask_mask_T_43 = mux(_next_reg_mask_mask_T_42, UInt<9>("h1ff"), _next_reg_mask_mask_T_41) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node _next_reg_mask_mask_T_44 = eq(UInt<1>("h0"), next_reg_successLevel_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node next_reg_mask_8 = mux(_next_reg_mask_mask_T_44, UInt<1>("h0"), _next_reg_mask_mask_T_43) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node _next_reg_T_644 = and(next_reg_mask_8, _next_reg_WIRE_68.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 240:11]
                node _next_reg_T_645 = neq(_next_reg_T_644, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 240:18]
                when _next_reg_T_645 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:99]
                  next_reg_success_8 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 351:26]
                  next_reg_finaladdr_8 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 352:26]
                else :
                  node _next_reg_T_646 = eq(UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 357:30]
                  when _next_reg_T_646 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 357:41]
                    wire _next_reg_WIRE_70 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    wire _next_reg_WIRE_71 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    _next_reg_WIRE_71 <= next_reg_LevelVec_8[next_reg_successLevel_8].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    node _next_reg_T_647 = bits(_next_reg_WIRE_71, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    _next_reg_WIRE_70.flag <= _next_reg_T_647 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    node _next_reg_T_648 = bits(_next_reg_WIRE_71, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    _next_reg_WIRE_70.rsw <= _next_reg_T_648 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    node _next_reg_T_649 = bits(_next_reg_WIRE_71, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    _next_reg_WIRE_70.ppn <= _next_reg_T_649 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    node _next_reg_T_650 = bits(_next_reg_WIRE_71, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    _next_reg_WIRE_70.reserved <= _next_reg_T_650 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    wire next_reg_FlagPTE_8 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    wire _next_reg_FlagPTE_WIRE_8 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    _next_reg_FlagPTE_WIRE_8 <= _next_reg_WIRE_70.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _next_reg_FlagPTE_T_64 = bits(_next_reg_FlagPTE_WIRE_8, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    next_reg_FlagPTE_8.v <= _next_reg_FlagPTE_T_64 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _next_reg_FlagPTE_T_65 = bits(_next_reg_FlagPTE_WIRE_8, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    next_reg_FlagPTE_8.r <= _next_reg_FlagPTE_T_65 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _next_reg_FlagPTE_T_66 = bits(_next_reg_FlagPTE_WIRE_8, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    next_reg_FlagPTE_8.w <= _next_reg_FlagPTE_T_66 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _next_reg_FlagPTE_T_67 = bits(_next_reg_FlagPTE_WIRE_8, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    next_reg_FlagPTE_8.x <= _next_reg_FlagPTE_T_67 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _next_reg_FlagPTE_T_68 = bits(_next_reg_FlagPTE_WIRE_8, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    next_reg_FlagPTE_8.u <= _next_reg_FlagPTE_T_68 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _next_reg_FlagPTE_T_69 = bits(_next_reg_FlagPTE_WIRE_8, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    next_reg_FlagPTE_8.g <= _next_reg_FlagPTE_T_69 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _next_reg_FlagPTE_T_70 = bits(_next_reg_FlagPTE_WIRE_8, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    next_reg_FlagPTE_8.a <= _next_reg_FlagPTE_T_70 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _next_reg_FlagPTE_T_71 = bits(_next_reg_FlagPTE_WIRE_8, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    next_reg_FlagPTE_8.d <= _next_reg_FlagPTE_T_71 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    wire next_reg_FlagPTEnew_8 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    next_reg_FlagPTEnew_8.v <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    next_reg_FlagPTEnew_8.r <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    next_reg_FlagPTEnew_8.w <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    next_reg_FlagPTEnew_8.x <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    next_reg_FlagPTEnew_8.u <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    next_reg_FlagPTEnew_8.g <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    next_reg_FlagPTEnew_8.a <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    next_reg_FlagPTEnew_8.d <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    node _next_reg_T_651 = not(next_reg_FlagPTE_8.a) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:10]
                    node _next_reg_T_652 = not(next_reg_FlagPTE_8.d) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:23]
                    node _next_reg_T_653 = or(_next_reg_T_651, _next_reg_T_652) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:21]
                    when _next_reg_T_653 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:35]
                      next_reg_FlagPTEnew_8 <= next_reg_FlagPTE_8 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 198:20]
                      next_reg_FlagPTEnew_8.a <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 199:20]
                      next_reg_FlagPTEnew_8.d <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 200:20]
                      node next_reg_PTEnew_lo_lo_8 = cat(next_reg_FlagPTEnew_8.r, next_reg_FlagPTEnew_8.v) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node next_reg_PTEnew_lo_hi_8 = cat(next_reg_FlagPTEnew_8.x, next_reg_FlagPTEnew_8.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node next_reg_PTEnew_lo_16 = cat(next_reg_PTEnew_lo_hi_8, next_reg_PTEnew_lo_lo_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node next_reg_PTEnew_hi_lo_8 = cat(next_reg_FlagPTEnew_8.g, next_reg_FlagPTEnew_8.u) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node next_reg_PTEnew_hi_hi_8 = cat(next_reg_FlagPTEnew_8.d, next_reg_FlagPTEnew_8.a) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node next_reg_PTEnew_hi_16 = cat(next_reg_PTEnew_hi_hi_8, next_reg_PTEnew_hi_lo_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node _next_reg_PTEnew_T_8 = cat(next_reg_PTEnew_hi_16, next_reg_PTEnew_lo_16) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node next_reg_PTEnew_lo_17 = cat(_next_reg_WIRE_70.rsw, _next_reg_PTEnew_T_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:23]
                      node next_reg_PTEnew_hi_17 = cat(_next_reg_WIRE_70.reserved, _next_reg_WIRE_70.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:23]
                      node next_reg_PTEnew_8 = cat(next_reg_PTEnew_hi_17, next_reg_PTEnew_lo_17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:23]
                      tlb.Anotherwrite[0].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 159:38]
                      tlb.Anotherwrite[0].addr <= next_reg_LevelVec_8[next_reg_successLevel_8].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 160:38]
                      tlb.Anotherwrite[0].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 161:38]
                      tlb.Anotherwrite[0].data <= next_reg_PTEnew_8 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 162:38]
                  next_reg_success_8 <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 360:26]
                  wire _next_reg_finaladdr_WIRE_16 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  wire _next_reg_finaladdr_WIRE_17 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  _next_reg_finaladdr_WIRE_17 <= next_reg_LevelVec_8[next_reg_successLevel_8].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  node _next_reg_finaladdr_T_80 = bits(_next_reg_finaladdr_WIRE_17, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  _next_reg_finaladdr_WIRE_16.flag <= _next_reg_finaladdr_T_80 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  node _next_reg_finaladdr_T_81 = bits(_next_reg_finaladdr_WIRE_17, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  _next_reg_finaladdr_WIRE_16.rsw <= _next_reg_finaladdr_T_81 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  node _next_reg_finaladdr_T_82 = bits(_next_reg_finaladdr_WIRE_17, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  _next_reg_finaladdr_WIRE_16.ppn <= _next_reg_finaladdr_T_82 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  node _next_reg_finaladdr_T_83 = bits(_next_reg_finaladdr_WIRE_17, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  _next_reg_finaladdr_WIRE_16.reserved <= _next_reg_finaladdr_T_83 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  node _next_reg_finaladdr_T_84 = bits(_next_reg_T_601, 11, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:94]
                  node _next_reg_finaladdr_T_85 = cat(_next_reg_finaladdr_WIRE_16.ppn, _next_reg_finaladdr_T_84) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:31]
                  node _next_reg_finaladdr_mask_T_80 = eq(UInt<2>("h2"), next_reg_successLevel_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _next_reg_finaladdr_mask_T_81 = mux(_next_reg_finaladdr_mask_T_80, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _next_reg_finaladdr_mask_T_82 = eq(UInt<1>("h1"), next_reg_successLevel_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _next_reg_finaladdr_mask_T_83 = mux(_next_reg_finaladdr_mask_T_82, UInt<9>("h1ff"), _next_reg_finaladdr_mask_T_81) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _next_reg_finaladdr_mask_T_84 = eq(UInt<1>("h0"), next_reg_successLevel_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node next_reg_finaladdr_mask_16 = mux(_next_reg_finaladdr_mask_T_84, UInt<1>("h0"), _next_reg_finaladdr_mask_T_83) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _next_reg_finaladdr_T_86 = not(next_reg_finaladdr_mask_16) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:106]
                  node _next_reg_finaladdr_T_87 = and(_next_reg_finaladdr_T_85, _next_reg_finaladdr_T_86) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:103]
                  node _next_reg_finaladdr_mask_T_85 = eq(UInt<2>("h2"), next_reg_successLevel_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node _next_reg_finaladdr_mask_T_86 = mux(_next_reg_finaladdr_mask_T_85, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node _next_reg_finaladdr_mask_T_87 = eq(UInt<1>("h1"), next_reg_successLevel_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node _next_reg_finaladdr_mask_T_88 = mux(_next_reg_finaladdr_mask_T_87, UInt<9>("h1ff"), _next_reg_finaladdr_mask_T_86) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node _next_reg_finaladdr_mask_T_89 = eq(UInt<1>("h0"), next_reg_successLevel_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node next_reg_finaladdr_mask_17 = mux(_next_reg_finaladdr_mask_T_89, UInt<1>("h0"), _next_reg_finaladdr_mask_T_88) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node _next_reg_finaladdr_T_88 = and(_next_reg_T_601, next_reg_finaladdr_mask_17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 366:26]
                  node _next_reg_finaladdr_T_89 = or(_next_reg_finaladdr_T_87, _next_reg_finaladdr_T_88) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 366:18]
                  next_reg_finaladdr_8 <= _next_reg_finaladdr_T_89 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:23]
              else :
                next_reg_success_8 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 371:24]
                next_reg_finaladdr_8 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 372:24]
            else :
              next_reg_success_8 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 376:22]
              next_reg_finaladdr_8 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 377:22]
          else :
            next_reg_success_8 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 382:20]
            next_reg_finaladdr_8 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 383:20]
          when next_reg_success_8 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 68:23]
            mem.read.addr <= next_reg_finaladdr_8 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 69:25]
          else :
            exceptionVec[13] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
            raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
        else :
          mem.read.addr <= _next_reg_T_601 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 74:23]
        mem.read.memWidth <= UInt<6>("h20") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 76:25]
        node _next_reg_T_654 = dshr(mem.read.data, next_reg_rOff_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 77:22]
        node _next_reg_T_655 = and(_next_reg_T_654, next_reg_rMask_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 77:31]
        node _next_reg_T_656 = bits(_next_reg_T_655, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 152:80]
        node next_reg_signBit_14 = bits(_next_reg_T_656, 31, 31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _next_reg_T_657 = bits(next_reg_signBit_14, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_658 = mux(_next_reg_T_657, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_659 = cat(_next_reg_T_658, _next_reg_T_656) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        next.reg[_T_1012] <= _next_reg_T_659 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 152:28]
      node _T_1013 = and(inst, UInt<16>("he003")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1014 = eq(UInt<16>("hc000"), _T_1013) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1014 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 154:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_1015 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 117:97]
        node _funct3_T_58 = bits(_T_1015, 15, 13) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_58 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1016 = bits(_T_1015, 12, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph3_T_1 = bits(_T_1016, 12, 10) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph3 <= _ph3_T_1 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1017 = bits(_T_1016, 9, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1P_T_1 = bits(_T_1017, 9, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1P <= _rs1P_T_1 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1018 = bits(_T_1017, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph2_T_1 = bits(_T_1018, 6, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph2 <= _ph2_T_1 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1019 = bits(_T_1018, 4, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2P_T = bits(_T_1019, 4, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2P <= _rs2P_T @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1020 = bits(_T_1019, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_1020 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _imm_T_159 = bits(inst, 5, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_160 = bits(inst, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_161 = bits(inst, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_162 = bits(inst, 10, 10) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_163 = bits(inst, 6, 6) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node imm_lo_10 = cat(_imm_T_162, _imm_T_163) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_hi_10 = cat(_imm_T_159, _imm_T_160) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_10 = cat(imm_hi_hi_10, _imm_T_161) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _imm_T_164 = cat(imm_hi_10, imm_lo_10) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _imm_T_165 = cat(_imm_T_164, UInt<2>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:10]
        node _imm_T_166 = cat(UInt<57>("h0"), _imm_T_165) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 21:10]
        imm <= _imm_T_166 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 156:11]
        node _T_1021 = cat(UInt<2>("h1"), rs1P) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _T_1022 = add(now.reg[_T_1021], imm) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 157:37]
        node _T_1023 = tail(_T_1022, 1) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 157:37]
        node _T_1024 = cat(UInt<2>("h1"), rs2P) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        wire mstatusStruct_5 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        wire _mstatusStruct_WIRE_5 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        _mstatusStruct_WIRE_5 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_130 = bits(_mstatusStruct_WIRE_5, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_5.pad4 <= _mstatusStruct_T_130 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_131 = bits(_mstatusStruct_WIRE_5, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_5.sie <= _mstatusStruct_T_131 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_132 = bits(_mstatusStruct_WIRE_5, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_5.pad3 <= _mstatusStruct_T_132 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_133 = bits(_mstatusStruct_WIRE_5, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_5.mie <= _mstatusStruct_T_133 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_134 = bits(_mstatusStruct_WIRE_5, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_5.pad2 <= _mstatusStruct_T_134 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_135 = bits(_mstatusStruct_WIRE_5, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_5.spie <= _mstatusStruct_T_135 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_136 = bits(_mstatusStruct_WIRE_5, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_5.ube <= _mstatusStruct_T_136 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_137 = bits(_mstatusStruct_WIRE_5, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_5.mpie <= _mstatusStruct_T_137 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_138 = bits(_mstatusStruct_WIRE_5, 8, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_5.spp <= _mstatusStruct_T_138 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_139 = bits(_mstatusStruct_WIRE_5, 10, 9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_5.vs <= _mstatusStruct_T_139 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_140 = bits(_mstatusStruct_WIRE_5, 12, 11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_5.mpp <= _mstatusStruct_T_140 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_141 = bits(_mstatusStruct_WIRE_5, 14, 13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_5.fs <= _mstatusStruct_T_141 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_142 = bits(_mstatusStruct_WIRE_5, 16, 15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_5.xs <= _mstatusStruct_T_142 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_143 = bits(_mstatusStruct_WIRE_5, 17, 17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_5.mprv <= _mstatusStruct_T_143 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_144 = bits(_mstatusStruct_WIRE_5, 18, 18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_5.sum <= _mstatusStruct_T_144 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_145 = bits(_mstatusStruct_WIRE_5, 19, 19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_5.mxr <= _mstatusStruct_T_145 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_146 = bits(_mstatusStruct_WIRE_5, 20, 20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_5.tvm <= _mstatusStruct_T_146 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_147 = bits(_mstatusStruct_WIRE_5, 21, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_5.tw <= _mstatusStruct_T_147 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_148 = bits(_mstatusStruct_WIRE_5, 22, 22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_5.tsr <= _mstatusStruct_T_148 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_149 = bits(_mstatusStruct_WIRE_5, 31, 23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_5.pad0 <= _mstatusStruct_T_149 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_150 = bits(_mstatusStruct_WIRE_5, 33, 32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_5.uxl <= _mstatusStruct_T_150 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_151 = bits(_mstatusStruct_WIRE_5, 35, 34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_5.sxl <= _mstatusStruct_T_151 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_152 = bits(_mstatusStruct_WIRE_5, 36, 36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_5.sbe <= _mstatusStruct_T_152 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_153 = bits(_mstatusStruct_WIRE_5, 37, 37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_5.mbe <= _mstatusStruct_T_153 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_154 = bits(_mstatusStruct_WIRE_5, 62, 38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_5.pad1 <= _mstatusStruct_T_154 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_155 = bits(_mstatusStruct_WIRE_5, 63, 63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_5.sd <= _mstatusStruct_T_155 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _pv_T_5 = bits(mstatusStruct_5.mprv, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 89:50]
        node pv_5 = mux(_pv_T_5, mstatusStruct_5.mpp, now.internal.privilegeMode) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 89:30]
        wire _vmEnable_WIRE_12 : { mode : UInt<4>, asid : UInt<16>, ppn : UInt<44>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
        wire _vmEnable_WIRE_13 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
        _vmEnable_WIRE_13 <= now.csr.satp @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
        node _vmEnable_T_30 = bits(_vmEnable_WIRE_13, 43, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
        _vmEnable_WIRE_12.ppn <= _vmEnable_T_30 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
        node _vmEnable_T_31 = bits(_vmEnable_WIRE_13, 59, 44) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
        _vmEnable_WIRE_12.asid <= _vmEnable_T_31 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
        node _vmEnable_T_32 = bits(_vmEnable_WIRE_13, 63, 60) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
        _vmEnable_WIRE_12.mode <= _vmEnable_T_32 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
        node _vmEnable_T_33 = eq(_vmEnable_WIRE_12.mode, UInt<4>("h8")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:70]
        node _vmEnable_T_34 = lt(pv_5, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:85]
        node vmEnable_6 = and(_vmEnable_T_33, _vmEnable_T_34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:78]
        mem.write.valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 92:23]
        when vmEnable_6 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 93:22]
          wire success_6 : UInt<1> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 260:28]
          wire finaladdr_6 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 261:28]
          wire flag_6 : UInt<1> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 247:20]
          flag_6 <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 253:10]
          when flag_6 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 262:30]
            wire LevelVec_6 : { valid : UInt<1>, success : UInt<1>, addr : UInt<64>, pte : UInt<64>}[3] @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 265:26]
            wire SatpNow_6 : { mode : UInt<4>, asid : UInt<16>, ppn : UInt<44>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            wire _SatpNow_WIRE_6 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            _SatpNow_WIRE_6 <= now.csr.satp @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            node _SatpNow_T_18 = bits(_SatpNow_WIRE_6, 43, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            SatpNow_6.ppn <= _SatpNow_T_18 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            node _SatpNow_T_19 = bits(_SatpNow_WIRE_6, 59, 44) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            SatpNow_6.asid <= _SatpNow_T_19 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            node _SatpNow_T_20 = bits(_SatpNow_WIRE_6, 63, 60) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            SatpNow_6.mode <= _SatpNow_T_20 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            LevelVec_6[2].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 267:25]
            node _LevelVec_2_addr_T_24 = bits(_T_1023, 38, 30) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:67]
            node _LevelVec_2_addr_T_25 = cat(SatpNow_6.ppn, _LevelVec_2_addr_T_24) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:49]
            node _LevelVec_2_addr_T_26 = cat(UInt<8>("h0"), _LevelVec_2_addr_T_25) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:35]
            node _LevelVec_2_addr_T_27 = cat(_LevelVec_2_addr_T_26, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:31]
            LevelVec_6[2].addr <= _LevelVec_2_addr_T_27 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:25]
            when LevelVec_6[2].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 271:41]
              tlb.Anotherread[0].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
              tlb.Anotherread[0].addr <= LevelVec_6[2].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
              tlb.Anotherread[0].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
              wire PTE_18 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire _PTE_WIRE_18 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              _PTE_WIRE_18 <= tlb.Anotherread[0].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_72 = bits(_PTE_WIRE_18, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_18.flag <= _PTE_T_72 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_73 = bits(_PTE_WIRE_18, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_18.rsw <= _PTE_T_73 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_74 = bits(_PTE_WIRE_18, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_18.ppn <= _PTE_T_74 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_75 = bits(_PTE_WIRE_18, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_18.reserved <= _PTE_T_75 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire PTEFlag_18 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              wire _PTEFlag_WIRE_18 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              _PTEFlag_WIRE_18 <= PTE_18.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_144 = bits(_PTEFlag_WIRE_18, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_18.v <= _PTEFlag_T_144 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_145 = bits(_PTEFlag_WIRE_18, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_18.r <= _PTEFlag_T_145 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_146 = bits(_PTEFlag_WIRE_18, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_18.w <= _PTEFlag_T_146 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_147 = bits(_PTEFlag_WIRE_18, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_18.x <= _PTEFlag_T_147 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_148 = bits(_PTEFlag_WIRE_18, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_18.u <= _PTEFlag_T_148 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_149 = bits(_PTEFlag_WIRE_18, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_18.g <= _PTEFlag_T_149 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_150 = bits(_PTEFlag_WIRE_18, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_18.a <= _PTEFlag_T_150 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_151 = bits(_PTEFlag_WIRE_18, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_18.d <= _PTEFlag_T_151 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _T_1025 = eq(PTEFlag_18.v, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:16]
              node _T_1026 = eq(PTEFlag_18.r, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:31]
              node _T_1027 = and(_T_1026, PTEFlag_18.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:42]
              node _T_1028 = or(_T_1025, _T_1027) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:27]
              when _T_1028 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:57]
                LevelVec_6[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 281:45]
                LevelVec_6[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 282:45]
                LevelVec_6[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 284:41]
                LevelVec_6[2].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 285:41]
              else :
                node _T_1029 = or(PTEFlag_18.r, PTEFlag_18.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:28]
                when _T_1029 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:42]
                  LevelVec_6[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 291:47]
                  LevelVec_6[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 292:47]
                  LevelVec_6[2].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 294:43]
                  node LevelVec_2_pte_lo_6 = cat(PTE_18.rsw, PTE_18.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node LevelVec_2_pte_hi_6 = cat(PTE_18.reserved, PTE_18.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node _LevelVec_2_pte_T_6 = cat(LevelVec_2_pte_hi_6, LevelVec_2_pte_lo_6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  LevelVec_6[2].pte <= _LevelVec_2_pte_T_6 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:43]
                else :
                  LevelVec_6[1].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 299:47]
                  node _LevelVec_1_addr_T_24 = bits(_T_1023, 29, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:86]
                  node _LevelVec_1_addr_T_25 = cat(PTE_18.ppn, _LevelVec_1_addr_T_24) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:72]
                  node _LevelVec_1_addr_T_26 = cat(UInt<8>("h0"), _LevelVec_1_addr_T_25) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:58]
                  node _LevelVec_1_addr_T_27 = cat(_LevelVec_1_addr_T_26, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:54]
                  LevelVec_6[1].addr <= _LevelVec_1_addr_T_27 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:48]
                  LevelVec_6[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 308:43]
                  LevelVec_6[2].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 309:43]
            else :
              LevelVec_6[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 316:43]
              LevelVec_6[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 317:43]
              LevelVec_6[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 319:39]
              LevelVec_6[2].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 320:39]
            when LevelVec_6[1].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 271:41]
              tlb.Anotherread[1].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
              tlb.Anotherread[1].addr <= LevelVec_6[1].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
              tlb.Anotherread[1].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
              wire PTE_19 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire _PTE_WIRE_19 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              _PTE_WIRE_19 <= tlb.Anotherread[1].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_76 = bits(_PTE_WIRE_19, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_19.flag <= _PTE_T_76 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_77 = bits(_PTE_WIRE_19, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_19.rsw <= _PTE_T_77 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_78 = bits(_PTE_WIRE_19, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_19.ppn <= _PTE_T_78 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_79 = bits(_PTE_WIRE_19, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_19.reserved <= _PTE_T_79 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire PTEFlag_19 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              wire _PTEFlag_WIRE_19 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              _PTEFlag_WIRE_19 <= PTE_19.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_152 = bits(_PTEFlag_WIRE_19, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_19.v <= _PTEFlag_T_152 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_153 = bits(_PTEFlag_WIRE_19, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_19.r <= _PTEFlag_T_153 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_154 = bits(_PTEFlag_WIRE_19, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_19.w <= _PTEFlag_T_154 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_155 = bits(_PTEFlag_WIRE_19, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_19.x <= _PTEFlag_T_155 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_156 = bits(_PTEFlag_WIRE_19, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_19.u <= _PTEFlag_T_156 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_157 = bits(_PTEFlag_WIRE_19, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_19.g <= _PTEFlag_T_157 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_158 = bits(_PTEFlag_WIRE_19, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_19.a <= _PTEFlag_T_158 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_159 = bits(_PTEFlag_WIRE_19, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_19.d <= _PTEFlag_T_159 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _T_1030 = eq(PTEFlag_19.v, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:16]
              node _T_1031 = eq(PTEFlag_19.r, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:31]
              node _T_1032 = and(_T_1031, PTEFlag_19.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:42]
              node _T_1033 = or(_T_1030, _T_1032) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:27]
              when _T_1033 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:57]
                LevelVec_6[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 281:45]
                LevelVec_6[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 282:45]
                LevelVec_6[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 284:41]
                LevelVec_6[1].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 285:41]
              else :
                node _T_1034 = or(PTEFlag_19.r, PTEFlag_19.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:28]
                when _T_1034 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:42]
                  LevelVec_6[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 291:47]
                  LevelVec_6[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 292:47]
                  LevelVec_6[1].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 294:43]
                  node LevelVec_1_pte_lo_6 = cat(PTE_19.rsw, PTE_19.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node LevelVec_1_pte_hi_6 = cat(PTE_19.reserved, PTE_19.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node _LevelVec_1_pte_T_6 = cat(LevelVec_1_pte_hi_6, LevelVec_1_pte_lo_6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  LevelVec_6[1].pte <= _LevelVec_1_pte_T_6 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:43]
                else :
                  LevelVec_6[0].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 299:47]
                  node _LevelVec_0_addr_T_24 = bits(_T_1023, 20, 12) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:86]
                  node _LevelVec_0_addr_T_25 = cat(PTE_19.ppn, _LevelVec_0_addr_T_24) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:72]
                  node _LevelVec_0_addr_T_26 = cat(UInt<8>("h0"), _LevelVec_0_addr_T_25) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:58]
                  node _LevelVec_0_addr_T_27 = cat(_LevelVec_0_addr_T_26, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:54]
                  LevelVec_6[0].addr <= _LevelVec_0_addr_T_27 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:48]
                  LevelVec_6[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 308:43]
                  LevelVec_6[1].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 309:43]
            else :
              LevelVec_6[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 316:43]
              LevelVec_6[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 317:43]
              LevelVec_6[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 319:39]
              LevelVec_6[1].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 320:39]
            when LevelVec_6[0].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 271:41]
              tlb.Anotherread[2].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
              tlb.Anotherread[2].addr <= LevelVec_6[0].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
              tlb.Anotherread[2].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
              wire PTE_20 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire _PTE_WIRE_20 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              _PTE_WIRE_20 <= tlb.Anotherread[2].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_80 = bits(_PTE_WIRE_20, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_20.flag <= _PTE_T_80 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_81 = bits(_PTE_WIRE_20, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_20.rsw <= _PTE_T_81 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_82 = bits(_PTE_WIRE_20, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_20.ppn <= _PTE_T_82 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_83 = bits(_PTE_WIRE_20, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_20.reserved <= _PTE_T_83 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire PTEFlag_20 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              wire _PTEFlag_WIRE_20 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              _PTEFlag_WIRE_20 <= PTE_20.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_160 = bits(_PTEFlag_WIRE_20, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_20.v <= _PTEFlag_T_160 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_161 = bits(_PTEFlag_WIRE_20, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_20.r <= _PTEFlag_T_161 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_162 = bits(_PTEFlag_WIRE_20, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_20.w <= _PTEFlag_T_162 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_163 = bits(_PTEFlag_WIRE_20, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_20.x <= _PTEFlag_T_163 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_164 = bits(_PTEFlag_WIRE_20, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_20.u <= _PTEFlag_T_164 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_165 = bits(_PTEFlag_WIRE_20, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_20.g <= _PTEFlag_T_165 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_166 = bits(_PTEFlag_WIRE_20, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_20.a <= _PTEFlag_T_166 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_167 = bits(_PTEFlag_WIRE_20, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_20.d <= _PTEFlag_T_167 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _T_1035 = eq(PTEFlag_20.v, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:16]
              node _T_1036 = eq(PTEFlag_20.r, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:31]
              node _T_1037 = and(_T_1036, PTEFlag_20.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:42]
              node _T_1038 = or(_T_1035, _T_1037) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:27]
              when _T_1038 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:57]
                LevelVec_6[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 284:41]
                LevelVec_6[0].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 285:41]
              else :
                node _T_1039 = or(PTEFlag_20.r, PTEFlag_20.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:28]
                when _T_1039 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:42]
                  LevelVec_6[0].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 294:43]
                  node LevelVec_0_pte_lo_6 = cat(PTE_20.rsw, PTE_20.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node LevelVec_0_pte_hi_6 = cat(PTE_20.reserved, PTE_20.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node _LevelVec_0_pte_T_6 = cat(LevelVec_0_pte_hi_6, LevelVec_0_pte_lo_6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  LevelVec_6[0].pte <= _LevelVec_0_pte_T_6 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:43]
                else :
                  LevelVec_6[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 308:43]
                  LevelVec_6[0].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 309:43]
            else :
              LevelVec_6[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 319:39]
              LevelVec_6[0].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 320:39]
            node _successLevel_T_42 = cat(LevelVec_6[2].success, LevelVec_6[1].success) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 334:43]
            node _successLevel_T_43 = cat(_successLevel_T_42, LevelVec_6[0].success) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 334:39]
            node _successLevel_T_44 = eq(UInt<3>("h4"), _successLevel_T_43) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node _successLevel_T_45 = mux(_successLevel_T_44, UInt<2>("h2"), UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node _successLevel_T_46 = eq(UInt<2>("h2"), _successLevel_T_43) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node _successLevel_T_47 = mux(_successLevel_T_46, UInt<1>("h1"), _successLevel_T_45) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node _successLevel_T_48 = eq(UInt<1>("h1"), _successLevel_T_43) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node successLevel_6 = mux(_successLevel_T_48, UInt<1>("h0"), _successLevel_T_47) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node _T_1040 = eq(successLevel_6, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 335:27]
            node _T_1041 = not(_T_1040) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 335:12]
            when _T_1041 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 335:37]
              wire _WIRE_42 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              wire _WIRE_43 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              _WIRE_43 <= LevelVec_6[successLevel_6].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              node _T_1042 = bits(_WIRE_43, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              _WIRE_42.flag <= _T_1042 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              node _T_1043 = bits(_WIRE_43, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              _WIRE_42.rsw <= _T_1043 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              node _T_1044 = bits(_WIRE_43, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              _WIRE_42.ppn <= _T_1044 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              node _T_1045 = bits(_WIRE_43, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              _WIRE_42.reserved <= _T_1045 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              wire _WIRE_44 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              wire _WIRE_45 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _WIRE_45 <= _WIRE_42.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _T_1046 = bits(_WIRE_45, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _WIRE_44.v <= _T_1046 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _T_1047 = bits(_WIRE_45, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _WIRE_44.r <= _T_1047 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _T_1048 = bits(_WIRE_45, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _WIRE_44.w <= _T_1048 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _T_1049 = bits(_WIRE_45, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _WIRE_44.x <= _T_1049 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _T_1050 = bits(_WIRE_45, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _WIRE_44.u <= _T_1050 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _T_1051 = bits(_WIRE_45, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _WIRE_44.g <= _T_1051 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _T_1052 = bits(_WIRE_45, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _WIRE_44.a <= _T_1052 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _T_1053 = bits(_WIRE_45, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _WIRE_44.d <= _T_1053 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              wire _mstatus_mxr_WIRE_10 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              wire _mstatus_mxr_WIRE_11 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_11 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_130 = bits(_mstatus_mxr_WIRE_11, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_10.pad4 <= _mstatus_mxr_T_130 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_131 = bits(_mstatus_mxr_WIRE_11, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_10.sie <= _mstatus_mxr_T_131 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_132 = bits(_mstatus_mxr_WIRE_11, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_10.pad3 <= _mstatus_mxr_T_132 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_133 = bits(_mstatus_mxr_WIRE_11, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_10.mie <= _mstatus_mxr_T_133 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_134 = bits(_mstatus_mxr_WIRE_11, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_10.pad2 <= _mstatus_mxr_T_134 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_135 = bits(_mstatus_mxr_WIRE_11, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_10.spie <= _mstatus_mxr_T_135 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_136 = bits(_mstatus_mxr_WIRE_11, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_10.ube <= _mstatus_mxr_T_136 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_137 = bits(_mstatus_mxr_WIRE_11, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_10.mpie <= _mstatus_mxr_T_137 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_138 = bits(_mstatus_mxr_WIRE_11, 8, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_10.spp <= _mstatus_mxr_T_138 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_139 = bits(_mstatus_mxr_WIRE_11, 10, 9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_10.vs <= _mstatus_mxr_T_139 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_140 = bits(_mstatus_mxr_WIRE_11, 12, 11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_10.mpp <= _mstatus_mxr_T_140 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_141 = bits(_mstatus_mxr_WIRE_11, 14, 13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_10.fs <= _mstatus_mxr_T_141 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_142 = bits(_mstatus_mxr_WIRE_11, 16, 15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_10.xs <= _mstatus_mxr_T_142 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_143 = bits(_mstatus_mxr_WIRE_11, 17, 17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_10.mprv <= _mstatus_mxr_T_143 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_144 = bits(_mstatus_mxr_WIRE_11, 18, 18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_10.sum <= _mstatus_mxr_T_144 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_145 = bits(_mstatus_mxr_WIRE_11, 19, 19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_10.mxr <= _mstatus_mxr_T_145 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_146 = bits(_mstatus_mxr_WIRE_11, 20, 20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_10.tvm <= _mstatus_mxr_T_146 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_147 = bits(_mstatus_mxr_WIRE_11, 21, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_10.tw <= _mstatus_mxr_T_147 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_148 = bits(_mstatus_mxr_WIRE_11, 22, 22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_10.tsr <= _mstatus_mxr_T_148 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_149 = bits(_mstatus_mxr_WIRE_11, 31, 23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_10.pad0 <= _mstatus_mxr_T_149 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_150 = bits(_mstatus_mxr_WIRE_11, 33, 32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_10.uxl <= _mstatus_mxr_T_150 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_151 = bits(_mstatus_mxr_WIRE_11, 35, 34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_10.sxl <= _mstatus_mxr_T_151 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_152 = bits(_mstatus_mxr_WIRE_11, 36, 36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_10.sbe <= _mstatus_mxr_T_152 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_153 = bits(_mstatus_mxr_WIRE_11, 37, 37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_10.mbe <= _mstatus_mxr_T_153 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_154 = bits(_mstatus_mxr_WIRE_11, 62, 38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_10.pad1 <= _mstatus_mxr_T_154 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_155 = bits(_mstatus_mxr_WIRE_11, 63, 63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_10.sd <= _mstatus_mxr_T_155 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node mstatus_mxr_5 = bits(_mstatus_mxr_WIRE_10.mxr, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:73]
              wire _mstatus_sum_WIRE_10 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              wire _mstatus_sum_WIRE_11 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_11 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_130 = bits(_mstatus_sum_WIRE_11, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_10.pad4 <= _mstatus_sum_T_130 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_131 = bits(_mstatus_sum_WIRE_11, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_10.sie <= _mstatus_sum_T_131 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_132 = bits(_mstatus_sum_WIRE_11, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_10.pad3 <= _mstatus_sum_T_132 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_133 = bits(_mstatus_sum_WIRE_11, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_10.mie <= _mstatus_sum_T_133 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_134 = bits(_mstatus_sum_WIRE_11, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_10.pad2 <= _mstatus_sum_T_134 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_135 = bits(_mstatus_sum_WIRE_11, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_10.spie <= _mstatus_sum_T_135 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_136 = bits(_mstatus_sum_WIRE_11, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_10.ube <= _mstatus_sum_T_136 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_137 = bits(_mstatus_sum_WIRE_11, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_10.mpie <= _mstatus_sum_T_137 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_138 = bits(_mstatus_sum_WIRE_11, 8, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_10.spp <= _mstatus_sum_T_138 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_139 = bits(_mstatus_sum_WIRE_11, 10, 9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_10.vs <= _mstatus_sum_T_139 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_140 = bits(_mstatus_sum_WIRE_11, 12, 11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_10.mpp <= _mstatus_sum_T_140 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_141 = bits(_mstatus_sum_WIRE_11, 14, 13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_10.fs <= _mstatus_sum_T_141 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_142 = bits(_mstatus_sum_WIRE_11, 16, 15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_10.xs <= _mstatus_sum_T_142 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_143 = bits(_mstatus_sum_WIRE_11, 17, 17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_10.mprv <= _mstatus_sum_T_143 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_144 = bits(_mstatus_sum_WIRE_11, 18, 18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_10.sum <= _mstatus_sum_T_144 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_145 = bits(_mstatus_sum_WIRE_11, 19, 19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_10.mxr <= _mstatus_sum_T_145 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_146 = bits(_mstatus_sum_WIRE_11, 20, 20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_10.tvm <= _mstatus_sum_T_146 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_147 = bits(_mstatus_sum_WIRE_11, 21, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_10.tw <= _mstatus_sum_T_147 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_148 = bits(_mstatus_sum_WIRE_11, 22, 22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_10.tsr <= _mstatus_sum_T_148 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_149 = bits(_mstatus_sum_WIRE_11, 31, 23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_10.pad0 <= _mstatus_sum_T_149 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_150 = bits(_mstatus_sum_WIRE_11, 33, 32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_10.uxl <= _mstatus_sum_T_150 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_151 = bits(_mstatus_sum_WIRE_11, 35, 34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_10.sxl <= _mstatus_sum_T_151 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_152 = bits(_mstatus_sum_WIRE_11, 36, 36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_10.sbe <= _mstatus_sum_T_152 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_153 = bits(_mstatus_sum_WIRE_11, 37, 37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_10.mbe <= _mstatus_sum_T_153 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_154 = bits(_mstatus_sum_WIRE_11, 62, 38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_10.pad1 <= _mstatus_sum_T_154 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_155 = bits(_mstatus_sum_WIRE_11, 63, 63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_10.sd <= _mstatus_sum_T_155 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node mstatus_sum_5 = bits(_mstatus_sum_WIRE_10.sum, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:73]
              node _permCheck_T_55 = eq(pv_5, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:32]
              node _permCheck_T_56 = eq(_WIRE_44.u, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:45]
              node _permCheck_T_57 = and(_permCheck_T_55, _permCheck_T_56) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:42]
              node _permCheck_T_58 = eq(_permCheck_T_57, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:21]
              node _permCheck_T_59 = and(_WIRE_44.v, _permCheck_T_58) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:18]
              node _permCheck_T_60 = eq(pv_5, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:72]
              node _permCheck_T_61 = and(_permCheck_T_60, _WIRE_44.u) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:82]
              node _permCheck_T_62 = eq(mstatus_sum_5, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:100]
              node _permCheck_T_63 = or(_permCheck_T_62, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:113]
              node _permCheck_T_64 = and(_permCheck_T_61, _permCheck_T_63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:96]
              node _permCheck_T_65 = eq(_permCheck_T_64, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:61]
              node permCheck_5 = and(_permCheck_T_59, _permCheck_T_65) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:58]
              node permExec_5 = and(permCheck_5, _WIRE_44.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 179:31]
              node _permLoad_T_10 = and(mstatus_mxr_5, _WIRE_44.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 180:61]
              node _permLoad_T_11 = or(_WIRE_44.r, _permLoad_T_10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 180:46]
              node permLoad_5 = and(permCheck_5, _permLoad_T_11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 180:31]
              node permStore_5 = and(permCheck_5, _WIRE_44.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 181:31]
              node _T_1054 = and(UInt<1>("h0"), permExec_5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:15]
              node _T_1055 = eq(UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:32]
              node _T_1056 = eq(UInt<2>("h2"), UInt<1>("h1")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:71]
              node _T_1057 = and(permLoad_5, _T_1056) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:56]
              node _T_1058 = eq(UInt<2>("h2"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:111]
              node _T_1059 = and(permStore_5, _T_1058) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:96]
              node _T_1060 = or(_T_1057, _T_1059) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:82]
              node _T_1061 = and(_T_1055, _T_1060) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:42]
              node _T_1062 = or(_T_1054, _T_1061) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:28]
              when _T_1062 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 346:11]
                wire _WIRE_46 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                wire _WIRE_47 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                _WIRE_47 <= LevelVec_6[successLevel_6].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                node _T_1063 = bits(_WIRE_47, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                _WIRE_46.flag <= _T_1063 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                node _T_1064 = bits(_WIRE_47, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                _WIRE_46.rsw <= _T_1064 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                node _T_1065 = bits(_WIRE_47, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                _WIRE_46.ppn <= _T_1065 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                node _T_1066 = bits(_WIRE_47, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                _WIRE_46.reserved <= _T_1066 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                node _mask_mask_T_30 = eq(UInt<2>("h2"), successLevel_6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node _mask_mask_T_31 = mux(_mask_mask_T_30, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node _mask_mask_T_32 = eq(UInt<1>("h1"), successLevel_6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node _mask_mask_T_33 = mux(_mask_mask_T_32, UInt<9>("h1ff"), _mask_mask_T_31) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node _mask_mask_T_34 = eq(UInt<1>("h0"), successLevel_6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node mask_6 = mux(_mask_mask_T_34, UInt<1>("h0"), _mask_mask_T_33) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node _T_1067 = and(mask_6, _WIRE_46.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 240:11]
                node _T_1068 = neq(_T_1067, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 240:18]
                when _T_1068 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:99]
                  success_6 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 351:26]
                  finaladdr_6 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 352:26]
                else :
                  node _T_1069 = eq(UInt<2>("h2"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 357:30]
                  when _T_1069 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 357:41]
                    wire _WIRE_48 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    wire _WIRE_49 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    _WIRE_49 <= LevelVec_6[successLevel_6].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    node _T_1070 = bits(_WIRE_49, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    _WIRE_48.flag <= _T_1070 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    node _T_1071 = bits(_WIRE_49, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    _WIRE_48.rsw <= _T_1071 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    node _T_1072 = bits(_WIRE_49, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    _WIRE_48.ppn <= _T_1072 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    node _T_1073 = bits(_WIRE_49, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    _WIRE_48.reserved <= _T_1073 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    wire FlagPTE_5 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    wire _FlagPTE_WIRE_5 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    _FlagPTE_WIRE_5 <= _WIRE_48.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _FlagPTE_T_40 = bits(_FlagPTE_WIRE_5, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    FlagPTE_5.v <= _FlagPTE_T_40 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _FlagPTE_T_41 = bits(_FlagPTE_WIRE_5, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    FlagPTE_5.r <= _FlagPTE_T_41 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _FlagPTE_T_42 = bits(_FlagPTE_WIRE_5, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    FlagPTE_5.w <= _FlagPTE_T_42 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _FlagPTE_T_43 = bits(_FlagPTE_WIRE_5, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    FlagPTE_5.x <= _FlagPTE_T_43 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _FlagPTE_T_44 = bits(_FlagPTE_WIRE_5, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    FlagPTE_5.u <= _FlagPTE_T_44 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _FlagPTE_T_45 = bits(_FlagPTE_WIRE_5, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    FlagPTE_5.g <= _FlagPTE_T_45 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _FlagPTE_T_46 = bits(_FlagPTE_WIRE_5, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    FlagPTE_5.a <= _FlagPTE_T_46 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _FlagPTE_T_47 = bits(_FlagPTE_WIRE_5, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    FlagPTE_5.d <= _FlagPTE_T_47 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    wire FlagPTEnew_5 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    FlagPTEnew_5.v <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    FlagPTEnew_5.r <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    FlagPTEnew_5.w <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    FlagPTEnew_5.x <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    FlagPTEnew_5.u <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    FlagPTEnew_5.g <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    FlagPTEnew_5.a <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    FlagPTEnew_5.d <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    node _T_1074 = not(FlagPTE_5.a) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:10]
                    node _T_1075 = not(FlagPTE_5.d) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:23]
                    node _T_1076 = or(_T_1074, _T_1075) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:21]
                    when _T_1076 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:35]
                      FlagPTEnew_5 <= FlagPTE_5 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 198:20]
                      FlagPTEnew_5.a <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 199:20]
                      FlagPTEnew_5.d <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 200:20]
                      node PTEnew_lo_lo_5 = cat(FlagPTEnew_5.r, FlagPTEnew_5.v) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node PTEnew_lo_hi_5 = cat(FlagPTEnew_5.x, FlagPTEnew_5.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node PTEnew_lo_10 = cat(PTEnew_lo_hi_5, PTEnew_lo_lo_5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node PTEnew_hi_lo_5 = cat(FlagPTEnew_5.g, FlagPTEnew_5.u) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node PTEnew_hi_hi_5 = cat(FlagPTEnew_5.d, FlagPTEnew_5.a) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node PTEnew_hi_10 = cat(PTEnew_hi_hi_5, PTEnew_hi_lo_5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node _PTEnew_T_5 = cat(PTEnew_hi_10, PTEnew_lo_10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node PTEnew_lo_11 = cat(_WIRE_48.rsw, _PTEnew_T_5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:23]
                      node PTEnew_hi_11 = cat(_WIRE_48.reserved, _WIRE_48.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:23]
                      node PTEnew_5 = cat(PTEnew_hi_11, PTEnew_lo_11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:23]
                      tlb.Anotherwrite[0].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 159:38]
                      tlb.Anotherwrite[0].addr <= LevelVec_6[successLevel_6].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 160:38]
                      tlb.Anotherwrite[0].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 161:38]
                      tlb.Anotherwrite[0].data <= PTEnew_5 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 162:38]
                  success_6 <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 360:26]
                  wire _finaladdr_WIRE_12 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  wire _finaladdr_WIRE_13 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  _finaladdr_WIRE_13 <= LevelVec_6[successLevel_6].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  node _finaladdr_T_60 = bits(_finaladdr_WIRE_13, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  _finaladdr_WIRE_12.flag <= _finaladdr_T_60 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  node _finaladdr_T_61 = bits(_finaladdr_WIRE_13, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  _finaladdr_WIRE_12.rsw <= _finaladdr_T_61 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  node _finaladdr_T_62 = bits(_finaladdr_WIRE_13, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  _finaladdr_WIRE_12.ppn <= _finaladdr_T_62 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  node _finaladdr_T_63 = bits(_finaladdr_WIRE_13, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  _finaladdr_WIRE_12.reserved <= _finaladdr_T_63 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  node _finaladdr_T_64 = bits(_T_1023, 11, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:94]
                  node _finaladdr_T_65 = cat(_finaladdr_WIRE_12.ppn, _finaladdr_T_64) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:31]
                  node _finaladdr_mask_T_60 = eq(UInt<2>("h2"), successLevel_6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _finaladdr_mask_T_61 = mux(_finaladdr_mask_T_60, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _finaladdr_mask_T_62 = eq(UInt<1>("h1"), successLevel_6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _finaladdr_mask_T_63 = mux(_finaladdr_mask_T_62, UInt<9>("h1ff"), _finaladdr_mask_T_61) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _finaladdr_mask_T_64 = eq(UInt<1>("h0"), successLevel_6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node finaladdr_mask_12 = mux(_finaladdr_mask_T_64, UInt<1>("h0"), _finaladdr_mask_T_63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _finaladdr_T_66 = not(finaladdr_mask_12) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:106]
                  node _finaladdr_T_67 = and(_finaladdr_T_65, _finaladdr_T_66) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:103]
                  node _finaladdr_mask_T_65 = eq(UInt<2>("h2"), successLevel_6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node _finaladdr_mask_T_66 = mux(_finaladdr_mask_T_65, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node _finaladdr_mask_T_67 = eq(UInt<1>("h1"), successLevel_6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node _finaladdr_mask_T_68 = mux(_finaladdr_mask_T_67, UInt<9>("h1ff"), _finaladdr_mask_T_66) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node _finaladdr_mask_T_69 = eq(UInt<1>("h0"), successLevel_6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node finaladdr_mask_13 = mux(_finaladdr_mask_T_69, UInt<1>("h0"), _finaladdr_mask_T_68) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node _finaladdr_T_68 = and(_T_1023, finaladdr_mask_13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 366:26]
                  node _finaladdr_T_69 = or(_finaladdr_T_67, _finaladdr_T_68) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 366:18]
                  finaladdr_6 <= _finaladdr_T_69 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:23]
              else :
                success_6 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 371:24]
                finaladdr_6 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 372:24]
            else :
              success_6 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 376:22]
              finaladdr_6 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 377:22]
          else :
            success_6 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 382:20]
            finaladdr_6 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 383:20]
          when success_6 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 96:23]
            mem.write.addr <= finaladdr_6 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 97:26]
          else :
            exceptionVec[15] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
            raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
        else :
          mem.write.addr <= _T_1023 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 102:24]
        mem.write.memWidth <= UInt<6>("h20") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 104:26]
        mem.write.data <= now.reg[_T_1024] @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 105:26]
      node _T_1077 = and(inst, UInt<16>("he003")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1078 = eq(UInt<16>("ha001"), _T_1077) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1078 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 160:21]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_1079 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 120:97]
        node _funct3_T_59 = bits(_T_1079, 15, 13) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_59 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1080 = bits(_T_1079, 12, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph11_T = bits(_T_1080, 12, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph11 <= _ph11_T @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1081 = bits(_T_1080, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_1081 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _imm_T_167 = bits(inst, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_168 = bits(inst, 8, 8) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_169 = bits(inst, 10, 10) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_170 = bits(inst, 9, 9) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_171 = bits(inst, 6, 6) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_172 = bits(inst, 7, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_173 = bits(inst, 2, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_174 = bits(inst, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_175 = bits(inst, 5, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_176 = bits(inst, 4, 4) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_177 = bits(inst, 3, 3) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node imm_lo_lo = cat(_imm_T_176, _imm_T_177) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_lo_hi_hi = cat(_imm_T_173, _imm_T_174) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_lo_hi_2 = cat(imm_lo_hi_hi, _imm_T_175) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_lo_11 = cat(imm_lo_hi_2, imm_lo_lo) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_lo_hi = cat(_imm_T_170, _imm_T_171) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_lo = cat(imm_hi_lo_hi, _imm_T_172) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_hi_hi = cat(_imm_T_167, _imm_T_168) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_hi_11 = cat(imm_hi_hi_hi, _imm_T_169) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_11 = cat(imm_hi_hi_11, imm_hi_lo) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _imm_T_178 = cat(imm_hi_11, imm_lo_11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _imm_T_179 = cat(_imm_T_178, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:10]
        node imm_signBit_40 = bits(_imm_T_179, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_180 = bits(imm_signBit_40, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_181 = mux(_imm_T_180, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_182 = cat(_imm_T_181, _imm_T_179) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_182 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 162:25]
        global_data.setpc <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 163:25]
        node _next_pc_T_18 = add(now.pc, imm) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 164:35]
        node _next_pc_T_19 = tail(_next_pc_T_18, 1) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 164:35]
        next.pc <= _next_pc_T_19 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 164:25]
      node _T_1082 = and(inst, UInt<16>("he003")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_1083 = eq(UInt<14>("h2001"), _T_1082) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_1084 = and(_T_1083, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:45]
      when _T_1084 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 166:23]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_1085 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 120:97]
        node _funct3_T_60 = bits(_T_1085, 15, 13) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_60 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1086 = bits(_T_1085, 12, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph11_T_1 = bits(_T_1086, 12, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph11 <= _ph11_T_1 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1087 = bits(_T_1086, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_1087 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _imm_T_183 = bits(inst, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_184 = bits(inst, 8, 8) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_185 = bits(inst, 10, 10) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_186 = bits(inst, 9, 9) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_187 = bits(inst, 6, 6) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_188 = bits(inst, 7, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_189 = bits(inst, 2, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_190 = bits(inst, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_191 = bits(inst, 5, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_192 = bits(inst, 4, 4) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_193 = bits(inst, 3, 3) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node imm_lo_lo_1 = cat(_imm_T_192, _imm_T_193) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_lo_hi_hi_1 = cat(_imm_T_189, _imm_T_190) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_lo_hi_3 = cat(imm_lo_hi_hi_1, _imm_T_191) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_lo_12 = cat(imm_lo_hi_3, imm_lo_lo_1) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_lo_hi_1 = cat(_imm_T_186, _imm_T_187) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_lo_1 = cat(imm_hi_lo_hi_1, _imm_T_188) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_hi_hi_1 = cat(_imm_T_183, _imm_T_184) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_hi_12 = cat(imm_hi_hi_hi_1, _imm_T_185) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_12 = cat(imm_hi_hi_12, imm_hi_lo_1) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _imm_T_194 = cat(imm_hi_12, imm_lo_12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _imm_T_195 = cat(_imm_T_194, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:10]
        node imm_signBit_41 = bits(_imm_T_195, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_196 = bits(imm_signBit_41, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_197 = mux(_imm_T_196, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_198 = cat(_imm_T_197, _imm_T_195) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_198 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 168:25]
        global_data.setpc <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 169:25]
        node _next_pc_T_20 = add(now.pc, imm) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 170:35]
        node _next_pc_T_21 = tail(_next_pc_T_20, 1) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 170:35]
        next.pc <= _next_pc_T_21 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 170:25]
        node _next_reg_1_T = add(now.pc, UInt<2>("h2")) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 171:35]
        node _next_reg_1_T_1 = tail(_next_reg_1_T, 1) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 171:35]
        next.reg[UInt<1>("h1")] <= _next_reg_1_T_1 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 171:25]
      node _T_1088 = and(inst, UInt<16>("hf07f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_1089 = eq(UInt<16>("h8002"), _T_1088) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_1090 = bits(inst, 11, 7) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 11:55]
      node _T_1091 = neq(_T_1090, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 11:63]
      node _T_1092 = and(_T_1089, _T_1091) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:45]
      when _T_1092 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 173:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_1093 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 112:97]
        node _funct4_T = bits(_T_1093, 15, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct4 <= _funct4_T @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1094 = bits(_T_1093, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_56 = bits(_T_1094, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_56 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1095 = bits(_T_1094, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_29 = bits(_T_1095, 6, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_29 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1096 = bits(_T_1095, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_1096 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        rd <= rs1 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 112:110]
        global_data.setpc <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 175:25]
        node _next_pc_T_22 = bits(now.reg[rs1], 63, 1) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 177:34]
        node _next_pc_T_23 = cat(_next_pc_T_22, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 177:21]
        next.pc <= _next_pc_T_23 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 177:15]
      node _T_1097 = and(inst, UInt<16>("hf07f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_1098 = eq(UInt<16>("h9002"), _T_1097) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_1099 = bits(inst, 11, 7) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 11:55]
      node _T_1100 = neq(_T_1099, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 11:63]
      node _T_1101 = and(_T_1098, _T_1100) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:45]
      when _T_1101 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 179:24]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_1102 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 112:97]
        node _funct4_T_1 = bits(_T_1102, 15, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct4 <= _funct4_T_1 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1103 = bits(_T_1102, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_57 = bits(_T_1103, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_57 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1104 = bits(_T_1103, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_30 = bits(_T_1104, 6, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_30 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1105 = bits(_T_1104, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_1105 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        rd <= rs1 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 112:110]
        global_data.setpc <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 181:25]
        node _next_pc_T_24 = bits(now.reg[rs1], 63, 1) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 183:40]
        node _next_pc_T_25 = cat(_next_pc_T_24, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 183:27]
        next.pc <= _next_pc_T_25 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 183:21]
        node _next_reg_1_T_2 = add(now.pc, UInt<2>("h2")) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 184:31]
        node _next_reg_1_T_3 = tail(_next_reg_1_T_2, 1) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 184:31]
        next.reg[UInt<1>("h1")] <= _next_reg_1_T_3 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 184:21]
      node _T_1106 = and(inst, UInt<16>("he003")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1107 = eq(UInt<16>("hc001"), _T_1106) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1107 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 186:24]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_1108 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 119:97]
        node _funct3_T_61 = bits(_T_1108, 15, 13) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_61 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1109 = bits(_T_1108, 12, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph3_T_2 = bits(_T_1109, 12, 10) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph3 <= _ph3_T_2 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1110 = bits(_T_1109, 9, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1P_T_2 = bits(_T_1110, 9, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1P <= _rs1P_T_2 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1111 = bits(_T_1110, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph5_T_1 = bits(_T_1111, 6, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph5 <= _ph5_T_1 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1112 = bits(_T_1111, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_1112 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        rdP <= rs1P @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 119:111]
        node _imm_T_199 = bits(inst, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_200 = bits(inst, 6, 6) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_201 = bits(inst, 5, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_202 = bits(inst, 2, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_203 = bits(inst, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_204 = bits(inst, 10, 10) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_205 = bits(inst, 4, 4) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_206 = bits(inst, 3, 3) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node imm_lo_lo_2 = cat(_imm_T_205, _imm_T_206) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_lo_hi_4 = cat(_imm_T_203, _imm_T_204) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_lo_13 = cat(imm_lo_hi_4, imm_lo_lo_2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_lo_2 = cat(_imm_T_201, _imm_T_202) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_hi_13 = cat(_imm_T_199, _imm_T_200) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_13 = cat(imm_hi_hi_13, imm_hi_lo_2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _imm_T_207 = cat(imm_hi_13, imm_lo_13) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _imm_T_208 = cat(_imm_T_207, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:10]
        node imm_signBit_42 = bits(_imm_T_208, 8, 8) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_209 = bits(imm_signBit_42, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_210 = mux(_imm_T_209, UInt<55>("h7fffffffffffff"), UInt<55>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_211 = cat(_imm_T_210, _imm_T_208) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_211 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 188:11]
        node _T_1113 = cat(UInt<2>("h1"), rs1P) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _T_1114 = eq(now.reg[_T_1113], UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 189:33]
        when _T_1114 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 189:42]
          global_data.setpc <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 190:27]
          node _next_pc_T_26 = add(now.pc, imm) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 191:37]
          node _next_pc_T_27 = tail(_next_pc_T_26, 1) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 191:37]
          next.pc <= _next_pc_T_27 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 191:27]
      node _T_1115 = and(inst, UInt<16>("he003")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1116 = eq(UInt<16>("he001"), _T_1115) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1116 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 194:24]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_1117 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 119:97]
        node _funct3_T_62 = bits(_T_1117, 15, 13) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_62 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1118 = bits(_T_1117, 12, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph3_T_3 = bits(_T_1118, 12, 10) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph3 <= _ph3_T_3 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1119 = bits(_T_1118, 9, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1P_T_3 = bits(_T_1119, 9, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1P <= _rs1P_T_3 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1120 = bits(_T_1119, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph5_T_2 = bits(_T_1120, 6, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph5 <= _ph5_T_2 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1121 = bits(_T_1120, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_1121 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        rdP <= rs1P @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 119:111]
        node _imm_T_212 = bits(inst, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_213 = bits(inst, 6, 6) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_214 = bits(inst, 5, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_215 = bits(inst, 2, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_216 = bits(inst, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_217 = bits(inst, 10, 10) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_218 = bits(inst, 4, 4) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_219 = bits(inst, 3, 3) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node imm_lo_lo_3 = cat(_imm_T_218, _imm_T_219) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_lo_hi_5 = cat(_imm_T_216, _imm_T_217) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_lo_14 = cat(imm_lo_hi_5, imm_lo_lo_3) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_lo_3 = cat(_imm_T_214, _imm_T_215) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_hi_14 = cat(_imm_T_212, _imm_T_213) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_14 = cat(imm_hi_hi_14, imm_hi_lo_3) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _imm_T_220 = cat(imm_hi_14, imm_lo_14) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _imm_T_221 = cat(_imm_T_220, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:10]
        node imm_signBit_43 = bits(_imm_T_221, 8, 8) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_222 = bits(imm_signBit_43, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_223 = mux(_imm_T_222, UInt<55>("h7fffffffffffff"), UInt<55>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_224 = cat(_imm_T_223, _imm_T_221) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_224 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 196:11]
        node _T_1122 = cat(UInt<2>("h1"), rs1P) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _T_1123 = neq(now.reg[_T_1122], UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 197:33]
        when _T_1123 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 197:42]
          global_data.setpc <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 198:27]
          node _next_pc_T_28 = add(now.pc, imm) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 199:37]
          node _next_pc_T_29 = tail(_next_pc_T_28, 1) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 199:37]
          next.pc <= _next_pc_T_29 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 199:27]
      node _T_1124 = and(inst, UInt<16>("he003")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_1125 = eq(UInt<15>("h4001"), _T_1124) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_1126 = bits(inst, 11, 7) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 11:55]
      node _T_1127 = neq(_T_1126, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 11:63]
      node _T_1128 = and(_T_1125, _T_1127) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:45]
      when _T_1128 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 204:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_1129 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 113:97]
        node _funct3_T_63 = bits(_T_1129, 15, 13) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_63 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1130 = bits(_T_1129, 12, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph1_T_1 = bits(_T_1130, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph1 <= _ph1_T_1 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1131 = bits(_T_1130, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_58 = bits(_T_1131, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_58 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1132 = bits(_T_1131, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph5_T_3 = bits(_T_1132, 6, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph5 <= _ph5_T_3 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1133 = bits(_T_1132, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_1133 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        rd <= rs1 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 113:110]
        node _imm_T_225 = bits(inst, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_226 = bits(inst, 6, 6) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_227 = bits(inst, 5, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_228 = bits(inst, 4, 4) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_229 = bits(inst, 3, 3) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_230 = bits(inst, 2, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node imm_lo_hi_6 = cat(_imm_T_228, _imm_T_229) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node imm_lo_15 = cat(imm_lo_hi_6, _imm_T_230) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node imm_hi_hi_15 = cat(_imm_T_225, _imm_T_226) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node imm_hi_15 = cat(imm_hi_hi_15, _imm_T_227) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node _imm_T_231 = cat(imm_hi_15, imm_lo_15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node imm_signBit_44 = bits(_imm_T_231, 5, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_232 = bits(imm_signBit_44, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_233 = mux(_imm_T_232, UInt<58>("h3ffffffffffffff"), UInt<58>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_234 = cat(_imm_T_233, _imm_T_231) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_234 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 206:20]
        next.reg[rd] <= imm @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 207:20]
      node _T_1134 = and(inst, UInt<16>("he003")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_1135 = eq(UInt<15>("h6001"), _T_1134) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_1136 = bits(inst, 11, 7) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 11:55]
      node _T_1137 = neq(_T_1136, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 11:63]
      node _T_1138 = bits(inst, 11, 7) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 44:114]
      node _T_1139 = neq(_T_1138, UInt<2>("h2")) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 44:122]
      node _T_1140 = and(_T_1137, _T_1139) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 44:107]
      node _T_1141 = bits(inst, 12, 12) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 12:59]
      node _T_1142 = bits(inst, 6, 2) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 12:69]
      node _T_1143 = cat(_T_1141, _T_1142) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 12:54]
      node _T_1144 = neq(_T_1143, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 12:77]
      node _T_1145 = and(_T_1140, _T_1144) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 44:130]
      node _T_1146 = and(_T_1135, _T_1145) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:45]
      when _T_1146 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 209:23]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_1147 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 113:97]
        node _funct3_T_64 = bits(_T_1147, 15, 13) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_64 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1148 = bits(_T_1147, 12, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph1_T_2 = bits(_T_1148, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph1 <= _ph1_T_2 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1149 = bits(_T_1148, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_59 = bits(_T_1149, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_59 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1150 = bits(_T_1149, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph5_T_4 = bits(_T_1150, 6, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph5 <= _ph5_T_4 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1151 = bits(_T_1150, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_1151 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        rd <= rs1 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 113:110]
        node _nzimm_C_LUI_T = bits(inst, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _nzimm_C_LUI_T_1 = bits(inst, 6, 6) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _nzimm_C_LUI_T_2 = bits(inst, 5, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _nzimm_C_LUI_T_3 = bits(inst, 4, 4) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _nzimm_C_LUI_T_4 = bits(inst, 3, 3) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _nzimm_C_LUI_T_5 = bits(inst, 2, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node nzimm_C_LUI_lo_hi = cat(_nzimm_C_LUI_T_3, _nzimm_C_LUI_T_4) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node nzimm_C_LUI_lo = cat(nzimm_C_LUI_lo_hi, _nzimm_C_LUI_T_5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node nzimm_C_LUI_hi_hi = cat(_nzimm_C_LUI_T, _nzimm_C_LUI_T_1) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node nzimm_C_LUI_hi = cat(nzimm_C_LUI_hi_hi, _nzimm_C_LUI_T_2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _nzimm_C_LUI_T_6 = cat(nzimm_C_LUI_hi, nzimm_C_LUI_lo) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _nzimm_C_LUI_T_7 = cat(_nzimm_C_LUI_T_6, UInt<12>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:10]
        node nzimm_C_LUI_signBit = bits(_nzimm_C_LUI_T_7, 17, 17) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _nzimm_C_LUI_T_8 = bits(nzimm_C_LUI_signBit, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _nzimm_C_LUI_T_9 = mux(_nzimm_C_LUI_T_8, UInt<46>("h3fffffffffff"), UInt<46>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node nzimm_C_LUI = cat(_nzimm_C_LUI_T_9, _nzimm_C_LUI_T_7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        next.reg[rd] <= nzimm_C_LUI @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 212:20]
      node _T_1152 = and(inst, UInt<16>("he003")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_1153 = eq(UInt<1>("h1"), _T_1152) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_1154 = bits(inst, 11, 7) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 11:55]
      node _T_1155 = neq(_T_1154, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 11:63]
      node _T_1156 = bits(inst, 12, 12) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 12:59]
      node _T_1157 = bits(inst, 6, 2) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 12:69]
      node _T_1158 = cat(_T_1156, _T_1157) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 12:54]
      node _T_1159 = neq(_T_1158, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 12:77]
      node _T_1160 = and(_T_1155, _T_1159) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 39:107]
      node _T_1161 = and(_T_1153, _T_1160) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:45]
      when _T_1161 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 215:24]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_1162 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 113:97]
        node _funct3_T_65 = bits(_T_1162, 15, 13) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_65 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1163 = bits(_T_1162, 12, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph1_T_3 = bits(_T_1163, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph1 <= _ph1_T_3 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1164 = bits(_T_1163, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_60 = bits(_T_1164, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_60 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1165 = bits(_T_1164, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph5_T_5 = bits(_T_1165, 6, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph5 <= _ph5_T_5 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1166 = bits(_T_1165, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_1166 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        rd <= rs1 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 113:110]
        node _nzimm_C_ADDI_T = bits(inst, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _nzimm_C_ADDI_T_1 = bits(inst, 6, 6) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _nzimm_C_ADDI_T_2 = bits(inst, 5, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _nzimm_C_ADDI_T_3 = bits(inst, 4, 4) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _nzimm_C_ADDI_T_4 = bits(inst, 3, 3) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _nzimm_C_ADDI_T_5 = bits(inst, 2, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node nzimm_C_ADDI_lo_hi = cat(_nzimm_C_ADDI_T_3, _nzimm_C_ADDI_T_4) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node nzimm_C_ADDI_lo = cat(nzimm_C_ADDI_lo_hi, _nzimm_C_ADDI_T_5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node nzimm_C_ADDI_hi_hi = cat(_nzimm_C_ADDI_T, _nzimm_C_ADDI_T_1) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node nzimm_C_ADDI_hi = cat(nzimm_C_ADDI_hi_hi, _nzimm_C_ADDI_T_2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node _nzimm_C_ADDI_T_6 = cat(nzimm_C_ADDI_hi, nzimm_C_ADDI_lo) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node nzimm_C_ADDI_signBit = bits(_nzimm_C_ADDI_T_6, 5, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _nzimm_C_ADDI_T_7 = bits(nzimm_C_ADDI_signBit, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _nzimm_C_ADDI_T_8 = mux(_nzimm_C_ADDI_T_7, UInt<58>("h3ffffffffffffff"), UInt<58>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node nzimm_C_ADDI = cat(_nzimm_C_ADDI_T_8, _nzimm_C_ADDI_T_6) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        node _next_reg_T_660 = add(now.reg[rd], nzimm_C_ADDI) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 218:35]
        node _next_reg_T_661 = tail(_next_reg_T_660, 1) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 218:35]
        next.reg[rd] <= _next_reg_T_661 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 218:20]
      node _T_1167 = and(inst, UInt<16>("hef83")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_1168 = eq(UInt<15>("h6101"), _T_1167) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_1169 = bits(inst, 12, 12) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 12:59]
      node _T_1170 = bits(inst, 6, 2) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 12:69]
      node _T_1171 = cat(_T_1169, _T_1170) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 12:54]
      node _T_1172 = neq(_T_1171, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 12:77]
      node _T_1173 = and(_T_1168, _T_1172) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:45]
      when _T_1173 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 220:28]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_1174 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 113:97]
        node _funct3_T_66 = bits(_T_1174, 15, 13) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_66 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1175 = bits(_T_1174, 12, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph1_T_4 = bits(_T_1175, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph1 <= _ph1_T_4 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1176 = bits(_T_1175, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_61 = bits(_T_1176, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_61 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1177 = bits(_T_1176, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph5_T_6 = bits(_T_1177, 6, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph5 <= _ph5_T_6 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1178 = bits(_T_1177, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_1178 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        rd <= rs1 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 113:110]
        node _nzimm_C_ADDI16SP_T = bits(inst, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _nzimm_C_ADDI16SP_T_1 = bits(inst, 4, 4) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _nzimm_C_ADDI16SP_T_2 = bits(inst, 3, 3) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _nzimm_C_ADDI16SP_T_3 = bits(inst, 5, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _nzimm_C_ADDI16SP_T_4 = bits(inst, 2, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _nzimm_C_ADDI16SP_T_5 = bits(inst, 6, 6) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node nzimm_C_ADDI16SP_lo_hi = cat(_nzimm_C_ADDI16SP_T_3, _nzimm_C_ADDI16SP_T_4) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node nzimm_C_ADDI16SP_lo = cat(nzimm_C_ADDI16SP_lo_hi, _nzimm_C_ADDI16SP_T_5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node nzimm_C_ADDI16SP_hi_hi = cat(_nzimm_C_ADDI16SP_T, _nzimm_C_ADDI16SP_T_1) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node nzimm_C_ADDI16SP_hi = cat(nzimm_C_ADDI16SP_hi_hi, _nzimm_C_ADDI16SP_T_2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _nzimm_C_ADDI16SP_T_6 = cat(nzimm_C_ADDI16SP_hi, nzimm_C_ADDI16SP_lo) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _nzimm_C_ADDI16SP_T_7 = cat(_nzimm_C_ADDI16SP_T_6, UInt<4>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:10]
        node nzimm_C_ADDI16SP_signBit = bits(_nzimm_C_ADDI16SP_T_7, 9, 9) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _nzimm_C_ADDI16SP_T_8 = bits(nzimm_C_ADDI16SP_signBit, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _nzimm_C_ADDI16SP_T_9 = mux(_nzimm_C_ADDI16SP_T_8, UInt<54>("h3fffffffffffff"), UInt<54>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node nzimm_C_ADDI16SP = cat(_nzimm_C_ADDI16SP_T_9, _nzimm_C_ADDI16SP_T_7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        node _next_reg_2_T = add(now.reg[UInt<2>("h2")], nzimm_C_ADDI16SP) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 223:37]
        node _next_reg_2_T_1 = tail(_next_reg_2_T, 1) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 223:37]
        next.reg[UInt<2>("h2")] <= _next_reg_2_T_1 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 223:21]
      node _T_1179 = and(inst, UInt<16>("he003")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_1180 = eq(UInt<1>("h0"), _T_1179) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_1181 = bits(inst, 12, 5) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 23:88]
      node _T_1182 = neq(_T_1181, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 23:96]
      node _T_1183 = and(_T_1180, _T_1182) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:45]
      when _T_1183 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 225:28]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_1184 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 115:97]
        node _funct3_T_67 = bits(_T_1184, 15, 13) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_67 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1185 = bits(_T_1184, 12, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph8_T = bits(_T_1185, 12, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph8 <= _ph8_T @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1186 = bits(_T_1185, 4, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rdP_T_1 = bits(_T_1186, 4, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rdP <= _rdP_T_1 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1187 = bits(_T_1186, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_1187 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _nzimm_C_ADDI4SPN_T = bits(inst, 10, 10) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _nzimm_C_ADDI4SPN_T_1 = bits(inst, 9, 9) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _nzimm_C_ADDI4SPN_T_2 = bits(inst, 8, 8) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _nzimm_C_ADDI4SPN_T_3 = bits(inst, 7, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _nzimm_C_ADDI4SPN_T_4 = bits(inst, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _nzimm_C_ADDI4SPN_T_5 = bits(inst, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _nzimm_C_ADDI4SPN_T_6 = bits(inst, 5, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _nzimm_C_ADDI4SPN_T_7 = bits(inst, 6, 6) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node nzimm_C_ADDI4SPN_lo_lo = cat(_nzimm_C_ADDI4SPN_T_6, _nzimm_C_ADDI4SPN_T_7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node nzimm_C_ADDI4SPN_lo_hi = cat(_nzimm_C_ADDI4SPN_T_4, _nzimm_C_ADDI4SPN_T_5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node nzimm_C_ADDI4SPN_lo = cat(nzimm_C_ADDI4SPN_lo_hi, nzimm_C_ADDI4SPN_lo_lo) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node nzimm_C_ADDI4SPN_hi_lo = cat(_nzimm_C_ADDI4SPN_T_2, _nzimm_C_ADDI4SPN_T_3) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node nzimm_C_ADDI4SPN_hi_hi = cat(_nzimm_C_ADDI4SPN_T, _nzimm_C_ADDI4SPN_T_1) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node nzimm_C_ADDI4SPN_hi = cat(nzimm_C_ADDI4SPN_hi_hi, nzimm_C_ADDI4SPN_hi_lo) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _nzimm_C_ADDI4SPN_T_8 = cat(nzimm_C_ADDI4SPN_hi, nzimm_C_ADDI4SPN_lo) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _nzimm_C_ADDI4SPN_T_9 = cat(_nzimm_C_ADDI4SPN_T_8, UInt<2>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:10]
        node nzimm_C_ADDI4SPN = cat(UInt<54>("h0"), _nzimm_C_ADDI4SPN_T_9) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 21:10]
        node _T_1188 = cat(UInt<2>("h1"), rdP) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _next_reg_T_662 = add(now.reg[UInt<2>("h2")], nzimm_C_ADDI4SPN) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 228:44]
        node _next_reg_T_663 = tail(_next_reg_T_662, 1) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 228:44]
        next.reg[_T_1188] <= _next_reg_T_663 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 228:28]
      node _T_1189 = and(inst, UInt<16>("he003")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_1190 = eq(UInt<2>("h2"), _T_1189) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_1191 = bits(inst, 11, 7) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 11:55]
      node _T_1192 = neq(_T_1191, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 11:63]
      node _T_1193 = bits(inst, 12, 12) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 17:19]
      node _T_1194 = bits(inst, 6, 2) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 17:29]
      node _T_1195 = cat(_T_1193, _T_1194) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 17:14]
      node _T_1196 = neq(_T_1195, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 17:37]
      node _T_1197 = and(UInt<1>("h1"), _T_1196) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 17:8]
      node _T_1198 = and(_T_1192, _T_1197) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 65:105]
      node _T_1199 = and(_T_1190, _T_1198) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:45]
      when _T_1199 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 230:24]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_1200 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 113:97]
        node _funct3_T_68 = bits(_T_1200, 15, 13) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_68 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1201 = bits(_T_1200, 12, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph1_T_5 = bits(_T_1201, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph1 <= _ph1_T_5 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1202 = bits(_T_1201, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_62 = bits(_T_1202, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_62 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1203 = bits(_T_1202, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph5_T_7 = bits(_T_1203, 6, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph5 <= _ph5_T_7 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1204 = bits(_T_1203, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_1204 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        rd <= rs1 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 113:110]
        node _imm_T_235 = bits(inst, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_236 = bits(inst, 6, 6) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_237 = bits(inst, 5, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_238 = bits(inst, 4, 4) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_239 = bits(inst, 3, 3) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_240 = bits(inst, 2, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node imm_lo_hi_7 = cat(_imm_T_238, _imm_T_239) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node imm_lo_16 = cat(imm_lo_hi_7, _imm_T_240) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node imm_hi_hi_16 = cat(_imm_T_235, _imm_T_236) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node imm_hi_16 = cat(imm_hi_hi_16, _imm_T_237) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node _imm_T_241 = cat(imm_hi_16, imm_lo_16) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        imm <= _imm_T_241 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 232:20]
        node _next_reg_T_664 = bits(imm, 5, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 233:41]
        node _next_reg_T_665 = dshl(now.reg[rd], _next_reg_T_664) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 233:35]
        next.reg[rd] <= _next_reg_T_665 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 233:20]
      node _T_1205 = and(inst, UInt<16>("hec03")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_1206 = eq(UInt<16>("h8001"), _T_1205) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_1207 = bits(inst, 12, 12) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 17:19]
      node _T_1208 = bits(inst, 6, 2) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 17:29]
      node _T_1209 = cat(_T_1207, _T_1208) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 17:14]
      node _T_1210 = neq(_T_1209, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 17:37]
      node _T_1211 = and(UInt<1>("h1"), _T_1210) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 17:8]
      node _T_1212 = and(_T_1206, _T_1211) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:45]
      when _T_1212 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 235:24]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_1213 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 119:97]
        node _funct3_T_69 = bits(_T_1213, 15, 13) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_69 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1214 = bits(_T_1213, 12, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph3_T_4 = bits(_T_1214, 12, 10) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph3 <= _ph3_T_4 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1215 = bits(_T_1214, 9, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1P_T_4 = bits(_T_1215, 9, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1P <= _rs1P_T_4 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1216 = bits(_T_1215, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph5_T_8 = bits(_T_1216, 6, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph5 <= _ph5_T_8 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1217 = bits(_T_1216, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_1217 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        rdP <= rs1P @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 119:111]
        node _imm_T_242 = bits(inst, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_243 = bits(inst, 6, 6) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_244 = bits(inst, 5, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_245 = bits(inst, 4, 4) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_246 = bits(inst, 3, 3) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_247 = bits(inst, 2, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node imm_lo_hi_8 = cat(_imm_T_245, _imm_T_246) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node imm_lo_17 = cat(imm_lo_hi_8, _imm_T_247) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node imm_hi_hi_17 = cat(_imm_T_242, _imm_T_243) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node imm_hi_17 = cat(imm_hi_hi_17, _imm_T_244) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node _imm_T_248 = cat(imm_hi_17, imm_lo_17) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        imm <= _imm_T_248 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 237:28]
        node _T_1218 = cat(UInt<2>("h1"), rdP) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _next_reg_T_666 = cat(UInt<2>("h1"), rdP) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _next_reg_T_667 = bits(imm, 5, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 238:57]
        node _next_reg_T_668 = dshr(now.reg[_next_reg_T_666], _next_reg_T_667) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 238:51]
        next.reg[_T_1218] <= _next_reg_T_668 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 238:28]
      node _T_1219 = and(inst, UInt<16>("hec03")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_1220 = eq(UInt<16>("h8401"), _T_1219) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_1221 = bits(inst, 12, 12) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 17:19]
      node _T_1222 = bits(inst, 6, 2) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 17:29]
      node _T_1223 = cat(_T_1221, _T_1222) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 17:14]
      node _T_1224 = neq(_T_1223, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 17:37]
      node _T_1225 = and(UInt<1>("h1"), _T_1224) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 17:8]
      node _T_1226 = and(_T_1220, _T_1225) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:45]
      when _T_1226 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 240:24]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_1227 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 119:97]
        node _funct3_T_70 = bits(_T_1227, 15, 13) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_70 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1228 = bits(_T_1227, 12, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph3_T_5 = bits(_T_1228, 12, 10) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph3 <= _ph3_T_5 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1229 = bits(_T_1228, 9, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1P_T_5 = bits(_T_1229, 9, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1P <= _rs1P_T_5 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1230 = bits(_T_1229, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph5_T_9 = bits(_T_1230, 6, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph5 <= _ph5_T_9 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1231 = bits(_T_1230, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_1231 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        rdP <= rs1P @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 119:111]
        node _imm_T_249 = bits(inst, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_250 = bits(inst, 6, 6) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_251 = bits(inst, 5, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_252 = bits(inst, 4, 4) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_253 = bits(inst, 3, 3) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_254 = bits(inst, 2, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node imm_lo_hi_9 = cat(_imm_T_252, _imm_T_253) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node imm_lo_18 = cat(imm_lo_hi_9, _imm_T_254) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node imm_hi_hi_18 = cat(_imm_T_249, _imm_T_250) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node imm_hi_18 = cat(imm_hi_hi_18, _imm_T_251) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node _imm_T_255 = cat(imm_hi_18, imm_lo_18) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        imm <= _imm_T_255 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 242:28]
        node _T_1232 = cat(UInt<2>("h1"), rdP) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _next_reg_T_669 = cat(UInt<2>("h1"), rdP) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _next_reg_T_670 = asSInt(now.reg[_next_reg_T_669]) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 243:52]
        node _next_reg_T_671 = bits(imm, 5, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 243:65]
        node _next_reg_T_672 = dshr(_next_reg_T_670, _next_reg_T_671) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 243:59]
        node _next_reg_T_673 = asUInt(_next_reg_T_672) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 243:73]
        next.reg[_T_1232] <= _next_reg_T_673 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 243:28]
      node _T_1233 = and(inst, UInt<16>("hec03")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1234 = eq(UInt<16>("h8801"), _T_1233) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1234 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 245:24]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_1235 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 119:97]
        node _funct3_T_71 = bits(_T_1235, 15, 13) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_71 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1236 = bits(_T_1235, 12, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph3_T_6 = bits(_T_1236, 12, 10) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph3 <= _ph3_T_6 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1237 = bits(_T_1236, 9, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1P_T_6 = bits(_T_1237, 9, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1P <= _rs1P_T_6 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1238 = bits(_T_1237, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph5_T_10 = bits(_T_1238, 6, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph5 <= _ph5_T_10 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1239 = bits(_T_1238, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_1239 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        rdP <= rs1P @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 119:111]
        node _imm_T_256 = bits(inst, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_257 = bits(inst, 6, 6) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_258 = bits(inst, 5, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_259 = bits(inst, 4, 4) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_260 = bits(inst, 3, 3) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_261 = bits(inst, 2, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node imm_lo_hi_10 = cat(_imm_T_259, _imm_T_260) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node imm_lo_19 = cat(imm_lo_hi_10, _imm_T_261) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node imm_hi_hi_19 = cat(_imm_T_256, _imm_T_257) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node imm_hi_19 = cat(imm_hi_hi_19, _imm_T_258) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node _imm_T_262 = cat(imm_hi_19, imm_lo_19) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node imm_signBit_45 = bits(_imm_T_262, 5, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_263 = bits(imm_signBit_45, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_264 = mux(_imm_T_263, UInt<58>("h3ffffffffffffff"), UInt<58>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_265 = cat(_imm_T_264, _imm_T_262) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_265 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 247:28]
        node _T_1240 = cat(UInt<2>("h1"), rdP) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _next_reg_T_674 = cat(UInt<2>("h1"), rdP) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _next_reg_T_675 = and(now.reg[_next_reg_T_674], imm) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 248:51]
        next.reg[_T_1240] <= _next_reg_T_675 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 248:28]
      node _T_1241 = and(inst, UInt<16>("hf003")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_1242 = eq(UInt<16>("h8002"), _T_1241) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_1243 = bits(inst, 11, 7) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 11:55]
      node _T_1244 = neq(_T_1243, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 11:63]
      node _T_1245 = bits(inst, 6, 2) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 73:112]
      node _T_1246 = neq(_T_1245, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 73:119]
      node _T_1247 = and(_T_1244, _T_1246) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 73:105]
      node _T_1248 = and(_T_1242, _T_1247) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:45]
      when _T_1248 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 251:23]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_1249 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 112:97]
        node _funct4_T_2 = bits(_T_1249, 15, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct4 <= _funct4_T_2 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1250 = bits(_T_1249, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_63 = bits(_T_1250, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_63 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1251 = bits(_T_1250, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_31 = bits(_T_1251, 6, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_31 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1252 = bits(_T_1251, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_1252 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        rd <= rs1 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 112:110]
        node _next_reg_T_676 = add(now.reg[UInt<1>("h0")], now.reg[rs2]) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 251:64]
        node _next_reg_T_677 = tail(_next_reg_T_676, 1) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 251:64]
        next.reg[rd] <= _next_reg_T_677 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 251:48]
      node _T_1253 = and(inst, UInt<16>("hf003")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_1254 = eq(UInt<16>("h9002"), _T_1253) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_1255 = bits(inst, 11, 7) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 11:55]
      node _T_1256 = neq(_T_1255, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 11:63]
      node _T_1257 = bits(inst, 6, 2) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 76:112]
      node _T_1258 = neq(_T_1257, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 76:119]
      node _T_1259 = and(_T_1256, _T_1258) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 76:105]
      node _T_1260 = and(_T_1254, _T_1259) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:45]
      when _T_1260 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 252:23]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_1261 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 112:97]
        node _funct4_T_3 = bits(_T_1261, 15, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct4 <= _funct4_T_3 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1262 = bits(_T_1261, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_64 = bits(_T_1262, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_64 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1263 = bits(_T_1262, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_32 = bits(_T_1263, 6, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_32 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1264 = bits(_T_1263, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_1264 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        rd <= rs1 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 112:110]
        node _next_reg_T_678 = add(now.reg[rd], now.reg[rs2]) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 252:63]
        node _next_reg_T_679 = tail(_next_reg_T_678, 1) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 252:63]
        next.reg[rd] <= _next_reg_T_679 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 252:48]
      node _T_1265 = and(inst, UInt<16>("hfc63")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1266 = eq(UInt<16>("h8c61"), _T_1265) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1266 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 253:23]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_1267 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 118:97]
        node _funct6_T = bits(_T_1267, 15, 10) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct6 <= _funct6_T @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1268 = bits(_T_1267, 9, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1P_T_7 = bits(_T_1268, 9, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1P <= _rs1P_T_7 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1269 = bits(_T_1268, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct2_T = bits(_T_1269, 6, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct2 <= _funct2_T @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1270 = bits(_T_1269, 4, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2P_T_1 = bits(_T_1270, 4, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2P <= _rs2P_T_1 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1271 = bits(_T_1270, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_1271 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        rdP <= rs1P @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 118:111]
        node _T_1272 = cat(UInt<2>("h1"), rdP) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _next_reg_T_680 = cat(UInt<2>("h1"), rdP) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _next_reg_T_681 = cat(UInt<2>("h1"), rs2P) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _next_reg_T_682 = and(now.reg[_next_reg_T_680], now.reg[_next_reg_T_681]) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 253:79]
        next.reg[_T_1272] <= _next_reg_T_682 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 253:56]
      node _T_1273 = and(inst, UInt<16>("hfc63")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1274 = eq(UInt<16>("h8c41"), _T_1273) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1274 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 254:23]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_1275 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 118:97]
        node _funct6_T_1 = bits(_T_1275, 15, 10) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct6 <= _funct6_T_1 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1276 = bits(_T_1275, 9, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1P_T_8 = bits(_T_1276, 9, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1P <= _rs1P_T_8 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1277 = bits(_T_1276, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct2_T_1 = bits(_T_1277, 6, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct2 <= _funct2_T_1 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1278 = bits(_T_1277, 4, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2P_T_2 = bits(_T_1278, 4, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2P <= _rs2P_T_2 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1279 = bits(_T_1278, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_1279 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        rdP <= rs1P @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 118:111]
        node _T_1280 = cat(UInt<2>("h1"), rdP) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _next_reg_T_683 = cat(UInt<2>("h1"), rdP) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _next_reg_T_684 = cat(UInt<2>("h1"), rs2P) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _next_reg_T_685 = or(now.reg[_next_reg_T_683], now.reg[_next_reg_T_684]) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 254:79]
        next.reg[_T_1280] <= _next_reg_T_685 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 254:56]
      node _T_1281 = and(inst, UInt<16>("hfc63")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1282 = eq(UInt<16>("h8c21"), _T_1281) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1282 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 255:23]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_1283 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 118:97]
        node _funct6_T_2 = bits(_T_1283, 15, 10) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct6 <= _funct6_T_2 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1284 = bits(_T_1283, 9, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1P_T_9 = bits(_T_1284, 9, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1P <= _rs1P_T_9 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1285 = bits(_T_1284, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct2_T_2 = bits(_T_1285, 6, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct2 <= _funct2_T_2 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1286 = bits(_T_1285, 4, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2P_T_3 = bits(_T_1286, 4, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2P <= _rs2P_T_3 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1287 = bits(_T_1286, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_1287 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        rdP <= rs1P @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 118:111]
        node _T_1288 = cat(UInt<2>("h1"), rdP) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _next_reg_T_686 = cat(UInt<2>("h1"), rdP) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _next_reg_T_687 = cat(UInt<2>("h1"), rs2P) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _next_reg_T_688 = xor(now.reg[_next_reg_T_686], now.reg[_next_reg_T_687]) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 255:79]
        next.reg[_T_1288] <= _next_reg_T_688 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 255:56]
      node _T_1289 = and(inst, UInt<16>("hfc63")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1290 = eq(UInt<16>("h8c01"), _T_1289) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1290 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 256:23]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_1291 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 118:97]
        node _funct6_T_3 = bits(_T_1291, 15, 10) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct6 <= _funct6_T_3 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1292 = bits(_T_1291, 9, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1P_T_10 = bits(_T_1292, 9, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1P <= _rs1P_T_10 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1293 = bits(_T_1292, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct2_T_3 = bits(_T_1293, 6, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct2 <= _funct2_T_3 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1294 = bits(_T_1293, 4, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2P_T_4 = bits(_T_1294, 4, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2P <= _rs2P_T_4 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1295 = bits(_T_1294, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_1295 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        rdP <= rs1P @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 118:111]
        node _T_1296 = cat(UInt<2>("h1"), rdP) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _next_reg_T_689 = cat(UInt<2>("h1"), rdP) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _next_reg_T_690 = cat(UInt<2>("h1"), rs2P) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _next_reg_T_691 = sub(now.reg[_next_reg_T_689], now.reg[_next_reg_T_690]) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 256:79]
        node _next_reg_T_692 = tail(_next_reg_T_691, 1) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 256:79]
        next.reg[_T_1296] <= _next_reg_T_692 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 256:56]
      node _T_1297 = and(inst, UInt<16>("hef83")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1298 = eq(UInt<1>("h1"), _T_1297) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1298 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 259:23]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_1299 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 113:97]
        node _funct3_T_72 = bits(_T_1299, 15, 13) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_72 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1300 = bits(_T_1299, 12, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph1_T_6 = bits(_T_1300, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph1 <= _ph1_T_6 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1301 = bits(_T_1300, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_65 = bits(_T_1301, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_65 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1302 = bits(_T_1301, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph5_T_11 = bits(_T_1302, 6, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph5 <= _ph5_T_11 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1303 = bits(_T_1302, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_1303 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        rd <= rs1 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 113:110]
      node _T_1304 = and(inst, UInt<16>("he003")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_1305 = eq(UInt<15>("h6002"), _T_1304) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_1306 = bits(inst, 11, 7) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 11:55]
      node _T_1307 = neq(_T_1306, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 11:63]
      node _T_1308 = and(_T_1305, _T_1307) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:45]
      when _T_1308 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 267:24]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_1309 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 113:97]
        node _funct3_T_73 = bits(_T_1309, 15, 13) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_73 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1310 = bits(_T_1309, 12, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph1_T_7 = bits(_T_1310, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph1 <= _ph1_T_7 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1311 = bits(_T_1310, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_66 = bits(_T_1311, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_66 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1312 = bits(_T_1311, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph5_T_12 = bits(_T_1312, 6, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph5 <= _ph5_T_12 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1313 = bits(_T_1312, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_1313 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        rd <= rs1 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 113:110]
        node _imm_T_266 = bits(inst, 4, 4) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_267 = bits(inst, 3, 3) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_268 = bits(inst, 2, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_269 = bits(inst, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_270 = bits(inst, 6, 6) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_271 = bits(inst, 5, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node imm_lo_hi_11 = cat(_imm_T_269, _imm_T_270) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_lo_20 = cat(imm_lo_hi_11, _imm_T_271) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_hi_20 = cat(_imm_T_266, _imm_T_267) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_20 = cat(imm_hi_hi_20, _imm_T_268) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _imm_T_272 = cat(imm_hi_20, imm_lo_20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _imm_T_273 = cat(_imm_T_272, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:10]
        node _imm_T_274 = cat(UInt<55>("h0"), _imm_T_273) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 21:10]
        imm <= _imm_T_274 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 269:20]
        node _next_reg_T_693 = add(now.reg[UInt<2>("h2")], imm) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 270:52]
        node _next_reg_T_694 = tail(_next_reg_T_693, 1) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 270:52]
        node _next_reg_rOff_T_9 = bits(_next_reg_T_694, 2, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 58:31]
        node next_reg_rOff_9 = shl(_next_reg_rOff_T_9, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 58:51]
        node _next_reg_rMask_T_63 = eq(UInt<4>("h8"), UInt<7>("h40")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_64 = mux(_next_reg_rMask_T_63, UInt<64>("hff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_65 = eq(UInt<5>("h10"), UInt<7>("h40")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_66 = mux(_next_reg_rMask_T_65, UInt<64>("hffff"), _next_reg_rMask_T_64) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_67 = eq(UInt<6>("h20"), UInt<7>("h40")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_68 = mux(_next_reg_rMask_T_67, UInt<64>("hffffffff"), _next_reg_rMask_T_66) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_69 = eq(UInt<7>("h40"), UInt<7>("h40")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node next_reg_rMask_9 = mux(_next_reg_rMask_T_69, UInt<64>("hffffffffffffffff"), _next_reg_rMask_T_68) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        wire next_reg_mstatusStruct_9 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        wire _next_reg_mstatusStruct_WIRE_9 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        _next_reg_mstatusStruct_WIRE_9 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_234 = bits(_next_reg_mstatusStruct_WIRE_9, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_9.pad4 <= _next_reg_mstatusStruct_T_234 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_235 = bits(_next_reg_mstatusStruct_WIRE_9, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_9.sie <= _next_reg_mstatusStruct_T_235 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_236 = bits(_next_reg_mstatusStruct_WIRE_9, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_9.pad3 <= _next_reg_mstatusStruct_T_236 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_237 = bits(_next_reg_mstatusStruct_WIRE_9, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_9.mie <= _next_reg_mstatusStruct_T_237 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_238 = bits(_next_reg_mstatusStruct_WIRE_9, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_9.pad2 <= _next_reg_mstatusStruct_T_238 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_239 = bits(_next_reg_mstatusStruct_WIRE_9, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_9.spie <= _next_reg_mstatusStruct_T_239 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_240 = bits(_next_reg_mstatusStruct_WIRE_9, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_9.ube <= _next_reg_mstatusStruct_T_240 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_241 = bits(_next_reg_mstatusStruct_WIRE_9, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_9.mpie <= _next_reg_mstatusStruct_T_241 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_242 = bits(_next_reg_mstatusStruct_WIRE_9, 8, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_9.spp <= _next_reg_mstatusStruct_T_242 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_243 = bits(_next_reg_mstatusStruct_WIRE_9, 10, 9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_9.vs <= _next_reg_mstatusStruct_T_243 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_244 = bits(_next_reg_mstatusStruct_WIRE_9, 12, 11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_9.mpp <= _next_reg_mstatusStruct_T_244 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_245 = bits(_next_reg_mstatusStruct_WIRE_9, 14, 13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_9.fs <= _next_reg_mstatusStruct_T_245 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_246 = bits(_next_reg_mstatusStruct_WIRE_9, 16, 15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_9.xs <= _next_reg_mstatusStruct_T_246 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_247 = bits(_next_reg_mstatusStruct_WIRE_9, 17, 17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_9.mprv <= _next_reg_mstatusStruct_T_247 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_248 = bits(_next_reg_mstatusStruct_WIRE_9, 18, 18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_9.sum <= _next_reg_mstatusStruct_T_248 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_249 = bits(_next_reg_mstatusStruct_WIRE_9, 19, 19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_9.mxr <= _next_reg_mstatusStruct_T_249 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_250 = bits(_next_reg_mstatusStruct_WIRE_9, 20, 20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_9.tvm <= _next_reg_mstatusStruct_T_250 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_251 = bits(_next_reg_mstatusStruct_WIRE_9, 21, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_9.tw <= _next_reg_mstatusStruct_T_251 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_252 = bits(_next_reg_mstatusStruct_WIRE_9, 22, 22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_9.tsr <= _next_reg_mstatusStruct_T_252 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_253 = bits(_next_reg_mstatusStruct_WIRE_9, 31, 23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_9.pad0 <= _next_reg_mstatusStruct_T_253 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_254 = bits(_next_reg_mstatusStruct_WIRE_9, 33, 32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_9.uxl <= _next_reg_mstatusStruct_T_254 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_255 = bits(_next_reg_mstatusStruct_WIRE_9, 35, 34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_9.sxl <= _next_reg_mstatusStruct_T_255 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_256 = bits(_next_reg_mstatusStruct_WIRE_9, 36, 36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_9.sbe <= _next_reg_mstatusStruct_T_256 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_257 = bits(_next_reg_mstatusStruct_WIRE_9, 37, 37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_9.mbe <= _next_reg_mstatusStruct_T_257 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_258 = bits(_next_reg_mstatusStruct_WIRE_9, 62, 38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_9.pad1 <= _next_reg_mstatusStruct_T_258 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_259 = bits(_next_reg_mstatusStruct_WIRE_9, 63, 63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_9.sd <= _next_reg_mstatusStruct_T_259 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_pv_T_9 = bits(next_reg_mstatusStruct_9.mprv, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 61:50]
        node next_reg_pv_9 = mux(_next_reg_pv_T_9, next_reg_mstatusStruct_9.mpp, now.internal.privilegeMode) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 61:30]
        wire _next_reg_vmEnable_WIRE_18 : { mode : UInt<4>, asid : UInt<16>, ppn : UInt<44>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
        wire _next_reg_vmEnable_WIRE_19 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
        _next_reg_vmEnable_WIRE_19 <= now.csr.satp @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
        node _next_reg_vmEnable_T_45 = bits(_next_reg_vmEnable_WIRE_19, 43, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
        _next_reg_vmEnable_WIRE_18.ppn <= _next_reg_vmEnable_T_45 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
        node _next_reg_vmEnable_T_46 = bits(_next_reg_vmEnable_WIRE_19, 59, 44) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
        _next_reg_vmEnable_WIRE_18.asid <= _next_reg_vmEnable_T_46 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
        node _next_reg_vmEnable_T_47 = bits(_next_reg_vmEnable_WIRE_19, 63, 60) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
        _next_reg_vmEnable_WIRE_18.mode <= _next_reg_vmEnable_T_47 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
        node _next_reg_vmEnable_T_48 = eq(_next_reg_vmEnable_WIRE_18.mode, UInt<4>("h8")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:70]
        node _next_reg_vmEnable_T_49 = lt(next_reg_pv_9, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:85]
        node next_reg_vmEnable_9 = and(_next_reg_vmEnable_T_48, _next_reg_vmEnable_T_49) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:78]
        mem.read.valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 63:22]
        when next_reg_vmEnable_9 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 64:22]
          wire next_reg_success_9 : UInt<1> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 260:28]
          wire next_reg_finaladdr_9 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 261:28]
          wire next_reg_flag_9 : UInt<1> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 247:20]
          next_reg_flag_9 <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 253:10]
          when next_reg_flag_9 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 262:30]
            wire next_reg_LevelVec_9 : { valid : UInt<1>, success : UInt<1>, addr : UInt<64>, pte : UInt<64>}[3] @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 265:26]
            wire next_reg_SatpNow_9 : { mode : UInt<4>, asid : UInt<16>, ppn : UInt<44>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            wire _next_reg_SatpNow_WIRE_9 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            _next_reg_SatpNow_WIRE_9 <= now.csr.satp @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            node _next_reg_SatpNow_T_27 = bits(_next_reg_SatpNow_WIRE_9, 43, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            next_reg_SatpNow_9.ppn <= _next_reg_SatpNow_T_27 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            node _next_reg_SatpNow_T_28 = bits(_next_reg_SatpNow_WIRE_9, 59, 44) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            next_reg_SatpNow_9.asid <= _next_reg_SatpNow_T_28 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            node _next_reg_SatpNow_T_29 = bits(_next_reg_SatpNow_WIRE_9, 63, 60) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            next_reg_SatpNow_9.mode <= _next_reg_SatpNow_T_29 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            next_reg_LevelVec_9[2].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 267:25]
            node _next_reg_LevelVec_2_addr_T_36 = bits(_next_reg_T_694, 38, 30) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:67]
            node _next_reg_LevelVec_2_addr_T_37 = cat(next_reg_SatpNow_9.ppn, _next_reg_LevelVec_2_addr_T_36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:49]
            node _next_reg_LevelVec_2_addr_T_38 = cat(UInt<8>("h0"), _next_reg_LevelVec_2_addr_T_37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:35]
            node _next_reg_LevelVec_2_addr_T_39 = cat(_next_reg_LevelVec_2_addr_T_38, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:31]
            next_reg_LevelVec_9[2].addr <= _next_reg_LevelVec_2_addr_T_39 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:25]
            when next_reg_LevelVec_9[2].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 271:41]
              tlb.Anotherread[0].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
              tlb.Anotherread[0].addr <= next_reg_LevelVec_9[2].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
              tlb.Anotherread[0].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
              wire next_reg_PTE_27 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire _next_reg_PTE_WIRE_27 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              _next_reg_PTE_WIRE_27 <= tlb.Anotherread[0].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_108 = bits(_next_reg_PTE_WIRE_27, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_27.flag <= _next_reg_PTE_T_108 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_109 = bits(_next_reg_PTE_WIRE_27, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_27.rsw <= _next_reg_PTE_T_109 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_110 = bits(_next_reg_PTE_WIRE_27, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_27.ppn <= _next_reg_PTE_T_110 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_111 = bits(_next_reg_PTE_WIRE_27, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_27.reserved <= _next_reg_PTE_T_111 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire next_reg_PTEFlag_27 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              wire _next_reg_PTEFlag_WIRE_27 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              _next_reg_PTEFlag_WIRE_27 <= next_reg_PTE_27.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_216 = bits(_next_reg_PTEFlag_WIRE_27, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_27.v <= _next_reg_PTEFlag_T_216 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_217 = bits(_next_reg_PTEFlag_WIRE_27, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_27.r <= _next_reg_PTEFlag_T_217 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_218 = bits(_next_reg_PTEFlag_WIRE_27, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_27.w <= _next_reg_PTEFlag_T_218 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_219 = bits(_next_reg_PTEFlag_WIRE_27, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_27.x <= _next_reg_PTEFlag_T_219 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_220 = bits(_next_reg_PTEFlag_WIRE_27, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_27.u <= _next_reg_PTEFlag_T_220 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_221 = bits(_next_reg_PTEFlag_WIRE_27, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_27.g <= _next_reg_PTEFlag_T_221 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_222 = bits(_next_reg_PTEFlag_WIRE_27, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_27.a <= _next_reg_PTEFlag_T_222 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_223 = bits(_next_reg_PTEFlag_WIRE_27, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_27.d <= _next_reg_PTEFlag_T_223 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_T_695 = eq(next_reg_PTEFlag_27.v, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:16]
              node _next_reg_T_696 = eq(next_reg_PTEFlag_27.r, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:31]
              node _next_reg_T_697 = and(_next_reg_T_696, next_reg_PTEFlag_27.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:42]
              node _next_reg_T_698 = or(_next_reg_T_695, _next_reg_T_697) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:27]
              when _next_reg_T_698 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:57]
                next_reg_LevelVec_9[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 281:45]
                next_reg_LevelVec_9[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 282:45]
                next_reg_LevelVec_9[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 284:41]
                next_reg_LevelVec_9[2].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 285:41]
              else :
                node _next_reg_T_699 = or(next_reg_PTEFlag_27.r, next_reg_PTEFlag_27.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:28]
                when _next_reg_T_699 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:42]
                  next_reg_LevelVec_9[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 291:47]
                  next_reg_LevelVec_9[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 292:47]
                  next_reg_LevelVec_9[2].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 294:43]
                  node next_reg_LevelVec_2_pte_lo_9 = cat(next_reg_PTE_27.rsw, next_reg_PTE_27.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node next_reg_LevelVec_2_pte_hi_9 = cat(next_reg_PTE_27.reserved, next_reg_PTE_27.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node _next_reg_LevelVec_2_pte_T_9 = cat(next_reg_LevelVec_2_pte_hi_9, next_reg_LevelVec_2_pte_lo_9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  next_reg_LevelVec_9[2].pte <= _next_reg_LevelVec_2_pte_T_9 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:43]
                else :
                  next_reg_LevelVec_9[1].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 299:47]
                  node _next_reg_LevelVec_1_addr_T_36 = bits(_next_reg_T_694, 29, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:86]
                  node _next_reg_LevelVec_1_addr_T_37 = cat(next_reg_PTE_27.ppn, _next_reg_LevelVec_1_addr_T_36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:72]
                  node _next_reg_LevelVec_1_addr_T_38 = cat(UInt<8>("h0"), _next_reg_LevelVec_1_addr_T_37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:58]
                  node _next_reg_LevelVec_1_addr_T_39 = cat(_next_reg_LevelVec_1_addr_T_38, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:54]
                  next_reg_LevelVec_9[1].addr <= _next_reg_LevelVec_1_addr_T_39 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:48]
                  next_reg_LevelVec_9[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 308:43]
                  next_reg_LevelVec_9[2].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 309:43]
            else :
              next_reg_LevelVec_9[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 316:43]
              next_reg_LevelVec_9[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 317:43]
              next_reg_LevelVec_9[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 319:39]
              next_reg_LevelVec_9[2].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 320:39]
            when next_reg_LevelVec_9[1].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 271:41]
              tlb.Anotherread[1].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
              tlb.Anotherread[1].addr <= next_reg_LevelVec_9[1].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
              tlb.Anotherread[1].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
              wire next_reg_PTE_28 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire _next_reg_PTE_WIRE_28 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              _next_reg_PTE_WIRE_28 <= tlb.Anotherread[1].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_112 = bits(_next_reg_PTE_WIRE_28, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_28.flag <= _next_reg_PTE_T_112 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_113 = bits(_next_reg_PTE_WIRE_28, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_28.rsw <= _next_reg_PTE_T_113 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_114 = bits(_next_reg_PTE_WIRE_28, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_28.ppn <= _next_reg_PTE_T_114 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_115 = bits(_next_reg_PTE_WIRE_28, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_28.reserved <= _next_reg_PTE_T_115 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire next_reg_PTEFlag_28 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              wire _next_reg_PTEFlag_WIRE_28 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              _next_reg_PTEFlag_WIRE_28 <= next_reg_PTE_28.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_224 = bits(_next_reg_PTEFlag_WIRE_28, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_28.v <= _next_reg_PTEFlag_T_224 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_225 = bits(_next_reg_PTEFlag_WIRE_28, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_28.r <= _next_reg_PTEFlag_T_225 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_226 = bits(_next_reg_PTEFlag_WIRE_28, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_28.w <= _next_reg_PTEFlag_T_226 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_227 = bits(_next_reg_PTEFlag_WIRE_28, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_28.x <= _next_reg_PTEFlag_T_227 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_228 = bits(_next_reg_PTEFlag_WIRE_28, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_28.u <= _next_reg_PTEFlag_T_228 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_229 = bits(_next_reg_PTEFlag_WIRE_28, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_28.g <= _next_reg_PTEFlag_T_229 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_230 = bits(_next_reg_PTEFlag_WIRE_28, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_28.a <= _next_reg_PTEFlag_T_230 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_231 = bits(_next_reg_PTEFlag_WIRE_28, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_28.d <= _next_reg_PTEFlag_T_231 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_T_700 = eq(next_reg_PTEFlag_28.v, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:16]
              node _next_reg_T_701 = eq(next_reg_PTEFlag_28.r, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:31]
              node _next_reg_T_702 = and(_next_reg_T_701, next_reg_PTEFlag_28.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:42]
              node _next_reg_T_703 = or(_next_reg_T_700, _next_reg_T_702) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:27]
              when _next_reg_T_703 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:57]
                next_reg_LevelVec_9[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 281:45]
                next_reg_LevelVec_9[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 282:45]
                next_reg_LevelVec_9[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 284:41]
                next_reg_LevelVec_9[1].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 285:41]
              else :
                node _next_reg_T_704 = or(next_reg_PTEFlag_28.r, next_reg_PTEFlag_28.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:28]
                when _next_reg_T_704 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:42]
                  next_reg_LevelVec_9[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 291:47]
                  next_reg_LevelVec_9[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 292:47]
                  next_reg_LevelVec_9[1].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 294:43]
                  node next_reg_LevelVec_1_pte_lo_9 = cat(next_reg_PTE_28.rsw, next_reg_PTE_28.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node next_reg_LevelVec_1_pte_hi_9 = cat(next_reg_PTE_28.reserved, next_reg_PTE_28.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node _next_reg_LevelVec_1_pte_T_9 = cat(next_reg_LevelVec_1_pte_hi_9, next_reg_LevelVec_1_pte_lo_9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  next_reg_LevelVec_9[1].pte <= _next_reg_LevelVec_1_pte_T_9 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:43]
                else :
                  next_reg_LevelVec_9[0].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 299:47]
                  node _next_reg_LevelVec_0_addr_T_36 = bits(_next_reg_T_694, 20, 12) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:86]
                  node _next_reg_LevelVec_0_addr_T_37 = cat(next_reg_PTE_28.ppn, _next_reg_LevelVec_0_addr_T_36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:72]
                  node _next_reg_LevelVec_0_addr_T_38 = cat(UInt<8>("h0"), _next_reg_LevelVec_0_addr_T_37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:58]
                  node _next_reg_LevelVec_0_addr_T_39 = cat(_next_reg_LevelVec_0_addr_T_38, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:54]
                  next_reg_LevelVec_9[0].addr <= _next_reg_LevelVec_0_addr_T_39 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:48]
                  next_reg_LevelVec_9[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 308:43]
                  next_reg_LevelVec_9[1].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 309:43]
            else :
              next_reg_LevelVec_9[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 316:43]
              next_reg_LevelVec_9[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 317:43]
              next_reg_LevelVec_9[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 319:39]
              next_reg_LevelVec_9[1].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 320:39]
            when next_reg_LevelVec_9[0].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 271:41]
              tlb.Anotherread[2].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
              tlb.Anotherread[2].addr <= next_reg_LevelVec_9[0].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
              tlb.Anotherread[2].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
              wire next_reg_PTE_29 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire _next_reg_PTE_WIRE_29 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              _next_reg_PTE_WIRE_29 <= tlb.Anotherread[2].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_116 = bits(_next_reg_PTE_WIRE_29, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_29.flag <= _next_reg_PTE_T_116 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_117 = bits(_next_reg_PTE_WIRE_29, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_29.rsw <= _next_reg_PTE_T_117 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_118 = bits(_next_reg_PTE_WIRE_29, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_29.ppn <= _next_reg_PTE_T_118 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_119 = bits(_next_reg_PTE_WIRE_29, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_29.reserved <= _next_reg_PTE_T_119 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire next_reg_PTEFlag_29 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              wire _next_reg_PTEFlag_WIRE_29 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              _next_reg_PTEFlag_WIRE_29 <= next_reg_PTE_29.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_232 = bits(_next_reg_PTEFlag_WIRE_29, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_29.v <= _next_reg_PTEFlag_T_232 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_233 = bits(_next_reg_PTEFlag_WIRE_29, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_29.r <= _next_reg_PTEFlag_T_233 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_234 = bits(_next_reg_PTEFlag_WIRE_29, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_29.w <= _next_reg_PTEFlag_T_234 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_235 = bits(_next_reg_PTEFlag_WIRE_29, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_29.x <= _next_reg_PTEFlag_T_235 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_236 = bits(_next_reg_PTEFlag_WIRE_29, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_29.u <= _next_reg_PTEFlag_T_236 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_237 = bits(_next_reg_PTEFlag_WIRE_29, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_29.g <= _next_reg_PTEFlag_T_237 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_238 = bits(_next_reg_PTEFlag_WIRE_29, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_29.a <= _next_reg_PTEFlag_T_238 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_239 = bits(_next_reg_PTEFlag_WIRE_29, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_29.d <= _next_reg_PTEFlag_T_239 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_T_705 = eq(next_reg_PTEFlag_29.v, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:16]
              node _next_reg_T_706 = eq(next_reg_PTEFlag_29.r, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:31]
              node _next_reg_T_707 = and(_next_reg_T_706, next_reg_PTEFlag_29.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:42]
              node _next_reg_T_708 = or(_next_reg_T_705, _next_reg_T_707) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:27]
              when _next_reg_T_708 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:57]
                next_reg_LevelVec_9[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 284:41]
                next_reg_LevelVec_9[0].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 285:41]
              else :
                node _next_reg_T_709 = or(next_reg_PTEFlag_29.r, next_reg_PTEFlag_29.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:28]
                when _next_reg_T_709 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:42]
                  next_reg_LevelVec_9[0].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 294:43]
                  node next_reg_LevelVec_0_pte_lo_9 = cat(next_reg_PTE_29.rsw, next_reg_PTE_29.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node next_reg_LevelVec_0_pte_hi_9 = cat(next_reg_PTE_29.reserved, next_reg_PTE_29.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node _next_reg_LevelVec_0_pte_T_9 = cat(next_reg_LevelVec_0_pte_hi_9, next_reg_LevelVec_0_pte_lo_9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  next_reg_LevelVec_9[0].pte <= _next_reg_LevelVec_0_pte_T_9 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:43]
                else :
                  next_reg_LevelVec_9[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 308:43]
                  next_reg_LevelVec_9[0].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 309:43]
            else :
              next_reg_LevelVec_9[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 319:39]
              next_reg_LevelVec_9[0].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 320:39]
            node _next_reg_successLevel_T_63 = cat(next_reg_LevelVec_9[2].success, next_reg_LevelVec_9[1].success) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 334:43]
            node _next_reg_successLevel_T_64 = cat(_next_reg_successLevel_T_63, next_reg_LevelVec_9[0].success) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 334:39]
            node _next_reg_successLevel_T_65 = eq(UInt<3>("h4"), _next_reg_successLevel_T_64) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node _next_reg_successLevel_T_66 = mux(_next_reg_successLevel_T_65, UInt<2>("h2"), UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node _next_reg_successLevel_T_67 = eq(UInt<2>("h2"), _next_reg_successLevel_T_64) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node _next_reg_successLevel_T_68 = mux(_next_reg_successLevel_T_67, UInt<1>("h1"), _next_reg_successLevel_T_66) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node _next_reg_successLevel_T_69 = eq(UInt<1>("h1"), _next_reg_successLevel_T_64) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node next_reg_successLevel_9 = mux(_next_reg_successLevel_T_69, UInt<1>("h0"), _next_reg_successLevel_T_68) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node _next_reg_T_710 = eq(next_reg_successLevel_9, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 335:27]
            node _next_reg_T_711 = not(_next_reg_T_710) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 335:12]
            when _next_reg_T_711 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 335:37]
              wire _next_reg_WIRE_72 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              wire _next_reg_WIRE_73 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              _next_reg_WIRE_73 <= next_reg_LevelVec_9[next_reg_successLevel_9].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              node _next_reg_T_712 = bits(_next_reg_WIRE_73, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              _next_reg_WIRE_72.flag <= _next_reg_T_712 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              node _next_reg_T_713 = bits(_next_reg_WIRE_73, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              _next_reg_WIRE_72.rsw <= _next_reg_T_713 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              node _next_reg_T_714 = bits(_next_reg_WIRE_73, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              _next_reg_WIRE_72.ppn <= _next_reg_T_714 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              node _next_reg_T_715 = bits(_next_reg_WIRE_73, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              _next_reg_WIRE_72.reserved <= _next_reg_T_715 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              wire _next_reg_WIRE_74 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              wire _next_reg_WIRE_75 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _next_reg_WIRE_75 <= _next_reg_WIRE_72.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _next_reg_T_716 = bits(_next_reg_WIRE_75, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _next_reg_WIRE_74.v <= _next_reg_T_716 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _next_reg_T_717 = bits(_next_reg_WIRE_75, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _next_reg_WIRE_74.r <= _next_reg_T_717 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _next_reg_T_718 = bits(_next_reg_WIRE_75, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _next_reg_WIRE_74.w <= _next_reg_T_718 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _next_reg_T_719 = bits(_next_reg_WIRE_75, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _next_reg_WIRE_74.x <= _next_reg_T_719 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _next_reg_T_720 = bits(_next_reg_WIRE_75, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _next_reg_WIRE_74.u <= _next_reg_T_720 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _next_reg_T_721 = bits(_next_reg_WIRE_75, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _next_reg_WIRE_74.g <= _next_reg_T_721 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _next_reg_T_722 = bits(_next_reg_WIRE_75, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _next_reg_WIRE_74.a <= _next_reg_T_722 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _next_reg_T_723 = bits(_next_reg_WIRE_75, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _next_reg_WIRE_74.d <= _next_reg_T_723 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              wire _next_reg_mstatus_mxr_WIRE_18 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              wire _next_reg_mstatus_mxr_WIRE_19 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_19 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_234 = bits(_next_reg_mstatus_mxr_WIRE_19, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_18.pad4 <= _next_reg_mstatus_mxr_T_234 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_235 = bits(_next_reg_mstatus_mxr_WIRE_19, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_18.sie <= _next_reg_mstatus_mxr_T_235 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_236 = bits(_next_reg_mstatus_mxr_WIRE_19, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_18.pad3 <= _next_reg_mstatus_mxr_T_236 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_237 = bits(_next_reg_mstatus_mxr_WIRE_19, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_18.mie <= _next_reg_mstatus_mxr_T_237 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_238 = bits(_next_reg_mstatus_mxr_WIRE_19, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_18.pad2 <= _next_reg_mstatus_mxr_T_238 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_239 = bits(_next_reg_mstatus_mxr_WIRE_19, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_18.spie <= _next_reg_mstatus_mxr_T_239 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_240 = bits(_next_reg_mstatus_mxr_WIRE_19, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_18.ube <= _next_reg_mstatus_mxr_T_240 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_241 = bits(_next_reg_mstatus_mxr_WIRE_19, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_18.mpie <= _next_reg_mstatus_mxr_T_241 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_242 = bits(_next_reg_mstatus_mxr_WIRE_19, 8, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_18.spp <= _next_reg_mstatus_mxr_T_242 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_243 = bits(_next_reg_mstatus_mxr_WIRE_19, 10, 9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_18.vs <= _next_reg_mstatus_mxr_T_243 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_244 = bits(_next_reg_mstatus_mxr_WIRE_19, 12, 11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_18.mpp <= _next_reg_mstatus_mxr_T_244 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_245 = bits(_next_reg_mstatus_mxr_WIRE_19, 14, 13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_18.fs <= _next_reg_mstatus_mxr_T_245 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_246 = bits(_next_reg_mstatus_mxr_WIRE_19, 16, 15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_18.xs <= _next_reg_mstatus_mxr_T_246 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_247 = bits(_next_reg_mstatus_mxr_WIRE_19, 17, 17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_18.mprv <= _next_reg_mstatus_mxr_T_247 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_248 = bits(_next_reg_mstatus_mxr_WIRE_19, 18, 18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_18.sum <= _next_reg_mstatus_mxr_T_248 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_249 = bits(_next_reg_mstatus_mxr_WIRE_19, 19, 19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_18.mxr <= _next_reg_mstatus_mxr_T_249 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_250 = bits(_next_reg_mstatus_mxr_WIRE_19, 20, 20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_18.tvm <= _next_reg_mstatus_mxr_T_250 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_251 = bits(_next_reg_mstatus_mxr_WIRE_19, 21, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_18.tw <= _next_reg_mstatus_mxr_T_251 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_252 = bits(_next_reg_mstatus_mxr_WIRE_19, 22, 22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_18.tsr <= _next_reg_mstatus_mxr_T_252 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_253 = bits(_next_reg_mstatus_mxr_WIRE_19, 31, 23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_18.pad0 <= _next_reg_mstatus_mxr_T_253 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_254 = bits(_next_reg_mstatus_mxr_WIRE_19, 33, 32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_18.uxl <= _next_reg_mstatus_mxr_T_254 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_255 = bits(_next_reg_mstatus_mxr_WIRE_19, 35, 34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_18.sxl <= _next_reg_mstatus_mxr_T_255 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_256 = bits(_next_reg_mstatus_mxr_WIRE_19, 36, 36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_18.sbe <= _next_reg_mstatus_mxr_T_256 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_257 = bits(_next_reg_mstatus_mxr_WIRE_19, 37, 37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_18.mbe <= _next_reg_mstatus_mxr_T_257 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_258 = bits(_next_reg_mstatus_mxr_WIRE_19, 62, 38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_18.pad1 <= _next_reg_mstatus_mxr_T_258 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_259 = bits(_next_reg_mstatus_mxr_WIRE_19, 63, 63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_18.sd <= _next_reg_mstatus_mxr_T_259 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node next_reg_mstatus_mxr_9 = bits(_next_reg_mstatus_mxr_WIRE_18.mxr, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:73]
              wire _next_reg_mstatus_sum_WIRE_18 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              wire _next_reg_mstatus_sum_WIRE_19 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_19 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_234 = bits(_next_reg_mstatus_sum_WIRE_19, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_18.pad4 <= _next_reg_mstatus_sum_T_234 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_235 = bits(_next_reg_mstatus_sum_WIRE_19, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_18.sie <= _next_reg_mstatus_sum_T_235 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_236 = bits(_next_reg_mstatus_sum_WIRE_19, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_18.pad3 <= _next_reg_mstatus_sum_T_236 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_237 = bits(_next_reg_mstatus_sum_WIRE_19, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_18.mie <= _next_reg_mstatus_sum_T_237 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_238 = bits(_next_reg_mstatus_sum_WIRE_19, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_18.pad2 <= _next_reg_mstatus_sum_T_238 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_239 = bits(_next_reg_mstatus_sum_WIRE_19, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_18.spie <= _next_reg_mstatus_sum_T_239 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_240 = bits(_next_reg_mstatus_sum_WIRE_19, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_18.ube <= _next_reg_mstatus_sum_T_240 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_241 = bits(_next_reg_mstatus_sum_WIRE_19, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_18.mpie <= _next_reg_mstatus_sum_T_241 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_242 = bits(_next_reg_mstatus_sum_WIRE_19, 8, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_18.spp <= _next_reg_mstatus_sum_T_242 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_243 = bits(_next_reg_mstatus_sum_WIRE_19, 10, 9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_18.vs <= _next_reg_mstatus_sum_T_243 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_244 = bits(_next_reg_mstatus_sum_WIRE_19, 12, 11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_18.mpp <= _next_reg_mstatus_sum_T_244 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_245 = bits(_next_reg_mstatus_sum_WIRE_19, 14, 13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_18.fs <= _next_reg_mstatus_sum_T_245 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_246 = bits(_next_reg_mstatus_sum_WIRE_19, 16, 15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_18.xs <= _next_reg_mstatus_sum_T_246 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_247 = bits(_next_reg_mstatus_sum_WIRE_19, 17, 17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_18.mprv <= _next_reg_mstatus_sum_T_247 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_248 = bits(_next_reg_mstatus_sum_WIRE_19, 18, 18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_18.sum <= _next_reg_mstatus_sum_T_248 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_249 = bits(_next_reg_mstatus_sum_WIRE_19, 19, 19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_18.mxr <= _next_reg_mstatus_sum_T_249 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_250 = bits(_next_reg_mstatus_sum_WIRE_19, 20, 20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_18.tvm <= _next_reg_mstatus_sum_T_250 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_251 = bits(_next_reg_mstatus_sum_WIRE_19, 21, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_18.tw <= _next_reg_mstatus_sum_T_251 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_252 = bits(_next_reg_mstatus_sum_WIRE_19, 22, 22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_18.tsr <= _next_reg_mstatus_sum_T_252 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_253 = bits(_next_reg_mstatus_sum_WIRE_19, 31, 23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_18.pad0 <= _next_reg_mstatus_sum_T_253 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_254 = bits(_next_reg_mstatus_sum_WIRE_19, 33, 32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_18.uxl <= _next_reg_mstatus_sum_T_254 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_255 = bits(_next_reg_mstatus_sum_WIRE_19, 35, 34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_18.sxl <= _next_reg_mstatus_sum_T_255 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_256 = bits(_next_reg_mstatus_sum_WIRE_19, 36, 36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_18.sbe <= _next_reg_mstatus_sum_T_256 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_257 = bits(_next_reg_mstatus_sum_WIRE_19, 37, 37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_18.mbe <= _next_reg_mstatus_sum_T_257 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_258 = bits(_next_reg_mstatus_sum_WIRE_19, 62, 38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_18.pad1 <= _next_reg_mstatus_sum_T_258 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_259 = bits(_next_reg_mstatus_sum_WIRE_19, 63, 63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_18.sd <= _next_reg_mstatus_sum_T_259 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node next_reg_mstatus_sum_9 = bits(_next_reg_mstatus_sum_WIRE_18.sum, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:73]
              node _next_reg_permCheck_T_99 = eq(next_reg_pv_9, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:32]
              node _next_reg_permCheck_T_100 = eq(_next_reg_WIRE_74.u, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:45]
              node _next_reg_permCheck_T_101 = and(_next_reg_permCheck_T_99, _next_reg_permCheck_T_100) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:42]
              node _next_reg_permCheck_T_102 = eq(_next_reg_permCheck_T_101, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:21]
              node _next_reg_permCheck_T_103 = and(_next_reg_WIRE_74.v, _next_reg_permCheck_T_102) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:18]
              node _next_reg_permCheck_T_104 = eq(next_reg_pv_9, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:72]
              node _next_reg_permCheck_T_105 = and(_next_reg_permCheck_T_104, _next_reg_WIRE_74.u) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:82]
              node _next_reg_permCheck_T_106 = eq(next_reg_mstatus_sum_9, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:100]
              node _next_reg_permCheck_T_107 = or(_next_reg_permCheck_T_106, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:113]
              node _next_reg_permCheck_T_108 = and(_next_reg_permCheck_T_105, _next_reg_permCheck_T_107) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:96]
              node _next_reg_permCheck_T_109 = eq(_next_reg_permCheck_T_108, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:61]
              node next_reg_permCheck_9 = and(_next_reg_permCheck_T_103, _next_reg_permCheck_T_109) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:58]
              node next_reg_permExec_9 = and(next_reg_permCheck_9, _next_reg_WIRE_74.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 179:31]
              node _next_reg_permLoad_T_18 = and(next_reg_mstatus_mxr_9, _next_reg_WIRE_74.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 180:61]
              node _next_reg_permLoad_T_19 = or(_next_reg_WIRE_74.r, _next_reg_permLoad_T_18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 180:46]
              node next_reg_permLoad_9 = and(next_reg_permCheck_9, _next_reg_permLoad_T_19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 180:31]
              node next_reg_permStore_9 = and(next_reg_permCheck_9, _next_reg_WIRE_74.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 181:31]
              node _next_reg_T_724 = and(UInt<1>("h0"), next_reg_permExec_9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:15]
              node _next_reg_T_725 = eq(UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:32]
              node _next_reg_T_726 = eq(UInt<1>("h1"), UInt<1>("h1")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:71]
              node _next_reg_T_727 = and(next_reg_permLoad_9, _next_reg_T_726) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:56]
              node _next_reg_T_728 = eq(UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:111]
              node _next_reg_T_729 = and(next_reg_permStore_9, _next_reg_T_728) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:96]
              node _next_reg_T_730 = or(_next_reg_T_727, _next_reg_T_729) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:82]
              node _next_reg_T_731 = and(_next_reg_T_725, _next_reg_T_730) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:42]
              node _next_reg_T_732 = or(_next_reg_T_724, _next_reg_T_731) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:28]
              when _next_reg_T_732 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 346:11]
                wire _next_reg_WIRE_76 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                wire _next_reg_WIRE_77 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                _next_reg_WIRE_77 <= next_reg_LevelVec_9[next_reg_successLevel_9].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                node _next_reg_T_733 = bits(_next_reg_WIRE_77, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                _next_reg_WIRE_76.flag <= _next_reg_T_733 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                node _next_reg_T_734 = bits(_next_reg_WIRE_77, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                _next_reg_WIRE_76.rsw <= _next_reg_T_734 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                node _next_reg_T_735 = bits(_next_reg_WIRE_77, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                _next_reg_WIRE_76.ppn <= _next_reg_T_735 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                node _next_reg_T_736 = bits(_next_reg_WIRE_77, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                _next_reg_WIRE_76.reserved <= _next_reg_T_736 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                node _next_reg_mask_mask_T_45 = eq(UInt<2>("h2"), next_reg_successLevel_9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node _next_reg_mask_mask_T_46 = mux(_next_reg_mask_mask_T_45, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node _next_reg_mask_mask_T_47 = eq(UInt<1>("h1"), next_reg_successLevel_9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node _next_reg_mask_mask_T_48 = mux(_next_reg_mask_mask_T_47, UInt<9>("h1ff"), _next_reg_mask_mask_T_46) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node _next_reg_mask_mask_T_49 = eq(UInt<1>("h0"), next_reg_successLevel_9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node next_reg_mask_9 = mux(_next_reg_mask_mask_T_49, UInt<1>("h0"), _next_reg_mask_mask_T_48) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node _next_reg_T_737 = and(next_reg_mask_9, _next_reg_WIRE_76.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 240:11]
                node _next_reg_T_738 = neq(_next_reg_T_737, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 240:18]
                when _next_reg_T_738 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:99]
                  next_reg_success_9 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 351:26]
                  next_reg_finaladdr_9 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 352:26]
                else :
                  node _next_reg_T_739 = eq(UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 357:30]
                  when _next_reg_T_739 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 357:41]
                    wire _next_reg_WIRE_78 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    wire _next_reg_WIRE_79 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    _next_reg_WIRE_79 <= next_reg_LevelVec_9[next_reg_successLevel_9].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    node _next_reg_T_740 = bits(_next_reg_WIRE_79, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    _next_reg_WIRE_78.flag <= _next_reg_T_740 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    node _next_reg_T_741 = bits(_next_reg_WIRE_79, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    _next_reg_WIRE_78.rsw <= _next_reg_T_741 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    node _next_reg_T_742 = bits(_next_reg_WIRE_79, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    _next_reg_WIRE_78.ppn <= _next_reg_T_742 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    node _next_reg_T_743 = bits(_next_reg_WIRE_79, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    _next_reg_WIRE_78.reserved <= _next_reg_T_743 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    wire next_reg_FlagPTE_9 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    wire _next_reg_FlagPTE_WIRE_9 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    _next_reg_FlagPTE_WIRE_9 <= _next_reg_WIRE_78.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _next_reg_FlagPTE_T_72 = bits(_next_reg_FlagPTE_WIRE_9, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    next_reg_FlagPTE_9.v <= _next_reg_FlagPTE_T_72 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _next_reg_FlagPTE_T_73 = bits(_next_reg_FlagPTE_WIRE_9, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    next_reg_FlagPTE_9.r <= _next_reg_FlagPTE_T_73 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _next_reg_FlagPTE_T_74 = bits(_next_reg_FlagPTE_WIRE_9, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    next_reg_FlagPTE_9.w <= _next_reg_FlagPTE_T_74 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _next_reg_FlagPTE_T_75 = bits(_next_reg_FlagPTE_WIRE_9, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    next_reg_FlagPTE_9.x <= _next_reg_FlagPTE_T_75 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _next_reg_FlagPTE_T_76 = bits(_next_reg_FlagPTE_WIRE_9, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    next_reg_FlagPTE_9.u <= _next_reg_FlagPTE_T_76 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _next_reg_FlagPTE_T_77 = bits(_next_reg_FlagPTE_WIRE_9, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    next_reg_FlagPTE_9.g <= _next_reg_FlagPTE_T_77 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _next_reg_FlagPTE_T_78 = bits(_next_reg_FlagPTE_WIRE_9, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    next_reg_FlagPTE_9.a <= _next_reg_FlagPTE_T_78 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _next_reg_FlagPTE_T_79 = bits(_next_reg_FlagPTE_WIRE_9, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    next_reg_FlagPTE_9.d <= _next_reg_FlagPTE_T_79 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    wire next_reg_FlagPTEnew_9 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    next_reg_FlagPTEnew_9.v <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    next_reg_FlagPTEnew_9.r <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    next_reg_FlagPTEnew_9.w <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    next_reg_FlagPTEnew_9.x <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    next_reg_FlagPTEnew_9.u <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    next_reg_FlagPTEnew_9.g <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    next_reg_FlagPTEnew_9.a <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    next_reg_FlagPTEnew_9.d <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    node _next_reg_T_744 = not(next_reg_FlagPTE_9.a) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:10]
                    node _next_reg_T_745 = not(next_reg_FlagPTE_9.d) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:23]
                    node _next_reg_T_746 = or(_next_reg_T_744, _next_reg_T_745) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:21]
                    when _next_reg_T_746 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:35]
                      next_reg_FlagPTEnew_9 <= next_reg_FlagPTE_9 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 198:20]
                      next_reg_FlagPTEnew_9.a <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 199:20]
                      next_reg_FlagPTEnew_9.d <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 200:20]
                      node next_reg_PTEnew_lo_lo_9 = cat(next_reg_FlagPTEnew_9.r, next_reg_FlagPTEnew_9.v) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node next_reg_PTEnew_lo_hi_9 = cat(next_reg_FlagPTEnew_9.x, next_reg_FlagPTEnew_9.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node next_reg_PTEnew_lo_18 = cat(next_reg_PTEnew_lo_hi_9, next_reg_PTEnew_lo_lo_9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node next_reg_PTEnew_hi_lo_9 = cat(next_reg_FlagPTEnew_9.g, next_reg_FlagPTEnew_9.u) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node next_reg_PTEnew_hi_hi_9 = cat(next_reg_FlagPTEnew_9.d, next_reg_FlagPTEnew_9.a) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node next_reg_PTEnew_hi_18 = cat(next_reg_PTEnew_hi_hi_9, next_reg_PTEnew_hi_lo_9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node _next_reg_PTEnew_T_9 = cat(next_reg_PTEnew_hi_18, next_reg_PTEnew_lo_18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node next_reg_PTEnew_lo_19 = cat(_next_reg_WIRE_78.rsw, _next_reg_PTEnew_T_9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:23]
                      node next_reg_PTEnew_hi_19 = cat(_next_reg_WIRE_78.reserved, _next_reg_WIRE_78.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:23]
                      node next_reg_PTEnew_9 = cat(next_reg_PTEnew_hi_19, next_reg_PTEnew_lo_19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:23]
                      tlb.Anotherwrite[0].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 159:38]
                      tlb.Anotherwrite[0].addr <= next_reg_LevelVec_9[next_reg_successLevel_9].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 160:38]
                      tlb.Anotherwrite[0].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 161:38]
                      tlb.Anotherwrite[0].data <= next_reg_PTEnew_9 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 162:38]
                  next_reg_success_9 <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 360:26]
                  wire _next_reg_finaladdr_WIRE_18 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  wire _next_reg_finaladdr_WIRE_19 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  _next_reg_finaladdr_WIRE_19 <= next_reg_LevelVec_9[next_reg_successLevel_9].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  node _next_reg_finaladdr_T_90 = bits(_next_reg_finaladdr_WIRE_19, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  _next_reg_finaladdr_WIRE_18.flag <= _next_reg_finaladdr_T_90 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  node _next_reg_finaladdr_T_91 = bits(_next_reg_finaladdr_WIRE_19, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  _next_reg_finaladdr_WIRE_18.rsw <= _next_reg_finaladdr_T_91 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  node _next_reg_finaladdr_T_92 = bits(_next_reg_finaladdr_WIRE_19, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  _next_reg_finaladdr_WIRE_18.ppn <= _next_reg_finaladdr_T_92 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  node _next_reg_finaladdr_T_93 = bits(_next_reg_finaladdr_WIRE_19, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  _next_reg_finaladdr_WIRE_18.reserved <= _next_reg_finaladdr_T_93 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  node _next_reg_finaladdr_T_94 = bits(_next_reg_T_694, 11, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:94]
                  node _next_reg_finaladdr_T_95 = cat(_next_reg_finaladdr_WIRE_18.ppn, _next_reg_finaladdr_T_94) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:31]
                  node _next_reg_finaladdr_mask_T_90 = eq(UInt<2>("h2"), next_reg_successLevel_9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _next_reg_finaladdr_mask_T_91 = mux(_next_reg_finaladdr_mask_T_90, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _next_reg_finaladdr_mask_T_92 = eq(UInt<1>("h1"), next_reg_successLevel_9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _next_reg_finaladdr_mask_T_93 = mux(_next_reg_finaladdr_mask_T_92, UInt<9>("h1ff"), _next_reg_finaladdr_mask_T_91) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _next_reg_finaladdr_mask_T_94 = eq(UInt<1>("h0"), next_reg_successLevel_9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node next_reg_finaladdr_mask_18 = mux(_next_reg_finaladdr_mask_T_94, UInt<1>("h0"), _next_reg_finaladdr_mask_T_93) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _next_reg_finaladdr_T_96 = not(next_reg_finaladdr_mask_18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:106]
                  node _next_reg_finaladdr_T_97 = and(_next_reg_finaladdr_T_95, _next_reg_finaladdr_T_96) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:103]
                  node _next_reg_finaladdr_mask_T_95 = eq(UInt<2>("h2"), next_reg_successLevel_9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node _next_reg_finaladdr_mask_T_96 = mux(_next_reg_finaladdr_mask_T_95, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node _next_reg_finaladdr_mask_T_97 = eq(UInt<1>("h1"), next_reg_successLevel_9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node _next_reg_finaladdr_mask_T_98 = mux(_next_reg_finaladdr_mask_T_97, UInt<9>("h1ff"), _next_reg_finaladdr_mask_T_96) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node _next_reg_finaladdr_mask_T_99 = eq(UInt<1>("h0"), next_reg_successLevel_9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node next_reg_finaladdr_mask_19 = mux(_next_reg_finaladdr_mask_T_99, UInt<1>("h0"), _next_reg_finaladdr_mask_T_98) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node _next_reg_finaladdr_T_98 = and(_next_reg_T_694, next_reg_finaladdr_mask_19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 366:26]
                  node _next_reg_finaladdr_T_99 = or(_next_reg_finaladdr_T_97, _next_reg_finaladdr_T_98) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 366:18]
                  next_reg_finaladdr_9 <= _next_reg_finaladdr_T_99 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:23]
              else :
                next_reg_success_9 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 371:24]
                next_reg_finaladdr_9 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 372:24]
            else :
              next_reg_success_9 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 376:22]
              next_reg_finaladdr_9 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 377:22]
          else :
            next_reg_success_9 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 382:20]
            next_reg_finaladdr_9 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 383:20]
          when next_reg_success_9 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 68:23]
            mem.read.addr <= next_reg_finaladdr_9 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 69:25]
          else :
            exceptionVec[13] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
            raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
        else :
          mem.read.addr <= _next_reg_T_694 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 74:23]
        mem.read.memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 76:25]
        node _next_reg_T_747 = dshr(mem.read.data, next_reg_rOff_9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 77:22]
        node _next_reg_T_748 = and(_next_reg_T_747, next_reg_rMask_9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 77:31]
        node _next_reg_T_749 = bits(_next_reg_T_748, 63, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 270:64]
        node next_reg_signBit_15 = bits(_next_reg_T_749, 63, 63) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _next_reg_T_750 = bits(_next_reg_T_749, 63, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 11:8]
        next.reg[rd] <= _next_reg_T_750 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 270:20]
      node _T_1314 = and(inst, UInt<16>("he003")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1315 = eq(UInt<16>("he002"), _T_1314) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1315 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 272:24]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_1316 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 114:97]
        node _funct3_T_74 = bits(_T_1316, 15, 13) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_74 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1317 = bits(_T_1316, 12, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph6_T_1 = bits(_T_1317, 12, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph6 <= _ph6_T_1 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1318 = bits(_T_1317, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_33 = bits(_T_1318, 6, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_33 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1319 = bits(_T_1318, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_1319 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _imm_T_275 = bits(inst, 9, 9) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_276 = bits(inst, 8, 8) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_277 = bits(inst, 7, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_278 = bits(inst, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_279 = bits(inst, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_280 = bits(inst, 10, 10) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node imm_lo_hi_12 = cat(_imm_T_278, _imm_T_279) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_lo_21 = cat(imm_lo_hi_12, _imm_T_280) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_hi_21 = cat(_imm_T_275, _imm_T_276) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_21 = cat(imm_hi_hi_21, _imm_T_277) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _imm_T_281 = cat(imm_hi_21, imm_lo_21) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _imm_T_282 = cat(_imm_T_281, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:10]
        node _imm_T_283 = cat(UInt<55>("h0"), _imm_T_282) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 21:10]
        imm <= _imm_T_283 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 274:11]
        node _T_1320 = add(now.reg[UInt<2>("h2")], imm) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 275:29]
        node _T_1321 = tail(_T_1320, 1) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 275:29]
        node _T_1322 = bits(now.reg[rs2], 63, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 275:54]
        wire mstatusStruct_6 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        wire _mstatusStruct_WIRE_6 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        _mstatusStruct_WIRE_6 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_156 = bits(_mstatusStruct_WIRE_6, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_6.pad4 <= _mstatusStruct_T_156 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_157 = bits(_mstatusStruct_WIRE_6, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_6.sie <= _mstatusStruct_T_157 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_158 = bits(_mstatusStruct_WIRE_6, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_6.pad3 <= _mstatusStruct_T_158 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_159 = bits(_mstatusStruct_WIRE_6, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_6.mie <= _mstatusStruct_T_159 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_160 = bits(_mstatusStruct_WIRE_6, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_6.pad2 <= _mstatusStruct_T_160 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_161 = bits(_mstatusStruct_WIRE_6, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_6.spie <= _mstatusStruct_T_161 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_162 = bits(_mstatusStruct_WIRE_6, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_6.ube <= _mstatusStruct_T_162 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_163 = bits(_mstatusStruct_WIRE_6, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_6.mpie <= _mstatusStruct_T_163 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_164 = bits(_mstatusStruct_WIRE_6, 8, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_6.spp <= _mstatusStruct_T_164 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_165 = bits(_mstatusStruct_WIRE_6, 10, 9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_6.vs <= _mstatusStruct_T_165 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_166 = bits(_mstatusStruct_WIRE_6, 12, 11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_6.mpp <= _mstatusStruct_T_166 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_167 = bits(_mstatusStruct_WIRE_6, 14, 13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_6.fs <= _mstatusStruct_T_167 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_168 = bits(_mstatusStruct_WIRE_6, 16, 15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_6.xs <= _mstatusStruct_T_168 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_169 = bits(_mstatusStruct_WIRE_6, 17, 17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_6.mprv <= _mstatusStruct_T_169 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_170 = bits(_mstatusStruct_WIRE_6, 18, 18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_6.sum <= _mstatusStruct_T_170 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_171 = bits(_mstatusStruct_WIRE_6, 19, 19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_6.mxr <= _mstatusStruct_T_171 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_172 = bits(_mstatusStruct_WIRE_6, 20, 20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_6.tvm <= _mstatusStruct_T_172 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_173 = bits(_mstatusStruct_WIRE_6, 21, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_6.tw <= _mstatusStruct_T_173 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_174 = bits(_mstatusStruct_WIRE_6, 22, 22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_6.tsr <= _mstatusStruct_T_174 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_175 = bits(_mstatusStruct_WIRE_6, 31, 23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_6.pad0 <= _mstatusStruct_T_175 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_176 = bits(_mstatusStruct_WIRE_6, 33, 32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_6.uxl <= _mstatusStruct_T_176 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_177 = bits(_mstatusStruct_WIRE_6, 35, 34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_6.sxl <= _mstatusStruct_T_177 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_178 = bits(_mstatusStruct_WIRE_6, 36, 36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_6.sbe <= _mstatusStruct_T_178 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_179 = bits(_mstatusStruct_WIRE_6, 37, 37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_6.mbe <= _mstatusStruct_T_179 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_180 = bits(_mstatusStruct_WIRE_6, 62, 38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_6.pad1 <= _mstatusStruct_T_180 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_181 = bits(_mstatusStruct_WIRE_6, 63, 63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_6.sd <= _mstatusStruct_T_181 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _pv_T_6 = bits(mstatusStruct_6.mprv, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 89:50]
        node pv_6 = mux(_pv_T_6, mstatusStruct_6.mpp, now.internal.privilegeMode) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 89:30]
        wire _vmEnable_WIRE_14 : { mode : UInt<4>, asid : UInt<16>, ppn : UInt<44>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
        wire _vmEnable_WIRE_15 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
        _vmEnable_WIRE_15 <= now.csr.satp @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
        node _vmEnable_T_35 = bits(_vmEnable_WIRE_15, 43, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
        _vmEnable_WIRE_14.ppn <= _vmEnable_T_35 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
        node _vmEnable_T_36 = bits(_vmEnable_WIRE_15, 59, 44) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
        _vmEnable_WIRE_14.asid <= _vmEnable_T_36 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
        node _vmEnable_T_37 = bits(_vmEnable_WIRE_15, 63, 60) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
        _vmEnable_WIRE_14.mode <= _vmEnable_T_37 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
        node _vmEnable_T_38 = eq(_vmEnable_WIRE_14.mode, UInt<4>("h8")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:70]
        node _vmEnable_T_39 = lt(pv_6, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:85]
        node vmEnable_7 = and(_vmEnable_T_38, _vmEnable_T_39) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:78]
        mem.write.valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 92:23]
        when vmEnable_7 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 93:22]
          wire success_7 : UInt<1> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 260:28]
          wire finaladdr_7 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 261:28]
          wire flag_7 : UInt<1> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 247:20]
          flag_7 <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 253:10]
          when flag_7 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 262:30]
            wire LevelVec_7 : { valid : UInt<1>, success : UInt<1>, addr : UInt<64>, pte : UInt<64>}[3] @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 265:26]
            wire SatpNow_7 : { mode : UInt<4>, asid : UInt<16>, ppn : UInt<44>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            wire _SatpNow_WIRE_7 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            _SatpNow_WIRE_7 <= now.csr.satp @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            node _SatpNow_T_21 = bits(_SatpNow_WIRE_7, 43, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            SatpNow_7.ppn <= _SatpNow_T_21 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            node _SatpNow_T_22 = bits(_SatpNow_WIRE_7, 59, 44) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            SatpNow_7.asid <= _SatpNow_T_22 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            node _SatpNow_T_23 = bits(_SatpNow_WIRE_7, 63, 60) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            SatpNow_7.mode <= _SatpNow_T_23 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            LevelVec_7[2].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 267:25]
            node _LevelVec_2_addr_T_28 = bits(_T_1321, 38, 30) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:67]
            node _LevelVec_2_addr_T_29 = cat(SatpNow_7.ppn, _LevelVec_2_addr_T_28) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:49]
            node _LevelVec_2_addr_T_30 = cat(UInt<8>("h0"), _LevelVec_2_addr_T_29) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:35]
            node _LevelVec_2_addr_T_31 = cat(_LevelVec_2_addr_T_30, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:31]
            LevelVec_7[2].addr <= _LevelVec_2_addr_T_31 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:25]
            when LevelVec_7[2].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 271:41]
              tlb.Anotherread[0].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
              tlb.Anotherread[0].addr <= LevelVec_7[2].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
              tlb.Anotherread[0].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
              wire PTE_21 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire _PTE_WIRE_21 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              _PTE_WIRE_21 <= tlb.Anotherread[0].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_84 = bits(_PTE_WIRE_21, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_21.flag <= _PTE_T_84 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_85 = bits(_PTE_WIRE_21, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_21.rsw <= _PTE_T_85 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_86 = bits(_PTE_WIRE_21, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_21.ppn <= _PTE_T_86 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_87 = bits(_PTE_WIRE_21, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_21.reserved <= _PTE_T_87 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire PTEFlag_21 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              wire _PTEFlag_WIRE_21 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              _PTEFlag_WIRE_21 <= PTE_21.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_168 = bits(_PTEFlag_WIRE_21, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_21.v <= _PTEFlag_T_168 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_169 = bits(_PTEFlag_WIRE_21, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_21.r <= _PTEFlag_T_169 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_170 = bits(_PTEFlag_WIRE_21, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_21.w <= _PTEFlag_T_170 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_171 = bits(_PTEFlag_WIRE_21, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_21.x <= _PTEFlag_T_171 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_172 = bits(_PTEFlag_WIRE_21, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_21.u <= _PTEFlag_T_172 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_173 = bits(_PTEFlag_WIRE_21, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_21.g <= _PTEFlag_T_173 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_174 = bits(_PTEFlag_WIRE_21, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_21.a <= _PTEFlag_T_174 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_175 = bits(_PTEFlag_WIRE_21, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_21.d <= _PTEFlag_T_175 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _T_1323 = eq(PTEFlag_21.v, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:16]
              node _T_1324 = eq(PTEFlag_21.r, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:31]
              node _T_1325 = and(_T_1324, PTEFlag_21.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:42]
              node _T_1326 = or(_T_1323, _T_1325) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:27]
              when _T_1326 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:57]
                LevelVec_7[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 281:45]
                LevelVec_7[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 282:45]
                LevelVec_7[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 284:41]
                LevelVec_7[2].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 285:41]
              else :
                node _T_1327 = or(PTEFlag_21.r, PTEFlag_21.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:28]
                when _T_1327 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:42]
                  LevelVec_7[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 291:47]
                  LevelVec_7[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 292:47]
                  LevelVec_7[2].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 294:43]
                  node LevelVec_2_pte_lo_7 = cat(PTE_21.rsw, PTE_21.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node LevelVec_2_pte_hi_7 = cat(PTE_21.reserved, PTE_21.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node _LevelVec_2_pte_T_7 = cat(LevelVec_2_pte_hi_7, LevelVec_2_pte_lo_7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  LevelVec_7[2].pte <= _LevelVec_2_pte_T_7 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:43]
                else :
                  LevelVec_7[1].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 299:47]
                  node _LevelVec_1_addr_T_28 = bits(_T_1321, 29, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:86]
                  node _LevelVec_1_addr_T_29 = cat(PTE_21.ppn, _LevelVec_1_addr_T_28) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:72]
                  node _LevelVec_1_addr_T_30 = cat(UInt<8>("h0"), _LevelVec_1_addr_T_29) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:58]
                  node _LevelVec_1_addr_T_31 = cat(_LevelVec_1_addr_T_30, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:54]
                  LevelVec_7[1].addr <= _LevelVec_1_addr_T_31 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:48]
                  LevelVec_7[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 308:43]
                  LevelVec_7[2].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 309:43]
            else :
              LevelVec_7[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 316:43]
              LevelVec_7[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 317:43]
              LevelVec_7[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 319:39]
              LevelVec_7[2].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 320:39]
            when LevelVec_7[1].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 271:41]
              tlb.Anotherread[1].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
              tlb.Anotherread[1].addr <= LevelVec_7[1].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
              tlb.Anotherread[1].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
              wire PTE_22 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire _PTE_WIRE_22 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              _PTE_WIRE_22 <= tlb.Anotherread[1].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_88 = bits(_PTE_WIRE_22, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_22.flag <= _PTE_T_88 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_89 = bits(_PTE_WIRE_22, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_22.rsw <= _PTE_T_89 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_90 = bits(_PTE_WIRE_22, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_22.ppn <= _PTE_T_90 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_91 = bits(_PTE_WIRE_22, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_22.reserved <= _PTE_T_91 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire PTEFlag_22 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              wire _PTEFlag_WIRE_22 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              _PTEFlag_WIRE_22 <= PTE_22.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_176 = bits(_PTEFlag_WIRE_22, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_22.v <= _PTEFlag_T_176 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_177 = bits(_PTEFlag_WIRE_22, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_22.r <= _PTEFlag_T_177 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_178 = bits(_PTEFlag_WIRE_22, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_22.w <= _PTEFlag_T_178 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_179 = bits(_PTEFlag_WIRE_22, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_22.x <= _PTEFlag_T_179 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_180 = bits(_PTEFlag_WIRE_22, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_22.u <= _PTEFlag_T_180 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_181 = bits(_PTEFlag_WIRE_22, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_22.g <= _PTEFlag_T_181 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_182 = bits(_PTEFlag_WIRE_22, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_22.a <= _PTEFlag_T_182 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_183 = bits(_PTEFlag_WIRE_22, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_22.d <= _PTEFlag_T_183 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _T_1328 = eq(PTEFlag_22.v, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:16]
              node _T_1329 = eq(PTEFlag_22.r, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:31]
              node _T_1330 = and(_T_1329, PTEFlag_22.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:42]
              node _T_1331 = or(_T_1328, _T_1330) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:27]
              when _T_1331 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:57]
                LevelVec_7[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 281:45]
                LevelVec_7[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 282:45]
                LevelVec_7[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 284:41]
                LevelVec_7[1].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 285:41]
              else :
                node _T_1332 = or(PTEFlag_22.r, PTEFlag_22.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:28]
                when _T_1332 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:42]
                  LevelVec_7[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 291:47]
                  LevelVec_7[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 292:47]
                  LevelVec_7[1].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 294:43]
                  node LevelVec_1_pte_lo_7 = cat(PTE_22.rsw, PTE_22.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node LevelVec_1_pte_hi_7 = cat(PTE_22.reserved, PTE_22.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node _LevelVec_1_pte_T_7 = cat(LevelVec_1_pte_hi_7, LevelVec_1_pte_lo_7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  LevelVec_7[1].pte <= _LevelVec_1_pte_T_7 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:43]
                else :
                  LevelVec_7[0].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 299:47]
                  node _LevelVec_0_addr_T_28 = bits(_T_1321, 20, 12) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:86]
                  node _LevelVec_0_addr_T_29 = cat(PTE_22.ppn, _LevelVec_0_addr_T_28) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:72]
                  node _LevelVec_0_addr_T_30 = cat(UInt<8>("h0"), _LevelVec_0_addr_T_29) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:58]
                  node _LevelVec_0_addr_T_31 = cat(_LevelVec_0_addr_T_30, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:54]
                  LevelVec_7[0].addr <= _LevelVec_0_addr_T_31 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:48]
                  LevelVec_7[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 308:43]
                  LevelVec_7[1].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 309:43]
            else :
              LevelVec_7[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 316:43]
              LevelVec_7[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 317:43]
              LevelVec_7[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 319:39]
              LevelVec_7[1].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 320:39]
            when LevelVec_7[0].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 271:41]
              tlb.Anotherread[2].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
              tlb.Anotherread[2].addr <= LevelVec_7[0].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
              tlb.Anotherread[2].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
              wire PTE_23 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire _PTE_WIRE_23 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              _PTE_WIRE_23 <= tlb.Anotherread[2].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_92 = bits(_PTE_WIRE_23, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_23.flag <= _PTE_T_92 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_93 = bits(_PTE_WIRE_23, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_23.rsw <= _PTE_T_93 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_94 = bits(_PTE_WIRE_23, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_23.ppn <= _PTE_T_94 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_95 = bits(_PTE_WIRE_23, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_23.reserved <= _PTE_T_95 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire PTEFlag_23 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              wire _PTEFlag_WIRE_23 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              _PTEFlag_WIRE_23 <= PTE_23.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_184 = bits(_PTEFlag_WIRE_23, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_23.v <= _PTEFlag_T_184 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_185 = bits(_PTEFlag_WIRE_23, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_23.r <= _PTEFlag_T_185 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_186 = bits(_PTEFlag_WIRE_23, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_23.w <= _PTEFlag_T_186 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_187 = bits(_PTEFlag_WIRE_23, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_23.x <= _PTEFlag_T_187 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_188 = bits(_PTEFlag_WIRE_23, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_23.u <= _PTEFlag_T_188 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_189 = bits(_PTEFlag_WIRE_23, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_23.g <= _PTEFlag_T_189 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_190 = bits(_PTEFlag_WIRE_23, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_23.a <= _PTEFlag_T_190 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_191 = bits(_PTEFlag_WIRE_23, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_23.d <= _PTEFlag_T_191 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _T_1333 = eq(PTEFlag_23.v, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:16]
              node _T_1334 = eq(PTEFlag_23.r, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:31]
              node _T_1335 = and(_T_1334, PTEFlag_23.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:42]
              node _T_1336 = or(_T_1333, _T_1335) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:27]
              when _T_1336 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:57]
                LevelVec_7[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 284:41]
                LevelVec_7[0].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 285:41]
              else :
                node _T_1337 = or(PTEFlag_23.r, PTEFlag_23.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:28]
                when _T_1337 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:42]
                  LevelVec_7[0].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 294:43]
                  node LevelVec_0_pte_lo_7 = cat(PTE_23.rsw, PTE_23.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node LevelVec_0_pte_hi_7 = cat(PTE_23.reserved, PTE_23.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node _LevelVec_0_pte_T_7 = cat(LevelVec_0_pte_hi_7, LevelVec_0_pte_lo_7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  LevelVec_7[0].pte <= _LevelVec_0_pte_T_7 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:43]
                else :
                  LevelVec_7[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 308:43]
                  LevelVec_7[0].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 309:43]
            else :
              LevelVec_7[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 319:39]
              LevelVec_7[0].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 320:39]
            node _successLevel_T_49 = cat(LevelVec_7[2].success, LevelVec_7[1].success) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 334:43]
            node _successLevel_T_50 = cat(_successLevel_T_49, LevelVec_7[0].success) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 334:39]
            node _successLevel_T_51 = eq(UInt<3>("h4"), _successLevel_T_50) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node _successLevel_T_52 = mux(_successLevel_T_51, UInt<2>("h2"), UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node _successLevel_T_53 = eq(UInt<2>("h2"), _successLevel_T_50) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node _successLevel_T_54 = mux(_successLevel_T_53, UInt<1>("h1"), _successLevel_T_52) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node _successLevel_T_55 = eq(UInt<1>("h1"), _successLevel_T_50) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node successLevel_7 = mux(_successLevel_T_55, UInt<1>("h0"), _successLevel_T_54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node _T_1338 = eq(successLevel_7, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 335:27]
            node _T_1339 = not(_T_1338) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 335:12]
            when _T_1339 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 335:37]
              wire _WIRE_50 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              wire _WIRE_51 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              _WIRE_51 <= LevelVec_7[successLevel_7].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              node _T_1340 = bits(_WIRE_51, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              _WIRE_50.flag <= _T_1340 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              node _T_1341 = bits(_WIRE_51, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              _WIRE_50.rsw <= _T_1341 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              node _T_1342 = bits(_WIRE_51, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              _WIRE_50.ppn <= _T_1342 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              node _T_1343 = bits(_WIRE_51, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              _WIRE_50.reserved <= _T_1343 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              wire _WIRE_52 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              wire _WIRE_53 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _WIRE_53 <= _WIRE_50.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _T_1344 = bits(_WIRE_53, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _WIRE_52.v <= _T_1344 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _T_1345 = bits(_WIRE_53, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _WIRE_52.r <= _T_1345 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _T_1346 = bits(_WIRE_53, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _WIRE_52.w <= _T_1346 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _T_1347 = bits(_WIRE_53, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _WIRE_52.x <= _T_1347 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _T_1348 = bits(_WIRE_53, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _WIRE_52.u <= _T_1348 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _T_1349 = bits(_WIRE_53, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _WIRE_52.g <= _T_1349 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _T_1350 = bits(_WIRE_53, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _WIRE_52.a <= _T_1350 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _T_1351 = bits(_WIRE_53, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _WIRE_52.d <= _T_1351 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              wire _mstatus_mxr_WIRE_12 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              wire _mstatus_mxr_WIRE_13 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_13 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_156 = bits(_mstatus_mxr_WIRE_13, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_12.pad4 <= _mstatus_mxr_T_156 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_157 = bits(_mstatus_mxr_WIRE_13, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_12.sie <= _mstatus_mxr_T_157 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_158 = bits(_mstatus_mxr_WIRE_13, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_12.pad3 <= _mstatus_mxr_T_158 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_159 = bits(_mstatus_mxr_WIRE_13, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_12.mie <= _mstatus_mxr_T_159 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_160 = bits(_mstatus_mxr_WIRE_13, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_12.pad2 <= _mstatus_mxr_T_160 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_161 = bits(_mstatus_mxr_WIRE_13, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_12.spie <= _mstatus_mxr_T_161 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_162 = bits(_mstatus_mxr_WIRE_13, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_12.ube <= _mstatus_mxr_T_162 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_163 = bits(_mstatus_mxr_WIRE_13, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_12.mpie <= _mstatus_mxr_T_163 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_164 = bits(_mstatus_mxr_WIRE_13, 8, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_12.spp <= _mstatus_mxr_T_164 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_165 = bits(_mstatus_mxr_WIRE_13, 10, 9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_12.vs <= _mstatus_mxr_T_165 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_166 = bits(_mstatus_mxr_WIRE_13, 12, 11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_12.mpp <= _mstatus_mxr_T_166 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_167 = bits(_mstatus_mxr_WIRE_13, 14, 13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_12.fs <= _mstatus_mxr_T_167 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_168 = bits(_mstatus_mxr_WIRE_13, 16, 15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_12.xs <= _mstatus_mxr_T_168 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_169 = bits(_mstatus_mxr_WIRE_13, 17, 17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_12.mprv <= _mstatus_mxr_T_169 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_170 = bits(_mstatus_mxr_WIRE_13, 18, 18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_12.sum <= _mstatus_mxr_T_170 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_171 = bits(_mstatus_mxr_WIRE_13, 19, 19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_12.mxr <= _mstatus_mxr_T_171 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_172 = bits(_mstatus_mxr_WIRE_13, 20, 20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_12.tvm <= _mstatus_mxr_T_172 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_173 = bits(_mstatus_mxr_WIRE_13, 21, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_12.tw <= _mstatus_mxr_T_173 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_174 = bits(_mstatus_mxr_WIRE_13, 22, 22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_12.tsr <= _mstatus_mxr_T_174 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_175 = bits(_mstatus_mxr_WIRE_13, 31, 23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_12.pad0 <= _mstatus_mxr_T_175 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_176 = bits(_mstatus_mxr_WIRE_13, 33, 32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_12.uxl <= _mstatus_mxr_T_176 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_177 = bits(_mstatus_mxr_WIRE_13, 35, 34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_12.sxl <= _mstatus_mxr_T_177 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_178 = bits(_mstatus_mxr_WIRE_13, 36, 36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_12.sbe <= _mstatus_mxr_T_178 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_179 = bits(_mstatus_mxr_WIRE_13, 37, 37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_12.mbe <= _mstatus_mxr_T_179 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_180 = bits(_mstatus_mxr_WIRE_13, 62, 38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_12.pad1 <= _mstatus_mxr_T_180 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_181 = bits(_mstatus_mxr_WIRE_13, 63, 63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_12.sd <= _mstatus_mxr_T_181 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node mstatus_mxr_6 = bits(_mstatus_mxr_WIRE_12.mxr, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:73]
              wire _mstatus_sum_WIRE_12 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              wire _mstatus_sum_WIRE_13 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_13 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_156 = bits(_mstatus_sum_WIRE_13, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_12.pad4 <= _mstatus_sum_T_156 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_157 = bits(_mstatus_sum_WIRE_13, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_12.sie <= _mstatus_sum_T_157 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_158 = bits(_mstatus_sum_WIRE_13, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_12.pad3 <= _mstatus_sum_T_158 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_159 = bits(_mstatus_sum_WIRE_13, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_12.mie <= _mstatus_sum_T_159 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_160 = bits(_mstatus_sum_WIRE_13, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_12.pad2 <= _mstatus_sum_T_160 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_161 = bits(_mstatus_sum_WIRE_13, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_12.spie <= _mstatus_sum_T_161 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_162 = bits(_mstatus_sum_WIRE_13, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_12.ube <= _mstatus_sum_T_162 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_163 = bits(_mstatus_sum_WIRE_13, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_12.mpie <= _mstatus_sum_T_163 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_164 = bits(_mstatus_sum_WIRE_13, 8, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_12.spp <= _mstatus_sum_T_164 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_165 = bits(_mstatus_sum_WIRE_13, 10, 9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_12.vs <= _mstatus_sum_T_165 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_166 = bits(_mstatus_sum_WIRE_13, 12, 11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_12.mpp <= _mstatus_sum_T_166 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_167 = bits(_mstatus_sum_WIRE_13, 14, 13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_12.fs <= _mstatus_sum_T_167 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_168 = bits(_mstatus_sum_WIRE_13, 16, 15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_12.xs <= _mstatus_sum_T_168 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_169 = bits(_mstatus_sum_WIRE_13, 17, 17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_12.mprv <= _mstatus_sum_T_169 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_170 = bits(_mstatus_sum_WIRE_13, 18, 18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_12.sum <= _mstatus_sum_T_170 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_171 = bits(_mstatus_sum_WIRE_13, 19, 19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_12.mxr <= _mstatus_sum_T_171 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_172 = bits(_mstatus_sum_WIRE_13, 20, 20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_12.tvm <= _mstatus_sum_T_172 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_173 = bits(_mstatus_sum_WIRE_13, 21, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_12.tw <= _mstatus_sum_T_173 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_174 = bits(_mstatus_sum_WIRE_13, 22, 22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_12.tsr <= _mstatus_sum_T_174 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_175 = bits(_mstatus_sum_WIRE_13, 31, 23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_12.pad0 <= _mstatus_sum_T_175 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_176 = bits(_mstatus_sum_WIRE_13, 33, 32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_12.uxl <= _mstatus_sum_T_176 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_177 = bits(_mstatus_sum_WIRE_13, 35, 34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_12.sxl <= _mstatus_sum_T_177 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_178 = bits(_mstatus_sum_WIRE_13, 36, 36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_12.sbe <= _mstatus_sum_T_178 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_179 = bits(_mstatus_sum_WIRE_13, 37, 37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_12.mbe <= _mstatus_sum_T_179 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_180 = bits(_mstatus_sum_WIRE_13, 62, 38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_12.pad1 <= _mstatus_sum_T_180 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_181 = bits(_mstatus_sum_WIRE_13, 63, 63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_12.sd <= _mstatus_sum_T_181 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node mstatus_sum_6 = bits(_mstatus_sum_WIRE_12.sum, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:73]
              node _permCheck_T_66 = eq(pv_6, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:32]
              node _permCheck_T_67 = eq(_WIRE_52.u, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:45]
              node _permCheck_T_68 = and(_permCheck_T_66, _permCheck_T_67) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:42]
              node _permCheck_T_69 = eq(_permCheck_T_68, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:21]
              node _permCheck_T_70 = and(_WIRE_52.v, _permCheck_T_69) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:18]
              node _permCheck_T_71 = eq(pv_6, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:72]
              node _permCheck_T_72 = and(_permCheck_T_71, _WIRE_52.u) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:82]
              node _permCheck_T_73 = eq(mstatus_sum_6, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:100]
              node _permCheck_T_74 = or(_permCheck_T_73, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:113]
              node _permCheck_T_75 = and(_permCheck_T_72, _permCheck_T_74) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:96]
              node _permCheck_T_76 = eq(_permCheck_T_75, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:61]
              node permCheck_6 = and(_permCheck_T_70, _permCheck_T_76) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:58]
              node permExec_6 = and(permCheck_6, _WIRE_52.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 179:31]
              node _permLoad_T_12 = and(mstatus_mxr_6, _WIRE_52.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 180:61]
              node _permLoad_T_13 = or(_WIRE_52.r, _permLoad_T_12) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 180:46]
              node permLoad_6 = and(permCheck_6, _permLoad_T_13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 180:31]
              node permStore_6 = and(permCheck_6, _WIRE_52.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 181:31]
              node _T_1352 = and(UInt<1>("h0"), permExec_6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:15]
              node _T_1353 = eq(UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:32]
              node _T_1354 = eq(UInt<2>("h2"), UInt<1>("h1")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:71]
              node _T_1355 = and(permLoad_6, _T_1354) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:56]
              node _T_1356 = eq(UInt<2>("h2"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:111]
              node _T_1357 = and(permStore_6, _T_1356) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:96]
              node _T_1358 = or(_T_1355, _T_1357) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:82]
              node _T_1359 = and(_T_1353, _T_1358) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:42]
              node _T_1360 = or(_T_1352, _T_1359) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:28]
              when _T_1360 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 346:11]
                wire _WIRE_54 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                wire _WIRE_55 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                _WIRE_55 <= LevelVec_7[successLevel_7].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                node _T_1361 = bits(_WIRE_55, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                _WIRE_54.flag <= _T_1361 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                node _T_1362 = bits(_WIRE_55, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                _WIRE_54.rsw <= _T_1362 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                node _T_1363 = bits(_WIRE_55, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                _WIRE_54.ppn <= _T_1363 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                node _T_1364 = bits(_WIRE_55, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                _WIRE_54.reserved <= _T_1364 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                node _mask_mask_T_35 = eq(UInt<2>("h2"), successLevel_7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node _mask_mask_T_36 = mux(_mask_mask_T_35, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node _mask_mask_T_37 = eq(UInt<1>("h1"), successLevel_7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node _mask_mask_T_38 = mux(_mask_mask_T_37, UInt<9>("h1ff"), _mask_mask_T_36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node _mask_mask_T_39 = eq(UInt<1>("h0"), successLevel_7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node mask_7 = mux(_mask_mask_T_39, UInt<1>("h0"), _mask_mask_T_38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node _T_1365 = and(mask_7, _WIRE_54.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 240:11]
                node _T_1366 = neq(_T_1365, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 240:18]
                when _T_1366 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:99]
                  success_7 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 351:26]
                  finaladdr_7 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 352:26]
                else :
                  node _T_1367 = eq(UInt<2>("h2"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 357:30]
                  when _T_1367 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 357:41]
                    wire _WIRE_56 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    wire _WIRE_57 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    _WIRE_57 <= LevelVec_7[successLevel_7].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    node _T_1368 = bits(_WIRE_57, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    _WIRE_56.flag <= _T_1368 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    node _T_1369 = bits(_WIRE_57, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    _WIRE_56.rsw <= _T_1369 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    node _T_1370 = bits(_WIRE_57, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    _WIRE_56.ppn <= _T_1370 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    node _T_1371 = bits(_WIRE_57, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    _WIRE_56.reserved <= _T_1371 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    wire FlagPTE_6 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    wire _FlagPTE_WIRE_6 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    _FlagPTE_WIRE_6 <= _WIRE_56.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _FlagPTE_T_48 = bits(_FlagPTE_WIRE_6, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    FlagPTE_6.v <= _FlagPTE_T_48 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _FlagPTE_T_49 = bits(_FlagPTE_WIRE_6, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    FlagPTE_6.r <= _FlagPTE_T_49 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _FlagPTE_T_50 = bits(_FlagPTE_WIRE_6, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    FlagPTE_6.w <= _FlagPTE_T_50 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _FlagPTE_T_51 = bits(_FlagPTE_WIRE_6, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    FlagPTE_6.x <= _FlagPTE_T_51 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _FlagPTE_T_52 = bits(_FlagPTE_WIRE_6, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    FlagPTE_6.u <= _FlagPTE_T_52 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _FlagPTE_T_53 = bits(_FlagPTE_WIRE_6, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    FlagPTE_6.g <= _FlagPTE_T_53 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _FlagPTE_T_54 = bits(_FlagPTE_WIRE_6, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    FlagPTE_6.a <= _FlagPTE_T_54 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _FlagPTE_T_55 = bits(_FlagPTE_WIRE_6, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    FlagPTE_6.d <= _FlagPTE_T_55 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    wire FlagPTEnew_6 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    FlagPTEnew_6.v <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    FlagPTEnew_6.r <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    FlagPTEnew_6.w <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    FlagPTEnew_6.x <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    FlagPTEnew_6.u <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    FlagPTEnew_6.g <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    FlagPTEnew_6.a <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    FlagPTEnew_6.d <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    node _T_1372 = not(FlagPTE_6.a) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:10]
                    node _T_1373 = not(FlagPTE_6.d) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:23]
                    node _T_1374 = or(_T_1372, _T_1373) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:21]
                    when _T_1374 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:35]
                      FlagPTEnew_6 <= FlagPTE_6 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 198:20]
                      FlagPTEnew_6.a <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 199:20]
                      FlagPTEnew_6.d <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 200:20]
                      node PTEnew_lo_lo_6 = cat(FlagPTEnew_6.r, FlagPTEnew_6.v) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node PTEnew_lo_hi_6 = cat(FlagPTEnew_6.x, FlagPTEnew_6.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node PTEnew_lo_12 = cat(PTEnew_lo_hi_6, PTEnew_lo_lo_6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node PTEnew_hi_lo_6 = cat(FlagPTEnew_6.g, FlagPTEnew_6.u) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node PTEnew_hi_hi_6 = cat(FlagPTEnew_6.d, FlagPTEnew_6.a) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node PTEnew_hi_12 = cat(PTEnew_hi_hi_6, PTEnew_hi_lo_6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node _PTEnew_T_6 = cat(PTEnew_hi_12, PTEnew_lo_12) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node PTEnew_lo_13 = cat(_WIRE_56.rsw, _PTEnew_T_6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:23]
                      node PTEnew_hi_13 = cat(_WIRE_56.reserved, _WIRE_56.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:23]
                      node PTEnew_6 = cat(PTEnew_hi_13, PTEnew_lo_13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:23]
                      tlb.Anotherwrite[0].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 159:38]
                      tlb.Anotherwrite[0].addr <= LevelVec_7[successLevel_7].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 160:38]
                      tlb.Anotherwrite[0].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 161:38]
                      tlb.Anotherwrite[0].data <= PTEnew_6 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 162:38]
                  success_7 <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 360:26]
                  wire _finaladdr_WIRE_14 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  wire _finaladdr_WIRE_15 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  _finaladdr_WIRE_15 <= LevelVec_7[successLevel_7].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  node _finaladdr_T_70 = bits(_finaladdr_WIRE_15, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  _finaladdr_WIRE_14.flag <= _finaladdr_T_70 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  node _finaladdr_T_71 = bits(_finaladdr_WIRE_15, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  _finaladdr_WIRE_14.rsw <= _finaladdr_T_71 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  node _finaladdr_T_72 = bits(_finaladdr_WIRE_15, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  _finaladdr_WIRE_14.ppn <= _finaladdr_T_72 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  node _finaladdr_T_73 = bits(_finaladdr_WIRE_15, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  _finaladdr_WIRE_14.reserved <= _finaladdr_T_73 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  node _finaladdr_T_74 = bits(_T_1321, 11, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:94]
                  node _finaladdr_T_75 = cat(_finaladdr_WIRE_14.ppn, _finaladdr_T_74) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:31]
                  node _finaladdr_mask_T_70 = eq(UInt<2>("h2"), successLevel_7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _finaladdr_mask_T_71 = mux(_finaladdr_mask_T_70, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _finaladdr_mask_T_72 = eq(UInt<1>("h1"), successLevel_7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _finaladdr_mask_T_73 = mux(_finaladdr_mask_T_72, UInt<9>("h1ff"), _finaladdr_mask_T_71) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _finaladdr_mask_T_74 = eq(UInt<1>("h0"), successLevel_7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node finaladdr_mask_14 = mux(_finaladdr_mask_T_74, UInt<1>("h0"), _finaladdr_mask_T_73) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _finaladdr_T_76 = not(finaladdr_mask_14) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:106]
                  node _finaladdr_T_77 = and(_finaladdr_T_75, _finaladdr_T_76) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:103]
                  node _finaladdr_mask_T_75 = eq(UInt<2>("h2"), successLevel_7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node _finaladdr_mask_T_76 = mux(_finaladdr_mask_T_75, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node _finaladdr_mask_T_77 = eq(UInt<1>("h1"), successLevel_7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node _finaladdr_mask_T_78 = mux(_finaladdr_mask_T_77, UInt<9>("h1ff"), _finaladdr_mask_T_76) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node _finaladdr_mask_T_79 = eq(UInt<1>("h0"), successLevel_7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node finaladdr_mask_15 = mux(_finaladdr_mask_T_79, UInt<1>("h0"), _finaladdr_mask_T_78) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node _finaladdr_T_78 = and(_T_1321, finaladdr_mask_15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 366:26]
                  node _finaladdr_T_79 = or(_finaladdr_T_77, _finaladdr_T_78) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 366:18]
                  finaladdr_7 <= _finaladdr_T_79 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:23]
              else :
                success_7 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 371:24]
                finaladdr_7 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 372:24]
            else :
              success_7 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 376:22]
              finaladdr_7 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 377:22]
          else :
            success_7 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 382:20]
            finaladdr_7 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 383:20]
          when success_7 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 96:23]
            mem.write.addr <= finaladdr_7 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 97:26]
          else :
            exceptionVec[15] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
            raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
        else :
          mem.write.addr <= _T_1321 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 102:24]
        mem.write.memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 104:26]
        mem.write.data <= _T_1322 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 105:26]
      node _T_1375 = and(inst, UInt<16>("he003")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1376 = eq(UInt<15>("h6000"), _T_1375) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1376 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 278:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_1377 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 116:97]
        node _funct3_T_75 = bits(_T_1377, 15, 13) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_75 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1378 = bits(_T_1377, 12, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph3_T_7 = bits(_T_1378, 12, 10) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph3 <= _ph3_T_7 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1379 = bits(_T_1378, 9, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1P_T_11 = bits(_T_1379, 9, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1P <= _rs1P_T_11 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1380 = bits(_T_1379, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph2_T_2 = bits(_T_1380, 6, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph2 <= _ph2_T_2 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1381 = bits(_T_1380, 4, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rdP_T_2 = bits(_T_1381, 4, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rdP <= _rdP_T_2 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1382 = bits(_T_1381, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_1382 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _imm_T_284 = bits(inst, 6, 6) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_285 = bits(inst, 5, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_286 = bits(inst, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_287 = bits(inst, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_288 = bits(inst, 10, 10) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node imm_lo_22 = cat(_imm_T_287, _imm_T_288) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_hi_22 = cat(_imm_T_284, _imm_T_285) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_22 = cat(imm_hi_hi_22, _imm_T_286) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _imm_T_289 = cat(imm_hi_22, imm_lo_22) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _imm_T_290 = cat(_imm_T_289, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:10]
        node _imm_T_291 = cat(UInt<56>("h0"), _imm_T_290) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 21:10]
        imm <= _imm_T_291 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 280:28]
        node _T_1383 = cat(UInt<2>("h1"), rdP) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _next_reg_T_751 = cat(UInt<2>("h1"), rs1P) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _next_reg_T_752 = add(now.reg[_next_reg_T_751], imm) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 281:68]
        node _next_reg_T_753 = tail(_next_reg_T_752, 1) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 281:68]
        node _next_reg_rOff_T_10 = bits(_next_reg_T_753, 2, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 58:31]
        node next_reg_rOff_10 = shl(_next_reg_rOff_T_10, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 58:51]
        node _next_reg_rMask_T_70 = eq(UInt<4>("h8"), UInt<7>("h40")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_71 = mux(_next_reg_rMask_T_70, UInt<64>("hff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_72 = eq(UInt<5>("h10"), UInt<7>("h40")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_73 = mux(_next_reg_rMask_T_72, UInt<64>("hffff"), _next_reg_rMask_T_71) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_74 = eq(UInt<6>("h20"), UInt<7>("h40")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_75 = mux(_next_reg_rMask_T_74, UInt<64>("hffffffff"), _next_reg_rMask_T_73) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_76 = eq(UInt<7>("h40"), UInt<7>("h40")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node next_reg_rMask_10 = mux(_next_reg_rMask_T_76, UInt<64>("hffffffffffffffff"), _next_reg_rMask_T_75) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        wire next_reg_mstatusStruct_10 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        wire _next_reg_mstatusStruct_WIRE_10 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        _next_reg_mstatusStruct_WIRE_10 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_260 = bits(_next_reg_mstatusStruct_WIRE_10, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_10.pad4 <= _next_reg_mstatusStruct_T_260 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_261 = bits(_next_reg_mstatusStruct_WIRE_10, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_10.sie <= _next_reg_mstatusStruct_T_261 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_262 = bits(_next_reg_mstatusStruct_WIRE_10, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_10.pad3 <= _next_reg_mstatusStruct_T_262 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_263 = bits(_next_reg_mstatusStruct_WIRE_10, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_10.mie <= _next_reg_mstatusStruct_T_263 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_264 = bits(_next_reg_mstatusStruct_WIRE_10, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_10.pad2 <= _next_reg_mstatusStruct_T_264 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_265 = bits(_next_reg_mstatusStruct_WIRE_10, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_10.spie <= _next_reg_mstatusStruct_T_265 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_266 = bits(_next_reg_mstatusStruct_WIRE_10, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_10.ube <= _next_reg_mstatusStruct_T_266 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_267 = bits(_next_reg_mstatusStruct_WIRE_10, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_10.mpie <= _next_reg_mstatusStruct_T_267 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_268 = bits(_next_reg_mstatusStruct_WIRE_10, 8, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_10.spp <= _next_reg_mstatusStruct_T_268 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_269 = bits(_next_reg_mstatusStruct_WIRE_10, 10, 9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_10.vs <= _next_reg_mstatusStruct_T_269 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_270 = bits(_next_reg_mstatusStruct_WIRE_10, 12, 11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_10.mpp <= _next_reg_mstatusStruct_T_270 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_271 = bits(_next_reg_mstatusStruct_WIRE_10, 14, 13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_10.fs <= _next_reg_mstatusStruct_T_271 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_272 = bits(_next_reg_mstatusStruct_WIRE_10, 16, 15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_10.xs <= _next_reg_mstatusStruct_T_272 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_273 = bits(_next_reg_mstatusStruct_WIRE_10, 17, 17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_10.mprv <= _next_reg_mstatusStruct_T_273 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_274 = bits(_next_reg_mstatusStruct_WIRE_10, 18, 18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_10.sum <= _next_reg_mstatusStruct_T_274 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_275 = bits(_next_reg_mstatusStruct_WIRE_10, 19, 19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_10.mxr <= _next_reg_mstatusStruct_T_275 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_276 = bits(_next_reg_mstatusStruct_WIRE_10, 20, 20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_10.tvm <= _next_reg_mstatusStruct_T_276 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_277 = bits(_next_reg_mstatusStruct_WIRE_10, 21, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_10.tw <= _next_reg_mstatusStruct_T_277 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_278 = bits(_next_reg_mstatusStruct_WIRE_10, 22, 22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_10.tsr <= _next_reg_mstatusStruct_T_278 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_279 = bits(_next_reg_mstatusStruct_WIRE_10, 31, 23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_10.pad0 <= _next_reg_mstatusStruct_T_279 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_280 = bits(_next_reg_mstatusStruct_WIRE_10, 33, 32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_10.uxl <= _next_reg_mstatusStruct_T_280 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_281 = bits(_next_reg_mstatusStruct_WIRE_10, 35, 34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_10.sxl <= _next_reg_mstatusStruct_T_281 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_282 = bits(_next_reg_mstatusStruct_WIRE_10, 36, 36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_10.sbe <= _next_reg_mstatusStruct_T_282 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_283 = bits(_next_reg_mstatusStruct_WIRE_10, 37, 37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_10.mbe <= _next_reg_mstatusStruct_T_283 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_284 = bits(_next_reg_mstatusStruct_WIRE_10, 62, 38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_10.pad1 <= _next_reg_mstatusStruct_T_284 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_mstatusStruct_T_285 = bits(_next_reg_mstatusStruct_WIRE_10, 63, 63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        next_reg_mstatusStruct_10.sd <= _next_reg_mstatusStruct_T_285 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 60:51]
        node _next_reg_pv_T_10 = bits(next_reg_mstatusStruct_10.mprv, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 61:50]
        node next_reg_pv_10 = mux(_next_reg_pv_T_10, next_reg_mstatusStruct_10.mpp, now.internal.privilegeMode) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 61:30]
        wire _next_reg_vmEnable_WIRE_20 : { mode : UInt<4>, asid : UInt<16>, ppn : UInt<44>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
        wire _next_reg_vmEnable_WIRE_21 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
        _next_reg_vmEnable_WIRE_21 <= now.csr.satp @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
        node _next_reg_vmEnable_T_50 = bits(_next_reg_vmEnable_WIRE_21, 43, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
        _next_reg_vmEnable_WIRE_20.ppn <= _next_reg_vmEnable_T_50 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
        node _next_reg_vmEnable_T_51 = bits(_next_reg_vmEnable_WIRE_21, 59, 44) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
        _next_reg_vmEnable_WIRE_20.asid <= _next_reg_vmEnable_T_51 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
        node _next_reg_vmEnable_T_52 = bits(_next_reg_vmEnable_WIRE_21, 63, 60) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
        _next_reg_vmEnable_WIRE_20.mode <= _next_reg_vmEnable_T_52 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:48]
        node _next_reg_vmEnable_T_53 = eq(_next_reg_vmEnable_WIRE_20.mode, UInt<4>("h8")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:70]
        node _next_reg_vmEnable_T_54 = lt(next_reg_pv_10, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:85]
        node next_reg_vmEnable_10 = and(_next_reg_vmEnable_T_53, _next_reg_vmEnable_T_54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 62:78]
        mem.read.valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 63:22]
        when next_reg_vmEnable_10 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 64:22]
          wire next_reg_success_10 : UInt<1> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 260:28]
          wire next_reg_finaladdr_10 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 261:28]
          wire next_reg_flag_10 : UInt<1> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 247:20]
          next_reg_flag_10 <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 253:10]
          when next_reg_flag_10 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 262:30]
            wire next_reg_LevelVec_10 : { valid : UInt<1>, success : UInt<1>, addr : UInt<64>, pte : UInt<64>}[3] @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 265:26]
            wire next_reg_SatpNow_10 : { mode : UInt<4>, asid : UInt<16>, ppn : UInt<44>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            wire _next_reg_SatpNow_WIRE_10 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            _next_reg_SatpNow_WIRE_10 <= now.csr.satp @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            node _next_reg_SatpNow_T_30 = bits(_next_reg_SatpNow_WIRE_10, 43, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            next_reg_SatpNow_10.ppn <= _next_reg_SatpNow_T_30 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            node _next_reg_SatpNow_T_31 = bits(_next_reg_SatpNow_WIRE_10, 59, 44) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            next_reg_SatpNow_10.asid <= _next_reg_SatpNow_T_31 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            node _next_reg_SatpNow_T_32 = bits(_next_reg_SatpNow_WIRE_10, 63, 60) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            next_reg_SatpNow_10.mode <= _next_reg_SatpNow_T_32 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            next_reg_LevelVec_10[2].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 267:25]
            node _next_reg_LevelVec_2_addr_T_40 = bits(_next_reg_T_753, 38, 30) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:67]
            node _next_reg_LevelVec_2_addr_T_41 = cat(next_reg_SatpNow_10.ppn, _next_reg_LevelVec_2_addr_T_40) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:49]
            node _next_reg_LevelVec_2_addr_T_42 = cat(UInt<8>("h0"), _next_reg_LevelVec_2_addr_T_41) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:35]
            node _next_reg_LevelVec_2_addr_T_43 = cat(_next_reg_LevelVec_2_addr_T_42, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:31]
            next_reg_LevelVec_10[2].addr <= _next_reg_LevelVec_2_addr_T_43 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:25]
            when next_reg_LevelVec_10[2].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 271:41]
              tlb.Anotherread[0].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
              tlb.Anotherread[0].addr <= next_reg_LevelVec_10[2].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
              tlb.Anotherread[0].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
              wire next_reg_PTE_30 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire _next_reg_PTE_WIRE_30 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              _next_reg_PTE_WIRE_30 <= tlb.Anotherread[0].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_120 = bits(_next_reg_PTE_WIRE_30, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_30.flag <= _next_reg_PTE_T_120 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_121 = bits(_next_reg_PTE_WIRE_30, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_30.rsw <= _next_reg_PTE_T_121 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_122 = bits(_next_reg_PTE_WIRE_30, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_30.ppn <= _next_reg_PTE_T_122 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_123 = bits(_next_reg_PTE_WIRE_30, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_30.reserved <= _next_reg_PTE_T_123 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire next_reg_PTEFlag_30 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              wire _next_reg_PTEFlag_WIRE_30 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              _next_reg_PTEFlag_WIRE_30 <= next_reg_PTE_30.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_240 = bits(_next_reg_PTEFlag_WIRE_30, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_30.v <= _next_reg_PTEFlag_T_240 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_241 = bits(_next_reg_PTEFlag_WIRE_30, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_30.r <= _next_reg_PTEFlag_T_241 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_242 = bits(_next_reg_PTEFlag_WIRE_30, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_30.w <= _next_reg_PTEFlag_T_242 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_243 = bits(_next_reg_PTEFlag_WIRE_30, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_30.x <= _next_reg_PTEFlag_T_243 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_244 = bits(_next_reg_PTEFlag_WIRE_30, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_30.u <= _next_reg_PTEFlag_T_244 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_245 = bits(_next_reg_PTEFlag_WIRE_30, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_30.g <= _next_reg_PTEFlag_T_245 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_246 = bits(_next_reg_PTEFlag_WIRE_30, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_30.a <= _next_reg_PTEFlag_T_246 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_247 = bits(_next_reg_PTEFlag_WIRE_30, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_30.d <= _next_reg_PTEFlag_T_247 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_T_754 = eq(next_reg_PTEFlag_30.v, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:16]
              node _next_reg_T_755 = eq(next_reg_PTEFlag_30.r, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:31]
              node _next_reg_T_756 = and(_next_reg_T_755, next_reg_PTEFlag_30.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:42]
              node _next_reg_T_757 = or(_next_reg_T_754, _next_reg_T_756) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:27]
              when _next_reg_T_757 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:57]
                next_reg_LevelVec_10[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 281:45]
                next_reg_LevelVec_10[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 282:45]
                next_reg_LevelVec_10[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 284:41]
                next_reg_LevelVec_10[2].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 285:41]
              else :
                node _next_reg_T_758 = or(next_reg_PTEFlag_30.r, next_reg_PTEFlag_30.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:28]
                when _next_reg_T_758 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:42]
                  next_reg_LevelVec_10[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 291:47]
                  next_reg_LevelVec_10[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 292:47]
                  next_reg_LevelVec_10[2].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 294:43]
                  node next_reg_LevelVec_2_pte_lo_10 = cat(next_reg_PTE_30.rsw, next_reg_PTE_30.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node next_reg_LevelVec_2_pte_hi_10 = cat(next_reg_PTE_30.reserved, next_reg_PTE_30.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node _next_reg_LevelVec_2_pte_T_10 = cat(next_reg_LevelVec_2_pte_hi_10, next_reg_LevelVec_2_pte_lo_10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  next_reg_LevelVec_10[2].pte <= _next_reg_LevelVec_2_pte_T_10 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:43]
                else :
                  next_reg_LevelVec_10[1].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 299:47]
                  node _next_reg_LevelVec_1_addr_T_40 = bits(_next_reg_T_753, 29, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:86]
                  node _next_reg_LevelVec_1_addr_T_41 = cat(next_reg_PTE_30.ppn, _next_reg_LevelVec_1_addr_T_40) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:72]
                  node _next_reg_LevelVec_1_addr_T_42 = cat(UInt<8>("h0"), _next_reg_LevelVec_1_addr_T_41) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:58]
                  node _next_reg_LevelVec_1_addr_T_43 = cat(_next_reg_LevelVec_1_addr_T_42, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:54]
                  next_reg_LevelVec_10[1].addr <= _next_reg_LevelVec_1_addr_T_43 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:48]
                  next_reg_LevelVec_10[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 308:43]
                  next_reg_LevelVec_10[2].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 309:43]
            else :
              next_reg_LevelVec_10[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 316:43]
              next_reg_LevelVec_10[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 317:43]
              next_reg_LevelVec_10[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 319:39]
              next_reg_LevelVec_10[2].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 320:39]
            when next_reg_LevelVec_10[1].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 271:41]
              tlb.Anotherread[1].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
              tlb.Anotherread[1].addr <= next_reg_LevelVec_10[1].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
              tlb.Anotherread[1].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
              wire next_reg_PTE_31 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire _next_reg_PTE_WIRE_31 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              _next_reg_PTE_WIRE_31 <= tlb.Anotherread[1].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_124 = bits(_next_reg_PTE_WIRE_31, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_31.flag <= _next_reg_PTE_T_124 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_125 = bits(_next_reg_PTE_WIRE_31, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_31.rsw <= _next_reg_PTE_T_125 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_126 = bits(_next_reg_PTE_WIRE_31, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_31.ppn <= _next_reg_PTE_T_126 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_127 = bits(_next_reg_PTE_WIRE_31, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_31.reserved <= _next_reg_PTE_T_127 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire next_reg_PTEFlag_31 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              wire _next_reg_PTEFlag_WIRE_31 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              _next_reg_PTEFlag_WIRE_31 <= next_reg_PTE_31.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_248 = bits(_next_reg_PTEFlag_WIRE_31, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_31.v <= _next_reg_PTEFlag_T_248 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_249 = bits(_next_reg_PTEFlag_WIRE_31, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_31.r <= _next_reg_PTEFlag_T_249 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_250 = bits(_next_reg_PTEFlag_WIRE_31, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_31.w <= _next_reg_PTEFlag_T_250 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_251 = bits(_next_reg_PTEFlag_WIRE_31, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_31.x <= _next_reg_PTEFlag_T_251 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_252 = bits(_next_reg_PTEFlag_WIRE_31, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_31.u <= _next_reg_PTEFlag_T_252 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_253 = bits(_next_reg_PTEFlag_WIRE_31, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_31.g <= _next_reg_PTEFlag_T_253 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_254 = bits(_next_reg_PTEFlag_WIRE_31, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_31.a <= _next_reg_PTEFlag_T_254 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_255 = bits(_next_reg_PTEFlag_WIRE_31, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_31.d <= _next_reg_PTEFlag_T_255 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_T_759 = eq(next_reg_PTEFlag_31.v, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:16]
              node _next_reg_T_760 = eq(next_reg_PTEFlag_31.r, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:31]
              node _next_reg_T_761 = and(_next_reg_T_760, next_reg_PTEFlag_31.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:42]
              node _next_reg_T_762 = or(_next_reg_T_759, _next_reg_T_761) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:27]
              when _next_reg_T_762 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:57]
                next_reg_LevelVec_10[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 281:45]
                next_reg_LevelVec_10[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 282:45]
                next_reg_LevelVec_10[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 284:41]
                next_reg_LevelVec_10[1].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 285:41]
              else :
                node _next_reg_T_763 = or(next_reg_PTEFlag_31.r, next_reg_PTEFlag_31.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:28]
                when _next_reg_T_763 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:42]
                  next_reg_LevelVec_10[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 291:47]
                  next_reg_LevelVec_10[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 292:47]
                  next_reg_LevelVec_10[1].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 294:43]
                  node next_reg_LevelVec_1_pte_lo_10 = cat(next_reg_PTE_31.rsw, next_reg_PTE_31.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node next_reg_LevelVec_1_pte_hi_10 = cat(next_reg_PTE_31.reserved, next_reg_PTE_31.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node _next_reg_LevelVec_1_pte_T_10 = cat(next_reg_LevelVec_1_pte_hi_10, next_reg_LevelVec_1_pte_lo_10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  next_reg_LevelVec_10[1].pte <= _next_reg_LevelVec_1_pte_T_10 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:43]
                else :
                  next_reg_LevelVec_10[0].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 299:47]
                  node _next_reg_LevelVec_0_addr_T_40 = bits(_next_reg_T_753, 20, 12) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:86]
                  node _next_reg_LevelVec_0_addr_T_41 = cat(next_reg_PTE_31.ppn, _next_reg_LevelVec_0_addr_T_40) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:72]
                  node _next_reg_LevelVec_0_addr_T_42 = cat(UInt<8>("h0"), _next_reg_LevelVec_0_addr_T_41) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:58]
                  node _next_reg_LevelVec_0_addr_T_43 = cat(_next_reg_LevelVec_0_addr_T_42, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:54]
                  next_reg_LevelVec_10[0].addr <= _next_reg_LevelVec_0_addr_T_43 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:48]
                  next_reg_LevelVec_10[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 308:43]
                  next_reg_LevelVec_10[1].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 309:43]
            else :
              next_reg_LevelVec_10[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 316:43]
              next_reg_LevelVec_10[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 317:43]
              next_reg_LevelVec_10[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 319:39]
              next_reg_LevelVec_10[1].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 320:39]
            when next_reg_LevelVec_10[0].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 271:41]
              tlb.Anotherread[2].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
              tlb.Anotherread[2].addr <= next_reg_LevelVec_10[0].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
              tlb.Anotherread[2].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
              wire next_reg_PTE_32 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire _next_reg_PTE_WIRE_32 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              _next_reg_PTE_WIRE_32 <= tlb.Anotherread[2].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_128 = bits(_next_reg_PTE_WIRE_32, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_32.flag <= _next_reg_PTE_T_128 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_129 = bits(_next_reg_PTE_WIRE_32, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_32.rsw <= _next_reg_PTE_T_129 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_130 = bits(_next_reg_PTE_WIRE_32, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_32.ppn <= _next_reg_PTE_T_130 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _next_reg_PTE_T_131 = bits(_next_reg_PTE_WIRE_32, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              next_reg_PTE_32.reserved <= _next_reg_PTE_T_131 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire next_reg_PTEFlag_32 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              wire _next_reg_PTEFlag_WIRE_32 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              _next_reg_PTEFlag_WIRE_32 <= next_reg_PTE_32.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_256 = bits(_next_reg_PTEFlag_WIRE_32, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_32.v <= _next_reg_PTEFlag_T_256 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_257 = bits(_next_reg_PTEFlag_WIRE_32, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_32.r <= _next_reg_PTEFlag_T_257 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_258 = bits(_next_reg_PTEFlag_WIRE_32, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_32.w <= _next_reg_PTEFlag_T_258 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_259 = bits(_next_reg_PTEFlag_WIRE_32, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_32.x <= _next_reg_PTEFlag_T_259 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_260 = bits(_next_reg_PTEFlag_WIRE_32, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_32.u <= _next_reg_PTEFlag_T_260 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_261 = bits(_next_reg_PTEFlag_WIRE_32, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_32.g <= _next_reg_PTEFlag_T_261 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_262 = bits(_next_reg_PTEFlag_WIRE_32, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_32.a <= _next_reg_PTEFlag_T_262 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_PTEFlag_T_263 = bits(_next_reg_PTEFlag_WIRE_32, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              next_reg_PTEFlag_32.d <= _next_reg_PTEFlag_T_263 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _next_reg_T_764 = eq(next_reg_PTEFlag_32.v, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:16]
              node _next_reg_T_765 = eq(next_reg_PTEFlag_32.r, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:31]
              node _next_reg_T_766 = and(_next_reg_T_765, next_reg_PTEFlag_32.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:42]
              node _next_reg_T_767 = or(_next_reg_T_764, _next_reg_T_766) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:27]
              when _next_reg_T_767 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:57]
                next_reg_LevelVec_10[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 284:41]
                next_reg_LevelVec_10[0].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 285:41]
              else :
                node _next_reg_T_768 = or(next_reg_PTEFlag_32.r, next_reg_PTEFlag_32.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:28]
                when _next_reg_T_768 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:42]
                  next_reg_LevelVec_10[0].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 294:43]
                  node next_reg_LevelVec_0_pte_lo_10 = cat(next_reg_PTE_32.rsw, next_reg_PTE_32.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node next_reg_LevelVec_0_pte_hi_10 = cat(next_reg_PTE_32.reserved, next_reg_PTE_32.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node _next_reg_LevelVec_0_pte_T_10 = cat(next_reg_LevelVec_0_pte_hi_10, next_reg_LevelVec_0_pte_lo_10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  next_reg_LevelVec_10[0].pte <= _next_reg_LevelVec_0_pte_T_10 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:43]
                else :
                  next_reg_LevelVec_10[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 308:43]
                  next_reg_LevelVec_10[0].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 309:43]
            else :
              next_reg_LevelVec_10[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 319:39]
              next_reg_LevelVec_10[0].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 320:39]
            node _next_reg_successLevel_T_70 = cat(next_reg_LevelVec_10[2].success, next_reg_LevelVec_10[1].success) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 334:43]
            node _next_reg_successLevel_T_71 = cat(_next_reg_successLevel_T_70, next_reg_LevelVec_10[0].success) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 334:39]
            node _next_reg_successLevel_T_72 = eq(UInt<3>("h4"), _next_reg_successLevel_T_71) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node _next_reg_successLevel_T_73 = mux(_next_reg_successLevel_T_72, UInt<2>("h2"), UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node _next_reg_successLevel_T_74 = eq(UInt<2>("h2"), _next_reg_successLevel_T_71) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node _next_reg_successLevel_T_75 = mux(_next_reg_successLevel_T_74, UInt<1>("h1"), _next_reg_successLevel_T_73) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node _next_reg_successLevel_T_76 = eq(UInt<1>("h1"), _next_reg_successLevel_T_71) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node next_reg_successLevel_10 = mux(_next_reg_successLevel_T_76, UInt<1>("h0"), _next_reg_successLevel_T_75) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node _next_reg_T_769 = eq(next_reg_successLevel_10, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 335:27]
            node _next_reg_T_770 = not(_next_reg_T_769) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 335:12]
            when _next_reg_T_770 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 335:37]
              wire _next_reg_WIRE_80 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              wire _next_reg_WIRE_81 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              _next_reg_WIRE_81 <= next_reg_LevelVec_10[next_reg_successLevel_10].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              node _next_reg_T_771 = bits(_next_reg_WIRE_81, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              _next_reg_WIRE_80.flag <= _next_reg_T_771 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              node _next_reg_T_772 = bits(_next_reg_WIRE_81, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              _next_reg_WIRE_80.rsw <= _next_reg_T_772 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              node _next_reg_T_773 = bits(_next_reg_WIRE_81, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              _next_reg_WIRE_80.ppn <= _next_reg_T_773 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              node _next_reg_T_774 = bits(_next_reg_WIRE_81, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              _next_reg_WIRE_80.reserved <= _next_reg_T_774 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              wire _next_reg_WIRE_82 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              wire _next_reg_WIRE_83 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _next_reg_WIRE_83 <= _next_reg_WIRE_80.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _next_reg_T_775 = bits(_next_reg_WIRE_83, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _next_reg_WIRE_82.v <= _next_reg_T_775 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _next_reg_T_776 = bits(_next_reg_WIRE_83, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _next_reg_WIRE_82.r <= _next_reg_T_776 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _next_reg_T_777 = bits(_next_reg_WIRE_83, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _next_reg_WIRE_82.w <= _next_reg_T_777 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _next_reg_T_778 = bits(_next_reg_WIRE_83, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _next_reg_WIRE_82.x <= _next_reg_T_778 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _next_reg_T_779 = bits(_next_reg_WIRE_83, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _next_reg_WIRE_82.u <= _next_reg_T_779 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _next_reg_T_780 = bits(_next_reg_WIRE_83, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _next_reg_WIRE_82.g <= _next_reg_T_780 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _next_reg_T_781 = bits(_next_reg_WIRE_83, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _next_reg_WIRE_82.a <= _next_reg_T_781 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _next_reg_T_782 = bits(_next_reg_WIRE_83, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _next_reg_WIRE_82.d <= _next_reg_T_782 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              wire _next_reg_mstatus_mxr_WIRE_20 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              wire _next_reg_mstatus_mxr_WIRE_21 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_21 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_260 = bits(_next_reg_mstatus_mxr_WIRE_21, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_20.pad4 <= _next_reg_mstatus_mxr_T_260 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_261 = bits(_next_reg_mstatus_mxr_WIRE_21, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_20.sie <= _next_reg_mstatus_mxr_T_261 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_262 = bits(_next_reg_mstatus_mxr_WIRE_21, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_20.pad3 <= _next_reg_mstatus_mxr_T_262 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_263 = bits(_next_reg_mstatus_mxr_WIRE_21, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_20.mie <= _next_reg_mstatus_mxr_T_263 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_264 = bits(_next_reg_mstatus_mxr_WIRE_21, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_20.pad2 <= _next_reg_mstatus_mxr_T_264 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_265 = bits(_next_reg_mstatus_mxr_WIRE_21, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_20.spie <= _next_reg_mstatus_mxr_T_265 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_266 = bits(_next_reg_mstatus_mxr_WIRE_21, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_20.ube <= _next_reg_mstatus_mxr_T_266 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_267 = bits(_next_reg_mstatus_mxr_WIRE_21, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_20.mpie <= _next_reg_mstatus_mxr_T_267 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_268 = bits(_next_reg_mstatus_mxr_WIRE_21, 8, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_20.spp <= _next_reg_mstatus_mxr_T_268 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_269 = bits(_next_reg_mstatus_mxr_WIRE_21, 10, 9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_20.vs <= _next_reg_mstatus_mxr_T_269 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_270 = bits(_next_reg_mstatus_mxr_WIRE_21, 12, 11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_20.mpp <= _next_reg_mstatus_mxr_T_270 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_271 = bits(_next_reg_mstatus_mxr_WIRE_21, 14, 13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_20.fs <= _next_reg_mstatus_mxr_T_271 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_272 = bits(_next_reg_mstatus_mxr_WIRE_21, 16, 15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_20.xs <= _next_reg_mstatus_mxr_T_272 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_273 = bits(_next_reg_mstatus_mxr_WIRE_21, 17, 17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_20.mprv <= _next_reg_mstatus_mxr_T_273 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_274 = bits(_next_reg_mstatus_mxr_WIRE_21, 18, 18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_20.sum <= _next_reg_mstatus_mxr_T_274 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_275 = bits(_next_reg_mstatus_mxr_WIRE_21, 19, 19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_20.mxr <= _next_reg_mstatus_mxr_T_275 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_276 = bits(_next_reg_mstatus_mxr_WIRE_21, 20, 20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_20.tvm <= _next_reg_mstatus_mxr_T_276 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_277 = bits(_next_reg_mstatus_mxr_WIRE_21, 21, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_20.tw <= _next_reg_mstatus_mxr_T_277 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_278 = bits(_next_reg_mstatus_mxr_WIRE_21, 22, 22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_20.tsr <= _next_reg_mstatus_mxr_T_278 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_279 = bits(_next_reg_mstatus_mxr_WIRE_21, 31, 23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_20.pad0 <= _next_reg_mstatus_mxr_T_279 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_280 = bits(_next_reg_mstatus_mxr_WIRE_21, 33, 32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_20.uxl <= _next_reg_mstatus_mxr_T_280 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_281 = bits(_next_reg_mstatus_mxr_WIRE_21, 35, 34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_20.sxl <= _next_reg_mstatus_mxr_T_281 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_282 = bits(_next_reg_mstatus_mxr_WIRE_21, 36, 36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_20.sbe <= _next_reg_mstatus_mxr_T_282 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_283 = bits(_next_reg_mstatus_mxr_WIRE_21, 37, 37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_20.mbe <= _next_reg_mstatus_mxr_T_283 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_284 = bits(_next_reg_mstatus_mxr_WIRE_21, 62, 38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_20.pad1 <= _next_reg_mstatus_mxr_T_284 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _next_reg_mstatus_mxr_T_285 = bits(_next_reg_mstatus_mxr_WIRE_21, 63, 63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _next_reg_mstatus_mxr_WIRE_20.sd <= _next_reg_mstatus_mxr_T_285 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node next_reg_mstatus_mxr_10 = bits(_next_reg_mstatus_mxr_WIRE_20.mxr, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:73]
              wire _next_reg_mstatus_sum_WIRE_20 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              wire _next_reg_mstatus_sum_WIRE_21 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_21 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_260 = bits(_next_reg_mstatus_sum_WIRE_21, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_20.pad4 <= _next_reg_mstatus_sum_T_260 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_261 = bits(_next_reg_mstatus_sum_WIRE_21, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_20.sie <= _next_reg_mstatus_sum_T_261 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_262 = bits(_next_reg_mstatus_sum_WIRE_21, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_20.pad3 <= _next_reg_mstatus_sum_T_262 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_263 = bits(_next_reg_mstatus_sum_WIRE_21, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_20.mie <= _next_reg_mstatus_sum_T_263 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_264 = bits(_next_reg_mstatus_sum_WIRE_21, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_20.pad2 <= _next_reg_mstatus_sum_T_264 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_265 = bits(_next_reg_mstatus_sum_WIRE_21, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_20.spie <= _next_reg_mstatus_sum_T_265 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_266 = bits(_next_reg_mstatus_sum_WIRE_21, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_20.ube <= _next_reg_mstatus_sum_T_266 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_267 = bits(_next_reg_mstatus_sum_WIRE_21, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_20.mpie <= _next_reg_mstatus_sum_T_267 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_268 = bits(_next_reg_mstatus_sum_WIRE_21, 8, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_20.spp <= _next_reg_mstatus_sum_T_268 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_269 = bits(_next_reg_mstatus_sum_WIRE_21, 10, 9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_20.vs <= _next_reg_mstatus_sum_T_269 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_270 = bits(_next_reg_mstatus_sum_WIRE_21, 12, 11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_20.mpp <= _next_reg_mstatus_sum_T_270 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_271 = bits(_next_reg_mstatus_sum_WIRE_21, 14, 13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_20.fs <= _next_reg_mstatus_sum_T_271 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_272 = bits(_next_reg_mstatus_sum_WIRE_21, 16, 15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_20.xs <= _next_reg_mstatus_sum_T_272 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_273 = bits(_next_reg_mstatus_sum_WIRE_21, 17, 17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_20.mprv <= _next_reg_mstatus_sum_T_273 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_274 = bits(_next_reg_mstatus_sum_WIRE_21, 18, 18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_20.sum <= _next_reg_mstatus_sum_T_274 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_275 = bits(_next_reg_mstatus_sum_WIRE_21, 19, 19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_20.mxr <= _next_reg_mstatus_sum_T_275 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_276 = bits(_next_reg_mstatus_sum_WIRE_21, 20, 20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_20.tvm <= _next_reg_mstatus_sum_T_276 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_277 = bits(_next_reg_mstatus_sum_WIRE_21, 21, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_20.tw <= _next_reg_mstatus_sum_T_277 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_278 = bits(_next_reg_mstatus_sum_WIRE_21, 22, 22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_20.tsr <= _next_reg_mstatus_sum_T_278 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_279 = bits(_next_reg_mstatus_sum_WIRE_21, 31, 23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_20.pad0 <= _next_reg_mstatus_sum_T_279 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_280 = bits(_next_reg_mstatus_sum_WIRE_21, 33, 32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_20.uxl <= _next_reg_mstatus_sum_T_280 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_281 = bits(_next_reg_mstatus_sum_WIRE_21, 35, 34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_20.sxl <= _next_reg_mstatus_sum_T_281 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_282 = bits(_next_reg_mstatus_sum_WIRE_21, 36, 36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_20.sbe <= _next_reg_mstatus_sum_T_282 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_283 = bits(_next_reg_mstatus_sum_WIRE_21, 37, 37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_20.mbe <= _next_reg_mstatus_sum_T_283 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_284 = bits(_next_reg_mstatus_sum_WIRE_21, 62, 38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_20.pad1 <= _next_reg_mstatus_sum_T_284 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _next_reg_mstatus_sum_T_285 = bits(_next_reg_mstatus_sum_WIRE_21, 63, 63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _next_reg_mstatus_sum_WIRE_20.sd <= _next_reg_mstatus_sum_T_285 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node next_reg_mstatus_sum_10 = bits(_next_reg_mstatus_sum_WIRE_20.sum, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:73]
              node _next_reg_permCheck_T_110 = eq(next_reg_pv_10, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:32]
              node _next_reg_permCheck_T_111 = eq(_next_reg_WIRE_82.u, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:45]
              node _next_reg_permCheck_T_112 = and(_next_reg_permCheck_T_110, _next_reg_permCheck_T_111) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:42]
              node _next_reg_permCheck_T_113 = eq(_next_reg_permCheck_T_112, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:21]
              node _next_reg_permCheck_T_114 = and(_next_reg_WIRE_82.v, _next_reg_permCheck_T_113) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:18]
              node _next_reg_permCheck_T_115 = eq(next_reg_pv_10, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:72]
              node _next_reg_permCheck_T_116 = and(_next_reg_permCheck_T_115, _next_reg_WIRE_82.u) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:82]
              node _next_reg_permCheck_T_117 = eq(next_reg_mstatus_sum_10, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:100]
              node _next_reg_permCheck_T_118 = or(_next_reg_permCheck_T_117, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:113]
              node _next_reg_permCheck_T_119 = and(_next_reg_permCheck_T_116, _next_reg_permCheck_T_118) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:96]
              node _next_reg_permCheck_T_120 = eq(_next_reg_permCheck_T_119, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:61]
              node next_reg_permCheck_10 = and(_next_reg_permCheck_T_114, _next_reg_permCheck_T_120) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:58]
              node next_reg_permExec_10 = and(next_reg_permCheck_10, _next_reg_WIRE_82.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 179:31]
              node _next_reg_permLoad_T_20 = and(next_reg_mstatus_mxr_10, _next_reg_WIRE_82.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 180:61]
              node _next_reg_permLoad_T_21 = or(_next_reg_WIRE_82.r, _next_reg_permLoad_T_20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 180:46]
              node next_reg_permLoad_10 = and(next_reg_permCheck_10, _next_reg_permLoad_T_21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 180:31]
              node next_reg_permStore_10 = and(next_reg_permCheck_10, _next_reg_WIRE_82.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 181:31]
              node _next_reg_T_783 = and(UInt<1>("h0"), next_reg_permExec_10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:15]
              node _next_reg_T_784 = eq(UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:32]
              node _next_reg_T_785 = eq(UInt<1>("h1"), UInt<1>("h1")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:71]
              node _next_reg_T_786 = and(next_reg_permLoad_10, _next_reg_T_785) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:56]
              node _next_reg_T_787 = eq(UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:111]
              node _next_reg_T_788 = and(next_reg_permStore_10, _next_reg_T_787) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:96]
              node _next_reg_T_789 = or(_next_reg_T_786, _next_reg_T_788) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:82]
              node _next_reg_T_790 = and(_next_reg_T_784, _next_reg_T_789) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:42]
              node _next_reg_T_791 = or(_next_reg_T_783, _next_reg_T_790) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:28]
              when _next_reg_T_791 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 346:11]
                wire _next_reg_WIRE_84 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                wire _next_reg_WIRE_85 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                _next_reg_WIRE_85 <= next_reg_LevelVec_10[next_reg_successLevel_10].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                node _next_reg_T_792 = bits(_next_reg_WIRE_85, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                _next_reg_WIRE_84.flag <= _next_reg_T_792 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                node _next_reg_T_793 = bits(_next_reg_WIRE_85, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                _next_reg_WIRE_84.rsw <= _next_reg_T_793 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                node _next_reg_T_794 = bits(_next_reg_WIRE_85, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                _next_reg_WIRE_84.ppn <= _next_reg_T_794 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                node _next_reg_T_795 = bits(_next_reg_WIRE_85, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                _next_reg_WIRE_84.reserved <= _next_reg_T_795 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                node _next_reg_mask_mask_T_50 = eq(UInt<2>("h2"), next_reg_successLevel_10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node _next_reg_mask_mask_T_51 = mux(_next_reg_mask_mask_T_50, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node _next_reg_mask_mask_T_52 = eq(UInt<1>("h1"), next_reg_successLevel_10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node _next_reg_mask_mask_T_53 = mux(_next_reg_mask_mask_T_52, UInt<9>("h1ff"), _next_reg_mask_mask_T_51) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node _next_reg_mask_mask_T_54 = eq(UInt<1>("h0"), next_reg_successLevel_10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node next_reg_mask_10 = mux(_next_reg_mask_mask_T_54, UInt<1>("h0"), _next_reg_mask_mask_T_53) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node _next_reg_T_796 = and(next_reg_mask_10, _next_reg_WIRE_84.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 240:11]
                node _next_reg_T_797 = neq(_next_reg_T_796, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 240:18]
                when _next_reg_T_797 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:99]
                  next_reg_success_10 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 351:26]
                  next_reg_finaladdr_10 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 352:26]
                else :
                  node _next_reg_T_798 = eq(UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 357:30]
                  when _next_reg_T_798 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 357:41]
                    wire _next_reg_WIRE_86 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    wire _next_reg_WIRE_87 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    _next_reg_WIRE_87 <= next_reg_LevelVec_10[next_reg_successLevel_10].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    node _next_reg_T_799 = bits(_next_reg_WIRE_87, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    _next_reg_WIRE_86.flag <= _next_reg_T_799 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    node _next_reg_T_800 = bits(_next_reg_WIRE_87, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    _next_reg_WIRE_86.rsw <= _next_reg_T_800 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    node _next_reg_T_801 = bits(_next_reg_WIRE_87, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    _next_reg_WIRE_86.ppn <= _next_reg_T_801 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    node _next_reg_T_802 = bits(_next_reg_WIRE_87, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    _next_reg_WIRE_86.reserved <= _next_reg_T_802 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    wire next_reg_FlagPTE_10 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    wire _next_reg_FlagPTE_WIRE_10 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    _next_reg_FlagPTE_WIRE_10 <= _next_reg_WIRE_86.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _next_reg_FlagPTE_T_80 = bits(_next_reg_FlagPTE_WIRE_10, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    next_reg_FlagPTE_10.v <= _next_reg_FlagPTE_T_80 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _next_reg_FlagPTE_T_81 = bits(_next_reg_FlagPTE_WIRE_10, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    next_reg_FlagPTE_10.r <= _next_reg_FlagPTE_T_81 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _next_reg_FlagPTE_T_82 = bits(_next_reg_FlagPTE_WIRE_10, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    next_reg_FlagPTE_10.w <= _next_reg_FlagPTE_T_82 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _next_reg_FlagPTE_T_83 = bits(_next_reg_FlagPTE_WIRE_10, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    next_reg_FlagPTE_10.x <= _next_reg_FlagPTE_T_83 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _next_reg_FlagPTE_T_84 = bits(_next_reg_FlagPTE_WIRE_10, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    next_reg_FlagPTE_10.u <= _next_reg_FlagPTE_T_84 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _next_reg_FlagPTE_T_85 = bits(_next_reg_FlagPTE_WIRE_10, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    next_reg_FlagPTE_10.g <= _next_reg_FlagPTE_T_85 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _next_reg_FlagPTE_T_86 = bits(_next_reg_FlagPTE_WIRE_10, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    next_reg_FlagPTE_10.a <= _next_reg_FlagPTE_T_86 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _next_reg_FlagPTE_T_87 = bits(_next_reg_FlagPTE_WIRE_10, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    next_reg_FlagPTE_10.d <= _next_reg_FlagPTE_T_87 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    wire next_reg_FlagPTEnew_10 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    next_reg_FlagPTEnew_10.v <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    next_reg_FlagPTEnew_10.r <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    next_reg_FlagPTEnew_10.w <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    next_reg_FlagPTEnew_10.x <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    next_reg_FlagPTEnew_10.u <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    next_reg_FlagPTEnew_10.g <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    next_reg_FlagPTEnew_10.a <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    next_reg_FlagPTEnew_10.d <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    node _next_reg_T_803 = not(next_reg_FlagPTE_10.a) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:10]
                    node _next_reg_T_804 = not(next_reg_FlagPTE_10.d) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:23]
                    node _next_reg_T_805 = or(_next_reg_T_803, _next_reg_T_804) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:21]
                    when _next_reg_T_805 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:35]
                      next_reg_FlagPTEnew_10 <= next_reg_FlagPTE_10 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 198:20]
                      next_reg_FlagPTEnew_10.a <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 199:20]
                      next_reg_FlagPTEnew_10.d <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 200:20]
                      node next_reg_PTEnew_lo_lo_10 = cat(next_reg_FlagPTEnew_10.r, next_reg_FlagPTEnew_10.v) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node next_reg_PTEnew_lo_hi_10 = cat(next_reg_FlagPTEnew_10.x, next_reg_FlagPTEnew_10.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node next_reg_PTEnew_lo_20 = cat(next_reg_PTEnew_lo_hi_10, next_reg_PTEnew_lo_lo_10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node next_reg_PTEnew_hi_lo_10 = cat(next_reg_FlagPTEnew_10.g, next_reg_FlagPTEnew_10.u) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node next_reg_PTEnew_hi_hi_10 = cat(next_reg_FlagPTEnew_10.d, next_reg_FlagPTEnew_10.a) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node next_reg_PTEnew_hi_20 = cat(next_reg_PTEnew_hi_hi_10, next_reg_PTEnew_hi_lo_10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node _next_reg_PTEnew_T_10 = cat(next_reg_PTEnew_hi_20, next_reg_PTEnew_lo_20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node next_reg_PTEnew_lo_21 = cat(_next_reg_WIRE_86.rsw, _next_reg_PTEnew_T_10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:23]
                      node next_reg_PTEnew_hi_21 = cat(_next_reg_WIRE_86.reserved, _next_reg_WIRE_86.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:23]
                      node next_reg_PTEnew_10 = cat(next_reg_PTEnew_hi_21, next_reg_PTEnew_lo_21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:23]
                      tlb.Anotherwrite[0].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 159:38]
                      tlb.Anotherwrite[0].addr <= next_reg_LevelVec_10[next_reg_successLevel_10].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 160:38]
                      tlb.Anotherwrite[0].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 161:38]
                      tlb.Anotherwrite[0].data <= next_reg_PTEnew_10 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 162:38]
                  next_reg_success_10 <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 360:26]
                  wire _next_reg_finaladdr_WIRE_20 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  wire _next_reg_finaladdr_WIRE_21 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  _next_reg_finaladdr_WIRE_21 <= next_reg_LevelVec_10[next_reg_successLevel_10].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  node _next_reg_finaladdr_T_100 = bits(_next_reg_finaladdr_WIRE_21, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  _next_reg_finaladdr_WIRE_20.flag <= _next_reg_finaladdr_T_100 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  node _next_reg_finaladdr_T_101 = bits(_next_reg_finaladdr_WIRE_21, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  _next_reg_finaladdr_WIRE_20.rsw <= _next_reg_finaladdr_T_101 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  node _next_reg_finaladdr_T_102 = bits(_next_reg_finaladdr_WIRE_21, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  _next_reg_finaladdr_WIRE_20.ppn <= _next_reg_finaladdr_T_102 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  node _next_reg_finaladdr_T_103 = bits(_next_reg_finaladdr_WIRE_21, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  _next_reg_finaladdr_WIRE_20.reserved <= _next_reg_finaladdr_T_103 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  node _next_reg_finaladdr_T_104 = bits(_next_reg_T_753, 11, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:94]
                  node _next_reg_finaladdr_T_105 = cat(_next_reg_finaladdr_WIRE_20.ppn, _next_reg_finaladdr_T_104) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:31]
                  node _next_reg_finaladdr_mask_T_100 = eq(UInt<2>("h2"), next_reg_successLevel_10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _next_reg_finaladdr_mask_T_101 = mux(_next_reg_finaladdr_mask_T_100, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _next_reg_finaladdr_mask_T_102 = eq(UInt<1>("h1"), next_reg_successLevel_10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _next_reg_finaladdr_mask_T_103 = mux(_next_reg_finaladdr_mask_T_102, UInt<9>("h1ff"), _next_reg_finaladdr_mask_T_101) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _next_reg_finaladdr_mask_T_104 = eq(UInt<1>("h0"), next_reg_successLevel_10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node next_reg_finaladdr_mask_20 = mux(_next_reg_finaladdr_mask_T_104, UInt<1>("h0"), _next_reg_finaladdr_mask_T_103) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _next_reg_finaladdr_T_106 = not(next_reg_finaladdr_mask_20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:106]
                  node _next_reg_finaladdr_T_107 = and(_next_reg_finaladdr_T_105, _next_reg_finaladdr_T_106) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:103]
                  node _next_reg_finaladdr_mask_T_105 = eq(UInt<2>("h2"), next_reg_successLevel_10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node _next_reg_finaladdr_mask_T_106 = mux(_next_reg_finaladdr_mask_T_105, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node _next_reg_finaladdr_mask_T_107 = eq(UInt<1>("h1"), next_reg_successLevel_10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node _next_reg_finaladdr_mask_T_108 = mux(_next_reg_finaladdr_mask_T_107, UInt<9>("h1ff"), _next_reg_finaladdr_mask_T_106) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node _next_reg_finaladdr_mask_T_109 = eq(UInt<1>("h0"), next_reg_successLevel_10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node next_reg_finaladdr_mask_21 = mux(_next_reg_finaladdr_mask_T_109, UInt<1>("h0"), _next_reg_finaladdr_mask_T_108) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node _next_reg_finaladdr_T_108 = and(_next_reg_T_753, next_reg_finaladdr_mask_21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 366:26]
                  node _next_reg_finaladdr_T_109 = or(_next_reg_finaladdr_T_107, _next_reg_finaladdr_T_108) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 366:18]
                  next_reg_finaladdr_10 <= _next_reg_finaladdr_T_109 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:23]
              else :
                next_reg_success_10 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 371:24]
                next_reg_finaladdr_10 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 372:24]
            else :
              next_reg_success_10 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 376:22]
              next_reg_finaladdr_10 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 377:22]
          else :
            next_reg_success_10 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 382:20]
            next_reg_finaladdr_10 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 383:20]
          when next_reg_success_10 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 68:23]
            mem.read.addr <= next_reg_finaladdr_10 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 69:25]
          else :
            exceptionVec[13] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
            raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
        else :
          mem.read.addr <= _next_reg_T_753 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 74:23]
        mem.read.memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 76:25]
        node _next_reg_T_806 = dshr(mem.read.data, next_reg_rOff_10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 77:22]
        node _next_reg_T_807 = and(_next_reg_T_806, next_reg_rMask_10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 77:31]
        node _next_reg_T_808 = bits(_next_reg_T_807, 63, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 281:80]
        node next_reg_signBit_16 = bits(_next_reg_T_808, 63, 63) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _next_reg_T_809 = bits(_next_reg_T_808, 63, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 11:8]
        next.reg[_T_1383] <= _next_reg_T_809 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 281:28]
      node _T_1384 = and(inst, UInt<16>("he003")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1385 = eq(UInt<16>("he000"), _T_1384) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1385 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 283:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_1386 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 117:97]
        node _funct3_T_76 = bits(_T_1386, 15, 13) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_76 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1387 = bits(_T_1386, 12, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph3_T_8 = bits(_T_1387, 12, 10) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph3 <= _ph3_T_8 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1388 = bits(_T_1387, 9, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1P_T_12 = bits(_T_1388, 9, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1P <= _rs1P_T_12 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1389 = bits(_T_1388, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph2_T_3 = bits(_T_1389, 6, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph2 <= _ph2_T_3 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1390 = bits(_T_1389, 4, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2P_T_5 = bits(_T_1390, 4, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2P <= _rs2P_T_5 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1391 = bits(_T_1390, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_1391 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _imm_T_292 = bits(inst, 6, 6) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_293 = bits(inst, 5, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_294 = bits(inst, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_295 = bits(inst, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_296 = bits(inst, 10, 10) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node imm_lo_23 = cat(_imm_T_295, _imm_T_296) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_hi_23 = cat(_imm_T_292, _imm_T_293) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_23 = cat(imm_hi_hi_23, _imm_T_294) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _imm_T_297 = cat(imm_hi_23, imm_lo_23) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _imm_T_298 = cat(_imm_T_297, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:10]
        node _imm_T_299 = cat(UInt<56>("h0"), _imm_T_298) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 21:10]
        imm <= _imm_T_299 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 285:11]
        node _T_1392 = cat(UInt<2>("h1"), rs1P) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _T_1393 = add(now.reg[_T_1392], imm) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 286:37]
        node _T_1394 = tail(_T_1393, 1) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 286:37]
        node _T_1395 = cat(UInt<2>("h1"), rs2P) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        wire mstatusStruct_7 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        wire _mstatusStruct_WIRE_7 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        _mstatusStruct_WIRE_7 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_182 = bits(_mstatusStruct_WIRE_7, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_7.pad4 <= _mstatusStruct_T_182 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_183 = bits(_mstatusStruct_WIRE_7, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_7.sie <= _mstatusStruct_T_183 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_184 = bits(_mstatusStruct_WIRE_7, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_7.pad3 <= _mstatusStruct_T_184 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_185 = bits(_mstatusStruct_WIRE_7, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_7.mie <= _mstatusStruct_T_185 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_186 = bits(_mstatusStruct_WIRE_7, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_7.pad2 <= _mstatusStruct_T_186 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_187 = bits(_mstatusStruct_WIRE_7, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_7.spie <= _mstatusStruct_T_187 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_188 = bits(_mstatusStruct_WIRE_7, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_7.ube <= _mstatusStruct_T_188 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_189 = bits(_mstatusStruct_WIRE_7, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_7.mpie <= _mstatusStruct_T_189 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_190 = bits(_mstatusStruct_WIRE_7, 8, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_7.spp <= _mstatusStruct_T_190 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_191 = bits(_mstatusStruct_WIRE_7, 10, 9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_7.vs <= _mstatusStruct_T_191 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_192 = bits(_mstatusStruct_WIRE_7, 12, 11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_7.mpp <= _mstatusStruct_T_192 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_193 = bits(_mstatusStruct_WIRE_7, 14, 13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_7.fs <= _mstatusStruct_T_193 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_194 = bits(_mstatusStruct_WIRE_7, 16, 15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_7.xs <= _mstatusStruct_T_194 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_195 = bits(_mstatusStruct_WIRE_7, 17, 17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_7.mprv <= _mstatusStruct_T_195 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_196 = bits(_mstatusStruct_WIRE_7, 18, 18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_7.sum <= _mstatusStruct_T_196 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_197 = bits(_mstatusStruct_WIRE_7, 19, 19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_7.mxr <= _mstatusStruct_T_197 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_198 = bits(_mstatusStruct_WIRE_7, 20, 20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_7.tvm <= _mstatusStruct_T_198 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_199 = bits(_mstatusStruct_WIRE_7, 21, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_7.tw <= _mstatusStruct_T_199 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_200 = bits(_mstatusStruct_WIRE_7, 22, 22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_7.tsr <= _mstatusStruct_T_200 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_201 = bits(_mstatusStruct_WIRE_7, 31, 23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_7.pad0 <= _mstatusStruct_T_201 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_202 = bits(_mstatusStruct_WIRE_7, 33, 32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_7.uxl <= _mstatusStruct_T_202 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_203 = bits(_mstatusStruct_WIRE_7, 35, 34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_7.sxl <= _mstatusStruct_T_203 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_204 = bits(_mstatusStruct_WIRE_7, 36, 36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_7.sbe <= _mstatusStruct_T_204 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_205 = bits(_mstatusStruct_WIRE_7, 37, 37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_7.mbe <= _mstatusStruct_T_205 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_206 = bits(_mstatusStruct_WIRE_7, 62, 38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_7.pad1 <= _mstatusStruct_T_206 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _mstatusStruct_T_207 = bits(_mstatusStruct_WIRE_7, 63, 63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        mstatusStruct_7.sd <= _mstatusStruct_T_207 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 88:51]
        node _pv_T_7 = bits(mstatusStruct_7.mprv, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 89:50]
        node pv_7 = mux(_pv_T_7, mstatusStruct_7.mpp, now.internal.privilegeMode) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 89:30]
        wire _vmEnable_WIRE_16 : { mode : UInt<4>, asid : UInt<16>, ppn : UInt<44>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
        wire _vmEnable_WIRE_17 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
        _vmEnable_WIRE_17 <= now.csr.satp @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
        node _vmEnable_T_40 = bits(_vmEnable_WIRE_17, 43, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
        _vmEnable_WIRE_16.ppn <= _vmEnable_T_40 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
        node _vmEnable_T_41 = bits(_vmEnable_WIRE_17, 59, 44) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
        _vmEnable_WIRE_16.asid <= _vmEnable_T_41 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
        node _vmEnable_T_42 = bits(_vmEnable_WIRE_17, 63, 60) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
        _vmEnable_WIRE_16.mode <= _vmEnable_T_42 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:48]
        node _vmEnable_T_43 = eq(_vmEnable_WIRE_16.mode, UInt<4>("h8")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:70]
        node _vmEnable_T_44 = lt(pv_7, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:85]
        node vmEnable_8 = and(_vmEnable_T_43, _vmEnable_T_44) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 90:78]
        mem.write.valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 92:23]
        when vmEnable_8 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 93:22]
          wire success_8 : UInt<1> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 260:28]
          wire finaladdr_8 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 261:28]
          wire flag_8 : UInt<1> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 247:20]
          flag_8 <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 253:10]
          when flag_8 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 262:30]
            wire LevelVec_8 : { valid : UInt<1>, success : UInt<1>, addr : UInt<64>, pte : UInt<64>}[3] @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 265:26]
            wire SatpNow_8 : { mode : UInt<4>, asid : UInt<16>, ppn : UInt<44>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            wire _SatpNow_WIRE_8 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            _SatpNow_WIRE_8 <= now.csr.satp @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            node _SatpNow_T_24 = bits(_SatpNow_WIRE_8, 43, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            SatpNow_8.ppn <= _SatpNow_T_24 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            node _SatpNow_T_25 = bits(_SatpNow_WIRE_8, 59, 44) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            SatpNow_8.asid <= _SatpNow_T_25 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            node _SatpNow_T_26 = bits(_SatpNow_WIRE_8, 63, 60) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            SatpNow_8.mode <= _SatpNow_T_26 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 266:43]
            LevelVec_8[2].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 267:25]
            node _LevelVec_2_addr_T_32 = bits(_T_1394, 38, 30) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:67]
            node _LevelVec_2_addr_T_33 = cat(SatpNow_8.ppn, _LevelVec_2_addr_T_32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:49]
            node _LevelVec_2_addr_T_34 = cat(UInt<8>("h0"), _LevelVec_2_addr_T_33) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:35]
            node _LevelVec_2_addr_T_35 = cat(_LevelVec_2_addr_T_34, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:31]
            LevelVec_8[2].addr <= _LevelVec_2_addr_T_35 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 268:25]
            when LevelVec_8[2].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 271:41]
              tlb.Anotherread[0].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
              tlb.Anotherread[0].addr <= LevelVec_8[2].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
              tlb.Anotherread[0].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
              wire PTE_24 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire _PTE_WIRE_24 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              _PTE_WIRE_24 <= tlb.Anotherread[0].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_96 = bits(_PTE_WIRE_24, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_24.flag <= _PTE_T_96 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_97 = bits(_PTE_WIRE_24, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_24.rsw <= _PTE_T_97 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_98 = bits(_PTE_WIRE_24, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_24.ppn <= _PTE_T_98 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_99 = bits(_PTE_WIRE_24, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_24.reserved <= _PTE_T_99 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire PTEFlag_24 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              wire _PTEFlag_WIRE_24 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              _PTEFlag_WIRE_24 <= PTE_24.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_192 = bits(_PTEFlag_WIRE_24, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_24.v <= _PTEFlag_T_192 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_193 = bits(_PTEFlag_WIRE_24, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_24.r <= _PTEFlag_T_193 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_194 = bits(_PTEFlag_WIRE_24, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_24.w <= _PTEFlag_T_194 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_195 = bits(_PTEFlag_WIRE_24, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_24.x <= _PTEFlag_T_195 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_196 = bits(_PTEFlag_WIRE_24, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_24.u <= _PTEFlag_T_196 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_197 = bits(_PTEFlag_WIRE_24, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_24.g <= _PTEFlag_T_197 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_198 = bits(_PTEFlag_WIRE_24, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_24.a <= _PTEFlag_T_198 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_199 = bits(_PTEFlag_WIRE_24, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_24.d <= _PTEFlag_T_199 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _T_1396 = eq(PTEFlag_24.v, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:16]
              node _T_1397 = eq(PTEFlag_24.r, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:31]
              node _T_1398 = and(_T_1397, PTEFlag_24.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:42]
              node _T_1399 = or(_T_1396, _T_1398) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:27]
              when _T_1399 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:57]
                LevelVec_8[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 281:45]
                LevelVec_8[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 282:45]
                LevelVec_8[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 284:41]
                LevelVec_8[2].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 285:41]
              else :
                node _T_1400 = or(PTEFlag_24.r, PTEFlag_24.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:28]
                when _T_1400 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:42]
                  LevelVec_8[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 291:47]
                  LevelVec_8[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 292:47]
                  LevelVec_8[2].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 294:43]
                  node LevelVec_2_pte_lo_8 = cat(PTE_24.rsw, PTE_24.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node LevelVec_2_pte_hi_8 = cat(PTE_24.reserved, PTE_24.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node _LevelVec_2_pte_T_8 = cat(LevelVec_2_pte_hi_8, LevelVec_2_pte_lo_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  LevelVec_8[2].pte <= _LevelVec_2_pte_T_8 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:43]
                else :
                  LevelVec_8[1].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 299:47]
                  node _LevelVec_1_addr_T_32 = bits(_T_1394, 29, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:86]
                  node _LevelVec_1_addr_T_33 = cat(PTE_24.ppn, _LevelVec_1_addr_T_32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:72]
                  node _LevelVec_1_addr_T_34 = cat(UInt<8>("h0"), _LevelVec_1_addr_T_33) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:58]
                  node _LevelVec_1_addr_T_35 = cat(_LevelVec_1_addr_T_34, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:54]
                  LevelVec_8[1].addr <= _LevelVec_1_addr_T_35 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 302:48]
                  LevelVec_8[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 308:43]
                  LevelVec_8[2].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 309:43]
            else :
              LevelVec_8[1].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 316:43]
              LevelVec_8[1].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 317:43]
              LevelVec_8[2].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 319:39]
              LevelVec_8[2].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 320:39]
            when LevelVec_8[1].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 271:41]
              tlb.Anotherread[1].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
              tlb.Anotherread[1].addr <= LevelVec_8[1].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
              tlb.Anotherread[1].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
              wire PTE_25 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire _PTE_WIRE_25 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              _PTE_WIRE_25 <= tlb.Anotherread[1].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_100 = bits(_PTE_WIRE_25, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_25.flag <= _PTE_T_100 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_101 = bits(_PTE_WIRE_25, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_25.rsw <= _PTE_T_101 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_102 = bits(_PTE_WIRE_25, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_25.ppn <= _PTE_T_102 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_103 = bits(_PTE_WIRE_25, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_25.reserved <= _PTE_T_103 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire PTEFlag_25 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              wire _PTEFlag_WIRE_25 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              _PTEFlag_WIRE_25 <= PTE_25.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_200 = bits(_PTEFlag_WIRE_25, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_25.v <= _PTEFlag_T_200 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_201 = bits(_PTEFlag_WIRE_25, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_25.r <= _PTEFlag_T_201 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_202 = bits(_PTEFlag_WIRE_25, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_25.w <= _PTEFlag_T_202 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_203 = bits(_PTEFlag_WIRE_25, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_25.x <= _PTEFlag_T_203 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_204 = bits(_PTEFlag_WIRE_25, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_25.u <= _PTEFlag_T_204 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_205 = bits(_PTEFlag_WIRE_25, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_25.g <= _PTEFlag_T_205 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_206 = bits(_PTEFlag_WIRE_25, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_25.a <= _PTEFlag_T_206 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_207 = bits(_PTEFlag_WIRE_25, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_25.d <= _PTEFlag_T_207 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _T_1401 = eq(PTEFlag_25.v, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:16]
              node _T_1402 = eq(PTEFlag_25.r, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:31]
              node _T_1403 = and(_T_1402, PTEFlag_25.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:42]
              node _T_1404 = or(_T_1401, _T_1403) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:27]
              when _T_1404 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:57]
                LevelVec_8[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 281:45]
                LevelVec_8[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 282:45]
                LevelVec_8[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 284:41]
                LevelVec_8[1].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 285:41]
              else :
                node _T_1405 = or(PTEFlag_25.r, PTEFlag_25.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:28]
                when _T_1405 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:42]
                  LevelVec_8[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 291:47]
                  LevelVec_8[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 292:47]
                  LevelVec_8[1].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 294:43]
                  node LevelVec_1_pte_lo_8 = cat(PTE_25.rsw, PTE_25.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node LevelVec_1_pte_hi_8 = cat(PTE_25.reserved, PTE_25.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node _LevelVec_1_pte_T_8 = cat(LevelVec_1_pte_hi_8, LevelVec_1_pte_lo_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  LevelVec_8[1].pte <= _LevelVec_1_pte_T_8 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:43]
                else :
                  LevelVec_8[0].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 299:47]
                  node _LevelVec_0_addr_T_32 = bits(_T_1394, 20, 12) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:86]
                  node _LevelVec_0_addr_T_33 = cat(PTE_25.ppn, _LevelVec_0_addr_T_32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:72]
                  node _LevelVec_0_addr_T_34 = cat(UInt<8>("h0"), _LevelVec_0_addr_T_33) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:58]
                  node _LevelVec_0_addr_T_35 = cat(_LevelVec_0_addr_T_34, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:54]
                  LevelVec_8[0].addr <= _LevelVec_0_addr_T_35 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 305:48]
                  LevelVec_8[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 308:43]
                  LevelVec_8[1].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 309:43]
            else :
              LevelVec_8[0].valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 316:43]
              LevelVec_8[0].addr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 317:43]
              LevelVec_8[1].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 319:39]
              LevelVec_8[1].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 320:39]
            when LevelVec_8[0].valid : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 271:41]
              tlb.Anotherread[2].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 144:38]
              tlb.Anotherread[2].addr <= LevelVec_8[0].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 145:38]
              tlb.Anotherread[2].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 146:38]
              wire PTE_26 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire _PTE_WIRE_26 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              _PTE_WIRE_26 <= tlb.Anotherread[2].data @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_104 = bits(_PTE_WIRE_26, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_26.flag <= _PTE_T_104 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_105 = bits(_PTE_WIRE_26, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_26.rsw <= _PTE_T_105 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_106 = bits(_PTE_WIRE_26, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_26.ppn <= _PTE_T_106 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              node _PTE_T_107 = bits(_PTE_WIRE_26, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              PTE_26.reserved <= _PTE_T_107 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 275:82]
              wire PTEFlag_26 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              wire _PTEFlag_WIRE_26 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              _PTEFlag_WIRE_26 <= PTE_26.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_208 = bits(_PTEFlag_WIRE_26, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_26.v <= _PTEFlag_T_208 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_209 = bits(_PTEFlag_WIRE_26, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_26.r <= _PTEFlag_T_209 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_210 = bits(_PTEFlag_WIRE_26, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_26.w <= _PTEFlag_T_210 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_211 = bits(_PTEFlag_WIRE_26, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_26.x <= _PTEFlag_T_211 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_212 = bits(_PTEFlag_WIRE_26, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_26.u <= _PTEFlag_T_212 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_213 = bits(_PTEFlag_WIRE_26, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_26.g <= _PTEFlag_T_213 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_214 = bits(_PTEFlag_WIRE_26, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_26.a <= _PTEFlag_T_214 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _PTEFlag_T_215 = bits(_PTEFlag_WIRE_26, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              PTEFlag_26.d <= _PTEFlag_T_215 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 276:42]
              node _T_1406 = eq(PTEFlag_26.v, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:16]
              node _T_1407 = eq(PTEFlag_26.r, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:31]
              node _T_1408 = and(_T_1407, PTEFlag_26.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:42]
              node _T_1409 = or(_T_1406, _T_1408) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:27]
              when _T_1409 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 277:57]
                LevelVec_8[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 284:41]
                LevelVec_8[0].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 285:41]
              else :
                node _T_1410 = or(PTEFlag_26.r, PTEFlag_26.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:28]
                when _T_1410 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 287:42]
                  LevelVec_8[0].success <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 294:43]
                  node LevelVec_0_pte_lo_8 = cat(PTE_26.rsw, PTE_26.flag) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node LevelVec_0_pte_hi_8 = cat(PTE_26.reserved, PTE_26.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  node _LevelVec_0_pte_T_8 = cat(LevelVec_0_pte_hi_8, LevelVec_0_pte_lo_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:50]
                  LevelVec_8[0].pte <= _LevelVec_0_pte_T_8 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 295:43]
                else :
                  LevelVec_8[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 308:43]
                  LevelVec_8[0].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 309:43]
            else :
              LevelVec_8[0].success <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 319:39]
              LevelVec_8[0].pte <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 320:39]
            node _successLevel_T_56 = cat(LevelVec_8[2].success, LevelVec_8[1].success) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 334:43]
            node _successLevel_T_57 = cat(_successLevel_T_56, LevelVec_8[0].success) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 334:39]
            node _successLevel_T_58 = eq(UInt<3>("h4"), _successLevel_T_57) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node _successLevel_T_59 = mux(_successLevel_T_58, UInt<2>("h2"), UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node _successLevel_T_60 = eq(UInt<2>("h2"), _successLevel_T_57) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node _successLevel_T_61 = mux(_successLevel_T_60, UInt<1>("h1"), _successLevel_T_59) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node _successLevel_T_62 = eq(UInt<1>("h1"), _successLevel_T_57) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node successLevel_8 = mux(_successLevel_T_62, UInt<1>("h0"), _successLevel_T_61) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 208:25]
            node _T_1411 = eq(successLevel_8, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 335:27]
            node _T_1412 = not(_T_1411) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 335:12]
            when _T_1412 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 335:37]
              wire _WIRE_58 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              wire _WIRE_59 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              _WIRE_59 <= LevelVec_8[successLevel_8].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              node _T_1413 = bits(_WIRE_59, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              _WIRE_58.flag <= _T_1413 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              node _T_1414 = bits(_WIRE_59, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              _WIRE_58.rsw <= _T_1414 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              node _T_1415 = bits(_WIRE_59, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              _WIRE_58.ppn <= _T_1415 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              node _T_1416 = bits(_WIRE_59, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              _WIRE_58.reserved <= _T_1416 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:48]
              wire _WIRE_60 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              wire _WIRE_61 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _WIRE_61 <= _WIRE_58.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _T_1417 = bits(_WIRE_61, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _WIRE_60.v <= _T_1417 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _T_1418 = bits(_WIRE_61, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _WIRE_60.r <= _T_1418 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _T_1419 = bits(_WIRE_61, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _WIRE_60.w <= _T_1419 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _T_1420 = bits(_WIRE_61, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _WIRE_60.x <= _T_1420 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _T_1421 = bits(_WIRE_61, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _WIRE_60.u <= _T_1421 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _T_1422 = bits(_WIRE_61, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _WIRE_60.g <= _T_1422 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _T_1423 = bits(_WIRE_61, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _WIRE_60.a <= _T_1423 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              node _T_1424 = bits(_WIRE_61, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              _WIRE_60.d <= _T_1424 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 343:77]
              wire _mstatus_mxr_WIRE_14 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              wire _mstatus_mxr_WIRE_15 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_15 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_182 = bits(_mstatus_mxr_WIRE_15, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_14.pad4 <= _mstatus_mxr_T_182 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_183 = bits(_mstatus_mxr_WIRE_15, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_14.sie <= _mstatus_mxr_T_183 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_184 = bits(_mstatus_mxr_WIRE_15, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_14.pad3 <= _mstatus_mxr_T_184 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_185 = bits(_mstatus_mxr_WIRE_15, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_14.mie <= _mstatus_mxr_T_185 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_186 = bits(_mstatus_mxr_WIRE_15, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_14.pad2 <= _mstatus_mxr_T_186 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_187 = bits(_mstatus_mxr_WIRE_15, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_14.spie <= _mstatus_mxr_T_187 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_188 = bits(_mstatus_mxr_WIRE_15, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_14.ube <= _mstatus_mxr_T_188 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_189 = bits(_mstatus_mxr_WIRE_15, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_14.mpie <= _mstatus_mxr_T_189 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_190 = bits(_mstatus_mxr_WIRE_15, 8, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_14.spp <= _mstatus_mxr_T_190 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_191 = bits(_mstatus_mxr_WIRE_15, 10, 9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_14.vs <= _mstatus_mxr_T_191 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_192 = bits(_mstatus_mxr_WIRE_15, 12, 11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_14.mpp <= _mstatus_mxr_T_192 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_193 = bits(_mstatus_mxr_WIRE_15, 14, 13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_14.fs <= _mstatus_mxr_T_193 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_194 = bits(_mstatus_mxr_WIRE_15, 16, 15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_14.xs <= _mstatus_mxr_T_194 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_195 = bits(_mstatus_mxr_WIRE_15, 17, 17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_14.mprv <= _mstatus_mxr_T_195 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_196 = bits(_mstatus_mxr_WIRE_15, 18, 18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_14.sum <= _mstatus_mxr_T_196 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_197 = bits(_mstatus_mxr_WIRE_15, 19, 19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_14.mxr <= _mstatus_mxr_T_197 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_198 = bits(_mstatus_mxr_WIRE_15, 20, 20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_14.tvm <= _mstatus_mxr_T_198 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_199 = bits(_mstatus_mxr_WIRE_15, 21, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_14.tw <= _mstatus_mxr_T_199 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_200 = bits(_mstatus_mxr_WIRE_15, 22, 22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_14.tsr <= _mstatus_mxr_T_200 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_201 = bits(_mstatus_mxr_WIRE_15, 31, 23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_14.pad0 <= _mstatus_mxr_T_201 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_202 = bits(_mstatus_mxr_WIRE_15, 33, 32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_14.uxl <= _mstatus_mxr_T_202 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_203 = bits(_mstatus_mxr_WIRE_15, 35, 34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_14.sxl <= _mstatus_mxr_T_203 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_204 = bits(_mstatus_mxr_WIRE_15, 36, 36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_14.sbe <= _mstatus_mxr_T_204 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_205 = bits(_mstatus_mxr_WIRE_15, 37, 37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_14.mbe <= _mstatus_mxr_T_205 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_206 = bits(_mstatus_mxr_WIRE_15, 62, 38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_14.pad1 <= _mstatus_mxr_T_206 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node _mstatus_mxr_T_207 = bits(_mstatus_mxr_WIRE_15, 63, 63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              _mstatus_mxr_WIRE_14.sd <= _mstatus_mxr_T_207 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:47]
              node mstatus_mxr_7 = bits(_mstatus_mxr_WIRE_14.mxr, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 174:73]
              wire _mstatus_sum_WIRE_14 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              wire _mstatus_sum_WIRE_15 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_15 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_182 = bits(_mstatus_sum_WIRE_15, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_14.pad4 <= _mstatus_sum_T_182 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_183 = bits(_mstatus_sum_WIRE_15, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_14.sie <= _mstatus_sum_T_183 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_184 = bits(_mstatus_sum_WIRE_15, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_14.pad3 <= _mstatus_sum_T_184 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_185 = bits(_mstatus_sum_WIRE_15, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_14.mie <= _mstatus_sum_T_185 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_186 = bits(_mstatus_sum_WIRE_15, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_14.pad2 <= _mstatus_sum_T_186 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_187 = bits(_mstatus_sum_WIRE_15, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_14.spie <= _mstatus_sum_T_187 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_188 = bits(_mstatus_sum_WIRE_15, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_14.ube <= _mstatus_sum_T_188 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_189 = bits(_mstatus_sum_WIRE_15, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_14.mpie <= _mstatus_sum_T_189 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_190 = bits(_mstatus_sum_WIRE_15, 8, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_14.spp <= _mstatus_sum_T_190 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_191 = bits(_mstatus_sum_WIRE_15, 10, 9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_14.vs <= _mstatus_sum_T_191 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_192 = bits(_mstatus_sum_WIRE_15, 12, 11) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_14.mpp <= _mstatus_sum_T_192 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_193 = bits(_mstatus_sum_WIRE_15, 14, 13) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_14.fs <= _mstatus_sum_T_193 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_194 = bits(_mstatus_sum_WIRE_15, 16, 15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_14.xs <= _mstatus_sum_T_194 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_195 = bits(_mstatus_sum_WIRE_15, 17, 17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_14.mprv <= _mstatus_sum_T_195 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_196 = bits(_mstatus_sum_WIRE_15, 18, 18) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_14.sum <= _mstatus_sum_T_196 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_197 = bits(_mstatus_sum_WIRE_15, 19, 19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_14.mxr <= _mstatus_sum_T_197 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_198 = bits(_mstatus_sum_WIRE_15, 20, 20) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_14.tvm <= _mstatus_sum_T_198 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_199 = bits(_mstatus_sum_WIRE_15, 21, 21) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_14.tw <= _mstatus_sum_T_199 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_200 = bits(_mstatus_sum_WIRE_15, 22, 22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_14.tsr <= _mstatus_sum_T_200 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_201 = bits(_mstatus_sum_WIRE_15, 31, 23) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_14.pad0 <= _mstatus_sum_T_201 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_202 = bits(_mstatus_sum_WIRE_15, 33, 32) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_14.uxl <= _mstatus_sum_T_202 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_203 = bits(_mstatus_sum_WIRE_15, 35, 34) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_14.sxl <= _mstatus_sum_T_203 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_204 = bits(_mstatus_sum_WIRE_15, 36, 36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_14.sbe <= _mstatus_sum_T_204 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_205 = bits(_mstatus_sum_WIRE_15, 37, 37) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_14.mbe <= _mstatus_sum_T_205 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_206 = bits(_mstatus_sum_WIRE_15, 62, 38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_14.pad1 <= _mstatus_sum_T_206 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node _mstatus_sum_T_207 = bits(_mstatus_sum_WIRE_15, 63, 63) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              _mstatus_sum_WIRE_14.sd <= _mstatus_sum_T_207 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:47]
              node mstatus_sum_7 = bits(_mstatus_sum_WIRE_14.sum, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 175:73]
              node _permCheck_T_77 = eq(pv_7, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:32]
              node _permCheck_T_78 = eq(_WIRE_60.u, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:45]
              node _permCheck_T_79 = and(_permCheck_T_77, _permCheck_T_78) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:42]
              node _permCheck_T_80 = eq(_permCheck_T_79, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:21]
              node _permCheck_T_81 = and(_WIRE_60.v, _permCheck_T_80) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:18]
              node _permCheck_T_82 = eq(pv_7, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:72]
              node _permCheck_T_83 = and(_permCheck_T_82, _WIRE_60.u) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:82]
              node _permCheck_T_84 = eq(mstatus_sum_7, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:100]
              node _permCheck_T_85 = or(_permCheck_T_84, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:113]
              node _permCheck_T_86 = and(_permCheck_T_83, _permCheck_T_85) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:96]
              node _permCheck_T_87 = eq(_permCheck_T_86, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:61]
              node permCheck_7 = and(_permCheck_T_81, _permCheck_T_87) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 178:58]
              node permExec_7 = and(permCheck_7, _WIRE_60.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 179:31]
              node _permLoad_T_14 = and(mstatus_mxr_7, _WIRE_60.x) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 180:61]
              node _permLoad_T_15 = or(_WIRE_60.r, _permLoad_T_14) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 180:46]
              node permLoad_7 = and(permCheck_7, _permLoad_T_15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 180:31]
              node permStore_7 = and(permCheck_7, _WIRE_60.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 181:31]
              node _T_1425 = and(UInt<1>("h0"), permExec_7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:15]
              node _T_1426 = eq(UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:32]
              node _T_1427 = eq(UInt<2>("h2"), UInt<1>("h1")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:71]
              node _T_1428 = and(permLoad_7, _T_1427) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:56]
              node _T_1429 = eq(UInt<2>("h2"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:111]
              node _T_1430 = and(permStore_7, _T_1429) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:96]
              node _T_1431 = or(_T_1428, _T_1430) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:82]
              node _T_1432 = and(_T_1426, _T_1431) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:42]
              node _T_1433 = or(_T_1425, _T_1432) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 182:28]
              when _T_1433 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 346:11]
                wire _WIRE_62 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                wire _WIRE_63 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                _WIRE_63 <= LevelVec_8[successLevel_8].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                node _T_1434 = bits(_WIRE_63, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                _WIRE_62.flag <= _T_1434 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                node _T_1435 = bits(_WIRE_63, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                _WIRE_62.rsw <= _T_1435 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                node _T_1436 = bits(_WIRE_63, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                _WIRE_62.ppn <= _T_1436 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                node _T_1437 = bits(_WIRE_63, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                _WIRE_62.reserved <= _T_1437 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:63]
                node _mask_mask_T_40 = eq(UInt<2>("h2"), successLevel_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node _mask_mask_T_41 = mux(_mask_mask_T_40, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node _mask_mask_T_42 = eq(UInt<1>("h1"), successLevel_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node _mask_mask_T_43 = mux(_mask_mask_T_42, UInt<9>("h1ff"), _mask_mask_T_41) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node _mask_mask_T_44 = eq(UInt<1>("h0"), successLevel_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node mask_8 = mux(_mask_mask_T_44, UInt<1>("h0"), _mask_mask_T_43) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                node _T_1438 = and(mask_8, _WIRE_62.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 240:11]
                node _T_1439 = neq(_T_1438, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 240:18]
                when _T_1439 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 349:99]
                  success_8 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 351:26]
                  finaladdr_8 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 352:26]
                else :
                  node _T_1440 = eq(UInt<2>("h2"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 357:30]
                  when _T_1440 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 357:41]
                    wire _WIRE_64 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    wire _WIRE_65 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    _WIRE_65 <= LevelVec_8[successLevel_8].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    node _T_1441 = bits(_WIRE_65, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    _WIRE_64.flag <= _T_1441 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    node _T_1442 = bits(_WIRE_65, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    _WIRE_64.rsw <= _T_1442 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    node _T_1443 = bits(_WIRE_65, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    _WIRE_64.ppn <= _T_1443 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    node _T_1444 = bits(_WIRE_65, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    _WIRE_64.reserved <= _T_1444 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 358:63]
                    wire FlagPTE_7 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    wire _FlagPTE_WIRE_7 : UInt<8> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    _FlagPTE_WIRE_7 <= _WIRE_64.flag @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _FlagPTE_T_56 = bits(_FlagPTE_WIRE_7, 0, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    FlagPTE_7.v <= _FlagPTE_T_56 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _FlagPTE_T_57 = bits(_FlagPTE_WIRE_7, 1, 1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    FlagPTE_7.r <= _FlagPTE_T_57 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _FlagPTE_T_58 = bits(_FlagPTE_WIRE_7, 2, 2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    FlagPTE_7.w <= _FlagPTE_T_58 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _FlagPTE_T_59 = bits(_FlagPTE_WIRE_7, 3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    FlagPTE_7.x <= _FlagPTE_T_59 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _FlagPTE_T_60 = bits(_FlagPTE_WIRE_7, 4, 4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    FlagPTE_7.u <= _FlagPTE_T_60 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _FlagPTE_T_61 = bits(_FlagPTE_WIRE_7, 5, 5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    FlagPTE_7.g <= _FlagPTE_T_61 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _FlagPTE_T_62 = bits(_FlagPTE_WIRE_7, 6, 6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    FlagPTE_7.a <= _FlagPTE_T_62 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    node _FlagPTE_T_63 = bits(_FlagPTE_WIRE_7, 7, 7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    FlagPTE_7.d <= _FlagPTE_T_63 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 195:39]
                    wire FlagPTEnew_7 : { d : UInt<1>, a : UInt<1>, g : UInt<1>, u : UInt<1>, x : UInt<1>, w : UInt<1>, r : UInt<1>, v : UInt<1>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    FlagPTEnew_7.v <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    FlagPTEnew_7.r <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    FlagPTEnew_7.w <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    FlagPTEnew_7.x <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    FlagPTEnew_7.u <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    FlagPTEnew_7.g <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    FlagPTEnew_7.a <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    FlagPTEnew_7.d <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 196:39]
                    node _T_1445 = not(FlagPTE_7.a) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:10]
                    node _T_1446 = not(FlagPTE_7.d) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:23]
                    node _T_1447 = or(_T_1445, _T_1446) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:21]
                    when _T_1447 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 197:35]
                      FlagPTEnew_7 <= FlagPTE_7 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 198:20]
                      FlagPTEnew_7.a <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 199:20]
                      FlagPTEnew_7.d <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 200:20]
                      node PTEnew_lo_lo_7 = cat(FlagPTEnew_7.r, FlagPTEnew_7.v) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node PTEnew_lo_hi_7 = cat(FlagPTEnew_7.x, FlagPTEnew_7.w) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node PTEnew_lo_14 = cat(PTEnew_lo_hi_7, PTEnew_lo_lo_7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node PTEnew_hi_lo_7 = cat(FlagPTEnew_7.g, FlagPTEnew_7.u) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node PTEnew_hi_hi_7 = cat(FlagPTEnew_7.d, FlagPTEnew_7.a) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node PTEnew_hi_14 = cat(PTEnew_hi_hi_7, PTEnew_hi_lo_7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node _PTEnew_T_7 = cat(PTEnew_hi_14, PTEnew_lo_14) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:88]
                      node PTEnew_lo_15 = cat(_WIRE_64.rsw, _PTEnew_T_7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:23]
                      node PTEnew_hi_15 = cat(_WIRE_64.reserved, _WIRE_64.ppn) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:23]
                      node PTEnew_7 = cat(PTEnew_hi_15, PTEnew_lo_15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 201:23]
                      tlb.Anotherwrite[0].valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 159:38]
                      tlb.Anotherwrite[0].addr <= LevelVec_8[successLevel_8].addr @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 160:38]
                      tlb.Anotherwrite[0].memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 161:38]
                      tlb.Anotherwrite[0].data <= PTEnew_7 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 162:38]
                  success_8 <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 360:26]
                  wire _finaladdr_WIRE_16 : { reserved : UInt<10>, ppn : UInt<44>, rsw : UInt<2>, flag : UInt<8>} @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  wire _finaladdr_WIRE_17 : UInt<64> @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  _finaladdr_WIRE_17 <= LevelVec_8[successLevel_8].pte @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  node _finaladdr_T_80 = bits(_finaladdr_WIRE_17, 7, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  _finaladdr_WIRE_16.flag <= _finaladdr_T_80 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  node _finaladdr_T_81 = bits(_finaladdr_WIRE_17, 9, 8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  _finaladdr_WIRE_16.rsw <= _finaladdr_T_81 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  node _finaladdr_T_82 = bits(_finaladdr_WIRE_17, 53, 10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  _finaladdr_WIRE_16.ppn <= _finaladdr_T_82 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  node _finaladdr_T_83 = bits(_finaladdr_WIRE_17, 63, 54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  _finaladdr_WIRE_16.reserved <= _finaladdr_T_83 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:68]
                  node _finaladdr_T_84 = bits(_T_1394, 11, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:94]
                  node _finaladdr_T_85 = cat(_finaladdr_WIRE_16.ppn, _finaladdr_T_84) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:31]
                  node _finaladdr_mask_T_80 = eq(UInt<2>("h2"), successLevel_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _finaladdr_mask_T_81 = mux(_finaladdr_mask_T_80, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _finaladdr_mask_T_82 = eq(UInt<1>("h1"), successLevel_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _finaladdr_mask_T_83 = mux(_finaladdr_mask_T_82, UInt<9>("h1ff"), _finaladdr_mask_T_81) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _finaladdr_mask_T_84 = eq(UInt<1>("h0"), successLevel_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node finaladdr_mask_16 = mux(_finaladdr_mask_T_84, UInt<1>("h0"), _finaladdr_mask_T_83) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 217:43]
                  node _finaladdr_T_86 = not(finaladdr_mask_16) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:106]
                  node _finaladdr_T_87 = and(_finaladdr_T_85, _finaladdr_T_86) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:103]
                  node _finaladdr_mask_T_85 = eq(UInt<2>("h2"), successLevel_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node _finaladdr_mask_T_86 = mux(_finaladdr_mask_T_85, UInt<18>("h3ffff"), UInt<44>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node _finaladdr_mask_T_87 = eq(UInt<1>("h1"), successLevel_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node _finaladdr_mask_T_88 = mux(_finaladdr_mask_T_87, UInt<9>("h1ff"), _finaladdr_mask_T_86) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node _finaladdr_mask_T_89 = eq(UInt<1>("h0"), successLevel_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node finaladdr_mask_17 = mux(_finaladdr_mask_T_89, UInt<1>("h0"), _finaladdr_mask_T_88) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 227:43]
                  node _finaladdr_T_88 = and(_T_1394, finaladdr_mask_17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 366:26]
                  node _finaladdr_T_89 = or(_finaladdr_T_87, _finaladdr_T_88) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 366:18]
                  finaladdr_8 <= _finaladdr_T_89 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 364:23]
              else :
                success_8 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 371:24]
                finaladdr_8 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 372:24]
            else :
              success_8 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 376:22]
              finaladdr_8 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 377:22]
          else :
            success_8 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 382:20]
            finaladdr_8 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 383:20]
          when success_8 : @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 96:23]
            mem.write.addr <= finaladdr_8 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 97:26]
          else :
            exceptionVec[15] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
            raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
        else :
          mem.write.addr <= _T_1394 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 102:24]
        mem.write.memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 104:26]
        mem.write.data <= now.reg[_T_1395] @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 105:26]
      node _T_1448 = and(inst, UInt<16>("he003")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_1449 = eq(UInt<14>("h2001"), _T_1448) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_1450 = bits(inst, 11, 7) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 11:55]
      node _T_1451 = neq(_T_1450, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 11:63]
      node _T_1452 = and(_T_1449, _T_1451) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:45]
      when _T_1452 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 290:25]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_1453 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 113:97]
        node _funct3_T_77 = bits(_T_1453, 15, 13) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_77 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1454 = bits(_T_1453, 12, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph1_T_8 = bits(_T_1454, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph1 <= _ph1_T_8 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1455 = bits(_T_1454, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_67 = bits(_T_1455, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_67 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1456 = bits(_T_1455, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph5_T_13 = bits(_T_1456, 6, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph5 <= _ph5_T_13 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1457 = bits(_T_1456, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_1457 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        rd <= rs1 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 113:110]
        node _imm_T_300 = bits(inst, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_301 = bits(inst, 6, 6) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_302 = bits(inst, 5, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_303 = bits(inst, 4, 4) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_304 = bits(inst, 3, 3) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_305 = bits(inst, 2, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node imm_lo_hi_13 = cat(_imm_T_303, _imm_T_304) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node imm_lo_24 = cat(imm_lo_hi_13, _imm_T_305) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node imm_hi_hi_24 = cat(_imm_T_300, _imm_T_301) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node imm_hi_24 = cat(imm_hi_hi_24, _imm_T_302) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node _imm_T_306 = cat(imm_hi_24, imm_lo_24) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node imm_signBit_46 = bits(_imm_T_306, 5, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_307 = bits(imm_signBit_46, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_308 = mux(_imm_T_307, UInt<58>("h3ffffffffffffff"), UInt<58>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_309 = cat(_imm_T_308, _imm_T_306) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_309 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 292:20]
        node _next_reg_T_810 = add(now.reg[rd], imm) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 293:44]
        node _next_reg_T_811 = tail(_next_reg_T_810, 1) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 293:44]
        node _next_reg_T_812 = bits(_next_reg_T_811, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 293:50]
        node next_reg_signBit_17 = bits(_next_reg_T_812, 31, 31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _next_reg_T_813 = bits(next_reg_signBit_17, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_814 = mux(_next_reg_T_813, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_815 = cat(_next_reg_T_814, _next_reg_T_812) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        next.reg[rd] <= _next_reg_T_815 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 293:20]
      node _T_1458 = and(inst, UInt<16>("hfc63")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1459 = eq(UInt<16>("h9c21"), _T_1458) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1459 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 297:24]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_1460 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 118:97]
        node _funct6_T_4 = bits(_T_1460, 15, 10) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct6 <= _funct6_T_4 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1461 = bits(_T_1460, 9, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1P_T_13 = bits(_T_1461, 9, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1P <= _rs1P_T_13 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1462 = bits(_T_1461, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct2_T_4 = bits(_T_1462, 6, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct2 <= _funct2_T_4 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1463 = bits(_T_1462, 4, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2P_T_6 = bits(_T_1463, 4, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2P <= _rs2P_T_6 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1464 = bits(_T_1463, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_1464 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        rdP <= rs1P @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 118:111]
        node _T_1465 = cat(UInt<2>("h1"), rdP) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _next_reg_T_816 = cat(UInt<2>("h1"), rdP) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _next_reg_T_817 = bits(now.reg[_next_reg_T_816], 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 299:58]
        node _next_reg_T_818 = cat(UInt<2>("h1"), rs2P) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _next_reg_T_819 = bits(now.reg[_next_reg_T_818], 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 299:88]
        node _next_reg_T_820 = add(_next_reg_T_817, _next_reg_T_819) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 299:66]
        node _next_reg_T_821 = tail(_next_reg_T_820, 1) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 299:66]
        node next_reg_signBit_18 = bits(_next_reg_T_821, 31, 31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _next_reg_T_822 = bits(next_reg_signBit_18, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_823 = mux(_next_reg_T_822, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_824 = cat(_next_reg_T_823, _next_reg_T_821) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        next.reg[_T_1465] <= _next_reg_T_824 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 299:28]
      node _T_1466 = and(inst, UInt<16>("hfc63")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1467 = eq(UInt<16>("h9c01"), _T_1466) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1467 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 301:24]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_1468 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 118:97]
        node _funct6_T_5 = bits(_T_1468, 15, 10) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct6 <= _funct6_T_5 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1469 = bits(_T_1468, 9, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1P_T_14 = bits(_T_1469, 9, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1P <= _rs1P_T_14 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1470 = bits(_T_1469, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct2_T_5 = bits(_T_1470, 6, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct2 <= _funct2_T_5 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1471 = bits(_T_1470, 4, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2P_T_7 = bits(_T_1471, 4, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2P <= _rs2P_T_7 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1472 = bits(_T_1471, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_1472 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        rdP <= rs1P @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 118:111]
        node _T_1473 = cat(UInt<2>("h1"), rdP) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _next_reg_T_825 = cat(UInt<2>("h1"), rdP) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _next_reg_T_826 = bits(now.reg[_next_reg_T_825], 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 303:58]
        node _next_reg_T_827 = cat(UInt<2>("h1"), rs2P) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _next_reg_T_828 = bits(now.reg[_next_reg_T_827], 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 303:88]
        node _next_reg_T_829 = sub(_next_reg_T_826, _next_reg_T_828) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 303:66]
        node _next_reg_T_830 = tail(_next_reg_T_829, 1) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 303:66]
        node next_reg_signBit_19 = bits(_next_reg_T_830, 31, 31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _next_reg_T_831 = bits(next_reg_signBit_19, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_832 = mux(_next_reg_T_831, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_833 = cat(_next_reg_T_832, _next_reg_T_830) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        next.reg[_T_1473] <= _next_reg_T_833 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 303:28]
      node _T_1474 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1475 = eq(UInt<26>("h2000033"), _T_1474) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1475 : @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 85:24]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_18 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_18 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1476 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_34 = bits(_T_1476, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_34 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1477 = bits(_T_1476, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_68 = bits(_T_1477, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_68 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1478 = bits(_T_1477, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_78 = bits(_T_1478, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_78 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1479 = bits(_T_1478, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_48 = bits(_T_1479, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_48 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1480 = bits(_T_1479, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_1480 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_834 = mul(now.reg[rs1], now.reg[rs2]) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 85:65]
        node _next_reg_T_835 = bits(_next_reg_T_834, 63, 0) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 85:80]
        next.reg[rd] <= _next_reg_T_835 @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 85:48]
      node _T_1481 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1482 = eq(UInt<26>("h2001033"), _T_1481) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1482 : @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 86:24]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_19 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_19 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1483 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_35 = bits(_T_1483, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_35 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1484 = bits(_T_1483, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_69 = bits(_T_1484, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_69 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1485 = bits(_T_1484, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_79 = bits(_T_1485, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_79 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1486 = bits(_T_1485, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_49 = bits(_T_1486, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_49 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1487 = bits(_T_1486, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_1487 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_836 = asSInt(now.reg[rs1]) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 86:65]
        node _next_reg_T_837 = asSInt(now.reg[rs2]) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 86:87]
        node _next_reg_T_838 = mul(_next_reg_T_836, _next_reg_T_837) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 86:72]
        node _next_reg_T_839 = asUInt(_next_reg_T_838) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 86:95]
        node _next_reg_T_840 = bits(_next_reg_T_839, 127, 64) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 86:101]
        next.reg[rd] <= _next_reg_T_840 @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 86:48]
      node _T_1488 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1489 = eq(UInt<26>("h2002033"), _T_1488) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1489 : @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 87:24]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_20 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_20 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1490 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_36 = bits(_T_1490, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_36 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1491 = bits(_T_1490, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_70 = bits(_T_1491, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_70 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1492 = bits(_T_1491, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_80 = bits(_T_1492, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_80 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1493 = bits(_T_1492, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_50 = bits(_T_1493, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_50 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1494 = bits(_T_1493, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_1494 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_841 = asSInt(now.reg[rs1]) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 87:65]
        node _next_reg_T_842 = cvt(now.reg[rs2]) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 87:72]
        node _next_reg_T_843 = mul(_next_reg_T_841, _next_reg_T_842) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 87:72]
        node _next_reg_T_844 = tail(_next_reg_T_843, 1) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 87:72]
        node _next_reg_T_845 = asSInt(_next_reg_T_844) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 87:72]
        node _next_reg_T_846 = asUInt(_next_reg_T_845) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 87:88]
        node _next_reg_T_847 = bits(_next_reg_T_846, 127, 64) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 87:94]
        next.reg[rd] <= _next_reg_T_847 @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 87:48]
      node _T_1495 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1496 = eq(UInt<26>("h2003033"), _T_1495) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1496 : @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 88:24]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_21 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_21 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1497 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_37 = bits(_T_1497, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_37 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1498 = bits(_T_1497, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_71 = bits(_T_1498, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_71 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1499 = bits(_T_1498, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_81 = bits(_T_1499, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_81 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1500 = bits(_T_1499, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_51 = bits(_T_1500, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_51 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1501 = bits(_T_1500, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_1501 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_848 = mul(now.reg[rs1], now.reg[rs2]) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 88:65]
        node _next_reg_T_849 = bits(_next_reg_T_848, 127, 64) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 88:80]
        next.reg[rd] <= _next_reg_T_849 @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 88:48]
      node _T_1502 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1503 = eq(UInt<26>("h2004033"), _T_1502) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1503 : @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 91:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_22 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_22 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1504 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_38 = bits(_T_1504, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_38 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1505 = bits(_T_1504, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_72 = bits(_T_1505, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_72 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1506 = bits(_T_1505, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_82 = bits(_T_1506, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_82 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1507 = bits(_T_1506, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_52 = bits(_T_1507, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_52 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1508 = bits(_T_1507, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_1508 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_850 = asSInt(now.reg[rs1]) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 49:16]
        node _next_reg_T_851 = asSInt(now.reg[rs2]) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 49:34]
        node _next_reg_T_852 = div(_next_reg_T_850, _next_reg_T_851) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 49:23]
        node _next_reg_T_853 = bits(_next_reg_T_852, 63, 0) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 49:41]
        node _next_reg_T_854 = eq(now.reg[rs2], UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 51:19]
        node _next_reg_T_855 = asUInt(asSInt(UInt<64>("hffffffffffffffff"))) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 51:99]
        node _next_reg_T_856 = asUInt(asSInt(UInt<64>("hffffffff80000000"))) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 52:45]
        node _next_reg_T_857 = sub(UInt<1>("h0"), _next_reg_T_856) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 52:22]
        node _next_reg_T_858 = tail(_next_reg_T_857, 1) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 52:22]
        node _next_reg_T_859 = eq(now.reg[rs1], _next_reg_T_858) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 52:18]
        node _next_reg_T_860 = asUInt(asSInt(UInt<64>("hffffffffffffffff"))) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 52:78]
        node _next_reg_T_861 = eq(now.reg[rs2], _next_reg_T_860) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 52:64]
        node _next_reg_T_862 = and(_next_reg_T_859, _next_reg_T_861) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 52:52]
        node _next_reg_T_863 = asUInt(asSInt(UInt<64>("hffffffff80000000"))) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 52:112]
        node _next_reg_T_864 = sub(UInt<1>("h0"), _next_reg_T_863) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 52:89]
        node _next_reg_T_865 = tail(_next_reg_T_864, 1) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 52:89]
        node _next_reg_T_866 = mux(_next_reg_T_862, _next_reg_T_865, _next_reg_T_853) @[src/main/scala/chisel3/util/Mux.scala 141:16]
        node _next_reg_T_867 = mux(_next_reg_T_854, _next_reg_T_855, _next_reg_T_866) @[src/main/scala/chisel3/util/Mux.scala 141:16]
        next.reg[rd] <= _next_reg_T_867 @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 91:46]
      node _T_1509 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1510 = eq(UInt<26>("h2005033"), _T_1509) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1510 : @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 92:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_23 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_23 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1511 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_39 = bits(_T_1511, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_39 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1512 = bits(_T_1511, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_73 = bits(_T_1512, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_73 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1513 = bits(_T_1512, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_83 = bits(_T_1513, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_83 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1514 = bits(_T_1513, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_53 = bits(_T_1514, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_53 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1515 = bits(_T_1514, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_1515 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_868 = div(now.reg[rs1], now.reg[rs2]) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 58:15]
        node _next_reg_T_869 = eq(now.reg[rs2], UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 60:19]
        node _next_reg_T_870 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 60:40]
        node _next_reg_T_871 = mux(_next_reg_T_869, _next_reg_T_870, _next_reg_T_868) @[src/main/scala/chisel3/util/Mux.scala 141:16]
        next.reg[rd] <= _next_reg_T_871 @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 92:46]
      node _T_1516 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1517 = eq(UInt<26>("h2006033"), _T_1516) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1517 : @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 93:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_24 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_24 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1518 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_40 = bits(_T_1518, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_40 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1519 = bits(_T_1518, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_74 = bits(_T_1519, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_74 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1520 = bits(_T_1519, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_84 = bits(_T_1520, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_84 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1521 = bits(_T_1520, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_54 = bits(_T_1521, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_54 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1522 = bits(_T_1521, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_1522 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_872 = asSInt(now.reg[rs1]) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 66:16]
        node _next_reg_T_873 = asSInt(now.reg[rs2]) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 66:34]
        node _next_reg_T_874 = rem(_next_reg_T_872, _next_reg_T_873) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 66:23]
        node _next_reg_T_875 = asUInt(_next_reg_T_874) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 66:42]
        node _next_reg_T_876 = eq(now.reg[rs2], UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 68:19]
        node _next_reg_T_877 = asUInt(asSInt(UInt<64>("hffffffff80000000"))) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 69:45]
        node _next_reg_T_878 = sub(UInt<1>("h0"), _next_reg_T_877) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 69:22]
        node _next_reg_T_879 = tail(_next_reg_T_878, 1) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 69:22]
        node _next_reg_T_880 = eq(now.reg[rs1], _next_reg_T_879) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 69:18]
        node _next_reg_T_881 = asUInt(asSInt(UInt<64>("hffffffffffffffff"))) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 69:78]
        node _next_reg_T_882 = eq(now.reg[rs2], _next_reg_T_881) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 69:64]
        node _next_reg_T_883 = and(_next_reg_T_880, _next_reg_T_882) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 69:52]
        node _next_reg_T_884 = mux(_next_reg_T_883, UInt<64>("h0"), _next_reg_T_875) @[src/main/scala/chisel3/util/Mux.scala 141:16]
        node _next_reg_T_885 = mux(_next_reg_T_876, now.reg[rs1], _next_reg_T_884) @[src/main/scala/chisel3/util/Mux.scala 141:16]
        next.reg[rd] <= _next_reg_T_885 @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 93:46]
      node _T_1523 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1524 = eq(UInt<26>("h2007033"), _T_1523) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1524 : @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 94:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_25 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_25 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1525 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_41 = bits(_T_1525, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_41 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1526 = bits(_T_1525, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_75 = bits(_T_1526, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_75 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1527 = bits(_T_1526, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_85 = bits(_T_1527, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_85 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1528 = bits(_T_1527, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_55 = bits(_T_1528, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_55 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1529 = bits(_T_1528, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_1529 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_886 = rem(now.reg[rs1], now.reg[rs2]) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 75:15]
        node _next_reg_T_887 = eq(now.reg[rs2], UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 77:19]
        node _next_reg_T_888 = mux(_next_reg_T_887, now.reg[rs1], _next_reg_T_886) @[src/main/scala/chisel3/util/Mux.scala 141:16]
        next.reg[rd] <= _next_reg_T_888 @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 94:46]
      node _T_1530 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1531 = eq(UInt<26>("h200003b"), _T_1530) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1531 : @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 102:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_26 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_26 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1532 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_42 = bits(_T_1532, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_42 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1533 = bits(_T_1532, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_76 = bits(_T_1533, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_76 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1534 = bits(_T_1533, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_86 = bits(_T_1534, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_86 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1535 = bits(_T_1534, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_56 = bits(_T_1535, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_56 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1536 = bits(_T_1535, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_1536 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_889 = bits(now.reg[rs1], 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 102:70]
        node _next_reg_T_890 = bits(now.reg[rs2], 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 102:92]
        node _next_reg_T_891 = mul(_next_reg_T_889, _next_reg_T_890) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 102:78]
        node _next_reg_T_892 = bits(_next_reg_T_891, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 102:100]
        node next_reg_signBit_20 = bits(_next_reg_T_892, 31, 31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _next_reg_T_893 = bits(next_reg_signBit_20, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_894 = mux(_next_reg_T_893, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_895 = cat(_next_reg_T_894, _next_reg_T_892) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        next.reg[rd] <= _next_reg_T_895 @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 102:46]
      node _T_1537 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1538 = eq(UInt<26>("h200403b"), _T_1537) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1538 : @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 105:23]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_27 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_27 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1539 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_43 = bits(_T_1539, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_43 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1540 = bits(_T_1539, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_77 = bits(_T_1540, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_77 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1541 = bits(_T_1540, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_87 = bits(_T_1541, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_87 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1542 = bits(_T_1541, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_57 = bits(_T_1542, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_57 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1543 = bits(_T_1542, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_1543 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_896 = bits(now.reg[rs1], 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 105:76]
        node _next_reg_T_897 = bits(now.reg[rs2], 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 105:97]
        node _next_reg_T_898 = asSInt(_next_reg_T_896) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 49:16]
        node _next_reg_T_899 = asSInt(_next_reg_T_897) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 49:34]
        node _next_reg_T_900 = div(_next_reg_T_898, _next_reg_T_899) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 49:23]
        node _next_reg_T_901 = bits(_next_reg_T_900, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 49:41]
        node _next_reg_T_902 = eq(_next_reg_T_897, UInt<32>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 51:19]
        node _next_reg_T_903 = asUInt(asSInt(UInt<32>("hffffffff"))) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 51:99]
        node _next_reg_T_904 = asUInt(asSInt(UInt<32>("h80000000"))) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 52:45]
        node _next_reg_T_905 = sub(UInt<1>("h0"), _next_reg_T_904) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 52:22]
        node _next_reg_T_906 = tail(_next_reg_T_905, 1) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 52:22]
        node _next_reg_T_907 = eq(_next_reg_T_896, _next_reg_T_906) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 52:18]
        node _next_reg_T_908 = asUInt(asSInt(UInt<32>("hffffffff"))) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 52:78]
        node _next_reg_T_909 = eq(_next_reg_T_897, _next_reg_T_908) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 52:64]
        node _next_reg_T_910 = and(_next_reg_T_907, _next_reg_T_909) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 52:52]
        node _next_reg_T_911 = asUInt(asSInt(UInt<32>("h80000000"))) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 52:112]
        node _next_reg_T_912 = sub(UInt<1>("h0"), _next_reg_T_911) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 52:89]
        node _next_reg_T_913 = tail(_next_reg_T_912, 1) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 52:89]
        node _next_reg_T_914 = mux(_next_reg_T_910, _next_reg_T_913, _next_reg_T_901) @[src/main/scala/chisel3/util/Mux.scala 141:16]
        node _next_reg_T_915 = mux(_next_reg_T_902, _next_reg_T_903, _next_reg_T_914) @[src/main/scala/chisel3/util/Mux.scala 141:16]
        node next_reg_signBit_21 = bits(_next_reg_T_915, 31, 31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _next_reg_T_916 = bits(next_reg_signBit_21, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_917 = mux(_next_reg_T_916, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_918 = cat(_next_reg_T_917, _next_reg_T_915) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        next.reg[rd] <= _next_reg_T_918 @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 105:47]
      node _T_1544 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1545 = eq(UInt<26>("h200503b"), _T_1544) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1545 : @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 106:23]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_28 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_28 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1546 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_44 = bits(_T_1546, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_44 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1547 = bits(_T_1546, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_78 = bits(_T_1547, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_78 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1548 = bits(_T_1547, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_88 = bits(_T_1548, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_88 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1549 = bits(_T_1548, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_58 = bits(_T_1549, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_58 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1550 = bits(_T_1549, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_1550 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_919 = bits(now.reg[rs1], 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 106:77]
        node _next_reg_T_920 = bits(now.reg[rs2], 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 106:98]
        node _next_reg_T_921 = div(_next_reg_T_919, _next_reg_T_920) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 58:15]
        node _next_reg_T_922 = eq(_next_reg_T_920, UInt<32>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 60:19]
        node _next_reg_T_923 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 60:40]
        node _next_reg_T_924 = mux(_next_reg_T_922, _next_reg_T_923, _next_reg_T_921) @[src/main/scala/chisel3/util/Mux.scala 141:16]
        node next_reg_signBit_22 = bits(_next_reg_T_924, 31, 31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _next_reg_T_925 = bits(next_reg_signBit_22, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_926 = mux(_next_reg_T_925, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_927 = cat(_next_reg_T_926, _next_reg_T_924) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        next.reg[rd] <= _next_reg_T_927 @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 106:47]
      node _T_1551 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1552 = eq(UInt<26>("h200603b"), _T_1551) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1552 : @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 107:23]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_29 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_29 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1553 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_45 = bits(_T_1553, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_45 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1554 = bits(_T_1553, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_79 = bits(_T_1554, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_79 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1555 = bits(_T_1554, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_89 = bits(_T_1555, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_89 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1556 = bits(_T_1555, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_59 = bits(_T_1556, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_59 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1557 = bits(_T_1556, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_1557 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_928 = bits(now.reg[rs1], 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 107:76]
        node _next_reg_T_929 = bits(now.reg[rs2], 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 107:97]
        node _next_reg_T_930 = asSInt(_next_reg_T_928) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 66:16]
        node _next_reg_T_931 = asSInt(_next_reg_T_929) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 66:34]
        node _next_reg_T_932 = rem(_next_reg_T_930, _next_reg_T_931) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 66:23]
        node _next_reg_T_933 = asUInt(_next_reg_T_932) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 66:42]
        node _next_reg_T_934 = eq(_next_reg_T_929, UInt<32>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 68:19]
        node _next_reg_T_935 = asUInt(asSInt(UInt<32>("h80000000"))) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 69:45]
        node _next_reg_T_936 = sub(UInt<1>("h0"), _next_reg_T_935) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 69:22]
        node _next_reg_T_937 = tail(_next_reg_T_936, 1) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 69:22]
        node _next_reg_T_938 = eq(_next_reg_T_928, _next_reg_T_937) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 69:18]
        node _next_reg_T_939 = asUInt(asSInt(UInt<32>("hffffffff"))) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 69:78]
        node _next_reg_T_940 = eq(_next_reg_T_929, _next_reg_T_939) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 69:64]
        node _next_reg_T_941 = and(_next_reg_T_938, _next_reg_T_940) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 69:52]
        node _next_reg_T_942 = mux(_next_reg_T_941, UInt<32>("h0"), _next_reg_T_933) @[src/main/scala/chisel3/util/Mux.scala 141:16]
        node _next_reg_T_943 = mux(_next_reg_T_934, _next_reg_T_928, _next_reg_T_942) @[src/main/scala/chisel3/util/Mux.scala 141:16]
        node next_reg_signBit_23 = bits(_next_reg_T_943, 31, 31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _next_reg_T_944 = bits(next_reg_signBit_23, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_945 = mux(_next_reg_T_944, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_946 = cat(_next_reg_T_945, _next_reg_T_943) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        next.reg[rd] <= _next_reg_T_946 @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 107:47]
      node _T_1558 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1559 = eq(UInt<26>("h200703b"), _T_1558) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1559 : @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 108:23]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_30 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_30 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1560 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_46 = bits(_T_1560, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_46 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1561 = bits(_T_1560, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_80 = bits(_T_1561, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_80 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1562 = bits(_T_1561, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_90 = bits(_T_1562, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_90 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1563 = bits(_T_1562, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_60 = bits(_T_1563, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_60 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1564 = bits(_T_1563, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_1564 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_947 = bits(now.reg[rs1], 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 108:77]
        node _next_reg_T_948 = bits(now.reg[rs2], 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 108:98]
        node _next_reg_T_949 = rem(_next_reg_T_947, _next_reg_T_948) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 75:15]
        node _next_reg_T_950 = eq(_next_reg_T_948, UInt<32>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 77:19]
        node _next_reg_T_951 = mux(_next_reg_T_950, _next_reg_T_947, _next_reg_T_949) @[src/main/scala/chisel3/util/Mux.scala 141:16]
        node next_reg_signBit_24 = bits(_next_reg_T_951, 31, 31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _next_reg_T_952 = bits(next_reg_signBit_24, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_953 = mux(_next_reg_T_952, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_954 = cat(_next_reg_T_953, _next_reg_T_951) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        next.reg[rd] <= _next_reg_T_954 @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 108:47]
      node _T_1565 = and(inst, UInt<32>("hffffffff")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1566 = eq(UInt<29>("h10200073"), _T_1565) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1566 : @[src/main/scala/rvspeccore/core/spec/instset/Privileged.scala 50:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_27 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_27 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1567 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_81 = bits(_T_1567, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_81 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1568 = bits(_T_1567, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_91 = bits(_T_1568, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_91 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1569 = bits(_T_1568, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_61 = bits(_T_1569, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_61 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1570 = bits(_T_1569, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_1570 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_47 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_310 = bits(imm_signBit_47, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_311 = mux(_imm_T_310, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_312 = cat(_imm_T_311, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_312 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        wire _mstatusOld_WIRE : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        wire _mstatusOld_WIRE_1 : UInt<64> @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        _mstatusOld_WIRE_1 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        node _mstatusOld_T = bits(_mstatusOld_WIRE_1, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        _mstatusOld_WIRE.pad4 <= _mstatusOld_T @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        node _mstatusOld_T_1 = bits(_mstatusOld_WIRE_1, 1, 1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        _mstatusOld_WIRE.sie <= _mstatusOld_T_1 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        node _mstatusOld_T_2 = bits(_mstatusOld_WIRE_1, 2, 2) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        _mstatusOld_WIRE.pad3 <= _mstatusOld_T_2 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        node _mstatusOld_T_3 = bits(_mstatusOld_WIRE_1, 3, 3) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        _mstatusOld_WIRE.mie <= _mstatusOld_T_3 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        node _mstatusOld_T_4 = bits(_mstatusOld_WIRE_1, 4, 4) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        _mstatusOld_WIRE.pad2 <= _mstatusOld_T_4 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        node _mstatusOld_T_5 = bits(_mstatusOld_WIRE_1, 5, 5) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        _mstatusOld_WIRE.spie <= _mstatusOld_T_5 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        node _mstatusOld_T_6 = bits(_mstatusOld_WIRE_1, 6, 6) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        _mstatusOld_WIRE.ube <= _mstatusOld_T_6 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        node _mstatusOld_T_7 = bits(_mstatusOld_WIRE_1, 7, 7) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        _mstatusOld_WIRE.mpie <= _mstatusOld_T_7 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        node _mstatusOld_T_8 = bits(_mstatusOld_WIRE_1, 8, 8) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        _mstatusOld_WIRE.spp <= _mstatusOld_T_8 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        node _mstatusOld_T_9 = bits(_mstatusOld_WIRE_1, 10, 9) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        _mstatusOld_WIRE.vs <= _mstatusOld_T_9 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        node _mstatusOld_T_10 = bits(_mstatusOld_WIRE_1, 12, 11) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        _mstatusOld_WIRE.mpp <= _mstatusOld_T_10 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        node _mstatusOld_T_11 = bits(_mstatusOld_WIRE_1, 14, 13) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        _mstatusOld_WIRE.fs <= _mstatusOld_T_11 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        node _mstatusOld_T_12 = bits(_mstatusOld_WIRE_1, 16, 15) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        _mstatusOld_WIRE.xs <= _mstatusOld_T_12 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        node _mstatusOld_T_13 = bits(_mstatusOld_WIRE_1, 17, 17) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        _mstatusOld_WIRE.mprv <= _mstatusOld_T_13 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        node _mstatusOld_T_14 = bits(_mstatusOld_WIRE_1, 18, 18) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        _mstatusOld_WIRE.sum <= _mstatusOld_T_14 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        node _mstatusOld_T_15 = bits(_mstatusOld_WIRE_1, 19, 19) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        _mstatusOld_WIRE.mxr <= _mstatusOld_T_15 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        node _mstatusOld_T_16 = bits(_mstatusOld_WIRE_1, 20, 20) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        _mstatusOld_WIRE.tvm <= _mstatusOld_T_16 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        node _mstatusOld_T_17 = bits(_mstatusOld_WIRE_1, 21, 21) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        _mstatusOld_WIRE.tw <= _mstatusOld_T_17 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        node _mstatusOld_T_18 = bits(_mstatusOld_WIRE_1, 22, 22) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        _mstatusOld_WIRE.tsr <= _mstatusOld_T_18 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        node _mstatusOld_T_19 = bits(_mstatusOld_WIRE_1, 31, 23) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        _mstatusOld_WIRE.pad0 <= _mstatusOld_T_19 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        node _mstatusOld_T_20 = bits(_mstatusOld_WIRE_1, 33, 32) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        _mstatusOld_WIRE.uxl <= _mstatusOld_T_20 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        node _mstatusOld_T_21 = bits(_mstatusOld_WIRE_1, 35, 34) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        _mstatusOld_WIRE.sxl <= _mstatusOld_T_21 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        node _mstatusOld_T_22 = bits(_mstatusOld_WIRE_1, 36, 36) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        _mstatusOld_WIRE.sbe <= _mstatusOld_T_22 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        node _mstatusOld_T_23 = bits(_mstatusOld_WIRE_1, 37, 37) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        _mstatusOld_WIRE.mbe <= _mstatusOld_T_23 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        node _mstatusOld_T_24 = bits(_mstatusOld_WIRE_1, 62, 38) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        _mstatusOld_WIRE.pad1 <= _mstatusOld_T_24 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        node _mstatusOld_T_25 = bits(_mstatusOld_WIRE_1, 63, 63) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        _mstatusOld_WIRE.sd <= _mstatusOld_T_25 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        wire mstatusOld : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:30]
        mstatusOld <= _mstatusOld_WIRE @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:30]
        wire _mstatusNew_WIRE : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        wire _mstatusNew_WIRE_1 : UInt<64> @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        _mstatusNew_WIRE_1 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        node _mstatusNew_T = bits(_mstatusNew_WIRE_1, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        _mstatusNew_WIRE.pad4 <= _mstatusNew_T @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        node _mstatusNew_T_1 = bits(_mstatusNew_WIRE_1, 1, 1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        _mstatusNew_WIRE.sie <= _mstatusNew_T_1 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        node _mstatusNew_T_2 = bits(_mstatusNew_WIRE_1, 2, 2) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        _mstatusNew_WIRE.pad3 <= _mstatusNew_T_2 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        node _mstatusNew_T_3 = bits(_mstatusNew_WIRE_1, 3, 3) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        _mstatusNew_WIRE.mie <= _mstatusNew_T_3 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        node _mstatusNew_T_4 = bits(_mstatusNew_WIRE_1, 4, 4) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        _mstatusNew_WIRE.pad2 <= _mstatusNew_T_4 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        node _mstatusNew_T_5 = bits(_mstatusNew_WIRE_1, 5, 5) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        _mstatusNew_WIRE.spie <= _mstatusNew_T_5 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        node _mstatusNew_T_6 = bits(_mstatusNew_WIRE_1, 6, 6) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        _mstatusNew_WIRE.ube <= _mstatusNew_T_6 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        node _mstatusNew_T_7 = bits(_mstatusNew_WIRE_1, 7, 7) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        _mstatusNew_WIRE.mpie <= _mstatusNew_T_7 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        node _mstatusNew_T_8 = bits(_mstatusNew_WIRE_1, 8, 8) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        _mstatusNew_WIRE.spp <= _mstatusNew_T_8 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        node _mstatusNew_T_9 = bits(_mstatusNew_WIRE_1, 10, 9) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        _mstatusNew_WIRE.vs <= _mstatusNew_T_9 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        node _mstatusNew_T_10 = bits(_mstatusNew_WIRE_1, 12, 11) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        _mstatusNew_WIRE.mpp <= _mstatusNew_T_10 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        node _mstatusNew_T_11 = bits(_mstatusNew_WIRE_1, 14, 13) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        _mstatusNew_WIRE.fs <= _mstatusNew_T_11 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        node _mstatusNew_T_12 = bits(_mstatusNew_WIRE_1, 16, 15) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        _mstatusNew_WIRE.xs <= _mstatusNew_T_12 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        node _mstatusNew_T_13 = bits(_mstatusNew_WIRE_1, 17, 17) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        _mstatusNew_WIRE.mprv <= _mstatusNew_T_13 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        node _mstatusNew_T_14 = bits(_mstatusNew_WIRE_1, 18, 18) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        _mstatusNew_WIRE.sum <= _mstatusNew_T_14 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        node _mstatusNew_T_15 = bits(_mstatusNew_WIRE_1, 19, 19) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        _mstatusNew_WIRE.mxr <= _mstatusNew_T_15 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        node _mstatusNew_T_16 = bits(_mstatusNew_WIRE_1, 20, 20) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        _mstatusNew_WIRE.tvm <= _mstatusNew_T_16 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        node _mstatusNew_T_17 = bits(_mstatusNew_WIRE_1, 21, 21) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        _mstatusNew_WIRE.tw <= _mstatusNew_T_17 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        node _mstatusNew_T_18 = bits(_mstatusNew_WIRE_1, 22, 22) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        _mstatusNew_WIRE.tsr <= _mstatusNew_T_18 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        node _mstatusNew_T_19 = bits(_mstatusNew_WIRE_1, 31, 23) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        _mstatusNew_WIRE.pad0 <= _mstatusNew_T_19 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        node _mstatusNew_T_20 = bits(_mstatusNew_WIRE_1, 33, 32) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        _mstatusNew_WIRE.uxl <= _mstatusNew_T_20 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        node _mstatusNew_T_21 = bits(_mstatusNew_WIRE_1, 35, 34) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        _mstatusNew_WIRE.sxl <= _mstatusNew_T_21 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        node _mstatusNew_T_22 = bits(_mstatusNew_WIRE_1, 36, 36) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        _mstatusNew_WIRE.sbe <= _mstatusNew_T_22 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        node _mstatusNew_T_23 = bits(_mstatusNew_WIRE_1, 37, 37) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        _mstatusNew_WIRE.mbe <= _mstatusNew_T_23 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        node _mstatusNew_T_24 = bits(_mstatusNew_WIRE_1, 62, 38) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        _mstatusNew_WIRE.pad1 <= _mstatusNew_T_24 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        node _mstatusNew_T_25 = bits(_mstatusNew_WIRE_1, 63, 63) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        _mstatusNew_WIRE.sd <= _mstatusNew_T_25 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        wire mstatusNew : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:30]
        mstatusNew <= _mstatusNew_WIRE @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:30]
        node illegalSret = lt(now.internal.privilegeMode, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 118:55]
        node _illegalSModeSret_T = eq(now.internal.privilegeMode, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 119:55]
        node _illegalSModeSret_T_1 = bits(mstatusOld.tsr, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 119:83]
        node illegalSModeSret = and(_illegalSModeSret_T, _illegalSModeSret_T_1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 119:65]
        node _T_1571 = or(illegalSret, illegalSModeSret) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 120:22]
        when _T_1571 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 120:43]
          exceptionVec[2] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
        else :
          mstatusNew.sie <= mstatusOld.spie @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 124:35]
          node _next_internal_privilegeMode_T = cat(UInt<1>("h0"), mstatusOld.spp) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 125:41]
          next.internal.privilegeMode <= _next_internal_privilegeMode_T @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 125:35]
          mstatusNew.spie <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 126:35]
          mstatusNew.spp <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 127:35]
          mstatusNew.mprv <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 128:35]
          node next_csr_mstatus_lo_lo_lo_hi = cat(mstatusNew.pad3, mstatusNew.sie) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 129:49]
          node next_csr_mstatus_lo_lo_lo = cat(next_csr_mstatus_lo_lo_lo_hi, mstatusNew.pad4) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 129:49]
          node next_csr_mstatus_lo_lo_hi_hi = cat(mstatusNew.spie, mstatusNew.pad2) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 129:49]
          node next_csr_mstatus_lo_lo_hi = cat(next_csr_mstatus_lo_lo_hi_hi, mstatusNew.mie) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 129:49]
          node next_csr_mstatus_lo_lo = cat(next_csr_mstatus_lo_lo_hi, next_csr_mstatus_lo_lo_lo) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 129:49]
          node next_csr_mstatus_lo_hi_lo_hi = cat(mstatusNew.spp, mstatusNew.mpie) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 129:49]
          node next_csr_mstatus_lo_hi_lo = cat(next_csr_mstatus_lo_hi_lo_hi, mstatusNew.ube) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 129:49]
          node next_csr_mstatus_lo_hi_hi_lo = cat(mstatusNew.mpp, mstatusNew.vs) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 129:49]
          node next_csr_mstatus_lo_hi_hi_hi = cat(mstatusNew.xs, mstatusNew.fs) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 129:49]
          node next_csr_mstatus_lo_hi_hi = cat(next_csr_mstatus_lo_hi_hi_hi, next_csr_mstatus_lo_hi_hi_lo) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 129:49]
          node next_csr_mstatus_lo_hi = cat(next_csr_mstatus_lo_hi_hi, next_csr_mstatus_lo_hi_lo) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 129:49]
          node next_csr_mstatus_lo = cat(next_csr_mstatus_lo_hi, next_csr_mstatus_lo_lo) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 129:49]
          node next_csr_mstatus_hi_lo_lo_hi = cat(mstatusNew.mxr, mstatusNew.sum) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 129:49]
          node next_csr_mstatus_hi_lo_lo = cat(next_csr_mstatus_hi_lo_lo_hi, mstatusNew.mprv) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 129:49]
          node next_csr_mstatus_hi_lo_hi_hi = cat(mstatusNew.tsr, mstatusNew.tw) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 129:49]
          node next_csr_mstatus_hi_lo_hi = cat(next_csr_mstatus_hi_lo_hi_hi, mstatusNew.tvm) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 129:49]
          node next_csr_mstatus_hi_lo = cat(next_csr_mstatus_hi_lo_hi, next_csr_mstatus_hi_lo_lo) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 129:49]
          node next_csr_mstatus_hi_hi_lo_hi = cat(mstatusNew.sxl, mstatusNew.uxl) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 129:49]
          node next_csr_mstatus_hi_hi_lo = cat(next_csr_mstatus_hi_hi_lo_hi, mstatusNew.pad0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 129:49]
          node next_csr_mstatus_hi_hi_hi_lo = cat(mstatusNew.mbe, mstatusNew.sbe) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 129:49]
          node next_csr_mstatus_hi_hi_hi_hi = cat(mstatusNew.sd, mstatusNew.pad1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 129:49]
          node next_csr_mstatus_hi_hi_hi = cat(next_csr_mstatus_hi_hi_hi_hi, next_csr_mstatus_hi_hi_hi_lo) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 129:49]
          node next_csr_mstatus_hi_hi = cat(next_csr_mstatus_hi_hi_hi, next_csr_mstatus_hi_hi_lo) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 129:49]
          node next_csr_mstatus_hi = cat(next_csr_mstatus_hi_hi, next_csr_mstatus_hi_lo) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 129:49]
          node _next_csr_mstatus_T = cat(next_csr_mstatus_hi, next_csr_mstatus_lo) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 129:49]
          next.csr.mstatus <= _next_csr_mstatus_T @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 129:35]
          node _retTarget_T = bits(next.csr.sepc, 38, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 130:51]
          retTarget <= _retTarget_T @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 130:35]
          global_data.setpc <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 132:25]
          next.pc <= now.csr.sepc @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 133:25]
      node _T_1572 = and(inst, UInt<32>("hffffffff")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1573 = eq(UInt<30>("h30200073"), _T_1572) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1573 : @[src/main/scala/rvspeccore/core/spec/instset/Privileged.scala 56:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_28 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_28 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1574 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_82 = bits(_T_1574, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_82 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1575 = bits(_T_1574, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_92 = bits(_T_1575, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_92 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1576 = bits(_T_1575, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_62 = bits(_T_1576, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_62 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1577 = bits(_T_1576, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_1577 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_48 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_313 = bits(imm_signBit_48, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_314 = mux(_imm_T_313, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_315 = cat(_imm_T_314, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_315 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        node _T_1578 = eq(now.internal.privilegeMode, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 88:37]
        when _T_1578 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 88:48]
          wire _mstatusOld_WIRE_2 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          wire _mstatusOld_WIRE_3 : UInt<64> @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          _mstatusOld_WIRE_3 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          node _mstatusOld_T_26 = bits(_mstatusOld_WIRE_3, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          _mstatusOld_WIRE_2.pad4 <= _mstatusOld_T_26 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          node _mstatusOld_T_27 = bits(_mstatusOld_WIRE_3, 1, 1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          _mstatusOld_WIRE_2.sie <= _mstatusOld_T_27 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          node _mstatusOld_T_28 = bits(_mstatusOld_WIRE_3, 2, 2) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          _mstatusOld_WIRE_2.pad3 <= _mstatusOld_T_28 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          node _mstatusOld_T_29 = bits(_mstatusOld_WIRE_3, 3, 3) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          _mstatusOld_WIRE_2.mie <= _mstatusOld_T_29 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          node _mstatusOld_T_30 = bits(_mstatusOld_WIRE_3, 4, 4) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          _mstatusOld_WIRE_2.pad2 <= _mstatusOld_T_30 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          node _mstatusOld_T_31 = bits(_mstatusOld_WIRE_3, 5, 5) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          _mstatusOld_WIRE_2.spie <= _mstatusOld_T_31 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          node _mstatusOld_T_32 = bits(_mstatusOld_WIRE_3, 6, 6) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          _mstatusOld_WIRE_2.ube <= _mstatusOld_T_32 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          node _mstatusOld_T_33 = bits(_mstatusOld_WIRE_3, 7, 7) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          _mstatusOld_WIRE_2.mpie <= _mstatusOld_T_33 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          node _mstatusOld_T_34 = bits(_mstatusOld_WIRE_3, 8, 8) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          _mstatusOld_WIRE_2.spp <= _mstatusOld_T_34 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          node _mstatusOld_T_35 = bits(_mstatusOld_WIRE_3, 10, 9) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          _mstatusOld_WIRE_2.vs <= _mstatusOld_T_35 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          node _mstatusOld_T_36 = bits(_mstatusOld_WIRE_3, 12, 11) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          _mstatusOld_WIRE_2.mpp <= _mstatusOld_T_36 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          node _mstatusOld_T_37 = bits(_mstatusOld_WIRE_3, 14, 13) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          _mstatusOld_WIRE_2.fs <= _mstatusOld_T_37 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          node _mstatusOld_T_38 = bits(_mstatusOld_WIRE_3, 16, 15) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          _mstatusOld_WIRE_2.xs <= _mstatusOld_T_38 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          node _mstatusOld_T_39 = bits(_mstatusOld_WIRE_3, 17, 17) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          _mstatusOld_WIRE_2.mprv <= _mstatusOld_T_39 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          node _mstatusOld_T_40 = bits(_mstatusOld_WIRE_3, 18, 18) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          _mstatusOld_WIRE_2.sum <= _mstatusOld_T_40 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          node _mstatusOld_T_41 = bits(_mstatusOld_WIRE_3, 19, 19) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          _mstatusOld_WIRE_2.mxr <= _mstatusOld_T_41 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          node _mstatusOld_T_42 = bits(_mstatusOld_WIRE_3, 20, 20) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          _mstatusOld_WIRE_2.tvm <= _mstatusOld_T_42 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          node _mstatusOld_T_43 = bits(_mstatusOld_WIRE_3, 21, 21) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          _mstatusOld_WIRE_2.tw <= _mstatusOld_T_43 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          node _mstatusOld_T_44 = bits(_mstatusOld_WIRE_3, 22, 22) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          _mstatusOld_WIRE_2.tsr <= _mstatusOld_T_44 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          node _mstatusOld_T_45 = bits(_mstatusOld_WIRE_3, 31, 23) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          _mstatusOld_WIRE_2.pad0 <= _mstatusOld_T_45 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          node _mstatusOld_T_46 = bits(_mstatusOld_WIRE_3, 33, 32) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          _mstatusOld_WIRE_2.uxl <= _mstatusOld_T_46 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          node _mstatusOld_T_47 = bits(_mstatusOld_WIRE_3, 35, 34) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          _mstatusOld_WIRE_2.sxl <= _mstatusOld_T_47 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          node _mstatusOld_T_48 = bits(_mstatusOld_WIRE_3, 36, 36) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          _mstatusOld_WIRE_2.sbe <= _mstatusOld_T_48 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          node _mstatusOld_T_49 = bits(_mstatusOld_WIRE_3, 37, 37) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          _mstatusOld_WIRE_2.mbe <= _mstatusOld_T_49 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          node _mstatusOld_T_50 = bits(_mstatusOld_WIRE_3, 62, 38) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          _mstatusOld_WIRE_2.pad1 <= _mstatusOld_T_50 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          node _mstatusOld_T_51 = bits(_mstatusOld_WIRE_3, 63, 63) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          _mstatusOld_WIRE_2.sd <= _mstatusOld_T_51 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          wire mstatusOld_1 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:32]
          mstatusOld_1 <= _mstatusOld_WIRE_2 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:32]
          wire _mstatusNew_WIRE_2 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          wire _mstatusNew_WIRE_3 : UInt<64> @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          _mstatusNew_WIRE_3 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          node _mstatusNew_T_26 = bits(_mstatusNew_WIRE_3, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          _mstatusNew_WIRE_2.pad4 <= _mstatusNew_T_26 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          node _mstatusNew_T_27 = bits(_mstatusNew_WIRE_3, 1, 1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          _mstatusNew_WIRE_2.sie <= _mstatusNew_T_27 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          node _mstatusNew_T_28 = bits(_mstatusNew_WIRE_3, 2, 2) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          _mstatusNew_WIRE_2.pad3 <= _mstatusNew_T_28 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          node _mstatusNew_T_29 = bits(_mstatusNew_WIRE_3, 3, 3) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          _mstatusNew_WIRE_2.mie <= _mstatusNew_T_29 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          node _mstatusNew_T_30 = bits(_mstatusNew_WIRE_3, 4, 4) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          _mstatusNew_WIRE_2.pad2 <= _mstatusNew_T_30 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          node _mstatusNew_T_31 = bits(_mstatusNew_WIRE_3, 5, 5) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          _mstatusNew_WIRE_2.spie <= _mstatusNew_T_31 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          node _mstatusNew_T_32 = bits(_mstatusNew_WIRE_3, 6, 6) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          _mstatusNew_WIRE_2.ube <= _mstatusNew_T_32 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          node _mstatusNew_T_33 = bits(_mstatusNew_WIRE_3, 7, 7) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          _mstatusNew_WIRE_2.mpie <= _mstatusNew_T_33 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          node _mstatusNew_T_34 = bits(_mstatusNew_WIRE_3, 8, 8) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          _mstatusNew_WIRE_2.spp <= _mstatusNew_T_34 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          node _mstatusNew_T_35 = bits(_mstatusNew_WIRE_3, 10, 9) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          _mstatusNew_WIRE_2.vs <= _mstatusNew_T_35 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          node _mstatusNew_T_36 = bits(_mstatusNew_WIRE_3, 12, 11) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          _mstatusNew_WIRE_2.mpp <= _mstatusNew_T_36 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          node _mstatusNew_T_37 = bits(_mstatusNew_WIRE_3, 14, 13) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          _mstatusNew_WIRE_2.fs <= _mstatusNew_T_37 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          node _mstatusNew_T_38 = bits(_mstatusNew_WIRE_3, 16, 15) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          _mstatusNew_WIRE_2.xs <= _mstatusNew_T_38 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          node _mstatusNew_T_39 = bits(_mstatusNew_WIRE_3, 17, 17) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          _mstatusNew_WIRE_2.mprv <= _mstatusNew_T_39 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          node _mstatusNew_T_40 = bits(_mstatusNew_WIRE_3, 18, 18) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          _mstatusNew_WIRE_2.sum <= _mstatusNew_T_40 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          node _mstatusNew_T_41 = bits(_mstatusNew_WIRE_3, 19, 19) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          _mstatusNew_WIRE_2.mxr <= _mstatusNew_T_41 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          node _mstatusNew_T_42 = bits(_mstatusNew_WIRE_3, 20, 20) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          _mstatusNew_WIRE_2.tvm <= _mstatusNew_T_42 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          node _mstatusNew_T_43 = bits(_mstatusNew_WIRE_3, 21, 21) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          _mstatusNew_WIRE_2.tw <= _mstatusNew_T_43 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          node _mstatusNew_T_44 = bits(_mstatusNew_WIRE_3, 22, 22) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          _mstatusNew_WIRE_2.tsr <= _mstatusNew_T_44 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          node _mstatusNew_T_45 = bits(_mstatusNew_WIRE_3, 31, 23) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          _mstatusNew_WIRE_2.pad0 <= _mstatusNew_T_45 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          node _mstatusNew_T_46 = bits(_mstatusNew_WIRE_3, 33, 32) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          _mstatusNew_WIRE_2.uxl <= _mstatusNew_T_46 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          node _mstatusNew_T_47 = bits(_mstatusNew_WIRE_3, 35, 34) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          _mstatusNew_WIRE_2.sxl <= _mstatusNew_T_47 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          node _mstatusNew_T_48 = bits(_mstatusNew_WIRE_3, 36, 36) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          _mstatusNew_WIRE_2.sbe <= _mstatusNew_T_48 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          node _mstatusNew_T_49 = bits(_mstatusNew_WIRE_3, 37, 37) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          _mstatusNew_WIRE_2.mbe <= _mstatusNew_T_49 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          node _mstatusNew_T_50 = bits(_mstatusNew_WIRE_3, 62, 38) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          _mstatusNew_WIRE_2.pad1 <= _mstatusNew_T_50 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          node _mstatusNew_T_51 = bits(_mstatusNew_WIRE_3, 63, 63) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          _mstatusNew_WIRE_2.sd <= _mstatusNew_T_51 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          wire mstatusNew_1 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:32]
          mstatusNew_1 <= _mstatusNew_WIRE_2 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:32]
          mstatusNew_1.mie <= mstatusOld_1.mpie @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 91:35]
          next.internal.privilegeMode <= mstatusOld_1.mpp @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 92:35]
          mstatusNew_1.mpie <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 93:35]
          mstatusNew_1.mpp <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 96:24]
          node next_csr_mstatus_lo_lo_lo_hi_1 = cat(mstatusNew_1.pad3, mstatusNew_1.sie) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 100:38]
          node next_csr_mstatus_lo_lo_lo_1 = cat(next_csr_mstatus_lo_lo_lo_hi_1, mstatusNew_1.pad4) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 100:38]
          node next_csr_mstatus_lo_lo_hi_hi_1 = cat(mstatusNew_1.spie, mstatusNew_1.pad2) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 100:38]
          node next_csr_mstatus_lo_lo_hi_1 = cat(next_csr_mstatus_lo_lo_hi_hi_1, mstatusNew_1.mie) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 100:38]
          node next_csr_mstatus_lo_lo_1 = cat(next_csr_mstatus_lo_lo_hi_1, next_csr_mstatus_lo_lo_lo_1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 100:38]
          node next_csr_mstatus_lo_hi_lo_hi_1 = cat(mstatusNew_1.spp, mstatusNew_1.mpie) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 100:38]
          node next_csr_mstatus_lo_hi_lo_1 = cat(next_csr_mstatus_lo_hi_lo_hi_1, mstatusNew_1.ube) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 100:38]
          node next_csr_mstatus_lo_hi_hi_lo_1 = cat(mstatusNew_1.mpp, mstatusNew_1.vs) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 100:38]
          node next_csr_mstatus_lo_hi_hi_hi_1 = cat(mstatusNew_1.xs, mstatusNew_1.fs) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 100:38]
          node next_csr_mstatus_lo_hi_hi_1 = cat(next_csr_mstatus_lo_hi_hi_hi_1, next_csr_mstatus_lo_hi_hi_lo_1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 100:38]
          node next_csr_mstatus_lo_hi_1 = cat(next_csr_mstatus_lo_hi_hi_1, next_csr_mstatus_lo_hi_lo_1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 100:38]
          node next_csr_mstatus_lo_1 = cat(next_csr_mstatus_lo_hi_1, next_csr_mstatus_lo_lo_1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 100:38]
          node next_csr_mstatus_hi_lo_lo_hi_1 = cat(mstatusNew_1.mxr, mstatusNew_1.sum) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 100:38]
          node next_csr_mstatus_hi_lo_lo_1 = cat(next_csr_mstatus_hi_lo_lo_hi_1, mstatusNew_1.mprv) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 100:38]
          node next_csr_mstatus_hi_lo_hi_hi_1 = cat(mstatusNew_1.tsr, mstatusNew_1.tw) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 100:38]
          node next_csr_mstatus_hi_lo_hi_1 = cat(next_csr_mstatus_hi_lo_hi_hi_1, mstatusNew_1.tvm) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 100:38]
          node next_csr_mstatus_hi_lo_1 = cat(next_csr_mstatus_hi_lo_hi_1, next_csr_mstatus_hi_lo_lo_1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 100:38]
          node next_csr_mstatus_hi_hi_lo_hi_1 = cat(mstatusNew_1.sxl, mstatusNew_1.uxl) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 100:38]
          node next_csr_mstatus_hi_hi_lo_1 = cat(next_csr_mstatus_hi_hi_lo_hi_1, mstatusNew_1.pad0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 100:38]
          node next_csr_mstatus_hi_hi_hi_lo_1 = cat(mstatusNew_1.mbe, mstatusNew_1.sbe) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 100:38]
          node next_csr_mstatus_hi_hi_hi_hi_1 = cat(mstatusNew_1.sd, mstatusNew_1.pad1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 100:38]
          node next_csr_mstatus_hi_hi_hi_1 = cat(next_csr_mstatus_hi_hi_hi_hi_1, next_csr_mstatus_hi_hi_hi_lo_1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 100:38]
          node next_csr_mstatus_hi_hi_1 = cat(next_csr_mstatus_hi_hi_hi_1, next_csr_mstatus_hi_hi_lo_1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 100:38]
          node next_csr_mstatus_hi_1 = cat(next_csr_mstatus_hi_hi_1, next_csr_mstatus_hi_lo_1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 100:38]
          node _next_csr_mstatus_T_1 = cat(next_csr_mstatus_hi_1, next_csr_mstatus_lo_1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 100:38]
          next.csr.mstatus <= _next_csr_mstatus_T_1 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 100:24]
          node _retTarget_T_1 = bits(next.csr.mepc, 38, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 101:40]
          retTarget <= _retTarget_T_1 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 101:24]
          global_data.setpc <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 103:25]
          next.pc <= now.csr.mepc @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 104:25]
        else :
          exceptionVec[2] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
      node _T_1579 = and(inst, UInt<32>("hffffffff")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1580 = eq(UInt<29>("h10500073"), _T_1579) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1580 : @[src/main/scala/rvspeccore/core/spec/instset/Privileged.scala 62:28]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_29 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_29 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1581 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_83 = bits(_T_1581, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_83 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1582 = bits(_T_1581, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_93 = bits(_T_1582, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_93 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1583 = bits(_T_1582, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_63 = bits(_T_1583, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_63 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1584 = bits(_T_1583, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_1584 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_49 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_316 = bits(imm_signBit_49, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_317 = mux(_imm_T_316, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_318 = cat(_imm_T_317, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_318 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
      node _T_1585 = and(inst, UInt<32>("hfe007fff")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1586 = eq(UInt<29>("h12000073"), _T_1585) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1586 : @[src/main/scala/rvspeccore/core/spec/instset/Privileged.scala 63:28]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_30 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_30 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1587 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_84 = bits(_T_1587, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_84 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1588 = bits(_T_1587, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_94 = bits(_T_1588, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_94 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1589 = bits(_T_1588, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_64 = bits(_T_1589, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_64 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1590 = bits(_T_1589, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_1590 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_50 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_319 = bits(imm_signBit_50, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_320 = mux(_imm_T_319, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_321 = cat(_imm_T_320, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_321 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
      node _T_1591 = and(inst, UInt<15>("h707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1592 = eq(UInt<13>("h1073"), _T_1591) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1592 : @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 82:23]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_31 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_31 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1593 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_85 = bits(_T_1593, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_85 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1594 = bits(_T_1593, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_95 = bits(_T_1594, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_95 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1595 = bits(_T_1594, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_65 = bits(_T_1595, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_65 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1596 = bits(_T_1595, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_1596 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_51 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_322 = bits(imm_signBit_51, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_323 = mux(_imm_T_322, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_324 = cat(_imm_T_323, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_324 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        node _csrAddr_T = bits(imm, 11, 0) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 56:19]
        csrAddr <= _csrAddr_T @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 56:13]
        node _isIllegalWrite_T = bits(csrAddr, 11, 10) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 71:30]
        node _isIllegalWrite_T_1 = eq(_isIllegalWrite_T, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 71:39]
        node _isIllegalWrite_T_2 = eq(UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 71:55]
        node isIllegalWrite = and(_isIllegalWrite_T_1, _isIllegalWrite_T_2) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 71:51]
        node _isIllegalMode_T = bits(csrAddr, 9, 8) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 72:59]
        node isIllegalMode = lt(now.internal.privilegeMode, _isIllegalMode_T) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 72:53]
        node isIllegalAccess = or(isIllegalMode, isIllegalWrite) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 74:41]
        node _has_T = eq(UInt<12>("h301"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_1 = mux(_has_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_2 = eq(UInt<12>("hf11"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_3 = mux(_has_T_2, UInt<1>("h1"), _has_T_1) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_4 = eq(UInt<12>("hf12"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_5 = mux(_has_T_4, UInt<1>("h1"), _has_T_3) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_6 = eq(UInt<12>("hf13"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_7 = mux(_has_T_6, UInt<1>("h1"), _has_T_5) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_8 = eq(UInt<12>("hf14"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_9 = mux(_has_T_8, UInt<1>("h1"), _has_T_7) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_10 = eq(UInt<12>("h300"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_11 = mux(_has_T_10, UInt<1>("h1"), _has_T_9) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_12 = eq(UInt<12>("h340"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_13 = mux(_has_T_12, UInt<1>("h1"), _has_T_11) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_14 = eq(UInt<12>("h305"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_15 = mux(_has_T_14, UInt<1>("h1"), _has_T_13) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_16 = eq(UInt<12>("h306"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_17 = mux(_has_T_16, UInt<1>("h1"), _has_T_15) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_18 = eq(UInt<12>("h344"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_19 = mux(_has_T_18, UInt<1>("h1"), _has_T_17) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_20 = eq(UInt<12>("h304"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_21 = mux(_has_T_20, UInt<1>("h1"), _has_T_19) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_22 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_23 = mux(_has_T_22, UInt<1>("h1"), _has_T_21) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_24 = eq(UInt<12>("h342"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_25 = mux(_has_T_24, UInt<1>("h1"), _has_T_23) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_26 = eq(UInt<12>("h343"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node has = mux(_has_T_26, UInt<1>("h1"), _has_T_25) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _T_1597 = eq(has, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 76:29]
        node _T_1598 = or(isIllegalAccess, _T_1597) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 76:26]
        when _T_1598 : @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 76:35]
          exceptionVec[2] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
        node _T_1599 = eq(isIllegalWrite, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 85:12]
        when _T_1599 : @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 85:27]
          node _T_1600 = neq(rd, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 86:17]
          when _T_1600 : @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 86:26]
            node _next_reg_has_T = eq(UInt<12>("h301"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _next_reg_has_T_1 = mux(_next_reg_has_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _next_reg_has_T_2 = eq(UInt<12>("hf11"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _next_reg_has_T_3 = mux(_next_reg_has_T_2, UInt<1>("h1"), _next_reg_has_T_1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _next_reg_has_T_4 = eq(UInt<12>("hf12"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _next_reg_has_T_5 = mux(_next_reg_has_T_4, UInt<1>("h1"), _next_reg_has_T_3) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _next_reg_has_T_6 = eq(UInt<12>("hf13"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _next_reg_has_T_7 = mux(_next_reg_has_T_6, UInt<1>("h1"), _next_reg_has_T_5) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _next_reg_has_T_8 = eq(UInt<12>("hf14"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _next_reg_has_T_9 = mux(_next_reg_has_T_8, UInt<1>("h1"), _next_reg_has_T_7) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _next_reg_has_T_10 = eq(UInt<12>("h300"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _next_reg_has_T_11 = mux(_next_reg_has_T_10, UInt<1>("h1"), _next_reg_has_T_9) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _next_reg_has_T_12 = eq(UInt<12>("h340"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _next_reg_has_T_13 = mux(_next_reg_has_T_12, UInt<1>("h1"), _next_reg_has_T_11) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _next_reg_has_T_14 = eq(UInt<12>("h305"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _next_reg_has_T_15 = mux(_next_reg_has_T_14, UInt<1>("h1"), _next_reg_has_T_13) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _next_reg_has_T_16 = eq(UInt<12>("h306"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _next_reg_has_T_17 = mux(_next_reg_has_T_16, UInt<1>("h1"), _next_reg_has_T_15) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _next_reg_has_T_18 = eq(UInt<12>("h344"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _next_reg_has_T_19 = mux(_next_reg_has_T_18, UInt<1>("h1"), _next_reg_has_T_17) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _next_reg_has_T_20 = eq(UInt<12>("h304"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _next_reg_has_T_21 = mux(_next_reg_has_T_20, UInt<1>("h1"), _next_reg_has_T_19) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _next_reg_has_T_22 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _next_reg_has_T_23 = mux(_next_reg_has_T_22, UInt<1>("h1"), _next_reg_has_T_21) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _next_reg_has_T_24 = eq(UInt<12>("h342"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _next_reg_has_T_25 = mux(_next_reg_has_T_24, UInt<1>("h1"), _next_reg_has_T_23) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _next_reg_has_T_26 = eq(UInt<12>("h343"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node next_reg_has = mux(_next_reg_has_T_26, UInt<1>("h1"), _next_reg_has_T_25) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _next_reg_nowCSR_T = eq(UInt<12>("h301"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _next_reg_nowCSR_T_1 = mux(_next_reg_nowCSR_T, now.csr.misa, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _next_reg_nowCSR_T_2 = eq(UInt<12>("hf11"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _next_reg_nowCSR_T_3 = mux(_next_reg_nowCSR_T_2, now.csr.mvendorid, _next_reg_nowCSR_T_1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _next_reg_nowCSR_T_4 = eq(UInt<12>("hf12"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _next_reg_nowCSR_T_5 = mux(_next_reg_nowCSR_T_4, now.csr.marchid, _next_reg_nowCSR_T_3) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _next_reg_nowCSR_T_6 = eq(UInt<12>("hf13"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _next_reg_nowCSR_T_7 = mux(_next_reg_nowCSR_T_6, now.csr.mimpid, _next_reg_nowCSR_T_5) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _next_reg_nowCSR_T_8 = eq(UInt<12>("hf14"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _next_reg_nowCSR_T_9 = mux(_next_reg_nowCSR_T_8, now.csr.mhartid, _next_reg_nowCSR_T_7) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _next_reg_nowCSR_T_10 = eq(UInt<12>("h300"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _next_reg_nowCSR_T_11 = mux(_next_reg_nowCSR_T_10, now.csr.mstatus, _next_reg_nowCSR_T_9) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _next_reg_nowCSR_T_12 = eq(UInt<12>("h340"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _next_reg_nowCSR_T_13 = mux(_next_reg_nowCSR_T_12, now.csr.mscratch, _next_reg_nowCSR_T_11) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _next_reg_nowCSR_T_14 = eq(UInt<12>("h305"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _next_reg_nowCSR_T_15 = mux(_next_reg_nowCSR_T_14, now.csr.mtvec, _next_reg_nowCSR_T_13) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _next_reg_nowCSR_T_16 = eq(UInt<12>("h306"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _next_reg_nowCSR_T_17 = mux(_next_reg_nowCSR_T_16, now.csr.mcounteren, _next_reg_nowCSR_T_15) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _next_reg_nowCSR_T_18 = eq(UInt<12>("h344"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _next_reg_nowCSR_T_19 = mux(_next_reg_nowCSR_T_18, now.csr.mip, _next_reg_nowCSR_T_17) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _next_reg_nowCSR_T_20 = eq(UInt<12>("h304"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _next_reg_nowCSR_T_21 = mux(_next_reg_nowCSR_T_20, now.csr.mie, _next_reg_nowCSR_T_19) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _next_reg_nowCSR_T_22 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _next_reg_nowCSR_T_23 = mux(_next_reg_nowCSR_T_22, now.csr.mepc, _next_reg_nowCSR_T_21) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _next_reg_nowCSR_T_24 = eq(UInt<12>("h342"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _next_reg_nowCSR_T_25 = mux(_next_reg_nowCSR_T_24, now.csr.mcause, _next_reg_nowCSR_T_23) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _next_reg_nowCSR_T_26 = eq(UInt<12>("h343"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node next_reg_nowCSR = mux(_next_reg_nowCSR_T_26, now.csr.mtval, _next_reg_nowCSR_T_25) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _next_reg_rmask_T = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _next_reg_rmask_T_1 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _next_reg_rmask_T_2 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _next_reg_rmask_T_3 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _next_reg_rmask_T_4 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _next_reg_rmask_T_5 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _next_reg_rmask_T_6 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _next_reg_rmask_T_7 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _next_reg_rmask_T_8 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _next_reg_rmask_T_9 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _next_reg_rmask_T_10 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _next_reg_rmask_T_11 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _next_reg_rmask_T_12 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _next_reg_rmask_T_13 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _next_reg_rmask_T_14 = eq(UInt<12>("h301"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _next_reg_rmask_T_15 = mux(_next_reg_rmask_T_14, _next_reg_rmask_T, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _next_reg_rmask_T_16 = eq(UInt<12>("hf11"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _next_reg_rmask_T_17 = mux(_next_reg_rmask_T_16, _next_reg_rmask_T_1, _next_reg_rmask_T_15) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _next_reg_rmask_T_18 = eq(UInt<12>("hf12"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _next_reg_rmask_T_19 = mux(_next_reg_rmask_T_18, _next_reg_rmask_T_2, _next_reg_rmask_T_17) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _next_reg_rmask_T_20 = eq(UInt<12>("hf13"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _next_reg_rmask_T_21 = mux(_next_reg_rmask_T_20, _next_reg_rmask_T_3, _next_reg_rmask_T_19) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _next_reg_rmask_T_22 = eq(UInt<12>("hf14"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _next_reg_rmask_T_23 = mux(_next_reg_rmask_T_22, _next_reg_rmask_T_4, _next_reg_rmask_T_21) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _next_reg_rmask_T_24 = eq(UInt<12>("h300"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _next_reg_rmask_T_25 = mux(_next_reg_rmask_T_24, _next_reg_rmask_T_5, _next_reg_rmask_T_23) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _next_reg_rmask_T_26 = eq(UInt<12>("h340"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _next_reg_rmask_T_27 = mux(_next_reg_rmask_T_26, _next_reg_rmask_T_6, _next_reg_rmask_T_25) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _next_reg_rmask_T_28 = eq(UInt<12>("h305"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _next_reg_rmask_T_29 = mux(_next_reg_rmask_T_28, _next_reg_rmask_T_7, _next_reg_rmask_T_27) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _next_reg_rmask_T_30 = eq(UInt<12>("h306"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _next_reg_rmask_T_31 = mux(_next_reg_rmask_T_30, _next_reg_rmask_T_8, _next_reg_rmask_T_29) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _next_reg_rmask_T_32 = eq(UInt<12>("h344"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _next_reg_rmask_T_33 = mux(_next_reg_rmask_T_32, _next_reg_rmask_T_9, _next_reg_rmask_T_31) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _next_reg_rmask_T_34 = eq(UInt<12>("h304"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _next_reg_rmask_T_35 = mux(_next_reg_rmask_T_34, _next_reg_rmask_T_10, _next_reg_rmask_T_33) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _next_reg_rmask_T_36 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _next_reg_rmask_T_37 = mux(_next_reg_rmask_T_36, _next_reg_rmask_T_11, _next_reg_rmask_T_35) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _next_reg_rmask_T_38 = eq(UInt<12>("h342"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _next_reg_rmask_T_39 = mux(_next_reg_rmask_T_38, _next_reg_rmask_T_12, _next_reg_rmask_T_37) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _next_reg_rmask_T_40 = eq(UInt<12>("h343"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node next_reg_rmask = mux(_next_reg_rmask_T_40, _next_reg_rmask_T_13, _next_reg_rmask_T_39) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            wire next_reg_rData : UInt<64> @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 27:25]
            next_reg_rData <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 27:25]
            node _next_reg_T_955 = eq(UInt<8>("h20"), now.csr.MXLEN) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 52:27]
            when _next_reg_T_955 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 52:27]
              when next_reg_has : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 31:17]
                node _next_reg_rData_T = bits(next_reg_nowCSR, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:25]
                node _next_reg_rData_T_1 = and(_next_reg_rData_T, next_reg_rmask) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:40]
                next_reg_rData <= _next_reg_rData_T_1 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:15]
              else :
                next_reg_rData <= UInt<32>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 35:15]
              node _next_reg_T_956 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 39:20]
              when _next_reg_T_956 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 39:20]
                node _next_reg_T_957 = eq(now.csr.IALIGN, UInt<8>("h20")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 45:31]
                when _next_reg_T_957 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 45:46]
                  node _next_reg_rData_T_2 = mux(UInt<1>("h1"), UInt<30>("h3fffffff"), UInt<30>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:30]
                  node _next_reg_rData_T_3 = cat(_next_reg_rData_T_2, UInt<2>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:25]
                  node _next_reg_rData_T_4 = bits(now.csr.mepc, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:77]
                  node _next_reg_rData_T_5 = and(_next_reg_rData_T_3, _next_reg_rData_T_4) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:63]
                  next_reg_rData <= _next_reg_rData_T_5 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:19]
            else :
              node _next_reg_T_958 = eq(UInt<8>("h40"), now.csr.MXLEN) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 52:27]
              when _next_reg_T_958 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 52:27]
                when next_reg_has : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 31:17]
                  node _next_reg_rData_T_6 = bits(next_reg_nowCSR, 63, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:25]
                  node _next_reg_rData_T_7 = and(_next_reg_rData_T_6, next_reg_rmask) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:40]
                  next_reg_rData <= _next_reg_rData_T_7 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:15]
                else :
                  next_reg_rData <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 35:15]
                node _next_reg_T_959 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 39:20]
                when _next_reg_T_959 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 39:20]
                  node _next_reg_T_960 = eq(now.csr.IALIGN, UInt<8>("h20")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 45:31]
                  when _next_reg_T_960 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 45:46]
                    node _next_reg_rData_T_8 = mux(UInt<1>("h1"), UInt<62>("h3fffffffffffffff"), UInt<62>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:30]
                    node _next_reg_rData_T_9 = cat(_next_reg_rData_T_8, UInt<2>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:25]
                    node _next_reg_rData_T_10 = bits(now.csr.mepc, 63, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:77]
                    node _next_reg_rData_T_11 = and(_next_reg_rData_T_9, _next_reg_rData_T_10) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:63]
                    next_reg_rData <= _next_reg_rData_T_11 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:19]
            node _next_reg_T_961 = bits(next_reg_rData, 63, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 19:8]
            next.reg[rd] <= _next_reg_T_961 @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 87:24]
          node _has_T_27 = eq(UInt<12>("h301"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
          node _has_T_28 = mux(_has_T_27, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
          node _has_T_29 = eq(UInt<12>("hf11"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
          node _has_T_30 = mux(_has_T_29, UInt<1>("h1"), _has_T_28) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
          node _has_T_31 = eq(UInt<12>("hf12"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
          node _has_T_32 = mux(_has_T_31, UInt<1>("h1"), _has_T_30) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
          node _has_T_33 = eq(UInt<12>("hf13"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
          node _has_T_34 = mux(_has_T_33, UInt<1>("h1"), _has_T_32) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
          node _has_T_35 = eq(UInt<12>("hf14"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
          node _has_T_36 = mux(_has_T_35, UInt<1>("h1"), _has_T_34) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
          node _has_T_37 = eq(UInt<12>("h300"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
          node _has_T_38 = mux(_has_T_37, UInt<1>("h1"), _has_T_36) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
          node _has_T_39 = eq(UInt<12>("h340"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
          node _has_T_40 = mux(_has_T_39, UInt<1>("h1"), _has_T_38) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
          node _has_T_41 = eq(UInt<12>("h305"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
          node _has_T_42 = mux(_has_T_41, UInt<1>("h1"), _has_T_40) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
          node _has_T_43 = eq(UInt<12>("h306"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
          node _has_T_44 = mux(_has_T_43, UInt<1>("h1"), _has_T_42) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
          node _has_T_45 = eq(UInt<12>("h344"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
          node _has_T_46 = mux(_has_T_45, UInt<1>("h1"), _has_T_44) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
          node _has_T_47 = eq(UInt<12>("h304"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
          node _has_T_48 = mux(_has_T_47, UInt<1>("h1"), _has_T_46) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
          node _has_T_49 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
          node _has_T_50 = mux(_has_T_49, UInt<1>("h1"), _has_T_48) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
          node _has_T_51 = eq(UInt<12>("h342"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
          node _has_T_52 = mux(_has_T_51, UInt<1>("h1"), _has_T_50) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
          node _has_T_53 = eq(UInt<12>("h343"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
          node has_1 = mux(_has_T_53, UInt<1>("h1"), _has_T_52) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
          when has_1 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 62:15]
            node _T_1601 = eq(csrAddr, UInt<12>("h301")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
            when _T_1601 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
              node _T_1602 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
              node _next_csr_misa_T = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
              node _next_csr_misa_T_1 = not(_next_csr_misa_T) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
              node _next_csr_misa_T_2 = and(now.csr.misa, _next_csr_misa_T_1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
              node _next_csr_misa_T_3 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
              node _next_csr_misa_T_4 = and(now.reg[rs1], _next_csr_misa_T_3) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
              node _next_csr_misa_T_5 = or(_next_csr_misa_T_2, _next_csr_misa_T_4) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
              next.csr.misa <= _next_csr_misa_T_5 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
            node _T_1603 = eq(csrAddr, UInt<12>("hf11")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
            when _T_1603 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
              skip
            node _T_1604 = eq(csrAddr, UInt<12>("hf12")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
            when _T_1604 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
              skip
            node _T_1605 = eq(csrAddr, UInt<12>("hf13")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
            when _T_1605 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
              skip
            node _T_1606 = eq(csrAddr, UInt<12>("hf14")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
            when _T_1606 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
              skip
            node _T_1607 = eq(csrAddr, UInt<12>("h300")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
            when _T_1607 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
              node _T_1608 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
              node _next_csr_mstatus_T_2 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
              node _next_csr_mstatus_T_3 = not(_next_csr_mstatus_T_2) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
              node _next_csr_mstatus_T_4 = and(now.csr.mstatus, _next_csr_mstatus_T_3) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
              node _next_csr_mstatus_T_5 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
              node _next_csr_mstatus_T_6 = and(now.reg[rs1], _next_csr_mstatus_T_5) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
              node _next_csr_mstatus_T_7 = or(_next_csr_mstatus_T_4, _next_csr_mstatus_T_6) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
              wire _next_csr_mstatus_mstatusOld_WIRE : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              wire _next_csr_mstatus_mstatusOld_WIRE_1 : UInt<64> @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              _next_csr_mstatus_mstatusOld_WIRE_1 <= _next_csr_mstatus_T_7 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              node _next_csr_mstatus_mstatusOld_T = bits(_next_csr_mstatus_mstatusOld_WIRE_1, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              _next_csr_mstatus_mstatusOld_WIRE.pad4 <= _next_csr_mstatus_mstatusOld_T @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              node _next_csr_mstatus_mstatusOld_T_1 = bits(_next_csr_mstatus_mstatusOld_WIRE_1, 1, 1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              _next_csr_mstatus_mstatusOld_WIRE.sie <= _next_csr_mstatus_mstatusOld_T_1 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              node _next_csr_mstatus_mstatusOld_T_2 = bits(_next_csr_mstatus_mstatusOld_WIRE_1, 2, 2) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              _next_csr_mstatus_mstatusOld_WIRE.pad3 <= _next_csr_mstatus_mstatusOld_T_2 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              node _next_csr_mstatus_mstatusOld_T_3 = bits(_next_csr_mstatus_mstatusOld_WIRE_1, 3, 3) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              _next_csr_mstatus_mstatusOld_WIRE.mie <= _next_csr_mstatus_mstatusOld_T_3 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              node _next_csr_mstatus_mstatusOld_T_4 = bits(_next_csr_mstatus_mstatusOld_WIRE_1, 4, 4) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              _next_csr_mstatus_mstatusOld_WIRE.pad2 <= _next_csr_mstatus_mstatusOld_T_4 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              node _next_csr_mstatus_mstatusOld_T_5 = bits(_next_csr_mstatus_mstatusOld_WIRE_1, 5, 5) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              _next_csr_mstatus_mstatusOld_WIRE.spie <= _next_csr_mstatus_mstatusOld_T_5 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              node _next_csr_mstatus_mstatusOld_T_6 = bits(_next_csr_mstatus_mstatusOld_WIRE_1, 6, 6) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              _next_csr_mstatus_mstatusOld_WIRE.ube <= _next_csr_mstatus_mstatusOld_T_6 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              node _next_csr_mstatus_mstatusOld_T_7 = bits(_next_csr_mstatus_mstatusOld_WIRE_1, 7, 7) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              _next_csr_mstatus_mstatusOld_WIRE.mpie <= _next_csr_mstatus_mstatusOld_T_7 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              node _next_csr_mstatus_mstatusOld_T_8 = bits(_next_csr_mstatus_mstatusOld_WIRE_1, 8, 8) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              _next_csr_mstatus_mstatusOld_WIRE.spp <= _next_csr_mstatus_mstatusOld_T_8 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              node _next_csr_mstatus_mstatusOld_T_9 = bits(_next_csr_mstatus_mstatusOld_WIRE_1, 10, 9) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              _next_csr_mstatus_mstatusOld_WIRE.vs <= _next_csr_mstatus_mstatusOld_T_9 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              node _next_csr_mstatus_mstatusOld_T_10 = bits(_next_csr_mstatus_mstatusOld_WIRE_1, 12, 11) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              _next_csr_mstatus_mstatusOld_WIRE.mpp <= _next_csr_mstatus_mstatusOld_T_10 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              node _next_csr_mstatus_mstatusOld_T_11 = bits(_next_csr_mstatus_mstatusOld_WIRE_1, 14, 13) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              _next_csr_mstatus_mstatusOld_WIRE.fs <= _next_csr_mstatus_mstatusOld_T_11 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              node _next_csr_mstatus_mstatusOld_T_12 = bits(_next_csr_mstatus_mstatusOld_WIRE_1, 16, 15) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              _next_csr_mstatus_mstatusOld_WIRE.xs <= _next_csr_mstatus_mstatusOld_T_12 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              node _next_csr_mstatus_mstatusOld_T_13 = bits(_next_csr_mstatus_mstatusOld_WIRE_1, 17, 17) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              _next_csr_mstatus_mstatusOld_WIRE.mprv <= _next_csr_mstatus_mstatusOld_T_13 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              node _next_csr_mstatus_mstatusOld_T_14 = bits(_next_csr_mstatus_mstatusOld_WIRE_1, 18, 18) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              _next_csr_mstatus_mstatusOld_WIRE.sum <= _next_csr_mstatus_mstatusOld_T_14 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              node _next_csr_mstatus_mstatusOld_T_15 = bits(_next_csr_mstatus_mstatusOld_WIRE_1, 19, 19) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              _next_csr_mstatus_mstatusOld_WIRE.mxr <= _next_csr_mstatus_mstatusOld_T_15 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              node _next_csr_mstatus_mstatusOld_T_16 = bits(_next_csr_mstatus_mstatusOld_WIRE_1, 20, 20) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              _next_csr_mstatus_mstatusOld_WIRE.tvm <= _next_csr_mstatus_mstatusOld_T_16 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              node _next_csr_mstatus_mstatusOld_T_17 = bits(_next_csr_mstatus_mstatusOld_WIRE_1, 21, 21) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              _next_csr_mstatus_mstatusOld_WIRE.tw <= _next_csr_mstatus_mstatusOld_T_17 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              node _next_csr_mstatus_mstatusOld_T_18 = bits(_next_csr_mstatus_mstatusOld_WIRE_1, 22, 22) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              _next_csr_mstatus_mstatusOld_WIRE.tsr <= _next_csr_mstatus_mstatusOld_T_18 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              node _next_csr_mstatus_mstatusOld_T_19 = bits(_next_csr_mstatus_mstatusOld_WIRE_1, 31, 23) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              _next_csr_mstatus_mstatusOld_WIRE.pad0 <= _next_csr_mstatus_mstatusOld_T_19 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              node _next_csr_mstatus_mstatusOld_T_20 = bits(_next_csr_mstatus_mstatusOld_WIRE_1, 33, 32) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              _next_csr_mstatus_mstatusOld_WIRE.uxl <= _next_csr_mstatus_mstatusOld_T_20 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              node _next_csr_mstatus_mstatusOld_T_21 = bits(_next_csr_mstatus_mstatusOld_WIRE_1, 35, 34) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              _next_csr_mstatus_mstatusOld_WIRE.sxl <= _next_csr_mstatus_mstatusOld_T_21 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              node _next_csr_mstatus_mstatusOld_T_22 = bits(_next_csr_mstatus_mstatusOld_WIRE_1, 36, 36) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              _next_csr_mstatus_mstatusOld_WIRE.sbe <= _next_csr_mstatus_mstatusOld_T_22 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              node _next_csr_mstatus_mstatusOld_T_23 = bits(_next_csr_mstatus_mstatusOld_WIRE_1, 37, 37) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              _next_csr_mstatus_mstatusOld_WIRE.mbe <= _next_csr_mstatus_mstatusOld_T_23 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              node _next_csr_mstatus_mstatusOld_T_24 = bits(_next_csr_mstatus_mstatusOld_WIRE_1, 62, 38) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              _next_csr_mstatus_mstatusOld_WIRE.pad1 <= _next_csr_mstatus_mstatusOld_T_24 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              node _next_csr_mstatus_mstatusOld_T_25 = bits(_next_csr_mstatus_mstatusOld_WIRE_1, 63, 63) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              _next_csr_mstatus_mstatusOld_WIRE.sd <= _next_csr_mstatus_mstatusOld_T_25 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              wire next_csr_mstatus_mstatusOld : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:32]
              next_csr_mstatus_mstatusOld <= _next_csr_mstatus_mstatusOld_WIRE @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:32]
              node _next_csr_mstatus_mstatusNew_T = eq(next_csr_mstatus_mstatusOld.fs, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:42]
              node next_csr_mstatus_mstatusNew_lo_lo_lo_hi = cat(next_csr_mstatus_mstatusOld.pad3, next_csr_mstatus_mstatusOld.sie) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
              node next_csr_mstatus_mstatusNew_lo_lo_lo = cat(next_csr_mstatus_mstatusNew_lo_lo_lo_hi, next_csr_mstatus_mstatusOld.pad4) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
              node next_csr_mstatus_mstatusNew_lo_lo_hi_hi = cat(next_csr_mstatus_mstatusOld.spie, next_csr_mstatus_mstatusOld.pad2) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
              node next_csr_mstatus_mstatusNew_lo_lo_hi = cat(next_csr_mstatus_mstatusNew_lo_lo_hi_hi, next_csr_mstatus_mstatusOld.mie) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
              node next_csr_mstatus_mstatusNew_lo_lo = cat(next_csr_mstatus_mstatusNew_lo_lo_hi, next_csr_mstatus_mstatusNew_lo_lo_lo) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
              node next_csr_mstatus_mstatusNew_lo_hi_lo_hi = cat(next_csr_mstatus_mstatusOld.spp, next_csr_mstatus_mstatusOld.mpie) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
              node next_csr_mstatus_mstatusNew_lo_hi_lo = cat(next_csr_mstatus_mstatusNew_lo_hi_lo_hi, next_csr_mstatus_mstatusOld.ube) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
              node next_csr_mstatus_mstatusNew_lo_hi_hi_lo = cat(next_csr_mstatus_mstatusOld.mpp, next_csr_mstatus_mstatusOld.vs) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
              node next_csr_mstatus_mstatusNew_lo_hi_hi_hi = cat(next_csr_mstatus_mstatusOld.xs, next_csr_mstatus_mstatusOld.fs) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
              node next_csr_mstatus_mstatusNew_lo_hi_hi = cat(next_csr_mstatus_mstatusNew_lo_hi_hi_hi, next_csr_mstatus_mstatusNew_lo_hi_hi_lo) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
              node next_csr_mstatus_mstatusNew_lo_hi = cat(next_csr_mstatus_mstatusNew_lo_hi_hi, next_csr_mstatus_mstatusNew_lo_hi_lo) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
              node next_csr_mstatus_mstatusNew_lo = cat(next_csr_mstatus_mstatusNew_lo_hi, next_csr_mstatus_mstatusNew_lo_lo) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
              node next_csr_mstatus_mstatusNew_hi_lo_lo_hi = cat(next_csr_mstatus_mstatusOld.mxr, next_csr_mstatus_mstatusOld.sum) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
              node next_csr_mstatus_mstatusNew_hi_lo_lo = cat(next_csr_mstatus_mstatusNew_hi_lo_lo_hi, next_csr_mstatus_mstatusOld.mprv) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
              node next_csr_mstatus_mstatusNew_hi_lo_hi_hi = cat(next_csr_mstatus_mstatusOld.tsr, next_csr_mstatus_mstatusOld.tw) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
              node next_csr_mstatus_mstatusNew_hi_lo_hi = cat(next_csr_mstatus_mstatusNew_hi_lo_hi_hi, next_csr_mstatus_mstatusOld.tvm) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
              node next_csr_mstatus_mstatusNew_hi_lo = cat(next_csr_mstatus_mstatusNew_hi_lo_hi, next_csr_mstatus_mstatusNew_hi_lo_lo) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
              node next_csr_mstatus_mstatusNew_hi_hi_lo_hi = cat(next_csr_mstatus_mstatusOld.sxl, next_csr_mstatus_mstatusOld.uxl) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
              node next_csr_mstatus_mstatusNew_hi_hi_lo = cat(next_csr_mstatus_mstatusNew_hi_hi_lo_hi, next_csr_mstatus_mstatusOld.pad0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
              node next_csr_mstatus_mstatusNew_hi_hi_hi_lo = cat(next_csr_mstatus_mstatusOld.mbe, next_csr_mstatus_mstatusOld.sbe) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
              node next_csr_mstatus_mstatusNew_hi_hi_hi_hi = cat(next_csr_mstatus_mstatusOld.sd, next_csr_mstatus_mstatusOld.pad1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
              node next_csr_mstatus_mstatusNew_hi_hi_hi = cat(next_csr_mstatus_mstatusNew_hi_hi_hi_hi, next_csr_mstatus_mstatusNew_hi_hi_hi_lo) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
              node next_csr_mstatus_mstatusNew_hi_hi = cat(next_csr_mstatus_mstatusNew_hi_hi_hi, next_csr_mstatus_mstatusNew_hi_hi_lo) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
              node next_csr_mstatus_mstatusNew_hi = cat(next_csr_mstatus_mstatusNew_hi_hi, next_csr_mstatus_mstatusNew_hi_lo) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
              node _next_csr_mstatus_mstatusNew_T_1 = cat(next_csr_mstatus_mstatusNew_hi, next_csr_mstatus_mstatusNew_lo) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
              node _next_csr_mstatus_mstatusNew_T_2 = bits(_next_csr_mstatus_mstatusNew_T_1, 62, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:72]
              node next_csr_mstatus_mstatusNew = cat(_next_csr_mstatus_mstatusNew_T, _next_csr_mstatus_mstatusNew_T_2) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:27]
              next.csr.mstatus <= next_csr_mstatus_mstatusNew @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
            node _T_1609 = eq(csrAddr, UInt<12>("h340")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
            when _T_1609 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
              node _T_1610 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
              node _next_csr_mscratch_T = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
              node _next_csr_mscratch_T_1 = not(_next_csr_mscratch_T) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
              node _next_csr_mscratch_T_2 = and(now.csr.mscratch, _next_csr_mscratch_T_1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
              node _next_csr_mscratch_T_3 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
              node _next_csr_mscratch_T_4 = and(now.reg[rs1], _next_csr_mscratch_T_3) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
              node _next_csr_mscratch_T_5 = or(_next_csr_mscratch_T_2, _next_csr_mscratch_T_4) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
              next.csr.mscratch <= _next_csr_mscratch_T_5 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
            node _T_1611 = eq(csrAddr, UInt<12>("h305")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
            when _T_1611 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
              node _T_1612 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
              node _next_csr_mtvec_T = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
              node _next_csr_mtvec_T_1 = not(_next_csr_mtvec_T) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
              node _next_csr_mtvec_T_2 = and(now.csr.mtvec, _next_csr_mtvec_T_1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
              node _next_csr_mtvec_T_3 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
              node _next_csr_mtvec_T_4 = and(now.reg[rs1], _next_csr_mtvec_T_3) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
              node _next_csr_mtvec_T_5 = or(_next_csr_mtvec_T_2, _next_csr_mtvec_T_4) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
              next.csr.mtvec <= _next_csr_mtvec_T_5 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
            node _T_1613 = eq(csrAddr, UInt<12>("h306")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
            when _T_1613 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
              node _T_1614 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
              node _next_csr_mcounteren_T = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
              node _next_csr_mcounteren_T_1 = not(_next_csr_mcounteren_T) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
              node _next_csr_mcounteren_T_2 = and(now.csr.mcounteren, _next_csr_mcounteren_T_1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
              node _next_csr_mcounteren_T_3 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
              node _next_csr_mcounteren_T_4 = and(now.reg[rs1], _next_csr_mcounteren_T_3) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
              node _next_csr_mcounteren_T_5 = or(_next_csr_mcounteren_T_2, _next_csr_mcounteren_T_4) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
              next.csr.mcounteren <= _next_csr_mcounteren_T_5 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
            node _T_1615 = eq(csrAddr, UInt<12>("h344")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
            when _T_1615 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
              node _next_csr_mip_T = not(UInt<11>("h77f")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
              node _next_csr_mip_T_1 = and(now.csr.mip, _next_csr_mip_T) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
              node _next_csr_mip_T_2 = and(now.reg[rs1], UInt<11>("h77f")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
              node _next_csr_mip_T_3 = or(_next_csr_mip_T_1, _next_csr_mip_T_2) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
              next.csr.mip <= _next_csr_mip_T_3 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
            node _T_1616 = eq(csrAddr, UInt<12>("h304")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
            when _T_1616 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
              node _T_1617 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
              node _next_csr_mie_T = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
              node _next_csr_mie_T_1 = not(_next_csr_mie_T) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
              node _next_csr_mie_T_2 = and(now.csr.mie, _next_csr_mie_T_1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
              node _next_csr_mie_T_3 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
              node _next_csr_mie_T_4 = and(now.reg[rs1], _next_csr_mie_T_3) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
              node _next_csr_mie_T_5 = or(_next_csr_mie_T_2, _next_csr_mie_T_4) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
              next.csr.mie <= _next_csr_mie_T_5 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
            node _T_1618 = eq(csrAddr, UInt<12>("h341")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
            when _T_1618 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
              node _T_1619 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
              node _next_csr_mepc_T = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
              node _next_csr_mepc_T_1 = not(_next_csr_mepc_T) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
              node _next_csr_mepc_T_2 = and(now.csr.mepc, _next_csr_mepc_T_1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
              node _next_csr_mepc_T_3 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
              node _next_csr_mepc_T_4 = and(now.reg[rs1], _next_csr_mepc_T_3) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
              node _next_csr_mepc_T_5 = or(_next_csr_mepc_T_2, _next_csr_mepc_T_4) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
              next.csr.mepc <= _next_csr_mepc_T_5 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
            node _T_1620 = eq(csrAddr, UInt<12>("h342")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
            when _T_1620 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
              node _T_1621 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
              node _next_csr_mcause_T = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
              node _next_csr_mcause_T_1 = not(_next_csr_mcause_T) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
              node _next_csr_mcause_T_2 = and(now.csr.mcause, _next_csr_mcause_T_1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
              node _next_csr_mcause_T_3 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
              node _next_csr_mcause_T_4 = and(now.reg[rs1], _next_csr_mcause_T_3) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
              node _next_csr_mcause_T_5 = or(_next_csr_mcause_T_2, _next_csr_mcause_T_4) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
              next.csr.mcause <= _next_csr_mcause_T_5 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
            node _T_1622 = eq(csrAddr, UInt<12>("h343")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
            when _T_1622 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
              node _T_1623 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
              node _next_csr_mtval_T_18 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
              node _next_csr_mtval_T_19 = not(_next_csr_mtval_T_18) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
              node _next_csr_mtval_T_20 = and(now.csr.mtval, _next_csr_mtval_T_19) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
              node _next_csr_mtval_T_21 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
              node _next_csr_mtval_T_22 = and(now.reg[rs1], _next_csr_mtval_T_21) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
              node _next_csr_mtval_T_23 = or(_next_csr_mtval_T_20, _next_csr_mtval_T_22) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
              next.csr.mtval <= _next_csr_mtval_T_23 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
          else :
            exceptionVec[2] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
            raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
      node _T_1624 = and(inst, UInt<15>("h707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1625 = eq(UInt<14>("h2073"), _T_1624) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1625 : @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 93:23]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_32 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_32 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1626 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_86 = bits(_T_1626, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_86 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1627 = bits(_T_1626, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_96 = bits(_T_1627, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_96 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1628 = bits(_T_1627, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_66 = bits(_T_1628, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_66 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1629 = bits(_T_1628, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_1629 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_52 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_325 = bits(imm_signBit_52, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_326 = mux(_imm_T_325, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_327 = cat(_imm_T_326, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_327 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        node _csrAddr_T_1 = bits(imm, 11, 0) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 56:19]
        csrAddr <= _csrAddr_T_1 @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 56:13]
        node _T_1630 = eq(now.reg[rs1], UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 96:39]
        node _isIllegalWrite_T_3 = bits(csrAddr, 11, 10) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 71:30]
        node _isIllegalWrite_T_4 = eq(_isIllegalWrite_T_3, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 71:39]
        node _isIllegalWrite_T_5 = eq(_T_1630, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 71:55]
        node isIllegalWrite_1 = and(_isIllegalWrite_T_4, _isIllegalWrite_T_5) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 71:51]
        node _isIllegalMode_T_1 = bits(csrAddr, 9, 8) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 72:59]
        node isIllegalMode_1 = lt(now.internal.privilegeMode, _isIllegalMode_T_1) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 72:53]
        node isIllegalAccess_1 = or(isIllegalMode_1, isIllegalWrite_1) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 74:41]
        node _has_T_54 = eq(UInt<12>("h301"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_55 = mux(_has_T_54, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_56 = eq(UInt<12>("hf11"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_57 = mux(_has_T_56, UInt<1>("h1"), _has_T_55) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_58 = eq(UInt<12>("hf12"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_59 = mux(_has_T_58, UInt<1>("h1"), _has_T_57) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_60 = eq(UInt<12>("hf13"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_61 = mux(_has_T_60, UInt<1>("h1"), _has_T_59) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_62 = eq(UInt<12>("hf14"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_63 = mux(_has_T_62, UInt<1>("h1"), _has_T_61) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_64 = eq(UInt<12>("h300"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_65 = mux(_has_T_64, UInt<1>("h1"), _has_T_63) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_66 = eq(UInt<12>("h340"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_67 = mux(_has_T_66, UInt<1>("h1"), _has_T_65) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_68 = eq(UInt<12>("h305"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_69 = mux(_has_T_68, UInt<1>("h1"), _has_T_67) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_70 = eq(UInt<12>("h306"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_71 = mux(_has_T_70, UInt<1>("h1"), _has_T_69) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_72 = eq(UInt<12>("h344"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_73 = mux(_has_T_72, UInt<1>("h1"), _has_T_71) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_74 = eq(UInt<12>("h304"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_75 = mux(_has_T_74, UInt<1>("h1"), _has_T_73) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_76 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_77 = mux(_has_T_76, UInt<1>("h1"), _has_T_75) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_78 = eq(UInt<12>("h342"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_79 = mux(_has_T_78, UInt<1>("h1"), _has_T_77) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_80 = eq(UInt<12>("h343"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node has_2 = mux(_has_T_80, UInt<1>("h1"), _has_T_79) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _T_1631 = eq(has_2, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 76:29]
        node _T_1632 = or(isIllegalAccess_1, _T_1631) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 76:26]
        when _T_1632 : @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 76:35]
          exceptionVec[2] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
        node _T_1633 = eq(isIllegalWrite_1, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 96:12]
        when _T_1633 : @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 96:49]
          node _next_reg_has_T_27 = eq(UInt<12>("h301"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_28 = mux(_next_reg_has_T_27, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_29 = eq(UInt<12>("hf11"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_30 = mux(_next_reg_has_T_29, UInt<1>("h1"), _next_reg_has_T_28) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_31 = eq(UInt<12>("hf12"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_32 = mux(_next_reg_has_T_31, UInt<1>("h1"), _next_reg_has_T_30) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_33 = eq(UInt<12>("hf13"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_34 = mux(_next_reg_has_T_33, UInt<1>("h1"), _next_reg_has_T_32) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_35 = eq(UInt<12>("hf14"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_36 = mux(_next_reg_has_T_35, UInt<1>("h1"), _next_reg_has_T_34) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_37 = eq(UInt<12>("h300"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_38 = mux(_next_reg_has_T_37, UInt<1>("h1"), _next_reg_has_T_36) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_39 = eq(UInt<12>("h340"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_40 = mux(_next_reg_has_T_39, UInt<1>("h1"), _next_reg_has_T_38) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_41 = eq(UInt<12>("h305"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_42 = mux(_next_reg_has_T_41, UInt<1>("h1"), _next_reg_has_T_40) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_43 = eq(UInt<12>("h306"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_44 = mux(_next_reg_has_T_43, UInt<1>("h1"), _next_reg_has_T_42) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_45 = eq(UInt<12>("h344"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_46 = mux(_next_reg_has_T_45, UInt<1>("h1"), _next_reg_has_T_44) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_47 = eq(UInt<12>("h304"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_48 = mux(_next_reg_has_T_47, UInt<1>("h1"), _next_reg_has_T_46) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_49 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_50 = mux(_next_reg_has_T_49, UInt<1>("h1"), _next_reg_has_T_48) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_51 = eq(UInt<12>("h342"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_52 = mux(_next_reg_has_T_51, UInt<1>("h1"), _next_reg_has_T_50) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_53 = eq(UInt<12>("h343"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node next_reg_has_1 = mux(_next_reg_has_T_53, UInt<1>("h1"), _next_reg_has_T_52) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_nowCSR_T_27 = eq(UInt<12>("h301"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_28 = mux(_next_reg_nowCSR_T_27, now.csr.misa, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_29 = eq(UInt<12>("hf11"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_30 = mux(_next_reg_nowCSR_T_29, now.csr.mvendorid, _next_reg_nowCSR_T_28) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_31 = eq(UInt<12>("hf12"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_32 = mux(_next_reg_nowCSR_T_31, now.csr.marchid, _next_reg_nowCSR_T_30) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_33 = eq(UInt<12>("hf13"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_34 = mux(_next_reg_nowCSR_T_33, now.csr.mimpid, _next_reg_nowCSR_T_32) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_35 = eq(UInt<12>("hf14"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_36 = mux(_next_reg_nowCSR_T_35, now.csr.mhartid, _next_reg_nowCSR_T_34) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_37 = eq(UInt<12>("h300"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_38 = mux(_next_reg_nowCSR_T_37, now.csr.mstatus, _next_reg_nowCSR_T_36) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_39 = eq(UInt<12>("h340"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_40 = mux(_next_reg_nowCSR_T_39, now.csr.mscratch, _next_reg_nowCSR_T_38) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_41 = eq(UInt<12>("h305"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_42 = mux(_next_reg_nowCSR_T_41, now.csr.mtvec, _next_reg_nowCSR_T_40) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_43 = eq(UInt<12>("h306"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_44 = mux(_next_reg_nowCSR_T_43, now.csr.mcounteren, _next_reg_nowCSR_T_42) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_45 = eq(UInt<12>("h344"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_46 = mux(_next_reg_nowCSR_T_45, now.csr.mip, _next_reg_nowCSR_T_44) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_47 = eq(UInt<12>("h304"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_48 = mux(_next_reg_nowCSR_T_47, now.csr.mie, _next_reg_nowCSR_T_46) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_49 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_50 = mux(_next_reg_nowCSR_T_49, now.csr.mepc, _next_reg_nowCSR_T_48) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_51 = eq(UInt<12>("h342"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_52 = mux(_next_reg_nowCSR_T_51, now.csr.mcause, _next_reg_nowCSR_T_50) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_53 = eq(UInt<12>("h343"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node next_reg_nowCSR_1 = mux(_next_reg_nowCSR_T_53, now.csr.mtval, _next_reg_nowCSR_T_52) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_rmask_T_41 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
          node _next_reg_rmask_T_42 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
          node _next_reg_rmask_T_43 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
          node _next_reg_rmask_T_44 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
          node _next_reg_rmask_T_45 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
          node _next_reg_rmask_T_46 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
          node _next_reg_rmask_T_47 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
          node _next_reg_rmask_T_48 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
          node _next_reg_rmask_T_49 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
          node _next_reg_rmask_T_50 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
          node _next_reg_rmask_T_51 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
          node _next_reg_rmask_T_52 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
          node _next_reg_rmask_T_53 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
          node _next_reg_rmask_T_54 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
          node _next_reg_rmask_T_55 = eq(UInt<12>("h301"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_56 = mux(_next_reg_rmask_T_55, _next_reg_rmask_T_41, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_57 = eq(UInt<12>("hf11"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_58 = mux(_next_reg_rmask_T_57, _next_reg_rmask_T_42, _next_reg_rmask_T_56) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_59 = eq(UInt<12>("hf12"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_60 = mux(_next_reg_rmask_T_59, _next_reg_rmask_T_43, _next_reg_rmask_T_58) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_61 = eq(UInt<12>("hf13"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_62 = mux(_next_reg_rmask_T_61, _next_reg_rmask_T_44, _next_reg_rmask_T_60) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_63 = eq(UInt<12>("hf14"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_64 = mux(_next_reg_rmask_T_63, _next_reg_rmask_T_45, _next_reg_rmask_T_62) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_65 = eq(UInt<12>("h300"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_66 = mux(_next_reg_rmask_T_65, _next_reg_rmask_T_46, _next_reg_rmask_T_64) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_67 = eq(UInt<12>("h340"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_68 = mux(_next_reg_rmask_T_67, _next_reg_rmask_T_47, _next_reg_rmask_T_66) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_69 = eq(UInt<12>("h305"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_70 = mux(_next_reg_rmask_T_69, _next_reg_rmask_T_48, _next_reg_rmask_T_68) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_71 = eq(UInt<12>("h306"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_72 = mux(_next_reg_rmask_T_71, _next_reg_rmask_T_49, _next_reg_rmask_T_70) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_73 = eq(UInt<12>("h344"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_74 = mux(_next_reg_rmask_T_73, _next_reg_rmask_T_50, _next_reg_rmask_T_72) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_75 = eq(UInt<12>("h304"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_76 = mux(_next_reg_rmask_T_75, _next_reg_rmask_T_51, _next_reg_rmask_T_74) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_77 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_78 = mux(_next_reg_rmask_T_77, _next_reg_rmask_T_52, _next_reg_rmask_T_76) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_79 = eq(UInt<12>("h342"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_80 = mux(_next_reg_rmask_T_79, _next_reg_rmask_T_53, _next_reg_rmask_T_78) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_81 = eq(UInt<12>("h343"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node next_reg_rmask_1 = mux(_next_reg_rmask_T_81, _next_reg_rmask_T_54, _next_reg_rmask_T_80) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          wire next_reg_rData_1 : UInt<64> @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 27:25]
          next_reg_rData_1 <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 27:25]
          node _next_reg_T_962 = eq(UInt<8>("h20"), now.csr.MXLEN) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 52:27]
          when _next_reg_T_962 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 52:27]
            when next_reg_has_1 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 31:17]
              node _next_reg_rData_T_12 = bits(next_reg_nowCSR_1, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:25]
              node _next_reg_rData_T_13 = and(_next_reg_rData_T_12, next_reg_rmask_1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:40]
              next_reg_rData_1 <= _next_reg_rData_T_13 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:15]
            else :
              next_reg_rData_1 <= UInt<32>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 35:15]
            node _next_reg_T_963 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 39:20]
            when _next_reg_T_963 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 39:20]
              node _next_reg_T_964 = eq(now.csr.IALIGN, UInt<8>("h20")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 45:31]
              when _next_reg_T_964 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 45:46]
                node _next_reg_rData_T_14 = mux(UInt<1>("h1"), UInt<30>("h3fffffff"), UInt<30>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:30]
                node _next_reg_rData_T_15 = cat(_next_reg_rData_T_14, UInt<2>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:25]
                node _next_reg_rData_T_16 = bits(now.csr.mepc, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:77]
                node _next_reg_rData_T_17 = and(_next_reg_rData_T_15, _next_reg_rData_T_16) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:63]
                next_reg_rData_1 <= _next_reg_rData_T_17 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:19]
          else :
            node _next_reg_T_965 = eq(UInt<8>("h40"), now.csr.MXLEN) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 52:27]
            when _next_reg_T_965 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 52:27]
              when next_reg_has_1 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 31:17]
                node _next_reg_rData_T_18 = bits(next_reg_nowCSR_1, 63, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:25]
                node _next_reg_rData_T_19 = and(_next_reg_rData_T_18, next_reg_rmask_1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:40]
                next_reg_rData_1 <= _next_reg_rData_T_19 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:15]
              else :
                next_reg_rData_1 <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 35:15]
              node _next_reg_T_966 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 39:20]
              when _next_reg_T_966 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 39:20]
                node _next_reg_T_967 = eq(now.csr.IALIGN, UInt<8>("h20")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 45:31]
                when _next_reg_T_967 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 45:46]
                  node _next_reg_rData_T_20 = mux(UInt<1>("h1"), UInt<62>("h3fffffffffffffff"), UInt<62>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:30]
                  node _next_reg_rData_T_21 = cat(_next_reg_rData_T_20, UInt<2>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:25]
                  node _next_reg_rData_T_22 = bits(now.csr.mepc, 63, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:77]
                  node _next_reg_rData_T_23 = and(_next_reg_rData_T_21, _next_reg_rData_T_22) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:63]
                  next_reg_rData_1 <= _next_reg_rData_T_23 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:19]
          node _next_reg_T_968 = bits(next_reg_rData_1, 63, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 19:8]
          next.reg[rd] <= _next_reg_T_968 @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 97:22]
          node _T_1634 = neq(rs1, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 98:18]
          when _T_1634 : @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 98:27]
            node _has_T_81 = eq(UInt<12>("h301"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_82 = mux(_has_T_81, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_83 = eq(UInt<12>("hf11"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_84 = mux(_has_T_83, UInt<1>("h1"), _has_T_82) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_85 = eq(UInt<12>("hf12"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_86 = mux(_has_T_85, UInt<1>("h1"), _has_T_84) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_87 = eq(UInt<12>("hf13"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_88 = mux(_has_T_87, UInt<1>("h1"), _has_T_86) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_89 = eq(UInt<12>("hf14"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_90 = mux(_has_T_89, UInt<1>("h1"), _has_T_88) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_91 = eq(UInt<12>("h300"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_92 = mux(_has_T_91, UInt<1>("h1"), _has_T_90) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_93 = eq(UInt<12>("h340"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_94 = mux(_has_T_93, UInt<1>("h1"), _has_T_92) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_95 = eq(UInt<12>("h305"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_96 = mux(_has_T_95, UInt<1>("h1"), _has_T_94) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_97 = eq(UInt<12>("h306"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_98 = mux(_has_T_97, UInt<1>("h1"), _has_T_96) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_99 = eq(UInt<12>("h344"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_100 = mux(_has_T_99, UInt<1>("h1"), _has_T_98) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_101 = eq(UInt<12>("h304"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_102 = mux(_has_T_101, UInt<1>("h1"), _has_T_100) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_103 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_104 = mux(_has_T_103, UInt<1>("h1"), _has_T_102) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_105 = eq(UInt<12>("h342"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_106 = mux(_has_T_105, UInt<1>("h1"), _has_T_104) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_107 = eq(UInt<12>("h343"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node has_3 = mux(_has_T_107, UInt<1>("h1"), _has_T_106) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _nowCSR_T = eq(UInt<12>("h301"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_1 = mux(_nowCSR_T, now.csr.misa, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_2 = eq(UInt<12>("hf11"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_3 = mux(_nowCSR_T_2, now.csr.mvendorid, _nowCSR_T_1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_4 = eq(UInt<12>("hf12"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_5 = mux(_nowCSR_T_4, now.csr.marchid, _nowCSR_T_3) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_6 = eq(UInt<12>("hf13"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_7 = mux(_nowCSR_T_6, now.csr.mimpid, _nowCSR_T_5) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_8 = eq(UInt<12>("hf14"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_9 = mux(_nowCSR_T_8, now.csr.mhartid, _nowCSR_T_7) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_10 = eq(UInt<12>("h300"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_11 = mux(_nowCSR_T_10, now.csr.mstatus, _nowCSR_T_9) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_12 = eq(UInt<12>("h340"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_13 = mux(_nowCSR_T_12, now.csr.mscratch, _nowCSR_T_11) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_14 = eq(UInt<12>("h305"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_15 = mux(_nowCSR_T_14, now.csr.mtvec, _nowCSR_T_13) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_16 = eq(UInt<12>("h306"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_17 = mux(_nowCSR_T_16, now.csr.mcounteren, _nowCSR_T_15) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_18 = eq(UInt<12>("h344"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_19 = mux(_nowCSR_T_18, now.csr.mip, _nowCSR_T_17) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_20 = eq(UInt<12>("h304"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_21 = mux(_nowCSR_T_20, now.csr.mie, _nowCSR_T_19) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_22 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_23 = mux(_nowCSR_T_22, now.csr.mepc, _nowCSR_T_21) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_24 = eq(UInt<12>("h342"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_25 = mux(_nowCSR_T_24, now.csr.mcause, _nowCSR_T_23) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_26 = eq(UInt<12>("h343"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node nowCSR = mux(_nowCSR_T_26, now.csr.mtval, _nowCSR_T_25) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _rmask_T = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _rmask_T_1 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _rmask_T_2 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _rmask_T_3 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _rmask_T_4 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _rmask_T_5 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _rmask_T_6 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _rmask_T_7 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _rmask_T_8 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _rmask_T_9 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _rmask_T_10 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _rmask_T_11 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _rmask_T_12 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _rmask_T_13 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _rmask_T_14 = eq(UInt<12>("h301"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_15 = mux(_rmask_T_14, _rmask_T, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_16 = eq(UInt<12>("hf11"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_17 = mux(_rmask_T_16, _rmask_T_1, _rmask_T_15) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_18 = eq(UInt<12>("hf12"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_19 = mux(_rmask_T_18, _rmask_T_2, _rmask_T_17) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_20 = eq(UInt<12>("hf13"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_21 = mux(_rmask_T_20, _rmask_T_3, _rmask_T_19) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_22 = eq(UInt<12>("hf14"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_23 = mux(_rmask_T_22, _rmask_T_4, _rmask_T_21) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_24 = eq(UInt<12>("h300"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_25 = mux(_rmask_T_24, _rmask_T_5, _rmask_T_23) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_26 = eq(UInt<12>("h340"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_27 = mux(_rmask_T_26, _rmask_T_6, _rmask_T_25) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_28 = eq(UInt<12>("h305"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_29 = mux(_rmask_T_28, _rmask_T_7, _rmask_T_27) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_30 = eq(UInt<12>("h306"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_31 = mux(_rmask_T_30, _rmask_T_8, _rmask_T_29) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_32 = eq(UInt<12>("h344"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_33 = mux(_rmask_T_32, _rmask_T_9, _rmask_T_31) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_34 = eq(UInt<12>("h304"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_35 = mux(_rmask_T_34, _rmask_T_10, _rmask_T_33) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_36 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_37 = mux(_rmask_T_36, _rmask_T_11, _rmask_T_35) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_38 = eq(UInt<12>("h342"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_39 = mux(_rmask_T_38, _rmask_T_12, _rmask_T_37) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_40 = eq(UInt<12>("h343"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node rmask = mux(_rmask_T_40, _rmask_T_13, _rmask_T_39) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            wire rData : UInt<64> @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 27:25]
            rData <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 27:25]
            node _T_1635 = eq(UInt<8>("h20"), now.csr.MXLEN) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 52:27]
            when _T_1635 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 52:27]
              when has_3 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 31:17]
                node _rData_T = bits(nowCSR, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:25]
                node _rData_T_1 = and(_rData_T, rmask) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:40]
                rData <= _rData_T_1 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:15]
              else :
                rData <= UInt<32>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 35:15]
              node _T_1636 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 39:20]
              when _T_1636 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 39:20]
                node _T_1637 = eq(now.csr.IALIGN, UInt<8>("h20")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 45:31]
                when _T_1637 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 45:46]
                  node _rData_T_2 = mux(UInt<1>("h1"), UInt<30>("h3fffffff"), UInt<30>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:30]
                  node _rData_T_3 = cat(_rData_T_2, UInt<2>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:25]
                  node _rData_T_4 = bits(now.csr.mepc, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:77]
                  node _rData_T_5 = and(_rData_T_3, _rData_T_4) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:63]
                  rData <= _rData_T_5 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:19]
            else :
              node _T_1638 = eq(UInt<8>("h40"), now.csr.MXLEN) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 52:27]
              when _T_1638 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 52:27]
                when has_3 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 31:17]
                  node _rData_T_6 = bits(nowCSR, 63, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:25]
                  node _rData_T_7 = and(_rData_T_6, rmask) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:40]
                  rData <= _rData_T_7 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:15]
                else :
                  rData <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 35:15]
                node _T_1639 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 39:20]
                when _T_1639 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 39:20]
                  node _T_1640 = eq(now.csr.IALIGN, UInt<8>("h20")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 45:31]
                  when _T_1640 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 45:46]
                    node _rData_T_8 = mux(UInt<1>("h1"), UInt<62>("h3fffffffffffffff"), UInt<62>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:30]
                    node _rData_T_9 = cat(_rData_T_8, UInt<2>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:25]
                    node _rData_T_10 = bits(now.csr.mepc, 63, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:77]
                    node _rData_T_11 = and(_rData_T_9, _rData_T_10) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:63]
                    rData <= _rData_T_11 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:19]
            node _T_1641 = bits(rData, 63, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 19:8]
            node _T_1642 = or(_T_1641, now.reg[rs1]) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 99:61]
            node _has_T_108 = eq(UInt<12>("h301"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_109 = mux(_has_T_108, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_110 = eq(UInt<12>("hf11"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_111 = mux(_has_T_110, UInt<1>("h1"), _has_T_109) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_112 = eq(UInt<12>("hf12"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_113 = mux(_has_T_112, UInt<1>("h1"), _has_T_111) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_114 = eq(UInt<12>("hf13"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_115 = mux(_has_T_114, UInt<1>("h1"), _has_T_113) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_116 = eq(UInt<12>("hf14"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_117 = mux(_has_T_116, UInt<1>("h1"), _has_T_115) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_118 = eq(UInt<12>("h300"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_119 = mux(_has_T_118, UInt<1>("h1"), _has_T_117) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_120 = eq(UInt<12>("h340"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_121 = mux(_has_T_120, UInt<1>("h1"), _has_T_119) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_122 = eq(UInt<12>("h305"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_123 = mux(_has_T_122, UInt<1>("h1"), _has_T_121) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_124 = eq(UInt<12>("h306"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_125 = mux(_has_T_124, UInt<1>("h1"), _has_T_123) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_126 = eq(UInt<12>("h344"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_127 = mux(_has_T_126, UInt<1>("h1"), _has_T_125) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_128 = eq(UInt<12>("h304"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_129 = mux(_has_T_128, UInt<1>("h1"), _has_T_127) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_130 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_131 = mux(_has_T_130, UInt<1>("h1"), _has_T_129) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_132 = eq(UInt<12>("h342"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_133 = mux(_has_T_132, UInt<1>("h1"), _has_T_131) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_134 = eq(UInt<12>("h343"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node has_4 = mux(_has_T_134, UInt<1>("h1"), _has_T_133) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            when has_4 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 62:15]
              node _T_1643 = eq(csrAddr, UInt<12>("h301")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
              when _T_1643 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
                node _T_1644 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_misa_T_6 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_misa_T_7 = not(_next_csr_misa_T_6) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
                node _next_csr_misa_T_8 = and(now.csr.misa, _next_csr_misa_T_7) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
                node _next_csr_misa_T_9 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_misa_T_10 = and(_T_1642, _next_csr_misa_T_9) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
                node _next_csr_misa_T_11 = or(_next_csr_misa_T_8, _next_csr_misa_T_10) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
                next.csr.misa <= _next_csr_misa_T_11 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
              node _T_1645 = eq(csrAddr, UInt<12>("hf11")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
              when _T_1645 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
                skip
              node _T_1646 = eq(csrAddr, UInt<12>("hf12")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
              when _T_1646 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
                skip
              node _T_1647 = eq(csrAddr, UInt<12>("hf13")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
              when _T_1647 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
                skip
              node _T_1648 = eq(csrAddr, UInt<12>("hf14")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
              when _T_1648 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
                skip
              node _T_1649 = eq(csrAddr, UInt<12>("h300")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
              when _T_1649 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
                node _T_1650 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mstatus_T_8 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mstatus_T_9 = not(_next_csr_mstatus_T_8) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
                node _next_csr_mstatus_T_10 = and(now.csr.mstatus, _next_csr_mstatus_T_9) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
                node _next_csr_mstatus_T_11 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mstatus_T_12 = and(_T_1642, _next_csr_mstatus_T_11) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
                node _next_csr_mstatus_T_13 = or(_next_csr_mstatus_T_10, _next_csr_mstatus_T_12) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
                wire _next_csr_mstatus_mstatusOld_WIRE_2 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                wire _next_csr_mstatus_mstatusOld_WIRE_3 : UInt<64> @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_3 <= _next_csr_mstatus_T_13 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_26 = bits(_next_csr_mstatus_mstatusOld_WIRE_3, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_2.pad4 <= _next_csr_mstatus_mstatusOld_T_26 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_27 = bits(_next_csr_mstatus_mstatusOld_WIRE_3, 1, 1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_2.sie <= _next_csr_mstatus_mstatusOld_T_27 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_28 = bits(_next_csr_mstatus_mstatusOld_WIRE_3, 2, 2) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_2.pad3 <= _next_csr_mstatus_mstatusOld_T_28 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_29 = bits(_next_csr_mstatus_mstatusOld_WIRE_3, 3, 3) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_2.mie <= _next_csr_mstatus_mstatusOld_T_29 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_30 = bits(_next_csr_mstatus_mstatusOld_WIRE_3, 4, 4) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_2.pad2 <= _next_csr_mstatus_mstatusOld_T_30 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_31 = bits(_next_csr_mstatus_mstatusOld_WIRE_3, 5, 5) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_2.spie <= _next_csr_mstatus_mstatusOld_T_31 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_32 = bits(_next_csr_mstatus_mstatusOld_WIRE_3, 6, 6) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_2.ube <= _next_csr_mstatus_mstatusOld_T_32 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_33 = bits(_next_csr_mstatus_mstatusOld_WIRE_3, 7, 7) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_2.mpie <= _next_csr_mstatus_mstatusOld_T_33 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_34 = bits(_next_csr_mstatus_mstatusOld_WIRE_3, 8, 8) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_2.spp <= _next_csr_mstatus_mstatusOld_T_34 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_35 = bits(_next_csr_mstatus_mstatusOld_WIRE_3, 10, 9) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_2.vs <= _next_csr_mstatus_mstatusOld_T_35 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_36 = bits(_next_csr_mstatus_mstatusOld_WIRE_3, 12, 11) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_2.mpp <= _next_csr_mstatus_mstatusOld_T_36 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_37 = bits(_next_csr_mstatus_mstatusOld_WIRE_3, 14, 13) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_2.fs <= _next_csr_mstatus_mstatusOld_T_37 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_38 = bits(_next_csr_mstatus_mstatusOld_WIRE_3, 16, 15) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_2.xs <= _next_csr_mstatus_mstatusOld_T_38 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_39 = bits(_next_csr_mstatus_mstatusOld_WIRE_3, 17, 17) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_2.mprv <= _next_csr_mstatus_mstatusOld_T_39 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_40 = bits(_next_csr_mstatus_mstatusOld_WIRE_3, 18, 18) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_2.sum <= _next_csr_mstatus_mstatusOld_T_40 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_41 = bits(_next_csr_mstatus_mstatusOld_WIRE_3, 19, 19) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_2.mxr <= _next_csr_mstatus_mstatusOld_T_41 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_42 = bits(_next_csr_mstatus_mstatusOld_WIRE_3, 20, 20) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_2.tvm <= _next_csr_mstatus_mstatusOld_T_42 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_43 = bits(_next_csr_mstatus_mstatusOld_WIRE_3, 21, 21) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_2.tw <= _next_csr_mstatus_mstatusOld_T_43 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_44 = bits(_next_csr_mstatus_mstatusOld_WIRE_3, 22, 22) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_2.tsr <= _next_csr_mstatus_mstatusOld_T_44 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_45 = bits(_next_csr_mstatus_mstatusOld_WIRE_3, 31, 23) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_2.pad0 <= _next_csr_mstatus_mstatusOld_T_45 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_46 = bits(_next_csr_mstatus_mstatusOld_WIRE_3, 33, 32) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_2.uxl <= _next_csr_mstatus_mstatusOld_T_46 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_47 = bits(_next_csr_mstatus_mstatusOld_WIRE_3, 35, 34) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_2.sxl <= _next_csr_mstatus_mstatusOld_T_47 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_48 = bits(_next_csr_mstatus_mstatusOld_WIRE_3, 36, 36) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_2.sbe <= _next_csr_mstatus_mstatusOld_T_48 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_49 = bits(_next_csr_mstatus_mstatusOld_WIRE_3, 37, 37) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_2.mbe <= _next_csr_mstatus_mstatusOld_T_49 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_50 = bits(_next_csr_mstatus_mstatusOld_WIRE_3, 62, 38) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_2.pad1 <= _next_csr_mstatus_mstatusOld_T_50 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_51 = bits(_next_csr_mstatus_mstatusOld_WIRE_3, 63, 63) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_2.sd <= _next_csr_mstatus_mstatusOld_T_51 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                wire next_csr_mstatus_mstatusOld_1 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:32]
                next_csr_mstatus_mstatusOld_1 <= _next_csr_mstatus_mstatusOld_WIRE_2 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:32]
                node _next_csr_mstatus_mstatusNew_T_3 = eq(next_csr_mstatus_mstatusOld_1.fs, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:42]
                node next_csr_mstatus_mstatusNew_lo_lo_lo_hi_1 = cat(next_csr_mstatus_mstatusOld_1.pad3, next_csr_mstatus_mstatusOld_1.sie) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_lo_lo_lo_1 = cat(next_csr_mstatus_mstatusNew_lo_lo_lo_hi_1, next_csr_mstatus_mstatusOld_1.pad4) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_lo_lo_hi_hi_1 = cat(next_csr_mstatus_mstatusOld_1.spie, next_csr_mstatus_mstatusOld_1.pad2) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_lo_lo_hi_1 = cat(next_csr_mstatus_mstatusNew_lo_lo_hi_hi_1, next_csr_mstatus_mstatusOld_1.mie) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_lo_lo_1 = cat(next_csr_mstatus_mstatusNew_lo_lo_hi_1, next_csr_mstatus_mstatusNew_lo_lo_lo_1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_lo_hi_lo_hi_1 = cat(next_csr_mstatus_mstatusOld_1.spp, next_csr_mstatus_mstatusOld_1.mpie) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_lo_hi_lo_1 = cat(next_csr_mstatus_mstatusNew_lo_hi_lo_hi_1, next_csr_mstatus_mstatusOld_1.ube) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_lo_hi_hi_lo_1 = cat(next_csr_mstatus_mstatusOld_1.mpp, next_csr_mstatus_mstatusOld_1.vs) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_lo_hi_hi_hi_1 = cat(next_csr_mstatus_mstatusOld_1.xs, next_csr_mstatus_mstatusOld_1.fs) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_lo_hi_hi_1 = cat(next_csr_mstatus_mstatusNew_lo_hi_hi_hi_1, next_csr_mstatus_mstatusNew_lo_hi_hi_lo_1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_lo_hi_1 = cat(next_csr_mstatus_mstatusNew_lo_hi_hi_1, next_csr_mstatus_mstatusNew_lo_hi_lo_1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_lo_1 = cat(next_csr_mstatus_mstatusNew_lo_hi_1, next_csr_mstatus_mstatusNew_lo_lo_1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_hi_lo_lo_hi_1 = cat(next_csr_mstatus_mstatusOld_1.mxr, next_csr_mstatus_mstatusOld_1.sum) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_hi_lo_lo_1 = cat(next_csr_mstatus_mstatusNew_hi_lo_lo_hi_1, next_csr_mstatus_mstatusOld_1.mprv) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_hi_lo_hi_hi_1 = cat(next_csr_mstatus_mstatusOld_1.tsr, next_csr_mstatus_mstatusOld_1.tw) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_hi_lo_hi_1 = cat(next_csr_mstatus_mstatusNew_hi_lo_hi_hi_1, next_csr_mstatus_mstatusOld_1.tvm) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_hi_lo_1 = cat(next_csr_mstatus_mstatusNew_hi_lo_hi_1, next_csr_mstatus_mstatusNew_hi_lo_lo_1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_hi_hi_lo_hi_1 = cat(next_csr_mstatus_mstatusOld_1.sxl, next_csr_mstatus_mstatusOld_1.uxl) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_hi_hi_lo_1 = cat(next_csr_mstatus_mstatusNew_hi_hi_lo_hi_1, next_csr_mstatus_mstatusOld_1.pad0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_hi_hi_hi_lo_1 = cat(next_csr_mstatus_mstatusOld_1.mbe, next_csr_mstatus_mstatusOld_1.sbe) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_hi_hi_hi_hi_1 = cat(next_csr_mstatus_mstatusOld_1.sd, next_csr_mstatus_mstatusOld_1.pad1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_hi_hi_hi_1 = cat(next_csr_mstatus_mstatusNew_hi_hi_hi_hi_1, next_csr_mstatus_mstatusNew_hi_hi_hi_lo_1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_hi_hi_1 = cat(next_csr_mstatus_mstatusNew_hi_hi_hi_1, next_csr_mstatus_mstatusNew_hi_hi_lo_1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_hi_1 = cat(next_csr_mstatus_mstatusNew_hi_hi_1, next_csr_mstatus_mstatusNew_hi_lo_1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node _next_csr_mstatus_mstatusNew_T_4 = cat(next_csr_mstatus_mstatusNew_hi_1, next_csr_mstatus_mstatusNew_lo_1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node _next_csr_mstatus_mstatusNew_T_5 = bits(_next_csr_mstatus_mstatusNew_T_4, 62, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:72]
                node next_csr_mstatus_mstatusNew_1 = cat(_next_csr_mstatus_mstatusNew_T_3, _next_csr_mstatus_mstatusNew_T_5) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:27]
                next.csr.mstatus <= next_csr_mstatus_mstatusNew_1 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
              node _T_1651 = eq(csrAddr, UInt<12>("h340")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
              when _T_1651 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
                node _T_1652 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mscratch_T_6 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mscratch_T_7 = not(_next_csr_mscratch_T_6) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
                node _next_csr_mscratch_T_8 = and(now.csr.mscratch, _next_csr_mscratch_T_7) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
                node _next_csr_mscratch_T_9 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mscratch_T_10 = and(_T_1642, _next_csr_mscratch_T_9) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
                node _next_csr_mscratch_T_11 = or(_next_csr_mscratch_T_8, _next_csr_mscratch_T_10) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
                next.csr.mscratch <= _next_csr_mscratch_T_11 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
              node _T_1653 = eq(csrAddr, UInt<12>("h305")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
              when _T_1653 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
                node _T_1654 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mtvec_T_6 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mtvec_T_7 = not(_next_csr_mtvec_T_6) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
                node _next_csr_mtvec_T_8 = and(now.csr.mtvec, _next_csr_mtvec_T_7) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
                node _next_csr_mtvec_T_9 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mtvec_T_10 = and(_T_1642, _next_csr_mtvec_T_9) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
                node _next_csr_mtvec_T_11 = or(_next_csr_mtvec_T_8, _next_csr_mtvec_T_10) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
                next.csr.mtvec <= _next_csr_mtvec_T_11 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
              node _T_1655 = eq(csrAddr, UInt<12>("h306")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
              when _T_1655 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
                node _T_1656 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mcounteren_T_6 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mcounteren_T_7 = not(_next_csr_mcounteren_T_6) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
                node _next_csr_mcounteren_T_8 = and(now.csr.mcounteren, _next_csr_mcounteren_T_7) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
                node _next_csr_mcounteren_T_9 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mcounteren_T_10 = and(_T_1642, _next_csr_mcounteren_T_9) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
                node _next_csr_mcounteren_T_11 = or(_next_csr_mcounteren_T_8, _next_csr_mcounteren_T_10) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
                next.csr.mcounteren <= _next_csr_mcounteren_T_11 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
              node _T_1657 = eq(csrAddr, UInt<12>("h344")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
              when _T_1657 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
                node _next_csr_mip_T_4 = not(UInt<11>("h77f")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
                node _next_csr_mip_T_5 = and(now.csr.mip, _next_csr_mip_T_4) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
                node _next_csr_mip_T_6 = and(_T_1642, UInt<11>("h77f")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
                node _next_csr_mip_T_7 = or(_next_csr_mip_T_5, _next_csr_mip_T_6) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
                next.csr.mip <= _next_csr_mip_T_7 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
              node _T_1658 = eq(csrAddr, UInt<12>("h304")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
              when _T_1658 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
                node _T_1659 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mie_T_6 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mie_T_7 = not(_next_csr_mie_T_6) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
                node _next_csr_mie_T_8 = and(now.csr.mie, _next_csr_mie_T_7) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
                node _next_csr_mie_T_9 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mie_T_10 = and(_T_1642, _next_csr_mie_T_9) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
                node _next_csr_mie_T_11 = or(_next_csr_mie_T_8, _next_csr_mie_T_10) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
                next.csr.mie <= _next_csr_mie_T_11 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
              node _T_1660 = eq(csrAddr, UInt<12>("h341")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
              when _T_1660 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
                node _T_1661 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mepc_T_6 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mepc_T_7 = not(_next_csr_mepc_T_6) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
                node _next_csr_mepc_T_8 = and(now.csr.mepc, _next_csr_mepc_T_7) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
                node _next_csr_mepc_T_9 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mepc_T_10 = and(_T_1642, _next_csr_mepc_T_9) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
                node _next_csr_mepc_T_11 = or(_next_csr_mepc_T_8, _next_csr_mepc_T_10) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
                next.csr.mepc <= _next_csr_mepc_T_11 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
              node _T_1662 = eq(csrAddr, UInt<12>("h342")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
              when _T_1662 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
                node _T_1663 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mcause_T_6 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mcause_T_7 = not(_next_csr_mcause_T_6) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
                node _next_csr_mcause_T_8 = and(now.csr.mcause, _next_csr_mcause_T_7) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
                node _next_csr_mcause_T_9 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mcause_T_10 = and(_T_1642, _next_csr_mcause_T_9) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
                node _next_csr_mcause_T_11 = or(_next_csr_mcause_T_8, _next_csr_mcause_T_10) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
                next.csr.mcause <= _next_csr_mcause_T_11 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
              node _T_1664 = eq(csrAddr, UInt<12>("h343")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
              when _T_1664 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
                node _T_1665 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mtval_T_24 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mtval_T_25 = not(_next_csr_mtval_T_24) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
                node _next_csr_mtval_T_26 = and(now.csr.mtval, _next_csr_mtval_T_25) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
                node _next_csr_mtval_T_27 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mtval_T_28 = and(_T_1642, _next_csr_mtval_T_27) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
                node _next_csr_mtval_T_29 = or(_next_csr_mtval_T_26, _next_csr_mtval_T_28) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
                next.csr.mtval <= _next_csr_mtval_T_29 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
            else :
              exceptionVec[2] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
              raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
      node _T_1666 = and(inst, UInt<15>("h707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1667 = eq(UInt<14>("h3073"), _T_1666) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1667 : @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 103:23]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_33 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_33 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1668 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_87 = bits(_T_1668, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_87 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1669 = bits(_T_1668, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_97 = bits(_T_1669, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_97 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1670 = bits(_T_1669, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_67 = bits(_T_1670, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_67 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1671 = bits(_T_1670, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_1671 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_53 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_328 = bits(imm_signBit_53, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_329 = mux(_imm_T_328, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_330 = cat(_imm_T_329, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_330 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        node _csrAddr_T_2 = bits(imm, 11, 0) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 56:19]
        csrAddr <= _csrAddr_T_2 @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 56:13]
        node _isIllegalWrite_T_6 = bits(csrAddr, 11, 10) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 71:30]
        node _isIllegalWrite_T_7 = eq(_isIllegalWrite_T_6, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 71:39]
        node _isIllegalWrite_T_8 = eq(UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 71:55]
        node isIllegalWrite_2 = and(_isIllegalWrite_T_7, _isIllegalWrite_T_8) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 71:51]
        node _isIllegalMode_T_2 = bits(csrAddr, 9, 8) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 72:59]
        node isIllegalMode_2 = lt(now.internal.privilegeMode, _isIllegalMode_T_2) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 72:53]
        node isIllegalAccess_2 = or(isIllegalMode_2, isIllegalWrite_2) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 74:41]
        node _has_T_135 = eq(UInt<12>("h301"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_136 = mux(_has_T_135, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_137 = eq(UInt<12>("hf11"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_138 = mux(_has_T_137, UInt<1>("h1"), _has_T_136) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_139 = eq(UInt<12>("hf12"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_140 = mux(_has_T_139, UInt<1>("h1"), _has_T_138) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_141 = eq(UInt<12>("hf13"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_142 = mux(_has_T_141, UInt<1>("h1"), _has_T_140) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_143 = eq(UInt<12>("hf14"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_144 = mux(_has_T_143, UInt<1>("h1"), _has_T_142) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_145 = eq(UInt<12>("h300"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_146 = mux(_has_T_145, UInt<1>("h1"), _has_T_144) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_147 = eq(UInt<12>("h340"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_148 = mux(_has_T_147, UInt<1>("h1"), _has_T_146) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_149 = eq(UInt<12>("h305"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_150 = mux(_has_T_149, UInt<1>("h1"), _has_T_148) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_151 = eq(UInt<12>("h306"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_152 = mux(_has_T_151, UInt<1>("h1"), _has_T_150) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_153 = eq(UInt<12>("h344"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_154 = mux(_has_T_153, UInt<1>("h1"), _has_T_152) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_155 = eq(UInt<12>("h304"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_156 = mux(_has_T_155, UInt<1>("h1"), _has_T_154) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_157 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_158 = mux(_has_T_157, UInt<1>("h1"), _has_T_156) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_159 = eq(UInt<12>("h342"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_160 = mux(_has_T_159, UInt<1>("h1"), _has_T_158) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_161 = eq(UInt<12>("h343"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node has_5 = mux(_has_T_161, UInt<1>("h1"), _has_T_160) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _T_1672 = eq(has_5, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 76:29]
        node _T_1673 = or(isIllegalAccess_2, _T_1672) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 76:26]
        when _T_1673 : @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 76:35]
          exceptionVec[2] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
        node _T_1674 = eq(isIllegalWrite_2, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 106:12]
        when _T_1674 : @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 106:27]
          node _next_reg_has_T_54 = eq(UInt<12>("h301"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_55 = mux(_next_reg_has_T_54, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_56 = eq(UInt<12>("hf11"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_57 = mux(_next_reg_has_T_56, UInt<1>("h1"), _next_reg_has_T_55) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_58 = eq(UInt<12>("hf12"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_59 = mux(_next_reg_has_T_58, UInt<1>("h1"), _next_reg_has_T_57) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_60 = eq(UInt<12>("hf13"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_61 = mux(_next_reg_has_T_60, UInt<1>("h1"), _next_reg_has_T_59) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_62 = eq(UInt<12>("hf14"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_63 = mux(_next_reg_has_T_62, UInt<1>("h1"), _next_reg_has_T_61) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_64 = eq(UInt<12>("h300"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_65 = mux(_next_reg_has_T_64, UInt<1>("h1"), _next_reg_has_T_63) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_66 = eq(UInt<12>("h340"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_67 = mux(_next_reg_has_T_66, UInt<1>("h1"), _next_reg_has_T_65) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_68 = eq(UInt<12>("h305"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_69 = mux(_next_reg_has_T_68, UInt<1>("h1"), _next_reg_has_T_67) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_70 = eq(UInt<12>("h306"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_71 = mux(_next_reg_has_T_70, UInt<1>("h1"), _next_reg_has_T_69) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_72 = eq(UInt<12>("h344"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_73 = mux(_next_reg_has_T_72, UInt<1>("h1"), _next_reg_has_T_71) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_74 = eq(UInt<12>("h304"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_75 = mux(_next_reg_has_T_74, UInt<1>("h1"), _next_reg_has_T_73) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_76 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_77 = mux(_next_reg_has_T_76, UInt<1>("h1"), _next_reg_has_T_75) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_78 = eq(UInt<12>("h342"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_79 = mux(_next_reg_has_T_78, UInt<1>("h1"), _next_reg_has_T_77) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_80 = eq(UInt<12>("h343"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node next_reg_has_2 = mux(_next_reg_has_T_80, UInt<1>("h1"), _next_reg_has_T_79) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_nowCSR_T_54 = eq(UInt<12>("h301"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_55 = mux(_next_reg_nowCSR_T_54, now.csr.misa, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_56 = eq(UInt<12>("hf11"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_57 = mux(_next_reg_nowCSR_T_56, now.csr.mvendorid, _next_reg_nowCSR_T_55) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_58 = eq(UInt<12>("hf12"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_59 = mux(_next_reg_nowCSR_T_58, now.csr.marchid, _next_reg_nowCSR_T_57) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_60 = eq(UInt<12>("hf13"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_61 = mux(_next_reg_nowCSR_T_60, now.csr.mimpid, _next_reg_nowCSR_T_59) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_62 = eq(UInt<12>("hf14"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_63 = mux(_next_reg_nowCSR_T_62, now.csr.mhartid, _next_reg_nowCSR_T_61) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_64 = eq(UInt<12>("h300"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_65 = mux(_next_reg_nowCSR_T_64, now.csr.mstatus, _next_reg_nowCSR_T_63) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_66 = eq(UInt<12>("h340"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_67 = mux(_next_reg_nowCSR_T_66, now.csr.mscratch, _next_reg_nowCSR_T_65) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_68 = eq(UInt<12>("h305"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_69 = mux(_next_reg_nowCSR_T_68, now.csr.mtvec, _next_reg_nowCSR_T_67) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_70 = eq(UInt<12>("h306"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_71 = mux(_next_reg_nowCSR_T_70, now.csr.mcounteren, _next_reg_nowCSR_T_69) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_72 = eq(UInt<12>("h344"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_73 = mux(_next_reg_nowCSR_T_72, now.csr.mip, _next_reg_nowCSR_T_71) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_74 = eq(UInt<12>("h304"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_75 = mux(_next_reg_nowCSR_T_74, now.csr.mie, _next_reg_nowCSR_T_73) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_76 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_77 = mux(_next_reg_nowCSR_T_76, now.csr.mepc, _next_reg_nowCSR_T_75) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_78 = eq(UInt<12>("h342"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_79 = mux(_next_reg_nowCSR_T_78, now.csr.mcause, _next_reg_nowCSR_T_77) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_80 = eq(UInt<12>("h343"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node next_reg_nowCSR_2 = mux(_next_reg_nowCSR_T_80, now.csr.mtval, _next_reg_nowCSR_T_79) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_rmask_T_82 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
          node _next_reg_rmask_T_83 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
          node _next_reg_rmask_T_84 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
          node _next_reg_rmask_T_85 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
          node _next_reg_rmask_T_86 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
          node _next_reg_rmask_T_87 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
          node _next_reg_rmask_T_88 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
          node _next_reg_rmask_T_89 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
          node _next_reg_rmask_T_90 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
          node _next_reg_rmask_T_91 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
          node _next_reg_rmask_T_92 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
          node _next_reg_rmask_T_93 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
          node _next_reg_rmask_T_94 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
          node _next_reg_rmask_T_95 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
          node _next_reg_rmask_T_96 = eq(UInt<12>("h301"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_97 = mux(_next_reg_rmask_T_96, _next_reg_rmask_T_82, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_98 = eq(UInt<12>("hf11"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_99 = mux(_next_reg_rmask_T_98, _next_reg_rmask_T_83, _next_reg_rmask_T_97) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_100 = eq(UInt<12>("hf12"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_101 = mux(_next_reg_rmask_T_100, _next_reg_rmask_T_84, _next_reg_rmask_T_99) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_102 = eq(UInt<12>("hf13"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_103 = mux(_next_reg_rmask_T_102, _next_reg_rmask_T_85, _next_reg_rmask_T_101) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_104 = eq(UInt<12>("hf14"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_105 = mux(_next_reg_rmask_T_104, _next_reg_rmask_T_86, _next_reg_rmask_T_103) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_106 = eq(UInt<12>("h300"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_107 = mux(_next_reg_rmask_T_106, _next_reg_rmask_T_87, _next_reg_rmask_T_105) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_108 = eq(UInt<12>("h340"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_109 = mux(_next_reg_rmask_T_108, _next_reg_rmask_T_88, _next_reg_rmask_T_107) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_110 = eq(UInt<12>("h305"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_111 = mux(_next_reg_rmask_T_110, _next_reg_rmask_T_89, _next_reg_rmask_T_109) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_112 = eq(UInt<12>("h306"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_113 = mux(_next_reg_rmask_T_112, _next_reg_rmask_T_90, _next_reg_rmask_T_111) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_114 = eq(UInt<12>("h344"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_115 = mux(_next_reg_rmask_T_114, _next_reg_rmask_T_91, _next_reg_rmask_T_113) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_116 = eq(UInt<12>("h304"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_117 = mux(_next_reg_rmask_T_116, _next_reg_rmask_T_92, _next_reg_rmask_T_115) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_118 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_119 = mux(_next_reg_rmask_T_118, _next_reg_rmask_T_93, _next_reg_rmask_T_117) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_120 = eq(UInt<12>("h342"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_121 = mux(_next_reg_rmask_T_120, _next_reg_rmask_T_94, _next_reg_rmask_T_119) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_122 = eq(UInt<12>("h343"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node next_reg_rmask_2 = mux(_next_reg_rmask_T_122, _next_reg_rmask_T_95, _next_reg_rmask_T_121) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          wire next_reg_rData_2 : UInt<64> @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 27:25]
          next_reg_rData_2 <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 27:25]
          node _next_reg_T_969 = eq(UInt<8>("h20"), now.csr.MXLEN) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 52:27]
          when _next_reg_T_969 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 52:27]
            when next_reg_has_2 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 31:17]
              node _next_reg_rData_T_24 = bits(next_reg_nowCSR_2, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:25]
              node _next_reg_rData_T_25 = and(_next_reg_rData_T_24, next_reg_rmask_2) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:40]
              next_reg_rData_2 <= _next_reg_rData_T_25 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:15]
            else :
              next_reg_rData_2 <= UInt<32>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 35:15]
            node _next_reg_T_970 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 39:20]
            when _next_reg_T_970 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 39:20]
              node _next_reg_T_971 = eq(now.csr.IALIGN, UInt<8>("h20")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 45:31]
              when _next_reg_T_971 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 45:46]
                node _next_reg_rData_T_26 = mux(UInt<1>("h1"), UInt<30>("h3fffffff"), UInt<30>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:30]
                node _next_reg_rData_T_27 = cat(_next_reg_rData_T_26, UInt<2>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:25]
                node _next_reg_rData_T_28 = bits(now.csr.mepc, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:77]
                node _next_reg_rData_T_29 = and(_next_reg_rData_T_27, _next_reg_rData_T_28) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:63]
                next_reg_rData_2 <= _next_reg_rData_T_29 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:19]
          else :
            node _next_reg_T_972 = eq(UInt<8>("h40"), now.csr.MXLEN) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 52:27]
            when _next_reg_T_972 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 52:27]
              when next_reg_has_2 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 31:17]
                node _next_reg_rData_T_30 = bits(next_reg_nowCSR_2, 63, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:25]
                node _next_reg_rData_T_31 = and(_next_reg_rData_T_30, next_reg_rmask_2) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:40]
                next_reg_rData_2 <= _next_reg_rData_T_31 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:15]
              else :
                next_reg_rData_2 <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 35:15]
              node _next_reg_T_973 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 39:20]
              when _next_reg_T_973 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 39:20]
                node _next_reg_T_974 = eq(now.csr.IALIGN, UInt<8>("h20")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 45:31]
                when _next_reg_T_974 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 45:46]
                  node _next_reg_rData_T_32 = mux(UInt<1>("h1"), UInt<62>("h3fffffffffffffff"), UInt<62>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:30]
                  node _next_reg_rData_T_33 = cat(_next_reg_rData_T_32, UInt<2>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:25]
                  node _next_reg_rData_T_34 = bits(now.csr.mepc, 63, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:77]
                  node _next_reg_rData_T_35 = and(_next_reg_rData_T_33, _next_reg_rData_T_34) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:63]
                  next_reg_rData_2 <= _next_reg_rData_T_35 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:19]
          node _next_reg_T_975 = bits(next_reg_rData_2, 63, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 19:8]
          next.reg[rd] <= _next_reg_T_975 @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 107:22]
          node _T_1675 = neq(rs1, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 108:18]
          when _T_1675 : @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 108:27]
            node _has_T_162 = eq(UInt<12>("h301"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_163 = mux(_has_T_162, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_164 = eq(UInt<12>("hf11"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_165 = mux(_has_T_164, UInt<1>("h1"), _has_T_163) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_166 = eq(UInt<12>("hf12"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_167 = mux(_has_T_166, UInt<1>("h1"), _has_T_165) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_168 = eq(UInt<12>("hf13"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_169 = mux(_has_T_168, UInt<1>("h1"), _has_T_167) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_170 = eq(UInt<12>("hf14"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_171 = mux(_has_T_170, UInt<1>("h1"), _has_T_169) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_172 = eq(UInt<12>("h300"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_173 = mux(_has_T_172, UInt<1>("h1"), _has_T_171) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_174 = eq(UInt<12>("h340"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_175 = mux(_has_T_174, UInt<1>("h1"), _has_T_173) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_176 = eq(UInt<12>("h305"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_177 = mux(_has_T_176, UInt<1>("h1"), _has_T_175) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_178 = eq(UInt<12>("h306"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_179 = mux(_has_T_178, UInt<1>("h1"), _has_T_177) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_180 = eq(UInt<12>("h344"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_181 = mux(_has_T_180, UInt<1>("h1"), _has_T_179) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_182 = eq(UInt<12>("h304"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_183 = mux(_has_T_182, UInt<1>("h1"), _has_T_181) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_184 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_185 = mux(_has_T_184, UInt<1>("h1"), _has_T_183) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_186 = eq(UInt<12>("h342"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_187 = mux(_has_T_186, UInt<1>("h1"), _has_T_185) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_188 = eq(UInt<12>("h343"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node has_6 = mux(_has_T_188, UInt<1>("h1"), _has_T_187) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _nowCSR_T_27 = eq(UInt<12>("h301"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_28 = mux(_nowCSR_T_27, now.csr.misa, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_29 = eq(UInt<12>("hf11"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_30 = mux(_nowCSR_T_29, now.csr.mvendorid, _nowCSR_T_28) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_31 = eq(UInt<12>("hf12"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_32 = mux(_nowCSR_T_31, now.csr.marchid, _nowCSR_T_30) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_33 = eq(UInt<12>("hf13"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_34 = mux(_nowCSR_T_33, now.csr.mimpid, _nowCSR_T_32) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_35 = eq(UInt<12>("hf14"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_36 = mux(_nowCSR_T_35, now.csr.mhartid, _nowCSR_T_34) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_37 = eq(UInt<12>("h300"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_38 = mux(_nowCSR_T_37, now.csr.mstatus, _nowCSR_T_36) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_39 = eq(UInt<12>("h340"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_40 = mux(_nowCSR_T_39, now.csr.mscratch, _nowCSR_T_38) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_41 = eq(UInt<12>("h305"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_42 = mux(_nowCSR_T_41, now.csr.mtvec, _nowCSR_T_40) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_43 = eq(UInt<12>("h306"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_44 = mux(_nowCSR_T_43, now.csr.mcounteren, _nowCSR_T_42) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_45 = eq(UInt<12>("h344"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_46 = mux(_nowCSR_T_45, now.csr.mip, _nowCSR_T_44) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_47 = eq(UInt<12>("h304"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_48 = mux(_nowCSR_T_47, now.csr.mie, _nowCSR_T_46) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_49 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_50 = mux(_nowCSR_T_49, now.csr.mepc, _nowCSR_T_48) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_51 = eq(UInt<12>("h342"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_52 = mux(_nowCSR_T_51, now.csr.mcause, _nowCSR_T_50) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_53 = eq(UInt<12>("h343"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node nowCSR_1 = mux(_nowCSR_T_53, now.csr.mtval, _nowCSR_T_52) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _rmask_T_41 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _rmask_T_42 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _rmask_T_43 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _rmask_T_44 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _rmask_T_45 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _rmask_T_46 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _rmask_T_47 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _rmask_T_48 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _rmask_T_49 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _rmask_T_50 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _rmask_T_51 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _rmask_T_52 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _rmask_T_53 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _rmask_T_54 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _rmask_T_55 = eq(UInt<12>("h301"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_56 = mux(_rmask_T_55, _rmask_T_41, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_57 = eq(UInt<12>("hf11"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_58 = mux(_rmask_T_57, _rmask_T_42, _rmask_T_56) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_59 = eq(UInt<12>("hf12"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_60 = mux(_rmask_T_59, _rmask_T_43, _rmask_T_58) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_61 = eq(UInt<12>("hf13"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_62 = mux(_rmask_T_61, _rmask_T_44, _rmask_T_60) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_63 = eq(UInt<12>("hf14"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_64 = mux(_rmask_T_63, _rmask_T_45, _rmask_T_62) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_65 = eq(UInt<12>("h300"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_66 = mux(_rmask_T_65, _rmask_T_46, _rmask_T_64) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_67 = eq(UInt<12>("h340"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_68 = mux(_rmask_T_67, _rmask_T_47, _rmask_T_66) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_69 = eq(UInt<12>("h305"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_70 = mux(_rmask_T_69, _rmask_T_48, _rmask_T_68) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_71 = eq(UInt<12>("h306"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_72 = mux(_rmask_T_71, _rmask_T_49, _rmask_T_70) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_73 = eq(UInt<12>("h344"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_74 = mux(_rmask_T_73, _rmask_T_50, _rmask_T_72) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_75 = eq(UInt<12>("h304"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_76 = mux(_rmask_T_75, _rmask_T_51, _rmask_T_74) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_77 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_78 = mux(_rmask_T_77, _rmask_T_52, _rmask_T_76) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_79 = eq(UInt<12>("h342"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_80 = mux(_rmask_T_79, _rmask_T_53, _rmask_T_78) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_81 = eq(UInt<12>("h343"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node rmask_1 = mux(_rmask_T_81, _rmask_T_54, _rmask_T_80) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            wire rData_1 : UInt<64> @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 27:25]
            rData_1 <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 27:25]
            node _T_1676 = eq(UInt<8>("h20"), now.csr.MXLEN) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 52:27]
            when _T_1676 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 52:27]
              when has_6 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 31:17]
                node _rData_T_12 = bits(nowCSR_1, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:25]
                node _rData_T_13 = and(_rData_T_12, rmask_1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:40]
                rData_1 <= _rData_T_13 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:15]
              else :
                rData_1 <= UInt<32>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 35:15]
              node _T_1677 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 39:20]
              when _T_1677 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 39:20]
                node _T_1678 = eq(now.csr.IALIGN, UInt<8>("h20")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 45:31]
                when _T_1678 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 45:46]
                  node _rData_T_14 = mux(UInt<1>("h1"), UInt<30>("h3fffffff"), UInt<30>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:30]
                  node _rData_T_15 = cat(_rData_T_14, UInt<2>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:25]
                  node _rData_T_16 = bits(now.csr.mepc, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:77]
                  node _rData_T_17 = and(_rData_T_15, _rData_T_16) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:63]
                  rData_1 <= _rData_T_17 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:19]
            else :
              node _T_1679 = eq(UInt<8>("h40"), now.csr.MXLEN) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 52:27]
              when _T_1679 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 52:27]
                when has_6 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 31:17]
                  node _rData_T_18 = bits(nowCSR_1, 63, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:25]
                  node _rData_T_19 = and(_rData_T_18, rmask_1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:40]
                  rData_1 <= _rData_T_19 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:15]
                else :
                  rData_1 <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 35:15]
                node _T_1680 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 39:20]
                when _T_1680 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 39:20]
                  node _T_1681 = eq(now.csr.IALIGN, UInt<8>("h20")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 45:31]
                  when _T_1681 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 45:46]
                    node _rData_T_20 = mux(UInt<1>("h1"), UInt<62>("h3fffffffffffffff"), UInt<62>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:30]
                    node _rData_T_21 = cat(_rData_T_20, UInt<2>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:25]
                    node _rData_T_22 = bits(now.csr.mepc, 63, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:77]
                    node _rData_T_23 = and(_rData_T_21, _rData_T_22) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:63]
                    rData_1 <= _rData_T_23 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:19]
            node _T_1682 = bits(rData_1, 63, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 19:8]
            node _T_1683 = not(now.reg[rs1]) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 110:63]
            node _T_1684 = and(_T_1682, _T_1683) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 110:61]
            node _has_T_189 = eq(UInt<12>("h301"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_190 = mux(_has_T_189, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_191 = eq(UInt<12>("hf11"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_192 = mux(_has_T_191, UInt<1>("h1"), _has_T_190) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_193 = eq(UInt<12>("hf12"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_194 = mux(_has_T_193, UInt<1>("h1"), _has_T_192) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_195 = eq(UInt<12>("hf13"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_196 = mux(_has_T_195, UInt<1>("h1"), _has_T_194) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_197 = eq(UInt<12>("hf14"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_198 = mux(_has_T_197, UInt<1>("h1"), _has_T_196) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_199 = eq(UInt<12>("h300"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_200 = mux(_has_T_199, UInt<1>("h1"), _has_T_198) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_201 = eq(UInt<12>("h340"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_202 = mux(_has_T_201, UInt<1>("h1"), _has_T_200) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_203 = eq(UInt<12>("h305"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_204 = mux(_has_T_203, UInt<1>("h1"), _has_T_202) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_205 = eq(UInt<12>("h306"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_206 = mux(_has_T_205, UInt<1>("h1"), _has_T_204) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_207 = eq(UInt<12>("h344"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_208 = mux(_has_T_207, UInt<1>("h1"), _has_T_206) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_209 = eq(UInt<12>("h304"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_210 = mux(_has_T_209, UInt<1>("h1"), _has_T_208) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_211 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_212 = mux(_has_T_211, UInt<1>("h1"), _has_T_210) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_213 = eq(UInt<12>("h342"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_214 = mux(_has_T_213, UInt<1>("h1"), _has_T_212) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_215 = eq(UInt<12>("h343"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node has_7 = mux(_has_T_215, UInt<1>("h1"), _has_T_214) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            when has_7 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 62:15]
              node _T_1685 = eq(csrAddr, UInt<12>("h301")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
              when _T_1685 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
                node _T_1686 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_misa_T_12 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_misa_T_13 = not(_next_csr_misa_T_12) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
                node _next_csr_misa_T_14 = and(now.csr.misa, _next_csr_misa_T_13) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
                node _next_csr_misa_T_15 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_misa_T_16 = and(_T_1684, _next_csr_misa_T_15) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
                node _next_csr_misa_T_17 = or(_next_csr_misa_T_14, _next_csr_misa_T_16) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
                next.csr.misa <= _next_csr_misa_T_17 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
              node _T_1687 = eq(csrAddr, UInt<12>("hf11")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
              when _T_1687 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
                skip
              node _T_1688 = eq(csrAddr, UInt<12>("hf12")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
              when _T_1688 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
                skip
              node _T_1689 = eq(csrAddr, UInt<12>("hf13")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
              when _T_1689 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
                skip
              node _T_1690 = eq(csrAddr, UInt<12>("hf14")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
              when _T_1690 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
                skip
              node _T_1691 = eq(csrAddr, UInt<12>("h300")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
              when _T_1691 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
                node _T_1692 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mstatus_T_14 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mstatus_T_15 = not(_next_csr_mstatus_T_14) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
                node _next_csr_mstatus_T_16 = and(now.csr.mstatus, _next_csr_mstatus_T_15) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
                node _next_csr_mstatus_T_17 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mstatus_T_18 = and(_T_1684, _next_csr_mstatus_T_17) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
                node _next_csr_mstatus_T_19 = or(_next_csr_mstatus_T_16, _next_csr_mstatus_T_18) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
                wire _next_csr_mstatus_mstatusOld_WIRE_4 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                wire _next_csr_mstatus_mstatusOld_WIRE_5 : UInt<64> @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_5 <= _next_csr_mstatus_T_19 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_52 = bits(_next_csr_mstatus_mstatusOld_WIRE_5, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_4.pad4 <= _next_csr_mstatus_mstatusOld_T_52 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_53 = bits(_next_csr_mstatus_mstatusOld_WIRE_5, 1, 1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_4.sie <= _next_csr_mstatus_mstatusOld_T_53 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_54 = bits(_next_csr_mstatus_mstatusOld_WIRE_5, 2, 2) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_4.pad3 <= _next_csr_mstatus_mstatusOld_T_54 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_55 = bits(_next_csr_mstatus_mstatusOld_WIRE_5, 3, 3) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_4.mie <= _next_csr_mstatus_mstatusOld_T_55 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_56 = bits(_next_csr_mstatus_mstatusOld_WIRE_5, 4, 4) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_4.pad2 <= _next_csr_mstatus_mstatusOld_T_56 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_57 = bits(_next_csr_mstatus_mstatusOld_WIRE_5, 5, 5) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_4.spie <= _next_csr_mstatus_mstatusOld_T_57 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_58 = bits(_next_csr_mstatus_mstatusOld_WIRE_5, 6, 6) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_4.ube <= _next_csr_mstatus_mstatusOld_T_58 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_59 = bits(_next_csr_mstatus_mstatusOld_WIRE_5, 7, 7) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_4.mpie <= _next_csr_mstatus_mstatusOld_T_59 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_60 = bits(_next_csr_mstatus_mstatusOld_WIRE_5, 8, 8) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_4.spp <= _next_csr_mstatus_mstatusOld_T_60 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_61 = bits(_next_csr_mstatus_mstatusOld_WIRE_5, 10, 9) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_4.vs <= _next_csr_mstatus_mstatusOld_T_61 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_62 = bits(_next_csr_mstatus_mstatusOld_WIRE_5, 12, 11) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_4.mpp <= _next_csr_mstatus_mstatusOld_T_62 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_63 = bits(_next_csr_mstatus_mstatusOld_WIRE_5, 14, 13) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_4.fs <= _next_csr_mstatus_mstatusOld_T_63 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_64 = bits(_next_csr_mstatus_mstatusOld_WIRE_5, 16, 15) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_4.xs <= _next_csr_mstatus_mstatusOld_T_64 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_65 = bits(_next_csr_mstatus_mstatusOld_WIRE_5, 17, 17) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_4.mprv <= _next_csr_mstatus_mstatusOld_T_65 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_66 = bits(_next_csr_mstatus_mstatusOld_WIRE_5, 18, 18) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_4.sum <= _next_csr_mstatus_mstatusOld_T_66 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_67 = bits(_next_csr_mstatus_mstatusOld_WIRE_5, 19, 19) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_4.mxr <= _next_csr_mstatus_mstatusOld_T_67 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_68 = bits(_next_csr_mstatus_mstatusOld_WIRE_5, 20, 20) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_4.tvm <= _next_csr_mstatus_mstatusOld_T_68 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_69 = bits(_next_csr_mstatus_mstatusOld_WIRE_5, 21, 21) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_4.tw <= _next_csr_mstatus_mstatusOld_T_69 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_70 = bits(_next_csr_mstatus_mstatusOld_WIRE_5, 22, 22) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_4.tsr <= _next_csr_mstatus_mstatusOld_T_70 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_71 = bits(_next_csr_mstatus_mstatusOld_WIRE_5, 31, 23) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_4.pad0 <= _next_csr_mstatus_mstatusOld_T_71 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_72 = bits(_next_csr_mstatus_mstatusOld_WIRE_5, 33, 32) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_4.uxl <= _next_csr_mstatus_mstatusOld_T_72 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_73 = bits(_next_csr_mstatus_mstatusOld_WIRE_5, 35, 34) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_4.sxl <= _next_csr_mstatus_mstatusOld_T_73 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_74 = bits(_next_csr_mstatus_mstatusOld_WIRE_5, 36, 36) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_4.sbe <= _next_csr_mstatus_mstatusOld_T_74 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_75 = bits(_next_csr_mstatus_mstatusOld_WIRE_5, 37, 37) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_4.mbe <= _next_csr_mstatus_mstatusOld_T_75 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_76 = bits(_next_csr_mstatus_mstatusOld_WIRE_5, 62, 38) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_4.pad1 <= _next_csr_mstatus_mstatusOld_T_76 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_77 = bits(_next_csr_mstatus_mstatusOld_WIRE_5, 63, 63) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_4.sd <= _next_csr_mstatus_mstatusOld_T_77 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                wire next_csr_mstatus_mstatusOld_2 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:32]
                next_csr_mstatus_mstatusOld_2 <= _next_csr_mstatus_mstatusOld_WIRE_4 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:32]
                node _next_csr_mstatus_mstatusNew_T_6 = eq(next_csr_mstatus_mstatusOld_2.fs, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:42]
                node next_csr_mstatus_mstatusNew_lo_lo_lo_hi_2 = cat(next_csr_mstatus_mstatusOld_2.pad3, next_csr_mstatus_mstatusOld_2.sie) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_lo_lo_lo_2 = cat(next_csr_mstatus_mstatusNew_lo_lo_lo_hi_2, next_csr_mstatus_mstatusOld_2.pad4) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_lo_lo_hi_hi_2 = cat(next_csr_mstatus_mstatusOld_2.spie, next_csr_mstatus_mstatusOld_2.pad2) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_lo_lo_hi_2 = cat(next_csr_mstatus_mstatusNew_lo_lo_hi_hi_2, next_csr_mstatus_mstatusOld_2.mie) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_lo_lo_2 = cat(next_csr_mstatus_mstatusNew_lo_lo_hi_2, next_csr_mstatus_mstatusNew_lo_lo_lo_2) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_lo_hi_lo_hi_2 = cat(next_csr_mstatus_mstatusOld_2.spp, next_csr_mstatus_mstatusOld_2.mpie) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_lo_hi_lo_2 = cat(next_csr_mstatus_mstatusNew_lo_hi_lo_hi_2, next_csr_mstatus_mstatusOld_2.ube) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_lo_hi_hi_lo_2 = cat(next_csr_mstatus_mstatusOld_2.mpp, next_csr_mstatus_mstatusOld_2.vs) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_lo_hi_hi_hi_2 = cat(next_csr_mstatus_mstatusOld_2.xs, next_csr_mstatus_mstatusOld_2.fs) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_lo_hi_hi_2 = cat(next_csr_mstatus_mstatusNew_lo_hi_hi_hi_2, next_csr_mstatus_mstatusNew_lo_hi_hi_lo_2) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_lo_hi_2 = cat(next_csr_mstatus_mstatusNew_lo_hi_hi_2, next_csr_mstatus_mstatusNew_lo_hi_lo_2) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_lo_2 = cat(next_csr_mstatus_mstatusNew_lo_hi_2, next_csr_mstatus_mstatusNew_lo_lo_2) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_hi_lo_lo_hi_2 = cat(next_csr_mstatus_mstatusOld_2.mxr, next_csr_mstatus_mstatusOld_2.sum) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_hi_lo_lo_2 = cat(next_csr_mstatus_mstatusNew_hi_lo_lo_hi_2, next_csr_mstatus_mstatusOld_2.mprv) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_hi_lo_hi_hi_2 = cat(next_csr_mstatus_mstatusOld_2.tsr, next_csr_mstatus_mstatusOld_2.tw) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_hi_lo_hi_2 = cat(next_csr_mstatus_mstatusNew_hi_lo_hi_hi_2, next_csr_mstatus_mstatusOld_2.tvm) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_hi_lo_2 = cat(next_csr_mstatus_mstatusNew_hi_lo_hi_2, next_csr_mstatus_mstatusNew_hi_lo_lo_2) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_hi_hi_lo_hi_2 = cat(next_csr_mstatus_mstatusOld_2.sxl, next_csr_mstatus_mstatusOld_2.uxl) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_hi_hi_lo_2 = cat(next_csr_mstatus_mstatusNew_hi_hi_lo_hi_2, next_csr_mstatus_mstatusOld_2.pad0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_hi_hi_hi_lo_2 = cat(next_csr_mstatus_mstatusOld_2.mbe, next_csr_mstatus_mstatusOld_2.sbe) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_hi_hi_hi_hi_2 = cat(next_csr_mstatus_mstatusOld_2.sd, next_csr_mstatus_mstatusOld_2.pad1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_hi_hi_hi_2 = cat(next_csr_mstatus_mstatusNew_hi_hi_hi_hi_2, next_csr_mstatus_mstatusNew_hi_hi_hi_lo_2) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_hi_hi_2 = cat(next_csr_mstatus_mstatusNew_hi_hi_hi_2, next_csr_mstatus_mstatusNew_hi_hi_lo_2) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_hi_2 = cat(next_csr_mstatus_mstatusNew_hi_hi_2, next_csr_mstatus_mstatusNew_hi_lo_2) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node _next_csr_mstatus_mstatusNew_T_7 = cat(next_csr_mstatus_mstatusNew_hi_2, next_csr_mstatus_mstatusNew_lo_2) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node _next_csr_mstatus_mstatusNew_T_8 = bits(_next_csr_mstatus_mstatusNew_T_7, 62, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:72]
                node next_csr_mstatus_mstatusNew_2 = cat(_next_csr_mstatus_mstatusNew_T_6, _next_csr_mstatus_mstatusNew_T_8) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:27]
                next.csr.mstatus <= next_csr_mstatus_mstatusNew_2 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
              node _T_1693 = eq(csrAddr, UInt<12>("h340")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
              when _T_1693 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
                node _T_1694 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mscratch_T_12 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mscratch_T_13 = not(_next_csr_mscratch_T_12) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
                node _next_csr_mscratch_T_14 = and(now.csr.mscratch, _next_csr_mscratch_T_13) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
                node _next_csr_mscratch_T_15 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mscratch_T_16 = and(_T_1684, _next_csr_mscratch_T_15) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
                node _next_csr_mscratch_T_17 = or(_next_csr_mscratch_T_14, _next_csr_mscratch_T_16) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
                next.csr.mscratch <= _next_csr_mscratch_T_17 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
              node _T_1695 = eq(csrAddr, UInt<12>("h305")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
              when _T_1695 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
                node _T_1696 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mtvec_T_12 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mtvec_T_13 = not(_next_csr_mtvec_T_12) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
                node _next_csr_mtvec_T_14 = and(now.csr.mtvec, _next_csr_mtvec_T_13) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
                node _next_csr_mtvec_T_15 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mtvec_T_16 = and(_T_1684, _next_csr_mtvec_T_15) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
                node _next_csr_mtvec_T_17 = or(_next_csr_mtvec_T_14, _next_csr_mtvec_T_16) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
                next.csr.mtvec <= _next_csr_mtvec_T_17 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
              node _T_1697 = eq(csrAddr, UInt<12>("h306")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
              when _T_1697 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
                node _T_1698 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mcounteren_T_12 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mcounteren_T_13 = not(_next_csr_mcounteren_T_12) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
                node _next_csr_mcounteren_T_14 = and(now.csr.mcounteren, _next_csr_mcounteren_T_13) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
                node _next_csr_mcounteren_T_15 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mcounteren_T_16 = and(_T_1684, _next_csr_mcounteren_T_15) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
                node _next_csr_mcounteren_T_17 = or(_next_csr_mcounteren_T_14, _next_csr_mcounteren_T_16) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
                next.csr.mcounteren <= _next_csr_mcounteren_T_17 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
              node _T_1699 = eq(csrAddr, UInt<12>("h344")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
              when _T_1699 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
                node _next_csr_mip_T_8 = not(UInt<11>("h77f")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
                node _next_csr_mip_T_9 = and(now.csr.mip, _next_csr_mip_T_8) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
                node _next_csr_mip_T_10 = and(_T_1684, UInt<11>("h77f")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
                node _next_csr_mip_T_11 = or(_next_csr_mip_T_9, _next_csr_mip_T_10) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
                next.csr.mip <= _next_csr_mip_T_11 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
              node _T_1700 = eq(csrAddr, UInt<12>("h304")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
              when _T_1700 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
                node _T_1701 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mie_T_12 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mie_T_13 = not(_next_csr_mie_T_12) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
                node _next_csr_mie_T_14 = and(now.csr.mie, _next_csr_mie_T_13) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
                node _next_csr_mie_T_15 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mie_T_16 = and(_T_1684, _next_csr_mie_T_15) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
                node _next_csr_mie_T_17 = or(_next_csr_mie_T_14, _next_csr_mie_T_16) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
                next.csr.mie <= _next_csr_mie_T_17 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
              node _T_1702 = eq(csrAddr, UInt<12>("h341")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
              when _T_1702 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
                node _T_1703 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mepc_T_12 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mepc_T_13 = not(_next_csr_mepc_T_12) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
                node _next_csr_mepc_T_14 = and(now.csr.mepc, _next_csr_mepc_T_13) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
                node _next_csr_mepc_T_15 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mepc_T_16 = and(_T_1684, _next_csr_mepc_T_15) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
                node _next_csr_mepc_T_17 = or(_next_csr_mepc_T_14, _next_csr_mepc_T_16) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
                next.csr.mepc <= _next_csr_mepc_T_17 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
              node _T_1704 = eq(csrAddr, UInt<12>("h342")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
              when _T_1704 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
                node _T_1705 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mcause_T_12 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mcause_T_13 = not(_next_csr_mcause_T_12) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
                node _next_csr_mcause_T_14 = and(now.csr.mcause, _next_csr_mcause_T_13) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
                node _next_csr_mcause_T_15 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mcause_T_16 = and(_T_1684, _next_csr_mcause_T_15) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
                node _next_csr_mcause_T_17 = or(_next_csr_mcause_T_14, _next_csr_mcause_T_16) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
                next.csr.mcause <= _next_csr_mcause_T_17 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
              node _T_1706 = eq(csrAddr, UInt<12>("h343")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
              when _T_1706 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
                node _T_1707 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mtval_T_30 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mtval_T_31 = not(_next_csr_mtval_T_30) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
                node _next_csr_mtval_T_32 = and(now.csr.mtval, _next_csr_mtval_T_31) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
                node _next_csr_mtval_T_33 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mtval_T_34 = and(_T_1684, _next_csr_mtval_T_33) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
                node _next_csr_mtval_T_35 = or(_next_csr_mtval_T_32, _next_csr_mtval_T_34) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
                next.csr.mtval <= _next_csr_mtval_T_35 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
            else :
              exceptionVec[2] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
              raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
      node _T_1708 = and(inst, UInt<15>("h707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1709 = eq(UInt<15>("h5073"), _T_1708) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1709 : @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 114:24]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_34 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_34 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1710 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_88 = bits(_T_1710, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_88 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1711 = bits(_T_1710, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_98 = bits(_T_1711, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_98 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1712 = bits(_T_1711, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_68 = bits(_T_1712, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_68 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1713 = bits(_T_1712, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_1713 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_54 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_331 = bits(imm_signBit_54, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_332 = mux(_imm_T_331, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_333 = cat(_imm_T_332, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_333 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        node _csrAddr_T_3 = bits(imm, 11, 0) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 56:19]
        csrAddr <= _csrAddr_T_3 @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 56:13]
        node _isIllegalWrite_T_9 = bits(csrAddr, 11, 10) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 71:30]
        node _isIllegalWrite_T_10 = eq(_isIllegalWrite_T_9, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 71:39]
        node _isIllegalWrite_T_11 = eq(UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 71:55]
        node isIllegalWrite_3 = and(_isIllegalWrite_T_10, _isIllegalWrite_T_11) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 71:51]
        node _isIllegalMode_T_3 = bits(csrAddr, 9, 8) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 72:59]
        node isIllegalMode_3 = lt(now.internal.privilegeMode, _isIllegalMode_T_3) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 72:53]
        node isIllegalAccess_3 = or(isIllegalMode_3, isIllegalWrite_3) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 74:41]
        node _has_T_216 = eq(UInt<12>("h301"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_217 = mux(_has_T_216, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_218 = eq(UInt<12>("hf11"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_219 = mux(_has_T_218, UInt<1>("h1"), _has_T_217) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_220 = eq(UInt<12>("hf12"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_221 = mux(_has_T_220, UInt<1>("h1"), _has_T_219) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_222 = eq(UInt<12>("hf13"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_223 = mux(_has_T_222, UInt<1>("h1"), _has_T_221) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_224 = eq(UInt<12>("hf14"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_225 = mux(_has_T_224, UInt<1>("h1"), _has_T_223) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_226 = eq(UInt<12>("h300"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_227 = mux(_has_T_226, UInt<1>("h1"), _has_T_225) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_228 = eq(UInt<12>("h340"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_229 = mux(_has_T_228, UInt<1>("h1"), _has_T_227) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_230 = eq(UInt<12>("h305"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_231 = mux(_has_T_230, UInt<1>("h1"), _has_T_229) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_232 = eq(UInt<12>("h306"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_233 = mux(_has_T_232, UInt<1>("h1"), _has_T_231) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_234 = eq(UInt<12>("h344"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_235 = mux(_has_T_234, UInt<1>("h1"), _has_T_233) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_236 = eq(UInt<12>("h304"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_237 = mux(_has_T_236, UInt<1>("h1"), _has_T_235) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_238 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_239 = mux(_has_T_238, UInt<1>("h1"), _has_T_237) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_240 = eq(UInt<12>("h342"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_241 = mux(_has_T_240, UInt<1>("h1"), _has_T_239) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_242 = eq(UInt<12>("h343"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node has_8 = mux(_has_T_242, UInt<1>("h1"), _has_T_241) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _T_1714 = eq(has_8, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 76:29]
        node _T_1715 = or(isIllegalAccess_3, _T_1714) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 76:26]
        when _T_1715 : @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 76:35]
          exceptionVec[2] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
        node _T_1716 = eq(isIllegalWrite_3, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 117:12]
        when _T_1716 : @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 117:27]
          node _T_1717 = neq(rd, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 118:17]
          when _T_1717 : @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 118:26]
            node _next_reg_has_T_81 = eq(UInt<12>("h301"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _next_reg_has_T_82 = mux(_next_reg_has_T_81, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _next_reg_has_T_83 = eq(UInt<12>("hf11"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _next_reg_has_T_84 = mux(_next_reg_has_T_83, UInt<1>("h1"), _next_reg_has_T_82) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _next_reg_has_T_85 = eq(UInt<12>("hf12"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _next_reg_has_T_86 = mux(_next_reg_has_T_85, UInt<1>("h1"), _next_reg_has_T_84) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _next_reg_has_T_87 = eq(UInt<12>("hf13"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _next_reg_has_T_88 = mux(_next_reg_has_T_87, UInt<1>("h1"), _next_reg_has_T_86) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _next_reg_has_T_89 = eq(UInt<12>("hf14"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _next_reg_has_T_90 = mux(_next_reg_has_T_89, UInt<1>("h1"), _next_reg_has_T_88) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _next_reg_has_T_91 = eq(UInt<12>("h300"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _next_reg_has_T_92 = mux(_next_reg_has_T_91, UInt<1>("h1"), _next_reg_has_T_90) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _next_reg_has_T_93 = eq(UInt<12>("h340"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _next_reg_has_T_94 = mux(_next_reg_has_T_93, UInt<1>("h1"), _next_reg_has_T_92) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _next_reg_has_T_95 = eq(UInt<12>("h305"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _next_reg_has_T_96 = mux(_next_reg_has_T_95, UInt<1>("h1"), _next_reg_has_T_94) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _next_reg_has_T_97 = eq(UInt<12>("h306"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _next_reg_has_T_98 = mux(_next_reg_has_T_97, UInt<1>("h1"), _next_reg_has_T_96) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _next_reg_has_T_99 = eq(UInt<12>("h344"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _next_reg_has_T_100 = mux(_next_reg_has_T_99, UInt<1>("h1"), _next_reg_has_T_98) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _next_reg_has_T_101 = eq(UInt<12>("h304"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _next_reg_has_T_102 = mux(_next_reg_has_T_101, UInt<1>("h1"), _next_reg_has_T_100) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _next_reg_has_T_103 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _next_reg_has_T_104 = mux(_next_reg_has_T_103, UInt<1>("h1"), _next_reg_has_T_102) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _next_reg_has_T_105 = eq(UInt<12>("h342"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _next_reg_has_T_106 = mux(_next_reg_has_T_105, UInt<1>("h1"), _next_reg_has_T_104) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _next_reg_has_T_107 = eq(UInt<12>("h343"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node next_reg_has_3 = mux(_next_reg_has_T_107, UInt<1>("h1"), _next_reg_has_T_106) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _next_reg_nowCSR_T_81 = eq(UInt<12>("h301"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _next_reg_nowCSR_T_82 = mux(_next_reg_nowCSR_T_81, now.csr.misa, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _next_reg_nowCSR_T_83 = eq(UInt<12>("hf11"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _next_reg_nowCSR_T_84 = mux(_next_reg_nowCSR_T_83, now.csr.mvendorid, _next_reg_nowCSR_T_82) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _next_reg_nowCSR_T_85 = eq(UInt<12>("hf12"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _next_reg_nowCSR_T_86 = mux(_next_reg_nowCSR_T_85, now.csr.marchid, _next_reg_nowCSR_T_84) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _next_reg_nowCSR_T_87 = eq(UInt<12>("hf13"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _next_reg_nowCSR_T_88 = mux(_next_reg_nowCSR_T_87, now.csr.mimpid, _next_reg_nowCSR_T_86) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _next_reg_nowCSR_T_89 = eq(UInt<12>("hf14"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _next_reg_nowCSR_T_90 = mux(_next_reg_nowCSR_T_89, now.csr.mhartid, _next_reg_nowCSR_T_88) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _next_reg_nowCSR_T_91 = eq(UInt<12>("h300"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _next_reg_nowCSR_T_92 = mux(_next_reg_nowCSR_T_91, now.csr.mstatus, _next_reg_nowCSR_T_90) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _next_reg_nowCSR_T_93 = eq(UInt<12>("h340"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _next_reg_nowCSR_T_94 = mux(_next_reg_nowCSR_T_93, now.csr.mscratch, _next_reg_nowCSR_T_92) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _next_reg_nowCSR_T_95 = eq(UInt<12>("h305"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _next_reg_nowCSR_T_96 = mux(_next_reg_nowCSR_T_95, now.csr.mtvec, _next_reg_nowCSR_T_94) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _next_reg_nowCSR_T_97 = eq(UInt<12>("h306"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _next_reg_nowCSR_T_98 = mux(_next_reg_nowCSR_T_97, now.csr.mcounteren, _next_reg_nowCSR_T_96) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _next_reg_nowCSR_T_99 = eq(UInt<12>("h344"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _next_reg_nowCSR_T_100 = mux(_next_reg_nowCSR_T_99, now.csr.mip, _next_reg_nowCSR_T_98) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _next_reg_nowCSR_T_101 = eq(UInt<12>("h304"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _next_reg_nowCSR_T_102 = mux(_next_reg_nowCSR_T_101, now.csr.mie, _next_reg_nowCSR_T_100) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _next_reg_nowCSR_T_103 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _next_reg_nowCSR_T_104 = mux(_next_reg_nowCSR_T_103, now.csr.mepc, _next_reg_nowCSR_T_102) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _next_reg_nowCSR_T_105 = eq(UInt<12>("h342"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _next_reg_nowCSR_T_106 = mux(_next_reg_nowCSR_T_105, now.csr.mcause, _next_reg_nowCSR_T_104) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _next_reg_nowCSR_T_107 = eq(UInt<12>("h343"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node next_reg_nowCSR_3 = mux(_next_reg_nowCSR_T_107, now.csr.mtval, _next_reg_nowCSR_T_106) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _next_reg_rmask_T_123 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _next_reg_rmask_T_124 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _next_reg_rmask_T_125 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _next_reg_rmask_T_126 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _next_reg_rmask_T_127 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _next_reg_rmask_T_128 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _next_reg_rmask_T_129 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _next_reg_rmask_T_130 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _next_reg_rmask_T_131 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _next_reg_rmask_T_132 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _next_reg_rmask_T_133 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _next_reg_rmask_T_134 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _next_reg_rmask_T_135 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _next_reg_rmask_T_136 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _next_reg_rmask_T_137 = eq(UInt<12>("h301"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _next_reg_rmask_T_138 = mux(_next_reg_rmask_T_137, _next_reg_rmask_T_123, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _next_reg_rmask_T_139 = eq(UInt<12>("hf11"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _next_reg_rmask_T_140 = mux(_next_reg_rmask_T_139, _next_reg_rmask_T_124, _next_reg_rmask_T_138) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _next_reg_rmask_T_141 = eq(UInt<12>("hf12"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _next_reg_rmask_T_142 = mux(_next_reg_rmask_T_141, _next_reg_rmask_T_125, _next_reg_rmask_T_140) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _next_reg_rmask_T_143 = eq(UInt<12>("hf13"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _next_reg_rmask_T_144 = mux(_next_reg_rmask_T_143, _next_reg_rmask_T_126, _next_reg_rmask_T_142) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _next_reg_rmask_T_145 = eq(UInt<12>("hf14"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _next_reg_rmask_T_146 = mux(_next_reg_rmask_T_145, _next_reg_rmask_T_127, _next_reg_rmask_T_144) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _next_reg_rmask_T_147 = eq(UInt<12>("h300"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _next_reg_rmask_T_148 = mux(_next_reg_rmask_T_147, _next_reg_rmask_T_128, _next_reg_rmask_T_146) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _next_reg_rmask_T_149 = eq(UInt<12>("h340"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _next_reg_rmask_T_150 = mux(_next_reg_rmask_T_149, _next_reg_rmask_T_129, _next_reg_rmask_T_148) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _next_reg_rmask_T_151 = eq(UInt<12>("h305"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _next_reg_rmask_T_152 = mux(_next_reg_rmask_T_151, _next_reg_rmask_T_130, _next_reg_rmask_T_150) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _next_reg_rmask_T_153 = eq(UInt<12>("h306"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _next_reg_rmask_T_154 = mux(_next_reg_rmask_T_153, _next_reg_rmask_T_131, _next_reg_rmask_T_152) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _next_reg_rmask_T_155 = eq(UInt<12>("h344"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _next_reg_rmask_T_156 = mux(_next_reg_rmask_T_155, _next_reg_rmask_T_132, _next_reg_rmask_T_154) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _next_reg_rmask_T_157 = eq(UInt<12>("h304"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _next_reg_rmask_T_158 = mux(_next_reg_rmask_T_157, _next_reg_rmask_T_133, _next_reg_rmask_T_156) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _next_reg_rmask_T_159 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _next_reg_rmask_T_160 = mux(_next_reg_rmask_T_159, _next_reg_rmask_T_134, _next_reg_rmask_T_158) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _next_reg_rmask_T_161 = eq(UInt<12>("h342"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _next_reg_rmask_T_162 = mux(_next_reg_rmask_T_161, _next_reg_rmask_T_135, _next_reg_rmask_T_160) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _next_reg_rmask_T_163 = eq(UInt<12>("h343"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node next_reg_rmask_3 = mux(_next_reg_rmask_T_163, _next_reg_rmask_T_136, _next_reg_rmask_T_162) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            wire next_reg_rData_3 : UInt<64> @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 27:25]
            next_reg_rData_3 <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 27:25]
            node _next_reg_T_976 = eq(UInt<8>("h20"), now.csr.MXLEN) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 52:27]
            when _next_reg_T_976 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 52:27]
              when next_reg_has_3 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 31:17]
                node _next_reg_rData_T_36 = bits(next_reg_nowCSR_3, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:25]
                node _next_reg_rData_T_37 = and(_next_reg_rData_T_36, next_reg_rmask_3) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:40]
                next_reg_rData_3 <= _next_reg_rData_T_37 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:15]
              else :
                next_reg_rData_3 <= UInt<32>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 35:15]
              node _next_reg_T_977 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 39:20]
              when _next_reg_T_977 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 39:20]
                node _next_reg_T_978 = eq(now.csr.IALIGN, UInt<8>("h20")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 45:31]
                when _next_reg_T_978 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 45:46]
                  node _next_reg_rData_T_38 = mux(UInt<1>("h1"), UInt<30>("h3fffffff"), UInt<30>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:30]
                  node _next_reg_rData_T_39 = cat(_next_reg_rData_T_38, UInt<2>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:25]
                  node _next_reg_rData_T_40 = bits(now.csr.mepc, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:77]
                  node _next_reg_rData_T_41 = and(_next_reg_rData_T_39, _next_reg_rData_T_40) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:63]
                  next_reg_rData_3 <= _next_reg_rData_T_41 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:19]
            else :
              node _next_reg_T_979 = eq(UInt<8>("h40"), now.csr.MXLEN) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 52:27]
              when _next_reg_T_979 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 52:27]
                when next_reg_has_3 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 31:17]
                  node _next_reg_rData_T_42 = bits(next_reg_nowCSR_3, 63, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:25]
                  node _next_reg_rData_T_43 = and(_next_reg_rData_T_42, next_reg_rmask_3) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:40]
                  next_reg_rData_3 <= _next_reg_rData_T_43 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:15]
                else :
                  next_reg_rData_3 <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 35:15]
                node _next_reg_T_980 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 39:20]
                when _next_reg_T_980 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 39:20]
                  node _next_reg_T_981 = eq(now.csr.IALIGN, UInt<8>("h20")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 45:31]
                  when _next_reg_T_981 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 45:46]
                    node _next_reg_rData_T_44 = mux(UInt<1>("h1"), UInt<62>("h3fffffffffffffff"), UInt<62>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:30]
                    node _next_reg_rData_T_45 = cat(_next_reg_rData_T_44, UInt<2>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:25]
                    node _next_reg_rData_T_46 = bits(now.csr.mepc, 63, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:77]
                    node _next_reg_rData_T_47 = and(_next_reg_rData_T_45, _next_reg_rData_T_46) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:63]
                    next_reg_rData_3 <= _next_reg_rData_T_47 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:19]
            node _next_reg_T_982 = bits(next_reg_rData_3, 63, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 19:8]
            next.reg[rd] <= _next_reg_T_982 @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 119:24]
          node _T_1718 = cat(UInt<59>("h0"), rs1) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 21:10]
          node _has_T_243 = eq(UInt<12>("h301"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
          node _has_T_244 = mux(_has_T_243, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
          node _has_T_245 = eq(UInt<12>("hf11"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
          node _has_T_246 = mux(_has_T_245, UInt<1>("h1"), _has_T_244) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
          node _has_T_247 = eq(UInt<12>("hf12"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
          node _has_T_248 = mux(_has_T_247, UInt<1>("h1"), _has_T_246) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
          node _has_T_249 = eq(UInt<12>("hf13"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
          node _has_T_250 = mux(_has_T_249, UInt<1>("h1"), _has_T_248) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
          node _has_T_251 = eq(UInt<12>("hf14"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
          node _has_T_252 = mux(_has_T_251, UInt<1>("h1"), _has_T_250) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
          node _has_T_253 = eq(UInt<12>("h300"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
          node _has_T_254 = mux(_has_T_253, UInt<1>("h1"), _has_T_252) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
          node _has_T_255 = eq(UInt<12>("h340"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
          node _has_T_256 = mux(_has_T_255, UInt<1>("h1"), _has_T_254) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
          node _has_T_257 = eq(UInt<12>("h305"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
          node _has_T_258 = mux(_has_T_257, UInt<1>("h1"), _has_T_256) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
          node _has_T_259 = eq(UInt<12>("h306"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
          node _has_T_260 = mux(_has_T_259, UInt<1>("h1"), _has_T_258) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
          node _has_T_261 = eq(UInt<12>("h344"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
          node _has_T_262 = mux(_has_T_261, UInt<1>("h1"), _has_T_260) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
          node _has_T_263 = eq(UInt<12>("h304"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
          node _has_T_264 = mux(_has_T_263, UInt<1>("h1"), _has_T_262) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
          node _has_T_265 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
          node _has_T_266 = mux(_has_T_265, UInt<1>("h1"), _has_T_264) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
          node _has_T_267 = eq(UInt<12>("h342"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
          node _has_T_268 = mux(_has_T_267, UInt<1>("h1"), _has_T_266) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
          node _has_T_269 = eq(UInt<12>("h343"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
          node has_9 = mux(_has_T_269, UInt<1>("h1"), _has_T_268) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
          when has_9 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 62:15]
            node _T_1719 = eq(csrAddr, UInt<12>("h301")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
            when _T_1719 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
              node _T_1720 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
              node _next_csr_misa_T_18 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
              node _next_csr_misa_T_19 = not(_next_csr_misa_T_18) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
              node _next_csr_misa_T_20 = and(now.csr.misa, _next_csr_misa_T_19) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
              node _next_csr_misa_T_21 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
              node _next_csr_misa_T_22 = and(_T_1718, _next_csr_misa_T_21) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
              node _next_csr_misa_T_23 = or(_next_csr_misa_T_20, _next_csr_misa_T_22) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
              next.csr.misa <= _next_csr_misa_T_23 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
            node _T_1721 = eq(csrAddr, UInt<12>("hf11")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
            when _T_1721 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
              skip
            node _T_1722 = eq(csrAddr, UInt<12>("hf12")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
            when _T_1722 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
              skip
            node _T_1723 = eq(csrAddr, UInt<12>("hf13")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
            when _T_1723 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
              skip
            node _T_1724 = eq(csrAddr, UInt<12>("hf14")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
            when _T_1724 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
              skip
            node _T_1725 = eq(csrAddr, UInt<12>("h300")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
            when _T_1725 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
              node _T_1726 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
              node _next_csr_mstatus_T_20 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
              node _next_csr_mstatus_T_21 = not(_next_csr_mstatus_T_20) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
              node _next_csr_mstatus_T_22 = and(now.csr.mstatus, _next_csr_mstatus_T_21) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
              node _next_csr_mstatus_T_23 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
              node _next_csr_mstatus_T_24 = and(_T_1718, _next_csr_mstatus_T_23) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
              node _next_csr_mstatus_T_25 = or(_next_csr_mstatus_T_22, _next_csr_mstatus_T_24) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
              wire _next_csr_mstatus_mstatusOld_WIRE_6 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              wire _next_csr_mstatus_mstatusOld_WIRE_7 : UInt<64> @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              _next_csr_mstatus_mstatusOld_WIRE_7 <= _next_csr_mstatus_T_25 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              node _next_csr_mstatus_mstatusOld_T_78 = bits(_next_csr_mstatus_mstatusOld_WIRE_7, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              _next_csr_mstatus_mstatusOld_WIRE_6.pad4 <= _next_csr_mstatus_mstatusOld_T_78 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              node _next_csr_mstatus_mstatusOld_T_79 = bits(_next_csr_mstatus_mstatusOld_WIRE_7, 1, 1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              _next_csr_mstatus_mstatusOld_WIRE_6.sie <= _next_csr_mstatus_mstatusOld_T_79 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              node _next_csr_mstatus_mstatusOld_T_80 = bits(_next_csr_mstatus_mstatusOld_WIRE_7, 2, 2) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              _next_csr_mstatus_mstatusOld_WIRE_6.pad3 <= _next_csr_mstatus_mstatusOld_T_80 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              node _next_csr_mstatus_mstatusOld_T_81 = bits(_next_csr_mstatus_mstatusOld_WIRE_7, 3, 3) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              _next_csr_mstatus_mstatusOld_WIRE_6.mie <= _next_csr_mstatus_mstatusOld_T_81 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              node _next_csr_mstatus_mstatusOld_T_82 = bits(_next_csr_mstatus_mstatusOld_WIRE_7, 4, 4) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              _next_csr_mstatus_mstatusOld_WIRE_6.pad2 <= _next_csr_mstatus_mstatusOld_T_82 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              node _next_csr_mstatus_mstatusOld_T_83 = bits(_next_csr_mstatus_mstatusOld_WIRE_7, 5, 5) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              _next_csr_mstatus_mstatusOld_WIRE_6.spie <= _next_csr_mstatus_mstatusOld_T_83 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              node _next_csr_mstatus_mstatusOld_T_84 = bits(_next_csr_mstatus_mstatusOld_WIRE_7, 6, 6) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              _next_csr_mstatus_mstatusOld_WIRE_6.ube <= _next_csr_mstatus_mstatusOld_T_84 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              node _next_csr_mstatus_mstatusOld_T_85 = bits(_next_csr_mstatus_mstatusOld_WIRE_7, 7, 7) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              _next_csr_mstatus_mstatusOld_WIRE_6.mpie <= _next_csr_mstatus_mstatusOld_T_85 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              node _next_csr_mstatus_mstatusOld_T_86 = bits(_next_csr_mstatus_mstatusOld_WIRE_7, 8, 8) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              _next_csr_mstatus_mstatusOld_WIRE_6.spp <= _next_csr_mstatus_mstatusOld_T_86 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              node _next_csr_mstatus_mstatusOld_T_87 = bits(_next_csr_mstatus_mstatusOld_WIRE_7, 10, 9) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              _next_csr_mstatus_mstatusOld_WIRE_6.vs <= _next_csr_mstatus_mstatusOld_T_87 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              node _next_csr_mstatus_mstatusOld_T_88 = bits(_next_csr_mstatus_mstatusOld_WIRE_7, 12, 11) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              _next_csr_mstatus_mstatusOld_WIRE_6.mpp <= _next_csr_mstatus_mstatusOld_T_88 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              node _next_csr_mstatus_mstatusOld_T_89 = bits(_next_csr_mstatus_mstatusOld_WIRE_7, 14, 13) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              _next_csr_mstatus_mstatusOld_WIRE_6.fs <= _next_csr_mstatus_mstatusOld_T_89 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              node _next_csr_mstatus_mstatusOld_T_90 = bits(_next_csr_mstatus_mstatusOld_WIRE_7, 16, 15) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              _next_csr_mstatus_mstatusOld_WIRE_6.xs <= _next_csr_mstatus_mstatusOld_T_90 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              node _next_csr_mstatus_mstatusOld_T_91 = bits(_next_csr_mstatus_mstatusOld_WIRE_7, 17, 17) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              _next_csr_mstatus_mstatusOld_WIRE_6.mprv <= _next_csr_mstatus_mstatusOld_T_91 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              node _next_csr_mstatus_mstatusOld_T_92 = bits(_next_csr_mstatus_mstatusOld_WIRE_7, 18, 18) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              _next_csr_mstatus_mstatusOld_WIRE_6.sum <= _next_csr_mstatus_mstatusOld_T_92 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              node _next_csr_mstatus_mstatusOld_T_93 = bits(_next_csr_mstatus_mstatusOld_WIRE_7, 19, 19) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              _next_csr_mstatus_mstatusOld_WIRE_6.mxr <= _next_csr_mstatus_mstatusOld_T_93 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              node _next_csr_mstatus_mstatusOld_T_94 = bits(_next_csr_mstatus_mstatusOld_WIRE_7, 20, 20) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              _next_csr_mstatus_mstatusOld_WIRE_6.tvm <= _next_csr_mstatus_mstatusOld_T_94 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              node _next_csr_mstatus_mstatusOld_T_95 = bits(_next_csr_mstatus_mstatusOld_WIRE_7, 21, 21) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              _next_csr_mstatus_mstatusOld_WIRE_6.tw <= _next_csr_mstatus_mstatusOld_T_95 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              node _next_csr_mstatus_mstatusOld_T_96 = bits(_next_csr_mstatus_mstatusOld_WIRE_7, 22, 22) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              _next_csr_mstatus_mstatusOld_WIRE_6.tsr <= _next_csr_mstatus_mstatusOld_T_96 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              node _next_csr_mstatus_mstatusOld_T_97 = bits(_next_csr_mstatus_mstatusOld_WIRE_7, 31, 23) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              _next_csr_mstatus_mstatusOld_WIRE_6.pad0 <= _next_csr_mstatus_mstatusOld_T_97 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              node _next_csr_mstatus_mstatusOld_T_98 = bits(_next_csr_mstatus_mstatusOld_WIRE_7, 33, 32) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              _next_csr_mstatus_mstatusOld_WIRE_6.uxl <= _next_csr_mstatus_mstatusOld_T_98 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              node _next_csr_mstatus_mstatusOld_T_99 = bits(_next_csr_mstatus_mstatusOld_WIRE_7, 35, 34) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              _next_csr_mstatus_mstatusOld_WIRE_6.sxl <= _next_csr_mstatus_mstatusOld_T_99 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              node _next_csr_mstatus_mstatusOld_T_100 = bits(_next_csr_mstatus_mstatusOld_WIRE_7, 36, 36) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              _next_csr_mstatus_mstatusOld_WIRE_6.sbe <= _next_csr_mstatus_mstatusOld_T_100 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              node _next_csr_mstatus_mstatusOld_T_101 = bits(_next_csr_mstatus_mstatusOld_WIRE_7, 37, 37) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              _next_csr_mstatus_mstatusOld_WIRE_6.mbe <= _next_csr_mstatus_mstatusOld_T_101 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              node _next_csr_mstatus_mstatusOld_T_102 = bits(_next_csr_mstatus_mstatusOld_WIRE_7, 62, 38) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              _next_csr_mstatus_mstatusOld_WIRE_6.pad1 <= _next_csr_mstatus_mstatusOld_T_102 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              node _next_csr_mstatus_mstatusOld_T_103 = bits(_next_csr_mstatus_mstatusOld_WIRE_7, 63, 63) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              _next_csr_mstatus_mstatusOld_WIRE_6.sd <= _next_csr_mstatus_mstatusOld_T_103 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
              wire next_csr_mstatus_mstatusOld_3 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:32]
              next_csr_mstatus_mstatusOld_3 <= _next_csr_mstatus_mstatusOld_WIRE_6 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:32]
              node _next_csr_mstatus_mstatusNew_T_9 = eq(next_csr_mstatus_mstatusOld_3.fs, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:42]
              node next_csr_mstatus_mstatusNew_lo_lo_lo_hi_3 = cat(next_csr_mstatus_mstatusOld_3.pad3, next_csr_mstatus_mstatusOld_3.sie) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
              node next_csr_mstatus_mstatusNew_lo_lo_lo_3 = cat(next_csr_mstatus_mstatusNew_lo_lo_lo_hi_3, next_csr_mstatus_mstatusOld_3.pad4) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
              node next_csr_mstatus_mstatusNew_lo_lo_hi_hi_3 = cat(next_csr_mstatus_mstatusOld_3.spie, next_csr_mstatus_mstatusOld_3.pad2) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
              node next_csr_mstatus_mstatusNew_lo_lo_hi_3 = cat(next_csr_mstatus_mstatusNew_lo_lo_hi_hi_3, next_csr_mstatus_mstatusOld_3.mie) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
              node next_csr_mstatus_mstatusNew_lo_lo_3 = cat(next_csr_mstatus_mstatusNew_lo_lo_hi_3, next_csr_mstatus_mstatusNew_lo_lo_lo_3) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
              node next_csr_mstatus_mstatusNew_lo_hi_lo_hi_3 = cat(next_csr_mstatus_mstatusOld_3.spp, next_csr_mstatus_mstatusOld_3.mpie) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
              node next_csr_mstatus_mstatusNew_lo_hi_lo_3 = cat(next_csr_mstatus_mstatusNew_lo_hi_lo_hi_3, next_csr_mstatus_mstatusOld_3.ube) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
              node next_csr_mstatus_mstatusNew_lo_hi_hi_lo_3 = cat(next_csr_mstatus_mstatusOld_3.mpp, next_csr_mstatus_mstatusOld_3.vs) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
              node next_csr_mstatus_mstatusNew_lo_hi_hi_hi_3 = cat(next_csr_mstatus_mstatusOld_3.xs, next_csr_mstatus_mstatusOld_3.fs) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
              node next_csr_mstatus_mstatusNew_lo_hi_hi_3 = cat(next_csr_mstatus_mstatusNew_lo_hi_hi_hi_3, next_csr_mstatus_mstatusNew_lo_hi_hi_lo_3) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
              node next_csr_mstatus_mstatusNew_lo_hi_3 = cat(next_csr_mstatus_mstatusNew_lo_hi_hi_3, next_csr_mstatus_mstatusNew_lo_hi_lo_3) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
              node next_csr_mstatus_mstatusNew_lo_3 = cat(next_csr_mstatus_mstatusNew_lo_hi_3, next_csr_mstatus_mstatusNew_lo_lo_3) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
              node next_csr_mstatus_mstatusNew_hi_lo_lo_hi_3 = cat(next_csr_mstatus_mstatusOld_3.mxr, next_csr_mstatus_mstatusOld_3.sum) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
              node next_csr_mstatus_mstatusNew_hi_lo_lo_3 = cat(next_csr_mstatus_mstatusNew_hi_lo_lo_hi_3, next_csr_mstatus_mstatusOld_3.mprv) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
              node next_csr_mstatus_mstatusNew_hi_lo_hi_hi_3 = cat(next_csr_mstatus_mstatusOld_3.tsr, next_csr_mstatus_mstatusOld_3.tw) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
              node next_csr_mstatus_mstatusNew_hi_lo_hi_3 = cat(next_csr_mstatus_mstatusNew_hi_lo_hi_hi_3, next_csr_mstatus_mstatusOld_3.tvm) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
              node next_csr_mstatus_mstatusNew_hi_lo_3 = cat(next_csr_mstatus_mstatusNew_hi_lo_hi_3, next_csr_mstatus_mstatusNew_hi_lo_lo_3) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
              node next_csr_mstatus_mstatusNew_hi_hi_lo_hi_3 = cat(next_csr_mstatus_mstatusOld_3.sxl, next_csr_mstatus_mstatusOld_3.uxl) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
              node next_csr_mstatus_mstatusNew_hi_hi_lo_3 = cat(next_csr_mstatus_mstatusNew_hi_hi_lo_hi_3, next_csr_mstatus_mstatusOld_3.pad0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
              node next_csr_mstatus_mstatusNew_hi_hi_hi_lo_3 = cat(next_csr_mstatus_mstatusOld_3.mbe, next_csr_mstatus_mstatusOld_3.sbe) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
              node next_csr_mstatus_mstatusNew_hi_hi_hi_hi_3 = cat(next_csr_mstatus_mstatusOld_3.sd, next_csr_mstatus_mstatusOld_3.pad1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
              node next_csr_mstatus_mstatusNew_hi_hi_hi_3 = cat(next_csr_mstatus_mstatusNew_hi_hi_hi_hi_3, next_csr_mstatus_mstatusNew_hi_hi_hi_lo_3) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
              node next_csr_mstatus_mstatusNew_hi_hi_3 = cat(next_csr_mstatus_mstatusNew_hi_hi_hi_3, next_csr_mstatus_mstatusNew_hi_hi_lo_3) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
              node next_csr_mstatus_mstatusNew_hi_3 = cat(next_csr_mstatus_mstatusNew_hi_hi_3, next_csr_mstatus_mstatusNew_hi_lo_3) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
              node _next_csr_mstatus_mstatusNew_T_10 = cat(next_csr_mstatus_mstatusNew_hi_3, next_csr_mstatus_mstatusNew_lo_3) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
              node _next_csr_mstatus_mstatusNew_T_11 = bits(_next_csr_mstatus_mstatusNew_T_10, 62, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:72]
              node next_csr_mstatus_mstatusNew_3 = cat(_next_csr_mstatus_mstatusNew_T_9, _next_csr_mstatus_mstatusNew_T_11) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:27]
              next.csr.mstatus <= next_csr_mstatus_mstatusNew_3 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
            node _T_1727 = eq(csrAddr, UInt<12>("h340")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
            when _T_1727 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
              node _T_1728 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
              node _next_csr_mscratch_T_18 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
              node _next_csr_mscratch_T_19 = not(_next_csr_mscratch_T_18) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
              node _next_csr_mscratch_T_20 = and(now.csr.mscratch, _next_csr_mscratch_T_19) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
              node _next_csr_mscratch_T_21 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
              node _next_csr_mscratch_T_22 = and(_T_1718, _next_csr_mscratch_T_21) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
              node _next_csr_mscratch_T_23 = or(_next_csr_mscratch_T_20, _next_csr_mscratch_T_22) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
              next.csr.mscratch <= _next_csr_mscratch_T_23 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
            node _T_1729 = eq(csrAddr, UInt<12>("h305")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
            when _T_1729 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
              node _T_1730 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
              node _next_csr_mtvec_T_18 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
              node _next_csr_mtvec_T_19 = not(_next_csr_mtvec_T_18) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
              node _next_csr_mtvec_T_20 = and(now.csr.mtvec, _next_csr_mtvec_T_19) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
              node _next_csr_mtvec_T_21 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
              node _next_csr_mtvec_T_22 = and(_T_1718, _next_csr_mtvec_T_21) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
              node _next_csr_mtvec_T_23 = or(_next_csr_mtvec_T_20, _next_csr_mtvec_T_22) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
              next.csr.mtvec <= _next_csr_mtvec_T_23 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
            node _T_1731 = eq(csrAddr, UInt<12>("h306")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
            when _T_1731 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
              node _T_1732 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
              node _next_csr_mcounteren_T_18 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
              node _next_csr_mcounteren_T_19 = not(_next_csr_mcounteren_T_18) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
              node _next_csr_mcounteren_T_20 = and(now.csr.mcounteren, _next_csr_mcounteren_T_19) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
              node _next_csr_mcounteren_T_21 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
              node _next_csr_mcounteren_T_22 = and(_T_1718, _next_csr_mcounteren_T_21) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
              node _next_csr_mcounteren_T_23 = or(_next_csr_mcounteren_T_20, _next_csr_mcounteren_T_22) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
              next.csr.mcounteren <= _next_csr_mcounteren_T_23 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
            node _T_1733 = eq(csrAddr, UInt<12>("h344")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
            when _T_1733 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
              node _next_csr_mip_T_12 = not(UInt<11>("h77f")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
              node _next_csr_mip_T_13 = and(now.csr.mip, _next_csr_mip_T_12) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
              node _next_csr_mip_T_14 = and(_T_1718, UInt<11>("h77f")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
              node _next_csr_mip_T_15 = or(_next_csr_mip_T_13, _next_csr_mip_T_14) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
              next.csr.mip <= _next_csr_mip_T_15 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
            node _T_1734 = eq(csrAddr, UInt<12>("h304")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
            when _T_1734 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
              node _T_1735 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
              node _next_csr_mie_T_18 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
              node _next_csr_mie_T_19 = not(_next_csr_mie_T_18) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
              node _next_csr_mie_T_20 = and(now.csr.mie, _next_csr_mie_T_19) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
              node _next_csr_mie_T_21 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
              node _next_csr_mie_T_22 = and(_T_1718, _next_csr_mie_T_21) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
              node _next_csr_mie_T_23 = or(_next_csr_mie_T_20, _next_csr_mie_T_22) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
              next.csr.mie <= _next_csr_mie_T_23 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
            node _T_1736 = eq(csrAddr, UInt<12>("h341")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
            when _T_1736 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
              node _T_1737 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
              node _next_csr_mepc_T_18 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
              node _next_csr_mepc_T_19 = not(_next_csr_mepc_T_18) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
              node _next_csr_mepc_T_20 = and(now.csr.mepc, _next_csr_mepc_T_19) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
              node _next_csr_mepc_T_21 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
              node _next_csr_mepc_T_22 = and(_T_1718, _next_csr_mepc_T_21) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
              node _next_csr_mepc_T_23 = or(_next_csr_mepc_T_20, _next_csr_mepc_T_22) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
              next.csr.mepc <= _next_csr_mepc_T_23 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
            node _T_1738 = eq(csrAddr, UInt<12>("h342")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
            when _T_1738 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
              node _T_1739 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
              node _next_csr_mcause_T_18 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
              node _next_csr_mcause_T_19 = not(_next_csr_mcause_T_18) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
              node _next_csr_mcause_T_20 = and(now.csr.mcause, _next_csr_mcause_T_19) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
              node _next_csr_mcause_T_21 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
              node _next_csr_mcause_T_22 = and(_T_1718, _next_csr_mcause_T_21) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
              node _next_csr_mcause_T_23 = or(_next_csr_mcause_T_20, _next_csr_mcause_T_22) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
              next.csr.mcause <= _next_csr_mcause_T_23 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
            node _T_1740 = eq(csrAddr, UInt<12>("h343")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
            when _T_1740 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
              node _T_1741 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
              node _next_csr_mtval_T_36 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
              node _next_csr_mtval_T_37 = not(_next_csr_mtval_T_36) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
              node _next_csr_mtval_T_38 = and(now.csr.mtval, _next_csr_mtval_T_37) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
              node _next_csr_mtval_T_39 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
              node _next_csr_mtval_T_40 = and(_T_1718, _next_csr_mtval_T_39) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
              node _next_csr_mtval_T_41 = or(_next_csr_mtval_T_38, _next_csr_mtval_T_40) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
              next.csr.mtval <= _next_csr_mtval_T_41 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
          else :
            exceptionVec[2] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
            raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
      node _T_1742 = and(inst, UInt<15>("h707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1743 = eq(UInt<15>("h6073"), _T_1742) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1743 : @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 124:24]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_35 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_35 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1744 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_89 = bits(_T_1744, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_89 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1745 = bits(_T_1744, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_99 = bits(_T_1745, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_99 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1746 = bits(_T_1745, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_69 = bits(_T_1746, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_69 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1747 = bits(_T_1746, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_1747 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_55 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_334 = bits(imm_signBit_55, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_335 = mux(_imm_T_334, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_336 = cat(_imm_T_335, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_336 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        node _csrAddr_T_4 = bits(imm, 11, 0) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 56:19]
        csrAddr <= _csrAddr_T_4 @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 56:13]
        node _T_1748 = eq(now.reg[rs1], UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 127:39]
        node _isIllegalWrite_T_12 = bits(csrAddr, 11, 10) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 71:30]
        node _isIllegalWrite_T_13 = eq(_isIllegalWrite_T_12, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 71:39]
        node _isIllegalWrite_T_14 = eq(_T_1748, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 71:55]
        node isIllegalWrite_4 = and(_isIllegalWrite_T_13, _isIllegalWrite_T_14) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 71:51]
        node _isIllegalMode_T_4 = bits(csrAddr, 9, 8) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 72:59]
        node isIllegalMode_4 = lt(now.internal.privilegeMode, _isIllegalMode_T_4) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 72:53]
        node isIllegalAccess_4 = or(isIllegalMode_4, isIllegalWrite_4) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 74:41]
        node _has_T_270 = eq(UInt<12>("h301"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_271 = mux(_has_T_270, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_272 = eq(UInt<12>("hf11"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_273 = mux(_has_T_272, UInt<1>("h1"), _has_T_271) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_274 = eq(UInt<12>("hf12"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_275 = mux(_has_T_274, UInt<1>("h1"), _has_T_273) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_276 = eq(UInt<12>("hf13"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_277 = mux(_has_T_276, UInt<1>("h1"), _has_T_275) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_278 = eq(UInt<12>("hf14"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_279 = mux(_has_T_278, UInt<1>("h1"), _has_T_277) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_280 = eq(UInt<12>("h300"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_281 = mux(_has_T_280, UInt<1>("h1"), _has_T_279) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_282 = eq(UInt<12>("h340"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_283 = mux(_has_T_282, UInt<1>("h1"), _has_T_281) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_284 = eq(UInt<12>("h305"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_285 = mux(_has_T_284, UInt<1>("h1"), _has_T_283) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_286 = eq(UInt<12>("h306"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_287 = mux(_has_T_286, UInt<1>("h1"), _has_T_285) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_288 = eq(UInt<12>("h344"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_289 = mux(_has_T_288, UInt<1>("h1"), _has_T_287) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_290 = eq(UInt<12>("h304"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_291 = mux(_has_T_290, UInt<1>("h1"), _has_T_289) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_292 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_293 = mux(_has_T_292, UInt<1>("h1"), _has_T_291) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_294 = eq(UInt<12>("h342"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_295 = mux(_has_T_294, UInt<1>("h1"), _has_T_293) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_296 = eq(UInt<12>("h343"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node has_10 = mux(_has_T_296, UInt<1>("h1"), _has_T_295) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _T_1749 = eq(has_10, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 76:29]
        node _T_1750 = or(isIllegalAccess_4, _T_1749) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 76:26]
        when _T_1750 : @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 76:35]
          exceptionVec[2] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
        node _T_1751 = eq(isIllegalWrite_4, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 127:12]
        when _T_1751 : @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 127:49]
          node _next_reg_has_T_108 = eq(UInt<12>("h301"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_109 = mux(_next_reg_has_T_108, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_110 = eq(UInt<12>("hf11"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_111 = mux(_next_reg_has_T_110, UInt<1>("h1"), _next_reg_has_T_109) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_112 = eq(UInt<12>("hf12"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_113 = mux(_next_reg_has_T_112, UInt<1>("h1"), _next_reg_has_T_111) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_114 = eq(UInt<12>("hf13"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_115 = mux(_next_reg_has_T_114, UInt<1>("h1"), _next_reg_has_T_113) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_116 = eq(UInt<12>("hf14"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_117 = mux(_next_reg_has_T_116, UInt<1>("h1"), _next_reg_has_T_115) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_118 = eq(UInt<12>("h300"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_119 = mux(_next_reg_has_T_118, UInt<1>("h1"), _next_reg_has_T_117) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_120 = eq(UInt<12>("h340"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_121 = mux(_next_reg_has_T_120, UInt<1>("h1"), _next_reg_has_T_119) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_122 = eq(UInt<12>("h305"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_123 = mux(_next_reg_has_T_122, UInt<1>("h1"), _next_reg_has_T_121) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_124 = eq(UInt<12>("h306"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_125 = mux(_next_reg_has_T_124, UInt<1>("h1"), _next_reg_has_T_123) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_126 = eq(UInt<12>("h344"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_127 = mux(_next_reg_has_T_126, UInt<1>("h1"), _next_reg_has_T_125) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_128 = eq(UInt<12>("h304"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_129 = mux(_next_reg_has_T_128, UInt<1>("h1"), _next_reg_has_T_127) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_130 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_131 = mux(_next_reg_has_T_130, UInt<1>("h1"), _next_reg_has_T_129) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_132 = eq(UInt<12>("h342"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_133 = mux(_next_reg_has_T_132, UInt<1>("h1"), _next_reg_has_T_131) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_134 = eq(UInt<12>("h343"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node next_reg_has_4 = mux(_next_reg_has_T_134, UInt<1>("h1"), _next_reg_has_T_133) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_nowCSR_T_108 = eq(UInt<12>("h301"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_109 = mux(_next_reg_nowCSR_T_108, now.csr.misa, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_110 = eq(UInt<12>("hf11"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_111 = mux(_next_reg_nowCSR_T_110, now.csr.mvendorid, _next_reg_nowCSR_T_109) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_112 = eq(UInt<12>("hf12"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_113 = mux(_next_reg_nowCSR_T_112, now.csr.marchid, _next_reg_nowCSR_T_111) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_114 = eq(UInt<12>("hf13"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_115 = mux(_next_reg_nowCSR_T_114, now.csr.mimpid, _next_reg_nowCSR_T_113) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_116 = eq(UInt<12>("hf14"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_117 = mux(_next_reg_nowCSR_T_116, now.csr.mhartid, _next_reg_nowCSR_T_115) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_118 = eq(UInt<12>("h300"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_119 = mux(_next_reg_nowCSR_T_118, now.csr.mstatus, _next_reg_nowCSR_T_117) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_120 = eq(UInt<12>("h340"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_121 = mux(_next_reg_nowCSR_T_120, now.csr.mscratch, _next_reg_nowCSR_T_119) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_122 = eq(UInt<12>("h305"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_123 = mux(_next_reg_nowCSR_T_122, now.csr.mtvec, _next_reg_nowCSR_T_121) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_124 = eq(UInt<12>("h306"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_125 = mux(_next_reg_nowCSR_T_124, now.csr.mcounteren, _next_reg_nowCSR_T_123) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_126 = eq(UInt<12>("h344"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_127 = mux(_next_reg_nowCSR_T_126, now.csr.mip, _next_reg_nowCSR_T_125) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_128 = eq(UInt<12>("h304"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_129 = mux(_next_reg_nowCSR_T_128, now.csr.mie, _next_reg_nowCSR_T_127) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_130 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_131 = mux(_next_reg_nowCSR_T_130, now.csr.mepc, _next_reg_nowCSR_T_129) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_132 = eq(UInt<12>("h342"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_133 = mux(_next_reg_nowCSR_T_132, now.csr.mcause, _next_reg_nowCSR_T_131) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_134 = eq(UInt<12>("h343"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node next_reg_nowCSR_4 = mux(_next_reg_nowCSR_T_134, now.csr.mtval, _next_reg_nowCSR_T_133) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_rmask_T_164 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
          node _next_reg_rmask_T_165 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
          node _next_reg_rmask_T_166 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
          node _next_reg_rmask_T_167 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
          node _next_reg_rmask_T_168 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
          node _next_reg_rmask_T_169 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
          node _next_reg_rmask_T_170 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
          node _next_reg_rmask_T_171 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
          node _next_reg_rmask_T_172 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
          node _next_reg_rmask_T_173 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
          node _next_reg_rmask_T_174 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
          node _next_reg_rmask_T_175 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
          node _next_reg_rmask_T_176 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
          node _next_reg_rmask_T_177 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
          node _next_reg_rmask_T_178 = eq(UInt<12>("h301"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_179 = mux(_next_reg_rmask_T_178, _next_reg_rmask_T_164, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_180 = eq(UInt<12>("hf11"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_181 = mux(_next_reg_rmask_T_180, _next_reg_rmask_T_165, _next_reg_rmask_T_179) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_182 = eq(UInt<12>("hf12"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_183 = mux(_next_reg_rmask_T_182, _next_reg_rmask_T_166, _next_reg_rmask_T_181) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_184 = eq(UInt<12>("hf13"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_185 = mux(_next_reg_rmask_T_184, _next_reg_rmask_T_167, _next_reg_rmask_T_183) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_186 = eq(UInt<12>("hf14"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_187 = mux(_next_reg_rmask_T_186, _next_reg_rmask_T_168, _next_reg_rmask_T_185) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_188 = eq(UInt<12>("h300"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_189 = mux(_next_reg_rmask_T_188, _next_reg_rmask_T_169, _next_reg_rmask_T_187) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_190 = eq(UInt<12>("h340"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_191 = mux(_next_reg_rmask_T_190, _next_reg_rmask_T_170, _next_reg_rmask_T_189) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_192 = eq(UInt<12>("h305"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_193 = mux(_next_reg_rmask_T_192, _next_reg_rmask_T_171, _next_reg_rmask_T_191) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_194 = eq(UInt<12>("h306"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_195 = mux(_next_reg_rmask_T_194, _next_reg_rmask_T_172, _next_reg_rmask_T_193) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_196 = eq(UInt<12>("h344"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_197 = mux(_next_reg_rmask_T_196, _next_reg_rmask_T_173, _next_reg_rmask_T_195) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_198 = eq(UInt<12>("h304"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_199 = mux(_next_reg_rmask_T_198, _next_reg_rmask_T_174, _next_reg_rmask_T_197) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_200 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_201 = mux(_next_reg_rmask_T_200, _next_reg_rmask_T_175, _next_reg_rmask_T_199) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_202 = eq(UInt<12>("h342"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_203 = mux(_next_reg_rmask_T_202, _next_reg_rmask_T_176, _next_reg_rmask_T_201) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_204 = eq(UInt<12>("h343"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node next_reg_rmask_4 = mux(_next_reg_rmask_T_204, _next_reg_rmask_T_177, _next_reg_rmask_T_203) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          wire next_reg_rData_4 : UInt<64> @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 27:25]
          next_reg_rData_4 <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 27:25]
          node _next_reg_T_983 = eq(UInt<8>("h20"), now.csr.MXLEN) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 52:27]
          when _next_reg_T_983 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 52:27]
            when next_reg_has_4 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 31:17]
              node _next_reg_rData_T_48 = bits(next_reg_nowCSR_4, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:25]
              node _next_reg_rData_T_49 = and(_next_reg_rData_T_48, next_reg_rmask_4) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:40]
              next_reg_rData_4 <= _next_reg_rData_T_49 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:15]
            else :
              next_reg_rData_4 <= UInt<32>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 35:15]
            node _next_reg_T_984 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 39:20]
            when _next_reg_T_984 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 39:20]
              node _next_reg_T_985 = eq(now.csr.IALIGN, UInt<8>("h20")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 45:31]
              when _next_reg_T_985 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 45:46]
                node _next_reg_rData_T_50 = mux(UInt<1>("h1"), UInt<30>("h3fffffff"), UInt<30>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:30]
                node _next_reg_rData_T_51 = cat(_next_reg_rData_T_50, UInt<2>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:25]
                node _next_reg_rData_T_52 = bits(now.csr.mepc, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:77]
                node _next_reg_rData_T_53 = and(_next_reg_rData_T_51, _next_reg_rData_T_52) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:63]
                next_reg_rData_4 <= _next_reg_rData_T_53 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:19]
          else :
            node _next_reg_T_986 = eq(UInt<8>("h40"), now.csr.MXLEN) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 52:27]
            when _next_reg_T_986 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 52:27]
              when next_reg_has_4 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 31:17]
                node _next_reg_rData_T_54 = bits(next_reg_nowCSR_4, 63, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:25]
                node _next_reg_rData_T_55 = and(_next_reg_rData_T_54, next_reg_rmask_4) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:40]
                next_reg_rData_4 <= _next_reg_rData_T_55 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:15]
              else :
                next_reg_rData_4 <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 35:15]
              node _next_reg_T_987 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 39:20]
              when _next_reg_T_987 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 39:20]
                node _next_reg_T_988 = eq(now.csr.IALIGN, UInt<8>("h20")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 45:31]
                when _next_reg_T_988 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 45:46]
                  node _next_reg_rData_T_56 = mux(UInt<1>("h1"), UInt<62>("h3fffffffffffffff"), UInt<62>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:30]
                  node _next_reg_rData_T_57 = cat(_next_reg_rData_T_56, UInt<2>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:25]
                  node _next_reg_rData_T_58 = bits(now.csr.mepc, 63, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:77]
                  node _next_reg_rData_T_59 = and(_next_reg_rData_T_57, _next_reg_rData_T_58) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:63]
                  next_reg_rData_4 <= _next_reg_rData_T_59 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:19]
          node _next_reg_T_989 = bits(next_reg_rData_4, 63, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 19:8]
          next.reg[rd] <= _next_reg_T_989 @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 128:22]
          node _T_1752 = neq(rs1, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 130:18]
          when _T_1752 : @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 130:27]
            node _has_T_297 = eq(UInt<12>("h301"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_298 = mux(_has_T_297, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_299 = eq(UInt<12>("hf11"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_300 = mux(_has_T_299, UInt<1>("h1"), _has_T_298) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_301 = eq(UInt<12>("hf12"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_302 = mux(_has_T_301, UInt<1>("h1"), _has_T_300) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_303 = eq(UInt<12>("hf13"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_304 = mux(_has_T_303, UInt<1>("h1"), _has_T_302) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_305 = eq(UInt<12>("hf14"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_306 = mux(_has_T_305, UInt<1>("h1"), _has_T_304) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_307 = eq(UInt<12>("h300"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_308 = mux(_has_T_307, UInt<1>("h1"), _has_T_306) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_309 = eq(UInt<12>("h340"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_310 = mux(_has_T_309, UInt<1>("h1"), _has_T_308) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_311 = eq(UInt<12>("h305"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_312 = mux(_has_T_311, UInt<1>("h1"), _has_T_310) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_313 = eq(UInt<12>("h306"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_314 = mux(_has_T_313, UInt<1>("h1"), _has_T_312) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_315 = eq(UInt<12>("h344"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_316 = mux(_has_T_315, UInt<1>("h1"), _has_T_314) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_317 = eq(UInt<12>("h304"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_318 = mux(_has_T_317, UInt<1>("h1"), _has_T_316) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_319 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_320 = mux(_has_T_319, UInt<1>("h1"), _has_T_318) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_321 = eq(UInt<12>("h342"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_322 = mux(_has_T_321, UInt<1>("h1"), _has_T_320) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_323 = eq(UInt<12>("h343"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node has_11 = mux(_has_T_323, UInt<1>("h1"), _has_T_322) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _nowCSR_T_54 = eq(UInt<12>("h301"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_55 = mux(_nowCSR_T_54, now.csr.misa, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_56 = eq(UInt<12>("hf11"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_57 = mux(_nowCSR_T_56, now.csr.mvendorid, _nowCSR_T_55) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_58 = eq(UInt<12>("hf12"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_59 = mux(_nowCSR_T_58, now.csr.marchid, _nowCSR_T_57) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_60 = eq(UInt<12>("hf13"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_61 = mux(_nowCSR_T_60, now.csr.mimpid, _nowCSR_T_59) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_62 = eq(UInt<12>("hf14"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_63 = mux(_nowCSR_T_62, now.csr.mhartid, _nowCSR_T_61) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_64 = eq(UInt<12>("h300"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_65 = mux(_nowCSR_T_64, now.csr.mstatus, _nowCSR_T_63) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_66 = eq(UInt<12>("h340"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_67 = mux(_nowCSR_T_66, now.csr.mscratch, _nowCSR_T_65) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_68 = eq(UInt<12>("h305"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_69 = mux(_nowCSR_T_68, now.csr.mtvec, _nowCSR_T_67) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_70 = eq(UInt<12>("h306"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_71 = mux(_nowCSR_T_70, now.csr.mcounteren, _nowCSR_T_69) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_72 = eq(UInt<12>("h344"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_73 = mux(_nowCSR_T_72, now.csr.mip, _nowCSR_T_71) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_74 = eq(UInt<12>("h304"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_75 = mux(_nowCSR_T_74, now.csr.mie, _nowCSR_T_73) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_76 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_77 = mux(_nowCSR_T_76, now.csr.mepc, _nowCSR_T_75) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_78 = eq(UInt<12>("h342"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_79 = mux(_nowCSR_T_78, now.csr.mcause, _nowCSR_T_77) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_80 = eq(UInt<12>("h343"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node nowCSR_2 = mux(_nowCSR_T_80, now.csr.mtval, _nowCSR_T_79) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _rmask_T_82 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _rmask_T_83 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _rmask_T_84 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _rmask_T_85 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _rmask_T_86 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _rmask_T_87 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _rmask_T_88 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _rmask_T_89 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _rmask_T_90 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _rmask_T_91 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _rmask_T_92 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _rmask_T_93 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _rmask_T_94 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _rmask_T_95 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _rmask_T_96 = eq(UInt<12>("h301"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_97 = mux(_rmask_T_96, _rmask_T_82, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_98 = eq(UInt<12>("hf11"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_99 = mux(_rmask_T_98, _rmask_T_83, _rmask_T_97) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_100 = eq(UInt<12>("hf12"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_101 = mux(_rmask_T_100, _rmask_T_84, _rmask_T_99) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_102 = eq(UInt<12>("hf13"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_103 = mux(_rmask_T_102, _rmask_T_85, _rmask_T_101) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_104 = eq(UInt<12>("hf14"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_105 = mux(_rmask_T_104, _rmask_T_86, _rmask_T_103) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_106 = eq(UInt<12>("h300"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_107 = mux(_rmask_T_106, _rmask_T_87, _rmask_T_105) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_108 = eq(UInt<12>("h340"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_109 = mux(_rmask_T_108, _rmask_T_88, _rmask_T_107) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_110 = eq(UInt<12>("h305"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_111 = mux(_rmask_T_110, _rmask_T_89, _rmask_T_109) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_112 = eq(UInt<12>("h306"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_113 = mux(_rmask_T_112, _rmask_T_90, _rmask_T_111) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_114 = eq(UInt<12>("h344"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_115 = mux(_rmask_T_114, _rmask_T_91, _rmask_T_113) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_116 = eq(UInt<12>("h304"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_117 = mux(_rmask_T_116, _rmask_T_92, _rmask_T_115) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_118 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_119 = mux(_rmask_T_118, _rmask_T_93, _rmask_T_117) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_120 = eq(UInt<12>("h342"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_121 = mux(_rmask_T_120, _rmask_T_94, _rmask_T_119) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_122 = eq(UInt<12>("h343"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node rmask_2 = mux(_rmask_T_122, _rmask_T_95, _rmask_T_121) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            wire rData_2 : UInt<64> @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 27:25]
            rData_2 <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 27:25]
            node _T_1753 = eq(UInt<8>("h20"), now.csr.MXLEN) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 52:27]
            when _T_1753 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 52:27]
              when has_11 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 31:17]
                node _rData_T_24 = bits(nowCSR_2, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:25]
                node _rData_T_25 = and(_rData_T_24, rmask_2) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:40]
                rData_2 <= _rData_T_25 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:15]
              else :
                rData_2 <= UInt<32>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 35:15]
              node _T_1754 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 39:20]
              when _T_1754 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 39:20]
                node _T_1755 = eq(now.csr.IALIGN, UInt<8>("h20")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 45:31]
                when _T_1755 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 45:46]
                  node _rData_T_26 = mux(UInt<1>("h1"), UInt<30>("h3fffffff"), UInt<30>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:30]
                  node _rData_T_27 = cat(_rData_T_26, UInt<2>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:25]
                  node _rData_T_28 = bits(now.csr.mepc, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:77]
                  node _rData_T_29 = and(_rData_T_27, _rData_T_28) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:63]
                  rData_2 <= _rData_T_29 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:19]
            else :
              node _T_1756 = eq(UInt<8>("h40"), now.csr.MXLEN) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 52:27]
              when _T_1756 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 52:27]
                when has_11 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 31:17]
                  node _rData_T_30 = bits(nowCSR_2, 63, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:25]
                  node _rData_T_31 = and(_rData_T_30, rmask_2) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:40]
                  rData_2 <= _rData_T_31 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:15]
                else :
                  rData_2 <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 35:15]
                node _T_1757 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 39:20]
                when _T_1757 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 39:20]
                  node _T_1758 = eq(now.csr.IALIGN, UInt<8>("h20")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 45:31]
                  when _T_1758 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 45:46]
                    node _rData_T_32 = mux(UInt<1>("h1"), UInt<62>("h3fffffffffffffff"), UInt<62>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:30]
                    node _rData_T_33 = cat(_rData_T_32, UInt<2>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:25]
                    node _rData_T_34 = bits(now.csr.mepc, 63, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:77]
                    node _rData_T_35 = and(_rData_T_33, _rData_T_34) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:63]
                    rData_2 <= _rData_T_35 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:19]
            node _T_1759 = bits(rData_2, 63, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 19:8]
            node _T_1760 = cat(UInt<59>("h0"), rs1) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 21:10]
            node _T_1761 = or(_T_1759, _T_1760) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 131:61]
            node _has_T_324 = eq(UInt<12>("h301"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_325 = mux(_has_T_324, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_326 = eq(UInt<12>("hf11"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_327 = mux(_has_T_326, UInt<1>("h1"), _has_T_325) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_328 = eq(UInt<12>("hf12"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_329 = mux(_has_T_328, UInt<1>("h1"), _has_T_327) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_330 = eq(UInt<12>("hf13"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_331 = mux(_has_T_330, UInt<1>("h1"), _has_T_329) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_332 = eq(UInt<12>("hf14"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_333 = mux(_has_T_332, UInt<1>("h1"), _has_T_331) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_334 = eq(UInt<12>("h300"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_335 = mux(_has_T_334, UInt<1>("h1"), _has_T_333) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_336 = eq(UInt<12>("h340"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_337 = mux(_has_T_336, UInt<1>("h1"), _has_T_335) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_338 = eq(UInt<12>("h305"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_339 = mux(_has_T_338, UInt<1>("h1"), _has_T_337) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_340 = eq(UInt<12>("h306"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_341 = mux(_has_T_340, UInt<1>("h1"), _has_T_339) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_342 = eq(UInt<12>("h344"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_343 = mux(_has_T_342, UInt<1>("h1"), _has_T_341) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_344 = eq(UInt<12>("h304"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_345 = mux(_has_T_344, UInt<1>("h1"), _has_T_343) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_346 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_347 = mux(_has_T_346, UInt<1>("h1"), _has_T_345) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_348 = eq(UInt<12>("h342"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_349 = mux(_has_T_348, UInt<1>("h1"), _has_T_347) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_350 = eq(UInt<12>("h343"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node has_12 = mux(_has_T_350, UInt<1>("h1"), _has_T_349) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            when has_12 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 62:15]
              node _T_1762 = eq(csrAddr, UInt<12>("h301")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
              when _T_1762 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
                node _T_1763 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_misa_T_24 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_misa_T_25 = not(_next_csr_misa_T_24) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
                node _next_csr_misa_T_26 = and(now.csr.misa, _next_csr_misa_T_25) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
                node _next_csr_misa_T_27 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_misa_T_28 = and(_T_1761, _next_csr_misa_T_27) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
                node _next_csr_misa_T_29 = or(_next_csr_misa_T_26, _next_csr_misa_T_28) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
                next.csr.misa <= _next_csr_misa_T_29 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
              node _T_1764 = eq(csrAddr, UInt<12>("hf11")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
              when _T_1764 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
                skip
              node _T_1765 = eq(csrAddr, UInt<12>("hf12")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
              when _T_1765 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
                skip
              node _T_1766 = eq(csrAddr, UInt<12>("hf13")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
              when _T_1766 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
                skip
              node _T_1767 = eq(csrAddr, UInt<12>("hf14")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
              when _T_1767 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
                skip
              node _T_1768 = eq(csrAddr, UInt<12>("h300")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
              when _T_1768 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
                node _T_1769 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mstatus_T_26 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mstatus_T_27 = not(_next_csr_mstatus_T_26) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
                node _next_csr_mstatus_T_28 = and(now.csr.mstatus, _next_csr_mstatus_T_27) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
                node _next_csr_mstatus_T_29 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mstatus_T_30 = and(_T_1761, _next_csr_mstatus_T_29) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
                node _next_csr_mstatus_T_31 = or(_next_csr_mstatus_T_28, _next_csr_mstatus_T_30) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
                wire _next_csr_mstatus_mstatusOld_WIRE_8 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                wire _next_csr_mstatus_mstatusOld_WIRE_9 : UInt<64> @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_9 <= _next_csr_mstatus_T_31 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_104 = bits(_next_csr_mstatus_mstatusOld_WIRE_9, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_8.pad4 <= _next_csr_mstatus_mstatusOld_T_104 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_105 = bits(_next_csr_mstatus_mstatusOld_WIRE_9, 1, 1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_8.sie <= _next_csr_mstatus_mstatusOld_T_105 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_106 = bits(_next_csr_mstatus_mstatusOld_WIRE_9, 2, 2) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_8.pad3 <= _next_csr_mstatus_mstatusOld_T_106 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_107 = bits(_next_csr_mstatus_mstatusOld_WIRE_9, 3, 3) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_8.mie <= _next_csr_mstatus_mstatusOld_T_107 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_108 = bits(_next_csr_mstatus_mstatusOld_WIRE_9, 4, 4) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_8.pad2 <= _next_csr_mstatus_mstatusOld_T_108 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_109 = bits(_next_csr_mstatus_mstatusOld_WIRE_9, 5, 5) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_8.spie <= _next_csr_mstatus_mstatusOld_T_109 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_110 = bits(_next_csr_mstatus_mstatusOld_WIRE_9, 6, 6) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_8.ube <= _next_csr_mstatus_mstatusOld_T_110 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_111 = bits(_next_csr_mstatus_mstatusOld_WIRE_9, 7, 7) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_8.mpie <= _next_csr_mstatus_mstatusOld_T_111 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_112 = bits(_next_csr_mstatus_mstatusOld_WIRE_9, 8, 8) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_8.spp <= _next_csr_mstatus_mstatusOld_T_112 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_113 = bits(_next_csr_mstatus_mstatusOld_WIRE_9, 10, 9) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_8.vs <= _next_csr_mstatus_mstatusOld_T_113 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_114 = bits(_next_csr_mstatus_mstatusOld_WIRE_9, 12, 11) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_8.mpp <= _next_csr_mstatus_mstatusOld_T_114 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_115 = bits(_next_csr_mstatus_mstatusOld_WIRE_9, 14, 13) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_8.fs <= _next_csr_mstatus_mstatusOld_T_115 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_116 = bits(_next_csr_mstatus_mstatusOld_WIRE_9, 16, 15) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_8.xs <= _next_csr_mstatus_mstatusOld_T_116 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_117 = bits(_next_csr_mstatus_mstatusOld_WIRE_9, 17, 17) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_8.mprv <= _next_csr_mstatus_mstatusOld_T_117 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_118 = bits(_next_csr_mstatus_mstatusOld_WIRE_9, 18, 18) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_8.sum <= _next_csr_mstatus_mstatusOld_T_118 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_119 = bits(_next_csr_mstatus_mstatusOld_WIRE_9, 19, 19) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_8.mxr <= _next_csr_mstatus_mstatusOld_T_119 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_120 = bits(_next_csr_mstatus_mstatusOld_WIRE_9, 20, 20) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_8.tvm <= _next_csr_mstatus_mstatusOld_T_120 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_121 = bits(_next_csr_mstatus_mstatusOld_WIRE_9, 21, 21) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_8.tw <= _next_csr_mstatus_mstatusOld_T_121 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_122 = bits(_next_csr_mstatus_mstatusOld_WIRE_9, 22, 22) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_8.tsr <= _next_csr_mstatus_mstatusOld_T_122 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_123 = bits(_next_csr_mstatus_mstatusOld_WIRE_9, 31, 23) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_8.pad0 <= _next_csr_mstatus_mstatusOld_T_123 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_124 = bits(_next_csr_mstatus_mstatusOld_WIRE_9, 33, 32) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_8.uxl <= _next_csr_mstatus_mstatusOld_T_124 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_125 = bits(_next_csr_mstatus_mstatusOld_WIRE_9, 35, 34) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_8.sxl <= _next_csr_mstatus_mstatusOld_T_125 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_126 = bits(_next_csr_mstatus_mstatusOld_WIRE_9, 36, 36) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_8.sbe <= _next_csr_mstatus_mstatusOld_T_126 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_127 = bits(_next_csr_mstatus_mstatusOld_WIRE_9, 37, 37) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_8.mbe <= _next_csr_mstatus_mstatusOld_T_127 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_128 = bits(_next_csr_mstatus_mstatusOld_WIRE_9, 62, 38) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_8.pad1 <= _next_csr_mstatus_mstatusOld_T_128 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_129 = bits(_next_csr_mstatus_mstatusOld_WIRE_9, 63, 63) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_8.sd <= _next_csr_mstatus_mstatusOld_T_129 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                wire next_csr_mstatus_mstatusOld_4 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:32]
                next_csr_mstatus_mstatusOld_4 <= _next_csr_mstatus_mstatusOld_WIRE_8 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:32]
                node _next_csr_mstatus_mstatusNew_T_12 = eq(next_csr_mstatus_mstatusOld_4.fs, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:42]
                node next_csr_mstatus_mstatusNew_lo_lo_lo_hi_4 = cat(next_csr_mstatus_mstatusOld_4.pad3, next_csr_mstatus_mstatusOld_4.sie) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_lo_lo_lo_4 = cat(next_csr_mstatus_mstatusNew_lo_lo_lo_hi_4, next_csr_mstatus_mstatusOld_4.pad4) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_lo_lo_hi_hi_4 = cat(next_csr_mstatus_mstatusOld_4.spie, next_csr_mstatus_mstatusOld_4.pad2) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_lo_lo_hi_4 = cat(next_csr_mstatus_mstatusNew_lo_lo_hi_hi_4, next_csr_mstatus_mstatusOld_4.mie) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_lo_lo_4 = cat(next_csr_mstatus_mstatusNew_lo_lo_hi_4, next_csr_mstatus_mstatusNew_lo_lo_lo_4) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_lo_hi_lo_hi_4 = cat(next_csr_mstatus_mstatusOld_4.spp, next_csr_mstatus_mstatusOld_4.mpie) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_lo_hi_lo_4 = cat(next_csr_mstatus_mstatusNew_lo_hi_lo_hi_4, next_csr_mstatus_mstatusOld_4.ube) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_lo_hi_hi_lo_4 = cat(next_csr_mstatus_mstatusOld_4.mpp, next_csr_mstatus_mstatusOld_4.vs) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_lo_hi_hi_hi_4 = cat(next_csr_mstatus_mstatusOld_4.xs, next_csr_mstatus_mstatusOld_4.fs) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_lo_hi_hi_4 = cat(next_csr_mstatus_mstatusNew_lo_hi_hi_hi_4, next_csr_mstatus_mstatusNew_lo_hi_hi_lo_4) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_lo_hi_4 = cat(next_csr_mstatus_mstatusNew_lo_hi_hi_4, next_csr_mstatus_mstatusNew_lo_hi_lo_4) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_lo_4 = cat(next_csr_mstatus_mstatusNew_lo_hi_4, next_csr_mstatus_mstatusNew_lo_lo_4) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_hi_lo_lo_hi_4 = cat(next_csr_mstatus_mstatusOld_4.mxr, next_csr_mstatus_mstatusOld_4.sum) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_hi_lo_lo_4 = cat(next_csr_mstatus_mstatusNew_hi_lo_lo_hi_4, next_csr_mstatus_mstatusOld_4.mprv) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_hi_lo_hi_hi_4 = cat(next_csr_mstatus_mstatusOld_4.tsr, next_csr_mstatus_mstatusOld_4.tw) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_hi_lo_hi_4 = cat(next_csr_mstatus_mstatusNew_hi_lo_hi_hi_4, next_csr_mstatus_mstatusOld_4.tvm) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_hi_lo_4 = cat(next_csr_mstatus_mstatusNew_hi_lo_hi_4, next_csr_mstatus_mstatusNew_hi_lo_lo_4) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_hi_hi_lo_hi_4 = cat(next_csr_mstatus_mstatusOld_4.sxl, next_csr_mstatus_mstatusOld_4.uxl) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_hi_hi_lo_4 = cat(next_csr_mstatus_mstatusNew_hi_hi_lo_hi_4, next_csr_mstatus_mstatusOld_4.pad0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_hi_hi_hi_lo_4 = cat(next_csr_mstatus_mstatusOld_4.mbe, next_csr_mstatus_mstatusOld_4.sbe) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_hi_hi_hi_hi_4 = cat(next_csr_mstatus_mstatusOld_4.sd, next_csr_mstatus_mstatusOld_4.pad1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_hi_hi_hi_4 = cat(next_csr_mstatus_mstatusNew_hi_hi_hi_hi_4, next_csr_mstatus_mstatusNew_hi_hi_hi_lo_4) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_hi_hi_4 = cat(next_csr_mstatus_mstatusNew_hi_hi_hi_4, next_csr_mstatus_mstatusNew_hi_hi_lo_4) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_hi_4 = cat(next_csr_mstatus_mstatusNew_hi_hi_4, next_csr_mstatus_mstatusNew_hi_lo_4) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node _next_csr_mstatus_mstatusNew_T_13 = cat(next_csr_mstatus_mstatusNew_hi_4, next_csr_mstatus_mstatusNew_lo_4) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node _next_csr_mstatus_mstatusNew_T_14 = bits(_next_csr_mstatus_mstatusNew_T_13, 62, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:72]
                node next_csr_mstatus_mstatusNew_4 = cat(_next_csr_mstatus_mstatusNew_T_12, _next_csr_mstatus_mstatusNew_T_14) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:27]
                next.csr.mstatus <= next_csr_mstatus_mstatusNew_4 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
              node _T_1770 = eq(csrAddr, UInt<12>("h340")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
              when _T_1770 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
                node _T_1771 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mscratch_T_24 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mscratch_T_25 = not(_next_csr_mscratch_T_24) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
                node _next_csr_mscratch_T_26 = and(now.csr.mscratch, _next_csr_mscratch_T_25) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
                node _next_csr_mscratch_T_27 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mscratch_T_28 = and(_T_1761, _next_csr_mscratch_T_27) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
                node _next_csr_mscratch_T_29 = or(_next_csr_mscratch_T_26, _next_csr_mscratch_T_28) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
                next.csr.mscratch <= _next_csr_mscratch_T_29 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
              node _T_1772 = eq(csrAddr, UInt<12>("h305")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
              when _T_1772 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
                node _T_1773 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mtvec_T_24 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mtvec_T_25 = not(_next_csr_mtvec_T_24) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
                node _next_csr_mtvec_T_26 = and(now.csr.mtvec, _next_csr_mtvec_T_25) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
                node _next_csr_mtvec_T_27 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mtvec_T_28 = and(_T_1761, _next_csr_mtvec_T_27) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
                node _next_csr_mtvec_T_29 = or(_next_csr_mtvec_T_26, _next_csr_mtvec_T_28) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
                next.csr.mtvec <= _next_csr_mtvec_T_29 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
              node _T_1774 = eq(csrAddr, UInt<12>("h306")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
              when _T_1774 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
                node _T_1775 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mcounteren_T_24 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mcounteren_T_25 = not(_next_csr_mcounteren_T_24) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
                node _next_csr_mcounteren_T_26 = and(now.csr.mcounteren, _next_csr_mcounteren_T_25) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
                node _next_csr_mcounteren_T_27 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mcounteren_T_28 = and(_T_1761, _next_csr_mcounteren_T_27) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
                node _next_csr_mcounteren_T_29 = or(_next_csr_mcounteren_T_26, _next_csr_mcounteren_T_28) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
                next.csr.mcounteren <= _next_csr_mcounteren_T_29 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
              node _T_1776 = eq(csrAddr, UInt<12>("h344")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
              when _T_1776 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
                node _next_csr_mip_T_16 = not(UInt<11>("h77f")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
                node _next_csr_mip_T_17 = and(now.csr.mip, _next_csr_mip_T_16) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
                node _next_csr_mip_T_18 = and(_T_1761, UInt<11>("h77f")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
                node _next_csr_mip_T_19 = or(_next_csr_mip_T_17, _next_csr_mip_T_18) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
                next.csr.mip <= _next_csr_mip_T_19 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
              node _T_1777 = eq(csrAddr, UInt<12>("h304")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
              when _T_1777 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
                node _T_1778 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mie_T_24 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mie_T_25 = not(_next_csr_mie_T_24) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
                node _next_csr_mie_T_26 = and(now.csr.mie, _next_csr_mie_T_25) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
                node _next_csr_mie_T_27 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mie_T_28 = and(_T_1761, _next_csr_mie_T_27) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
                node _next_csr_mie_T_29 = or(_next_csr_mie_T_26, _next_csr_mie_T_28) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
                next.csr.mie <= _next_csr_mie_T_29 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
              node _T_1779 = eq(csrAddr, UInt<12>("h341")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
              when _T_1779 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
                node _T_1780 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mepc_T_24 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mepc_T_25 = not(_next_csr_mepc_T_24) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
                node _next_csr_mepc_T_26 = and(now.csr.mepc, _next_csr_mepc_T_25) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
                node _next_csr_mepc_T_27 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mepc_T_28 = and(_T_1761, _next_csr_mepc_T_27) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
                node _next_csr_mepc_T_29 = or(_next_csr_mepc_T_26, _next_csr_mepc_T_28) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
                next.csr.mepc <= _next_csr_mepc_T_29 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
              node _T_1781 = eq(csrAddr, UInt<12>("h342")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
              when _T_1781 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
                node _T_1782 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mcause_T_24 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mcause_T_25 = not(_next_csr_mcause_T_24) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
                node _next_csr_mcause_T_26 = and(now.csr.mcause, _next_csr_mcause_T_25) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
                node _next_csr_mcause_T_27 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mcause_T_28 = and(_T_1761, _next_csr_mcause_T_27) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
                node _next_csr_mcause_T_29 = or(_next_csr_mcause_T_26, _next_csr_mcause_T_28) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
                next.csr.mcause <= _next_csr_mcause_T_29 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
              node _T_1783 = eq(csrAddr, UInt<12>("h343")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
              when _T_1783 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
                node _T_1784 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mtval_T_42 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mtval_T_43 = not(_next_csr_mtval_T_42) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
                node _next_csr_mtval_T_44 = and(now.csr.mtval, _next_csr_mtval_T_43) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
                node _next_csr_mtval_T_45 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mtval_T_46 = and(_T_1761, _next_csr_mtval_T_45) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
                node _next_csr_mtval_T_47 = or(_next_csr_mtval_T_44, _next_csr_mtval_T_46) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
                next.csr.mtval <= _next_csr_mtval_T_47 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
            else :
              exceptionVec[2] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
              raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
      node _T_1785 = and(inst, UInt<15>("h707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1786 = eq(UInt<15>("h7073"), _T_1785) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1786 : @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 135:24]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_36 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_36 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1787 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_90 = bits(_T_1787, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_90 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1788 = bits(_T_1787, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_100 = bits(_T_1788, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_100 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1789 = bits(_T_1788, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_70 = bits(_T_1789, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_70 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1790 = bits(_T_1789, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_1790 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_56 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_337 = bits(imm_signBit_56, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_338 = mux(_imm_T_337, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_339 = cat(_imm_T_338, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_339 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        node _csrAddr_T_5 = bits(imm, 11, 0) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 56:19]
        csrAddr <= _csrAddr_T_5 @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 56:13]
        node _isIllegalWrite_T_15 = bits(csrAddr, 11, 10) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 71:30]
        node _isIllegalWrite_T_16 = eq(_isIllegalWrite_T_15, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 71:39]
        node _isIllegalWrite_T_17 = eq(UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 71:55]
        node isIllegalWrite_5 = and(_isIllegalWrite_T_16, _isIllegalWrite_T_17) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 71:51]
        node _isIllegalMode_T_5 = bits(csrAddr, 9, 8) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 72:59]
        node isIllegalMode_5 = lt(now.internal.privilegeMode, _isIllegalMode_T_5) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 72:53]
        node isIllegalAccess_5 = or(isIllegalMode_5, isIllegalWrite_5) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 74:41]
        node _has_T_351 = eq(UInt<12>("h301"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_352 = mux(_has_T_351, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_353 = eq(UInt<12>("hf11"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_354 = mux(_has_T_353, UInt<1>("h1"), _has_T_352) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_355 = eq(UInt<12>("hf12"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_356 = mux(_has_T_355, UInt<1>("h1"), _has_T_354) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_357 = eq(UInt<12>("hf13"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_358 = mux(_has_T_357, UInt<1>("h1"), _has_T_356) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_359 = eq(UInt<12>("hf14"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_360 = mux(_has_T_359, UInt<1>("h1"), _has_T_358) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_361 = eq(UInt<12>("h300"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_362 = mux(_has_T_361, UInt<1>("h1"), _has_T_360) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_363 = eq(UInt<12>("h340"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_364 = mux(_has_T_363, UInt<1>("h1"), _has_T_362) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_365 = eq(UInt<12>("h305"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_366 = mux(_has_T_365, UInt<1>("h1"), _has_T_364) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_367 = eq(UInt<12>("h306"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_368 = mux(_has_T_367, UInt<1>("h1"), _has_T_366) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_369 = eq(UInt<12>("h344"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_370 = mux(_has_T_369, UInt<1>("h1"), _has_T_368) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_371 = eq(UInt<12>("h304"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_372 = mux(_has_T_371, UInt<1>("h1"), _has_T_370) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_373 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_374 = mux(_has_T_373, UInt<1>("h1"), _has_T_372) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_375 = eq(UInt<12>("h342"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_376 = mux(_has_T_375, UInt<1>("h1"), _has_T_374) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _has_T_377 = eq(UInt<12>("h343"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node has_13 = mux(_has_T_377, UInt<1>("h1"), _has_T_376) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 75:51]
        node _T_1791 = eq(has_13, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 76:29]
        node _T_1792 = or(isIllegalAccess_5, _T_1791) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 76:26]
        when _T_1792 : @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 76:35]
          exceptionVec[2] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
        node _T_1793 = eq(isIllegalWrite_5, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 138:12]
        when _T_1793 : @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 138:27]
          node _next_reg_has_T_135 = eq(UInt<12>("h301"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_136 = mux(_next_reg_has_T_135, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_137 = eq(UInt<12>("hf11"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_138 = mux(_next_reg_has_T_137, UInt<1>("h1"), _next_reg_has_T_136) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_139 = eq(UInt<12>("hf12"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_140 = mux(_next_reg_has_T_139, UInt<1>("h1"), _next_reg_has_T_138) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_141 = eq(UInt<12>("hf13"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_142 = mux(_next_reg_has_T_141, UInt<1>("h1"), _next_reg_has_T_140) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_143 = eq(UInt<12>("hf14"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_144 = mux(_next_reg_has_T_143, UInt<1>("h1"), _next_reg_has_T_142) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_145 = eq(UInt<12>("h300"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_146 = mux(_next_reg_has_T_145, UInt<1>("h1"), _next_reg_has_T_144) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_147 = eq(UInt<12>("h340"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_148 = mux(_next_reg_has_T_147, UInt<1>("h1"), _next_reg_has_T_146) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_149 = eq(UInt<12>("h305"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_150 = mux(_next_reg_has_T_149, UInt<1>("h1"), _next_reg_has_T_148) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_151 = eq(UInt<12>("h306"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_152 = mux(_next_reg_has_T_151, UInt<1>("h1"), _next_reg_has_T_150) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_153 = eq(UInt<12>("h344"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_154 = mux(_next_reg_has_T_153, UInt<1>("h1"), _next_reg_has_T_152) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_155 = eq(UInt<12>("h304"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_156 = mux(_next_reg_has_T_155, UInt<1>("h1"), _next_reg_has_T_154) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_157 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_158 = mux(_next_reg_has_T_157, UInt<1>("h1"), _next_reg_has_T_156) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_159 = eq(UInt<12>("h342"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_160 = mux(_next_reg_has_T_159, UInt<1>("h1"), _next_reg_has_T_158) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_has_T_161 = eq(UInt<12>("h343"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node next_reg_has_5 = mux(_next_reg_has_T_161, UInt<1>("h1"), _next_reg_has_T_160) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
          node _next_reg_nowCSR_T_135 = eq(UInt<12>("h301"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_136 = mux(_next_reg_nowCSR_T_135, now.csr.misa, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_137 = eq(UInt<12>("hf11"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_138 = mux(_next_reg_nowCSR_T_137, now.csr.mvendorid, _next_reg_nowCSR_T_136) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_139 = eq(UInt<12>("hf12"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_140 = mux(_next_reg_nowCSR_T_139, now.csr.marchid, _next_reg_nowCSR_T_138) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_141 = eq(UInt<12>("hf13"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_142 = mux(_next_reg_nowCSR_T_141, now.csr.mimpid, _next_reg_nowCSR_T_140) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_143 = eq(UInt<12>("hf14"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_144 = mux(_next_reg_nowCSR_T_143, now.csr.mhartid, _next_reg_nowCSR_T_142) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_145 = eq(UInt<12>("h300"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_146 = mux(_next_reg_nowCSR_T_145, now.csr.mstatus, _next_reg_nowCSR_T_144) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_147 = eq(UInt<12>("h340"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_148 = mux(_next_reg_nowCSR_T_147, now.csr.mscratch, _next_reg_nowCSR_T_146) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_149 = eq(UInt<12>("h305"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_150 = mux(_next_reg_nowCSR_T_149, now.csr.mtvec, _next_reg_nowCSR_T_148) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_151 = eq(UInt<12>("h306"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_152 = mux(_next_reg_nowCSR_T_151, now.csr.mcounteren, _next_reg_nowCSR_T_150) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_153 = eq(UInt<12>("h344"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_154 = mux(_next_reg_nowCSR_T_153, now.csr.mip, _next_reg_nowCSR_T_152) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_155 = eq(UInt<12>("h304"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_156 = mux(_next_reg_nowCSR_T_155, now.csr.mie, _next_reg_nowCSR_T_154) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_157 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_158 = mux(_next_reg_nowCSR_T_157, now.csr.mepc, _next_reg_nowCSR_T_156) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_159 = eq(UInt<12>("h342"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_160 = mux(_next_reg_nowCSR_T_159, now.csr.mcause, _next_reg_nowCSR_T_158) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_nowCSR_T_161 = eq(UInt<12>("h343"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node next_reg_nowCSR_5 = mux(_next_reg_nowCSR_T_161, now.csr.mtval, _next_reg_nowCSR_T_160) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
          node _next_reg_rmask_T_205 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
          node _next_reg_rmask_T_206 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
          node _next_reg_rmask_T_207 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
          node _next_reg_rmask_T_208 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
          node _next_reg_rmask_T_209 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
          node _next_reg_rmask_T_210 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
          node _next_reg_rmask_T_211 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
          node _next_reg_rmask_T_212 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
          node _next_reg_rmask_T_213 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
          node _next_reg_rmask_T_214 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
          node _next_reg_rmask_T_215 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
          node _next_reg_rmask_T_216 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
          node _next_reg_rmask_T_217 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
          node _next_reg_rmask_T_218 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
          node _next_reg_rmask_T_219 = eq(UInt<12>("h301"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_220 = mux(_next_reg_rmask_T_219, _next_reg_rmask_T_205, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_221 = eq(UInt<12>("hf11"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_222 = mux(_next_reg_rmask_T_221, _next_reg_rmask_T_206, _next_reg_rmask_T_220) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_223 = eq(UInt<12>("hf12"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_224 = mux(_next_reg_rmask_T_223, _next_reg_rmask_T_207, _next_reg_rmask_T_222) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_225 = eq(UInt<12>("hf13"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_226 = mux(_next_reg_rmask_T_225, _next_reg_rmask_T_208, _next_reg_rmask_T_224) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_227 = eq(UInt<12>("hf14"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_228 = mux(_next_reg_rmask_T_227, _next_reg_rmask_T_209, _next_reg_rmask_T_226) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_229 = eq(UInt<12>("h300"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_230 = mux(_next_reg_rmask_T_229, _next_reg_rmask_T_210, _next_reg_rmask_T_228) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_231 = eq(UInt<12>("h340"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_232 = mux(_next_reg_rmask_T_231, _next_reg_rmask_T_211, _next_reg_rmask_T_230) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_233 = eq(UInt<12>("h305"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_234 = mux(_next_reg_rmask_T_233, _next_reg_rmask_T_212, _next_reg_rmask_T_232) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_235 = eq(UInt<12>("h306"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_236 = mux(_next_reg_rmask_T_235, _next_reg_rmask_T_213, _next_reg_rmask_T_234) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_237 = eq(UInt<12>("h344"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_238 = mux(_next_reg_rmask_T_237, _next_reg_rmask_T_214, _next_reg_rmask_T_236) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_239 = eq(UInt<12>("h304"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_240 = mux(_next_reg_rmask_T_239, _next_reg_rmask_T_215, _next_reg_rmask_T_238) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_241 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_242 = mux(_next_reg_rmask_T_241, _next_reg_rmask_T_216, _next_reg_rmask_T_240) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_243 = eq(UInt<12>("h342"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_244 = mux(_next_reg_rmask_T_243, _next_reg_rmask_T_217, _next_reg_rmask_T_242) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node _next_reg_rmask_T_245 = eq(UInt<12>("h343"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          node next_reg_rmask_5 = mux(_next_reg_rmask_T_245, _next_reg_rmask_T_218, _next_reg_rmask_T_244) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
          wire next_reg_rData_5 : UInt<64> @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 27:25]
          next_reg_rData_5 <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 27:25]
          node _next_reg_T_990 = eq(UInt<8>("h20"), now.csr.MXLEN) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 52:27]
          when _next_reg_T_990 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 52:27]
            when next_reg_has_5 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 31:17]
              node _next_reg_rData_T_60 = bits(next_reg_nowCSR_5, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:25]
              node _next_reg_rData_T_61 = and(_next_reg_rData_T_60, next_reg_rmask_5) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:40]
              next_reg_rData_5 <= _next_reg_rData_T_61 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:15]
            else :
              next_reg_rData_5 <= UInt<32>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 35:15]
            node _next_reg_T_991 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 39:20]
            when _next_reg_T_991 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 39:20]
              node _next_reg_T_992 = eq(now.csr.IALIGN, UInt<8>("h20")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 45:31]
              when _next_reg_T_992 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 45:46]
                node _next_reg_rData_T_62 = mux(UInt<1>("h1"), UInt<30>("h3fffffff"), UInt<30>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:30]
                node _next_reg_rData_T_63 = cat(_next_reg_rData_T_62, UInt<2>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:25]
                node _next_reg_rData_T_64 = bits(now.csr.mepc, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:77]
                node _next_reg_rData_T_65 = and(_next_reg_rData_T_63, _next_reg_rData_T_64) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:63]
                next_reg_rData_5 <= _next_reg_rData_T_65 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:19]
          else :
            node _next_reg_T_993 = eq(UInt<8>("h40"), now.csr.MXLEN) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 52:27]
            when _next_reg_T_993 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 52:27]
              when next_reg_has_5 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 31:17]
                node _next_reg_rData_T_66 = bits(next_reg_nowCSR_5, 63, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:25]
                node _next_reg_rData_T_67 = and(_next_reg_rData_T_66, next_reg_rmask_5) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:40]
                next_reg_rData_5 <= _next_reg_rData_T_67 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:15]
              else :
                next_reg_rData_5 <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 35:15]
              node _next_reg_T_994 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 39:20]
              when _next_reg_T_994 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 39:20]
                node _next_reg_T_995 = eq(now.csr.IALIGN, UInt<8>("h20")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 45:31]
                when _next_reg_T_995 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 45:46]
                  node _next_reg_rData_T_68 = mux(UInt<1>("h1"), UInt<62>("h3fffffffffffffff"), UInt<62>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:30]
                  node _next_reg_rData_T_69 = cat(_next_reg_rData_T_68, UInt<2>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:25]
                  node _next_reg_rData_T_70 = bits(now.csr.mepc, 63, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:77]
                  node _next_reg_rData_T_71 = and(_next_reg_rData_T_69, _next_reg_rData_T_70) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:63]
                  next_reg_rData_5 <= _next_reg_rData_T_71 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:19]
          node _next_reg_T_996 = bits(next_reg_rData_5, 63, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 19:8]
          next.reg[rd] <= _next_reg_T_996 @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 139:22]
          node _T_1794 = neq(rs1, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 140:18]
          when _T_1794 : @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 140:27]
            node _has_T_378 = eq(UInt<12>("h301"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_379 = mux(_has_T_378, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_380 = eq(UInt<12>("hf11"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_381 = mux(_has_T_380, UInt<1>("h1"), _has_T_379) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_382 = eq(UInt<12>("hf12"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_383 = mux(_has_T_382, UInt<1>("h1"), _has_T_381) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_384 = eq(UInt<12>("hf13"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_385 = mux(_has_T_384, UInt<1>("h1"), _has_T_383) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_386 = eq(UInt<12>("hf14"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_387 = mux(_has_T_386, UInt<1>("h1"), _has_T_385) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_388 = eq(UInt<12>("h300"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_389 = mux(_has_T_388, UInt<1>("h1"), _has_T_387) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_390 = eq(UInt<12>("h340"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_391 = mux(_has_T_390, UInt<1>("h1"), _has_T_389) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_392 = eq(UInt<12>("h305"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_393 = mux(_has_T_392, UInt<1>("h1"), _has_T_391) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_394 = eq(UInt<12>("h306"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_395 = mux(_has_T_394, UInt<1>("h1"), _has_T_393) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_396 = eq(UInt<12>("h344"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_397 = mux(_has_T_396, UInt<1>("h1"), _has_T_395) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_398 = eq(UInt<12>("h304"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_399 = mux(_has_T_398, UInt<1>("h1"), _has_T_397) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_400 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_401 = mux(_has_T_400, UInt<1>("h1"), _has_T_399) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_402 = eq(UInt<12>("h342"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_403 = mux(_has_T_402, UInt<1>("h1"), _has_T_401) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _has_T_404 = eq(UInt<12>("h343"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node has_14 = mux(_has_T_404, UInt<1>("h1"), _has_T_403) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 23:48]
            node _nowCSR_T_81 = eq(UInt<12>("h301"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_82 = mux(_nowCSR_T_81, now.csr.misa, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_83 = eq(UInt<12>("hf11"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_84 = mux(_nowCSR_T_83, now.csr.mvendorid, _nowCSR_T_82) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_85 = eq(UInt<12>("hf12"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_86 = mux(_nowCSR_T_85, now.csr.marchid, _nowCSR_T_84) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_87 = eq(UInt<12>("hf13"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_88 = mux(_nowCSR_T_87, now.csr.mimpid, _nowCSR_T_86) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_89 = eq(UInt<12>("hf14"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_90 = mux(_nowCSR_T_89, now.csr.mhartid, _nowCSR_T_88) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_91 = eq(UInt<12>("h300"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_92 = mux(_nowCSR_T_91, now.csr.mstatus, _nowCSR_T_90) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_93 = eq(UInt<12>("h340"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_94 = mux(_nowCSR_T_93, now.csr.mscratch, _nowCSR_T_92) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_95 = eq(UInt<12>("h305"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_96 = mux(_nowCSR_T_95, now.csr.mtvec, _nowCSR_T_94) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_97 = eq(UInt<12>("h306"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_98 = mux(_nowCSR_T_97, now.csr.mcounteren, _nowCSR_T_96) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_99 = eq(UInt<12>("h344"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_100 = mux(_nowCSR_T_99, now.csr.mip, _nowCSR_T_98) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_101 = eq(UInt<12>("h304"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_102 = mux(_nowCSR_T_101, now.csr.mie, _nowCSR_T_100) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_103 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_104 = mux(_nowCSR_T_103, now.csr.mepc, _nowCSR_T_102) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_105 = eq(UInt<12>("h342"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_106 = mux(_nowCSR_T_105, now.csr.mcause, _nowCSR_T_104) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _nowCSR_T_107 = eq(UInt<12>("h343"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node nowCSR_3 = mux(_nowCSR_T_107, now.csr.mtval, _nowCSR_T_106) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 24:44]
            node _rmask_T_123 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _rmask_T_124 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _rmask_T_125 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _rmask_T_126 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _rmask_T_127 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _rmask_T_128 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _rmask_T_129 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _rmask_T_130 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _rmask_T_131 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _rmask_T_132 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _rmask_T_133 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _rmask_T_134 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _rmask_T_135 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _rmask_T_136 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 29:40]
            node _rmask_T_137 = eq(UInt<12>("h301"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_138 = mux(_rmask_T_137, _rmask_T_123, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_139 = eq(UInt<12>("hf11"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_140 = mux(_rmask_T_139, _rmask_T_124, _rmask_T_138) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_141 = eq(UInt<12>("hf12"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_142 = mux(_rmask_T_141, _rmask_T_125, _rmask_T_140) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_143 = eq(UInt<12>("hf13"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_144 = mux(_rmask_T_143, _rmask_T_126, _rmask_T_142) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_145 = eq(UInt<12>("hf14"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_146 = mux(_rmask_T_145, _rmask_T_127, _rmask_T_144) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_147 = eq(UInt<12>("h300"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_148 = mux(_rmask_T_147, _rmask_T_128, _rmask_T_146) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_149 = eq(UInt<12>("h340"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_150 = mux(_rmask_T_149, _rmask_T_129, _rmask_T_148) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_151 = eq(UInt<12>("h305"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_152 = mux(_rmask_T_151, _rmask_T_130, _rmask_T_150) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_153 = eq(UInt<12>("h306"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_154 = mux(_rmask_T_153, _rmask_T_131, _rmask_T_152) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_155 = eq(UInt<12>("h344"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_156 = mux(_rmask_T_155, _rmask_T_132, _rmask_T_154) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_157 = eq(UInt<12>("h304"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_158 = mux(_rmask_T_157, _rmask_T_133, _rmask_T_156) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_159 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_160 = mux(_rmask_T_159, _rmask_T_134, _rmask_T_158) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_161 = eq(UInt<12>("h342"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_162 = mux(_rmask_T_161, _rmask_T_135, _rmask_T_160) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node _rmask_T_163 = eq(UInt<12>("h343"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            node rmask_3 = mux(_rmask_T_163, _rmask_T_136, _rmask_T_162) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 25:44]
            wire rData_3 : UInt<64> @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 27:25]
            rData_3 <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 27:25]
            node _T_1795 = eq(UInt<8>("h20"), now.csr.MXLEN) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 52:27]
            when _T_1795 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 52:27]
              when has_14 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 31:17]
                node _rData_T_36 = bits(nowCSR_3, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:25]
                node _rData_T_37 = and(_rData_T_36, rmask_3) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:40]
                rData_3 <= _rData_T_37 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:15]
              else :
                rData_3 <= UInt<32>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 35:15]
              node _T_1796 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 39:20]
              when _T_1796 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 39:20]
                node _T_1797 = eq(now.csr.IALIGN, UInt<8>("h20")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 45:31]
                when _T_1797 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 45:46]
                  node _rData_T_38 = mux(UInt<1>("h1"), UInt<30>("h3fffffff"), UInt<30>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:30]
                  node _rData_T_39 = cat(_rData_T_38, UInt<2>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:25]
                  node _rData_T_40 = bits(now.csr.mepc, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:77]
                  node _rData_T_41 = and(_rData_T_39, _rData_T_40) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:63]
                  rData_3 <= _rData_T_41 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:19]
            else :
              node _T_1798 = eq(UInt<8>("h40"), now.csr.MXLEN) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 52:27]
              when _T_1798 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 52:27]
                when has_14 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 31:17]
                  node _rData_T_42 = bits(nowCSR_3, 63, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:25]
                  node _rData_T_43 = and(_rData_T_42, rmask_3) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:40]
                  rData_3 <= _rData_T_43 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 32:15]
                else :
                  rData_3 <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 35:15]
                node _T_1799 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 39:20]
                when _T_1799 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 39:20]
                  node _T_1800 = eq(now.csr.IALIGN, UInt<8>("h20")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 45:31]
                  when _T_1800 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 45:46]
                    node _rData_T_44 = mux(UInt<1>("h1"), UInt<62>("h3fffffffffffffff"), UInt<62>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:30]
                    node _rData_T_45 = cat(_rData_T_44, UInt<2>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:25]
                    node _rData_T_46 = bits(now.csr.mepc, 63, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:77]
                    node _rData_T_47 = and(_rData_T_45, _rData_T_46) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:63]
                    rData_3 <= _rData_T_47 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 46:19]
            node _T_1801 = bits(rData_3, 63, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 19:8]
            node _T_1802 = cat(UInt<59>("h0"), rs1) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 21:10]
            node _T_1803 = not(_T_1802) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 142:63]
            node _T_1804 = and(_T_1801, _T_1803) @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 142:61]
            node _has_T_405 = eq(UInt<12>("h301"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_406 = mux(_has_T_405, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_407 = eq(UInt<12>("hf11"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_408 = mux(_has_T_407, UInt<1>("h1"), _has_T_406) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_409 = eq(UInt<12>("hf12"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_410 = mux(_has_T_409, UInt<1>("h1"), _has_T_408) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_411 = eq(UInt<12>("hf13"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_412 = mux(_has_T_411, UInt<1>("h1"), _has_T_410) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_413 = eq(UInt<12>("hf14"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_414 = mux(_has_T_413, UInt<1>("h1"), _has_T_412) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_415 = eq(UInt<12>("h300"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_416 = mux(_has_T_415, UInt<1>("h1"), _has_T_414) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_417 = eq(UInt<12>("h340"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_418 = mux(_has_T_417, UInt<1>("h1"), _has_T_416) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_419 = eq(UInt<12>("h305"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_420 = mux(_has_T_419, UInt<1>("h1"), _has_T_418) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_421 = eq(UInt<12>("h306"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_422 = mux(_has_T_421, UInt<1>("h1"), _has_T_420) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_423 = eq(UInt<12>("h344"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_424 = mux(_has_T_423, UInt<1>("h1"), _has_T_422) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_425 = eq(UInt<12>("h304"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_426 = mux(_has_T_425, UInt<1>("h1"), _has_T_424) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_427 = eq(UInt<12>("h341"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_428 = mux(_has_T_427, UInt<1>("h1"), _has_T_426) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_429 = eq(UInt<12>("h342"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_430 = mux(_has_T_429, UInt<1>("h1"), _has_T_428) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node _has_T_431 = eq(UInt<12>("h343"), csrAddr) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            node has_15 = mux(_has_T_431, UInt<1>("h1"), _has_T_430) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 61:45]
            when has_15 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 62:15]
              node _T_1805 = eq(csrAddr, UInt<12>("h301")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
              when _T_1805 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
                node _T_1806 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_misa_T_30 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_misa_T_31 = not(_next_csr_misa_T_30) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
                node _next_csr_misa_T_32 = and(now.csr.misa, _next_csr_misa_T_31) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
                node _next_csr_misa_T_33 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_misa_T_34 = and(_T_1804, _next_csr_misa_T_33) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
                node _next_csr_misa_T_35 = or(_next_csr_misa_T_32, _next_csr_misa_T_34) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
                next.csr.misa <= _next_csr_misa_T_35 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
              node _T_1807 = eq(csrAddr, UInt<12>("hf11")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
              when _T_1807 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
                skip
              node _T_1808 = eq(csrAddr, UInt<12>("hf12")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
              when _T_1808 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
                skip
              node _T_1809 = eq(csrAddr, UInt<12>("hf13")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
              when _T_1809 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
                skip
              node _T_1810 = eq(csrAddr, UInt<12>("hf14")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
              when _T_1810 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
                skip
              node _T_1811 = eq(csrAddr, UInt<12>("h300")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
              when _T_1811 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
                node _T_1812 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mstatus_T_32 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mstatus_T_33 = not(_next_csr_mstatus_T_32) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
                node _next_csr_mstatus_T_34 = and(now.csr.mstatus, _next_csr_mstatus_T_33) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
                node _next_csr_mstatus_T_35 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mstatus_T_36 = and(_T_1804, _next_csr_mstatus_T_35) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
                node _next_csr_mstatus_T_37 = or(_next_csr_mstatus_T_34, _next_csr_mstatus_T_36) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
                wire _next_csr_mstatus_mstatusOld_WIRE_10 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                wire _next_csr_mstatus_mstatusOld_WIRE_11 : UInt<64> @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_11 <= _next_csr_mstatus_T_37 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_130 = bits(_next_csr_mstatus_mstatusOld_WIRE_11, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_10.pad4 <= _next_csr_mstatus_mstatusOld_T_130 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_131 = bits(_next_csr_mstatus_mstatusOld_WIRE_11, 1, 1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_10.sie <= _next_csr_mstatus_mstatusOld_T_131 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_132 = bits(_next_csr_mstatus_mstatusOld_WIRE_11, 2, 2) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_10.pad3 <= _next_csr_mstatus_mstatusOld_T_132 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_133 = bits(_next_csr_mstatus_mstatusOld_WIRE_11, 3, 3) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_10.mie <= _next_csr_mstatus_mstatusOld_T_133 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_134 = bits(_next_csr_mstatus_mstatusOld_WIRE_11, 4, 4) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_10.pad2 <= _next_csr_mstatus_mstatusOld_T_134 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_135 = bits(_next_csr_mstatus_mstatusOld_WIRE_11, 5, 5) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_10.spie <= _next_csr_mstatus_mstatusOld_T_135 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_136 = bits(_next_csr_mstatus_mstatusOld_WIRE_11, 6, 6) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_10.ube <= _next_csr_mstatus_mstatusOld_T_136 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_137 = bits(_next_csr_mstatus_mstatusOld_WIRE_11, 7, 7) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_10.mpie <= _next_csr_mstatus_mstatusOld_T_137 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_138 = bits(_next_csr_mstatus_mstatusOld_WIRE_11, 8, 8) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_10.spp <= _next_csr_mstatus_mstatusOld_T_138 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_139 = bits(_next_csr_mstatus_mstatusOld_WIRE_11, 10, 9) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_10.vs <= _next_csr_mstatus_mstatusOld_T_139 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_140 = bits(_next_csr_mstatus_mstatusOld_WIRE_11, 12, 11) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_10.mpp <= _next_csr_mstatus_mstatusOld_T_140 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_141 = bits(_next_csr_mstatus_mstatusOld_WIRE_11, 14, 13) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_10.fs <= _next_csr_mstatus_mstatusOld_T_141 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_142 = bits(_next_csr_mstatus_mstatusOld_WIRE_11, 16, 15) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_10.xs <= _next_csr_mstatus_mstatusOld_T_142 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_143 = bits(_next_csr_mstatus_mstatusOld_WIRE_11, 17, 17) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_10.mprv <= _next_csr_mstatus_mstatusOld_T_143 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_144 = bits(_next_csr_mstatus_mstatusOld_WIRE_11, 18, 18) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_10.sum <= _next_csr_mstatus_mstatusOld_T_144 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_145 = bits(_next_csr_mstatus_mstatusOld_WIRE_11, 19, 19) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_10.mxr <= _next_csr_mstatus_mstatusOld_T_145 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_146 = bits(_next_csr_mstatus_mstatusOld_WIRE_11, 20, 20) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_10.tvm <= _next_csr_mstatus_mstatusOld_T_146 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_147 = bits(_next_csr_mstatus_mstatusOld_WIRE_11, 21, 21) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_10.tw <= _next_csr_mstatus_mstatusOld_T_147 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_148 = bits(_next_csr_mstatus_mstatusOld_WIRE_11, 22, 22) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_10.tsr <= _next_csr_mstatus_mstatusOld_T_148 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_149 = bits(_next_csr_mstatus_mstatusOld_WIRE_11, 31, 23) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_10.pad0 <= _next_csr_mstatus_mstatusOld_T_149 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_150 = bits(_next_csr_mstatus_mstatusOld_WIRE_11, 33, 32) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_10.uxl <= _next_csr_mstatus_mstatusOld_T_150 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_151 = bits(_next_csr_mstatus_mstatusOld_WIRE_11, 35, 34) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_10.sxl <= _next_csr_mstatus_mstatusOld_T_151 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_152 = bits(_next_csr_mstatus_mstatusOld_WIRE_11, 36, 36) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_10.sbe <= _next_csr_mstatus_mstatusOld_T_152 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_153 = bits(_next_csr_mstatus_mstatusOld_WIRE_11, 37, 37) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_10.mbe <= _next_csr_mstatus_mstatusOld_T_153 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_154 = bits(_next_csr_mstatus_mstatusOld_WIRE_11, 62, 38) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_10.pad1 <= _next_csr_mstatus_mstatusOld_T_154 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                node _next_csr_mstatus_mstatusOld_T_155 = bits(_next_csr_mstatus_mstatusOld_WIRE_11, 63, 63) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                _next_csr_mstatus_mstatusOld_WIRE_10.sd <= _next_csr_mstatus_mstatusOld_T_155 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:49]
                wire next_csr_mstatus_mstatusOld_5 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:32]
                next_csr_mstatus_mstatusOld_5 <= _next_csr_mstatus_mstatusOld_WIRE_10 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 52:32]
                node _next_csr_mstatus_mstatusNew_T_15 = eq(next_csr_mstatus_mstatusOld_5.fs, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:42]
                node next_csr_mstatus_mstatusNew_lo_lo_lo_hi_5 = cat(next_csr_mstatus_mstatusOld_5.pad3, next_csr_mstatus_mstatusOld_5.sie) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_lo_lo_lo_5 = cat(next_csr_mstatus_mstatusNew_lo_lo_lo_hi_5, next_csr_mstatus_mstatusOld_5.pad4) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_lo_lo_hi_hi_5 = cat(next_csr_mstatus_mstatusOld_5.spie, next_csr_mstatus_mstatusOld_5.pad2) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_lo_lo_hi_5 = cat(next_csr_mstatus_mstatusNew_lo_lo_hi_hi_5, next_csr_mstatus_mstatusOld_5.mie) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_lo_lo_5 = cat(next_csr_mstatus_mstatusNew_lo_lo_hi_5, next_csr_mstatus_mstatusNew_lo_lo_lo_5) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_lo_hi_lo_hi_5 = cat(next_csr_mstatus_mstatusOld_5.spp, next_csr_mstatus_mstatusOld_5.mpie) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_lo_hi_lo_5 = cat(next_csr_mstatus_mstatusNew_lo_hi_lo_hi_5, next_csr_mstatus_mstatusOld_5.ube) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_lo_hi_hi_lo_5 = cat(next_csr_mstatus_mstatusOld_5.mpp, next_csr_mstatus_mstatusOld_5.vs) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_lo_hi_hi_hi_5 = cat(next_csr_mstatus_mstatusOld_5.xs, next_csr_mstatus_mstatusOld_5.fs) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_lo_hi_hi_5 = cat(next_csr_mstatus_mstatusNew_lo_hi_hi_hi_5, next_csr_mstatus_mstatusNew_lo_hi_hi_lo_5) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_lo_hi_5 = cat(next_csr_mstatus_mstatusNew_lo_hi_hi_5, next_csr_mstatus_mstatusNew_lo_hi_lo_5) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_lo_5 = cat(next_csr_mstatus_mstatusNew_lo_hi_5, next_csr_mstatus_mstatusNew_lo_lo_5) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_hi_lo_lo_hi_5 = cat(next_csr_mstatus_mstatusOld_5.mxr, next_csr_mstatus_mstatusOld_5.sum) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_hi_lo_lo_5 = cat(next_csr_mstatus_mstatusNew_hi_lo_lo_hi_5, next_csr_mstatus_mstatusOld_5.mprv) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_hi_lo_hi_hi_5 = cat(next_csr_mstatus_mstatusOld_5.tsr, next_csr_mstatus_mstatusOld_5.tw) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_hi_lo_hi_5 = cat(next_csr_mstatus_mstatusNew_hi_lo_hi_hi_5, next_csr_mstatus_mstatusOld_5.tvm) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_hi_lo_5 = cat(next_csr_mstatus_mstatusNew_hi_lo_hi_5, next_csr_mstatus_mstatusNew_hi_lo_lo_5) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_hi_hi_lo_hi_5 = cat(next_csr_mstatus_mstatusOld_5.sxl, next_csr_mstatus_mstatusOld_5.uxl) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_hi_hi_lo_5 = cat(next_csr_mstatus_mstatusNew_hi_hi_lo_hi_5, next_csr_mstatus_mstatusOld_5.pad0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_hi_hi_hi_lo_5 = cat(next_csr_mstatus_mstatusOld_5.mbe, next_csr_mstatus_mstatusOld_5.sbe) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_hi_hi_hi_hi_5 = cat(next_csr_mstatus_mstatusOld_5.sd, next_csr_mstatus_mstatusOld_5.pad1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_hi_hi_hi_5 = cat(next_csr_mstatus_mstatusNew_hi_hi_hi_hi_5, next_csr_mstatus_mstatusNew_hi_hi_hi_lo_5) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_hi_hi_5 = cat(next_csr_mstatus_mstatusNew_hi_hi_hi_5, next_csr_mstatus_mstatusNew_hi_hi_lo_5) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node next_csr_mstatus_mstatusNew_hi_5 = cat(next_csr_mstatus_mstatusNew_hi_hi_5, next_csr_mstatus_mstatusNew_hi_lo_5) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node _next_csr_mstatus_mstatusNew_T_16 = cat(next_csr_mstatus_mstatusNew_hi_5, next_csr_mstatus_mstatusNew_lo_5) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:66]
                node _next_csr_mstatus_mstatusNew_T_17 = bits(_next_csr_mstatus_mstatusNew_T_16, 62, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:72]
                node next_csr_mstatus_mstatusNew_5 = cat(_next_csr_mstatus_mstatusNew_T_15, _next_csr_mstatus_mstatusNew_T_17) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 65:27]
                next.csr.mstatus <= next_csr_mstatus_mstatusNew_5 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
              node _T_1813 = eq(csrAddr, UInt<12>("h340")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
              when _T_1813 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
                node _T_1814 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mscratch_T_30 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mscratch_T_31 = not(_next_csr_mscratch_T_30) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
                node _next_csr_mscratch_T_32 = and(now.csr.mscratch, _next_csr_mscratch_T_31) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
                node _next_csr_mscratch_T_33 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mscratch_T_34 = and(_T_1804, _next_csr_mscratch_T_33) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
                node _next_csr_mscratch_T_35 = or(_next_csr_mscratch_T_32, _next_csr_mscratch_T_34) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
                next.csr.mscratch <= _next_csr_mscratch_T_35 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
              node _T_1815 = eq(csrAddr, UInt<12>("h305")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
              when _T_1815 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
                node _T_1816 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mtvec_T_30 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mtvec_T_31 = not(_next_csr_mtvec_T_30) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
                node _next_csr_mtvec_T_32 = and(now.csr.mtvec, _next_csr_mtvec_T_31) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
                node _next_csr_mtvec_T_33 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mtvec_T_34 = and(_T_1804, _next_csr_mtvec_T_33) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
                node _next_csr_mtvec_T_35 = or(_next_csr_mtvec_T_32, _next_csr_mtvec_T_34) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
                next.csr.mtvec <= _next_csr_mtvec_T_35 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
              node _T_1817 = eq(csrAddr, UInt<12>("h306")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
              when _T_1817 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
                node _T_1818 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mcounteren_T_30 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mcounteren_T_31 = not(_next_csr_mcounteren_T_30) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
                node _next_csr_mcounteren_T_32 = and(now.csr.mcounteren, _next_csr_mcounteren_T_31) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
                node _next_csr_mcounteren_T_33 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mcounteren_T_34 = and(_T_1804, _next_csr_mcounteren_T_33) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
                node _next_csr_mcounteren_T_35 = or(_next_csr_mcounteren_T_32, _next_csr_mcounteren_T_34) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
                next.csr.mcounteren <= _next_csr_mcounteren_T_35 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
              node _T_1819 = eq(csrAddr, UInt<12>("h344")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
              when _T_1819 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
                node _next_csr_mip_T_20 = not(UInt<11>("h77f")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
                node _next_csr_mip_T_21 = and(now.csr.mip, _next_csr_mip_T_20) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
                node _next_csr_mip_T_22 = and(_T_1804, UInt<11>("h77f")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
                node _next_csr_mip_T_23 = or(_next_csr_mip_T_21, _next_csr_mip_T_22) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
                next.csr.mip <= _next_csr_mip_T_23 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
              node _T_1820 = eq(csrAddr, UInt<12>("h304")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
              when _T_1820 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
                node _T_1821 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mie_T_30 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mie_T_31 = not(_next_csr_mie_T_30) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
                node _next_csr_mie_T_32 = and(now.csr.mie, _next_csr_mie_T_31) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
                node _next_csr_mie_T_33 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mie_T_34 = and(_T_1804, _next_csr_mie_T_33) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
                node _next_csr_mie_T_35 = or(_next_csr_mie_T_32, _next_csr_mie_T_34) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
                next.csr.mie <= _next_csr_mie_T_35 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
              node _T_1822 = eq(csrAddr, UInt<12>("h341")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
              when _T_1822 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
                node _T_1823 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mepc_T_30 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mepc_T_31 = not(_next_csr_mepc_T_30) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
                node _next_csr_mepc_T_32 = and(now.csr.mepc, _next_csr_mepc_T_31) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
                node _next_csr_mepc_T_33 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mepc_T_34 = and(_T_1804, _next_csr_mepc_T_33) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
                node _next_csr_mepc_T_35 = or(_next_csr_mepc_T_32, _next_csr_mepc_T_34) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
                next.csr.mepc <= _next_csr_mepc_T_35 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
              node _T_1824 = eq(csrAddr, UInt<12>("h342")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
              when _T_1824 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
                node _T_1825 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mcause_T_30 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mcause_T_31 = not(_next_csr_mcause_T_30) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
                node _next_csr_mcause_T_32 = and(now.csr.mcause, _next_csr_mcause_T_31) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
                node _next_csr_mcause_T_33 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mcause_T_34 = and(_T_1804, _next_csr_mcause_T_33) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
                node _next_csr_mcause_T_35 = or(_next_csr_mcause_T_32, _next_csr_mcause_T_34) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
                next.csr.mcause <= _next_csr_mcause_T_35 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
              node _T_1826 = eq(csrAddr, UInt<12>("h343")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:19]
              when _T_1826 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 67:34]
                node _T_1827 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mtval_T_48 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mtval_T_49 = not(_next_csr_mtval_T_48) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:53]
                node _next_csr_mtval_T_50 = and(now.csr.mtval, _next_csr_mtval_T_49) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:51]
                node _next_csr_mtval_T_51 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 30:40]
                node _next_csr_mtval_T_52 = and(_T_1804, _next_csr_mtval_T_51) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:80]
                node _next_csr_mtval_T_53 = or(_next_csr_mtval_T_50, _next_csr_mtval_T_52) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:72]
                next.csr.mtval <= _next_csr_mtval_T_53 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 70:21]
            else :
              exceptionVec[2] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
              raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
      next.reg[0] <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 148:17]
      node _T_1828 = eq(global_data.setpc, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/RiscvCore.scala 150:10]
      when _T_1828 : @[src/main/scala/rvspeccore/core/RiscvCore.scala 150:30]
        node _next_pc_T_30 = bits(inst, 1, 0) @[src/main/scala/rvspeccore/core/RiscvCore.scala 154:37]
        node _next_pc_T_31 = eq(_next_pc_T_30, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/RiscvCore.scala 154:44]
        node _next_pc_T_32 = mux(_next_pc_T_31, UInt<3>("h4"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/RiscvCore.scala 154:32]
        node _next_pc_T_33 = add(now.pc, _next_pc_T_32) @[src/main/scala/rvspeccore/core/RiscvCore.scala 154:27]
        node _next_pc_T_34 = tail(_next_pc_T_33, 1) @[src/main/scala/rvspeccore/core/RiscvCore.scala 154:27]
        next.pc <= _next_pc_T_34 @[src/main/scala/rvspeccore/core/RiscvCore.scala 154:17]
      when illegalInstruction : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 133:30]
        exceptionVec[2] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
        raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
      when raiseExceptionIntr : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 136:30]
        event.valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 137:19]
        event.cause <= exceptionNO @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 150:25]
        event.exceptionPC <= now.pc @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 151:25]
        node _event_exceptionInst_T = bits(inst, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 152:32]
        event.exceptionInst <= _event_exceptionInst_T @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 152:25]
        node _delegS_T = dshr(now.csr.medeleg, exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 155:24]
        node _delegS_T_1 = bits(_delegS_T, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 155:24]
        node _delegS_T_2 = lt(now.internal.privilegeMode, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 155:70]
        node delegS = and(_delegS_T_1, _delegS_T_2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 155:39]
        wire _mstatusOld_WIRE_4 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        wire _mstatusOld_WIRE_5 : UInt<64> @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE_5 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        node _mstatusOld_T_52 = bits(_mstatusOld_WIRE_5, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE_4.pad4 <= _mstatusOld_T_52 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        node _mstatusOld_T_53 = bits(_mstatusOld_WIRE_5, 1, 1) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE_4.sie <= _mstatusOld_T_53 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        node _mstatusOld_T_54 = bits(_mstatusOld_WIRE_5, 2, 2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE_4.pad3 <= _mstatusOld_T_54 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        node _mstatusOld_T_55 = bits(_mstatusOld_WIRE_5, 3, 3) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE_4.mie <= _mstatusOld_T_55 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        node _mstatusOld_T_56 = bits(_mstatusOld_WIRE_5, 4, 4) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE_4.pad2 <= _mstatusOld_T_56 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        node _mstatusOld_T_57 = bits(_mstatusOld_WIRE_5, 5, 5) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE_4.spie <= _mstatusOld_T_57 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        node _mstatusOld_T_58 = bits(_mstatusOld_WIRE_5, 6, 6) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE_4.ube <= _mstatusOld_T_58 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        node _mstatusOld_T_59 = bits(_mstatusOld_WIRE_5, 7, 7) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE_4.mpie <= _mstatusOld_T_59 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        node _mstatusOld_T_60 = bits(_mstatusOld_WIRE_5, 8, 8) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE_4.spp <= _mstatusOld_T_60 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        node _mstatusOld_T_61 = bits(_mstatusOld_WIRE_5, 10, 9) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE_4.vs <= _mstatusOld_T_61 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        node _mstatusOld_T_62 = bits(_mstatusOld_WIRE_5, 12, 11) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE_4.mpp <= _mstatusOld_T_62 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        node _mstatusOld_T_63 = bits(_mstatusOld_WIRE_5, 14, 13) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE_4.fs <= _mstatusOld_T_63 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        node _mstatusOld_T_64 = bits(_mstatusOld_WIRE_5, 16, 15) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE_4.xs <= _mstatusOld_T_64 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        node _mstatusOld_T_65 = bits(_mstatusOld_WIRE_5, 17, 17) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE_4.mprv <= _mstatusOld_T_65 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        node _mstatusOld_T_66 = bits(_mstatusOld_WIRE_5, 18, 18) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE_4.sum <= _mstatusOld_T_66 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        node _mstatusOld_T_67 = bits(_mstatusOld_WIRE_5, 19, 19) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE_4.mxr <= _mstatusOld_T_67 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        node _mstatusOld_T_68 = bits(_mstatusOld_WIRE_5, 20, 20) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE_4.tvm <= _mstatusOld_T_68 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        node _mstatusOld_T_69 = bits(_mstatusOld_WIRE_5, 21, 21) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE_4.tw <= _mstatusOld_T_69 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        node _mstatusOld_T_70 = bits(_mstatusOld_WIRE_5, 22, 22) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE_4.tsr <= _mstatusOld_T_70 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        node _mstatusOld_T_71 = bits(_mstatusOld_WIRE_5, 31, 23) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE_4.pad0 <= _mstatusOld_T_71 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        node _mstatusOld_T_72 = bits(_mstatusOld_WIRE_5, 33, 32) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE_4.uxl <= _mstatusOld_T_72 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        node _mstatusOld_T_73 = bits(_mstatusOld_WIRE_5, 35, 34) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE_4.sxl <= _mstatusOld_T_73 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        node _mstatusOld_T_74 = bits(_mstatusOld_WIRE_5, 36, 36) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE_4.sbe <= _mstatusOld_T_74 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        node _mstatusOld_T_75 = bits(_mstatusOld_WIRE_5, 37, 37) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE_4.mbe <= _mstatusOld_T_75 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        node _mstatusOld_T_76 = bits(_mstatusOld_WIRE_5, 62, 38) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE_4.pad1 <= _mstatusOld_T_76 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        node _mstatusOld_T_77 = bits(_mstatusOld_WIRE_5, 63, 63) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE_4.sd <= _mstatusOld_T_77 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        wire mstatusOld_2 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:30]
        mstatusOld_2 <= _mstatusOld_WIRE_4 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:30]
        wire _mstatusNew_WIRE_4 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        wire _mstatusNew_WIRE_5 : UInt<64> @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE_5 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        node _mstatusNew_T_52 = bits(_mstatusNew_WIRE_5, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE_4.pad4 <= _mstatusNew_T_52 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        node _mstatusNew_T_53 = bits(_mstatusNew_WIRE_5, 1, 1) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE_4.sie <= _mstatusNew_T_53 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        node _mstatusNew_T_54 = bits(_mstatusNew_WIRE_5, 2, 2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE_4.pad3 <= _mstatusNew_T_54 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        node _mstatusNew_T_55 = bits(_mstatusNew_WIRE_5, 3, 3) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE_4.mie <= _mstatusNew_T_55 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        node _mstatusNew_T_56 = bits(_mstatusNew_WIRE_5, 4, 4) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE_4.pad2 <= _mstatusNew_T_56 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        node _mstatusNew_T_57 = bits(_mstatusNew_WIRE_5, 5, 5) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE_4.spie <= _mstatusNew_T_57 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        node _mstatusNew_T_58 = bits(_mstatusNew_WIRE_5, 6, 6) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE_4.ube <= _mstatusNew_T_58 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        node _mstatusNew_T_59 = bits(_mstatusNew_WIRE_5, 7, 7) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE_4.mpie <= _mstatusNew_T_59 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        node _mstatusNew_T_60 = bits(_mstatusNew_WIRE_5, 8, 8) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE_4.spp <= _mstatusNew_T_60 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        node _mstatusNew_T_61 = bits(_mstatusNew_WIRE_5, 10, 9) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE_4.vs <= _mstatusNew_T_61 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        node _mstatusNew_T_62 = bits(_mstatusNew_WIRE_5, 12, 11) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE_4.mpp <= _mstatusNew_T_62 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        node _mstatusNew_T_63 = bits(_mstatusNew_WIRE_5, 14, 13) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE_4.fs <= _mstatusNew_T_63 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        node _mstatusNew_T_64 = bits(_mstatusNew_WIRE_5, 16, 15) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE_4.xs <= _mstatusNew_T_64 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        node _mstatusNew_T_65 = bits(_mstatusNew_WIRE_5, 17, 17) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE_4.mprv <= _mstatusNew_T_65 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        node _mstatusNew_T_66 = bits(_mstatusNew_WIRE_5, 18, 18) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE_4.sum <= _mstatusNew_T_66 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        node _mstatusNew_T_67 = bits(_mstatusNew_WIRE_5, 19, 19) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE_4.mxr <= _mstatusNew_T_67 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        node _mstatusNew_T_68 = bits(_mstatusNew_WIRE_5, 20, 20) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE_4.tvm <= _mstatusNew_T_68 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        node _mstatusNew_T_69 = bits(_mstatusNew_WIRE_5, 21, 21) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE_4.tw <= _mstatusNew_T_69 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        node _mstatusNew_T_70 = bits(_mstatusNew_WIRE_5, 22, 22) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE_4.tsr <= _mstatusNew_T_70 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        node _mstatusNew_T_71 = bits(_mstatusNew_WIRE_5, 31, 23) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE_4.pad0 <= _mstatusNew_T_71 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        node _mstatusNew_T_72 = bits(_mstatusNew_WIRE_5, 33, 32) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE_4.uxl <= _mstatusNew_T_72 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        node _mstatusNew_T_73 = bits(_mstatusNew_WIRE_5, 35, 34) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE_4.sxl <= _mstatusNew_T_73 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        node _mstatusNew_T_74 = bits(_mstatusNew_WIRE_5, 36, 36) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE_4.sbe <= _mstatusNew_T_74 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        node _mstatusNew_T_75 = bits(_mstatusNew_WIRE_5, 37, 37) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE_4.mbe <= _mstatusNew_T_75 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        node _mstatusNew_T_76 = bits(_mstatusNew_WIRE_5, 62, 38) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE_4.pad1 <= _mstatusNew_T_76 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        node _mstatusNew_T_77 = bits(_mstatusNew_WIRE_5, 63, 63) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE_4.sd <= _mstatusNew_T_77 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        wire mstatusNew_2 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:30]
        mstatusNew_2 <= _mstatusNew_WIRE_4 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:30]
        when delegS : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 160:18]
          event.cause <= next.csr.scause @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 161:35]
          mstatusNew_2.spp <= now.internal.privilegeMode @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 162:35]
          mstatusNew_2.spie <= mstatusOld_2.sie @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 163:35]
          mstatusNew_2.sie <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 164:35]
          next.internal.privilegeMode <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 165:35]
          node _T_1829 = eq(UInt<8>("h20"), now.csr.MXLEN) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 166:29]
          when _T_1829 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 166:29]
            node _next_csr_scause_T = cat(UInt<25>("h0"), exceptionNO) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 21:10]
            node _next_csr_scause_T_1 = cat(UInt<1>("h0"), _next_csr_scause_T) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 252:29]
            next.csr.scause <= _next_csr_scause_T_1 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 252:23]
            next.csr.sepc <= now.pc @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 254:35]
            mstatusNew_2.spp <= now.internal.privilegeMode @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 255:35]
            mstatusNew_2.spie <= mstatusOld_2.sie @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 256:35]
            mstatusNew_2.sie <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 257:35]
            next.internal.privilegeMode <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 258:35]
            next.csr.stval <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 259:35]
            node next_csr_mstatus_lo_lo_lo_hi_2 = cat(mstatusNew_2.pad3, mstatusNew_2.sie) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
            node next_csr_mstatus_lo_lo_lo_2 = cat(next_csr_mstatus_lo_lo_lo_hi_2, mstatusNew_2.pad4) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
            node next_csr_mstatus_lo_lo_hi_hi_2 = cat(mstatusNew_2.spie, mstatusNew_2.pad2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
            node next_csr_mstatus_lo_lo_hi_2 = cat(next_csr_mstatus_lo_lo_hi_hi_2, mstatusNew_2.mie) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
            node next_csr_mstatus_lo_lo_2 = cat(next_csr_mstatus_lo_lo_hi_2, next_csr_mstatus_lo_lo_lo_2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
            node next_csr_mstatus_lo_hi_lo_hi_2 = cat(mstatusNew_2.spp, mstatusNew_2.mpie) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
            node next_csr_mstatus_lo_hi_lo_2 = cat(next_csr_mstatus_lo_hi_lo_hi_2, mstatusNew_2.ube) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
            node next_csr_mstatus_lo_hi_hi_lo_2 = cat(mstatusNew_2.mpp, mstatusNew_2.vs) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
            node next_csr_mstatus_lo_hi_hi_hi_2 = cat(mstatusNew_2.xs, mstatusNew_2.fs) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
            node next_csr_mstatus_lo_hi_hi_2 = cat(next_csr_mstatus_lo_hi_hi_hi_2, next_csr_mstatus_lo_hi_hi_lo_2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
            node next_csr_mstatus_lo_hi_2 = cat(next_csr_mstatus_lo_hi_hi_2, next_csr_mstatus_lo_hi_lo_2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
            node next_csr_mstatus_lo_2 = cat(next_csr_mstatus_lo_hi_2, next_csr_mstatus_lo_lo_2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
            node next_csr_mstatus_hi_lo_lo_hi_2 = cat(mstatusNew_2.mxr, mstatusNew_2.sum) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
            node next_csr_mstatus_hi_lo_lo_2 = cat(next_csr_mstatus_hi_lo_lo_hi_2, mstatusNew_2.mprv) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
            node next_csr_mstatus_hi_lo_hi_hi_2 = cat(mstatusNew_2.tsr, mstatusNew_2.tw) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
            node next_csr_mstatus_hi_lo_hi_2 = cat(next_csr_mstatus_hi_lo_hi_hi_2, mstatusNew_2.tvm) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
            node next_csr_mstatus_hi_lo_2 = cat(next_csr_mstatus_hi_lo_hi_2, next_csr_mstatus_hi_lo_lo_2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
            node next_csr_mstatus_hi_hi_lo_hi_2 = cat(mstatusNew_2.sxl, mstatusNew_2.uxl) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
            node next_csr_mstatus_hi_hi_lo_2 = cat(next_csr_mstatus_hi_hi_lo_hi_2, mstatusNew_2.pad0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
            node next_csr_mstatus_hi_hi_hi_lo_2 = cat(mstatusNew_2.mbe, mstatusNew_2.sbe) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
            node next_csr_mstatus_hi_hi_hi_hi_2 = cat(mstatusNew_2.sd, mstatusNew_2.pad1) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
            node next_csr_mstatus_hi_hi_hi_2 = cat(next_csr_mstatus_hi_hi_hi_hi_2, next_csr_mstatus_hi_hi_hi_lo_2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
            node next_csr_mstatus_hi_hi_2 = cat(next_csr_mstatus_hi_hi_hi_2, next_csr_mstatus_hi_hi_lo_2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
            node next_csr_mstatus_hi_2 = cat(next_csr_mstatus_hi_hi_2, next_csr_mstatus_hi_lo_2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
            node _next_csr_mstatus_T_38 = cat(next_csr_mstatus_hi_2, next_csr_mstatus_lo_2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
            next.csr.mstatus <= _next_csr_mstatus_T_38 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:35]
            node _T_1830 = eq(UInt<2>("h2"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 263:29]
            when _T_1830 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 263:29]
              node _T_1831 = bits(inst, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 271:20]
              node _T_1832 = neq(_T_1831, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 271:27]
              when _T_1832 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 271:45]
                node _next_csr_stval_T = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 271:69]
                next.csr.stval <= _next_csr_stval_T @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 271:62]
              else :
                node _next_csr_stval_T_1 = bits(inst, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 272:48]
                next.csr.stval <= _next_csr_stval_T_1 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 272:41]
            else :
              node _T_1833 = eq(UInt<1>("h1"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 263:29]
              when _T_1833 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 263:29]
                node _T_1834 = bits(inst, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 275:20]
                node _T_1835 = neq(_T_1834, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 275:27]
                when _T_1835 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 275:45]
                  node _next_csr_stval_T_2 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 275:69]
                  next.csr.stval <= _next_csr_stval_T_2 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 275:62]
                else :
                  node _next_csr_stval_T_3 = bits(inst, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 276:48]
                  next.csr.stval <= _next_csr_stval_T_3 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 276:41]
              else :
                node _T_1836 = eq(UInt<2>("h3"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 263:29]
                when _T_1836 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 263:29]
                  node _T_1837 = bits(inst, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 280:20]
                  node _T_1838 = neq(_T_1837, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 280:27]
                  when _T_1838 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 280:45]
                    node _next_csr_stval_T_4 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 280:69]
                    next.csr.stval <= _next_csr_stval_T_4 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 280:62]
                  else :
                    node _next_csr_stval_T_5 = bits(inst, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 281:48]
                    next.csr.stval <= _next_csr_stval_T_5 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 281:41]
                else :
                  node _T_1839 = eq(UInt<4>("hb"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 263:29]
                  when _T_1839 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 263:29]
                    next.csr.stval <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 288:26]
                  else :
                    node _T_1840 = eq(UInt<3>("h6"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 263:29]
                    when _T_1840 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 263:29]
                      next.csr.stval <= mem.write.addr @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 292:26]
                    else :
                      node _T_1841 = eq(UInt<3>("h4"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 263:29]
                      when _T_1841 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 263:29]
                        next.csr.stval <= mem.read.addr @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 296:26]
                      else :
                        node _T_1842 = eq(UInt<1>("h0"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 263:29]
                        when _T_1842 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 263:29]
                          skip
            node _T_1843 = bits(now.csr.stvec, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 308:27]
            node _T_1844 = eq(UInt<2>("h0"), _T_1843) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 308:35]
            when _T_1844 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 308:35]
              global_data.setpc <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 311:29]
              node _next_pc_T_35 = bits(now.csr.stvec, 31, 2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 312:46]
              node _next_pc_T_36 = shl(_next_pc_T_35, 2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 312:62]
              next.pc <= _next_pc_T_36 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 312:29]
            else :
              node _T_1845 = eq(UInt<2>("h1"), _T_1843) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 308:35]
              when _T_1845 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 308:35]
                global_data.setpc <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 316:29]
                node _next_pc_T_37 = bits(now.csr.stvec, 31, 2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 317:45]
                node _next_pc_T_38 = cat(UInt<26>("h0"), exceptionNO) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 21:10]
                node _next_pc_T_39 = add(_next_pc_T_37, _next_pc_T_38) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 317:60]
                node _next_pc_T_40 = tail(_next_pc_T_39, 1) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 317:60]
                node _next_pc_T_41 = shl(_next_pc_T_40, 2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 317:92]
                next.pc <= _next_pc_T_41 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 317:29]
          else :
            node _T_1846 = eq(UInt<8>("h40"), now.csr.MXLEN) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 166:29]
            when _T_1846 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 166:29]
              node _next_csr_scause_T_2 = cat(UInt<57>("h0"), exceptionNO) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 21:10]
              node _next_csr_scause_T_3 = cat(UInt<1>("h0"), _next_csr_scause_T_2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 252:29]
              next.csr.scause <= _next_csr_scause_T_3 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 252:23]
              next.csr.sepc <= now.pc @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 254:35]
              mstatusNew_2.spp <= now.internal.privilegeMode @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 255:35]
              mstatusNew_2.spie <= mstatusOld_2.sie @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 256:35]
              mstatusNew_2.sie <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 257:35]
              next.internal.privilegeMode <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 258:35]
              next.csr.stval <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 259:35]
              node next_csr_mstatus_lo_lo_lo_hi_3 = cat(mstatusNew_2.pad3, mstatusNew_2.sie) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
              node next_csr_mstatus_lo_lo_lo_3 = cat(next_csr_mstatus_lo_lo_lo_hi_3, mstatusNew_2.pad4) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
              node next_csr_mstatus_lo_lo_hi_hi_3 = cat(mstatusNew_2.spie, mstatusNew_2.pad2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
              node next_csr_mstatus_lo_lo_hi_3 = cat(next_csr_mstatus_lo_lo_hi_hi_3, mstatusNew_2.mie) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
              node next_csr_mstatus_lo_lo_3 = cat(next_csr_mstatus_lo_lo_hi_3, next_csr_mstatus_lo_lo_lo_3) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
              node next_csr_mstatus_lo_hi_lo_hi_3 = cat(mstatusNew_2.spp, mstatusNew_2.mpie) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
              node next_csr_mstatus_lo_hi_lo_3 = cat(next_csr_mstatus_lo_hi_lo_hi_3, mstatusNew_2.ube) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
              node next_csr_mstatus_lo_hi_hi_lo_3 = cat(mstatusNew_2.mpp, mstatusNew_2.vs) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
              node next_csr_mstatus_lo_hi_hi_hi_3 = cat(mstatusNew_2.xs, mstatusNew_2.fs) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
              node next_csr_mstatus_lo_hi_hi_3 = cat(next_csr_mstatus_lo_hi_hi_hi_3, next_csr_mstatus_lo_hi_hi_lo_3) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
              node next_csr_mstatus_lo_hi_3 = cat(next_csr_mstatus_lo_hi_hi_3, next_csr_mstatus_lo_hi_lo_3) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
              node next_csr_mstatus_lo_3 = cat(next_csr_mstatus_lo_hi_3, next_csr_mstatus_lo_lo_3) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
              node next_csr_mstatus_hi_lo_lo_hi_3 = cat(mstatusNew_2.mxr, mstatusNew_2.sum) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
              node next_csr_mstatus_hi_lo_lo_3 = cat(next_csr_mstatus_hi_lo_lo_hi_3, mstatusNew_2.mprv) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
              node next_csr_mstatus_hi_lo_hi_hi_3 = cat(mstatusNew_2.tsr, mstatusNew_2.tw) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
              node next_csr_mstatus_hi_lo_hi_3 = cat(next_csr_mstatus_hi_lo_hi_hi_3, mstatusNew_2.tvm) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
              node next_csr_mstatus_hi_lo_3 = cat(next_csr_mstatus_hi_lo_hi_3, next_csr_mstatus_hi_lo_lo_3) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
              node next_csr_mstatus_hi_hi_lo_hi_3 = cat(mstatusNew_2.sxl, mstatusNew_2.uxl) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
              node next_csr_mstatus_hi_hi_lo_3 = cat(next_csr_mstatus_hi_hi_lo_hi_3, mstatusNew_2.pad0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
              node next_csr_mstatus_hi_hi_hi_lo_3 = cat(mstatusNew_2.mbe, mstatusNew_2.sbe) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
              node next_csr_mstatus_hi_hi_hi_hi_3 = cat(mstatusNew_2.sd, mstatusNew_2.pad1) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
              node next_csr_mstatus_hi_hi_hi_3 = cat(next_csr_mstatus_hi_hi_hi_hi_3, next_csr_mstatus_hi_hi_hi_lo_3) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
              node next_csr_mstatus_hi_hi_3 = cat(next_csr_mstatus_hi_hi_hi_3, next_csr_mstatus_hi_hi_lo_3) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
              node next_csr_mstatus_hi_3 = cat(next_csr_mstatus_hi_hi_3, next_csr_mstatus_hi_lo_3) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
              node _next_csr_mstatus_T_39 = cat(next_csr_mstatus_hi_3, next_csr_mstatus_lo_3) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
              next.csr.mstatus <= _next_csr_mstatus_T_39 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:35]
              node _T_1847 = eq(UInt<2>("h2"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 263:29]
              when _T_1847 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 263:29]
                node _T_1848 = bits(inst, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 271:20]
                node _T_1849 = neq(_T_1848, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 271:27]
                when _T_1849 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 271:45]
                  node _next_csr_stval_T_6 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 271:69]
                  next.csr.stval <= _next_csr_stval_T_6 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 271:62]
                else :
                  node _next_csr_stval_T_7 = bits(inst, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 272:48]
                  next.csr.stval <= _next_csr_stval_T_7 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 272:41]
              else :
                node _T_1850 = eq(UInt<1>("h1"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 263:29]
                when _T_1850 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 263:29]
                  node _T_1851 = bits(inst, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 275:20]
                  node _T_1852 = neq(_T_1851, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 275:27]
                  when _T_1852 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 275:45]
                    node _next_csr_stval_T_8 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 275:69]
                    next.csr.stval <= _next_csr_stval_T_8 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 275:62]
                  else :
                    node _next_csr_stval_T_9 = bits(inst, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 276:48]
                    next.csr.stval <= _next_csr_stval_T_9 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 276:41]
                else :
                  node _T_1853 = eq(UInt<2>("h3"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 263:29]
                  when _T_1853 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 263:29]
                    node _T_1854 = bits(inst, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 280:20]
                    node _T_1855 = neq(_T_1854, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 280:27]
                    when _T_1855 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 280:45]
                      node _next_csr_stval_T_10 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 280:69]
                      next.csr.stval <= _next_csr_stval_T_10 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 280:62]
                    else :
                      node _next_csr_stval_T_11 = bits(inst, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 281:48]
                      next.csr.stval <= _next_csr_stval_T_11 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 281:41]
                  else :
                    node _T_1856 = eq(UInt<4>("hb"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 263:29]
                    when _T_1856 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 263:29]
                      next.csr.stval <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 288:26]
                    else :
                      node _T_1857 = eq(UInt<3>("h6"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 263:29]
                      when _T_1857 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 263:29]
                        next.csr.stval <= mem.write.addr @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 292:26]
                      else :
                        node _T_1858 = eq(UInt<3>("h4"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 263:29]
                        when _T_1858 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 263:29]
                          next.csr.stval <= mem.read.addr @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 296:26]
                        else :
                          node _T_1859 = eq(UInt<1>("h0"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 263:29]
                          when _T_1859 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 263:29]
                            skip
              node _T_1860 = bits(now.csr.stvec, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 308:27]
              node _T_1861 = eq(UInt<2>("h0"), _T_1860) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 308:35]
              when _T_1861 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 308:35]
                global_data.setpc <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 311:29]
                node _next_pc_T_42 = bits(now.csr.stvec, 63, 2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 312:46]
                node _next_pc_T_43 = shl(_next_pc_T_42, 2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 312:62]
                next.pc <= _next_pc_T_43 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 312:29]
              else :
                node _T_1862 = eq(UInt<2>("h1"), _T_1860) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 308:35]
                when _T_1862 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 308:35]
                  global_data.setpc <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 316:29]
                  node _next_pc_T_44 = bits(now.csr.stvec, 63, 2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 317:45]
                  node _next_pc_T_45 = cat(UInt<58>("h0"), exceptionNO) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 21:10]
                  node _next_pc_T_46 = add(_next_pc_T_44, _next_pc_T_45) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 317:60]
                  node _next_pc_T_47 = tail(_next_pc_T_46, 1) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 317:60]
                  node _next_pc_T_48 = shl(_next_pc_T_47, 2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 317:92]
                  next.pc <= _next_pc_T_48 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 317:29]
        else :
          event.cause <= next.csr.mcause @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 171:35]
          mstatusNew_2.mpp <= now.internal.privilegeMode @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 172:35]
          mstatusNew_2.mpie <= mstatusOld_2.mie @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 173:35]
          mstatusNew_2.mie <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 174:35]
          next.internal.privilegeMode <= UInt<2>("h3") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 175:35]
          node _T_1863 = eq(UInt<8>("h20"), now.csr.MXLEN) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 176:29]
          when _T_1863 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 176:29]
            node _next_csr_mcause_T_36 = cat(UInt<25>("h0"), exceptionNO) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 21:10]
            node _next_csr_mcause_T_37 = cat(UInt<1>("h0"), _next_csr_mcause_T_36) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 185:41]
            next.csr.mcause <= _next_csr_mcause_T_37 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 185:35]
            next.csr.mepc <= now.pc @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 186:35]
            mstatusNew_2.mpp <= now.internal.privilegeMode @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 187:35]
            mstatusNew_2.mpie <= mstatusOld_2.mie @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 188:35]
            mstatusNew_2.mie <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 189:35]
            next.internal.privilegeMode <= UInt<2>("h3") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 190:35]
            next.csr.mtval <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 192:24]
            node next_csr_mstatus_lo_lo_lo_hi_4 = cat(mstatusNew_2.pad3, mstatusNew_2.sie) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
            node next_csr_mstatus_lo_lo_lo_4 = cat(next_csr_mstatus_lo_lo_lo_hi_4, mstatusNew_2.pad4) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
            node next_csr_mstatus_lo_lo_hi_hi_4 = cat(mstatusNew_2.spie, mstatusNew_2.pad2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
            node next_csr_mstatus_lo_lo_hi_4 = cat(next_csr_mstatus_lo_lo_hi_hi_4, mstatusNew_2.mie) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
            node next_csr_mstatus_lo_lo_4 = cat(next_csr_mstatus_lo_lo_hi_4, next_csr_mstatus_lo_lo_lo_4) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
            node next_csr_mstatus_lo_hi_lo_hi_4 = cat(mstatusNew_2.spp, mstatusNew_2.mpie) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
            node next_csr_mstatus_lo_hi_lo_4 = cat(next_csr_mstatus_lo_hi_lo_hi_4, mstatusNew_2.ube) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
            node next_csr_mstatus_lo_hi_hi_lo_4 = cat(mstatusNew_2.mpp, mstatusNew_2.vs) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
            node next_csr_mstatus_lo_hi_hi_hi_4 = cat(mstatusNew_2.xs, mstatusNew_2.fs) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
            node next_csr_mstatus_lo_hi_hi_4 = cat(next_csr_mstatus_lo_hi_hi_hi_4, next_csr_mstatus_lo_hi_hi_lo_4) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
            node next_csr_mstatus_lo_hi_4 = cat(next_csr_mstatus_lo_hi_hi_4, next_csr_mstatus_lo_hi_lo_4) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
            node next_csr_mstatus_lo_4 = cat(next_csr_mstatus_lo_hi_4, next_csr_mstatus_lo_lo_4) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
            node next_csr_mstatus_hi_lo_lo_hi_4 = cat(mstatusNew_2.mxr, mstatusNew_2.sum) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
            node next_csr_mstatus_hi_lo_lo_4 = cat(next_csr_mstatus_hi_lo_lo_hi_4, mstatusNew_2.mprv) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
            node next_csr_mstatus_hi_lo_hi_hi_4 = cat(mstatusNew_2.tsr, mstatusNew_2.tw) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
            node next_csr_mstatus_hi_lo_hi_4 = cat(next_csr_mstatus_hi_lo_hi_hi_4, mstatusNew_2.tvm) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
            node next_csr_mstatus_hi_lo_4 = cat(next_csr_mstatus_hi_lo_hi_4, next_csr_mstatus_hi_lo_lo_4) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
            node next_csr_mstatus_hi_hi_lo_hi_4 = cat(mstatusNew_2.sxl, mstatusNew_2.uxl) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
            node next_csr_mstatus_hi_hi_lo_4 = cat(next_csr_mstatus_hi_hi_lo_hi_4, mstatusNew_2.pad0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
            node next_csr_mstatus_hi_hi_hi_lo_4 = cat(mstatusNew_2.mbe, mstatusNew_2.sbe) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
            node next_csr_mstatus_hi_hi_hi_hi_4 = cat(mstatusNew_2.sd, mstatusNew_2.pad1) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
            node next_csr_mstatus_hi_hi_hi_4 = cat(next_csr_mstatus_hi_hi_hi_hi_4, next_csr_mstatus_hi_hi_hi_lo_4) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
            node next_csr_mstatus_hi_hi_4 = cat(next_csr_mstatus_hi_hi_hi_4, next_csr_mstatus_hi_hi_lo_4) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
            node next_csr_mstatus_hi_4 = cat(next_csr_mstatus_hi_hi_4, next_csr_mstatus_hi_lo_4) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
            node _next_csr_mstatus_T_40 = cat(next_csr_mstatus_hi_4, next_csr_mstatus_lo_4) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
            next.csr.mstatus <= _next_csr_mstatus_T_40 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:24]
            node _T_1864 = eq(UInt<2>("h2"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
            when _T_1864 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
              next.csr.mtval <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 199:26]
            else :
              node _T_1865 = eq(UInt<1>("h1"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
              when _T_1865 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                node _T_1866 = bits(inst, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 204:20]
                node _T_1867 = neq(_T_1866, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 204:27]
                when _T_1867 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 204:45]
                  node _next_csr_mtval_T_54 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 204:69]
                  next.csr.mtval <= _next_csr_mtval_T_54 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 204:62]
                else :
                  node _next_csr_mtval_T_55 = bits(inst, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 205:48]
                  next.csr.mtval <= _next_csr_mtval_T_55 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 205:41]
              else :
                node _T_1868 = eq(UInt<4>("hb"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                when _T_1868 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                  next.csr.mtval <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 208:26]
                else :
                  node _T_1869 = eq(UInt<3>("h6"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                  when _T_1869 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                    next.csr.mtval <= mem.write.addr @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 211:26]
                  else :
                    node _T_1870 = eq(UInt<3>("h4"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                    when _T_1870 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                      next.csr.mtval <= mem.read.addr @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 215:26]
                    else :
                      node _T_1871 = eq(UInt<1>("h0"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                      when _T_1871 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                        skip
                      else :
                        node _T_1872 = eq(UInt<3>("h7"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                        when _T_1872 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                          skip
                        else :
                          node _T_1873 = eq(UInt<4>("hd"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                          when _T_1873 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                            skip
                          else :
                            node _T_1874 = eq(UInt<4>("hc"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                            when _T_1874 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                              skip
            node _T_1875 = bits(now.csr.mtvec, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 234:27]
            node _T_1876 = eq(UInt<2>("h0"), _T_1875) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 234:35]
            when _T_1876 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 234:35]
              global_data.setpc <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 237:29]
              node _next_pc_T_49 = bits(now.csr.mtvec, 31, 2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 238:46]
              node _next_pc_T_50 = shl(_next_pc_T_49, 2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 238:62]
              next.pc <= _next_pc_T_50 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 238:29]
            else :
              node _T_1877 = eq(UInt<2>("h1"), _T_1875) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 234:35]
              when _T_1877 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 234:35]
                global_data.setpc <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 242:29]
                node _next_pc_T_51 = bits(now.csr.mtvec, 31, 2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 243:45]
                node _next_pc_T_52 = cat(UInt<26>("h0"), exceptionNO) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 21:10]
                node _next_pc_T_53 = add(_next_pc_T_51, _next_pc_T_52) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 243:60]
                node _next_pc_T_54 = tail(_next_pc_T_53, 1) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 243:60]
                node _next_pc_T_55 = shl(_next_pc_T_54, 2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 243:92]
                next.pc <= _next_pc_T_55 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 243:29]
          else :
            node _T_1878 = eq(UInt<8>("h40"), now.csr.MXLEN) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 176:29]
            when _T_1878 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 176:29]
              node _next_csr_mcause_T_38 = cat(UInt<57>("h0"), exceptionNO) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 21:10]
              node _next_csr_mcause_T_39 = cat(UInt<1>("h0"), _next_csr_mcause_T_38) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 185:41]
              next.csr.mcause <= _next_csr_mcause_T_39 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 185:35]
              next.csr.mepc <= now.pc @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 186:35]
              mstatusNew_2.mpp <= now.internal.privilegeMode @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 187:35]
              mstatusNew_2.mpie <= mstatusOld_2.mie @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 188:35]
              mstatusNew_2.mie <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 189:35]
              next.internal.privilegeMode <= UInt<2>("h3") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 190:35]
              next.csr.mtval <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 192:24]
              node next_csr_mstatus_lo_lo_lo_hi_5 = cat(mstatusNew_2.pad3, mstatusNew_2.sie) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
              node next_csr_mstatus_lo_lo_lo_5 = cat(next_csr_mstatus_lo_lo_lo_hi_5, mstatusNew_2.pad4) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
              node next_csr_mstatus_lo_lo_hi_hi_5 = cat(mstatusNew_2.spie, mstatusNew_2.pad2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
              node next_csr_mstatus_lo_lo_hi_5 = cat(next_csr_mstatus_lo_lo_hi_hi_5, mstatusNew_2.mie) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
              node next_csr_mstatus_lo_lo_5 = cat(next_csr_mstatus_lo_lo_hi_5, next_csr_mstatus_lo_lo_lo_5) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
              node next_csr_mstatus_lo_hi_lo_hi_5 = cat(mstatusNew_2.spp, mstatusNew_2.mpie) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
              node next_csr_mstatus_lo_hi_lo_5 = cat(next_csr_mstatus_lo_hi_lo_hi_5, mstatusNew_2.ube) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
              node next_csr_mstatus_lo_hi_hi_lo_5 = cat(mstatusNew_2.mpp, mstatusNew_2.vs) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
              node next_csr_mstatus_lo_hi_hi_hi_5 = cat(mstatusNew_2.xs, mstatusNew_2.fs) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
              node next_csr_mstatus_lo_hi_hi_5 = cat(next_csr_mstatus_lo_hi_hi_hi_5, next_csr_mstatus_lo_hi_hi_lo_5) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
              node next_csr_mstatus_lo_hi_5 = cat(next_csr_mstatus_lo_hi_hi_5, next_csr_mstatus_lo_hi_lo_5) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
              node next_csr_mstatus_lo_5 = cat(next_csr_mstatus_lo_hi_5, next_csr_mstatus_lo_lo_5) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
              node next_csr_mstatus_hi_lo_lo_hi_5 = cat(mstatusNew_2.mxr, mstatusNew_2.sum) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
              node next_csr_mstatus_hi_lo_lo_5 = cat(next_csr_mstatus_hi_lo_lo_hi_5, mstatusNew_2.mprv) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
              node next_csr_mstatus_hi_lo_hi_hi_5 = cat(mstatusNew_2.tsr, mstatusNew_2.tw) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
              node next_csr_mstatus_hi_lo_hi_5 = cat(next_csr_mstatus_hi_lo_hi_hi_5, mstatusNew_2.tvm) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
              node next_csr_mstatus_hi_lo_5 = cat(next_csr_mstatus_hi_lo_hi_5, next_csr_mstatus_hi_lo_lo_5) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
              node next_csr_mstatus_hi_hi_lo_hi_5 = cat(mstatusNew_2.sxl, mstatusNew_2.uxl) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
              node next_csr_mstatus_hi_hi_lo_5 = cat(next_csr_mstatus_hi_hi_lo_hi_5, mstatusNew_2.pad0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
              node next_csr_mstatus_hi_hi_hi_lo_5 = cat(mstatusNew_2.mbe, mstatusNew_2.sbe) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
              node next_csr_mstatus_hi_hi_hi_hi_5 = cat(mstatusNew_2.sd, mstatusNew_2.pad1) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
              node next_csr_mstatus_hi_hi_hi_5 = cat(next_csr_mstatus_hi_hi_hi_hi_5, next_csr_mstatus_hi_hi_hi_lo_5) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
              node next_csr_mstatus_hi_hi_5 = cat(next_csr_mstatus_hi_hi_hi_5, next_csr_mstatus_hi_hi_lo_5) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
              node next_csr_mstatus_hi_5 = cat(next_csr_mstatus_hi_hi_5, next_csr_mstatus_hi_lo_5) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
              node _next_csr_mstatus_T_41 = cat(next_csr_mstatus_hi_5, next_csr_mstatus_lo_5) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
              next.csr.mstatus <= _next_csr_mstatus_T_41 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:24]
              node _T_1879 = eq(UInt<2>("h2"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
              when _T_1879 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                next.csr.mtval <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 199:26]
              else :
                node _T_1880 = eq(UInt<1>("h1"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                when _T_1880 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                  node _T_1881 = bits(inst, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 204:20]
                  node _T_1882 = neq(_T_1881, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 204:27]
                  when _T_1882 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 204:45]
                    node _next_csr_mtval_T_56 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 204:69]
                    next.csr.mtval <= _next_csr_mtval_T_56 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 204:62]
                  else :
                    node _next_csr_mtval_T_57 = bits(inst, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 205:48]
                    next.csr.mtval <= _next_csr_mtval_T_57 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 205:41]
                else :
                  node _T_1883 = eq(UInt<4>("hb"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                  when _T_1883 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                    next.csr.mtval <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 208:26]
                  else :
                    node _T_1884 = eq(UInt<3>("h6"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                    when _T_1884 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                      next.csr.mtval <= mem.write.addr @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 211:26]
                    else :
                      node _T_1885 = eq(UInt<3>("h4"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                      when _T_1885 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                        next.csr.mtval <= mem.read.addr @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 215:26]
                      else :
                        node _T_1886 = eq(UInt<1>("h0"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                        when _T_1886 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                          skip
                        else :
                          node _T_1887 = eq(UInt<3>("h7"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                          when _T_1887 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                            skip
                          else :
                            node _T_1888 = eq(UInt<4>("hd"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                            when _T_1888 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                              skip
                            else :
                              node _T_1889 = eq(UInt<4>("hc"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                              when _T_1889 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                                skip
              node _T_1890 = bits(now.csr.mtvec, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 234:27]
              node _T_1891 = eq(UInt<2>("h0"), _T_1890) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 234:35]
              when _T_1891 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 234:35]
                global_data.setpc <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 237:29]
                node _next_pc_T_56 = bits(now.csr.mtvec, 63, 2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 238:46]
                node _next_pc_T_57 = shl(_next_pc_T_56, 2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 238:62]
                next.pc <= _next_pc_T_57 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 238:29]
              else :
                node _T_1892 = eq(UInt<2>("h1"), _T_1890) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 234:35]
                when _T_1892 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 234:35]
                  global_data.setpc <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 242:29]
                  node _next_pc_T_58 = bits(now.csr.mtvec, 63, 2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 243:45]
                  node _next_pc_T_59 = cat(UInt<58>("h0"), exceptionNO) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 21:10]
                  node _next_pc_T_60 = add(_next_pc_T_58, _next_pc_T_59) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 243:60]
                  node _next_pc_T_61 = tail(_next_pc_T_60, 1) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 243:60]
                  node _next_pc_T_62 = shl(_next_pc_T_61, 2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 243:92]
                  next.pc <= _next_pc_T_62 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 243:29]
        node next_csr_mstatus_lo_lo_lo_hi_6 = cat(mstatusNew_2.pad3, mstatusNew_2.sie) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 181:36]
        node next_csr_mstatus_lo_lo_lo_6 = cat(next_csr_mstatus_lo_lo_lo_hi_6, mstatusNew_2.pad4) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 181:36]
        node next_csr_mstatus_lo_lo_hi_hi_6 = cat(mstatusNew_2.spie, mstatusNew_2.pad2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 181:36]
        node next_csr_mstatus_lo_lo_hi_6 = cat(next_csr_mstatus_lo_lo_hi_hi_6, mstatusNew_2.mie) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 181:36]
        node next_csr_mstatus_lo_lo_6 = cat(next_csr_mstatus_lo_lo_hi_6, next_csr_mstatus_lo_lo_lo_6) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 181:36]
        node next_csr_mstatus_lo_hi_lo_hi_6 = cat(mstatusNew_2.spp, mstatusNew_2.mpie) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 181:36]
        node next_csr_mstatus_lo_hi_lo_6 = cat(next_csr_mstatus_lo_hi_lo_hi_6, mstatusNew_2.ube) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 181:36]
        node next_csr_mstatus_lo_hi_hi_lo_6 = cat(mstatusNew_2.mpp, mstatusNew_2.vs) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 181:36]
        node next_csr_mstatus_lo_hi_hi_hi_6 = cat(mstatusNew_2.xs, mstatusNew_2.fs) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 181:36]
        node next_csr_mstatus_lo_hi_hi_6 = cat(next_csr_mstatus_lo_hi_hi_hi_6, next_csr_mstatus_lo_hi_hi_lo_6) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 181:36]
        node next_csr_mstatus_lo_hi_6 = cat(next_csr_mstatus_lo_hi_hi_6, next_csr_mstatus_lo_hi_lo_6) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 181:36]
        node next_csr_mstatus_lo_6 = cat(next_csr_mstatus_lo_hi_6, next_csr_mstatus_lo_lo_6) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 181:36]
        node next_csr_mstatus_hi_lo_lo_hi_6 = cat(mstatusNew_2.mxr, mstatusNew_2.sum) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 181:36]
        node next_csr_mstatus_hi_lo_lo_6 = cat(next_csr_mstatus_hi_lo_lo_hi_6, mstatusNew_2.mprv) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 181:36]
        node next_csr_mstatus_hi_lo_hi_hi_6 = cat(mstatusNew_2.tsr, mstatusNew_2.tw) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 181:36]
        node next_csr_mstatus_hi_lo_hi_6 = cat(next_csr_mstatus_hi_lo_hi_hi_6, mstatusNew_2.tvm) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 181:36]
        node next_csr_mstatus_hi_lo_6 = cat(next_csr_mstatus_hi_lo_hi_6, next_csr_mstatus_hi_lo_lo_6) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 181:36]
        node next_csr_mstatus_hi_hi_lo_hi_6 = cat(mstatusNew_2.sxl, mstatusNew_2.uxl) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 181:36]
        node next_csr_mstatus_hi_hi_lo_6 = cat(next_csr_mstatus_hi_hi_lo_hi_6, mstatusNew_2.pad0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 181:36]
        node next_csr_mstatus_hi_hi_hi_lo_6 = cat(mstatusNew_2.mbe, mstatusNew_2.sbe) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 181:36]
        node next_csr_mstatus_hi_hi_hi_hi_6 = cat(mstatusNew_2.sd, mstatusNew_2.pad1) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 181:36]
        node next_csr_mstatus_hi_hi_hi_6 = cat(next_csr_mstatus_hi_hi_hi_hi_6, next_csr_mstatus_hi_hi_hi_lo_6) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 181:36]
        node next_csr_mstatus_hi_hi_6 = cat(next_csr_mstatus_hi_hi_hi_6, next_csr_mstatus_hi_hi_lo_6) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 181:36]
        node next_csr_mstatus_hi_6 = cat(next_csr_mstatus_hi_hi_6, next_csr_mstatus_hi_lo_6) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 181:36]
        node _next_csr_mstatus_T_42 = cat(next_csr_mstatus_hi_6, next_csr_mstatus_lo_6) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 181:36]
        next.csr.mstatus <= _next_csr_mstatus_T_42 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 181:22]
      else :
        event.valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 140:19]
    io.mem <= mem @[src/main/scala/rvspeccore/core/RiscvCore.scala 164:10]
    io.tlb <= tlb @[src/main/scala/rvspeccore/core/RiscvCore.scala 165:16]
    io.next <= next @[src/main/scala/rvspeccore/core/RiscvCore.scala 167:15]
    io.event <= event @[src/main/scala/rvspeccore/core/RiscvCore.scala 168:15]
    io.iFetchpc <= iFetchpc @[src/main/scala/rvspeccore/core/RiscvCore.scala 169:15]

  module RiscvCore :
    input clock : Clock
    input reset : Reset
    output io : { flip inst : UInt<32>, flip valid : UInt<1>, iFetchpc : UInt<64>, mem : { read : { valid : UInt<1>, addr : UInt<64>, memWidth : UInt<7>, flip data : UInt<64>}, write : { valid : UInt<1>, addr : UInt<64>, memWidth : UInt<7>, data : UInt<64>}}, tlb : { Anotherread : { valid : UInt<1>, addr : UInt<64>, memWidth : UInt<7>, flip data : UInt<64>}[6], Anotherwrite : { valid : UInt<1>, addr : UInt<64>, memWidth : UInt<7>, data : UInt<64>}[3]}, now : { reg : UInt<64>[32], pc : UInt<64>, csr : { misa : UInt<64>, mvendorid : UInt<64>, marchid : UInt<64>, mimpid : UInt<64>, mhartid : UInt<64>, mstatus : UInt<64>, mstatush : UInt<64>, mscratch : UInt<64>, mtvec : UInt<64>, mcounteren : UInt<64>, medeleg : UInt<64>, mideleg : UInt<64>, mip : UInt<64>, mie : UInt<64>, mepc : UInt<64>, mcause : UInt<64>, mtval : UInt<64>, cycle : UInt<64>, scounteren : UInt<64>, scause : UInt<64>, stvec : UInt<64>, sepc : UInt<64>, stval : UInt<64>, sscratch : UInt<64>, satp : UInt<64>, pmpcfg0 : UInt<64>, pmpcfg1 : UInt<64>, pmpcfg2 : UInt<64>, pmpcfg3 : UInt<64>, pmpaddr0 : UInt<64>, pmpaddr1 : UInt<64>, pmpaddr2 : UInt<64>, pmpaddr3 : UInt<64>, MXLEN : UInt<8>, IALIGN : UInt<8>, ILEN : UInt<8>}, internal : { privilegeMode : UInt<2>}}, next : { reg : UInt<64>[32], pc : UInt<64>, csr : { misa : UInt<64>, mvendorid : UInt<64>, marchid : UInt<64>, mimpid : UInt<64>, mhartid : UInt<64>, mstatus : UInt<64>, mstatush : UInt<64>, mscratch : UInt<64>, mtvec : UInt<64>, mcounteren : UInt<64>, medeleg : UInt<64>, mideleg : UInt<64>, mip : UInt<64>, mie : UInt<64>, mepc : UInt<64>, mcause : UInt<64>, mtval : UInt<64>, cycle : UInt<64>, scounteren : UInt<64>, scause : UInt<64>, stvec : UInt<64>, sepc : UInt<64>, stval : UInt<64>, sscratch : UInt<64>, satp : UInt<64>, pmpcfg0 : UInt<64>, pmpcfg1 : UInt<64>, pmpcfg2 : UInt<64>, pmpcfg3 : UInt<64>, pmpaddr0 : UInt<64>, pmpaddr1 : UInt<64>, pmpaddr2 : UInt<64>, pmpaddr3 : UInt<64>, MXLEN : UInt<8>, IALIGN : UInt<8>, ILEN : UInt<8>}, internal : { privilegeMode : UInt<2>}}, event : { valid : UInt<1>, intrNO : UInt<64>, cause : UInt<64>, exceptionPC : UInt<64>, exceptionInst : UInt<64>}} @[src/main/scala/rvspeccore/core/RiscvCore.scala 175:14]

    wire state_state : { reg : UInt<64>[32], pc : UInt<64>, csr : { misa : UInt<64>, mvendorid : UInt<64>, marchid : UInt<64>, mimpid : UInt<64>, mhartid : UInt<64>, mstatus : UInt<64>, mstatush : UInt<64>, mscratch : UInt<64>, mtvec : UInt<64>, mcounteren : UInt<64>, medeleg : UInt<64>, mideleg : UInt<64>, mip : UInt<64>, mie : UInt<64>, mepc : UInt<64>, mcause : UInt<64>, mtval : UInt<64>, cycle : UInt<64>, scounteren : UInt<64>, scause : UInt<64>, stvec : UInt<64>, sepc : UInt<64>, stval : UInt<64>, sscratch : UInt<64>, satp : UInt<64>, pmpcfg0 : UInt<64>, pmpcfg1 : UInt<64>, pmpcfg2 : UInt<64>, pmpcfg3 : UInt<64>, pmpaddr0 : UInt<64>, pmpaddr1 : UInt<64>, pmpaddr2 : UInt<64>, pmpaddr3 : UInt<64>, MXLEN : UInt<8>, IALIGN : UInt<8>, ILEN : UInt<8>}, internal : { privilegeMode : UInt<2>}} @[src/main/scala/rvspeccore/core/RiscvCore.scala 78:21]
    state_state.reg[0] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[1] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[2] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[3] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[4] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[5] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[6] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[7] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[8] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[9] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[10] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[11] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[12] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[13] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[14] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[15] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[16] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[17] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[18] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[19] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[20] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[21] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[22] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[23] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[24] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[25] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[26] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[27] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[28] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[29] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[30] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[31] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.pc <= UInt<64>("h8000") @[src/main/scala/rvspeccore/core/RiscvCore.scala 84:15]
    wire state_state_csr_csr : { misa : UInt<64>, mvendorid : UInt<64>, marchid : UInt<64>, mimpid : UInt<64>, mhartid : UInt<64>, mstatus : UInt<64>, mstatush : UInt<64>, mscratch : UInt<64>, mtvec : UInt<64>, mcounteren : UInt<64>, medeleg : UInt<64>, mideleg : UInt<64>, mip : UInt<64>, mie : UInt<64>, mepc : UInt<64>, mcause : UInt<64>, mtval : UInt<64>, cycle : UInt<64>, scounteren : UInt<64>, scause : UInt<64>, stvec : UInt<64>, sepc : UInt<64>, stval : UInt<64>, sscratch : UInt<64>, satp : UInt<64>, pmpcfg0 : UInt<64>, pmpcfg1 : UInt<64>, pmpcfg2 : UInt<64>, pmpcfg3 : UInt<64>, pmpaddr0 : UInt<64>, pmpaddr1 : UInt<64>, pmpaddr2 : UInt<64>, pmpaddr3 : UInt<64>, MXLEN : UInt<8>, IALIGN : UInt<8>, ILEN : UInt<8>} @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 330:19]
    node _state_state_csr_misaInitVal_T = shl(UInt<2>("h2"), 62) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 336:25]
    node _state_state_csr_misaInitVal_T_1 = shl(UInt<1>("h1"), 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 320:66]
    node _state_state_csr_misaInitVal_T_2 = or(UInt<1>("h0"), _state_state_csr_misaInitVal_T_1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 341:75]
    node _state_state_csr_misaInitVal_T_3 = shl(UInt<1>("h1"), 8) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 320:66]
    node _state_state_csr_misaInitVal_T_4 = or(_state_state_csr_misaInitVal_T_2, _state_state_csr_misaInitVal_T_3) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 341:75]
    node _state_state_csr_misaInitVal_T_5 = shl(UInt<1>("h1"), 12) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 320:66]
    node _state_state_csr_misaInitVal_T_6 = or(_state_state_csr_misaInitVal_T_4, _state_state_csr_misaInitVal_T_5) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 341:75]
    node _state_state_csr_misaInitVal_T_7 = shl(UInt<1>("h1"), 2) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 320:66]
    node _state_state_csr_misaInitVal_T_8 = or(_state_state_csr_misaInitVal_T_6, _state_state_csr_misaInitVal_T_7) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 341:75]
    node _state_state_csr_misaInitVal_T_9 = shl(UInt<1>("h1"), 20) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 320:66]
    node _state_state_csr_misaInitVal_T_10 = or(_state_state_csr_misaInitVal_T_8, _state_state_csr_misaInitVal_T_9) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 341:75]
    node state_state_csr_misaInitVal = or(_state_state_csr_misaInitVal_T, _state_state_csr_misaInitVal_T_10) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 341:20]
    state_state_csr_csr.misa <= state_state_csr_misaInitVal @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 343:14]
    state_state_csr_csr.mvendorid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 347:19]
    state_state_csr_csr.marchid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 349:17]
    state_state_csr_csr.mimpid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 351:17]
    state_state_csr_csr.mhartid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 352:17]
    state_state_csr_csr.mstatus <= UInt<13>("h1800") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 353:17]
    wire state_state_csr_mstatusStruct : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    wire _state_state_csr_mstatusStruct_WIRE : UInt<64> @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    _state_state_csr_mstatusStruct_WIRE <= state_state_csr_csr.mstatus @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T = bits(_state_state_csr_mstatusStruct_WIRE, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    state_state_csr_mstatusStruct.pad4 <= _state_state_csr_mstatusStruct_T @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_1 = bits(_state_state_csr_mstatusStruct_WIRE, 1, 1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    state_state_csr_mstatusStruct.sie <= _state_state_csr_mstatusStruct_T_1 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_2 = bits(_state_state_csr_mstatusStruct_WIRE, 2, 2) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    state_state_csr_mstatusStruct.pad3 <= _state_state_csr_mstatusStruct_T_2 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_3 = bits(_state_state_csr_mstatusStruct_WIRE, 3, 3) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    state_state_csr_mstatusStruct.mie <= _state_state_csr_mstatusStruct_T_3 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_4 = bits(_state_state_csr_mstatusStruct_WIRE, 4, 4) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    state_state_csr_mstatusStruct.pad2 <= _state_state_csr_mstatusStruct_T_4 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_5 = bits(_state_state_csr_mstatusStruct_WIRE, 5, 5) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    state_state_csr_mstatusStruct.spie <= _state_state_csr_mstatusStruct_T_5 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_6 = bits(_state_state_csr_mstatusStruct_WIRE, 6, 6) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    state_state_csr_mstatusStruct.ube <= _state_state_csr_mstatusStruct_T_6 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_7 = bits(_state_state_csr_mstatusStruct_WIRE, 7, 7) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    state_state_csr_mstatusStruct.mpie <= _state_state_csr_mstatusStruct_T_7 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_8 = bits(_state_state_csr_mstatusStruct_WIRE, 8, 8) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    state_state_csr_mstatusStruct.spp <= _state_state_csr_mstatusStruct_T_8 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_9 = bits(_state_state_csr_mstatusStruct_WIRE, 10, 9) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    state_state_csr_mstatusStruct.vs <= _state_state_csr_mstatusStruct_T_9 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_10 = bits(_state_state_csr_mstatusStruct_WIRE, 12, 11) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    state_state_csr_mstatusStruct.mpp <= _state_state_csr_mstatusStruct_T_10 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_11 = bits(_state_state_csr_mstatusStruct_WIRE, 14, 13) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    state_state_csr_mstatusStruct.fs <= _state_state_csr_mstatusStruct_T_11 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_12 = bits(_state_state_csr_mstatusStruct_WIRE, 16, 15) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    state_state_csr_mstatusStruct.xs <= _state_state_csr_mstatusStruct_T_12 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_13 = bits(_state_state_csr_mstatusStruct_WIRE, 17, 17) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    state_state_csr_mstatusStruct.mprv <= _state_state_csr_mstatusStruct_T_13 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_14 = bits(_state_state_csr_mstatusStruct_WIRE, 18, 18) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    state_state_csr_mstatusStruct.sum <= _state_state_csr_mstatusStruct_T_14 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_15 = bits(_state_state_csr_mstatusStruct_WIRE, 19, 19) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    state_state_csr_mstatusStruct.mxr <= _state_state_csr_mstatusStruct_T_15 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_16 = bits(_state_state_csr_mstatusStruct_WIRE, 20, 20) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    state_state_csr_mstatusStruct.tvm <= _state_state_csr_mstatusStruct_T_16 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_17 = bits(_state_state_csr_mstatusStruct_WIRE, 21, 21) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    state_state_csr_mstatusStruct.tw <= _state_state_csr_mstatusStruct_T_17 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_18 = bits(_state_state_csr_mstatusStruct_WIRE, 22, 22) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    state_state_csr_mstatusStruct.tsr <= _state_state_csr_mstatusStruct_T_18 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_19 = bits(_state_state_csr_mstatusStruct_WIRE, 31, 23) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    state_state_csr_mstatusStruct.pad0 <= _state_state_csr_mstatusStruct_T_19 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_20 = bits(_state_state_csr_mstatusStruct_WIRE, 33, 32) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    state_state_csr_mstatusStruct.uxl <= _state_state_csr_mstatusStruct_T_20 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_21 = bits(_state_state_csr_mstatusStruct_WIRE, 35, 34) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    state_state_csr_mstatusStruct.sxl <= _state_state_csr_mstatusStruct_T_21 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_22 = bits(_state_state_csr_mstatusStruct_WIRE, 36, 36) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    state_state_csr_mstatusStruct.sbe <= _state_state_csr_mstatusStruct_T_22 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_23 = bits(_state_state_csr_mstatusStruct_WIRE, 37, 37) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    state_state_csr_mstatusStruct.mbe <= _state_state_csr_mstatusStruct_T_23 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_24 = bits(_state_state_csr_mstatusStruct_WIRE, 62, 38) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    state_state_csr_mstatusStruct.pad1 <= _state_state_csr_mstatusStruct_T_24 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_25 = bits(_state_state_csr_mstatusStruct_WIRE, 63, 63) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    state_state_csr_mstatusStruct.sd <= _state_state_csr_mstatusStruct_T_25 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    state_state_csr_csr.mstatush <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 357:20]
    state_state_csr_csr.mscratch <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 358:20]
    state_state_csr_csr.mtvec <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 359:20]
    state_state_csr_csr.mcounteren <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 360:20]
    state_state_csr_csr.medeleg <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 361:20]
    state_state_csr_csr.mideleg <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 362:20]
    state_state_csr_csr.mip <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 363:20]
    state_state_csr_csr.mie <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 364:20]
    state_state_csr_csr.mepc <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 365:20]
    state_state_csr_csr.mcause <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 366:20]
    state_state_csr_csr.mtval <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 367:20]
    state_state_csr_csr.cycle <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 368:20]
    state_state_csr_csr.scause <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 371:20]
    state_state_csr_csr.scounteren <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 372:20]
    state_state_csr_csr.stvec <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 373:20]
    state_state_csr_csr.sepc <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 374:20]
    state_state_csr_csr.stval <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 375:20]
    state_state_csr_csr.sscratch <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 376:20]
    state_state_csr_csr.satp <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 378:14]
    state_state_csr_csr.pmpcfg0 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 386:18]
    state_state_csr_csr.pmpcfg1 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 387:18]
    state_state_csr_csr.pmpcfg2 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 388:18]
    state_state_csr_csr.pmpcfg3 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 389:18]
    state_state_csr_csr.pmpaddr0 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 390:18]
    state_state_csr_csr.pmpaddr1 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 391:18]
    state_state_csr_csr.pmpaddr2 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 392:18]
    state_state_csr_csr.pmpaddr3 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 393:18]
    state_state_csr_csr.MXLEN <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 398:15]
    state_state_csr_csr.IALIGN <= UInt<5>("h10") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 399:16]
    state_state_csr_csr.ILEN <= UInt<6>("h20") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 403:14]
    state_state.csr <= state_state_csr_csr @[src/main/scala/rvspeccore/core/RiscvCore.scala 85:15]
    wire state_state_internal_internal : { privilegeMode : UInt<2>} @[src/main/scala/rvspeccore/core/RiscvCore.scala 61:24]
    state_state_internal_internal.privilegeMode <= UInt<2>("h3") @[src/main/scala/rvspeccore/core/RiscvCore.scala 62:28]
    state_state.internal <= state_state_internal_internal @[src/main/scala/rvspeccore/core/RiscvCore.scala 87:20]
    reg state : { reg : UInt<64>[32], pc : UInt<64>, csr : { misa : UInt<64>, mvendorid : UInt<64>, marchid : UInt<64>, mimpid : UInt<64>, mhartid : UInt<64>, mstatus : UInt<64>, mstatush : UInt<64>, mscratch : UInt<64>, mtvec : UInt<64>, mcounteren : UInt<64>, medeleg : UInt<64>, mideleg : UInt<64>, mip : UInt<64>, mie : UInt<64>, mepc : UInt<64>, mcause : UInt<64>, mtval : UInt<64>, cycle : UInt<64>, scounteren : UInt<64>, scause : UInt<64>, stvec : UInt<64>, sepc : UInt<64>, stval : UInt<64>, sscratch : UInt<64>, satp : UInt<64>, pmpcfg0 : UInt<64>, pmpcfg1 : UInt<64>, pmpcfg2 : UInt<64>, pmpcfg3 : UInt<64>, pmpaddr0 : UInt<64>, pmpaddr1 : UInt<64>, pmpaddr2 : UInt<64>, pmpaddr3 : UInt<64>, MXLEN : UInt<8>, IALIGN : UInt<8>, ILEN : UInt<8>}, internal : { privilegeMode : UInt<2>}}, clock with :
      reset => (reset, state_state) @[src/main/scala/rvspeccore/core/RiscvCore.scala 189:22]
    inst trans of RiscvTrans @[src/main/scala/rvspeccore/core/RiscvCore.scala 190:21]
    trans.clock <= clock
    trans.reset <= reset
    trans.io.inst <= io.inst @[src/main/scala/rvspeccore/core/RiscvCore.scala 192:18]
    trans.io.valid <= io.valid @[src/main/scala/rvspeccore/core/RiscvCore.scala 193:18]
    io.mem.write <= trans.io.mem.write @[src/main/scala/rvspeccore/core/RiscvCore.scala 194:16]
    trans.io.mem.read.data <= io.mem.read.data @[src/main/scala/rvspeccore/core/RiscvCore.scala 194:16]
    io.mem.read.memWidth <= trans.io.mem.read.memWidth @[src/main/scala/rvspeccore/core/RiscvCore.scala 194:16]
    io.mem.read.addr <= trans.io.mem.read.addr @[src/main/scala/rvspeccore/core/RiscvCore.scala 194:16]
    io.mem.read.valid <= trans.io.mem.read.valid @[src/main/scala/rvspeccore/core/RiscvCore.scala 194:16]
    io.tlb.Anotherwrite[0] <= trans.io.tlb.Anotherwrite[0] @[src/main/scala/rvspeccore/core/RiscvCore.scala 195:22]
    io.tlb.Anotherwrite[1] <= trans.io.tlb.Anotherwrite[1] @[src/main/scala/rvspeccore/core/RiscvCore.scala 195:22]
    io.tlb.Anotherwrite[2] <= trans.io.tlb.Anotherwrite[2] @[src/main/scala/rvspeccore/core/RiscvCore.scala 195:22]
    trans.io.tlb.Anotherread[0].data <= io.tlb.Anotherread[0].data @[src/main/scala/rvspeccore/core/RiscvCore.scala 195:22]
    io.tlb.Anotherread[0].memWidth <= trans.io.tlb.Anotherread[0].memWidth @[src/main/scala/rvspeccore/core/RiscvCore.scala 195:22]
    io.tlb.Anotherread[0].addr <= trans.io.tlb.Anotherread[0].addr @[src/main/scala/rvspeccore/core/RiscvCore.scala 195:22]
    io.tlb.Anotherread[0].valid <= trans.io.tlb.Anotherread[0].valid @[src/main/scala/rvspeccore/core/RiscvCore.scala 195:22]
    trans.io.tlb.Anotherread[1].data <= io.tlb.Anotherread[1].data @[src/main/scala/rvspeccore/core/RiscvCore.scala 195:22]
    io.tlb.Anotherread[1].memWidth <= trans.io.tlb.Anotherread[1].memWidth @[src/main/scala/rvspeccore/core/RiscvCore.scala 195:22]
    io.tlb.Anotherread[1].addr <= trans.io.tlb.Anotherread[1].addr @[src/main/scala/rvspeccore/core/RiscvCore.scala 195:22]
    io.tlb.Anotherread[1].valid <= trans.io.tlb.Anotherread[1].valid @[src/main/scala/rvspeccore/core/RiscvCore.scala 195:22]
    trans.io.tlb.Anotherread[2].data <= io.tlb.Anotherread[2].data @[src/main/scala/rvspeccore/core/RiscvCore.scala 195:22]
    io.tlb.Anotherread[2].memWidth <= trans.io.tlb.Anotherread[2].memWidth @[src/main/scala/rvspeccore/core/RiscvCore.scala 195:22]
    io.tlb.Anotherread[2].addr <= trans.io.tlb.Anotherread[2].addr @[src/main/scala/rvspeccore/core/RiscvCore.scala 195:22]
    io.tlb.Anotherread[2].valid <= trans.io.tlb.Anotherread[2].valid @[src/main/scala/rvspeccore/core/RiscvCore.scala 195:22]
    trans.io.tlb.Anotherread[3].data <= io.tlb.Anotherread[3].data @[src/main/scala/rvspeccore/core/RiscvCore.scala 195:22]
    io.tlb.Anotherread[3].memWidth <= trans.io.tlb.Anotherread[3].memWidth @[src/main/scala/rvspeccore/core/RiscvCore.scala 195:22]
    io.tlb.Anotherread[3].addr <= trans.io.tlb.Anotherread[3].addr @[src/main/scala/rvspeccore/core/RiscvCore.scala 195:22]
    io.tlb.Anotherread[3].valid <= trans.io.tlb.Anotherread[3].valid @[src/main/scala/rvspeccore/core/RiscvCore.scala 195:22]
    trans.io.tlb.Anotherread[4].data <= io.tlb.Anotherread[4].data @[src/main/scala/rvspeccore/core/RiscvCore.scala 195:22]
    io.tlb.Anotherread[4].memWidth <= trans.io.tlb.Anotherread[4].memWidth @[src/main/scala/rvspeccore/core/RiscvCore.scala 195:22]
    io.tlb.Anotherread[4].addr <= trans.io.tlb.Anotherread[4].addr @[src/main/scala/rvspeccore/core/RiscvCore.scala 195:22]
    io.tlb.Anotherread[4].valid <= trans.io.tlb.Anotherread[4].valid @[src/main/scala/rvspeccore/core/RiscvCore.scala 195:22]
    trans.io.tlb.Anotherread[5].data <= io.tlb.Anotherread[5].data @[src/main/scala/rvspeccore/core/RiscvCore.scala 195:22]
    io.tlb.Anotherread[5].memWidth <= trans.io.tlb.Anotherread[5].memWidth @[src/main/scala/rvspeccore/core/RiscvCore.scala 195:22]
    io.tlb.Anotherread[5].addr <= trans.io.tlb.Anotherread[5].addr @[src/main/scala/rvspeccore/core/RiscvCore.scala 195:22]
    io.tlb.Anotherread[5].valid <= trans.io.tlb.Anotherread[5].valid @[src/main/scala/rvspeccore/core/RiscvCore.scala 195:22]
    trans.io.now.internal.privilegeMode <= state.internal.privilegeMode @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.ILEN <= state.csr.ILEN @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.IALIGN <= state.csr.IALIGN @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.MXLEN <= state.csr.MXLEN @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.pmpaddr3 <= state.csr.pmpaddr3 @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.pmpaddr2 <= state.csr.pmpaddr2 @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.pmpaddr1 <= state.csr.pmpaddr1 @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.pmpaddr0 <= state.csr.pmpaddr0 @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.pmpcfg3 <= state.csr.pmpcfg3 @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.pmpcfg2 <= state.csr.pmpcfg2 @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.pmpcfg1 <= state.csr.pmpcfg1 @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.pmpcfg0 <= state.csr.pmpcfg0 @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.satp <= state.csr.satp @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.sscratch <= state.csr.sscratch @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.stval <= state.csr.stval @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.sepc <= state.csr.sepc @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.stvec <= state.csr.stvec @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.scause <= state.csr.scause @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.scounteren <= state.csr.scounteren @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.cycle <= state.csr.cycle @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.mtval <= state.csr.mtval @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.mcause <= state.csr.mcause @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.mepc <= state.csr.mepc @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.mie <= state.csr.mie @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.mip <= state.csr.mip @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.mideleg <= state.csr.mideleg @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.medeleg <= state.csr.medeleg @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.mcounteren <= state.csr.mcounteren @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.mtvec <= state.csr.mtvec @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.mscratch <= state.csr.mscratch @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.mstatush <= state.csr.mstatush @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.mstatus <= state.csr.mstatus @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.mhartid <= state.csr.mhartid @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.mimpid <= state.csr.mimpid @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.marchid <= state.csr.marchid @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.mvendorid <= state.csr.mvendorid @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.misa <= state.csr.misa @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.pc <= state.pc @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[0] <= state.reg[0] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[1] <= state.reg[1] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[2] <= state.reg[2] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[3] <= state.reg[3] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[4] <= state.reg[4] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[5] <= state.reg[5] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[6] <= state.reg[6] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[7] <= state.reg[7] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[8] <= state.reg[8] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[9] <= state.reg[9] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[10] <= state.reg[10] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[11] <= state.reg[11] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[12] <= state.reg[12] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[13] <= state.reg[13] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[14] <= state.reg[14] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[15] <= state.reg[15] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[16] <= state.reg[16] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[17] <= state.reg[17] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[18] <= state.reg[18] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[19] <= state.reg[19] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[20] <= state.reg[20] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[21] <= state.reg[21] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[22] <= state.reg[22] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[23] <= state.reg[23] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[24] <= state.reg[24] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[25] <= state.reg[25] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[26] <= state.reg[26] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[27] <= state.reg[27] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[28] <= state.reg[28] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[29] <= state.reg[29] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[30] <= state.reg[30] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[31] <= state.reg[31] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    state <= trans.io.next @[src/main/scala/rvspeccore/core/RiscvCore.scala 198:16]
    io.now <= state @[src/main/scala/rvspeccore/core/RiscvCore.scala 200:15]
    io.next <= trans.io.next @[src/main/scala/rvspeccore/core/RiscvCore.scala 201:15]
    io.event <= trans.io.event @[src/main/scala/rvspeccore/core/RiscvCore.scala 202:15]
    io.iFetchpc <= trans.io.iFetchpc @[src/main/scala/rvspeccore/core/RiscvCore.scala 203:15]

  module Queue :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<64>, data : UInt<64>, level : UInt<7>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<64>, data : UInt<64>, level : UInt<7>}}, count : UInt<2>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { addr : UInt<64>, data : UInt<64>, level : UInt<7>} [2] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    reg enq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg deq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      node wrap = eq(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      node wrap_1 = eq(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<2>("h2"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module QueueModuleTLB :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<64>, data : UInt<64>, level : UInt<7>}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<64>, data : UInt<64>, level : UInt<7>}}} @[src/main/scala/rvspeccore/checker/Checker.scala 43:14]

    inst queue_q of Queue @[src/main/scala/chisel3/util/Decoupled.scala 376:21]
    queue_q.clock <= clock
    queue_q.reset <= reset
    queue_q.io.enq.valid <= io.in.valid @[src/main/scala/chisel3/util/Decoupled.scala 378:22]
    queue_q.io.enq.bits.level <= io.in.bits.level @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    queue_q.io.enq.bits.data <= io.in.bits.data @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    queue_q.io.enq.bits.addr <= io.in.bits.addr @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    io.in.ready <= queue_q.io.enq.ready @[src/main/scala/chisel3/util/Decoupled.scala 380:17]
    io.out.bits <= queue_q.io.deq.bits @[src/main/scala/rvspeccore/checker/Checker.scala 49:10]
    io.out.valid <= queue_q.io.deq.valid @[src/main/scala/rvspeccore/checker/Checker.scala 49:10]
    queue_q.io.deq.ready <= io.out.ready @[src/main/scala/rvspeccore/checker/Checker.scala 49:10]

  module Queue_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<64>, data : UInt<64>, level : UInt<7>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<64>, data : UInt<64>, level : UInt<7>}}, count : UInt<2>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { addr : UInt<64>, data : UInt<64>, level : UInt<7>} [2] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    reg enq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg deq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      node wrap = eq(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      node wrap_1 = eq(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<2>("h2"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module QueueModuleTLB_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<64>, data : UInt<64>, level : UInt<7>}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<64>, data : UInt<64>, level : UInt<7>}}} @[src/main/scala/rvspeccore/checker/Checker.scala 43:14]

    inst queue_q of Queue_1 @[src/main/scala/chisel3/util/Decoupled.scala 376:21]
    queue_q.clock <= clock
    queue_q.reset <= reset
    queue_q.io.enq.valid <= io.in.valid @[src/main/scala/chisel3/util/Decoupled.scala 378:22]
    queue_q.io.enq.bits.level <= io.in.bits.level @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    queue_q.io.enq.bits.data <= io.in.bits.data @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    queue_q.io.enq.bits.addr <= io.in.bits.addr @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    io.in.ready <= queue_q.io.enq.ready @[src/main/scala/chisel3/util/Decoupled.scala 380:17]
    io.out.bits <= queue_q.io.deq.bits @[src/main/scala/rvspeccore/checker/Checker.scala 49:10]
    io.out.valid <= queue_q.io.deq.valid @[src/main/scala/rvspeccore/checker/Checker.scala 49:10]
    queue_q.io.deq.ready <= io.out.ready @[src/main/scala/rvspeccore/checker/Checker.scala 49:10]

  module Queue_2 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<64>, data : UInt<64>, level : UInt<7>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<64>, data : UInt<64>, level : UInt<7>}}, count : UInt<2>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { addr : UInt<64>, data : UInt<64>, level : UInt<7>} [2] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    reg enq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg deq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      node wrap = eq(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      node wrap_1 = eq(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<2>("h2"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module QueueModuleTLB_2 :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<64>, data : UInt<64>, level : UInt<7>}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<64>, data : UInt<64>, level : UInt<7>}}} @[src/main/scala/rvspeccore/checker/Checker.scala 43:14]

    inst queue_q of Queue_2 @[src/main/scala/chisel3/util/Decoupled.scala 376:21]
    queue_q.clock <= clock
    queue_q.reset <= reset
    queue_q.io.enq.valid <= io.in.valid @[src/main/scala/chisel3/util/Decoupled.scala 378:22]
    queue_q.io.enq.bits.level <= io.in.bits.level @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    queue_q.io.enq.bits.data <= io.in.bits.data @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    queue_q.io.enq.bits.addr <= io.in.bits.addr @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    io.in.ready <= queue_q.io.enq.ready @[src/main/scala/chisel3/util/Decoupled.scala 380:17]
    io.out.bits <= queue_q.io.deq.bits @[src/main/scala/rvspeccore/checker/Checker.scala 49:10]
    io.out.valid <= queue_q.io.deq.valid @[src/main/scala/rvspeccore/checker/Checker.scala 49:10]
    queue_q.io.deq.ready <= io.out.ready @[src/main/scala/rvspeccore/checker/Checker.scala 49:10]

  module Queue_3 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<64>, data : UInt<64>, memWidth : UInt<7>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<64>, data : UInt<64>, memWidth : UInt<7>}}, count : UInt<2>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { addr : UInt<64>, data : UInt<64>, memWidth : UInt<7>} [2] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    reg enq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg deq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      node wrap = eq(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      node wrap_1 = eq(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<2>("h2"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module QueueModule :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<64>, data : UInt<64>, memWidth : UInt<7>}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<64>, data : UInt<64>, memWidth : UInt<7>}}} @[src/main/scala/rvspeccore/checker/Checker.scala 34:14]

    inst queue_q of Queue_3 @[src/main/scala/chisel3/util/Decoupled.scala 376:21]
    queue_q.clock <= clock
    queue_q.reset <= reset
    queue_q.io.enq.valid <= io.in.valid @[src/main/scala/chisel3/util/Decoupled.scala 378:22]
    queue_q.io.enq.bits.memWidth <= io.in.bits.memWidth @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    queue_q.io.enq.bits.data <= io.in.bits.data @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    queue_q.io.enq.bits.addr <= io.in.bits.addr @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    io.in.ready <= queue_q.io.enq.ready @[src/main/scala/chisel3/util/Decoupled.scala 380:17]
    io.out.bits <= queue_q.io.deq.bits @[src/main/scala/rvspeccore/checker/Checker.scala 40:10]
    io.out.valid <= queue_q.io.deq.valid @[src/main/scala/rvspeccore/checker/Checker.scala 40:10]
    queue_q.io.deq.ready <= io.out.ready @[src/main/scala/rvspeccore/checker/Checker.scala 40:10]

  module Queue_4 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<64>, data : UInt<64>, memWidth : UInt<7>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<64>, data : UInt<64>, memWidth : UInt<7>}}, count : UInt<2>} @[src/main/scala/chisel3/util/Decoupled.scala 273:14]

    cmem ram : { addr : UInt<64>, data : UInt<64>, memWidth : UInt<7>} [2] @[src/main/scala/chisel3/util/Decoupled.scala 274:95]
    reg enq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg deq_ptr_value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 277:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 278:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 279:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 279:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 280:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 281:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 287:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 288:8]
      MPORT <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 288:24]
      node wrap = eq(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 291:16]
      node wrap_1 = eq(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 294:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 294:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 295:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 297:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 303:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 303:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 304:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 304:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 311:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 311:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 327:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 330:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<2>("h2"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 330:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 330:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 330:14]

  module QueueModule_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<64>, data : UInt<64>, memWidth : UInt<7>}}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<64>, data : UInt<64>, memWidth : UInt<7>}}} @[src/main/scala/rvspeccore/checker/Checker.scala 34:14]

    inst queue_q of Queue_4 @[src/main/scala/chisel3/util/Decoupled.scala 376:21]
    queue_q.clock <= clock
    queue_q.reset <= reset
    queue_q.io.enq.valid <= io.in.valid @[src/main/scala/chisel3/util/Decoupled.scala 378:22]
    queue_q.io.enq.bits.memWidth <= io.in.bits.memWidth @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    queue_q.io.enq.bits.data <= io.in.bits.data @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    queue_q.io.enq.bits.addr <= io.in.bits.addr @[src/main/scala/chisel3/util/Decoupled.scala 379:21]
    io.in.ready <= queue_q.io.enq.ready @[src/main/scala/chisel3/util/Decoupled.scala 380:17]
    io.out.bits <= queue_q.io.deq.bits @[src/main/scala/rvspeccore/checker/Checker.scala 40:10]
    io.out.valid <= queue_q.io.deq.valid @[src/main/scala/rvspeccore/checker/Checker.scala 40:10]
    queue_q.io.deq.ready <= io.out.ready @[src/main/scala/rvspeccore/checker/Checker.scala 40:10]

  module CheckerWithResult :
    input clock : Clock
    input reset : Reset
    output io : { flip instCommit : { valid : UInt<1>, inst : UInt<32>, pc : UInt<64>}, flip result : { reg : UInt<64>[32], pc : UInt<64>, csr : { misa : UInt<64>, mvendorid : UInt<64>, marchid : UInt<64>, mimpid : UInt<64>, mhartid : UInt<64>, mstatus : UInt<64>, mstatush : UInt<64>, mscratch : UInt<64>, mtvec : UInt<64>, mcounteren : UInt<64>, medeleg : UInt<64>, mideleg : UInt<64>, mip : UInt<64>, mie : UInt<64>, mepc : UInt<64>, mcause : UInt<64>, mtval : UInt<64>, cycle : UInt<64>, scounteren : UInt<64>, scause : UInt<64>, stvec : UInt<64>, sepc : UInt<64>, stval : UInt<64>, sscratch : UInt<64>, satp : UInt<64>, pmpcfg0 : UInt<64>, pmpcfg1 : UInt<64>, pmpcfg2 : UInt<64>, pmpcfg3 : UInt<64>, pmpaddr0 : UInt<64>, pmpaddr1 : UInt<64>, pmpaddr2 : UInt<64>, pmpaddr3 : UInt<64>, MXLEN : UInt<8>, IALIGN : UInt<8>, ILEN : UInt<8>}, internal : { privilegeMode : UInt<2>}}, flip event : { valid : UInt<1>, intrNO : UInt<64>, cause : UInt<64>, exceptionPC : UInt<64>, exceptionInst : UInt<64>}, flip mem : { read : { valid : UInt<1>, addr : UInt<64>, memWidth : UInt<7>, data : UInt<64>}, write : { valid : UInt<1>, addr : UInt<64>, memWidth : UInt<7>, data : UInt<64>}}, flip dtlbmem : { read : { valid : UInt<1>, addr : UInt<64>, data : UInt<64>, memWidth : UInt<7>, access : UInt<1>, level : UInt<2>}, write : { valid : UInt<1>, addr : UInt<64>, data : UInt<64>, memWidth : UInt<7>, access : UInt<1>, level : UInt<2>}}, flip itlbmem : { read : { valid : UInt<1>, addr : UInt<64>, data : UInt<64>, memWidth : UInt<7>, access : UInt<1>, level : UInt<2>}, write : { valid : UInt<1>, addr : UInt<64>, data : UInt<64>, memWidth : UInt<7>, access : UInt<1>, level : UInt<2>}}} @[src/main/scala/rvspeccore/checker/Checker.scala 88:16]

    inst specCore of RiscvCore @[src/main/scala/rvspeccore/checker/Checker.scala 114:24]
    specCore.clock <= clock
    specCore.reset <= reset
    specCore.io.valid <= io.instCommit.valid @[src/main/scala/rvspeccore/checker/Checker.scala 115:21]
    specCore.io.inst <= io.instCommit.inst @[src/main/scala/rvspeccore/checker/Checker.scala 116:21]
    specCore.io.tlb.Anotherread[0].data is invalid @[src/main/scala/rvspeccore/checker/Checker.scala 121:47]
    specCore.io.tlb.Anotherread[1].data is invalid @[src/main/scala/rvspeccore/checker/Checker.scala 121:47]
    specCore.io.tlb.Anotherread[2].data is invalid @[src/main/scala/rvspeccore/checker/Checker.scala 121:47]
    specCore.io.tlb.Anotherread[3].data is invalid @[src/main/scala/rvspeccore/checker/Checker.scala 121:47]
    specCore.io.tlb.Anotherread[4].data is invalid @[src/main/scala/rvspeccore/checker/Checker.scala 121:47]
    specCore.io.tlb.Anotherread[5].data is invalid @[src/main/scala/rvspeccore/checker/Checker.scala 121:47]
    inst TLBLoadQueue_0 of QueueModuleTLB @[src/main/scala/rvspeccore/checker/Checker.scala 144:44]
    TLBLoadQueue_0.clock <= clock
    TLBLoadQueue_0.reset <= reset
    inst TLBLoadQueue_1 of QueueModuleTLB_1 @[src/main/scala/rvspeccore/checker/Checker.scala 144:44]
    TLBLoadQueue_1.clock <= clock
    TLBLoadQueue_1.reset <= reset
    inst TLBLoadQueue_2 of QueueModuleTLB_2 @[src/main/scala/rvspeccore/checker/Checker.scala 144:44]
    TLBLoadQueue_2.clock <= clock
    TLBLoadQueue_2.reset <= reset
    TLBLoadQueue_0.io.out.ready <= UInt<1>("h0") @[src/main/scala/rvspeccore/checker/Checker.scala 147:38]
    TLBLoadQueue_0.io.in.valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/checker/Checker.scala 148:38]
    wire _TLBLoadQueue_0_io_in_bits_WIRE : { addr : UInt<64>, data : UInt<64>, level : UInt<7>} @[src/main/scala/rvspeccore/checker/Checker.scala 149:53]
    _TLBLoadQueue_0_io_in_bits_WIRE.level <= UInt<7>("h0") @[src/main/scala/rvspeccore/checker/Checker.scala 149:53]
    _TLBLoadQueue_0_io_in_bits_WIRE.data <= UInt<64>("h0") @[src/main/scala/rvspeccore/checker/Checker.scala 149:53]
    _TLBLoadQueue_0_io_in_bits_WIRE.addr <= UInt<64>("h0") @[src/main/scala/rvspeccore/checker/Checker.scala 149:53]
    TLBLoadQueue_0.io.in.bits.level <= _TLBLoadQueue_0_io_in_bits_WIRE.level @[src/main/scala/rvspeccore/checker/Checker.scala 149:38]
    TLBLoadQueue_0.io.in.bits.data <= _TLBLoadQueue_0_io_in_bits_WIRE.data @[src/main/scala/rvspeccore/checker/Checker.scala 149:38]
    TLBLoadQueue_0.io.in.bits.addr <= _TLBLoadQueue_0_io_in_bits_WIRE.addr @[src/main/scala/rvspeccore/checker/Checker.scala 149:38]
    TLBLoadQueue_1.io.out.ready <= UInt<1>("h0") @[src/main/scala/rvspeccore/checker/Checker.scala 147:38]
    TLBLoadQueue_1.io.in.valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/checker/Checker.scala 148:38]
    wire _TLBLoadQueue_1_io_in_bits_WIRE : { addr : UInt<64>, data : UInt<64>, level : UInt<7>} @[src/main/scala/rvspeccore/checker/Checker.scala 149:53]
    _TLBLoadQueue_1_io_in_bits_WIRE.level <= UInt<7>("h0") @[src/main/scala/rvspeccore/checker/Checker.scala 149:53]
    _TLBLoadQueue_1_io_in_bits_WIRE.data <= UInt<64>("h0") @[src/main/scala/rvspeccore/checker/Checker.scala 149:53]
    _TLBLoadQueue_1_io_in_bits_WIRE.addr <= UInt<64>("h0") @[src/main/scala/rvspeccore/checker/Checker.scala 149:53]
    TLBLoadQueue_1.io.in.bits.level <= _TLBLoadQueue_1_io_in_bits_WIRE.level @[src/main/scala/rvspeccore/checker/Checker.scala 149:38]
    TLBLoadQueue_1.io.in.bits.data <= _TLBLoadQueue_1_io_in_bits_WIRE.data @[src/main/scala/rvspeccore/checker/Checker.scala 149:38]
    TLBLoadQueue_1.io.in.bits.addr <= _TLBLoadQueue_1_io_in_bits_WIRE.addr @[src/main/scala/rvspeccore/checker/Checker.scala 149:38]
    TLBLoadQueue_2.io.out.ready <= UInt<1>("h0") @[src/main/scala/rvspeccore/checker/Checker.scala 147:38]
    TLBLoadQueue_2.io.in.valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/checker/Checker.scala 148:38]
    wire _TLBLoadQueue_2_io_in_bits_WIRE : { addr : UInt<64>, data : UInt<64>, level : UInt<7>} @[src/main/scala/rvspeccore/checker/Checker.scala 149:53]
    _TLBLoadQueue_2_io_in_bits_WIRE.level <= UInt<7>("h0") @[src/main/scala/rvspeccore/checker/Checker.scala 149:53]
    _TLBLoadQueue_2_io_in_bits_WIRE.data <= UInt<64>("h0") @[src/main/scala/rvspeccore/checker/Checker.scala 149:53]
    _TLBLoadQueue_2_io_in_bits_WIRE.addr <= UInt<64>("h0") @[src/main/scala/rvspeccore/checker/Checker.scala 149:53]
    TLBLoadQueue_2.io.in.bits.level <= _TLBLoadQueue_2_io_in_bits_WIRE.level @[src/main/scala/rvspeccore/checker/Checker.scala 149:38]
    TLBLoadQueue_2.io.in.bits.data <= _TLBLoadQueue_2_io_in_bits_WIRE.data @[src/main/scala/rvspeccore/checker/Checker.scala 149:38]
    TLBLoadQueue_2.io.in.bits.addr <= _TLBLoadQueue_2_io_in_bits_WIRE.addr @[src/main/scala/rvspeccore/checker/Checker.scala 149:38]
    when io.dtlbmem.read.valid : @[src/main/scala/rvspeccore/checker/Checker.scala 151:39]
      node _T = eq(io.dtlbmem.read.level, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 154:42]
      when _T : @[src/main/scala/rvspeccore/checker/Checker.scala 154:51]
        TLBLoadQueue_0.io.in.valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/checker/Checker.scala 155:46]
        TLBLoadQueue_0.io.in.bits.addr <= io.dtlbmem.read.addr @[src/main/scala/rvspeccore/checker/Checker.scala 156:46]
        TLBLoadQueue_0.io.in.bits.data <= io.dtlbmem.read.data @[src/main/scala/rvspeccore/checker/Checker.scala 157:46]
        TLBLoadQueue_0.io.in.bits.level <= io.dtlbmem.read.level @[src/main/scala/rvspeccore/checker/Checker.scala 158:46]
      node _T_1 = eq(io.dtlbmem.read.level, UInt<1>("h1")) @[src/main/scala/rvspeccore/checker/Checker.scala 154:42]
      when _T_1 : @[src/main/scala/rvspeccore/checker/Checker.scala 154:51]
        TLBLoadQueue_1.io.in.valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/checker/Checker.scala 155:46]
        TLBLoadQueue_1.io.in.bits.addr <= io.dtlbmem.read.addr @[src/main/scala/rvspeccore/checker/Checker.scala 156:46]
        TLBLoadQueue_1.io.in.bits.data <= io.dtlbmem.read.data @[src/main/scala/rvspeccore/checker/Checker.scala 157:46]
        TLBLoadQueue_1.io.in.bits.level <= io.dtlbmem.read.level @[src/main/scala/rvspeccore/checker/Checker.scala 158:46]
      node _T_2 = eq(io.dtlbmem.read.level, UInt<2>("h2")) @[src/main/scala/rvspeccore/checker/Checker.scala 154:42]
      when _T_2 : @[src/main/scala/rvspeccore/checker/Checker.scala 154:51]
        TLBLoadQueue_2.io.in.valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/checker/Checker.scala 155:46]
        TLBLoadQueue_2.io.in.bits.addr <= io.dtlbmem.read.addr @[src/main/scala/rvspeccore/checker/Checker.scala 156:46]
        TLBLoadQueue_2.io.in.bits.data <= io.dtlbmem.read.data @[src/main/scala/rvspeccore/checker/Checker.scala 157:46]
        TLBLoadQueue_2.io.in.bits.level <= io.dtlbmem.read.level @[src/main/scala/rvspeccore/checker/Checker.scala 158:46]
    when specCore.io.tlb.Anotherread[0].valid : @[src/main/scala/rvspeccore/checker/Checker.scala 163:56]
      TLBLoadQueue_2.io.out.ready <= UInt<1>("h1") @[src/main/scala/rvspeccore/checker/Checker.scala 164:44]
      specCore.io.tlb.Anotherread[0].data <= TLBLoadQueue_2.io.out.bits.data @[src/main/scala/rvspeccore/checker/Checker.scala 166:51]
    when specCore.io.tlb.Anotherread[0].valid : @[src/main/scala/rvspeccore/checker/Checker.scala 170:66]
      node _T_3 = eq(TLBLoadQueue_2.io.out.bits.addr, specCore.io.tlb.Anotherread[0].addr) @[src/main/scala/rvspeccore/checker/Checker.scala 171:65]
      node _T_4 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 171:17]
      node _T_5 = eq(_T_4, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 171:17]
      when _T_5 : @[src/main/scala/rvspeccore/checker/Checker.scala 171:17]
        node _T_6 = eq(_T_3, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 171:17]
        when _T_6 : @[src/main/scala/rvspeccore/checker/Checker.scala 171:17]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:171 assert(regDelay(TLBLoadQueue(2 - i).io.out.bits.addr) === regDelay(specCore.io.tlb.get.Anotherread(i).addr))\n") : printf @[src/main/scala/rvspeccore/checker/Checker.scala 171:17]
        assert(clock, _T_3, UInt<1>("h1"), "") : assert @[src/main/scala/rvspeccore/checker/Checker.scala 171:17]
    when specCore.io.tlb.Anotherread[1].valid : @[src/main/scala/rvspeccore/checker/Checker.scala 163:56]
      TLBLoadQueue_1.io.out.ready <= UInt<1>("h1") @[src/main/scala/rvspeccore/checker/Checker.scala 164:44]
      specCore.io.tlb.Anotherread[1].data <= TLBLoadQueue_1.io.out.bits.data @[src/main/scala/rvspeccore/checker/Checker.scala 166:51]
    when specCore.io.tlb.Anotherread[1].valid : @[src/main/scala/rvspeccore/checker/Checker.scala 170:66]
      node _T_7 = eq(TLBLoadQueue_1.io.out.bits.addr, specCore.io.tlb.Anotherread[1].addr) @[src/main/scala/rvspeccore/checker/Checker.scala 171:65]
      node _T_8 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 171:17]
      node _T_9 = eq(_T_8, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 171:17]
      when _T_9 : @[src/main/scala/rvspeccore/checker/Checker.scala 171:17]
        node _T_10 = eq(_T_7, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 171:17]
        when _T_10 : @[src/main/scala/rvspeccore/checker/Checker.scala 171:17]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:171 assert(regDelay(TLBLoadQueue(2 - i).io.out.bits.addr) === regDelay(specCore.io.tlb.get.Anotherread(i).addr))\n") : printf_1 @[src/main/scala/rvspeccore/checker/Checker.scala 171:17]
        assert(clock, _T_7, UInt<1>("h1"), "") : assert_1 @[src/main/scala/rvspeccore/checker/Checker.scala 171:17]
    when specCore.io.tlb.Anotherread[2].valid : @[src/main/scala/rvspeccore/checker/Checker.scala 163:56]
      TLBLoadQueue_0.io.out.ready <= UInt<1>("h1") @[src/main/scala/rvspeccore/checker/Checker.scala 164:44]
      specCore.io.tlb.Anotherread[2].data <= TLBLoadQueue_0.io.out.bits.data @[src/main/scala/rvspeccore/checker/Checker.scala 166:51]
    when specCore.io.tlb.Anotherread[2].valid : @[src/main/scala/rvspeccore/checker/Checker.scala 170:66]
      node _T_11 = eq(TLBLoadQueue_0.io.out.bits.addr, specCore.io.tlb.Anotherread[2].addr) @[src/main/scala/rvspeccore/checker/Checker.scala 171:65]
      node _T_12 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 171:17]
      node _T_13 = eq(_T_12, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 171:17]
      when _T_13 : @[src/main/scala/rvspeccore/checker/Checker.scala 171:17]
        node _T_14 = eq(_T_11, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 171:17]
        when _T_14 : @[src/main/scala/rvspeccore/checker/Checker.scala 171:17]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:171 assert(regDelay(TLBLoadQueue(2 - i).io.out.bits.addr) === regDelay(specCore.io.tlb.get.Anotherread(i).addr))\n") : printf_2 @[src/main/scala/rvspeccore/checker/Checker.scala 171:17]
        assert(clock, _T_11, UInt<1>("h1"), "") : assert_2 @[src/main/scala/rvspeccore/checker/Checker.scala 171:17]
    inst LoadQueue of QueueModule @[src/main/scala/rvspeccore/checker/Checker.scala 174:30]
    LoadQueue.clock <= clock
    LoadQueue.reset <= reset
    inst StoreQueue of QueueModule_1 @[src/main/scala/rvspeccore/checker/Checker.scala 175:30]
    StoreQueue.clock <= clock
    StoreQueue.reset <= reset
    when io.mem.read.valid : @[src/main/scala/rvspeccore/checker/Checker.scala 177:35]
      LoadQueue.io.in.valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/checker/Checker.scala 178:39]
      LoadQueue.io.in.bits.addr <= io.mem.read.addr @[src/main/scala/rvspeccore/checker/Checker.scala 179:39]
      LoadQueue.io.in.bits.data <= io.mem.read.data @[src/main/scala/rvspeccore/checker/Checker.scala 180:39]
      LoadQueue.io.in.bits.memWidth <= io.mem.read.memWidth @[src/main/scala/rvspeccore/checker/Checker.scala 181:39]
    else :
      LoadQueue.io.in.valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/checker/Checker.scala 184:31]
      wire _LoadQueue_io_in_bits_WIRE : { addr : UInt<64>, data : UInt<64>, memWidth : UInt<7>} @[src/main/scala/rvspeccore/checker/Checker.scala 185:46]
      _LoadQueue_io_in_bits_WIRE.memWidth <= UInt<7>("h0") @[src/main/scala/rvspeccore/checker/Checker.scala 185:46]
      _LoadQueue_io_in_bits_WIRE.data <= UInt<64>("h0") @[src/main/scala/rvspeccore/checker/Checker.scala 185:46]
      _LoadQueue_io_in_bits_WIRE.addr <= UInt<64>("h0") @[src/main/scala/rvspeccore/checker/Checker.scala 185:46]
      LoadQueue.io.in.bits.memWidth <= _LoadQueue_io_in_bits_WIRE.memWidth @[src/main/scala/rvspeccore/checker/Checker.scala 185:31]
      LoadQueue.io.in.bits.data <= _LoadQueue_io_in_bits_WIRE.data @[src/main/scala/rvspeccore/checker/Checker.scala 185:31]
      LoadQueue.io.in.bits.addr <= _LoadQueue_io_in_bits_WIRE.addr @[src/main/scala/rvspeccore/checker/Checker.scala 185:31]
    when specCore.io.mem.read.valid : @[src/main/scala/rvspeccore/checker/Checker.scala 187:50]
      LoadQueue.io.out.ready <= UInt<1>("h1") @[src/main/scala/rvspeccore/checker/Checker.scala 188:32]
      specCore.io.mem.read.data <= LoadQueue.io.out.bits.data @[src/main/scala/rvspeccore/checker/Checker.scala 190:35]
      node _T_15 = eq(LoadQueue.io.out.bits.addr, specCore.io.mem.read.addr) @[src/main/scala/rvspeccore/checker/Checker.scala 191:53]
      node _T_16 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 191:15]
      node _T_17 = eq(_T_16, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 191:15]
      when _T_17 : @[src/main/scala/rvspeccore/checker/Checker.scala 191:15]
        node _T_18 = eq(_T_15, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 191:15]
        when _T_18 : @[src/main/scala/rvspeccore/checker/Checker.scala 191:15]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:191 assert(regDelay(LoadQueue.io.out.bits.addr) === regDelay(specCore.io.mem.read.addr))\n") : printf_3 @[src/main/scala/rvspeccore/checker/Checker.scala 191:15]
        assert(clock, _T_15, UInt<1>("h1"), "") : assert_3 @[src/main/scala/rvspeccore/checker/Checker.scala 191:15]
      node _T_19 = eq(LoadQueue.io.out.bits.memWidth, specCore.io.mem.read.memWidth) @[src/main/scala/rvspeccore/checker/Checker.scala 192:57]
      node _T_20 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 192:15]
      node _T_21 = eq(_T_20, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 192:15]
      when _T_21 : @[src/main/scala/rvspeccore/checker/Checker.scala 192:15]
        node _T_22 = eq(_T_19, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 192:15]
        when _T_22 : @[src/main/scala/rvspeccore/checker/Checker.scala 192:15]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:192 assert(regDelay(LoadQueue.io.out.bits.memWidth) === regDelay(specCore.io.mem.read.memWidth))\n") : printf_4 @[src/main/scala/rvspeccore/checker/Checker.scala 192:15]
        assert(clock, _T_19, UInt<1>("h1"), "") : assert_4 @[src/main/scala/rvspeccore/checker/Checker.scala 192:15]
    else :
      LoadQueue.io.out.ready <= UInt<1>("h0") @[src/main/scala/rvspeccore/checker/Checker.scala 194:35]
      specCore.io.mem.read.data <= UInt<1>("h0") @[src/main/scala/rvspeccore/checker/Checker.scala 195:35]
    when io.mem.write.valid : @[src/main/scala/rvspeccore/checker/Checker.scala 199:36]
      StoreQueue.io.in.valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/checker/Checker.scala 200:40]
      StoreQueue.io.in.bits.addr <= io.mem.write.addr @[src/main/scala/rvspeccore/checker/Checker.scala 201:40]
      StoreQueue.io.in.bits.data <= io.mem.write.data @[src/main/scala/rvspeccore/checker/Checker.scala 202:40]
      StoreQueue.io.in.bits.memWidth <= io.mem.write.memWidth @[src/main/scala/rvspeccore/checker/Checker.scala 203:40]
    else :
      StoreQueue.io.in.valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/checker/Checker.scala 206:32]
      wire _StoreQueue_io_in_bits_WIRE : { addr : UInt<64>, data : UInt<64>, memWidth : UInt<7>} @[src/main/scala/rvspeccore/checker/Checker.scala 207:47]
      _StoreQueue_io_in_bits_WIRE.memWidth <= UInt<7>("h0") @[src/main/scala/rvspeccore/checker/Checker.scala 207:47]
      _StoreQueue_io_in_bits_WIRE.data <= UInt<64>("h0") @[src/main/scala/rvspeccore/checker/Checker.scala 207:47]
      _StoreQueue_io_in_bits_WIRE.addr <= UInt<64>("h0") @[src/main/scala/rvspeccore/checker/Checker.scala 207:47]
      StoreQueue.io.in.bits.memWidth <= _StoreQueue_io_in_bits_WIRE.memWidth @[src/main/scala/rvspeccore/checker/Checker.scala 207:32]
      StoreQueue.io.in.bits.data <= _StoreQueue_io_in_bits_WIRE.data @[src/main/scala/rvspeccore/checker/Checker.scala 207:32]
      StoreQueue.io.in.bits.addr <= _StoreQueue_io_in_bits_WIRE.addr @[src/main/scala/rvspeccore/checker/Checker.scala 207:32]
    when specCore.io.mem.write.valid : @[src/main/scala/rvspeccore/checker/Checker.scala 209:51]
      StoreQueue.io.out.ready <= UInt<1>("h1") @[src/main/scala/rvspeccore/checker/Checker.scala 210:33]
      node _T_23 = eq(StoreQueue.io.out.bits.addr, specCore.io.mem.write.addr) @[src/main/scala/rvspeccore/checker/Checker.scala 212:54]
      node _T_24 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 212:15]
      node _T_25 = eq(_T_24, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 212:15]
      when _T_25 : @[src/main/scala/rvspeccore/checker/Checker.scala 212:15]
        node _T_26 = eq(_T_23, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 212:15]
        when _T_26 : @[src/main/scala/rvspeccore/checker/Checker.scala 212:15]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:212 assert(regDelay(StoreQueue.io.out.bits.addr) === regDelay(specCore.io.mem.write.addr))\n") : printf_5 @[src/main/scala/rvspeccore/checker/Checker.scala 212:15]
        assert(clock, _T_23, UInt<1>("h1"), "") : assert_5 @[src/main/scala/rvspeccore/checker/Checker.scala 212:15]
      node _T_27 = eq(StoreQueue.io.out.bits.data, specCore.io.mem.write.data) @[src/main/scala/rvspeccore/checker/Checker.scala 213:54]
      node _T_28 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 213:15]
      node _T_29 = eq(_T_28, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 213:15]
      when _T_29 : @[src/main/scala/rvspeccore/checker/Checker.scala 213:15]
        node _T_30 = eq(_T_27, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 213:15]
        when _T_30 : @[src/main/scala/rvspeccore/checker/Checker.scala 213:15]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:213 assert(regDelay(StoreQueue.io.out.bits.data) === regDelay(specCore.io.mem.write.data))\n") : printf_6 @[src/main/scala/rvspeccore/checker/Checker.scala 213:15]
        assert(clock, _T_27, UInt<1>("h1"), "") : assert_6 @[src/main/scala/rvspeccore/checker/Checker.scala 213:15]
      node _T_31 = eq(StoreQueue.io.out.bits.memWidth, specCore.io.mem.write.memWidth) @[src/main/scala/rvspeccore/checker/Checker.scala 214:58]
      node _T_32 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 214:15]
      node _T_33 = eq(_T_32, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 214:15]
      when _T_33 : @[src/main/scala/rvspeccore/checker/Checker.scala 214:15]
        node _T_34 = eq(_T_31, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 214:15]
        when _T_34 : @[src/main/scala/rvspeccore/checker/Checker.scala 214:15]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:214 assert(regDelay(StoreQueue.io.out.bits.memWidth) === regDelay(specCore.io.mem.write.memWidth))\n") : printf_7 @[src/main/scala/rvspeccore/checker/Checker.scala 214:15]
        assert(clock, _T_31, UInt<1>("h1"), "") : assert_7 @[src/main/scala/rvspeccore/checker/Checker.scala 214:15]
    else :
      StoreQueue.io.out.ready <= UInt<1>("h0") @[src/main/scala/rvspeccore/checker/Checker.scala 216:33]
    when io.instCommit.valid : @[src/main/scala/rvspeccore/checker/Checker.scala 223:39]
      node _T_35 = eq(io.instCommit.pc, specCore.io.now.pc) @[src/main/scala/rvspeccore/checker/Checker.scala 225:39]
      node _T_36 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 225:11]
      node _T_37 = eq(_T_36, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 225:11]
      when _T_37 : @[src/main/scala/rvspeccore/checker/Checker.scala 225:11]
        node _T_38 = eq(_T_35, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 225:11]
        when _T_38 : @[src/main/scala/rvspeccore/checker/Checker.scala 225:11]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:225 assert(regDelay(io.instCommit.pc) === regDelay(specCore.io.now.pc))\n") : printf_8 @[src/main/scala/rvspeccore/checker/Checker.scala 225:11]
        assert(clock, _T_35, UInt<1>("h1"), "") : assert_8 @[src/main/scala/rvspeccore/checker/Checker.scala 225:11]
      node _T_39 = eq(io.result.csr.misa, specCore.io.next.csr.misa) @[src/main/scala/rvspeccore/checker/Checker.scala 230:40]
      node _T_40 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
      node _T_41 = eq(_T_40, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
      when _T_41 : @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
        node _T_42 = eq(_T_39, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
        when _T_42 : @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:230 assert(regDelay(result.signal) === regDelay(next.signal))\n") : printf_9 @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
        assert(clock, _T_39, UInt<1>("h1"), "") : assert_9 @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
      node _T_43 = eq(io.result.csr.mvendorid, specCore.io.next.csr.mvendorid) @[src/main/scala/rvspeccore/checker/Checker.scala 230:40]
      node _T_44 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
      node _T_45 = eq(_T_44, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
      when _T_45 : @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
        node _T_46 = eq(_T_43, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
        when _T_46 : @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:230 assert(regDelay(result.signal) === regDelay(next.signal))\n") : printf_10 @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
        assert(clock, _T_43, UInt<1>("h1"), "") : assert_10 @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
      node _T_47 = eq(io.result.csr.marchid, specCore.io.next.csr.marchid) @[src/main/scala/rvspeccore/checker/Checker.scala 230:40]
      node _T_48 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
      node _T_49 = eq(_T_48, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
      when _T_49 : @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
        node _T_50 = eq(_T_47, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
        when _T_50 : @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:230 assert(regDelay(result.signal) === regDelay(next.signal))\n") : printf_11 @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
        assert(clock, _T_47, UInt<1>("h1"), "") : assert_11 @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
      node _T_51 = eq(io.result.csr.mimpid, specCore.io.next.csr.mimpid) @[src/main/scala/rvspeccore/checker/Checker.scala 230:40]
      node _T_52 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
      node _T_53 = eq(_T_52, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
      when _T_53 : @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
        node _T_54 = eq(_T_51, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
        when _T_54 : @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:230 assert(regDelay(result.signal) === regDelay(next.signal))\n") : printf_12 @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
        assert(clock, _T_51, UInt<1>("h1"), "") : assert_12 @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
      node _T_55 = eq(io.result.csr.mhartid, specCore.io.next.csr.mhartid) @[src/main/scala/rvspeccore/checker/Checker.scala 230:40]
      node _T_56 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
      node _T_57 = eq(_T_56, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
      when _T_57 : @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
        node _T_58 = eq(_T_55, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
        when _T_58 : @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:230 assert(regDelay(result.signal) === regDelay(next.signal))\n") : printf_13 @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
        assert(clock, _T_55, UInt<1>("h1"), "") : assert_13 @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
      node _T_59 = eq(io.result.csr.mstatus, specCore.io.next.csr.mstatus) @[src/main/scala/rvspeccore/checker/Checker.scala 230:40]
      node _T_60 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
      node _T_61 = eq(_T_60, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
      when _T_61 : @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
        node _T_62 = eq(_T_59, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
        when _T_62 : @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:230 assert(regDelay(result.signal) === regDelay(next.signal))\n") : printf_14 @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
        assert(clock, _T_59, UInt<1>("h1"), "") : assert_14 @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
      node _T_63 = eq(io.result.csr.mscratch, specCore.io.next.csr.mscratch) @[src/main/scala/rvspeccore/checker/Checker.scala 230:40]
      node _T_64 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
      node _T_65 = eq(_T_64, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
      when _T_65 : @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
        node _T_66 = eq(_T_63, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
        when _T_66 : @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:230 assert(regDelay(result.signal) === regDelay(next.signal))\n") : printf_15 @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
        assert(clock, _T_63, UInt<1>("h1"), "") : assert_15 @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
      node _T_67 = eq(io.result.csr.mtvec, specCore.io.next.csr.mtvec) @[src/main/scala/rvspeccore/checker/Checker.scala 230:40]
      node _T_68 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
      node _T_69 = eq(_T_68, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
      when _T_69 : @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
        node _T_70 = eq(_T_67, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
        when _T_70 : @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:230 assert(regDelay(result.signal) === regDelay(next.signal))\n") : printf_16 @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
        assert(clock, _T_67, UInt<1>("h1"), "") : assert_16 @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
      node _T_71 = eq(io.result.csr.mcounteren, specCore.io.next.csr.mcounteren) @[src/main/scala/rvspeccore/checker/Checker.scala 230:40]
      node _T_72 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
      node _T_73 = eq(_T_72, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
      when _T_73 : @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
        node _T_74 = eq(_T_71, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
        when _T_74 : @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:230 assert(regDelay(result.signal) === regDelay(next.signal))\n") : printf_17 @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
        assert(clock, _T_71, UInt<1>("h1"), "") : assert_17 @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
      node _T_75 = eq(io.result.csr.mip, specCore.io.next.csr.mip) @[src/main/scala/rvspeccore/checker/Checker.scala 230:40]
      node _T_76 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
      node _T_77 = eq(_T_76, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
      when _T_77 : @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
        node _T_78 = eq(_T_75, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
        when _T_78 : @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:230 assert(regDelay(result.signal) === regDelay(next.signal))\n") : printf_18 @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
        assert(clock, _T_75, UInt<1>("h1"), "") : assert_18 @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
      node _T_79 = eq(io.result.csr.mie, specCore.io.next.csr.mie) @[src/main/scala/rvspeccore/checker/Checker.scala 230:40]
      node _T_80 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
      node _T_81 = eq(_T_80, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
      when _T_81 : @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
        node _T_82 = eq(_T_79, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
        when _T_82 : @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:230 assert(regDelay(result.signal) === regDelay(next.signal))\n") : printf_19 @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
        assert(clock, _T_79, UInt<1>("h1"), "") : assert_19 @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
      node _T_83 = eq(io.result.csr.mepc, specCore.io.next.csr.mepc) @[src/main/scala/rvspeccore/checker/Checker.scala 230:40]
      node _T_84 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
      node _T_85 = eq(_T_84, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
      when _T_85 : @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
        node _T_86 = eq(_T_83, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
        when _T_86 : @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:230 assert(regDelay(result.signal) === regDelay(next.signal))\n") : printf_20 @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
        assert(clock, _T_83, UInt<1>("h1"), "") : assert_20 @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
      node _T_87 = eq(io.result.csr.mcause, specCore.io.next.csr.mcause) @[src/main/scala/rvspeccore/checker/Checker.scala 230:40]
      node _T_88 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
      node _T_89 = eq(_T_88, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
      when _T_89 : @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
        node _T_90 = eq(_T_87, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
        when _T_90 : @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:230 assert(regDelay(result.signal) === regDelay(next.signal))\n") : printf_21 @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
        assert(clock, _T_87, UInt<1>("h1"), "") : assert_21 @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
      node _T_91 = eq(io.result.csr.mtval, specCore.io.next.csr.mtval) @[src/main/scala/rvspeccore/checker/Checker.scala 230:40]
      node _T_92 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
      node _T_93 = eq(_T_92, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
      when _T_93 : @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
        node _T_94 = eq(_T_91, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
        when _T_94 : @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:230 assert(regDelay(result.signal) === regDelay(next.signal))\n") : printf_22 @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
        assert(clock, _T_91, UInt<1>("h1"), "") : assert_22 @[src/main/scala/rvspeccore/checker/Checker.scala 230:15]
      node _T_95 = eq(io.result.reg[UInt<1>("h0")], specCore.io.next.reg[UInt<1>("h0")]) @[src/main/scala/rvspeccore/checker/Checker.scala 235:43]
      node _T_96 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_97 = eq(_T_96, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      when _T_97 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        node _T_98 = eq(_T_95, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        when _T_98 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:235 assert(regDelay(io.result.reg(i.U)) === regDelay(specCore.io.next.reg(i.U)))\n") : printf_23 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        assert(clock, _T_95, UInt<1>("h1"), "") : assert_23 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_99 = eq(io.result.reg[UInt<1>("h1")], specCore.io.next.reg[UInt<1>("h1")]) @[src/main/scala/rvspeccore/checker/Checker.scala 235:43]
      node _T_100 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_101 = eq(_T_100, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      when _T_101 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        node _T_102 = eq(_T_99, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        when _T_102 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:235 assert(regDelay(io.result.reg(i.U)) === regDelay(specCore.io.next.reg(i.U)))\n") : printf_24 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        assert(clock, _T_99, UInt<1>("h1"), "") : assert_24 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_103 = eq(io.result.reg[UInt<2>("h2")], specCore.io.next.reg[UInt<2>("h2")]) @[src/main/scala/rvspeccore/checker/Checker.scala 235:43]
      node _T_104 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_105 = eq(_T_104, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      when _T_105 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        node _T_106 = eq(_T_103, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        when _T_106 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:235 assert(regDelay(io.result.reg(i.U)) === regDelay(specCore.io.next.reg(i.U)))\n") : printf_25 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        assert(clock, _T_103, UInt<1>("h1"), "") : assert_25 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_107 = eq(io.result.reg[UInt<2>("h3")], specCore.io.next.reg[UInt<2>("h3")]) @[src/main/scala/rvspeccore/checker/Checker.scala 235:43]
      node _T_108 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_109 = eq(_T_108, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      when _T_109 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        node _T_110 = eq(_T_107, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        when _T_110 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:235 assert(regDelay(io.result.reg(i.U)) === regDelay(specCore.io.next.reg(i.U)))\n") : printf_26 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        assert(clock, _T_107, UInt<1>("h1"), "") : assert_26 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_111 = eq(io.result.reg[UInt<3>("h4")], specCore.io.next.reg[UInt<3>("h4")]) @[src/main/scala/rvspeccore/checker/Checker.scala 235:43]
      node _T_112 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_113 = eq(_T_112, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      when _T_113 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        node _T_114 = eq(_T_111, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        when _T_114 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:235 assert(regDelay(io.result.reg(i.U)) === regDelay(specCore.io.next.reg(i.U)))\n") : printf_27 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        assert(clock, _T_111, UInt<1>("h1"), "") : assert_27 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_115 = eq(io.result.reg[UInt<3>("h5")], specCore.io.next.reg[UInt<3>("h5")]) @[src/main/scala/rvspeccore/checker/Checker.scala 235:43]
      node _T_116 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_117 = eq(_T_116, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      when _T_117 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        node _T_118 = eq(_T_115, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        when _T_118 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:235 assert(regDelay(io.result.reg(i.U)) === regDelay(specCore.io.next.reg(i.U)))\n") : printf_28 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        assert(clock, _T_115, UInt<1>("h1"), "") : assert_28 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_119 = eq(io.result.reg[UInt<3>("h6")], specCore.io.next.reg[UInt<3>("h6")]) @[src/main/scala/rvspeccore/checker/Checker.scala 235:43]
      node _T_120 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_121 = eq(_T_120, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      when _T_121 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        node _T_122 = eq(_T_119, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        when _T_122 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:235 assert(regDelay(io.result.reg(i.U)) === regDelay(specCore.io.next.reg(i.U)))\n") : printf_29 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        assert(clock, _T_119, UInt<1>("h1"), "") : assert_29 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_123 = eq(io.result.reg[UInt<3>("h7")], specCore.io.next.reg[UInt<3>("h7")]) @[src/main/scala/rvspeccore/checker/Checker.scala 235:43]
      node _T_124 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_125 = eq(_T_124, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      when _T_125 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        node _T_126 = eq(_T_123, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        when _T_126 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:235 assert(regDelay(io.result.reg(i.U)) === regDelay(specCore.io.next.reg(i.U)))\n") : printf_30 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        assert(clock, _T_123, UInt<1>("h1"), "") : assert_30 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_127 = eq(io.result.reg[UInt<4>("h8")], specCore.io.next.reg[UInt<4>("h8")]) @[src/main/scala/rvspeccore/checker/Checker.scala 235:43]
      node _T_128 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_129 = eq(_T_128, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      when _T_129 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        node _T_130 = eq(_T_127, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        when _T_130 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:235 assert(regDelay(io.result.reg(i.U)) === regDelay(specCore.io.next.reg(i.U)))\n") : printf_31 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        assert(clock, _T_127, UInt<1>("h1"), "") : assert_31 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_131 = eq(io.result.reg[UInt<4>("h9")], specCore.io.next.reg[UInt<4>("h9")]) @[src/main/scala/rvspeccore/checker/Checker.scala 235:43]
      node _T_132 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_133 = eq(_T_132, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      when _T_133 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        node _T_134 = eq(_T_131, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        when _T_134 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:235 assert(regDelay(io.result.reg(i.U)) === regDelay(specCore.io.next.reg(i.U)))\n") : printf_32 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        assert(clock, _T_131, UInt<1>("h1"), "") : assert_32 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_135 = eq(io.result.reg[UInt<4>("ha")], specCore.io.next.reg[UInt<4>("ha")]) @[src/main/scala/rvspeccore/checker/Checker.scala 235:43]
      node _T_136 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_137 = eq(_T_136, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      when _T_137 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        node _T_138 = eq(_T_135, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        when _T_138 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:235 assert(regDelay(io.result.reg(i.U)) === regDelay(specCore.io.next.reg(i.U)))\n") : printf_33 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        assert(clock, _T_135, UInt<1>("h1"), "") : assert_33 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_139 = eq(io.result.reg[UInt<4>("hb")], specCore.io.next.reg[UInt<4>("hb")]) @[src/main/scala/rvspeccore/checker/Checker.scala 235:43]
      node _T_140 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_141 = eq(_T_140, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      when _T_141 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        node _T_142 = eq(_T_139, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        when _T_142 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:235 assert(regDelay(io.result.reg(i.U)) === regDelay(specCore.io.next.reg(i.U)))\n") : printf_34 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        assert(clock, _T_139, UInt<1>("h1"), "") : assert_34 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_143 = eq(io.result.reg[UInt<4>("hc")], specCore.io.next.reg[UInt<4>("hc")]) @[src/main/scala/rvspeccore/checker/Checker.scala 235:43]
      node _T_144 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_145 = eq(_T_144, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      when _T_145 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        node _T_146 = eq(_T_143, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        when _T_146 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:235 assert(regDelay(io.result.reg(i.U)) === regDelay(specCore.io.next.reg(i.U)))\n") : printf_35 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        assert(clock, _T_143, UInt<1>("h1"), "") : assert_35 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_147 = eq(io.result.reg[UInt<4>("hd")], specCore.io.next.reg[UInt<4>("hd")]) @[src/main/scala/rvspeccore/checker/Checker.scala 235:43]
      node _T_148 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_149 = eq(_T_148, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      when _T_149 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        node _T_150 = eq(_T_147, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        when _T_150 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:235 assert(regDelay(io.result.reg(i.U)) === regDelay(specCore.io.next.reg(i.U)))\n") : printf_36 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        assert(clock, _T_147, UInt<1>("h1"), "") : assert_36 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_151 = eq(io.result.reg[UInt<4>("he")], specCore.io.next.reg[UInt<4>("he")]) @[src/main/scala/rvspeccore/checker/Checker.scala 235:43]
      node _T_152 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_153 = eq(_T_152, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      when _T_153 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        node _T_154 = eq(_T_151, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        when _T_154 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:235 assert(regDelay(io.result.reg(i.U)) === regDelay(specCore.io.next.reg(i.U)))\n") : printf_37 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        assert(clock, _T_151, UInt<1>("h1"), "") : assert_37 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_155 = eq(io.result.reg[UInt<4>("hf")], specCore.io.next.reg[UInt<4>("hf")]) @[src/main/scala/rvspeccore/checker/Checker.scala 235:43]
      node _T_156 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_157 = eq(_T_156, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      when _T_157 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        node _T_158 = eq(_T_155, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        when _T_158 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:235 assert(regDelay(io.result.reg(i.U)) === regDelay(specCore.io.next.reg(i.U)))\n") : printf_38 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        assert(clock, _T_155, UInt<1>("h1"), "") : assert_38 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_159 = eq(io.result.reg[UInt<5>("h10")], specCore.io.next.reg[UInt<5>("h10")]) @[src/main/scala/rvspeccore/checker/Checker.scala 235:43]
      node _T_160 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_161 = eq(_T_160, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      when _T_161 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        node _T_162 = eq(_T_159, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        when _T_162 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:235 assert(regDelay(io.result.reg(i.U)) === regDelay(specCore.io.next.reg(i.U)))\n") : printf_39 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        assert(clock, _T_159, UInt<1>("h1"), "") : assert_39 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_163 = eq(io.result.reg[UInt<5>("h11")], specCore.io.next.reg[UInt<5>("h11")]) @[src/main/scala/rvspeccore/checker/Checker.scala 235:43]
      node _T_164 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_165 = eq(_T_164, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      when _T_165 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        node _T_166 = eq(_T_163, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        when _T_166 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:235 assert(regDelay(io.result.reg(i.U)) === regDelay(specCore.io.next.reg(i.U)))\n") : printf_40 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        assert(clock, _T_163, UInt<1>("h1"), "") : assert_40 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_167 = eq(io.result.reg[UInt<5>("h12")], specCore.io.next.reg[UInt<5>("h12")]) @[src/main/scala/rvspeccore/checker/Checker.scala 235:43]
      node _T_168 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_169 = eq(_T_168, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      when _T_169 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        node _T_170 = eq(_T_167, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        when _T_170 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:235 assert(regDelay(io.result.reg(i.U)) === regDelay(specCore.io.next.reg(i.U)))\n") : printf_41 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        assert(clock, _T_167, UInt<1>("h1"), "") : assert_41 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_171 = eq(io.result.reg[UInt<5>("h13")], specCore.io.next.reg[UInt<5>("h13")]) @[src/main/scala/rvspeccore/checker/Checker.scala 235:43]
      node _T_172 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_173 = eq(_T_172, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      when _T_173 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        node _T_174 = eq(_T_171, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        when _T_174 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:235 assert(regDelay(io.result.reg(i.U)) === regDelay(specCore.io.next.reg(i.U)))\n") : printf_42 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        assert(clock, _T_171, UInt<1>("h1"), "") : assert_42 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_175 = eq(io.result.reg[UInt<5>("h14")], specCore.io.next.reg[UInt<5>("h14")]) @[src/main/scala/rvspeccore/checker/Checker.scala 235:43]
      node _T_176 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_177 = eq(_T_176, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      when _T_177 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        node _T_178 = eq(_T_175, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        when _T_178 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:235 assert(regDelay(io.result.reg(i.U)) === regDelay(specCore.io.next.reg(i.U)))\n") : printf_43 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        assert(clock, _T_175, UInt<1>("h1"), "") : assert_43 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_179 = eq(io.result.reg[UInt<5>("h15")], specCore.io.next.reg[UInt<5>("h15")]) @[src/main/scala/rvspeccore/checker/Checker.scala 235:43]
      node _T_180 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_181 = eq(_T_180, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      when _T_181 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        node _T_182 = eq(_T_179, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        when _T_182 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:235 assert(regDelay(io.result.reg(i.U)) === regDelay(specCore.io.next.reg(i.U)))\n") : printf_44 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        assert(clock, _T_179, UInt<1>("h1"), "") : assert_44 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_183 = eq(io.result.reg[UInt<5>("h16")], specCore.io.next.reg[UInt<5>("h16")]) @[src/main/scala/rvspeccore/checker/Checker.scala 235:43]
      node _T_184 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_185 = eq(_T_184, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      when _T_185 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        node _T_186 = eq(_T_183, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        when _T_186 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:235 assert(regDelay(io.result.reg(i.U)) === regDelay(specCore.io.next.reg(i.U)))\n") : printf_45 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        assert(clock, _T_183, UInt<1>("h1"), "") : assert_45 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_187 = eq(io.result.reg[UInt<5>("h17")], specCore.io.next.reg[UInt<5>("h17")]) @[src/main/scala/rvspeccore/checker/Checker.scala 235:43]
      node _T_188 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_189 = eq(_T_188, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      when _T_189 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        node _T_190 = eq(_T_187, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        when _T_190 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:235 assert(regDelay(io.result.reg(i.U)) === regDelay(specCore.io.next.reg(i.U)))\n") : printf_46 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        assert(clock, _T_187, UInt<1>("h1"), "") : assert_46 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_191 = eq(io.result.reg[UInt<5>("h18")], specCore.io.next.reg[UInt<5>("h18")]) @[src/main/scala/rvspeccore/checker/Checker.scala 235:43]
      node _T_192 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_193 = eq(_T_192, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      when _T_193 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        node _T_194 = eq(_T_191, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        when _T_194 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:235 assert(regDelay(io.result.reg(i.U)) === regDelay(specCore.io.next.reg(i.U)))\n") : printf_47 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        assert(clock, _T_191, UInt<1>("h1"), "") : assert_47 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_195 = eq(io.result.reg[UInt<5>("h19")], specCore.io.next.reg[UInt<5>("h19")]) @[src/main/scala/rvspeccore/checker/Checker.scala 235:43]
      node _T_196 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_197 = eq(_T_196, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      when _T_197 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        node _T_198 = eq(_T_195, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        when _T_198 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:235 assert(regDelay(io.result.reg(i.U)) === regDelay(specCore.io.next.reg(i.U)))\n") : printf_48 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        assert(clock, _T_195, UInt<1>("h1"), "") : assert_48 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_199 = eq(io.result.reg[UInt<5>("h1a")], specCore.io.next.reg[UInt<5>("h1a")]) @[src/main/scala/rvspeccore/checker/Checker.scala 235:43]
      node _T_200 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_201 = eq(_T_200, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      when _T_201 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        node _T_202 = eq(_T_199, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        when _T_202 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:235 assert(regDelay(io.result.reg(i.U)) === regDelay(specCore.io.next.reg(i.U)))\n") : printf_49 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        assert(clock, _T_199, UInt<1>("h1"), "") : assert_49 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_203 = eq(io.result.reg[UInt<5>("h1b")], specCore.io.next.reg[UInt<5>("h1b")]) @[src/main/scala/rvspeccore/checker/Checker.scala 235:43]
      node _T_204 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_205 = eq(_T_204, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      when _T_205 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        node _T_206 = eq(_T_203, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        when _T_206 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:235 assert(regDelay(io.result.reg(i.U)) === regDelay(specCore.io.next.reg(i.U)))\n") : printf_50 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        assert(clock, _T_203, UInt<1>("h1"), "") : assert_50 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_207 = eq(io.result.reg[UInt<5>("h1c")], specCore.io.next.reg[UInt<5>("h1c")]) @[src/main/scala/rvspeccore/checker/Checker.scala 235:43]
      node _T_208 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_209 = eq(_T_208, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      when _T_209 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        node _T_210 = eq(_T_207, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        when _T_210 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:235 assert(regDelay(io.result.reg(i.U)) === regDelay(specCore.io.next.reg(i.U)))\n") : printf_51 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        assert(clock, _T_207, UInt<1>("h1"), "") : assert_51 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_211 = eq(io.result.reg[UInt<5>("h1d")], specCore.io.next.reg[UInt<5>("h1d")]) @[src/main/scala/rvspeccore/checker/Checker.scala 235:43]
      node _T_212 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_213 = eq(_T_212, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      when _T_213 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        node _T_214 = eq(_T_211, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        when _T_214 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:235 assert(regDelay(io.result.reg(i.U)) === regDelay(specCore.io.next.reg(i.U)))\n") : printf_52 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        assert(clock, _T_211, UInt<1>("h1"), "") : assert_52 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_215 = eq(io.result.reg[UInt<5>("h1e")], specCore.io.next.reg[UInt<5>("h1e")]) @[src/main/scala/rvspeccore/checker/Checker.scala 235:43]
      node _T_216 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_217 = eq(_T_216, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      when _T_217 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        node _T_218 = eq(_T_215, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        when _T_218 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:235 assert(regDelay(io.result.reg(i.U)) === regDelay(specCore.io.next.reg(i.U)))\n") : printf_53 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        assert(clock, _T_215, UInt<1>("h1"), "") : assert_53 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_219 = eq(io.result.reg[UInt<5>("h1f")], specCore.io.next.reg[UInt<5>("h1f")]) @[src/main/scala/rvspeccore/checker/Checker.scala 235:43]
      node _T_220 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      node _T_221 = eq(_T_220, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
      when _T_221 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        node _T_222 = eq(_T_219, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        when _T_222 : @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:235 assert(regDelay(io.result.reg(i.U)) === regDelay(specCore.io.next.reg(i.U)))\n") : printf_54 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
        assert(clock, _T_219, UInt<1>("h1"), "") : assert_54 @[src/main/scala/rvspeccore/checker/Checker.scala 235:13]
    node _T_223 = or(io.event.valid, specCore.io.event.valid) @[src/main/scala/rvspeccore/checker/Checker.scala 239:33]
    when _T_223 : @[src/main/scala/rvspeccore/checker/Checker.scala 239:71]
      node _T_224 = eq(io.event.valid, specCore.io.event.valid) @[src/main/scala/rvspeccore/checker/Checker.scala 241:32]
      node _T_225 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 240:11]
      node _T_226 = eq(_T_225, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 240:11]
      when _T_226 : @[src/main/scala/rvspeccore/checker/Checker.scala 240:11]
        node _T_227 = eq(_T_224, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 240:11]
        when _T_227 : @[src/main/scala/rvspeccore/checker/Checker.scala 240:11]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:240 assert(\n") : printf_55 @[src/main/scala/rvspeccore/checker/Checker.scala 240:11]
        assert(clock, _T_224, UInt<1>("h1"), "") : assert_55 @[src/main/scala/rvspeccore/checker/Checker.scala 240:11]
      node _T_228 = eq(io.event.intrNO, specCore.io.event.intrNO) @[src/main/scala/rvspeccore/checker/Checker.scala 243:38]
      node _T_229 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 243:11]
      node _T_230 = eq(_T_229, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 243:11]
      when _T_230 : @[src/main/scala/rvspeccore/checker/Checker.scala 243:11]
        node _T_231 = eq(_T_228, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 243:11]
        when _T_231 : @[src/main/scala/rvspeccore/checker/Checker.scala 243:11]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:243 assert(regDelay(io.event.intrNO) === regDelay(specCore.io.event.intrNO))\n") : printf_56 @[src/main/scala/rvspeccore/checker/Checker.scala 243:11]
        assert(clock, _T_228, UInt<1>("h1"), "") : assert_56 @[src/main/scala/rvspeccore/checker/Checker.scala 243:11]
      node _T_232 = eq(io.event.cause, specCore.io.event.cause) @[src/main/scala/rvspeccore/checker/Checker.scala 244:37]
      node _T_233 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 244:11]
      node _T_234 = eq(_T_233, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 244:11]
      when _T_234 : @[src/main/scala/rvspeccore/checker/Checker.scala 244:11]
        node _T_235 = eq(_T_232, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 244:11]
        when _T_235 : @[src/main/scala/rvspeccore/checker/Checker.scala 244:11]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:244 assert(regDelay(io.event.cause) === regDelay(specCore.io.event.cause))\n") : printf_57 @[src/main/scala/rvspeccore/checker/Checker.scala 244:11]
        assert(clock, _T_232, UInt<1>("h1"), "") : assert_57 @[src/main/scala/rvspeccore/checker/Checker.scala 244:11]
      node _T_236 = eq(io.event.exceptionPC, specCore.io.event.exceptionPC) @[src/main/scala/rvspeccore/checker/Checker.scala 245:43]
      node _T_237 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 245:11]
      node _T_238 = eq(_T_237, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 245:11]
      when _T_238 : @[src/main/scala/rvspeccore/checker/Checker.scala 245:11]
        node _T_239 = eq(_T_236, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 245:11]
        when _T_239 : @[src/main/scala/rvspeccore/checker/Checker.scala 245:11]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:245 assert(regDelay(io.event.exceptionPC) === regDelay(specCore.io.event.exceptionPC))\n") : printf_58 @[src/main/scala/rvspeccore/checker/Checker.scala 245:11]
        assert(clock, _T_236, UInt<1>("h1"), "") : assert_58 @[src/main/scala/rvspeccore/checker/Checker.scala 245:11]
      node _T_240 = eq(io.event.exceptionInst, specCore.io.event.exceptionInst) @[src/main/scala/rvspeccore/checker/Checker.scala 246:45]
      node _T_241 = asUInt(reset) @[src/main/scala/rvspeccore/checker/Checker.scala 246:11]
      node _T_242 = eq(_T_241, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 246:11]
      when _T_242 : @[src/main/scala/rvspeccore/checker/Checker.scala 246:11]
        node _T_243 = eq(_T_240, UInt<1>("h0")) @[src/main/scala/rvspeccore/checker/Checker.scala 246:11]
        when _T_243 : @[src/main/scala/rvspeccore/checker/Checker.scala 246:11]
          printf(clock, UInt<1>("h1"), "Assertion failed\n    at Checker.scala:246 assert(regDelay(io.event.exceptionInst) === regDelay(specCore.io.event.exceptionInst))\n") : printf_59 @[src/main/scala/rvspeccore/checker/Checker.scala 246:11]
        assert(clock, _T_240, UInt<1>("h1"), "") : assert_59 @[src/main/scala/rvspeccore/checker/Checker.scala 246:11]


  module CheckerWrapper :
    input clock : Clock
    input reset : UInt<1>
    output io : { flip instCommit : { valid : UInt<1>, inst : UInt<32>, pc : UInt<64>}, flip result : { reg : UInt<64>[32], pc : UInt<64>, csr : { misa : UInt<64>, mvendorid : UInt<64>, marchid : UInt<64>, mimpid : UInt<64>, mhartid : UInt<64>, mstatus : UInt<64>, mstatush : UInt<64>, mscratch : UInt<64>, mtvec : UInt<64>, mcounteren : UInt<64>, medeleg : UInt<64>, mideleg : UInt<64>, mip : UInt<64>, mie : UInt<64>, mepc : UInt<64>, mcause : UInt<64>, mtval : UInt<64>, cycle : UInt<64>, scounteren : UInt<64>, scause : UInt<64>, stvec : UInt<64>, sepc : UInt<64>, stval : UInt<64>, sscratch : UInt<64>, satp : UInt<64>, pmpcfg0 : UInt<64>, pmpcfg1 : UInt<64>, pmpcfg2 : UInt<64>, pmpcfg3 : UInt<64>, pmpaddr0 : UInt<64>, pmpaddr1 : UInt<64>, pmpaddr2 : UInt<64>, pmpaddr3 : UInt<64>, MXLEN : UInt<8>, IALIGN : UInt<8>, ILEN : UInt<8>}, internal : { privilegeMode : UInt<2>}}, flip event : { valid : UInt<1>, intrNO : UInt<64>, cause : UInt<64>, exceptionPC : UInt<64>, exceptionInst : UInt<64>}, flip mem : { read : { valid : UInt<1>, addr : UInt<64>, memWidth : UInt<7>, data : UInt<64>}, write : { valid : UInt<1>, addr : UInt<64>, memWidth : UInt<7>, data : UInt<64>}}, flip dtlbmem : { read : { valid : UInt<1>, addr : UInt<64>, data : UInt<64>, memWidth : UInt<7>, access : UInt<1>, level : UInt<2>}, write : { valid : UInt<1>, addr : UInt<64>, data : UInt<64>, memWidth : UInt<7>, access : UInt<1>, level : UInt<2>}}, flip itlbmem : { read : { valid : UInt<1>, addr : UInt<64>, data : UInt<64>, memWidth : UInt<7>, access : UInt<1>, level : UInt<2>}, write : { valid : UInt<1>, addr : UInt<64>, data : UInt<64>, memWidth : UInt<7>, access : UInt<1>, level : UInt<2>}}} @[src/main/scala/rvspeccore/checker/Checker.scala 345:14]

    inst checker of CheckerWithResult @[src/main/scala/rvspeccore/checker/Checker.scala 358:23]
    checker.clock <= clock
    checker.reset <= reset
    checker.io.instCommit.pc <= io.instCommit.pc @[src/main/scala/rvspeccore/checker/Checker.scala 361:25]
    checker.io.instCommit.inst <= io.instCommit.inst @[src/main/scala/rvspeccore/checker/Checker.scala 361:25]
    checker.io.instCommit.valid <= io.instCommit.valid @[src/main/scala/rvspeccore/checker/Checker.scala 361:25]
    checker.io.result.internal.privilegeMode <= io.result.internal.privilegeMode @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.csr.ILEN <= io.result.csr.ILEN @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.csr.IALIGN <= io.result.csr.IALIGN @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.csr.MXLEN <= io.result.csr.MXLEN @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.csr.pmpaddr3 <= io.result.csr.pmpaddr3 @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.csr.pmpaddr2 <= io.result.csr.pmpaddr2 @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.csr.pmpaddr1 <= io.result.csr.pmpaddr1 @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.csr.pmpaddr0 <= io.result.csr.pmpaddr0 @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.csr.pmpcfg3 <= io.result.csr.pmpcfg3 @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.csr.pmpcfg2 <= io.result.csr.pmpcfg2 @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.csr.pmpcfg1 <= io.result.csr.pmpcfg1 @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.csr.pmpcfg0 <= io.result.csr.pmpcfg0 @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.csr.satp <= io.result.csr.satp @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.csr.sscratch <= io.result.csr.sscratch @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.csr.stval <= io.result.csr.stval @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.csr.sepc <= io.result.csr.sepc @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.csr.stvec <= io.result.csr.stvec @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.csr.scause <= io.result.csr.scause @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.csr.scounteren <= io.result.csr.scounteren @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.csr.cycle <= io.result.csr.cycle @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.csr.mtval <= io.result.csr.mtval @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.csr.mcause <= io.result.csr.mcause @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.csr.mepc <= io.result.csr.mepc @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.csr.mie <= io.result.csr.mie @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.csr.mip <= io.result.csr.mip @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.csr.mideleg <= io.result.csr.mideleg @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.csr.medeleg <= io.result.csr.medeleg @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.csr.mcounteren <= io.result.csr.mcounteren @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.csr.mtvec <= io.result.csr.mtvec @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.csr.mscratch <= io.result.csr.mscratch @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.csr.mstatush <= io.result.csr.mstatush @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.csr.mstatus <= io.result.csr.mstatus @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.csr.mhartid <= io.result.csr.mhartid @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.csr.mimpid <= io.result.csr.mimpid @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.csr.marchid <= io.result.csr.marchid @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.csr.mvendorid <= io.result.csr.mvendorid @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.csr.misa <= io.result.csr.misa @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.pc <= io.result.pc @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.reg[0] <= io.result.reg[0] @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.reg[1] <= io.result.reg[1] @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.reg[2] <= io.result.reg[2] @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.reg[3] <= io.result.reg[3] @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.reg[4] <= io.result.reg[4] @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.reg[5] <= io.result.reg[5] @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.reg[6] <= io.result.reg[6] @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.reg[7] <= io.result.reg[7] @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.reg[8] <= io.result.reg[8] @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.reg[9] <= io.result.reg[9] @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.reg[10] <= io.result.reg[10] @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.reg[11] <= io.result.reg[11] @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.reg[12] <= io.result.reg[12] @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.reg[13] <= io.result.reg[13] @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.reg[14] <= io.result.reg[14] @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.reg[15] <= io.result.reg[15] @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.reg[16] <= io.result.reg[16] @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.reg[17] <= io.result.reg[17] @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.reg[18] <= io.result.reg[18] @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.reg[19] <= io.result.reg[19] @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.reg[20] <= io.result.reg[20] @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.reg[21] <= io.result.reg[21] @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.reg[22] <= io.result.reg[22] @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.reg[23] <= io.result.reg[23] @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.reg[24] <= io.result.reg[24] @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.reg[25] <= io.result.reg[25] @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.reg[26] <= io.result.reg[26] @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.reg[27] <= io.result.reg[27] @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.reg[28] <= io.result.reg[28] @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.reg[29] <= io.result.reg[29] @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.reg[30] <= io.result.reg[30] @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.result.reg[31] <= io.result.reg[31] @[src/main/scala/rvspeccore/checker/Checker.scala 362:25]
    checker.io.event.exceptionInst <= io.event.exceptionInst @[src/main/scala/rvspeccore/checker/Checker.scala 363:25]
    checker.io.event.exceptionPC <= io.event.exceptionPC @[src/main/scala/rvspeccore/checker/Checker.scala 363:25]
    checker.io.event.cause <= io.event.cause @[src/main/scala/rvspeccore/checker/Checker.scala 363:25]
    checker.io.event.intrNO <= io.event.intrNO @[src/main/scala/rvspeccore/checker/Checker.scala 363:25]
    checker.io.event.valid <= io.event.valid @[src/main/scala/rvspeccore/checker/Checker.scala 363:25]
    checker.io.mem.write.data <= io.mem.write.data @[src/main/scala/rvspeccore/checker/Checker.scala 366:24]
    checker.io.mem.write.memWidth <= io.mem.write.memWidth @[src/main/scala/rvspeccore/checker/Checker.scala 366:24]
    checker.io.mem.write.addr <= io.mem.write.addr @[src/main/scala/rvspeccore/checker/Checker.scala 366:24]
    checker.io.mem.write.valid <= io.mem.write.valid @[src/main/scala/rvspeccore/checker/Checker.scala 366:24]
    checker.io.mem.read.data <= io.mem.read.data @[src/main/scala/rvspeccore/checker/Checker.scala 366:24]
    checker.io.mem.read.memWidth <= io.mem.read.memWidth @[src/main/scala/rvspeccore/checker/Checker.scala 366:24]
    checker.io.mem.read.addr <= io.mem.read.addr @[src/main/scala/rvspeccore/checker/Checker.scala 366:24]
    checker.io.mem.read.valid <= io.mem.read.valid @[src/main/scala/rvspeccore/checker/Checker.scala 366:24]
    checker.io.dtlbmem.write.level <= io.dtlbmem.write.level @[src/main/scala/rvspeccore/checker/Checker.scala 368:30]
    checker.io.dtlbmem.write.access <= io.dtlbmem.write.access @[src/main/scala/rvspeccore/checker/Checker.scala 368:30]
    checker.io.dtlbmem.write.memWidth <= io.dtlbmem.write.memWidth @[src/main/scala/rvspeccore/checker/Checker.scala 368:30]
    checker.io.dtlbmem.write.data <= io.dtlbmem.write.data @[src/main/scala/rvspeccore/checker/Checker.scala 368:30]
    checker.io.dtlbmem.write.addr <= io.dtlbmem.write.addr @[src/main/scala/rvspeccore/checker/Checker.scala 368:30]
    checker.io.dtlbmem.write.valid <= io.dtlbmem.write.valid @[src/main/scala/rvspeccore/checker/Checker.scala 368:30]
    checker.io.dtlbmem.read.level <= io.dtlbmem.read.level @[src/main/scala/rvspeccore/checker/Checker.scala 368:30]
    checker.io.dtlbmem.read.access <= io.dtlbmem.read.access @[src/main/scala/rvspeccore/checker/Checker.scala 368:30]
    checker.io.dtlbmem.read.memWidth <= io.dtlbmem.read.memWidth @[src/main/scala/rvspeccore/checker/Checker.scala 368:30]
    checker.io.dtlbmem.read.data <= io.dtlbmem.read.data @[src/main/scala/rvspeccore/checker/Checker.scala 368:30]
    checker.io.dtlbmem.read.addr <= io.dtlbmem.read.addr @[src/main/scala/rvspeccore/checker/Checker.scala 368:30]
    checker.io.dtlbmem.read.valid <= io.dtlbmem.read.valid @[src/main/scala/rvspeccore/checker/Checker.scala 368:30]
    checker.io.itlbmem.write.level <= io.itlbmem.write.level @[src/main/scala/rvspeccore/checker/Checker.scala 369:30]
    checker.io.itlbmem.write.access <= io.itlbmem.write.access @[src/main/scala/rvspeccore/checker/Checker.scala 369:30]
    checker.io.itlbmem.write.memWidth <= io.itlbmem.write.memWidth @[src/main/scala/rvspeccore/checker/Checker.scala 369:30]
    checker.io.itlbmem.write.data <= io.itlbmem.write.data @[src/main/scala/rvspeccore/checker/Checker.scala 369:30]
    checker.io.itlbmem.write.addr <= io.itlbmem.write.addr @[src/main/scala/rvspeccore/checker/Checker.scala 369:30]
    checker.io.itlbmem.write.valid <= io.itlbmem.write.valid @[src/main/scala/rvspeccore/checker/Checker.scala 369:30]
    checker.io.itlbmem.read.level <= io.itlbmem.read.level @[src/main/scala/rvspeccore/checker/Checker.scala 369:30]
    checker.io.itlbmem.read.access <= io.itlbmem.read.access @[src/main/scala/rvspeccore/checker/Checker.scala 369:30]
    checker.io.itlbmem.read.memWidth <= io.itlbmem.read.memWidth @[src/main/scala/rvspeccore/checker/Checker.scala 369:30]
    checker.io.itlbmem.read.data <= io.itlbmem.read.data @[src/main/scala/rvspeccore/checker/Checker.scala 369:30]
    checker.io.itlbmem.read.addr <= io.itlbmem.read.addr @[src/main/scala/rvspeccore/checker/Checker.scala 369:30]
    checker.io.itlbmem.read.valid <= io.itlbmem.read.valid @[src/main/scala/rvspeccore/checker/Checker.scala 369:30]

