V1 5
FL D:/16bit/cpu_16.vhd 2015/06/12.15:22:27
FL D:/体系结构/16bit/cpu_16.vhd 2009/06/02.15:10:11
FL D:/risc/Project/cpu_16.vhd 2015/06/16.12:54:51
EN work/CPU_16          FL D:/risc/Project/cpu_16.vhd PB ieee/STD_LOGIC_1164 \
      PB ieee/STD_LOGIC_ARITH PB ieee/STD_LOGIC_UNSIGNED
AR work/CPU_16/BEHAVIORAL FL D:/risc/Project/cpu_16.vhd EN work/CPU_16
