// Seed: 3349815298
module module_0 #(
    parameter id_3 = 32'd32,
    parameter id_4 = 32'd96
) ();
  parameter id_1 = 1;
  logic [7:0] id_2;
  wire _id_3;
  assign id_2 = id_3;
  wire _id_4;
  assign id_4 = id_3;
  wand id_5 = id_5 - -1;
  assign id_5 = (id_5 * 1);
  assign id_3 = id_2[id_4 : id_3];
  logic [-1 : 1] id_6;
endmodule
module module_1 #(
    parameter id_4 = 32'd73
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  module_0 modCall_1 ();
  output wire id_7;
  inout wire id_6;
  input logic [7:0] id_5;
  inout wire _id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_9 :
  assert property (@(posedge id_2) id_5[id_4])
  else $signed(83);
  ;
  logic id_10;
  ;
endmodule
