ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"MCUSetup.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	MX_GPIO_Init:
  26              	.LFB133:
  27              		.file 1 "Src/MCUSetup.c"
   1:Src/MCUSetup.c **** #include "MCUSetup.h"
   2:Src/MCUSetup.c **** #include "main.h"
   3:Src/MCUSetup.c **** 
   4:Src/MCUSetup.c **** void SystemClock_Config(void)
   5:Src/MCUSetup.c **** {
   6:Src/MCUSetup.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
   7:Src/MCUSetup.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
   8:Src/MCUSetup.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
   9:Src/MCUSetup.c **** 
  10:Src/MCUSetup.c ****   /**Initializes the CPU, AHB and APB busses clocks
  11:Src/MCUSetup.c ****    */
  12:Src/MCUSetup.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  13:Src/MCUSetup.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  14:Src/MCUSetup.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  15:Src/MCUSetup.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  16:Src/MCUSetup.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  17:Src/MCUSetup.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
  18:Src/MCUSetup.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
  19:Src/MCUSetup.c ****   {
  20:Src/MCUSetup.c ****     Error_Handler();
  21:Src/MCUSetup.c ****   }
  22:Src/MCUSetup.c ****   /**Initializes the CPU, AHB and APB busses clocks
  23:Src/MCUSetup.c ****    */
  24:Src/MCUSetup.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK |
  25:Src/MCUSetup.c ****                                 RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
  26:Src/MCUSetup.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  27:Src/MCUSetup.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  28:Src/MCUSetup.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
  29:Src/MCUSetup.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
  30:Src/MCUSetup.c **** 
  31:Src/MCUSetup.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s 			page 2


  32:Src/MCUSetup.c ****   {
  33:Src/MCUSetup.c ****     Error_Handler();
  34:Src/MCUSetup.c ****   }
  35:Src/MCUSetup.c ****   PeriphClkInit.PeriphClockSelection =
  36:Src/MCUSetup.c ****       RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_ADC12 | RCC_PERIPHCLK_ADC34;
  37:Src/MCUSetup.c ****   PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
  38:Src/MCUSetup.c ****   PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
  39:Src/MCUSetup.c ****   PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
  40:Src/MCUSetup.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
  41:Src/MCUSetup.c ****   {
  42:Src/MCUSetup.c ****     Error_Handler();
  43:Src/MCUSetup.c ****   }
  44:Src/MCUSetup.c **** }
  45:Src/MCUSetup.c **** 
  46:Src/MCUSetup.c **** /**
  47:Src/MCUSetup.c ****   * @brief ADC1 Initialization Function
  48:Src/MCUSetup.c ****   * @param None
  49:Src/MCUSetup.c ****   * @retval None
  50:Src/MCUSetup.c ****   */
  51:Src/MCUSetup.c **** static void MX_ADC1_Init(void)
  52:Src/MCUSetup.c **** {
  53:Src/MCUSetup.c **** 
  54:Src/MCUSetup.c ****   /* USER CODE BEGIN ADC1_Init 0 */
  55:Src/MCUSetup.c **** 
  56:Src/MCUSetup.c ****   /* USER CODE END ADC1_Init 0 */
  57:Src/MCUSetup.c **** 
  58:Src/MCUSetup.c ****   ADC_MultiModeTypeDef multimode = {0};
  59:Src/MCUSetup.c ****   ADC_ChannelConfTypeDef sConfig = {0};
  60:Src/MCUSetup.c **** 
  61:Src/MCUSetup.c ****   /* USER CODE BEGIN ADC1_Init 1 */
  62:Src/MCUSetup.c **** 
  63:Src/MCUSetup.c ****   /* USER CODE END ADC1_Init 1 */
  64:Src/MCUSetup.c ****   /**Common config 
  65:Src/MCUSetup.c ****   */
  66:Src/MCUSetup.c ****   hadc1.Instance = ADC1;
  67:Src/MCUSetup.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
  68:Src/MCUSetup.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  69:Src/MCUSetup.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
  70:Src/MCUSetup.c ****   hadc1.Init.ContinuousConvMode = ENABLE;
  71:Src/MCUSetup.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
  72:Src/MCUSetup.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  73:Src/MCUSetup.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  74:Src/MCUSetup.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  75:Src/MCUSetup.c ****   hadc1.Init.NbrOfConversion = 9;
  76:Src/MCUSetup.c ****   hadc1.Init.DMAContinuousRequests = ENABLE;
  77:Src/MCUSetup.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
  78:Src/MCUSetup.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
  79:Src/MCUSetup.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
  80:Src/MCUSetup.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
  81:Src/MCUSetup.c ****   {
  82:Src/MCUSetup.c ****     Error_Handler();
  83:Src/MCUSetup.c ****   }
  84:Src/MCUSetup.c ****   /**Configure the ADC multi-mode 
  85:Src/MCUSetup.c ****   */
  86:Src/MCUSetup.c ****   multimode.Mode = ADC_MODE_INDEPENDENT;
  87:Src/MCUSetup.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
  88:Src/MCUSetup.c ****   {
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s 			page 3


  89:Src/MCUSetup.c ****     Error_Handler();
  90:Src/MCUSetup.c ****   }
  91:Src/MCUSetup.c ****   /**Configure Regular Channel 
  92:Src/MCUSetup.c ****   */
  93:Src/MCUSetup.c ****   sConfig.Channel = ADC_CHANNEL_1;
  94:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
  95:Src/MCUSetup.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
  96:Src/MCUSetup.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_19CYCLES_5;
  97:Src/MCUSetup.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
  98:Src/MCUSetup.c ****   sConfig.Offset = 0;
  99:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 100:Src/MCUSetup.c ****   {
 101:Src/MCUSetup.c ****     Error_Handler();
 102:Src/MCUSetup.c ****   }
 103:Src/MCUSetup.c ****   /**Configure Regular Channel 
 104:Src/MCUSetup.c ****   */
 105:Src/MCUSetup.c ****   sConfig.Channel = ADC_CHANNEL_2;
 106:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 107:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 108:Src/MCUSetup.c ****   {
 109:Src/MCUSetup.c ****     Error_Handler();
 110:Src/MCUSetup.c ****   }
 111:Src/MCUSetup.c ****   /**Configure Regular Channel 
 112:Src/MCUSetup.c ****   */
 113:Src/MCUSetup.c ****   sConfig.Channel = ADC_CHANNEL_3;
 114:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_3;
 115:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 116:Src/MCUSetup.c ****   {
 117:Src/MCUSetup.c ****     Error_Handler();
 118:Src/MCUSetup.c ****   }
 119:Src/MCUSetup.c ****   /**Configure Regular Channel 
 120:Src/MCUSetup.c ****   */
 121:Src/MCUSetup.c ****   sConfig.Channel = ADC_CHANNEL_4;
 122:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_4;
 123:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 124:Src/MCUSetup.c ****   {
 125:Src/MCUSetup.c ****     Error_Handler();
 126:Src/MCUSetup.c ****   }
 127:Src/MCUSetup.c ****   /**Configure Regular Channel 
 128:Src/MCUSetup.c ****   */
 129:Src/MCUSetup.c ****   sConfig.Channel = ADC_CHANNEL_5;
 130:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_5;
 131:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 132:Src/MCUSetup.c ****   {
 133:Src/MCUSetup.c ****     Error_Handler();
 134:Src/MCUSetup.c ****   }
 135:Src/MCUSetup.c ****   /**Configure Regular Channel 
 136:Src/MCUSetup.c ****   */
 137:Src/MCUSetup.c ****   sConfig.Channel = ADC_CHANNEL_6;
 138:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_6;
 139:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 140:Src/MCUSetup.c ****   {
 141:Src/MCUSetup.c ****     Error_Handler();
 142:Src/MCUSetup.c ****   }
 143:Src/MCUSetup.c ****   /**Configure Regular Channel 
 144:Src/MCUSetup.c ****   */
 145:Src/MCUSetup.c ****   sConfig.Channel = ADC_CHANNEL_7;
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s 			page 4


 146:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_7;
 147:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 148:Src/MCUSetup.c ****   {
 149:Src/MCUSetup.c ****     Error_Handler();
 150:Src/MCUSetup.c ****   }
 151:Src/MCUSetup.c ****   /**Configure Regular Channel 
 152:Src/MCUSetup.c ****   */
 153:Src/MCUSetup.c ****   sConfig.Channel = ADC_CHANNEL_8;
 154:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_8;
 155:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 156:Src/MCUSetup.c ****   {
 157:Src/MCUSetup.c ****     Error_Handler();
 158:Src/MCUSetup.c ****   }
 159:Src/MCUSetup.c ****   /**Configure Regular Channel 
 160:Src/MCUSetup.c ****   */
 161:Src/MCUSetup.c ****   sConfig.Channel = ADC_CHANNEL_9;
 162:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_9;
 163:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 164:Src/MCUSetup.c ****   {
 165:Src/MCUSetup.c ****     Error_Handler();
 166:Src/MCUSetup.c ****   }
 167:Src/MCUSetup.c ****   /* USER CODE BEGIN ADC1_Init 2 */
 168:Src/MCUSetup.c **** 
 169:Src/MCUSetup.c ****   /* USER CODE END ADC1_Init 2 */
 170:Src/MCUSetup.c **** }
 171:Src/MCUSetup.c **** 
 172:Src/MCUSetup.c **** /**
 173:Src/MCUSetup.c ****   * @brief ADC2 Initialization Function
 174:Src/MCUSetup.c ****   * @param None
 175:Src/MCUSetup.c ****   * @retval None
 176:Src/MCUSetup.c ****   */
 177:Src/MCUSetup.c **** static void MX_ADC2_Init(void)
 178:Src/MCUSetup.c **** {
 179:Src/MCUSetup.c **** 
 180:Src/MCUSetup.c ****   /* USER CODE BEGIN ADC2_Init 0 */
 181:Src/MCUSetup.c **** 
 182:Src/MCUSetup.c ****   /* USER CODE END ADC2_Init 0 */
 183:Src/MCUSetup.c **** 
 184:Src/MCUSetup.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 185:Src/MCUSetup.c **** 
 186:Src/MCUSetup.c ****   /* USER CODE BEGIN ADC2_Init 1 */
 187:Src/MCUSetup.c **** 
 188:Src/MCUSetup.c ****   /* USER CODE END ADC2_Init 1 */
 189:Src/MCUSetup.c ****   /**Common config 
 190:Src/MCUSetup.c ****   */
 191:Src/MCUSetup.c ****   hadc2.Instance = ADC2;
 192:Src/MCUSetup.c ****   hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 193:Src/MCUSetup.c ****   hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 194:Src/MCUSetup.c ****   hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 195:Src/MCUSetup.c ****   hadc2.Init.ContinuousConvMode = ENABLE;
 196:Src/MCUSetup.c ****   hadc2.Init.DiscontinuousConvMode = DISABLE;
 197:Src/MCUSetup.c ****   hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 198:Src/MCUSetup.c ****   hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 199:Src/MCUSetup.c ****   hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 200:Src/MCUSetup.c ****   hadc2.Init.NbrOfConversion = 6;
 201:Src/MCUSetup.c ****   hadc2.Init.DMAContinuousRequests = ENABLE;
 202:Src/MCUSetup.c ****   hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s 			page 5


 203:Src/MCUSetup.c ****   hadc2.Init.LowPowerAutoWait = DISABLE;
 204:Src/MCUSetup.c ****   hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 205:Src/MCUSetup.c ****   if (HAL_ADC_Init(&hadc2) != HAL_OK)
 206:Src/MCUSetup.c ****   {
 207:Src/MCUSetup.c ****     Error_Handler();
 208:Src/MCUSetup.c ****   }
 209:Src/MCUSetup.c ****   /**Configure Regular Channel 
 210:Src/MCUSetup.c ****   */
 211:Src/MCUSetup.c ****   sConfig.Channel = ADC_CHANNEL_1;
 212:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 213:Src/MCUSetup.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 214:Src/MCUSetup.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_19CYCLES_5;
 215:Src/MCUSetup.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 216:Src/MCUSetup.c ****   sConfig.Offset = 0;
 217:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 218:Src/MCUSetup.c ****   {
 219:Src/MCUSetup.c ****     Error_Handler();
 220:Src/MCUSetup.c ****   }
 221:Src/MCUSetup.c ****   /**Configure Regular Channel 
 222:Src/MCUSetup.c ****   */
 223:Src/MCUSetup.c ****   sConfig.Channel = ADC_CHANNEL_2;
 224:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 225:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 226:Src/MCUSetup.c ****   {
 227:Src/MCUSetup.c ****     Error_Handler();
 228:Src/MCUSetup.c ****   }
 229:Src/MCUSetup.c ****   /**Configure Regular Channel 
 230:Src/MCUSetup.c ****   */
 231:Src/MCUSetup.c ****   sConfig.Channel = ADC_CHANNEL_3;
 232:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_3;
 233:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 234:Src/MCUSetup.c ****   {
 235:Src/MCUSetup.c ****     Error_Handler();
 236:Src/MCUSetup.c ****   }
 237:Src/MCUSetup.c ****   /**Configure Regular Channel 
 238:Src/MCUSetup.c ****   */
 239:Src/MCUSetup.c ****   sConfig.Channel = ADC_CHANNEL_4;
 240:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_4;
 241:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 242:Src/MCUSetup.c ****   {
 243:Src/MCUSetup.c ****     Error_Handler();
 244:Src/MCUSetup.c ****   }
 245:Src/MCUSetup.c ****   /**Configure Regular Channel 
 246:Src/MCUSetup.c ****   */
 247:Src/MCUSetup.c ****   sConfig.Channel = ADC_CHANNEL_5;
 248:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_5;
 249:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 250:Src/MCUSetup.c ****   {
 251:Src/MCUSetup.c ****     Error_Handler();
 252:Src/MCUSetup.c ****   }
 253:Src/MCUSetup.c ****   /**Configure Regular Channel 
 254:Src/MCUSetup.c ****   */
 255:Src/MCUSetup.c ****   sConfig.Channel = ADC_CHANNEL_11;
 256:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_6;
 257:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 258:Src/MCUSetup.c ****   {
 259:Src/MCUSetup.c ****     Error_Handler();
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s 			page 6


 260:Src/MCUSetup.c ****   }
 261:Src/MCUSetup.c ****   /* USER CODE BEGIN ADC2_Init 2 */
 262:Src/MCUSetup.c **** 
 263:Src/MCUSetup.c ****   /* USER CODE END ADC2_Init 2 */
 264:Src/MCUSetup.c **** }
 265:Src/MCUSetup.c **** 
 266:Src/MCUSetup.c **** /**
 267:Src/MCUSetup.c ****   * @brief ADC3 Initialization Function
 268:Src/MCUSetup.c ****   * @param None
 269:Src/MCUSetup.c ****   * @retval None
 270:Src/MCUSetup.c ****   */
 271:Src/MCUSetup.c **** static void MX_ADC3_Init(void)
 272:Src/MCUSetup.c **** {
 273:Src/MCUSetup.c **** 
 274:Src/MCUSetup.c ****   /* USER CODE BEGIN ADC3_Init 0 */
 275:Src/MCUSetup.c **** 
 276:Src/MCUSetup.c ****   /* USER CODE END ADC3_Init 0 */
 277:Src/MCUSetup.c **** 
 278:Src/MCUSetup.c ****   ADC_MultiModeTypeDef multimode = {0};
 279:Src/MCUSetup.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 280:Src/MCUSetup.c **** 
 281:Src/MCUSetup.c ****   /* USER CODE BEGIN ADC3_Init 1 */
 282:Src/MCUSetup.c **** 
 283:Src/MCUSetup.c ****   /* USER CODE END ADC3_Init 1 */
 284:Src/MCUSetup.c ****   /**Common config 
 285:Src/MCUSetup.c ****   */
 286:Src/MCUSetup.c ****   hadc3.Instance = ADC3;
 287:Src/MCUSetup.c ****   hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 288:Src/MCUSetup.c ****   hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 289:Src/MCUSetup.c ****   hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 290:Src/MCUSetup.c ****   hadc3.Init.ContinuousConvMode = ENABLE;
 291:Src/MCUSetup.c ****   hadc3.Init.DiscontinuousConvMode = DISABLE;
 292:Src/MCUSetup.c ****   hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 293:Src/MCUSetup.c ****   hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 294:Src/MCUSetup.c ****   hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 295:Src/MCUSetup.c ****   hadc3.Init.NbrOfConversion = 2;
 296:Src/MCUSetup.c ****   hadc3.Init.DMAContinuousRequests = ENABLE;
 297:Src/MCUSetup.c ****   hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 298:Src/MCUSetup.c ****   hadc3.Init.LowPowerAutoWait = DISABLE;
 299:Src/MCUSetup.c ****   hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 300:Src/MCUSetup.c ****   if (HAL_ADC_Init(&hadc3) != HAL_OK)
 301:Src/MCUSetup.c ****   {
 302:Src/MCUSetup.c ****     Error_Handler();
 303:Src/MCUSetup.c ****   }
 304:Src/MCUSetup.c ****   /**Configure the ADC multi-mode 
 305:Src/MCUSetup.c ****   */
 306:Src/MCUSetup.c ****   multimode.Mode = ADC_MODE_INDEPENDENT;
 307:Src/MCUSetup.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 308:Src/MCUSetup.c ****   {
 309:Src/MCUSetup.c ****     Error_Handler();
 310:Src/MCUSetup.c ****   }
 311:Src/MCUSetup.c ****   /**Configure Regular Channel 
 312:Src/MCUSetup.c ****   */
 313:Src/MCUSetup.c ****   sConfig.Channel = ADC_CHANNEL_1;
 314:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 315:Src/MCUSetup.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 316:Src/MCUSetup.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_19CYCLES_5;
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s 			page 7


 317:Src/MCUSetup.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 318:Src/MCUSetup.c ****   sConfig.Offset = 0;
 319:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 320:Src/MCUSetup.c ****   {
 321:Src/MCUSetup.c ****     Error_Handler();
 322:Src/MCUSetup.c ****   }
 323:Src/MCUSetup.c ****   /**Configure Regular Channel 
 324:Src/MCUSetup.c ****   */
 325:Src/MCUSetup.c ****   sConfig.Channel = ADC_CHANNEL_12;
 326:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 327:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 328:Src/MCUSetup.c ****   {
 329:Src/MCUSetup.c ****     Error_Handler();
 330:Src/MCUSetup.c ****   }
 331:Src/MCUSetup.c ****   /* USER CODE BEGIN ADC3_Init 2 */
 332:Src/MCUSetup.c **** 
 333:Src/MCUSetup.c ****   /* USER CODE END ADC3_Init 2 */
 334:Src/MCUSetup.c **** }
 335:Src/MCUSetup.c **** 
 336:Src/MCUSetup.c **** static void MX_SPI2_Init(void)
 337:Src/MCUSetup.c **** {
 338:Src/MCUSetup.c **** 
 339:Src/MCUSetup.c ****   /* USER CODE BEGIN SPI2_Init 0 */
 340:Src/MCUSetup.c **** 
 341:Src/MCUSetup.c ****   /* USER CODE END SPI2_Init 0 */
 342:Src/MCUSetup.c **** 
 343:Src/MCUSetup.c ****   /* USER CODE BEGIN SPI2_Init 1 */
 344:Src/MCUSetup.c **** 
 345:Src/MCUSetup.c ****   /* USER CODE END SPI2_Init 1 */
 346:Src/MCUSetup.c ****   /* SPI2 parameter configuration*/
 347:Src/MCUSetup.c ****   hspi2.Instance = SPI2;
 348:Src/MCUSetup.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 349:Src/MCUSetup.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 350:Src/MCUSetup.c ****   hspi2.Init.DataSize = SPI_DATASIZE_13BIT;
 351:Src/MCUSetup.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 352:Src/MCUSetup.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 353:Src/MCUSetup.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 354:Src/MCUSetup.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 355:Src/MCUSetup.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_LSB;
 356:Src/MCUSetup.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 357:Src/MCUSetup.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 358:Src/MCUSetup.c ****   hspi2.Init.CRCPolynomial = 7;
 359:Src/MCUSetup.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 360:Src/MCUSetup.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 361:Src/MCUSetup.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 362:Src/MCUSetup.c ****   {
 363:Src/MCUSetup.c ****     Error_Handler();
 364:Src/MCUSetup.c ****   }
 365:Src/MCUSetup.c ****   /* USER CODE BEGIN SPI2_Init 2 */
 366:Src/MCUSetup.c **** 
 367:Src/MCUSetup.c ****   /* USER CODE END SPI2_Init 2 */
 368:Src/MCUSetup.c **** }
 369:Src/MCUSetup.c **** 
 370:Src/MCUSetup.c **** static void MX_USART1_UART_Init(void)
 371:Src/MCUSetup.c **** {
 372:Src/MCUSetup.c **** 
 373:Src/MCUSetup.c ****   /* USER CODE BEGIN USART1_Init 0 */
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s 			page 8


 374:Src/MCUSetup.c **** 
 375:Src/MCUSetup.c ****   /* USER CODE END USART1_Init 0 */
 376:Src/MCUSetup.c **** 
 377:Src/MCUSetup.c ****   /* USER CODE BEGIN USART1_Init 1 */
 378:Src/MCUSetup.c **** 
 379:Src/MCUSetup.c ****   /* USER CODE END USART1_Init 1 */
 380:Src/MCUSetup.c ****   huart1.Instance = USART1;
 381:Src/MCUSetup.c ****   huart1.Init.BaudRate = 115200;
 382:Src/MCUSetup.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 383:Src/MCUSetup.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 384:Src/MCUSetup.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 385:Src/MCUSetup.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 386:Src/MCUSetup.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 387:Src/MCUSetup.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 388:Src/MCUSetup.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 389:Src/MCUSetup.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 390:Src/MCUSetup.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 391:Src/MCUSetup.c ****   {
 392:Src/MCUSetup.c ****     Error_Handler();
 393:Src/MCUSetup.c ****   }
 394:Src/MCUSetup.c ****   /* USER CODE BEGIN USART1_Init 2 */
 395:Src/MCUSetup.c **** 
 396:Src/MCUSetup.c ****   /* USER CODE END USART1_Init 2 */
 397:Src/MCUSetup.c **** }
 398:Src/MCUSetup.c **** 
 399:Src/MCUSetup.c **** static void MX_DMA_Init(void)
 400:Src/MCUSetup.c **** {
 401:Src/MCUSetup.c ****   /* DMA controller clock enable */
 402:Src/MCUSetup.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 403:Src/MCUSetup.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 404:Src/MCUSetup.c **** 
 405:Src/MCUSetup.c ****   /* DMA interrupt init */
 406:Src/MCUSetup.c ****   /* DMA1_Channel1_IRQn interrupt configuration */
 407:Src/MCUSetup.c ****   HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 408:Src/MCUSetup.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 409:Src/MCUSetup.c ****   /* DMA2_Channel3_IRQn interrupt configuration */
 410:Src/MCUSetup.c ****   HAL_NVIC_SetPriority(DMA2_Channel3_IRQn, 0, 0);
 411:Src/MCUSetup.c ****   HAL_NVIC_EnableIRQ(DMA2_Channel3_IRQn);
 412:Src/MCUSetup.c ****   /* DMA2_Channel5_IRQn interrupt configuration */
 413:Src/MCUSetup.c ****   HAL_NVIC_SetPriority(DMA2_Channel5_IRQn, 0, 0);
 414:Src/MCUSetup.c ****   HAL_NVIC_EnableIRQ(DMA2_Channel5_IRQn);
 415:Src/MCUSetup.c **** }
 416:Src/MCUSetup.c **** 
 417:Src/MCUSetup.c **** static void MX_GPIO_Init(void)
 418:Src/MCUSetup.c **** {
  28              		.loc 1 418 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 24
  35              		.cfi_offset 4, -24
  36              		.cfi_offset 5, -20
  37              		.cfi_offset 6, -16
  38              		.cfi_offset 7, -12
  39              		.cfi_offset 8, -8
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s 			page 9


  40              		.cfi_offset 14, -4
  41 0004 8AB0     		sub	sp, sp, #40
  42              	.LCFI1:
  43              		.cfi_def_cfa_offset 64
 419:Src/MCUSetup.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  44              		.loc 1 419 3 view .LVU1
  45              		.loc 1 419 20 is_stmt 0 view .LVU2
  46 0006 0024     		movs	r4, #0
  47 0008 0594     		str	r4, [sp, #20]
  48 000a 0694     		str	r4, [sp, #24]
  49 000c 0794     		str	r4, [sp, #28]
  50 000e 0894     		str	r4, [sp, #32]
  51 0010 0994     		str	r4, [sp, #36]
 420:Src/MCUSetup.c **** 
 421:Src/MCUSetup.c ****   /* GPIO Ports Clock Enable */
 422:Src/MCUSetup.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  52              		.loc 1 422 3 is_stmt 1 view .LVU3
  53              	.LBB4:
  54              		.loc 1 422 3 view .LVU4
  55              		.loc 1 422 3 view .LVU5
  56 0012 3C4B     		ldr	r3, .L3
  57 0014 5A69     		ldr	r2, [r3, #20]
  58 0016 42F40022 		orr	r2, r2, #524288
  59 001a 5A61     		str	r2, [r3, #20]
  60              		.loc 1 422 3 view .LVU6
  61 001c 5A69     		ldr	r2, [r3, #20]
  62 001e 02F40022 		and	r2, r2, #524288
  63 0022 0192     		str	r2, [sp, #4]
  64              		.loc 1 422 3 view .LVU7
  65 0024 019A     		ldr	r2, [sp, #4]
  66              	.LBE4:
 423:Src/MCUSetup.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  67              		.loc 1 423 3 view .LVU8
  68              	.LBB5:
  69              		.loc 1 423 3 view .LVU9
  70              		.loc 1 423 3 view .LVU10
  71 0026 5A69     		ldr	r2, [r3, #20]
  72 0028 42F48002 		orr	r2, r2, #4194304
  73 002c 5A61     		str	r2, [r3, #20]
  74              		.loc 1 423 3 view .LVU11
  75 002e 5A69     		ldr	r2, [r3, #20]
  76 0030 02F48002 		and	r2, r2, #4194304
  77 0034 0292     		str	r2, [sp, #8]
  78              		.loc 1 423 3 view .LVU12
  79 0036 029A     		ldr	r2, [sp, #8]
  80              	.LBE5:
 424:Src/MCUSetup.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  81              		.loc 1 424 3 view .LVU13
  82              	.LBB6:
  83              		.loc 1 424 3 view .LVU14
  84              		.loc 1 424 3 view .LVU15
  85 0038 5A69     		ldr	r2, [r3, #20]
  86 003a 42F40032 		orr	r2, r2, #131072
  87 003e 5A61     		str	r2, [r3, #20]
  88              		.loc 1 424 3 view .LVU16
  89 0040 5A69     		ldr	r2, [r3, #20]
  90 0042 02F40032 		and	r2, r2, #131072
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s 			page 10


  91 0046 0392     		str	r2, [sp, #12]
  92              		.loc 1 424 3 view .LVU17
  93 0048 039A     		ldr	r2, [sp, #12]
  94              	.LBE6:
 425:Src/MCUSetup.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  95              		.loc 1 425 3 view .LVU18
  96              	.LBB7:
  97              		.loc 1 425 3 view .LVU19
  98              		.loc 1 425 3 view .LVU20
  99 004a 5A69     		ldr	r2, [r3, #20]
 100 004c 42F48022 		orr	r2, r2, #262144
 101 0050 5A61     		str	r2, [r3, #20]
 102              		.loc 1 425 3 view .LVU21
 103 0052 5B69     		ldr	r3, [r3, #20]
 104 0054 03F48023 		and	r3, r3, #262144
 105 0058 0493     		str	r3, [sp, #16]
 106              		.loc 1 425 3 view .LVU22
 107 005a 049B     		ldr	r3, [sp, #16]
 108              	.LBE7:
 426:Src/MCUSetup.c **** 
 427:Src/MCUSetup.c ****   /*Configure GPIO pin Output Level */
 428:Src/MCUSetup.c ****   HAL_GPIO_WritePin(LED_LATCH_GPIO_Port, LED_LATCH_Pin, GPIO_PIN_RESET);
 109              		.loc 1 428 3 view .LVU23
 110 005c 2246     		mov	r2, r4
 111 005e 4FF40041 		mov	r1, #32768
 112 0062 4FF09040 		mov	r0, #1207959552
 113 0066 FFF7FEFF 		bl	HAL_GPIO_WritePin
 114              	.LVL0:
 429:Src/MCUSetup.c **** 
 430:Src/MCUSetup.c ****   /*Configure GPIO pin Output Level */
 431:Src/MCUSetup.c ****   HAL_GPIO_WritePin(GPIOB, LED_CLK_Pin | LED_DATA_Pin, GPIO_PIN_RESET);
 115              		.loc 1 431 3 view .LVU24
 116 006a 274D     		ldr	r5, .L3+4
 117 006c 2246     		mov	r2, r4
 118 006e 2821     		movs	r1, #40
 119 0070 2846     		mov	r0, r5
 120 0072 FFF7FEFF 		bl	HAL_GPIO_WritePin
 121              	.LVL1:
 432:Src/MCUSetup.c **** 
 433:Src/MCUSetup.c ****   /*Configure GPIO pins : SID_RES_Pin SID_CS_Pin FREQ_A_Pin FILTER_SW_Pin 
 434:Src/MCUSetup.c ****                            FILTEREXT_SW_Pin FILTER3_SW_Pin FILTER2_SW_Pin MOD_SW_Pin 
 435:Src/MCUSetup.c ****                            MODE_SW_Pin */
 436:Src/MCUSetup.c ****   GPIO_InitStruct.Pin = FREQ_A_Pin | FILTER_SW_Pin | FILTEREXT_SW_Pin | FILTER3_SW_Pin | FILTER2_SW
 122              		.loc 1 436 3 view .LVU25
 123              		.loc 1 436 23 is_stmt 0 view .LVU26
 124 0076 48F6C073 		movw	r3, #36800
 125 007a 0593     		str	r3, [sp, #20]
 437:Src/MCUSetup.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 126              		.loc 1 437 3 is_stmt 1 view .LVU27
 127              		.loc 1 437 24 is_stmt 0 view .LVU28
 128 007c 0694     		str	r4, [sp, #24]
 438:Src/MCUSetup.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 129              		.loc 1 438 3 is_stmt 1 view .LVU29
 130              		.loc 1 438 24 is_stmt 0 view .LVU30
 131 007e 0794     		str	r4, [sp, #28]
 439:Src/MCUSetup.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 132              		.loc 1 439 3 is_stmt 1 view .LVU31
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s 			page 11


 133 0080 DFF88C80 		ldr	r8, .L3+12
 134 0084 05A9     		add	r1, sp, #20
 135 0086 4046     		mov	r0, r8
 136 0088 FFF7FEFF 		bl	HAL_GPIO_Init
 137              	.LVL2:
 440:Src/MCUSetup.c **** 
 441:Src/MCUSetup.c ****   GPIO_InitStruct.Pin = SID_RES_Pin | SID_CS_Pin;
 138              		.loc 1 441 3 view .LVU32
 139              		.loc 1 441 23 is_stmt 0 view .LVU33
 140 008c 4FF4C043 		mov	r3, #24576
 141 0090 0593     		str	r3, [sp, #20]
 442:Src/MCUSetup.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 142              		.loc 1 442 3 is_stmt 1 view .LVU34
 143              		.loc 1 442 24 is_stmt 0 view .LVU35
 144 0092 0126     		movs	r6, #1
 145 0094 0696     		str	r6, [sp, #24]
 443:Src/MCUSetup.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 146              		.loc 1 443 3 is_stmt 1 view .LVU36
 147              		.loc 1 443 25 is_stmt 0 view .LVU37
 148 0096 0327     		movs	r7, #3
 149 0098 0897     		str	r7, [sp, #32]
 444:Src/MCUSetup.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 150              		.loc 1 444 3 is_stmt 1 view .LVU38
 151 009a 05A9     		add	r1, sp, #20
 152 009c 4046     		mov	r0, r8
 153 009e FFF7FEFF 		bl	HAL_GPIO_Init
 154              	.LVL3:
 445:Src/MCUSetup.c **** 
 446:Src/MCUSetup.c ****   /*Configure GPIO pins : FREQ_B_Pin FREQ_SW_Pin */
 447:Src/MCUSetup.c ****   GPIO_InitStruct.Pin = FREQ_B_Pin | FREQ_SW_Pin;
 155              		.loc 1 447 3 view .LVU39
 156              		.loc 1 447 23 is_stmt 0 view .LVU40
 157 00a2 0597     		str	r7, [sp, #20]
 448:Src/MCUSetup.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 158              		.loc 1 448 3 is_stmt 1 view .LVU41
 159              		.loc 1 448 24 is_stmt 0 view .LVU42
 160 00a4 0694     		str	r4, [sp, #24]
 449:Src/MCUSetup.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 161              		.loc 1 449 3 is_stmt 1 view .LVU43
 162              		.loc 1 449 24 is_stmt 0 view .LVU44
 163 00a6 0794     		str	r4, [sp, #28]
 450:Src/MCUSetup.c ****   HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 164              		.loc 1 450 3 is_stmt 1 view .LVU45
 165 00a8 05A9     		add	r1, sp, #20
 166 00aa 1848     		ldr	r0, .L3+8
 167 00ac FFF7FEFF 		bl	HAL_GPIO_Init
 168              	.LVL4:
 451:Src/MCUSetup.c **** 
 452:Src/MCUSetup.c ****   /*Configure GPIO pins : GATE_1_Pin GATE_2_Pin GATE_3_Pin VOICE_SW_Pin */
 453:Src/MCUSetup.c ****   GPIO_InitStruct.Pin = GATE_1_Pin | GATE_2_Pin | GATE_3_Pin | VOICE_SW_Pin;
 169              		.loc 1 453 3 view .LVU46
 170              		.loc 1 453 23 is_stmt 0 view .LVU47
 171 00b0 44F60443 		movw	r3, #19460
 172 00b4 0593     		str	r3, [sp, #20]
 454:Src/MCUSetup.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 173              		.loc 1 454 3 is_stmt 1 view .LVU48
 174              		.loc 1 454 24 is_stmt 0 view .LVU49
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s 			page 12


 175 00b6 0694     		str	r4, [sp, #24]
 455:Src/MCUSetup.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 176              		.loc 1 455 3 is_stmt 1 view .LVU50
 177              		.loc 1 455 24 is_stmt 0 view .LVU51
 178 00b8 0794     		str	r4, [sp, #28]
 456:Src/MCUSetup.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 179              		.loc 1 456 3 is_stmt 1 view .LVU52
 180 00ba 05A9     		add	r1, sp, #20
 181 00bc 2846     		mov	r0, r5
 182 00be FFF7FEFF 		bl	HAL_GPIO_Init
 183              	.LVL5:
 457:Src/MCUSetup.c **** 
 458:Src/MCUSetup.c ****   /*Configure GPIO pins : FILTER1_SW_Pin SHAPE_SW_Pin SET_SW_Pin */
 459:Src/MCUSetup.c ****   GPIO_InitStruct.Pin = FILTER1_SW_Pin | SHAPE_SW_Pin | SET_SW_Pin;
 184              		.loc 1 459 3 view .LVU53
 185              		.loc 1 459 23 is_stmt 0 view .LVU54
 186 00c2 4FF4C853 		mov	r3, #6400
 187 00c6 0593     		str	r3, [sp, #20]
 460:Src/MCUSetup.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 188              		.loc 1 460 3 is_stmt 1 view .LVU55
 189              		.loc 1 460 24 is_stmt 0 view .LVU56
 190 00c8 0694     		str	r4, [sp, #24]
 461:Src/MCUSetup.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 191              		.loc 1 461 3 is_stmt 1 view .LVU57
 192              		.loc 1 461 24 is_stmt 0 view .LVU58
 193 00ca 0794     		str	r4, [sp, #28]
 462:Src/MCUSetup.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 194              		.loc 1 462 3 is_stmt 1 view .LVU59
 195 00cc 05A9     		add	r1, sp, #20
 196 00ce 4FF09040 		mov	r0, #1207959552
 197 00d2 FFF7FEFF 		bl	HAL_GPIO_Init
 198              	.LVL6:
 463:Src/MCUSetup.c **** 
 464:Src/MCUSetup.c ****   /*Configure GPIO pin : LED_LATCH_Pin */
 465:Src/MCUSetup.c ****   GPIO_InitStruct.Pin = LED_LATCH_Pin;
 199              		.loc 1 465 3 view .LVU60
 200              		.loc 1 465 23 is_stmt 0 view .LVU61
 201 00d6 4FF40043 		mov	r3, #32768
 202 00da 0593     		str	r3, [sp, #20]
 466:Src/MCUSetup.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 203              		.loc 1 466 3 is_stmt 1 view .LVU62
 204              		.loc 1 466 24 is_stmt 0 view .LVU63
 205 00dc 0696     		str	r6, [sp, #24]
 467:Src/MCUSetup.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 206              		.loc 1 467 3 is_stmt 1 view .LVU64
 207              		.loc 1 467 24 is_stmt 0 view .LVU65
 208 00de 0794     		str	r4, [sp, #28]
 468:Src/MCUSetup.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 209              		.loc 1 468 3 is_stmt 1 view .LVU66
 210              		.loc 1 468 25 is_stmt 0 view .LVU67
 211 00e0 0894     		str	r4, [sp, #32]
 469:Src/MCUSetup.c ****   HAL_GPIO_Init(LED_LATCH_GPIO_Port, &GPIO_InitStruct);
 212              		.loc 1 469 3 is_stmt 1 view .LVU68
 213 00e2 05A9     		add	r1, sp, #20
 214 00e4 4FF09040 		mov	r0, #1207959552
 215 00e8 FFF7FEFF 		bl	HAL_GPIO_Init
 216              	.LVL7:
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s 			page 13


 470:Src/MCUSetup.c **** 
 471:Src/MCUSetup.c ****   /*Configure GPIO pins : LED_CLK_Pin LED_DATA_Pin */
 472:Src/MCUSetup.c ****   GPIO_InitStruct.Pin = LED_CLK_Pin | LED_DATA_Pin;
 217              		.loc 1 472 3 view .LVU69
 218              		.loc 1 472 23 is_stmt 0 view .LVU70
 219 00ec 2823     		movs	r3, #40
 220 00ee 0593     		str	r3, [sp, #20]
 473:Src/MCUSetup.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 221              		.loc 1 473 3 is_stmt 1 view .LVU71
 222              		.loc 1 473 24 is_stmt 0 view .LVU72
 223 00f0 0696     		str	r6, [sp, #24]
 474:Src/MCUSetup.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 224              		.loc 1 474 3 is_stmt 1 view .LVU73
 225              		.loc 1 474 24 is_stmt 0 view .LVU74
 226 00f2 0794     		str	r4, [sp, #28]
 475:Src/MCUSetup.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 227              		.loc 1 475 3 is_stmt 1 view .LVU75
 228              		.loc 1 475 25 is_stmt 0 view .LVU76
 229 00f4 0894     		str	r4, [sp, #32]
 476:Src/MCUSetup.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 230              		.loc 1 476 3 is_stmt 1 view .LVU77
 231 00f6 05A9     		add	r1, sp, #20
 232 00f8 2846     		mov	r0, r5
 233 00fa FFF7FEFF 		bl	HAL_GPIO_Init
 234              	.LVL8:
 477:Src/MCUSetup.c **** }
 235              		.loc 1 477 1 is_stmt 0 view .LVU78
 236 00fe 0AB0     		add	sp, sp, #40
 237              	.LCFI2:
 238              		.cfi_def_cfa_offset 24
 239              		@ sp needed
 240 0100 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 241              	.L4:
 242              		.align	2
 243              	.L3:
 244 0104 00100240 		.word	1073876992
 245 0108 00040048 		.word	1207960576
 246 010c 00140048 		.word	1207964672
 247 0110 00080048 		.word	1207961600
 248              		.cfi_endproc
 249              	.LFE133:
 251              		.section	.text.MX_DMA_Init,"ax",%progbits
 252              		.align	1
 253              		.syntax unified
 254              		.thumb
 255              		.thumb_func
 256              		.fpu fpv4-sp-d16
 258              	MX_DMA_Init:
 259              	.LFB132:
 400:Src/MCUSetup.c ****   /* DMA controller clock enable */
 260              		.loc 1 400 1 is_stmt 1 view -0
 261              		.cfi_startproc
 262              		@ args = 0, pretend = 0, frame = 8
 263              		@ frame_needed = 0, uses_anonymous_args = 0
 264 0000 00B5     		push	{lr}
 265              	.LCFI3:
 266              		.cfi_def_cfa_offset 4
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s 			page 14


 267              		.cfi_offset 14, -4
 268 0002 83B0     		sub	sp, sp, #12
 269              	.LCFI4:
 270              		.cfi_def_cfa_offset 16
 402:Src/MCUSetup.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 271              		.loc 1 402 3 view .LVU80
 272              	.LBB8:
 402:Src/MCUSetup.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 273              		.loc 1 402 3 view .LVU81
 402:Src/MCUSetup.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 274              		.loc 1 402 3 view .LVU82
 275 0004 164B     		ldr	r3, .L7
 276 0006 5A69     		ldr	r2, [r3, #20]
 277 0008 42F00102 		orr	r2, r2, #1
 278 000c 5A61     		str	r2, [r3, #20]
 402:Src/MCUSetup.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 279              		.loc 1 402 3 view .LVU83
 280 000e 5A69     		ldr	r2, [r3, #20]
 281 0010 02F00102 		and	r2, r2, #1
 282 0014 0092     		str	r2, [sp]
 402:Src/MCUSetup.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 283              		.loc 1 402 3 view .LVU84
 284 0016 009A     		ldr	r2, [sp]
 285              	.LBE8:
 403:Src/MCUSetup.c **** 
 286              		.loc 1 403 3 view .LVU85
 287              	.LBB9:
 403:Src/MCUSetup.c **** 
 288              		.loc 1 403 3 view .LVU86
 403:Src/MCUSetup.c **** 
 289              		.loc 1 403 3 view .LVU87
 290 0018 5A69     		ldr	r2, [r3, #20]
 291 001a 42F00202 		orr	r2, r2, #2
 292 001e 5A61     		str	r2, [r3, #20]
 403:Src/MCUSetup.c **** 
 293              		.loc 1 403 3 view .LVU88
 294 0020 5B69     		ldr	r3, [r3, #20]
 295 0022 03F00203 		and	r3, r3, #2
 296 0026 0193     		str	r3, [sp, #4]
 403:Src/MCUSetup.c **** 
 297              		.loc 1 403 3 view .LVU89
 298 0028 019B     		ldr	r3, [sp, #4]
 299              	.LBE9:
 407:Src/MCUSetup.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 300              		.loc 1 407 3 view .LVU90
 301 002a 0022     		movs	r2, #0
 302 002c 1146     		mov	r1, r2
 303 002e 0B20     		movs	r0, #11
 304 0030 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 305              	.LVL9:
 408:Src/MCUSetup.c ****   /* DMA2_Channel3_IRQn interrupt configuration */
 306              		.loc 1 408 3 view .LVU91
 307 0034 0B20     		movs	r0, #11
 308 0036 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 309              	.LVL10:
 410:Src/MCUSetup.c ****   HAL_NVIC_EnableIRQ(DMA2_Channel3_IRQn);
 310              		.loc 1 410 3 view .LVU92
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s 			page 15


 311 003a 0022     		movs	r2, #0
 312 003c 1146     		mov	r1, r2
 313 003e 3A20     		movs	r0, #58
 314 0040 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 315              	.LVL11:
 411:Src/MCUSetup.c ****   /* DMA2_Channel5_IRQn interrupt configuration */
 316              		.loc 1 411 3 view .LVU93
 317 0044 3A20     		movs	r0, #58
 318 0046 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 319              	.LVL12:
 413:Src/MCUSetup.c ****   HAL_NVIC_EnableIRQ(DMA2_Channel5_IRQn);
 320              		.loc 1 413 3 view .LVU94
 321 004a 0022     		movs	r2, #0
 322 004c 1146     		mov	r1, r2
 323 004e 3C20     		movs	r0, #60
 324 0050 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 325              	.LVL13:
 414:Src/MCUSetup.c **** }
 326              		.loc 1 414 3 view .LVU95
 327 0054 3C20     		movs	r0, #60
 328 0056 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 329              	.LVL14:
 415:Src/MCUSetup.c **** 
 330              		.loc 1 415 1 is_stmt 0 view .LVU96
 331 005a 03B0     		add	sp, sp, #12
 332              	.LCFI5:
 333              		.cfi_def_cfa_offset 4
 334              		@ sp needed
 335 005c 5DF804FB 		ldr	pc, [sp], #4
 336              	.L8:
 337              		.align	2
 338              	.L7:
 339 0060 00100240 		.word	1073876992
 340              		.cfi_endproc
 341              	.LFE132:
 343              		.section	.text.MX_ADC1_Init,"ax",%progbits
 344              		.align	1
 345              		.syntax unified
 346              		.thumb
 347              		.thumb_func
 348              		.fpu fpv4-sp-d16
 350              	MX_ADC1_Init:
 351              	.LFB127:
  52:Src/MCUSetup.c **** 
 352              		.loc 1 52 1 is_stmt 1 view -0
 353              		.cfi_startproc
 354              		@ args = 0, pretend = 0, frame = 40
 355              		@ frame_needed = 0, uses_anonymous_args = 0
 356 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 357              	.LCFI6:
 358              		.cfi_def_cfa_offset 24
 359              		.cfi_offset 4, -24
 360              		.cfi_offset 5, -20
 361              		.cfi_offset 6, -16
 362              		.cfi_offset 7, -12
 363              		.cfi_offset 8, -8
 364              		.cfi_offset 14, -4
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s 			page 16


 365 0004 8AB0     		sub	sp, sp, #40
 366              	.LCFI7:
 367              		.cfi_def_cfa_offset 64
  58:Src/MCUSetup.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 368              		.loc 1 58 3 view .LVU98
  58:Src/MCUSetup.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 369              		.loc 1 58 24 is_stmt 0 view .LVU99
 370 0006 0025     		movs	r5, #0
 371 0008 0795     		str	r5, [sp, #28]
 372 000a 0895     		str	r5, [sp, #32]
 373 000c 0995     		str	r5, [sp, #36]
  59:Src/MCUSetup.c **** 
 374              		.loc 1 59 3 is_stmt 1 view .LVU100
  59:Src/MCUSetup.c **** 
 375              		.loc 1 59 26 is_stmt 0 view .LVU101
 376 000e 0195     		str	r5, [sp, #4]
 377 0010 0295     		str	r5, [sp, #8]
 378 0012 0395     		str	r5, [sp, #12]
 379 0014 0495     		str	r5, [sp, #16]
 380 0016 0595     		str	r5, [sp, #20]
 381 0018 0695     		str	r5, [sp, #24]
  66:Src/MCUSetup.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 382              		.loc 1 66 3 is_stmt 1 view .LVU102
  66:Src/MCUSetup.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 383              		.loc 1 66 18 is_stmt 0 view .LVU103
 384 001a 374C     		ldr	r4, .L11
 385 001c 4FF0A043 		mov	r3, #1342177280
 386 0020 2360     		str	r3, [r4]
  67:Src/MCUSetup.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 387              		.loc 1 67 3 is_stmt 1 view .LVU104
  67:Src/MCUSetup.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 388              		.loc 1 67 29 is_stmt 0 view .LVU105
 389 0022 4FF48033 		mov	r3, #65536
 390 0026 6360     		str	r3, [r4, #4]
  68:Src/MCUSetup.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 391              		.loc 1 68 3 is_stmt 1 view .LVU106
  68:Src/MCUSetup.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 392              		.loc 1 68 25 is_stmt 0 view .LVU107
 393 0028 A560     		str	r5, [r4, #8]
  69:Src/MCUSetup.c ****   hadc1.Init.ContinuousConvMode = ENABLE;
 394              		.loc 1 69 3 is_stmt 1 view .LVU108
  69:Src/MCUSetup.c ****   hadc1.Init.ContinuousConvMode = ENABLE;
 395              		.loc 1 69 27 is_stmt 0 view .LVU109
 396 002a 0126     		movs	r6, #1
 397 002c 2661     		str	r6, [r4, #16]
  70:Src/MCUSetup.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 398              		.loc 1 70 3 is_stmt 1 view .LVU110
  70:Src/MCUSetup.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 399              		.loc 1 70 33 is_stmt 0 view .LVU111
 400 002e E661     		str	r6, [r4, #28]
  71:Src/MCUSetup.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 401              		.loc 1 71 3 is_stmt 1 view .LVU112
  71:Src/MCUSetup.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 402              		.loc 1 71 36 is_stmt 0 view .LVU113
 403 0030 6562     		str	r5, [r4, #36]
  72:Src/MCUSetup.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 404              		.loc 1 72 3 is_stmt 1 view .LVU114
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s 			page 17


  72:Src/MCUSetup.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 405              		.loc 1 72 35 is_stmt 0 view .LVU115
 406 0032 2563     		str	r5, [r4, #48]
  73:Src/MCUSetup.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 407              		.loc 1 73 3 is_stmt 1 view .LVU116
  73:Src/MCUSetup.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 408              		.loc 1 73 31 is_stmt 0 view .LVU117
 409 0034 E662     		str	r6, [r4, #44]
  74:Src/MCUSetup.c ****   hadc1.Init.NbrOfConversion = 9;
 410              		.loc 1 74 3 is_stmt 1 view .LVU118
  74:Src/MCUSetup.c ****   hadc1.Init.NbrOfConversion = 9;
 411              		.loc 1 74 24 is_stmt 0 view .LVU119
 412 0036 E560     		str	r5, [r4, #12]
  75:Src/MCUSetup.c ****   hadc1.Init.DMAContinuousRequests = ENABLE;
 413              		.loc 1 75 3 is_stmt 1 view .LVU120
  75:Src/MCUSetup.c ****   hadc1.Init.DMAContinuousRequests = ENABLE;
 414              		.loc 1 75 30 is_stmt 0 view .LVU121
 415 0038 4FF00908 		mov	r8, #9
 416 003c C4F82080 		str	r8, [r4, #32]
  76:Src/MCUSetup.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 417              		.loc 1 76 3 is_stmt 1 view .LVU122
  76:Src/MCUSetup.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 418              		.loc 1 76 36 is_stmt 0 view .LVU123
 419 0040 6663     		str	r6, [r4, #52]
  77:Src/MCUSetup.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 420              		.loc 1 77 3 is_stmt 1 view .LVU124
  77:Src/MCUSetup.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 421              		.loc 1 77 27 is_stmt 0 view .LVU125
 422 0042 0427     		movs	r7, #4
 423 0044 6761     		str	r7, [r4, #20]
  78:Src/MCUSetup.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 424              		.loc 1 78 3 is_stmt 1 view .LVU126
  78:Src/MCUSetup.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 425              		.loc 1 78 31 is_stmt 0 view .LVU127
 426 0046 A561     		str	r5, [r4, #24]
  79:Src/MCUSetup.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 427              		.loc 1 79 3 is_stmt 1 view .LVU128
  79:Src/MCUSetup.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 428              		.loc 1 79 22 is_stmt 0 view .LVU129
 429 0048 A563     		str	r5, [r4, #56]
  80:Src/MCUSetup.c ****   {
 430              		.loc 1 80 3 is_stmt 1 view .LVU130
  80:Src/MCUSetup.c ****   {
 431              		.loc 1 80 7 is_stmt 0 view .LVU131
 432 004a 2046     		mov	r0, r4
 433 004c FFF7FEFF 		bl	HAL_ADC_Init
 434              	.LVL15:
  86:Src/MCUSetup.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 435              		.loc 1 86 3 is_stmt 1 view .LVU132
  86:Src/MCUSetup.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 436              		.loc 1 86 18 is_stmt 0 view .LVU133
 437 0050 0795     		str	r5, [sp, #28]
  87:Src/MCUSetup.c ****   {
 438              		.loc 1 87 3 is_stmt 1 view .LVU134
  87:Src/MCUSetup.c ****   {
 439              		.loc 1 87 7 is_stmt 0 view .LVU135
 440 0052 07A9     		add	r1, sp, #28
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s 			page 18


 441 0054 2046     		mov	r0, r4
 442 0056 FFF7FEFF 		bl	HAL_ADCEx_MultiModeConfigChannel
 443              	.LVL16:
  93:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 444              		.loc 1 93 3 is_stmt 1 view .LVU136
  93:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 445              		.loc 1 93 19 is_stmt 0 view .LVU137
 446 005a 0196     		str	r6, [sp, #4]
  94:Src/MCUSetup.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 447              		.loc 1 94 3 is_stmt 1 view .LVU138
  94:Src/MCUSetup.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 448              		.loc 1 94 16 is_stmt 0 view .LVU139
 449 005c 0296     		str	r6, [sp, #8]
  95:Src/MCUSetup.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_19CYCLES_5;
 450              		.loc 1 95 3 is_stmt 1 view .LVU140
  95:Src/MCUSetup.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_19CYCLES_5;
 451              		.loc 1 95 22 is_stmt 0 view .LVU141
 452 005e 0495     		str	r5, [sp, #16]
  96:Src/MCUSetup.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 453              		.loc 1 96 3 is_stmt 1 view .LVU142
  96:Src/MCUSetup.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 454              		.loc 1 96 24 is_stmt 0 view .LVU143
 455 0060 0397     		str	r7, [sp, #12]
  97:Src/MCUSetup.c ****   sConfig.Offset = 0;
 456              		.loc 1 97 3 is_stmt 1 view .LVU144
  97:Src/MCUSetup.c ****   sConfig.Offset = 0;
 457              		.loc 1 97 24 is_stmt 0 view .LVU145
 458 0062 0595     		str	r5, [sp, #20]
  98:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 459              		.loc 1 98 3 is_stmt 1 view .LVU146
  98:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 460              		.loc 1 98 18 is_stmt 0 view .LVU147
 461 0064 0695     		str	r5, [sp, #24]
  99:Src/MCUSetup.c ****   {
 462              		.loc 1 99 3 is_stmt 1 view .LVU148
  99:Src/MCUSetup.c ****   {
 463              		.loc 1 99 7 is_stmt 0 view .LVU149
 464 0066 0DEB0701 		add	r1, sp, r7
 465 006a 2046     		mov	r0, r4
 466 006c FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 467              	.LVL17:
 105:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 468              		.loc 1 105 3 is_stmt 1 view .LVU150
 105:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 469              		.loc 1 105 19 is_stmt 0 view .LVU151
 470 0070 0223     		movs	r3, #2
 471 0072 0193     		str	r3, [sp, #4]
 106:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 472              		.loc 1 106 3 is_stmt 1 view .LVU152
 106:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 473              		.loc 1 106 16 is_stmt 0 view .LVU153
 474 0074 0293     		str	r3, [sp, #8]
 107:Src/MCUSetup.c ****   {
 475              		.loc 1 107 3 is_stmt 1 view .LVU154
 107:Src/MCUSetup.c ****   {
 476              		.loc 1 107 7 is_stmt 0 view .LVU155
 477 0076 0DEB0701 		add	r1, sp, r7
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s 			page 19


 478 007a 2046     		mov	r0, r4
 479 007c FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 480              	.LVL18:
 113:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_3;
 481              		.loc 1 113 3 is_stmt 1 view .LVU156
 113:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_3;
 482              		.loc 1 113 19 is_stmt 0 view .LVU157
 483 0080 0323     		movs	r3, #3
 484 0082 0193     		str	r3, [sp, #4]
 114:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 485              		.loc 1 114 3 is_stmt 1 view .LVU158
 114:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 486              		.loc 1 114 16 is_stmt 0 view .LVU159
 487 0084 0293     		str	r3, [sp, #8]
 115:Src/MCUSetup.c ****   {
 488              		.loc 1 115 3 is_stmt 1 view .LVU160
 115:Src/MCUSetup.c ****   {
 489              		.loc 1 115 7 is_stmt 0 view .LVU161
 490 0086 0DEB0701 		add	r1, sp, r7
 491 008a 2046     		mov	r0, r4
 492 008c FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 493              	.LVL19:
 121:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_4;
 494              		.loc 1 121 3 is_stmt 1 view .LVU162
 121:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_4;
 495              		.loc 1 121 19 is_stmt 0 view .LVU163
 496 0090 0197     		str	r7, [sp, #4]
 122:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 497              		.loc 1 122 3 is_stmt 1 view .LVU164
 122:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 498              		.loc 1 122 16 is_stmt 0 view .LVU165
 499 0092 0297     		str	r7, [sp, #8]
 123:Src/MCUSetup.c ****   {
 500              		.loc 1 123 3 is_stmt 1 view .LVU166
 123:Src/MCUSetup.c ****   {
 501              		.loc 1 123 7 is_stmt 0 view .LVU167
 502 0094 0DEB0701 		add	r1, sp, r7
 503 0098 2046     		mov	r0, r4
 504 009a FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 505              	.LVL20:
 129:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_5;
 506              		.loc 1 129 3 is_stmt 1 view .LVU168
 129:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_5;
 507              		.loc 1 129 19 is_stmt 0 view .LVU169
 508 009e 0523     		movs	r3, #5
 509 00a0 0193     		str	r3, [sp, #4]
 130:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 510              		.loc 1 130 3 is_stmt 1 view .LVU170
 130:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 511              		.loc 1 130 16 is_stmt 0 view .LVU171
 512 00a2 0293     		str	r3, [sp, #8]
 131:Src/MCUSetup.c ****   {
 513              		.loc 1 131 3 is_stmt 1 view .LVU172
 131:Src/MCUSetup.c ****   {
 514              		.loc 1 131 7 is_stmt 0 view .LVU173
 515 00a4 0DEB0701 		add	r1, sp, r7
 516 00a8 2046     		mov	r0, r4
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s 			page 20


 517 00aa FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 518              	.LVL21:
 137:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_6;
 519              		.loc 1 137 3 is_stmt 1 view .LVU174
 137:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_6;
 520              		.loc 1 137 19 is_stmt 0 view .LVU175
 521 00ae 0623     		movs	r3, #6
 522 00b0 0193     		str	r3, [sp, #4]
 138:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 523              		.loc 1 138 3 is_stmt 1 view .LVU176
 138:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 524              		.loc 1 138 16 is_stmt 0 view .LVU177
 525 00b2 0293     		str	r3, [sp, #8]
 139:Src/MCUSetup.c ****   {
 526              		.loc 1 139 3 is_stmt 1 view .LVU178
 139:Src/MCUSetup.c ****   {
 527              		.loc 1 139 7 is_stmt 0 view .LVU179
 528 00b4 0DEB0701 		add	r1, sp, r7
 529 00b8 2046     		mov	r0, r4
 530 00ba FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 531              	.LVL22:
 145:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_7;
 532              		.loc 1 145 3 is_stmt 1 view .LVU180
 145:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_7;
 533              		.loc 1 145 19 is_stmt 0 view .LVU181
 534 00be 0723     		movs	r3, #7
 535 00c0 0193     		str	r3, [sp, #4]
 146:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 536              		.loc 1 146 3 is_stmt 1 view .LVU182
 146:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 537              		.loc 1 146 16 is_stmt 0 view .LVU183
 538 00c2 0293     		str	r3, [sp, #8]
 147:Src/MCUSetup.c ****   {
 539              		.loc 1 147 3 is_stmt 1 view .LVU184
 147:Src/MCUSetup.c ****   {
 540              		.loc 1 147 7 is_stmt 0 view .LVU185
 541 00c4 0DEB0701 		add	r1, sp, r7
 542 00c8 2046     		mov	r0, r4
 543 00ca FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 544              	.LVL23:
 153:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_8;
 545              		.loc 1 153 3 is_stmt 1 view .LVU186
 153:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_8;
 546              		.loc 1 153 19 is_stmt 0 view .LVU187
 547 00ce 0823     		movs	r3, #8
 548 00d0 0193     		str	r3, [sp, #4]
 154:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 549              		.loc 1 154 3 is_stmt 1 view .LVU188
 154:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 550              		.loc 1 154 16 is_stmt 0 view .LVU189
 551 00d2 0293     		str	r3, [sp, #8]
 155:Src/MCUSetup.c ****   {
 552              		.loc 1 155 3 is_stmt 1 view .LVU190
 155:Src/MCUSetup.c ****   {
 553              		.loc 1 155 7 is_stmt 0 view .LVU191
 554 00d4 0DEB0701 		add	r1, sp, r7
 555 00d8 2046     		mov	r0, r4
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s 			page 21


 556 00da FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 557              	.LVL24:
 161:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_9;
 558              		.loc 1 161 3 is_stmt 1 view .LVU192
 161:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_9;
 559              		.loc 1 161 19 is_stmt 0 view .LVU193
 560 00de CDF80480 		str	r8, [sp, #4]
 162:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 561              		.loc 1 162 3 is_stmt 1 view .LVU194
 162:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 562              		.loc 1 162 16 is_stmt 0 view .LVU195
 563 00e2 CDF80880 		str	r8, [sp, #8]
 163:Src/MCUSetup.c ****   {
 564              		.loc 1 163 3 is_stmt 1 view .LVU196
 163:Src/MCUSetup.c ****   {
 565              		.loc 1 163 7 is_stmt 0 view .LVU197
 566 00e6 0DEB0701 		add	r1, sp, r7
 567 00ea 2046     		mov	r0, r4
 568 00ec FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 569              	.LVL25:
 170:Src/MCUSetup.c **** 
 570              		.loc 1 170 1 view .LVU198
 571 00f0 0AB0     		add	sp, sp, #40
 572              	.LCFI8:
 573              		.cfi_def_cfa_offset 24
 574              		@ sp needed
 575 00f2 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 576              	.L12:
 577 00f6 00BF     		.align	2
 578              	.L11:
 579 00f8 00000000 		.word	hadc1
 580              		.cfi_endproc
 581              	.LFE127:
 583              		.section	.text.MX_ADC2_Init,"ax",%progbits
 584              		.align	1
 585              		.syntax unified
 586              		.thumb
 587              		.thumb_func
 588              		.fpu fpv4-sp-d16
 590              	MX_ADC2_Init:
 591              	.LFB128:
 178:Src/MCUSetup.c **** 
 592              		.loc 1 178 1 is_stmt 1 view -0
 593              		.cfi_startproc
 594              		@ args = 0, pretend = 0, frame = 24
 595              		@ frame_needed = 0, uses_anonymous_args = 0
 596 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 597              	.LCFI9:
 598              		.cfi_def_cfa_offset 24
 599              		.cfi_offset 4, -24
 600              		.cfi_offset 5, -20
 601              		.cfi_offset 6, -16
 602              		.cfi_offset 7, -12
 603              		.cfi_offset 8, -8
 604              		.cfi_offset 14, -4
 605 0004 86B0     		sub	sp, sp, #24
 606              	.LCFI10:
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s 			page 22


 607              		.cfi_def_cfa_offset 48
 184:Src/MCUSetup.c **** 
 608              		.loc 1 184 3 view .LVU200
 184:Src/MCUSetup.c **** 
 609              		.loc 1 184 26 is_stmt 0 view .LVU201
 610 0006 0025     		movs	r5, #0
 611 0008 0095     		str	r5, [sp]
 612 000a 0195     		str	r5, [sp, #4]
 613 000c 0295     		str	r5, [sp, #8]
 614 000e 0395     		str	r5, [sp, #12]
 615 0010 0495     		str	r5, [sp, #16]
 616 0012 0595     		str	r5, [sp, #20]
 191:Src/MCUSetup.c ****   hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 617              		.loc 1 191 3 is_stmt 1 view .LVU202
 191:Src/MCUSetup.c ****   hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 618              		.loc 1 191 18 is_stmt 0 view .LVU203
 619 0014 244C     		ldr	r4, .L15
 620 0016 254B     		ldr	r3, .L15+4
 621 0018 2360     		str	r3, [r4]
 192:Src/MCUSetup.c ****   hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 622              		.loc 1 192 3 is_stmt 1 view .LVU204
 192:Src/MCUSetup.c ****   hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 623              		.loc 1 192 29 is_stmt 0 view .LVU205
 624 001a 4FF48033 		mov	r3, #65536
 625 001e 6360     		str	r3, [r4, #4]
 193:Src/MCUSetup.c ****   hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 626              		.loc 1 193 3 is_stmt 1 view .LVU206
 193:Src/MCUSetup.c ****   hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 627              		.loc 1 193 25 is_stmt 0 view .LVU207
 628 0020 A560     		str	r5, [r4, #8]
 194:Src/MCUSetup.c ****   hadc2.Init.ContinuousConvMode = ENABLE;
 629              		.loc 1 194 3 is_stmt 1 view .LVU208
 194:Src/MCUSetup.c ****   hadc2.Init.ContinuousConvMode = ENABLE;
 630              		.loc 1 194 27 is_stmt 0 view .LVU209
 631 0022 0126     		movs	r6, #1
 632 0024 2661     		str	r6, [r4, #16]
 195:Src/MCUSetup.c ****   hadc2.Init.DiscontinuousConvMode = DISABLE;
 633              		.loc 1 195 3 is_stmt 1 view .LVU210
 195:Src/MCUSetup.c ****   hadc2.Init.DiscontinuousConvMode = DISABLE;
 634              		.loc 1 195 33 is_stmt 0 view .LVU211
 635 0026 E661     		str	r6, [r4, #28]
 196:Src/MCUSetup.c ****   hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 636              		.loc 1 196 3 is_stmt 1 view .LVU212
 196:Src/MCUSetup.c ****   hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 637              		.loc 1 196 36 is_stmt 0 view .LVU213
 638 0028 6562     		str	r5, [r4, #36]
 197:Src/MCUSetup.c ****   hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 639              		.loc 1 197 3 is_stmt 1 view .LVU214
 197:Src/MCUSetup.c ****   hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 640              		.loc 1 197 35 is_stmt 0 view .LVU215
 641 002a 2563     		str	r5, [r4, #48]
 198:Src/MCUSetup.c ****   hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 642              		.loc 1 198 3 is_stmt 1 view .LVU216
 198:Src/MCUSetup.c ****   hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 643              		.loc 1 198 31 is_stmt 0 view .LVU217
 644 002c E662     		str	r6, [r4, #44]
 199:Src/MCUSetup.c ****   hadc2.Init.NbrOfConversion = 6;
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s 			page 23


 645              		.loc 1 199 3 is_stmt 1 view .LVU218
 199:Src/MCUSetup.c ****   hadc2.Init.NbrOfConversion = 6;
 646              		.loc 1 199 24 is_stmt 0 view .LVU219
 647 002e E560     		str	r5, [r4, #12]
 200:Src/MCUSetup.c ****   hadc2.Init.DMAContinuousRequests = ENABLE;
 648              		.loc 1 200 3 is_stmt 1 view .LVU220
 200:Src/MCUSetup.c ****   hadc2.Init.DMAContinuousRequests = ENABLE;
 649              		.loc 1 200 30 is_stmt 0 view .LVU221
 650 0030 4FF00608 		mov	r8, #6
 651 0034 C4F82080 		str	r8, [r4, #32]
 201:Src/MCUSetup.c ****   hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 652              		.loc 1 201 3 is_stmt 1 view .LVU222
 201:Src/MCUSetup.c ****   hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 653              		.loc 1 201 36 is_stmt 0 view .LVU223
 654 0038 6663     		str	r6, [r4, #52]
 202:Src/MCUSetup.c ****   hadc2.Init.LowPowerAutoWait = DISABLE;
 655              		.loc 1 202 3 is_stmt 1 view .LVU224
 202:Src/MCUSetup.c ****   hadc2.Init.LowPowerAutoWait = DISABLE;
 656              		.loc 1 202 27 is_stmt 0 view .LVU225
 657 003a 0427     		movs	r7, #4
 658 003c 6761     		str	r7, [r4, #20]
 203:Src/MCUSetup.c ****   hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 659              		.loc 1 203 3 is_stmt 1 view .LVU226
 203:Src/MCUSetup.c ****   hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 660              		.loc 1 203 31 is_stmt 0 view .LVU227
 661 003e A561     		str	r5, [r4, #24]
 204:Src/MCUSetup.c ****   if (HAL_ADC_Init(&hadc2) != HAL_OK)
 662              		.loc 1 204 3 is_stmt 1 view .LVU228
 204:Src/MCUSetup.c ****   if (HAL_ADC_Init(&hadc2) != HAL_OK)
 663              		.loc 1 204 22 is_stmt 0 view .LVU229
 664 0040 A563     		str	r5, [r4, #56]
 205:Src/MCUSetup.c ****   {
 665              		.loc 1 205 3 is_stmt 1 view .LVU230
 205:Src/MCUSetup.c ****   {
 666              		.loc 1 205 7 is_stmt 0 view .LVU231
 667 0042 2046     		mov	r0, r4
 668 0044 FFF7FEFF 		bl	HAL_ADC_Init
 669              	.LVL26:
 211:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 670              		.loc 1 211 3 is_stmt 1 view .LVU232
 211:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 671              		.loc 1 211 19 is_stmt 0 view .LVU233
 672 0048 0096     		str	r6, [sp]
 212:Src/MCUSetup.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 673              		.loc 1 212 3 is_stmt 1 view .LVU234
 212:Src/MCUSetup.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 674              		.loc 1 212 16 is_stmt 0 view .LVU235
 675 004a 0196     		str	r6, [sp, #4]
 213:Src/MCUSetup.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_19CYCLES_5;
 676              		.loc 1 213 3 is_stmt 1 view .LVU236
 213:Src/MCUSetup.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_19CYCLES_5;
 677              		.loc 1 213 22 is_stmt 0 view .LVU237
 678 004c 0395     		str	r5, [sp, #12]
 214:Src/MCUSetup.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 679              		.loc 1 214 3 is_stmt 1 view .LVU238
 214:Src/MCUSetup.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 680              		.loc 1 214 24 is_stmt 0 view .LVU239
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s 			page 24


 681 004e 0297     		str	r7, [sp, #8]
 215:Src/MCUSetup.c ****   sConfig.Offset = 0;
 682              		.loc 1 215 3 is_stmt 1 view .LVU240
 215:Src/MCUSetup.c ****   sConfig.Offset = 0;
 683              		.loc 1 215 24 is_stmt 0 view .LVU241
 684 0050 0495     		str	r5, [sp, #16]
 216:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 685              		.loc 1 216 3 is_stmt 1 view .LVU242
 216:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 686              		.loc 1 216 18 is_stmt 0 view .LVU243
 687 0052 0595     		str	r5, [sp, #20]
 217:Src/MCUSetup.c ****   {
 688              		.loc 1 217 3 is_stmt 1 view .LVU244
 217:Src/MCUSetup.c ****   {
 689              		.loc 1 217 7 is_stmt 0 view .LVU245
 690 0054 6946     		mov	r1, sp
 691 0056 2046     		mov	r0, r4
 692 0058 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 693              	.LVL27:
 223:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 694              		.loc 1 223 3 is_stmt 1 view .LVU246
 223:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 695              		.loc 1 223 19 is_stmt 0 view .LVU247
 696 005c 0223     		movs	r3, #2
 697 005e 0093     		str	r3, [sp]
 224:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 698              		.loc 1 224 3 is_stmt 1 view .LVU248
 224:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 699              		.loc 1 224 16 is_stmt 0 view .LVU249
 700 0060 0193     		str	r3, [sp, #4]
 225:Src/MCUSetup.c ****   {
 701              		.loc 1 225 3 is_stmt 1 view .LVU250
 225:Src/MCUSetup.c ****   {
 702              		.loc 1 225 7 is_stmt 0 view .LVU251
 703 0062 6946     		mov	r1, sp
 704 0064 2046     		mov	r0, r4
 705 0066 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 706              	.LVL28:
 231:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_3;
 707              		.loc 1 231 3 is_stmt 1 view .LVU252
 231:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_3;
 708              		.loc 1 231 19 is_stmt 0 view .LVU253
 709 006a 0323     		movs	r3, #3
 710 006c 0093     		str	r3, [sp]
 232:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 711              		.loc 1 232 3 is_stmt 1 view .LVU254
 232:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 712              		.loc 1 232 16 is_stmt 0 view .LVU255
 713 006e 0193     		str	r3, [sp, #4]
 233:Src/MCUSetup.c ****   {
 714              		.loc 1 233 3 is_stmt 1 view .LVU256
 233:Src/MCUSetup.c ****   {
 715              		.loc 1 233 7 is_stmt 0 view .LVU257
 716 0070 6946     		mov	r1, sp
 717 0072 2046     		mov	r0, r4
 718 0074 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 719              	.LVL29:
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s 			page 25


 239:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_4;
 720              		.loc 1 239 3 is_stmt 1 view .LVU258
 239:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_4;
 721              		.loc 1 239 19 is_stmt 0 view .LVU259
 722 0078 0097     		str	r7, [sp]
 240:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 723              		.loc 1 240 3 is_stmt 1 view .LVU260
 240:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 724              		.loc 1 240 16 is_stmt 0 view .LVU261
 725 007a 0197     		str	r7, [sp, #4]
 241:Src/MCUSetup.c ****   {
 726              		.loc 1 241 3 is_stmt 1 view .LVU262
 241:Src/MCUSetup.c ****   {
 727              		.loc 1 241 7 is_stmt 0 view .LVU263
 728 007c 6946     		mov	r1, sp
 729 007e 2046     		mov	r0, r4
 730 0080 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 731              	.LVL30:
 247:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_5;
 732              		.loc 1 247 3 is_stmt 1 view .LVU264
 247:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_5;
 733              		.loc 1 247 19 is_stmt 0 view .LVU265
 734 0084 0523     		movs	r3, #5
 735 0086 0093     		str	r3, [sp]
 248:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 736              		.loc 1 248 3 is_stmt 1 view .LVU266
 248:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 737              		.loc 1 248 16 is_stmt 0 view .LVU267
 738 0088 0193     		str	r3, [sp, #4]
 249:Src/MCUSetup.c ****   {
 739              		.loc 1 249 3 is_stmt 1 view .LVU268
 249:Src/MCUSetup.c ****   {
 740              		.loc 1 249 7 is_stmt 0 view .LVU269
 741 008a 6946     		mov	r1, sp
 742 008c 2046     		mov	r0, r4
 743 008e FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 744              	.LVL31:
 255:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_6;
 745              		.loc 1 255 3 is_stmt 1 view .LVU270
 255:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_6;
 746              		.loc 1 255 19 is_stmt 0 view .LVU271
 747 0092 0B23     		movs	r3, #11
 748 0094 0093     		str	r3, [sp]
 256:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 749              		.loc 1 256 3 is_stmt 1 view .LVU272
 256:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 750              		.loc 1 256 16 is_stmt 0 view .LVU273
 751 0096 CDF80480 		str	r8, [sp, #4]
 257:Src/MCUSetup.c ****   {
 752              		.loc 1 257 3 is_stmt 1 view .LVU274
 257:Src/MCUSetup.c ****   {
 753              		.loc 1 257 7 is_stmt 0 view .LVU275
 754 009a 6946     		mov	r1, sp
 755 009c 2046     		mov	r0, r4
 756 009e FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 757              	.LVL32:
 264:Src/MCUSetup.c **** 
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s 			page 26


 758              		.loc 1 264 1 view .LVU276
 759 00a2 06B0     		add	sp, sp, #24
 760              	.LCFI11:
 761              		.cfi_def_cfa_offset 24
 762              		@ sp needed
 763 00a4 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 764              	.L16:
 765              		.align	2
 766              	.L15:
 767 00a8 00000000 		.word	hadc2
 768 00ac 00010050 		.word	1342177536
 769              		.cfi_endproc
 770              	.LFE128:
 772              		.section	.text.MX_ADC3_Init,"ax",%progbits
 773              		.align	1
 774              		.syntax unified
 775              		.thumb
 776              		.thumb_func
 777              		.fpu fpv4-sp-d16
 779              	MX_ADC3_Init:
 780              	.LFB129:
 272:Src/MCUSetup.c **** 
 781              		.loc 1 272 1 is_stmt 1 view -0
 782              		.cfi_startproc
 783              		@ args = 0, pretend = 0, frame = 40
 784              		@ frame_needed = 0, uses_anonymous_args = 0
 785 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 786              	.LCFI12:
 787              		.cfi_def_cfa_offset 24
 788              		.cfi_offset 4, -24
 789              		.cfi_offset 5, -20
 790              		.cfi_offset 6, -16
 791              		.cfi_offset 7, -12
 792              		.cfi_offset 8, -8
 793              		.cfi_offset 14, -4
 794 0004 8AB0     		sub	sp, sp, #40
 795              	.LCFI13:
 796              		.cfi_def_cfa_offset 64
 278:Src/MCUSetup.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 797              		.loc 1 278 3 view .LVU278
 278:Src/MCUSetup.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 798              		.loc 1 278 24 is_stmt 0 view .LVU279
 799 0006 0024     		movs	r4, #0
 800 0008 0794     		str	r4, [sp, #28]
 801 000a 0894     		str	r4, [sp, #32]
 802 000c 0994     		str	r4, [sp, #36]
 279:Src/MCUSetup.c **** 
 803              		.loc 1 279 3 is_stmt 1 view .LVU280
 279:Src/MCUSetup.c **** 
 804              		.loc 1 279 26 is_stmt 0 view .LVU281
 805 000e 0194     		str	r4, [sp, #4]
 806 0010 0294     		str	r4, [sp, #8]
 807 0012 0394     		str	r4, [sp, #12]
 808 0014 0494     		str	r4, [sp, #16]
 809 0016 0594     		str	r4, [sp, #20]
 810 0018 0694     		str	r4, [sp, #24]
 286:Src/MCUSetup.c ****   hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s 			page 27


 811              		.loc 1 286 3 is_stmt 1 view .LVU282
 286:Src/MCUSetup.c ****   hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 812              		.loc 1 286 18 is_stmt 0 view .LVU283
 813 001a 1B4D     		ldr	r5, .L19
 814 001c 1B4B     		ldr	r3, .L19+4
 815 001e 2B60     		str	r3, [r5]
 287:Src/MCUSetup.c ****   hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 816              		.loc 1 287 3 is_stmt 1 view .LVU284
 287:Src/MCUSetup.c ****   hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 817              		.loc 1 287 29 is_stmt 0 view .LVU285
 818 0020 4FF48033 		mov	r3, #65536
 819 0024 6B60     		str	r3, [r5, #4]
 288:Src/MCUSetup.c ****   hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 820              		.loc 1 288 3 is_stmt 1 view .LVU286
 288:Src/MCUSetup.c ****   hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 821              		.loc 1 288 25 is_stmt 0 view .LVU287
 822 0026 AC60     		str	r4, [r5, #8]
 289:Src/MCUSetup.c ****   hadc3.Init.ContinuousConvMode = ENABLE;
 823              		.loc 1 289 3 is_stmt 1 view .LVU288
 289:Src/MCUSetup.c ****   hadc3.Init.ContinuousConvMode = ENABLE;
 824              		.loc 1 289 27 is_stmt 0 view .LVU289
 825 0028 0126     		movs	r6, #1
 826 002a 2E61     		str	r6, [r5, #16]
 290:Src/MCUSetup.c ****   hadc3.Init.DiscontinuousConvMode = DISABLE;
 827              		.loc 1 290 3 is_stmt 1 view .LVU290
 290:Src/MCUSetup.c ****   hadc3.Init.DiscontinuousConvMode = DISABLE;
 828              		.loc 1 290 33 is_stmt 0 view .LVU291
 829 002c EE61     		str	r6, [r5, #28]
 291:Src/MCUSetup.c ****   hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 830              		.loc 1 291 3 is_stmt 1 view .LVU292
 291:Src/MCUSetup.c ****   hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 831              		.loc 1 291 36 is_stmt 0 view .LVU293
 832 002e 6C62     		str	r4, [r5, #36]
 292:Src/MCUSetup.c ****   hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 833              		.loc 1 292 3 is_stmt 1 view .LVU294
 292:Src/MCUSetup.c ****   hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 834              		.loc 1 292 35 is_stmt 0 view .LVU295
 835 0030 2C63     		str	r4, [r5, #48]
 293:Src/MCUSetup.c ****   hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 836              		.loc 1 293 3 is_stmt 1 view .LVU296
 293:Src/MCUSetup.c ****   hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 837              		.loc 1 293 31 is_stmt 0 view .LVU297
 838 0032 EE62     		str	r6, [r5, #44]
 294:Src/MCUSetup.c ****   hadc3.Init.NbrOfConversion = 2;
 839              		.loc 1 294 3 is_stmt 1 view .LVU298
 294:Src/MCUSetup.c ****   hadc3.Init.NbrOfConversion = 2;
 840              		.loc 1 294 24 is_stmt 0 view .LVU299
 841 0034 EC60     		str	r4, [r5, #12]
 295:Src/MCUSetup.c ****   hadc3.Init.DMAContinuousRequests = ENABLE;
 842              		.loc 1 295 3 is_stmt 1 view .LVU300
 295:Src/MCUSetup.c ****   hadc3.Init.DMAContinuousRequests = ENABLE;
 843              		.loc 1 295 30 is_stmt 0 view .LVU301
 844 0036 0227     		movs	r7, #2
 845 0038 2F62     		str	r7, [r5, #32]
 296:Src/MCUSetup.c ****   hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 846              		.loc 1 296 3 is_stmt 1 view .LVU302
 296:Src/MCUSetup.c ****   hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s 			page 28


 847              		.loc 1 296 36 is_stmt 0 view .LVU303
 848 003a 6E63     		str	r6, [r5, #52]
 297:Src/MCUSetup.c ****   hadc3.Init.LowPowerAutoWait = DISABLE;
 849              		.loc 1 297 3 is_stmt 1 view .LVU304
 297:Src/MCUSetup.c ****   hadc3.Init.LowPowerAutoWait = DISABLE;
 850              		.loc 1 297 27 is_stmt 0 view .LVU305
 851 003c 4FF00408 		mov	r8, #4
 852 0040 C5F81480 		str	r8, [r5, #20]
 298:Src/MCUSetup.c ****   hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 853              		.loc 1 298 3 is_stmt 1 view .LVU306
 298:Src/MCUSetup.c ****   hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 854              		.loc 1 298 31 is_stmt 0 view .LVU307
 855 0044 AC61     		str	r4, [r5, #24]
 299:Src/MCUSetup.c ****   if (HAL_ADC_Init(&hadc3) != HAL_OK)
 856              		.loc 1 299 3 is_stmt 1 view .LVU308
 299:Src/MCUSetup.c ****   if (HAL_ADC_Init(&hadc3) != HAL_OK)
 857              		.loc 1 299 22 is_stmt 0 view .LVU309
 858 0046 AC63     		str	r4, [r5, #56]
 300:Src/MCUSetup.c ****   {
 859              		.loc 1 300 3 is_stmt 1 view .LVU310
 300:Src/MCUSetup.c ****   {
 860              		.loc 1 300 7 is_stmt 0 view .LVU311
 861 0048 2846     		mov	r0, r5
 862 004a FFF7FEFF 		bl	HAL_ADC_Init
 863              	.LVL33:
 306:Src/MCUSetup.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 864              		.loc 1 306 3 is_stmt 1 view .LVU312
 306:Src/MCUSetup.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 865              		.loc 1 306 18 is_stmt 0 view .LVU313
 866 004e 0794     		str	r4, [sp, #28]
 307:Src/MCUSetup.c ****   {
 867              		.loc 1 307 3 is_stmt 1 view .LVU314
 307:Src/MCUSetup.c ****   {
 868              		.loc 1 307 7 is_stmt 0 view .LVU315
 869 0050 07A9     		add	r1, sp, #28
 870 0052 2846     		mov	r0, r5
 871 0054 FFF7FEFF 		bl	HAL_ADCEx_MultiModeConfigChannel
 872              	.LVL34:
 313:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 873              		.loc 1 313 3 is_stmt 1 view .LVU316
 313:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 874              		.loc 1 313 19 is_stmt 0 view .LVU317
 875 0058 0196     		str	r6, [sp, #4]
 314:Src/MCUSetup.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 876              		.loc 1 314 3 is_stmt 1 view .LVU318
 314:Src/MCUSetup.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 877              		.loc 1 314 16 is_stmt 0 view .LVU319
 878 005a 0296     		str	r6, [sp, #8]
 315:Src/MCUSetup.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_19CYCLES_5;
 879              		.loc 1 315 3 is_stmt 1 view .LVU320
 315:Src/MCUSetup.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_19CYCLES_5;
 880              		.loc 1 315 22 is_stmt 0 view .LVU321
 881 005c 0494     		str	r4, [sp, #16]
 316:Src/MCUSetup.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 882              		.loc 1 316 3 is_stmt 1 view .LVU322
 316:Src/MCUSetup.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 883              		.loc 1 316 24 is_stmt 0 view .LVU323
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s 			page 29


 884 005e CDF80C80 		str	r8, [sp, #12]
 317:Src/MCUSetup.c ****   sConfig.Offset = 0;
 885              		.loc 1 317 3 is_stmt 1 view .LVU324
 317:Src/MCUSetup.c ****   sConfig.Offset = 0;
 886              		.loc 1 317 24 is_stmt 0 view .LVU325
 887 0062 0594     		str	r4, [sp, #20]
 318:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 888              		.loc 1 318 3 is_stmt 1 view .LVU326
 318:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 889              		.loc 1 318 18 is_stmt 0 view .LVU327
 890 0064 0694     		str	r4, [sp, #24]
 319:Src/MCUSetup.c ****   {
 891              		.loc 1 319 3 is_stmt 1 view .LVU328
 319:Src/MCUSetup.c ****   {
 892              		.loc 1 319 7 is_stmt 0 view .LVU329
 893 0066 0DEB0801 		add	r1, sp, r8
 894 006a 2846     		mov	r0, r5
 895 006c FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 896              	.LVL35:
 325:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 897              		.loc 1 325 3 is_stmt 1 view .LVU330
 325:Src/MCUSetup.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 898              		.loc 1 325 19 is_stmt 0 view .LVU331
 899 0070 0C23     		movs	r3, #12
 900 0072 0193     		str	r3, [sp, #4]
 326:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 901              		.loc 1 326 3 is_stmt 1 view .LVU332
 326:Src/MCUSetup.c ****   if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 902              		.loc 1 326 16 is_stmt 0 view .LVU333
 903 0074 0297     		str	r7, [sp, #8]
 327:Src/MCUSetup.c ****   {
 904              		.loc 1 327 3 is_stmt 1 view .LVU334
 327:Src/MCUSetup.c ****   {
 905              		.loc 1 327 7 is_stmt 0 view .LVU335
 906 0076 0DEB0801 		add	r1, sp, r8
 907 007a 2846     		mov	r0, r5
 908 007c FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 909              	.LVL36:
 334:Src/MCUSetup.c **** 
 910              		.loc 1 334 1 view .LVU336
 911 0080 0AB0     		add	sp, sp, #40
 912              	.LCFI14:
 913              		.cfi_def_cfa_offset 24
 914              		@ sp needed
 915 0082 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 916              	.L20:
 917 0086 00BF     		.align	2
 918              	.L19:
 919 0088 00000000 		.word	hadc3
 920 008c 00040050 		.word	1342178304
 921              		.cfi_endproc
 922              	.LFE129:
 924              		.section	.text.MX_SPI2_Init,"ax",%progbits
 925              		.align	1
 926              		.syntax unified
 927              		.thumb
 928              		.thumb_func
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s 			page 30


 929              		.fpu fpv4-sp-d16
 931              	MX_SPI2_Init:
 932              	.LFB130:
 337:Src/MCUSetup.c **** 
 933              		.loc 1 337 1 is_stmt 1 view -0
 934              		.cfi_startproc
 935              		@ args = 0, pretend = 0, frame = 0
 936              		@ frame_needed = 0, uses_anonymous_args = 0
 937 0000 08B5     		push	{r3, lr}
 938              	.LCFI15:
 939              		.cfi_def_cfa_offset 8
 940              		.cfi_offset 3, -8
 941              		.cfi_offset 14, -4
 347:Src/MCUSetup.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 942              		.loc 1 347 3 view .LVU338
 347:Src/MCUSetup.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 943              		.loc 1 347 18 is_stmt 0 view .LVU339
 944 0002 0F48     		ldr	r0, .L23
 945 0004 0F4B     		ldr	r3, .L23+4
 946 0006 0360     		str	r3, [r0]
 348:Src/MCUSetup.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 947              		.loc 1 348 3 is_stmt 1 view .LVU340
 348:Src/MCUSetup.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 948              		.loc 1 348 19 is_stmt 0 view .LVU341
 949 0008 4FF48273 		mov	r3, #260
 950 000c 4360     		str	r3, [r0, #4]
 349:Src/MCUSetup.c ****   hspi2.Init.DataSize = SPI_DATASIZE_13BIT;
 951              		.loc 1 349 3 is_stmt 1 view .LVU342
 349:Src/MCUSetup.c ****   hspi2.Init.DataSize = SPI_DATASIZE_13BIT;
 952              		.loc 1 349 24 is_stmt 0 view .LVU343
 953 000e 0023     		movs	r3, #0
 954 0010 8360     		str	r3, [r0, #8]
 350:Src/MCUSetup.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 955              		.loc 1 350 3 is_stmt 1 view .LVU344
 350:Src/MCUSetup.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 956              		.loc 1 350 23 is_stmt 0 view .LVU345
 957 0012 4FF44062 		mov	r2, #3072
 958 0016 C260     		str	r2, [r0, #12]
 351:Src/MCUSetup.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 959              		.loc 1 351 3 is_stmt 1 view .LVU346
 351:Src/MCUSetup.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 960              		.loc 1 351 26 is_stmt 0 view .LVU347
 961 0018 0361     		str	r3, [r0, #16]
 352:Src/MCUSetup.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 962              		.loc 1 352 3 is_stmt 1 view .LVU348
 352:Src/MCUSetup.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 963              		.loc 1 352 23 is_stmt 0 view .LVU349
 964 001a 4361     		str	r3, [r0, #20]
 353:Src/MCUSetup.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 965              		.loc 1 353 3 is_stmt 1 view .LVU350
 353:Src/MCUSetup.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 966              		.loc 1 353 18 is_stmt 0 view .LVU351
 967 001c 4FF40072 		mov	r2, #512
 968 0020 8261     		str	r2, [r0, #24]
 354:Src/MCUSetup.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_LSB;
 969              		.loc 1 354 3 is_stmt 1 view .LVU352
 354:Src/MCUSetup.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_LSB;
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s 			page 31


 970              		.loc 1 354 32 is_stmt 0 view .LVU353
 971 0022 2822     		movs	r2, #40
 972 0024 C261     		str	r2, [r0, #28]
 355:Src/MCUSetup.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 973              		.loc 1 355 3 is_stmt 1 view .LVU354
 355:Src/MCUSetup.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 974              		.loc 1 355 23 is_stmt 0 view .LVU355
 975 0026 8022     		movs	r2, #128
 976 0028 0262     		str	r2, [r0, #32]
 356:Src/MCUSetup.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 977              		.loc 1 356 3 is_stmt 1 view .LVU356
 356:Src/MCUSetup.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 978              		.loc 1 356 21 is_stmt 0 view .LVU357
 979 002a 4362     		str	r3, [r0, #36]
 357:Src/MCUSetup.c ****   hspi2.Init.CRCPolynomial = 7;
 980              		.loc 1 357 3 is_stmt 1 view .LVU358
 357:Src/MCUSetup.c ****   hspi2.Init.CRCPolynomial = 7;
 981              		.loc 1 357 29 is_stmt 0 view .LVU359
 982 002c 8362     		str	r3, [r0, #40]
 358:Src/MCUSetup.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 983              		.loc 1 358 3 is_stmt 1 view .LVU360
 358:Src/MCUSetup.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 984              		.loc 1 358 28 is_stmt 0 view .LVU361
 985 002e 0722     		movs	r2, #7
 986 0030 C262     		str	r2, [r0, #44]
 359:Src/MCUSetup.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 987              		.loc 1 359 3 is_stmt 1 view .LVU362
 359:Src/MCUSetup.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 988              		.loc 1 359 24 is_stmt 0 view .LVU363
 989 0032 0363     		str	r3, [r0, #48]
 360:Src/MCUSetup.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 990              		.loc 1 360 3 is_stmt 1 view .LVU364
 360:Src/MCUSetup.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 991              		.loc 1 360 23 is_stmt 0 view .LVU365
 992 0034 0823     		movs	r3, #8
 993 0036 4363     		str	r3, [r0, #52]
 361:Src/MCUSetup.c ****   {
 994              		.loc 1 361 3 is_stmt 1 view .LVU366
 361:Src/MCUSetup.c ****   {
 995              		.loc 1 361 7 is_stmt 0 view .LVU367
 996 0038 FFF7FEFF 		bl	HAL_SPI_Init
 997              	.LVL37:
 368:Src/MCUSetup.c **** 
 998              		.loc 1 368 1 view .LVU368
 999 003c 08BD     		pop	{r3, pc}
 1000              	.L24:
 1001 003e 00BF     		.align	2
 1002              	.L23:
 1003 0040 00000000 		.word	hspi2
 1004 0044 00380040 		.word	1073756160
 1005              		.cfi_endproc
 1006              	.LFE130:
 1008              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 1009              		.align	1
 1010              		.syntax unified
 1011              		.thumb
 1012              		.thumb_func
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s 			page 32


 1013              		.fpu fpv4-sp-d16
 1015              	MX_USART1_UART_Init:
 1016              	.LFB131:
 371:Src/MCUSetup.c **** 
 1017              		.loc 1 371 1 is_stmt 1 view -0
 1018              		.cfi_startproc
 1019              		@ args = 0, pretend = 0, frame = 0
 1020              		@ frame_needed = 0, uses_anonymous_args = 0
 1021 0000 08B5     		push	{r3, lr}
 1022              	.LCFI16:
 1023              		.cfi_def_cfa_offset 8
 1024              		.cfi_offset 3, -8
 1025              		.cfi_offset 14, -4
 380:Src/MCUSetup.c ****   huart1.Init.BaudRate = 115200;
 1026              		.loc 1 380 3 view .LVU370
 380:Src/MCUSetup.c ****   huart1.Init.BaudRate = 115200;
 1027              		.loc 1 380 19 is_stmt 0 view .LVU371
 1028 0002 0948     		ldr	r0, .L27
 1029 0004 094B     		ldr	r3, .L27+4
 1030 0006 0360     		str	r3, [r0]
 381:Src/MCUSetup.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1031              		.loc 1 381 3 is_stmt 1 view .LVU372
 381:Src/MCUSetup.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1032              		.loc 1 381 24 is_stmt 0 view .LVU373
 1033 0008 4FF4E133 		mov	r3, #115200
 1034 000c 4360     		str	r3, [r0, #4]
 382:Src/MCUSetup.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1035              		.loc 1 382 3 is_stmt 1 view .LVU374
 382:Src/MCUSetup.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1036              		.loc 1 382 26 is_stmt 0 view .LVU375
 1037 000e 0023     		movs	r3, #0
 1038 0010 8360     		str	r3, [r0, #8]
 383:Src/MCUSetup.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1039              		.loc 1 383 3 is_stmt 1 view .LVU376
 383:Src/MCUSetup.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1040              		.loc 1 383 24 is_stmt 0 view .LVU377
 1041 0012 C360     		str	r3, [r0, #12]
 384:Src/MCUSetup.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1042              		.loc 1 384 3 is_stmt 1 view .LVU378
 384:Src/MCUSetup.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1043              		.loc 1 384 22 is_stmt 0 view .LVU379
 1044 0014 0361     		str	r3, [r0, #16]
 385:Src/MCUSetup.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1045              		.loc 1 385 3 is_stmt 1 view .LVU380
 385:Src/MCUSetup.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1046              		.loc 1 385 20 is_stmt 0 view .LVU381
 1047 0016 0C22     		movs	r2, #12
 1048 0018 4261     		str	r2, [r0, #20]
 386:Src/MCUSetup.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1049              		.loc 1 386 3 is_stmt 1 view .LVU382
 386:Src/MCUSetup.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1050              		.loc 1 386 25 is_stmt 0 view .LVU383
 1051 001a 8361     		str	r3, [r0, #24]
 387:Src/MCUSetup.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1052              		.loc 1 387 3 is_stmt 1 view .LVU384
 387:Src/MCUSetup.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1053              		.loc 1 387 28 is_stmt 0 view .LVU385
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s 			page 33


 1054 001c C361     		str	r3, [r0, #28]
 388:Src/MCUSetup.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1055              		.loc 1 388 3 is_stmt 1 view .LVU386
 388:Src/MCUSetup.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1056              		.loc 1 388 30 is_stmt 0 view .LVU387
 1057 001e 0362     		str	r3, [r0, #32]
 389:Src/MCUSetup.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1058              		.loc 1 389 3 is_stmt 1 view .LVU388
 389:Src/MCUSetup.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1059              		.loc 1 389 38 is_stmt 0 view .LVU389
 1060 0020 4362     		str	r3, [r0, #36]
 390:Src/MCUSetup.c ****   {
 1061              		.loc 1 390 3 is_stmt 1 view .LVU390
 390:Src/MCUSetup.c ****   {
 1062              		.loc 1 390 7 is_stmt 0 view .LVU391
 1063 0022 FFF7FEFF 		bl	HAL_UART_Init
 1064              	.LVL38:
 397:Src/MCUSetup.c **** 
 1065              		.loc 1 397 1 view .LVU392
 1066 0026 08BD     		pop	{r3, pc}
 1067              	.L28:
 1068              		.align	2
 1069              	.L27:
 1070 0028 00000000 		.word	huart1
 1071 002c 00380140 		.word	1073821696
 1072              		.cfi_endproc
 1073              	.LFE131:
 1075              		.section	.text.SystemClock_Config,"ax",%progbits
 1076              		.align	1
 1077              		.global	SystemClock_Config
 1078              		.syntax unified
 1079              		.thumb
 1080              		.thumb_func
 1081              		.fpu fpv4-sp-d16
 1083              	SystemClock_Config:
 1084              	.LFB126:
   5:Src/MCUSetup.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1085              		.loc 1 5 1 is_stmt 1 view -0
 1086              		.cfi_startproc
 1087              		@ args = 0, pretend = 0, frame = 120
 1088              		@ frame_needed = 0, uses_anonymous_args = 0
 1089 0000 30B5     		push	{r4, r5, lr}
 1090              	.LCFI17:
 1091              		.cfi_def_cfa_offset 12
 1092              		.cfi_offset 4, -12
 1093              		.cfi_offset 5, -8
 1094              		.cfi_offset 14, -4
 1095 0002 9FB0     		sub	sp, sp, #124
 1096              	.LCFI18:
 1097              		.cfi_def_cfa_offset 136
   6:Src/MCUSetup.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1098              		.loc 1 6 3 view .LVU394
   6:Src/MCUSetup.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1099              		.loc 1 6 22 is_stmt 0 view .LVU395
 1100 0004 2022     		movs	r2, #32
 1101 0006 0021     		movs	r1, #0
 1102 0008 15A8     		add	r0, sp, #84
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s 			page 34


 1103 000a FFF7FEFF 		bl	memset
 1104              	.LVL39:
   7:Src/MCUSetup.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 1105              		.loc 1 7 3 is_stmt 1 view .LVU396
   7:Src/MCUSetup.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 1106              		.loc 1 7 22 is_stmt 0 view .LVU397
 1107 000e 0024     		movs	r4, #0
 1108 0010 0F94     		str	r4, [sp, #60]
 1109 0012 1094     		str	r4, [sp, #64]
 1110 0014 1194     		str	r4, [sp, #68]
 1111 0016 1294     		str	r4, [sp, #72]
 1112 0018 1394     		str	r4, [sp, #76]
   8:Src/MCUSetup.c **** 
 1113              		.loc 1 8 3 is_stmt 1 view .LVU398
   8:Src/MCUSetup.c **** 
 1114              		.loc 1 8 28 is_stmt 0 view .LVU399
 1115 001a 3C22     		movs	r2, #60
 1116 001c 2146     		mov	r1, r4
 1117 001e 6846     		mov	r0, sp
 1118 0020 FFF7FEFF 		bl	memset
 1119              	.LVL40:
  12:Src/MCUSetup.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1120              		.loc 1 12 3 is_stmt 1 view .LVU400
  12:Src/MCUSetup.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1121              		.loc 1 12 36 is_stmt 0 view .LVU401
 1122 0024 0225     		movs	r5, #2
 1123 0026 1495     		str	r5, [sp, #80]
  13:Src/MCUSetup.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1124              		.loc 1 13 3 is_stmt 1 view .LVU402
  13:Src/MCUSetup.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1125              		.loc 1 13 30 is_stmt 0 view .LVU403
 1126 0028 0123     		movs	r3, #1
 1127 002a 1893     		str	r3, [sp, #96]
  14:Src/MCUSetup.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1128              		.loc 1 14 3 is_stmt 1 view .LVU404
  14:Src/MCUSetup.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1129              		.loc 1 14 41 is_stmt 0 view .LVU405
 1130 002c 1023     		movs	r3, #16
 1131 002e 1993     		str	r3, [sp, #100]
  15:Src/MCUSetup.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 1132              		.loc 1 15 3 is_stmt 1 view .LVU406
  15:Src/MCUSetup.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 1133              		.loc 1 15 34 is_stmt 0 view .LVU407
 1134 0030 1B95     		str	r5, [sp, #108]
  16:Src/MCUSetup.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 1135              		.loc 1 16 3 is_stmt 1 view .LVU408
  17:Src/MCUSetup.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1136              		.loc 1 17 3 view .LVU409
  17:Src/MCUSetup.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1137              		.loc 1 17 32 is_stmt 0 view .LVU410
 1138 0032 4FF46013 		mov	r3, #3670016
 1139 0036 1D93     		str	r3, [sp, #116]
  18:Src/MCUSetup.c ****   {
 1140              		.loc 1 18 3 is_stmt 1 view .LVU411
  18:Src/MCUSetup.c ****   {
 1141              		.loc 1 18 7 is_stmt 0 view .LVU412
 1142 0038 14A8     		add	r0, sp, #80
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s 			page 35


 1143 003a FFF7FEFF 		bl	HAL_RCC_OscConfig
 1144              	.LVL41:
  24:Src/MCUSetup.c ****                                 RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 1145              		.loc 1 24 3 is_stmt 1 view .LVU413
  24:Src/MCUSetup.c ****                                 RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 1146              		.loc 1 24 31 is_stmt 0 view .LVU414
 1147 003e 0F23     		movs	r3, #15
 1148 0040 0F93     		str	r3, [sp, #60]
  26:Src/MCUSetup.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1149              		.loc 1 26 3 is_stmt 1 view .LVU415
  26:Src/MCUSetup.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1150              		.loc 1 26 34 is_stmt 0 view .LVU416
 1151 0042 1095     		str	r5, [sp, #64]
  27:Src/MCUSetup.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1152              		.loc 1 27 3 is_stmt 1 view .LVU417
  27:Src/MCUSetup.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1153              		.loc 1 27 35 is_stmt 0 view .LVU418
 1154 0044 1194     		str	r4, [sp, #68]
  28:Src/MCUSetup.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1155              		.loc 1 28 3 is_stmt 1 view .LVU419
  28:Src/MCUSetup.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1156              		.loc 1 28 36 is_stmt 0 view .LVU420
 1157 0046 4FF48063 		mov	r3, #1024
 1158 004a 1293     		str	r3, [sp, #72]
  29:Src/MCUSetup.c **** 
 1159              		.loc 1 29 3 is_stmt 1 view .LVU421
  29:Src/MCUSetup.c **** 
 1160              		.loc 1 29 36 is_stmt 0 view .LVU422
 1161 004c 1394     		str	r4, [sp, #76]
  31:Src/MCUSetup.c ****   {
 1162              		.loc 1 31 3 is_stmt 1 view .LVU423
  31:Src/MCUSetup.c ****   {
 1163              		.loc 1 31 7 is_stmt 0 view .LVU424
 1164 004e 2946     		mov	r1, r5
 1165 0050 0FA8     		add	r0, sp, #60
 1166 0052 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1167              	.LVL42:
  35:Src/MCUSetup.c ****       RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_ADC12 | RCC_PERIPHCLK_ADC34;
 1168              		.loc 1 35 3 is_stmt 1 view .LVU425
  35:Src/MCUSetup.c ****       RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_ADC12 | RCC_PERIPHCLK_ADC34;
 1169              		.loc 1 35 38 is_stmt 0 view .LVU426
 1170 0056 40F28113 		movw	r3, #385
 1171 005a 0093     		str	r3, [sp]
  37:Src/MCUSetup.c ****   PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 1172              		.loc 1 37 3 is_stmt 1 view .LVU427
  37:Src/MCUSetup.c ****   PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 1173              		.loc 1 37 38 is_stmt 0 view .LVU428
 1174 005c 0294     		str	r4, [sp, #8]
  38:Src/MCUSetup.c ****   PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 1175              		.loc 1 38 3 is_stmt 1 view .LVU429
  38:Src/MCUSetup.c ****   PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 1176              		.loc 1 38 37 is_stmt 0 view .LVU430
 1177 005e 4FF48073 		mov	r3, #256
 1178 0062 0993     		str	r3, [sp, #36]
  39:Src/MCUSetup.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 1179              		.loc 1 39 3 is_stmt 1 view .LVU431
  39:Src/MCUSetup.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s 			page 36


 1180              		.loc 1 39 37 is_stmt 0 view .LVU432
 1181 0064 4FF40053 		mov	r3, #8192
 1182 0068 0A93     		str	r3, [sp, #40]
  40:Src/MCUSetup.c ****   {
 1183              		.loc 1 40 3 is_stmt 1 view .LVU433
  40:Src/MCUSetup.c ****   {
 1184              		.loc 1 40 7 is_stmt 0 view .LVU434
 1185 006a 6846     		mov	r0, sp
 1186 006c FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1187              	.LVL43:
  44:Src/MCUSetup.c **** 
 1188              		.loc 1 44 1 view .LVU435
 1189 0070 1FB0     		add	sp, sp, #124
 1190              	.LCFI19:
 1191              		.cfi_def_cfa_offset 12
 1192              		@ sp needed
 1193 0072 30BD     		pop	{r4, r5, pc}
 1194              		.cfi_endproc
 1195              	.LFE126:
 1197              		.section	.text.MCU_Setup,"ax",%progbits
 1198              		.align	1
 1199              		.global	MCU_Setup
 1200              		.syntax unified
 1201              		.thumb
 1202              		.thumb_func
 1203              		.fpu fpv4-sp-d16
 1205              	MCU_Setup:
 1206              	.LFB134:
 478:Src/MCUSetup.c **** 
 479:Src/MCUSetup.c **** void MCU_Setup()
 480:Src/MCUSetup.c **** {
 1207              		.loc 1 480 1 is_stmt 1 view -0
 1208              		.cfi_startproc
 1209              		@ args = 0, pretend = 0, frame = 0
 1210              		@ frame_needed = 0, uses_anonymous_args = 0
 1211 0000 08B5     		push	{r3, lr}
 1212              	.LCFI20:
 1213              		.cfi_def_cfa_offset 8
 1214              		.cfi_offset 3, -8
 1215              		.cfi_offset 14, -4
 481:Src/MCUSetup.c ****   HAL_Init();
 1216              		.loc 1 481 3 view .LVU437
 1217 0002 FFF7FEFF 		bl	HAL_Init
 1218              	.LVL44:
 482:Src/MCUSetup.c ****   SystemClock_Config();
 1219              		.loc 1 482 3 view .LVU438
 1220 0006 FFF7FEFF 		bl	SystemClock_Config
 1221              	.LVL45:
 483:Src/MCUSetup.c **** 
 484:Src/MCUSetup.c ****   MX_GPIO_Init();
 1222              		.loc 1 484 3 view .LVU439
 1223 000a FFF7FEFF 		bl	MX_GPIO_Init
 1224              	.LVL46:
 485:Src/MCUSetup.c ****   MX_DMA_Init();
 1225              		.loc 1 485 3 view .LVU440
 1226 000e FFF7FEFF 		bl	MX_DMA_Init
 1227              	.LVL47:
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s 			page 37


 486:Src/MCUSetup.c ****   MX_ADC1_Init();
 1228              		.loc 1 486 3 view .LVU441
 1229 0012 FFF7FEFF 		bl	MX_ADC1_Init
 1230              	.LVL48:
 487:Src/MCUSetup.c ****   MX_ADC2_Init();
 1231              		.loc 1 487 3 view .LVU442
 1232 0016 FFF7FEFF 		bl	MX_ADC2_Init
 1233              	.LVL49:
 488:Src/MCUSetup.c ****   MX_ADC3_Init();
 1234              		.loc 1 488 3 view .LVU443
 1235 001a FFF7FEFF 		bl	MX_ADC3_Init
 1236              	.LVL50:
 489:Src/MCUSetup.c ****   MX_SPI2_Init();
 1237              		.loc 1 489 3 view .LVU444
 1238 001e FFF7FEFF 		bl	MX_SPI2_Init
 1239              	.LVL51:
 490:Src/MCUSetup.c ****   MX_USART1_UART_Init();
 1240              		.loc 1 490 3 view .LVU445
 1241 0022 FFF7FEFF 		bl	MX_USART1_UART_Init
 1242              	.LVL52:
 491:Src/MCUSetup.c ****   __enable_irq();
 1243              		.loc 1 491 3 view .LVU446
 1244              	.LBB10:
 1245              	.LBI10:
 1246              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS Cortex-M Core Function/Instruction Header File
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V4.30
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     20. October 2015
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:Drivers/CMSIS/Include/cmsis_gcc.h **** 
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****    All rights reserved.
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****    Redistribution and use in source and binary forms, with or without
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****    modification, are permitted provided that the following conditions are met:
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****    - Redistributions of source code must retain the above copyright
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****    - Redistributions in binary form must reproduce the above copyright
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer in the
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****      documentation and/or other materials provided with the distribution.
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****      to endorse or promote products derived from this software without
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****      specific prior written permission.
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****    *
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:Drivers/CMSIS/Include/cmsis_gcc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:Drivers/CMSIS/Include/cmsis_gcc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:Drivers/CMSIS/Include/cmsis_gcc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:Drivers/CMSIS/Include/cmsis_gcc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:Drivers/CMSIS/Include/cmsis_gcc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:Drivers/CMSIS/Include/cmsis_gcc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:Drivers/CMSIS/Include/cmsis_gcc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:Drivers/CMSIS/Include/cmsis_gcc.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:Drivers/CMSIS/Include/cmsis_gcc.h ****    ---------------------------------------------------------------------------*/
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s 			page 38


  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  36:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined ( __GNUC__ )
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  41:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  44:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  47:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  49:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
  51:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  53:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  54:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  55:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  57:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
 1247              		.loc 2 58 57 view .LVU447
 1248              	.LBB11:
  59:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  60:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 1249              		.loc 2 60 3 view .LVU448
 1250              		.syntax unified
 1251              	@ 60 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1252 0026 62B6     		cpsie i
 1253              	@ 0 "" 2
 1254              		.thumb
 1255              		.syntax unified
 1256              	.LBE11:
 1257              	.LBE10:
 492:Src/MCUSetup.c **** }
 1258              		.loc 1 492 1 is_stmt 0 view .LVU449
 1259 0028 08BD     		pop	{r3, pc}
 1260              		.cfi_endproc
 1261              	.LFE134:
 1263              		.section	.text.Error_Handler,"ax",%progbits
 1264              		.align	1
 1265              		.global	Error_Handler
 1266              		.syntax unified
 1267              		.thumb
 1268              		.thumb_func
 1269              		.fpu fpv4-sp-d16
 1271              	Error_Handler:
 1272              	.LFB135:
 493:Src/MCUSetup.c **** 
 494:Src/MCUSetup.c **** void Error_Handler(void)
 495:Src/MCUSetup.c **** {
 1273              		.loc 1 495 1 is_stmt 1 view -0
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s 			page 39


 1274              		.cfi_startproc
 1275              		@ args = 0, pretend = 0, frame = 0
 1276              		@ frame_needed = 0, uses_anonymous_args = 0
 1277              		@ link register save eliminated.
 496:Src/MCUSetup.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 497:Src/MCUSetup.c ****   /* User can add his own implementation to report the HAL error return state */
 498:Src/MCUSetup.c **** 
 499:Src/MCUSetup.c ****   /* USER CODE END Error_Handler_Debug */
 500:Src/MCUSetup.c **** }...
 1278              		.loc 1 500 1 view .LVU451
 1279 0000 7047     		bx	lr
 1280              		.cfi_endproc
 1281              	.LFE135:
 1283              		.comm	huart1,112,4
 1284              		.comm	hspi2,100,4
 1285              		.comm	hspi1,100,4
 1286              		.comm	hadc3,84,4
 1287              		.comm	hadc2,84,4
 1288              		.comm	hadc1,84,4
 1289              		.text
 1290              	.Letext0:
 1291              		.file 3 "/usr/local/gcc_arm/arm-none-eabi/include/machine/_default_types.h"
 1292              		.file 4 "/usr/local/gcc_arm/arm-none-eabi/include/sys/_stdint.h"
 1293              		.file 5 "Drivers/CMSIS/Include/core_cm4.h"
 1294              		.file 6 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
 1295              		.file 7 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303xc.h"
 1296              		.file 8 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h"
 1297              		.file 9 "/usr/local/gcc_arm/arm-none-eabi/include/sys/lock.h"
 1298              		.file 10 "/usr/local/gcc_arm/arm-none-eabi/include/sys/_types.h"
 1299              		.file 11 "/usr/local/gcc_arm/lib/gcc/arm-none-eabi/8.2.1/include/stddef.h"
 1300              		.file 12 "/usr/local/gcc_arm/arm-none-eabi/include/sys/reent.h"
 1301              		.file 13 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 1302              		.file 14 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc.h"
 1303              		.file 15 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc_ex.h"
 1304              		.file 16 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 1305              		.file 17 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 1306              		.file 18 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_adc_ex.h"
 1307              		.file 19 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_adc.h"
 1308              		.file 20 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_spi.h"
 1309              		.file 21 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_uart.h"
 1310              		.file 22 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
 1311              		.file 23 "Inc/MCUSetup.h"
 1312              		.file 24 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_cortex.h"
 1313              		.file 25 "<built-in>"
ARM GAS  /var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s 			page 40


DEFINED SYMBOLS
                            *ABS*:0000000000000000 MCUSetup.c
/var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s:18     .text.MX_GPIO_Init:0000000000000000 $t
/var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
/var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s:244    .text.MX_GPIO_Init:0000000000000104 $d
/var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s:252    .text.MX_DMA_Init:0000000000000000 $t
/var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s:258    .text.MX_DMA_Init:0000000000000000 MX_DMA_Init
/var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s:339    .text.MX_DMA_Init:0000000000000060 $d
/var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s:344    .text.MX_ADC1_Init:0000000000000000 $t
/var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s:350    .text.MX_ADC1_Init:0000000000000000 MX_ADC1_Init
/var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s:579    .text.MX_ADC1_Init:00000000000000f8 $d
                            *COM*:0000000000000054 hadc1
/var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s:584    .text.MX_ADC2_Init:0000000000000000 $t
/var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s:590    .text.MX_ADC2_Init:0000000000000000 MX_ADC2_Init
/var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s:767    .text.MX_ADC2_Init:00000000000000a8 $d
                            *COM*:0000000000000054 hadc2
/var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s:773    .text.MX_ADC3_Init:0000000000000000 $t
/var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s:779    .text.MX_ADC3_Init:0000000000000000 MX_ADC3_Init
/var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s:919    .text.MX_ADC3_Init:0000000000000088 $d
                            *COM*:0000000000000054 hadc3
/var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s:925    .text.MX_SPI2_Init:0000000000000000 $t
/var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s:931    .text.MX_SPI2_Init:0000000000000000 MX_SPI2_Init
/var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s:1003   .text.MX_SPI2_Init:0000000000000040 $d
                            *COM*:0000000000000064 hspi2
/var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s:1009   .text.MX_USART1_UART_Init:0000000000000000 $t
/var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s:1015   .text.MX_USART1_UART_Init:0000000000000000 MX_USART1_UART_Init
/var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s:1070   .text.MX_USART1_UART_Init:0000000000000028 $d
                            *COM*:0000000000000070 huart1
/var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s:1076   .text.SystemClock_Config:0000000000000000 $t
/var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s:1083   .text.SystemClock_Config:0000000000000000 SystemClock_Config
/var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s:1198   .text.MCU_Setup:0000000000000000 $t
/var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s:1205   .text.MCU_Setup:0000000000000000 MCU_Setup
/var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s:1264   .text.Error_Handler:0000000000000000 $t
/var/folders/hg/yd2wmrcs4nb8mlpb2c051fww0000gn/T//cc6PkGvB.s:1271   .text.Error_Handler:0000000000000000 Error_Handler
                            *COM*:0000000000000064 hspi1

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_ADC_Init
HAL_ADCEx_MultiModeConfigChannel
HAL_ADC_ConfigChannel
HAL_SPI_Init
HAL_UART_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
