{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1531571635468 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1531571635468 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 14 20:33:55 2018 " "Processing started: Sat Jul 14 20:33:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1531571635468 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531571635468 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531571635468 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1531571636312 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1531571636312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_defs.vhd 2 0 " "Found 2 design units, including 0 entities, in source file cpu_defs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_defs " "Found design unit 1: cpu_defs" {  } { { "cpu_defs.vhd" "" { Text "C:/code/0/8_bit_cpu/cpu/cpu_defs.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531571652450 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cpu_defs-body " "Found design unit 2: cpu_defs-body" {  } { { "cpu_defs.vhd" "" { Text "C:/code/0/8_bit_cpu/cpu/cpu_defs.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531571652450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531571652450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shuchu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shuchu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shuchu-part " "Found design unit 1: shuchu-part" {  } { { "shuchu.vhd" "" { Text "C:/code/0/8_bit_cpu/cpu/shuchu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531571652466 ""} { "Info" "ISGN_ENTITY_NAME" "1 shuchu " "Found entity 1: shuchu" {  } { { "shuchu.vhd" "" { Text "C:/code/0/8_bit_cpu/cpu/shuchu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531571652466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531571652466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "yima.vhd 2 1 " "Found 2 design units, including 1 entities, in source file yima.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 yima-part " "Found design unit 1: yima-part" {  } { { "yima.vhd" "" { Text "C:/code/0/8_bit_cpu/cpu/yima.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531571652466 ""} { "Info" "ISGN_ENTITY_NAME" "1 yima " "Found entity 1: yima" {  } { { "yima.vhd" "" { Text "C:/code/0/8_bit_cpu/cpu/yima.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531571652466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531571652466 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "cpuu.vhd " "Can't analyze file -- file cpuu.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1531571652482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.bdf" "" { Schematic "C:/code/0/8_bit_cpu/cpu/cpu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531571652482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531571652482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpufz.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpufz.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpufz " "Found entity 1: cpufz" {  } { { "cpufz.bdf" "" { Schematic "C:/code/0/8_bit_cpu/cpu/cpufz.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531571652497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531571652497 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1531571652575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shuchu shuchu:inst8 " "Elaborating entity \"shuchu\" for hierarchy \"shuchu:inst8\"" {  } { { "cpu.bdf" "inst8" { Schematic "C:/code/0/8_bit_cpu/cpu/cpu.bdf" { { 232 1592 1776 344 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531571652591 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel shuchu.vhd(29) " "VHDL Process Statement warning at shuchu.vhd(29): signal \"sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shuchu.vhd" "" { Text "C:/code/0/8_bit_cpu/cpu/shuchu.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531571652607 "|cpu|shuchu:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hex_0 shuchu.vhd(30) " "VHDL Process Statement warning at shuchu.vhd(30): signal \"hex_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shuchu.vhd" "" { Text "C:/code/0/8_bit_cpu/cpu/shuchu.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531571652607 "|cpu|shuchu:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hex_1 shuchu.vhd(31) " "VHDL Process Statement warning at shuchu.vhd(31): signal \"hex_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shuchu.vhd" "" { Text "C:/code/0/8_bit_cpu/cpu/shuchu.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531571652607 "|cpu|shuchu:inst8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cout shuchu.vhd(17) " "VHDL Process Statement warning at shuchu.vhd(17): inferring latch(es) for signal or variable \"cout\", which holds its previous value in one or more paths through the process" {  } { { "shuchu.vhd" "" { Text "C:/code/0/8_bit_cpu/cpu/shuchu.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1531571652607 "|cpu|shuchu:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout\[0\] shuchu.vhd(17) " "Inferred latch for \"cout\[0\]\" at shuchu.vhd(17)" {  } { { "shuchu.vhd" "" { Text "C:/code/0/8_bit_cpu/cpu/shuchu.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531571652607 "|cpu|shuchu:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout\[1\] shuchu.vhd(17) " "Inferred latch for \"cout\[1\]\" at shuchu.vhd(17)" {  } { { "shuchu.vhd" "" { Text "C:/code/0/8_bit_cpu/cpu/shuchu.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531571652607 "|cpu|shuchu:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout\[2\] shuchu.vhd(17) " "Inferred latch for \"cout\[2\]\" at shuchu.vhd(17)" {  } { { "shuchu.vhd" "" { Text "C:/code/0/8_bit_cpu/cpu/shuchu.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531571652607 "|cpu|shuchu:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout\[3\] shuchu.vhd(17) " "Inferred latch for \"cout\[3\]\" at shuchu.vhd(17)" {  } { { "shuchu.vhd" "" { Text "C:/code/0/8_bit_cpu/cpu/shuchu.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531571652607 "|cpu|shuchu:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout\[4\] shuchu.vhd(17) " "Inferred latch for \"cout\[4\]\" at shuchu.vhd(17)" {  } { { "shuchu.vhd" "" { Text "C:/code/0/8_bit_cpu/cpu/shuchu.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531571652607 "|cpu|shuchu:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout\[5\] shuchu.vhd(17) " "Inferred latch for \"cout\[5\]\" at shuchu.vhd(17)" {  } { { "shuchu.vhd" "" { Text "C:/code/0/8_bit_cpu/cpu/shuchu.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531571652607 "|cpu|shuchu:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout\[6\] shuchu.vhd(17) " "Inferred latch for \"cout\[6\]\" at shuchu.vhd(17)" {  } { { "shuchu.vhd" "" { Text "C:/code/0/8_bit_cpu/cpu/shuchu.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531571652607 "|cpu|shuchu:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout\[7\] shuchu.vhd(17) " "Inferred latch for \"cout\[7\]\" at shuchu.vhd(17)" {  } { { "shuchu.vhd" "" { Text "C:/code/0/8_bit_cpu/cpu/shuchu.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531571652607 "|cpu|shuchu:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yima yima:inst9 " "Elaborating entity \"yima\" for hierarchy \"yima:inst9\"" {  } { { "cpu.bdf" "inst9" { Schematic "C:/code/0/8_bit_cpu/cpu/cpu.bdf" { { 312 1304 1496 392 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531571652607 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output yima.vhd(32) " "VHDL Process Statement warning at yima.vhd(32): signal \"output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "yima.vhd" "" { Text "C:/code/0/8_bit_cpu/cpu/yima.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531571652622 "|cpu|yima:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output yima.vhd(33) " "VHDL Process Statement warning at yima.vhd(33): signal \"output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "yima.vhd" "" { Text "C:/code/0/8_bit_cpu/cpu/yima.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531571652622 "|cpu|yima:inst9"}
{ "Warning" "WSGN_SEARCH_FILE" "cpuuu.vhd 2 1 " "Using design file cpuuu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpuuu-a " "Found design unit 1: cpuuu-a" {  } { { "cpuuu.vhd" "" { Text "C:/code/0/8_bit_cpu/cpu/cpuuu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531571652638 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpuuu " "Found entity 1: cpuuu" {  } { { "cpuuu.vhd" "" { Text "C:/code/0/8_bit_cpu/cpu/cpuuu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531571652638 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1531571652638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuuu cpuuu:inst " "Elaborating entity \"cpuuu\" for hierarchy \"cpuuu:inst\"" {  } { { "cpu.bdf" "inst" { Schematic "C:/code/0/8_bit_cpu/cpu/cpu.bdf" { { 272 1000 1192 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531571652638 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mdr_out cpuuu.vhd(62) " "Verilog HDL or VHDL warning at cpuuu.vhd(62): object \"mdr_out\" assigned a value but never read" {  } { { "cpuuu.vhd" "" { Text "C:/code/0/8_bit_cpu/cpu/cpuuu.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531571652653 "|cpu|cpuuu:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mar_out cpuuu.vhd(63) " "Verilog HDL or VHDL warning at cpuuu.vhd(63): object \"mar_out\" assigned a value but never read" {  } { { "cpuuu.vhd" "" { Text "C:/code/0/8_bit_cpu/cpu/cpuuu.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531571652653 "|cpu|cpuuu:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sysbus_out cpuuu.vhd(66) " "Verilog HDL or VHDL warning at cpuuu.vhd(66): object \"sysbus_out\" assigned a value but never read" {  } { { "cpuuu.vhd" "" { Text "C:/code/0/8_bit_cpu/cpu/cpuuu.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531571652653 "|cpu|cpuuu:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "acc_out cpuuu.vhd(215) " "VHDL Process Statement warning at cpuuu.vhd(215): signal \"acc_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpuuu.vhd" "" { Text "C:/code/0/8_bit_cpu/cpu/cpuuu.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531571652653 "|cpu|cpuuu:inst"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "shuchu:inst8\|cout\[7\] " "LATCH primitive \"shuchu:inst8\|cout\[7\]\" is permanently enabled" {  } { { "shuchu.vhd" "" { Text "C:/code/0/8_bit_cpu/cpu/shuchu.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531571653216 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "shuchu:inst8\|cout\[6\] " "LATCH primitive \"shuchu:inst8\|cout\[6\]\" is permanently enabled" {  } { { "shuchu.vhd" "" { Text "C:/code/0/8_bit_cpu/cpu/shuchu.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531571653216 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "shuchu:inst8\|cout\[5\] " "LATCH primitive \"shuchu:inst8\|cout\[5\]\" is permanently enabled" {  } { { "shuchu.vhd" "" { Text "C:/code/0/8_bit_cpu/cpu/shuchu.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531571653216 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "shuchu:inst8\|cout\[4\] " "LATCH primitive \"shuchu:inst8\|cout\[4\]\" is permanently enabled" {  } { { "shuchu.vhd" "" { Text "C:/code/0/8_bit_cpu/cpu/shuchu.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531571653216 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "shuchu:inst8\|cout\[3\] " "LATCH primitive \"shuchu:inst8\|cout\[3\]\" is permanently enabled" {  } { { "shuchu.vhd" "" { Text "C:/code/0/8_bit_cpu/cpu/shuchu.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531571653216 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "shuchu:inst8\|cout\[2\] " "LATCH primitive \"shuchu:inst8\|cout\[2\]\" is permanently enabled" {  } { { "shuchu.vhd" "" { Text "C:/code/0/8_bit_cpu/cpu/shuchu.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531571653216 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "shuchu:inst8\|cout\[1\] " "LATCH primitive \"shuchu:inst8\|cout\[1\]\" is permanently enabled" {  } { { "shuchu.vhd" "" { Text "C:/code/0/8_bit_cpu/cpu/shuchu.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531571653216 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "shuchu:inst8\|cout\[0\] " "LATCH primitive \"shuchu:inst8\|cout\[0\]\" is permanently enabled" {  } { { "shuchu.vhd" "" { Text "C:/code/0/8_bit_cpu/cpu/shuchu.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531571653216 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cout\[7\] VCC " "Pin \"cout\[7\]\" is stuck at VCC" {  } { { "cpu.bdf" "" { Schematic "C:/code/0/8_bit_cpu/cpu/cpu.bdf" { { 272 1984 2160 288 "cout\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531571653685 "|cpu|cout[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "se\[3\] VCC " "Pin \"se\[3\]\" is stuck at VCC" {  } { { "cpu.bdf" "" { Schematic "C:/code/0/8_bit_cpu/cpu/cpu.bdf" { { 352 2008 2184 368 "se\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531571653685 "|cpu|se[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "se\[2\] VCC " "Pin \"se\[2\]\" is stuck at VCC" {  } { { "cpu.bdf" "" { Schematic "C:/code/0/8_bit_cpu/cpu/cpu.bdf" { { 352 2008 2184 368 "se\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531571653685 "|cpu|se[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "se\[1\] VCC " "Pin \"se\[1\]\" is stuck at VCC" {  } { { "cpu.bdf" "" { Schematic "C:/code/0/8_bit_cpu/cpu/cpu.bdf" { { 352 2008 2184 368 "se\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531571653685 "|cpu|se[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "se\[0\] VCC " "Pin \"se\[0\]\" is stuck at VCC" {  } { { "cpu.bdf" "" { Schematic "C:/code/0/8_bit_cpu/cpu/cpu.bdf" { { 352 2008 2184 368 "se\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531571653685 "|cpu|se[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1531571653685 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1531571653805 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1531571654782 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531571654782 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "451 " "Implemented 451 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1531571655001 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1531571655001 ""} { "Info" "ICUT_CUT_TM_LCELLS" "435 " "Implemented 435 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1531571655001 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1531571655001 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "716 " "Peak virtual memory: 716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1531571655048 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 14 20:34:15 2018 " "Processing ended: Sat Jul 14 20:34:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1531571655048 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1531571655048 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1531571655048 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1531571655048 ""}
