$version Generated by VerilatedVcd $end
$date Mon Jul  5 21:41:17 2021 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 ( clock $end
  $var wire  1 ) reset $end
  $scope module BlackBoxWithClockTester $end
   $var wire  1 ( blackBox_clock $end
   $var wire  1 # blackBox_in $end
   $var wire  1 $ blackBox_out $end
   $var wire  1 ( clock $end
   $var wire  4 & cycles [3:0] $end
   $var wire  1 % model $end
   $var wire  1 ) reset $end
   $var wire  1 ' wrap_wrap $end
   $scope module blackBox $end
    $var wire  1 ( clock [0:0] $end
    $var wire  1 # in [0:0] $end
    $var wire  1 $ out [0:0] $end
    $var wire  1 $ register [0:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
b0000 &
0'
0(
1)
#1
1(
#2
#3
#4
#5
#6
0(
#7
#8
#9
#10
0)
#11
1#
b0001 &
1(
#12
#13
#14
#15
#16
0(
#17
#18
#19
#20
#21
0#
1$
1%
b0010 &
1(
#22
#23
#24
#25
#26
0(
#27
#28
#29
#30
#31
1#
0$
0%
b0011 &
1(
#32
#33
#34
#35
#36
0(
#37
#38
#39
#40
#41
0#
1$
1%
b0100 &
1(
#42
#43
#44
#45
#46
0(
#47
#48
#49
#50
#51
1#
0$
0%
b0101 &
1(
#52
#53
#54
#55
#56
0(
#57
#58
#59
#60
#61
0#
1$
1%
b0110 &
1(
#62
#63
#64
#65
#66
0(
#67
#68
#69
#70
#71
1#
0$
0%
b0111 &
1(
#72
#73
#74
#75
#76
0(
#77
#78
#79
#80
#81
0#
1$
1%
b1000 &
1(
#82
#83
#84
#85
#86
0(
#87
#88
#89
#90
#91
1#
0$
0%
b1001 &
1(
#92
#93
#94
#95
#96
0(
#97
#98
#99
#100
#101
0#
1$
1%
b1010 &
1(
#102
#103
#104
#105
#106
0(
#107
#108
#109
#110
#111
1#
0$
0%
b1011 &
1(
#112
#113
#114
#115
#116
0(
#117
#118
#119
#120
#121
0#
1$
1%
b1100 &
1(
#122
#123
#124
#125
#126
0(
#127
#128
#129
#130
#131
1#
0$
0%
b1101 &
1(
#132
#133
#134
#135
#136
0(
#137
#138
#139
#140
#141
0#
1$
1%
b1110 &
1'
1(
#142
#143
#144
#145
#146
0(
#147
#148
#149
#150
