#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Jun 22 21:26:26 2023
# Process ID: 784
# Current directory: D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19304 D:\Data\Code\Verilog\MIPS_CPU\MIPS_CPU\MIPS_CPU.xpr
# Log file: D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/vivado.log
# Journal file: D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU\vivado.jou
# Running On: LAPTOP-TSH2P4SS, OS: Windows, CPU Frequency: 2918 MHz, CPU Physical cores: 14, Host memory: 16890 MB
#-----------------------------------------------------------
start_gui
open_project D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/adrmux2.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/zerodetect.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/datamux4.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/memadr.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1494.547 ; gain = 363.023
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/utils_1/imports/synth_1/top.dcp with file D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.runs/synth_1/top.dcp
launch_runs impl_1 -jobs 10
[Thu Jun 22 21:32:06 2023] Launched synth_1...
Run output will be captured here: D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.runs/synth_1/runme.log
[Thu Jun 22 21:32:06 2023] Launched impl_1...
Run output will be captured here: D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
[Thu Jun 22 21:33:58 2023] Launched synth_1...
Run output will be captured here: D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.runs/synth_1/runme.log
[Thu Jun 22 21:33:58 2023] Launched impl_1...
Run output will be captured here: D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
[Thu Jun 22 21:35:10 2023] Launched synth_1...
Run output will be captured here: D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.runs/synth_1/runme.log
[Thu Jun 22 21:35:10 2023] Launched impl_1...
Run output will be captured here: D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 10
[Thu Jun 22 21:36:18 2023] Launched synth_1...
Run output will be captured here: D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.runs/synth_1/runme.log
[Thu Jun 22 21:36:18 2023] Launched impl_1...
Run output will be captured here: D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
[Thu Jun 22 21:40:12 2023] Launched synth_1...
Run output will be captured here: D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.runs/synth_1/runme.log
[Thu Jun 22 21:40:12 2023] Launched impl_1...
Run output will be captured here: D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
[Thu Jun 22 21:41:30 2023] Launched synth_1...
Run output will be captured here: D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.runs/synth_1/runme.log
[Thu Jun 22 21:41:30 2023] Launched impl_1...
Run output will be captured here: D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
[Thu Jun 22 21:46:53 2023] Launched synth_1...
Run output will be captured here: D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.runs/synth_1/runme.log
[Thu Jun 22 21:46:53 2023] Launched impl_1...
Run output will be captured here: D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
[Thu Jun 22 21:51:55 2023] Launched synth_1...
Run output will be captured here: D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.runs/synth_1/runme.log
[Thu Jun 22 21:51:55 2023] Launched impl_1...
Run output will be captured here: D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
[Thu Jun 22 21:53:02 2023] Launched synth_1...
Run output will be captured here: D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.runs/synth_1/runme.log
[Thu Jun 22 21:53:02 2023] Launched impl_1...
Run output will be captured here: D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 10
[Thu Jun 22 21:54:25 2023] Launched synth_1...
Run output will be captured here: D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.runs/synth_1/runme.log
[Thu Jun 22 21:54:25 2023] Launched impl_1...
Run output will be captured here: D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/utils_1/imports/synth_1/top.dcp with file D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 10
[Thu Jun 22 21:56:00 2023] Launched synth_1...
Run output will be captured here: D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.runs/synth_1/runme.log
create_bd_design "design_1"
Wrote  : <D:\Data\Code\Verilog\MIPS_CPU\MIPS_CPU\MIPS_CPU.srcs\sources_1\bd\design_1\design_1.bd> 
update_compile_order -fileset sources_1
close_bd_design [get_bd_designs design_1]
Wrote  : <D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
export_ip_user_files -of_objects  [get_files D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/bd/design_1/design_1.bd
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1937.328 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc]
WARNING: [Vivado 12-584] No ports matched 'switch'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[31]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[30]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[29]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[28]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[27]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[26]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[25]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[24]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[23]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[22]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[21]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[20]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[19]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[18]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[17]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[16]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[15]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[14]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[13]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[12]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[11]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[10]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[9]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[8]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[7]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[6]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[5]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[4]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[3]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[2]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[1]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[0]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[31]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[30]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[29]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[28]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[27]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[26]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[25]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[24]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[23]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[22]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[21]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[20]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[19]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[18]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[17]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[16]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'key[0]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'key[1]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'key[0]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ca[7]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ca[6]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ca[5]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ca[4]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ca[3]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ca[2]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ca[1]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ca[0]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ca[7]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ca[6]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ca[5]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ca[4]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ca[3]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ca[2]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ca[1]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ca[0]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[0]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'key[1]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[2]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[3]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[4]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[5]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[6]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:115]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Common 17-14] Message 'Common 17-55' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:115]
Finished Parsing XDC File [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2031.723 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top
INFO: [Synth 8-11241] undeclared symbol 'mem_read', assumed default net type 'wire' [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/top.v:42]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2849.465 ; gain = 179.512
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/top.v:24]
INFO: [Synth 8-6157] synthesizing module 'mips' [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/mips.v:40]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter ADDR bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'controller' [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/controller.v:32]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/controller.v:239]
INFO: [Synth 8-6155] done synthesizing module 'controller' (0#1) [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/controller.v:32]
INFO: [Synth 8-6157] synthesizing module 'alucontrol' [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/alucontrol.v:24]
INFO: [Synth 8-6155] done synthesizing module 'alucontrol' (0#1) [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/alucontrol.v:24]
INFO: [Synth 8-6157] synthesizing module 'datapath' [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/datapath.v:24]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter ADDR bound to: 5 - type: integer 
	Parameter REGBITS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'flopenr' [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/flopenr.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopenr' (0#1) [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/flopenr.v:23]
INFO: [Synth 8-6157] synthesizing module 'flopen' [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/flopen.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopen' (0#1) [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/flopen.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2' [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/mux2.v:23]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (0#1) [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/mux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'flop' [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/flop.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flop' (0#1) [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/flop.v:23]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/regfile.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter REGBITS bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'regfile' (0#1) [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux4' [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/mux4.v:23]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux4' (0#1) [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/mux4.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/mux2.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (0#1) [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/mux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux4__parameterized0' [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/mux4.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux4__parameterized0' (0#1) [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/mux4.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux8' [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/mux8.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux8' (0#1) [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/mux8.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/alu.v:24]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/alu.v:35]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/alu.v:24]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/datapath.v:24]
INFO: [Synth 8-6155] done synthesizing module 'mips' (0#1) [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/mips.v:40]
WARNING: [Synth 8-689] width (16) of port connection 'addr' does not match port width (5) of module 'mips' [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/top.v:44]
INFO: [Synth 8-6157] synthesizing module 'memory' [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/memory.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rom' [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/rom.v:23]
INFO: [Synth 8-3876] $readmem data file 'memfile.dat' is read successfully [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/rom.v:29]
INFO: [Synth 8-6155] done synthesizing module 'rom' (0#1) [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/rom.v:23]
INFO: [Synth 8-6157] synthesizing module 'ram' [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/ram.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ram' (0#1) [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/ram.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/memory.v:52]
INFO: [Synth 8-6155] done synthesizing module 'memory' (0#1) [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/top.v:24]
WARNING: [Synth 8-3848] Net mem_read in module/entity mips does not have driver. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/mips.v:43]
WARNING: [Synth 8-7129] Port addr[1] in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_read in module mips is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2943.715 ; gain = 273.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2964.621 ; gain = 294.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2964.621 ; gain = 294.668
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2964.621 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc]
WARNING: [Vivado 12-584] No ports matched 'switch'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[31]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[30]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[29]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[28]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[27]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[26]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[25]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[24]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[23]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[22]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[21]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[20]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[19]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[18]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[17]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[16]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[15]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[14]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[13]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[12]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[11]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[10]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[9]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[8]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[7]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[6]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[5]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[4]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[3]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[2]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[1]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[0]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[31]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[30]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[29]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[28]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[27]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[26]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[25]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[24]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[23]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[22]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[21]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[20]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[19]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[18]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[17]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[16]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'key[0]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'key[1]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'key[0]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ca[7]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ca[6]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ca[5]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ca[4]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ca[3]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ca[2]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ca[1]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ca[0]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ca[7]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ca[6]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ca[5]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ca[4]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ca[3]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ca[2]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ca[1]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ca[0]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[0]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'key[1]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[2]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[3]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[4]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[5]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[6]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:115]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3064.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3083.434 ; gain = 413.480
44 Infos, 105 Warnings, 100 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3083.434 ; gain = 413.480
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'mem_read', assumed default net type 'wire' [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/top.v:42]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3116.074 ; gain = 23.508
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/top.v:24]
INFO: [Synth 8-6157] synthesizing module 'mips' [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/mips.v:40]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter ADDR bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'controller' [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/controller.v:32]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/controller.v:239]
INFO: [Synth 8-6155] done synthesizing module 'controller' (0#1) [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/controller.v:32]
INFO: [Synth 8-6157] synthesizing module 'alucontrol' [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/alucontrol.v:24]
INFO: [Synth 8-6155] done synthesizing module 'alucontrol' (0#1) [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/alucontrol.v:24]
INFO: [Synth 8-6157] synthesizing module 'datapath' [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/datapath.v:24]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter ADDR bound to: 5 - type: integer 
	Parameter REGBITS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'flopenr' [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/flopenr.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopenr' (0#1) [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/flopenr.v:23]
INFO: [Synth 8-6157] synthesizing module 'flopen' [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/flopen.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopen' (0#1) [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/flopen.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2' [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/mux2.v:23]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (0#1) [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/mux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'flop' [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/flop.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flop' (0#1) [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/flop.v:23]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/regfile.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter REGBITS bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'regfile' (0#1) [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux4' [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/mux4.v:23]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux4' (0#1) [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/mux4.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/mux2.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (0#1) [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/mux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux4__parameterized0' [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/mux4.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux4__parameterized0' (0#1) [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/mux4.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux8' [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/mux8.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux8' (0#1) [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/mux8.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/alu.v:24]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/alu.v:35]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/alu.v:24]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/datapath.v:24]
INFO: [Synth 8-6155] done synthesizing module 'mips' (0#1) [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/mips.v:40]
WARNING: [Synth 8-689] width (16) of port connection 'addr' does not match port width (5) of module 'mips' [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/top.v:44]
INFO: [Synth 8-6157] synthesizing module 'memory' [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/memory.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rom' [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/rom.v:23]
INFO: [Synth 8-3876] $readmem data file 'memfile.dat' is read successfully [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/rom.v:29]
INFO: [Synth 8-6155] done synthesizing module 'rom' (0#1) [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/rom.v:23]
INFO: [Synth 8-6157] synthesizing module 'ram' [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/ram.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ram' (0#1) [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/ram.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/memory.v:52]
INFO: [Synth 8-6155] done synthesizing module 'memory' (0#1) [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/top.v:24]
WARNING: [Synth 8-3848] Net mem_read in module/entity mips does not have driver. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/mips.v:43]
WARNING: [Synth 8-7129] Port addr[1] in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_read in module mips is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 3210.348 ; gain = 117.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 3234.246 ; gain = 141.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 3234.246 ; gain = 141.680
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 3263.832 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc]
WARNING: [Vivado 12-584] No ports matched 'switch'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[31]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[30]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[29]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[28]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[27]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[26]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[25]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[24]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[23]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[22]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[21]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[20]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[19]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[18]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[17]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[16]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[15]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[14]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[13]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[12]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[11]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[10]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[9]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[8]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[7]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[6]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[5]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[4]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[3]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[2]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[1]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[0]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[31]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[30]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[29]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[28]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[27]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[26]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[25]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[24]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[23]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[22]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[21]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[20]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[19]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[18]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[17]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[16]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'key[0]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'key[1]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'key[0]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ca[7]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ca[6]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ca[5]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ca[4]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ca[3]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ca[2]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ca[1]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ca[0]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ca[7]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ca[6]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ca[5]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ca[4]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ca[3]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ca[2]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ca[1]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ca[0]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[0]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'key[1]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[2]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[3]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[4]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[5]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[6]'. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:115]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/constrs_1/new/con1.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3263.832 ; gain = 171.266
close_design
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_bench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_bench_vlog.prj"
ECHO 
ECHO 
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/alucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/flopen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/mux8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sim_1/new/top_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_bench
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_bench_behav xil_defaultlib.top_bench xil_defaultlib.glbl -log elaborate.log"
ECHO 
ECHO 
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_bench_behav xil_defaultlib.top_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'an' on this module [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sim_1/new/top_bench.v:37]
ERROR: [VRFC 10-3180] cannot find port 'ca' on this module [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sim_1/new/top_bench.v:36]
ERROR: [VRFC 10-3180] cannot find port 'key' on this module [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sim_1/new/top_bench.v:33]
ERROR: [VRFC 10-3180] cannot find port 'switch' on this module [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sim_1/new/top_bench.v:32]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3263.832 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_bench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_bench_vlog.prj"
ECHO 
ECHO 
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/alucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/flopen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/mux8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sim_1/new/top_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_bench_behav xil_defaultlib.top_bench xil_defaultlib.glbl -log elaborate.log"
ECHO 
ECHO 
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_bench_behav xil_defaultlib.top_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/top.v:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.alucontrol
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.flopen
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flop
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux4(WIDTH=5)
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath(ADDR=5)
Compiling module xil_defaultlib.mips(ADDR=5)
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_bench_behav -key {Behavioral:sim_1:Functional:top_bench} -tclbatch {top_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
WARNING: File memfile.dat referenced on D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/datapath.v at line 95 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3263.832 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
WARNING: File memfile.dat referenced on D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/datapath.v at line 95 cannot be opened for reading. Please ensure that this file is available in the current working directory.
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
WARNING: File memfile.dat referenced on D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/datapath.v at line 95 cannot be opened for reading. Please ensure that this file is available in the current working directory.
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
WARNING: File memfile.dat referenced on D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/datapath.v at line 95 cannot be opened for reading. Please ensure that this file is available in the current working directory.
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
WARNING: File memfile.dat referenced on D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/datapath.v at line 95 cannot be opened for reading. Please ensure that this file is available in the current working directory.
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
WARNING: File memfile.dat referenced on D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/datapath.v at line 95 cannot be opened for reading. Please ensure that this file is available in the current working directory.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_bench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_bench_vlog.prj"
ECHO 
ECHO 
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/alucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/flopen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/mux8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sim_1/new/top_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_bench_behav xil_defaultlib.top_bench xil_defaultlib.glbl -log elaborate.log"
ECHO 
ECHO 
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_bench_behav xil_defaultlib.top_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.alucontrol
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.flopen
Compiling module xil_defaultlib.mux2(WIDTH=16)
Compiling module xil_defaultlib.flop
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux4(WIDTH=5)
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_bench_behav -key {Behavioral:sim_1:Functional:top_bench} -tclbatch {top_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
WARNING: File memfile.dat referenced on D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/datapath.v at line 95 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4485.293 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
WARNING: File memfile.dat referenced on D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/datapath.v at line 95 cannot be opened for reading. Please ensure that this file is available in the current working directory.
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
WARNING: File memfile.dat referenced on D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/datapath.v at line 95 cannot be opened for reading. Please ensure that this file is available in the current working directory.
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
WARNING: File memfile.dat referenced on D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/datapath.v at line 95 cannot be opened for reading. Please ensure that this file is available in the current working directory.
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
WARNING: File memfile.dat referenced on D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/datapath.v at line 95 cannot be opened for reading. Please ensure that this file is available in the current working directory.
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
WARNING: File memfile.dat referenced on D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/datapath.v at line 95 cannot be opened for reading. Please ensure that this file is available in the current working directory.
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
WARNING: File memfile.dat referenced on D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/datapath.v at line 95 cannot be opened for reading. Please ensure that this file is available in the current working directory.
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
WARNING: File memfile.dat referenced on D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/datapath.v at line 95 cannot be opened for reading. Please ensure that this file is available in the current working directory.
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
WARNING: File memfile.dat referenced on D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/datapath.v at line 95 cannot be opened for reading. Please ensure that this file is available in the current working directory.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_bench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_bench_vlog.prj"
ECHO 
ECHO 
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/alucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/flopen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/mux8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sim_1/new/top_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_bench_behav xil_defaultlib.top_bench xil_defaultlib.glbl -log elaborate.log"
ECHO 
ECHO 
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_bench_behav xil_defaultlib.top_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.alucontrol
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.flopen
Compiling module xil_defaultlib.mux2(WIDTH=16)
Compiling module xil_defaultlib.flop
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux4(WIDTH=5)
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_bench_behav -key {Behavioral:sim_1:Functional:top_bench} -tclbatch {top_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
WARNING: File memfile.dat referenced on D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/datapath.v at line 95 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4485.293 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
WARNING: File memfile.dat referenced on D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/datapath.v at line 95 cannot be opened for reading. Please ensure that this file is available in the current working directory.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_bench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_bench_vlog.prj"
ECHO 
ECHO 
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/alucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/flopen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/mux8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.srcs/sim_1/new/top_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_bench_behav xil_defaultlib.top_bench xil_defaultlib.glbl -log elaborate.log"
ECHO 
ECHO 
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_bench_behav xil_defaultlib.top_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.alucontrol
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.flopen
Compiling module xil_defaultlib.mux2(WIDTH=16)
Compiling module xil_defaultlib.flop
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux4(WIDTH=5)
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Data/Code/Verilog/MIPS_CPU/MIPS_CPU/MIPS_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_bench_behav -key {Behavioral:sim_1:Functional:top_bench} -tclbatch {top_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4485.293 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun 22 23:33:33 2023...
