vhdl xil_defaultlib  \
"../../../bd/system/ip/system_axi_iic_main_0/sim/system_axi_iic_main_0.vhd" \
"../../../bd/system/ipshared/33eb/util_i2c_mixer.vhd" \
"../../../bd/system/ip/system_sys_i2c_mixer_0/sim/system_sys_i2c_mixer_0.vhd" \
"../../../bd/system/ip/system_sys_rstgen_0/sim/system_sys_rstgen_0.vhd" \
"../../../bd/system/ip/system_sys_200m_rstgen_0/sim/system_sys_200m_rstgen_0.vhd" \
"../../../bd/system/ipshared/65b5/_1/common/axi_ctrlif.vhd" \
"../../../bd/system/ipshared/65b5/tx_package.vhd" \
"../../../bd/system/ipshared/65b5/_1/common/dma_fifo.vhd" \
"../../../bd/system/ipshared/65b5/_1/common/axi_streaming_dma_tx_fifo.vhd" \
"../../../bd/system/ipshared/65b5/_1/common/pl330_dma_fifo.vhd" \
"../../../bd/system/ipshared/65b5/tx_encoder.vhd" \
"../../../bd/system/ipshared/65b5/axi_spdif_tx.vhd" \
"../../../bd/system/ip/system_axi_spdif_tx_core_0/sim/system_axi_spdif_tx_core_0.vhd" \
"../../../bd/system/ipshared/812a/fifo_synchronizer.vhd" \
"../../../bd/system/ipshared/812a/i2s_clkgen.vhd" \
"../../../bd/system/ipshared/812a/i2s_tx.vhd" \
"../../../bd/system/ipshared/812a/i2s_rx.vhd" \
"../../../bd/system/ipshared/812a/i2s_controller.vhd" \
"../../../bd/system/ipshared/812a/_1/common/axi_streaming_dma_rx_fifo.vhd" \
"../../../bd/system/ipshared/812a/axi_i2s_adi.vhd" \
"../../../bd/system/ip/system_axi_i2s_adi_0/sim/system_axi_i2s_adi_0.vhd" \
"../../../bd/system/ip/system_axi_iic_fmc_0/sim/system_axi_iic_fmc_0.vhd" \
"../../../bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_1/sim/bd_a17c_psr_aclk_0.vhd" \
"../../../bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/sim/bd_31bd_psr_aclk_0.vhd" \

# Do not sort compile order
nosort
