
TGR2019.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a0b4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000568  0800a248  0800a248  0001a248  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800a7b0  0800a7b0  0001a7b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800a7b8  0800a7b8  0001a7b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800a7bc  0800a7bc  0001a7bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000006dc  20000000  0800a7c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000880  200006dc  0800ae9c  000206dc  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000f5c  0800ae9c  00020f5c  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000206dc  2**0
                  CONTENTS, READONLY
 10 .debug_info   000377cc  00000000  00000000  0002070c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000641b  00000000  00000000  00057ed8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0001dbeb  00000000  00000000  0005e2f3  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001ef8  00000000  00000000  0007bee0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000024d0  00000000  00000000  0007ddd8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   000104d9  00000000  00000000  000802a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    0000c374  00000000  00000000  00090781  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0009caf5  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00006c64  00000000  00000000  0009cb74  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stab         0000009c  00000000  00000000  000a37d8  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stabstr      0000014d  00000000  00000000  000a3874  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200006dc 	.word	0x200006dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a22c 	.word	0x0800a22c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200006e0 	.word	0x200006e0
 80001cc:	0800a22c 	.word	0x0800a22c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f092 0f00 	teq	r2, #0
 800056a:	bf14      	ite	ne
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	4770      	bxeq	lr
 8000572:	b530      	push	{r4, r5, lr}
 8000574:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000578:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800057c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000580:	e720      	b.n	80003c4 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_ul2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	e00a      	b.n	80005aa <__aeabi_l2d+0x16>

08000594 <__aeabi_l2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005a2:	d502      	bpl.n	80005aa <__aeabi_l2d+0x16>
 80005a4:	4240      	negs	r0, r0
 80005a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005b6:	f43f aedc 	beq.w	8000372 <__adddf3+0xe6>
 80005ba:	f04f 0203 	mov.w	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005d2:	f1c2 0320 	rsb	r3, r2, #32
 80005d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005da:	fa20 f002 	lsr.w	r0, r0, r2
 80005de:	fa01 fe03 	lsl.w	lr, r1, r3
 80005e2:	ea40 000e 	orr.w	r0, r0, lr
 80005e6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ea:	4414      	add	r4, r2
 80005ec:	e6c1      	b.n	8000372 <__adddf3+0xe6>
 80005ee:	bf00      	nop

080005f0 <__aeabi_dmul>:
 80005f0:	b570      	push	{r4, r5, r6, lr}
 80005f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005fe:	bf1d      	ittte	ne
 8000600:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000604:	ea94 0f0c 	teqne	r4, ip
 8000608:	ea95 0f0c 	teqne	r5, ip
 800060c:	f000 f8de 	bleq	80007cc <__aeabi_dmul+0x1dc>
 8000610:	442c      	add	r4, r5
 8000612:	ea81 0603 	eor.w	r6, r1, r3
 8000616:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800061a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800061e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000622:	bf18      	it	ne
 8000624:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000628:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800062c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000630:	d038      	beq.n	80006a4 <__aeabi_dmul+0xb4>
 8000632:	fba0 ce02 	umull	ip, lr, r0, r2
 8000636:	f04f 0500 	mov.w	r5, #0
 800063a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800063e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000642:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000646:	f04f 0600 	mov.w	r6, #0
 800064a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800064e:	f09c 0f00 	teq	ip, #0
 8000652:	bf18      	it	ne
 8000654:	f04e 0e01 	orrne.w	lr, lr, #1
 8000658:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800065c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000660:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000664:	d204      	bcs.n	8000670 <__aeabi_dmul+0x80>
 8000666:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800066a:	416d      	adcs	r5, r5
 800066c:	eb46 0606 	adc.w	r6, r6, r6
 8000670:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000674:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000678:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800067c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000680:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000684:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000688:	bf88      	it	hi
 800068a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800068e:	d81e      	bhi.n	80006ce <__aeabi_dmul+0xde>
 8000690:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000694:	bf08      	it	eq
 8000696:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800069a:	f150 0000 	adcs.w	r0, r0, #0
 800069e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a8:	ea46 0101 	orr.w	r1, r6, r1
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	ea81 0103 	eor.w	r1, r1, r3
 80006b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b8:	bfc2      	ittt	gt
 80006ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	popgt	{r4, r5, r6, pc}
 80006c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c8:	f04f 0e00 	mov.w	lr, #0
 80006cc:	3c01      	subs	r4, #1
 80006ce:	f300 80ab 	bgt.w	8000828 <__aeabi_dmul+0x238>
 80006d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006d6:	bfde      	ittt	le
 80006d8:	2000      	movle	r0, #0
 80006da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006de:	bd70      	pople	{r4, r5, r6, pc}
 80006e0:	f1c4 0400 	rsb	r4, r4, #0
 80006e4:	3c20      	subs	r4, #32
 80006e6:	da35      	bge.n	8000754 <__aeabi_dmul+0x164>
 80006e8:	340c      	adds	r4, #12
 80006ea:	dc1b      	bgt.n	8000724 <__aeabi_dmul+0x134>
 80006ec:	f104 0414 	add.w	r4, r4, #20
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f305 	lsl.w	r3, r0, r5
 80006f8:	fa20 f004 	lsr.w	r0, r0, r4
 80006fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000708:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800070c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000710:	fa21 f604 	lsr.w	r6, r1, r4
 8000714:	eb42 0106 	adc.w	r1, r2, r6
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 040c 	rsb	r4, r4, #12
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f304 	lsl.w	r3, r0, r4
 8000730:	fa20 f005 	lsr.w	r0, r0, r5
 8000734:	fa01 f204 	lsl.w	r2, r1, r4
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000744:	f141 0100 	adc.w	r1, r1, #0
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f205 	lsl.w	r2, r0, r5
 800075c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000760:	fa20 f304 	lsr.w	r3, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea43 0302 	orr.w	r3, r3, r2
 800076c:	fa21 f004 	lsr.w	r0, r1, r4
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	fa21 f204 	lsr.w	r2, r1, r4
 8000778:	ea20 0002 	bic.w	r0, r0, r2
 800077c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f094 0f00 	teq	r4, #0
 8000790:	d10f      	bne.n	80007b2 <__aeabi_dmul+0x1c2>
 8000792:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000796:	0040      	lsls	r0, r0, #1
 8000798:	eb41 0101 	adc.w	r1, r1, r1
 800079c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a0:	bf08      	it	eq
 80007a2:	3c01      	subeq	r4, #1
 80007a4:	d0f7      	beq.n	8000796 <__aeabi_dmul+0x1a6>
 80007a6:	ea41 0106 	orr.w	r1, r1, r6
 80007aa:	f095 0f00 	teq	r5, #0
 80007ae:	bf18      	it	ne
 80007b0:	4770      	bxne	lr
 80007b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007b6:	0052      	lsls	r2, r2, #1
 80007b8:	eb43 0303 	adc.w	r3, r3, r3
 80007bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3d01      	subeq	r5, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1c6>
 80007c6:	ea43 0306 	orr.w	r3, r3, r6
 80007ca:	4770      	bx	lr
 80007cc:	ea94 0f0c 	teq	r4, ip
 80007d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007d4:	bf18      	it	ne
 80007d6:	ea95 0f0c 	teqne	r5, ip
 80007da:	d00c      	beq.n	80007f6 <__aeabi_dmul+0x206>
 80007dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e0:	bf18      	it	ne
 80007e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007e6:	d1d1      	bne.n	800078c <__aeabi_dmul+0x19c>
 80007e8:	ea81 0103 	eor.w	r1, r1, r3
 80007ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f0:	f04f 0000 	mov.w	r0, #0
 80007f4:	bd70      	pop	{r4, r5, r6, pc}
 80007f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fa:	bf06      	itte	eq
 80007fc:	4610      	moveq	r0, r2
 80007fe:	4619      	moveq	r1, r3
 8000800:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000804:	d019      	beq.n	800083a <__aeabi_dmul+0x24a>
 8000806:	ea94 0f0c 	teq	r4, ip
 800080a:	d102      	bne.n	8000812 <__aeabi_dmul+0x222>
 800080c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000810:	d113      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000812:	ea95 0f0c 	teq	r5, ip
 8000816:	d105      	bne.n	8000824 <__aeabi_dmul+0x234>
 8000818:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800081c:	bf1c      	itt	ne
 800081e:	4610      	movne	r0, r2
 8000820:	4619      	movne	r1, r3
 8000822:	d10a      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000824:	ea81 0103 	eor.w	r1, r1, r3
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800082c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000830:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000834:	f04f 0000 	mov.w	r0, #0
 8000838:	bd70      	pop	{r4, r5, r6, pc}
 800083a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800083e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000842:	bd70      	pop	{r4, r5, r6, pc}

08000844 <__aeabi_ddiv>:
 8000844:	b570      	push	{r4, r5, r6, lr}
 8000846:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800084a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800084e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000852:	bf1d      	ittte	ne
 8000854:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000858:	ea94 0f0c 	teqne	r4, ip
 800085c:	ea95 0f0c 	teqne	r5, ip
 8000860:	f000 f8a7 	bleq	80009b2 <__aeabi_ddiv+0x16e>
 8000864:	eba4 0405 	sub.w	r4, r4, r5
 8000868:	ea81 0e03 	eor.w	lr, r1, r3
 800086c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000870:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000874:	f000 8088 	beq.w	8000988 <__aeabi_ddiv+0x144>
 8000878:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800087c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000880:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000884:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000888:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800088c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000890:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000894:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000898:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800089c:	429d      	cmp	r5, r3
 800089e:	bf08      	it	eq
 80008a0:	4296      	cmpeq	r6, r2
 80008a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008aa:	d202      	bcs.n	80008b2 <__aeabi_ddiv+0x6e>
 80008ac:	085b      	lsrs	r3, r3, #1
 80008ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b2:	1ab6      	subs	r6, r6, r2
 80008b4:	eb65 0503 	sbc.w	r5, r5, r3
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000920:	ea55 0e06 	orrs.w	lr, r5, r6
 8000924:	d018      	beq.n	8000958 <__aeabi_ddiv+0x114>
 8000926:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800092a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800092e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000932:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000936:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800093a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800093e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000942:	d1c0      	bne.n	80008c6 <__aeabi_ddiv+0x82>
 8000944:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000948:	d10b      	bne.n	8000962 <__aeabi_ddiv+0x11e>
 800094a:	ea41 0100 	orr.w	r1, r1, r0
 800094e:	f04f 0000 	mov.w	r0, #0
 8000952:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000956:	e7b6      	b.n	80008c6 <__aeabi_ddiv+0x82>
 8000958:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800095c:	bf04      	itt	eq
 800095e:	4301      	orreq	r1, r0
 8000960:	2000      	moveq	r0, #0
 8000962:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000966:	bf88      	it	hi
 8000968:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800096c:	f63f aeaf 	bhi.w	80006ce <__aeabi_dmul+0xde>
 8000970:	ebb5 0c03 	subs.w	ip, r5, r3
 8000974:	bf04      	itt	eq
 8000976:	ebb6 0c02 	subseq.w	ip, r6, r2
 800097a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800097e:	f150 0000 	adcs.w	r0, r0, #0
 8000982:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000986:	bd70      	pop	{r4, r5, r6, pc}
 8000988:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800098c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000990:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000994:	bfc2      	ittt	gt
 8000996:	ebd4 050c 	rsbsgt	r5, r4, ip
 800099a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800099e:	bd70      	popgt	{r4, r5, r6, pc}
 80009a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009a4:	f04f 0e00 	mov.w	lr, #0
 80009a8:	3c01      	subs	r4, #1
 80009aa:	e690      	b.n	80006ce <__aeabi_dmul+0xde>
 80009ac:	ea45 0e06 	orr.w	lr, r5, r6
 80009b0:	e68d      	b.n	80006ce <__aeabi_dmul+0xde>
 80009b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009b6:	ea94 0f0c 	teq	r4, ip
 80009ba:	bf08      	it	eq
 80009bc:	ea95 0f0c 	teqeq	r5, ip
 80009c0:	f43f af3b 	beq.w	800083a <__aeabi_dmul+0x24a>
 80009c4:	ea94 0f0c 	teq	r4, ip
 80009c8:	d10a      	bne.n	80009e0 <__aeabi_ddiv+0x19c>
 80009ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ce:	f47f af34 	bne.w	800083a <__aeabi_dmul+0x24a>
 80009d2:	ea95 0f0c 	teq	r5, ip
 80009d6:	f47f af25 	bne.w	8000824 <__aeabi_dmul+0x234>
 80009da:	4610      	mov	r0, r2
 80009dc:	4619      	mov	r1, r3
 80009de:	e72c      	b.n	800083a <__aeabi_dmul+0x24a>
 80009e0:	ea95 0f0c 	teq	r5, ip
 80009e4:	d106      	bne.n	80009f4 <__aeabi_ddiv+0x1b0>
 80009e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ea:	f43f aefd 	beq.w	80007e8 <__aeabi_dmul+0x1f8>
 80009ee:	4610      	mov	r0, r2
 80009f0:	4619      	mov	r1, r3
 80009f2:	e722      	b.n	800083a <__aeabi_dmul+0x24a>
 80009f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009fe:	f47f aec5 	bne.w	800078c <__aeabi_dmul+0x19c>
 8000a02:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a06:	f47f af0d 	bne.w	8000824 <__aeabi_dmul+0x234>
 8000a0a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a0e:	f47f aeeb 	bne.w	80007e8 <__aeabi_dmul+0x1f8>
 8000a12:	e712      	b.n	800083a <__aeabi_dmul+0x24a>

08000a14 <__gedf2>:
 8000a14:	f04f 3cff 	mov.w	ip, #4294967295
 8000a18:	e006      	b.n	8000a28 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__ledf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	e002      	b.n	8000a28 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__cmpdf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a3e:	d01b      	beq.n	8000a78 <__cmpdf2+0x54>
 8000a40:	b001      	add	sp, #4
 8000a42:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a46:	bf0c      	ite	eq
 8000a48:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a4c:	ea91 0f03 	teqne	r1, r3
 8000a50:	bf02      	ittt	eq
 8000a52:	ea90 0f02 	teqeq	r0, r2
 8000a56:	2000      	moveq	r0, #0
 8000a58:	4770      	bxeq	lr
 8000a5a:	f110 0f00 	cmn.w	r0, #0
 8000a5e:	ea91 0f03 	teq	r1, r3
 8000a62:	bf58      	it	pl
 8000a64:	4299      	cmppl	r1, r3
 8000a66:	bf08      	it	eq
 8000a68:	4290      	cmpeq	r0, r2
 8000a6a:	bf2c      	ite	cs
 8000a6c:	17d8      	asrcs	r0, r3, #31
 8000a6e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a72:	f040 0001 	orr.w	r0, r0, #1
 8000a76:	4770      	bx	lr
 8000a78:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a80:	d102      	bne.n	8000a88 <__cmpdf2+0x64>
 8000a82:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a86:	d107      	bne.n	8000a98 <__cmpdf2+0x74>
 8000a88:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d1d6      	bne.n	8000a40 <__cmpdf2+0x1c>
 8000a92:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a96:	d0d3      	beq.n	8000a40 <__cmpdf2+0x1c>
 8000a98:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_cdrcmple>:
 8000aa0:	4684      	mov	ip, r0
 8000aa2:	4610      	mov	r0, r2
 8000aa4:	4662      	mov	r2, ip
 8000aa6:	468c      	mov	ip, r1
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4663      	mov	r3, ip
 8000aac:	e000      	b.n	8000ab0 <__aeabi_cdcmpeq>
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdcmpeq>:
 8000ab0:	b501      	push	{r0, lr}
 8000ab2:	f7ff ffb7 	bl	8000a24 <__cmpdf2>
 8000ab6:	2800      	cmp	r0, #0
 8000ab8:	bf48      	it	mi
 8000aba:	f110 0f00 	cmnmi.w	r0, #0
 8000abe:	bd01      	pop	{r0, pc}

08000ac0 <__aeabi_dcmpeq>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff fff4 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000ac8:	bf0c      	ite	eq
 8000aca:	2001      	moveq	r0, #1
 8000acc:	2000      	movne	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmplt>:
 8000ad4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad8:	f7ff ffea 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000adc:	bf34      	ite	cc
 8000ade:	2001      	movcc	r0, #1
 8000ae0:	2000      	movcs	r0, #0
 8000ae2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_dcmple>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff ffe0 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000af0:	bf94      	ite	ls
 8000af2:	2001      	movls	r0, #1
 8000af4:	2000      	movhi	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmpge>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffce 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b04:	bf94      	ite	ls
 8000b06:	2001      	movls	r0, #1
 8000b08:	2000      	movhi	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmpgt>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffc4 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b18:	bf34      	ite	cc
 8000b1a:	2001      	movcc	r0, #1
 8000b1c:	2000      	movcs	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpun>:
 8000b24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b2c:	d102      	bne.n	8000b34 <__aeabi_dcmpun+0x10>
 8000b2e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b32:	d10a      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x20>
 8000b3e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b42:	d102      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b44:	f04f 0000 	mov.w	r0, #0
 8000b48:	4770      	bx	lr
 8000b4a:	f04f 0001 	mov.w	r0, #1
 8000b4e:	4770      	bx	lr

08000b50 <__aeabi_d2iz>:
 8000b50:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b54:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b58:	d215      	bcs.n	8000b86 <__aeabi_d2iz+0x36>
 8000b5a:	d511      	bpl.n	8000b80 <__aeabi_d2iz+0x30>
 8000b5c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b60:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b64:	d912      	bls.n	8000b8c <__aeabi_d2iz+0x3c>
 8000b66:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b6a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b6e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b72:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b76:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7a:	bf18      	it	ne
 8000b7c:	4240      	negne	r0, r0
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d105      	bne.n	8000b98 <__aeabi_d2iz+0x48>
 8000b8c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b90:	bf08      	it	eq
 8000b92:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_uldivmod>:
 8000ba0:	b953      	cbnz	r3, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba2:	b94a      	cbnz	r2, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba4:	2900      	cmp	r1, #0
 8000ba6:	bf08      	it	eq
 8000ba8:	2800      	cmpeq	r0, #0
 8000baa:	bf1c      	itt	ne
 8000bac:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bb4:	f000 b97a 	b.w	8000eac <__aeabi_idiv0>
 8000bb8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bbc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc0:	f000 f806 	bl	8000bd0 <__udivmoddi4>
 8000bc4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bcc:	b004      	add	sp, #16
 8000bce:	4770      	bx	lr

08000bd0 <__udivmoddi4>:
 8000bd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bd4:	468c      	mov	ip, r1
 8000bd6:	460d      	mov	r5, r1
 8000bd8:	4604      	mov	r4, r0
 8000bda:	9e08      	ldr	r6, [sp, #32]
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d151      	bne.n	8000c84 <__udivmoddi4+0xb4>
 8000be0:	428a      	cmp	r2, r1
 8000be2:	4617      	mov	r7, r2
 8000be4:	d96d      	bls.n	8000cc2 <__udivmoddi4+0xf2>
 8000be6:	fab2 fe82 	clz	lr, r2
 8000bea:	f1be 0f00 	cmp.w	lr, #0
 8000bee:	d00b      	beq.n	8000c08 <__udivmoddi4+0x38>
 8000bf0:	f1ce 0c20 	rsb	ip, lr, #32
 8000bf4:	fa01 f50e 	lsl.w	r5, r1, lr
 8000bf8:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000bfc:	fa02 f70e 	lsl.w	r7, r2, lr
 8000c00:	ea4c 0c05 	orr.w	ip, ip, r5
 8000c04:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c08:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000c0c:	0c25      	lsrs	r5, r4, #16
 8000c0e:	fbbc f8fa 	udiv	r8, ip, sl
 8000c12:	fa1f f987 	uxth.w	r9, r7
 8000c16:	fb0a cc18 	mls	ip, sl, r8, ip
 8000c1a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000c1e:	fb08 f309 	mul.w	r3, r8, r9
 8000c22:	42ab      	cmp	r3, r5
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x6c>
 8000c26:	19ed      	adds	r5, r5, r7
 8000c28:	f108 32ff 	add.w	r2, r8, #4294967295
 8000c2c:	f080 8123 	bcs.w	8000e76 <__udivmoddi4+0x2a6>
 8000c30:	42ab      	cmp	r3, r5
 8000c32:	f240 8120 	bls.w	8000e76 <__udivmoddi4+0x2a6>
 8000c36:	f1a8 0802 	sub.w	r8, r8, #2
 8000c3a:	443d      	add	r5, r7
 8000c3c:	1aed      	subs	r5, r5, r3
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb5 f0fa 	udiv	r0, r5, sl
 8000c44:	fb0a 5510 	mls	r5, sl, r0, r5
 8000c48:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c4c:	fb00 f909 	mul.w	r9, r0, r9
 8000c50:	45a1      	cmp	r9, r4
 8000c52:	d909      	bls.n	8000c68 <__udivmoddi4+0x98>
 8000c54:	19e4      	adds	r4, r4, r7
 8000c56:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5a:	f080 810a 	bcs.w	8000e72 <__udivmoddi4+0x2a2>
 8000c5e:	45a1      	cmp	r9, r4
 8000c60:	f240 8107 	bls.w	8000e72 <__udivmoddi4+0x2a2>
 8000c64:	3802      	subs	r0, #2
 8000c66:	443c      	add	r4, r7
 8000c68:	eba4 0409 	sub.w	r4, r4, r9
 8000c6c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c70:	2100      	movs	r1, #0
 8000c72:	2e00      	cmp	r6, #0
 8000c74:	d061      	beq.n	8000d3a <__udivmoddi4+0x16a>
 8000c76:	fa24 f40e 	lsr.w	r4, r4, lr
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	6034      	str	r4, [r6, #0]
 8000c7e:	6073      	str	r3, [r6, #4]
 8000c80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c84:	428b      	cmp	r3, r1
 8000c86:	d907      	bls.n	8000c98 <__udivmoddi4+0xc8>
 8000c88:	2e00      	cmp	r6, #0
 8000c8a:	d054      	beq.n	8000d36 <__udivmoddi4+0x166>
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000c92:	4608      	mov	r0, r1
 8000c94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c98:	fab3 f183 	clz	r1, r3
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	f040 808e 	bne.w	8000dbe <__udivmoddi4+0x1ee>
 8000ca2:	42ab      	cmp	r3, r5
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xdc>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80fa 	bhi.w	8000ea0 <__udivmoddi4+0x2d0>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb65 0503 	sbc.w	r5, r5, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	46ac      	mov	ip, r5
 8000cb6:	2e00      	cmp	r6, #0
 8000cb8:	d03f      	beq.n	8000d3a <__udivmoddi4+0x16a>
 8000cba:	e886 1010 	stmia.w	r6, {r4, ip}
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	b912      	cbnz	r2, 8000cca <__udivmoddi4+0xfa>
 8000cc4:	2701      	movs	r7, #1
 8000cc6:	fbb7 f7f2 	udiv	r7, r7, r2
 8000cca:	fab7 fe87 	clz	lr, r7
 8000cce:	f1be 0f00 	cmp.w	lr, #0
 8000cd2:	d134      	bne.n	8000d3e <__udivmoddi4+0x16e>
 8000cd4:	1beb      	subs	r3, r5, r7
 8000cd6:	0c3a      	lsrs	r2, r7, #16
 8000cd8:	fa1f fc87 	uxth.w	ip, r7
 8000cdc:	2101      	movs	r1, #1
 8000cde:	fbb3 f8f2 	udiv	r8, r3, r2
 8000ce2:	0c25      	lsrs	r5, r4, #16
 8000ce4:	fb02 3318 	mls	r3, r2, r8, r3
 8000ce8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000cec:	fb0c f308 	mul.w	r3, ip, r8
 8000cf0:	42ab      	cmp	r3, r5
 8000cf2:	d907      	bls.n	8000d04 <__udivmoddi4+0x134>
 8000cf4:	19ed      	adds	r5, r5, r7
 8000cf6:	f108 30ff 	add.w	r0, r8, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x132>
 8000cfc:	42ab      	cmp	r3, r5
 8000cfe:	f200 80d1 	bhi.w	8000ea4 <__udivmoddi4+0x2d4>
 8000d02:	4680      	mov	r8, r0
 8000d04:	1aed      	subs	r5, r5, r3
 8000d06:	b2a3      	uxth	r3, r4
 8000d08:	fbb5 f0f2 	udiv	r0, r5, r2
 8000d0c:	fb02 5510 	mls	r5, r2, r0, r5
 8000d10:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000d14:	fb0c fc00 	mul.w	ip, ip, r0
 8000d18:	45a4      	cmp	ip, r4
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x15c>
 8000d1c:	19e4      	adds	r4, r4, r7
 8000d1e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x15a>
 8000d24:	45a4      	cmp	ip, r4
 8000d26:	f200 80b8 	bhi.w	8000e9a <__udivmoddi4+0x2ca>
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	eba4 040c 	sub.w	r4, r4, ip
 8000d30:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d34:	e79d      	b.n	8000c72 <__udivmoddi4+0xa2>
 8000d36:	4631      	mov	r1, r6
 8000d38:	4630      	mov	r0, r6
 8000d3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3e:	f1ce 0420 	rsb	r4, lr, #32
 8000d42:	fa05 f30e 	lsl.w	r3, r5, lr
 8000d46:	fa07 f70e 	lsl.w	r7, r7, lr
 8000d4a:	fa20 f804 	lsr.w	r8, r0, r4
 8000d4e:	0c3a      	lsrs	r2, r7, #16
 8000d50:	fa25 f404 	lsr.w	r4, r5, r4
 8000d54:	ea48 0803 	orr.w	r8, r8, r3
 8000d58:	fbb4 f1f2 	udiv	r1, r4, r2
 8000d5c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000d60:	fb02 4411 	mls	r4, r2, r1, r4
 8000d64:	fa1f fc87 	uxth.w	ip, r7
 8000d68:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000d6c:	fb01 f30c 	mul.w	r3, r1, ip
 8000d70:	42ab      	cmp	r3, r5
 8000d72:	fa00 f40e 	lsl.w	r4, r0, lr
 8000d76:	d909      	bls.n	8000d8c <__udivmoddi4+0x1bc>
 8000d78:	19ed      	adds	r5, r5, r7
 8000d7a:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d7e:	f080 808a 	bcs.w	8000e96 <__udivmoddi4+0x2c6>
 8000d82:	42ab      	cmp	r3, r5
 8000d84:	f240 8087 	bls.w	8000e96 <__udivmoddi4+0x2c6>
 8000d88:	3902      	subs	r1, #2
 8000d8a:	443d      	add	r5, r7
 8000d8c:	1aeb      	subs	r3, r5, r3
 8000d8e:	fa1f f588 	uxth.w	r5, r8
 8000d92:	fbb3 f0f2 	udiv	r0, r3, r2
 8000d96:	fb02 3310 	mls	r3, r2, r0, r3
 8000d9a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d9e:	fb00 f30c 	mul.w	r3, r0, ip
 8000da2:	42ab      	cmp	r3, r5
 8000da4:	d907      	bls.n	8000db6 <__udivmoddi4+0x1e6>
 8000da6:	19ed      	adds	r5, r5, r7
 8000da8:	f100 38ff 	add.w	r8, r0, #4294967295
 8000dac:	d26f      	bcs.n	8000e8e <__udivmoddi4+0x2be>
 8000dae:	42ab      	cmp	r3, r5
 8000db0:	d96d      	bls.n	8000e8e <__udivmoddi4+0x2be>
 8000db2:	3802      	subs	r0, #2
 8000db4:	443d      	add	r5, r7
 8000db6:	1aeb      	subs	r3, r5, r3
 8000db8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dbc:	e78f      	b.n	8000cde <__udivmoddi4+0x10e>
 8000dbe:	f1c1 0720 	rsb	r7, r1, #32
 8000dc2:	fa22 f807 	lsr.w	r8, r2, r7
 8000dc6:	408b      	lsls	r3, r1
 8000dc8:	fa05 f401 	lsl.w	r4, r5, r1
 8000dcc:	ea48 0303 	orr.w	r3, r8, r3
 8000dd0:	fa20 fe07 	lsr.w	lr, r0, r7
 8000dd4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000dd8:	40fd      	lsrs	r5, r7
 8000dda:	ea4e 0e04 	orr.w	lr, lr, r4
 8000dde:	fbb5 f9fc 	udiv	r9, r5, ip
 8000de2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000de6:	fb0c 5519 	mls	r5, ip, r9, r5
 8000dea:	fa1f f883 	uxth.w	r8, r3
 8000dee:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000df2:	fb09 f408 	mul.w	r4, r9, r8
 8000df6:	42ac      	cmp	r4, r5
 8000df8:	fa02 f201 	lsl.w	r2, r2, r1
 8000dfc:	fa00 fa01 	lsl.w	sl, r0, r1
 8000e00:	d908      	bls.n	8000e14 <__udivmoddi4+0x244>
 8000e02:	18ed      	adds	r5, r5, r3
 8000e04:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e08:	d243      	bcs.n	8000e92 <__udivmoddi4+0x2c2>
 8000e0a:	42ac      	cmp	r4, r5
 8000e0c:	d941      	bls.n	8000e92 <__udivmoddi4+0x2c2>
 8000e0e:	f1a9 0902 	sub.w	r9, r9, #2
 8000e12:	441d      	add	r5, r3
 8000e14:	1b2d      	subs	r5, r5, r4
 8000e16:	fa1f fe8e 	uxth.w	lr, lr
 8000e1a:	fbb5 f0fc 	udiv	r0, r5, ip
 8000e1e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000e22:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000e26:	fb00 f808 	mul.w	r8, r0, r8
 8000e2a:	45a0      	cmp	r8, r4
 8000e2c:	d907      	bls.n	8000e3e <__udivmoddi4+0x26e>
 8000e2e:	18e4      	adds	r4, r4, r3
 8000e30:	f100 35ff 	add.w	r5, r0, #4294967295
 8000e34:	d229      	bcs.n	8000e8a <__udivmoddi4+0x2ba>
 8000e36:	45a0      	cmp	r8, r4
 8000e38:	d927      	bls.n	8000e8a <__udivmoddi4+0x2ba>
 8000e3a:	3802      	subs	r0, #2
 8000e3c:	441c      	add	r4, r3
 8000e3e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e42:	eba4 0408 	sub.w	r4, r4, r8
 8000e46:	fba0 8902 	umull	r8, r9, r0, r2
 8000e4a:	454c      	cmp	r4, r9
 8000e4c:	46c6      	mov	lr, r8
 8000e4e:	464d      	mov	r5, r9
 8000e50:	d315      	bcc.n	8000e7e <__udivmoddi4+0x2ae>
 8000e52:	d012      	beq.n	8000e7a <__udivmoddi4+0x2aa>
 8000e54:	b156      	cbz	r6, 8000e6c <__udivmoddi4+0x29c>
 8000e56:	ebba 030e 	subs.w	r3, sl, lr
 8000e5a:	eb64 0405 	sbc.w	r4, r4, r5
 8000e5e:	fa04 f707 	lsl.w	r7, r4, r7
 8000e62:	40cb      	lsrs	r3, r1
 8000e64:	431f      	orrs	r7, r3
 8000e66:	40cc      	lsrs	r4, r1
 8000e68:	6037      	str	r7, [r6, #0]
 8000e6a:	6074      	str	r4, [r6, #4]
 8000e6c:	2100      	movs	r1, #0
 8000e6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e72:	4618      	mov	r0, r3
 8000e74:	e6f8      	b.n	8000c68 <__udivmoddi4+0x98>
 8000e76:	4690      	mov	r8, r2
 8000e78:	e6e0      	b.n	8000c3c <__udivmoddi4+0x6c>
 8000e7a:	45c2      	cmp	sl, r8
 8000e7c:	d2ea      	bcs.n	8000e54 <__udivmoddi4+0x284>
 8000e7e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e82:	eb69 0503 	sbc.w	r5, r9, r3
 8000e86:	3801      	subs	r0, #1
 8000e88:	e7e4      	b.n	8000e54 <__udivmoddi4+0x284>
 8000e8a:	4628      	mov	r0, r5
 8000e8c:	e7d7      	b.n	8000e3e <__udivmoddi4+0x26e>
 8000e8e:	4640      	mov	r0, r8
 8000e90:	e791      	b.n	8000db6 <__udivmoddi4+0x1e6>
 8000e92:	4681      	mov	r9, r0
 8000e94:	e7be      	b.n	8000e14 <__udivmoddi4+0x244>
 8000e96:	4601      	mov	r1, r0
 8000e98:	e778      	b.n	8000d8c <__udivmoddi4+0x1bc>
 8000e9a:	3802      	subs	r0, #2
 8000e9c:	443c      	add	r4, r7
 8000e9e:	e745      	b.n	8000d2c <__udivmoddi4+0x15c>
 8000ea0:	4608      	mov	r0, r1
 8000ea2:	e708      	b.n	8000cb6 <__udivmoddi4+0xe6>
 8000ea4:	f1a8 0802 	sub.w	r8, r8, #2
 8000ea8:	443d      	add	r5, r7
 8000eaa:	e72b      	b.n	8000d04 <__udivmoddi4+0x134>

08000eac <__aeabi_idiv0>:
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop

08000eb0 <I2Cx_Init.constprop.8>:
/**
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
 8000eb0:	b5f0      	push	{r4, r5, r6, r7, lr}
{
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
  i2c_handler->Init.OwnAddress1      = 0;
 8000eb2:	482a      	ldr	r0, [pc, #168]	; (8000f5c <I2Cx_Init.constprop.8+0xac>)
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 8000eb4:	4c2a      	ldr	r4, [pc, #168]	; (8000f60 <I2Cx_Init.constprop.8+0xb0>)
  i2c_handler->Init.OwnAddress1      = 0;
 8000eb6:	4b2b      	ldr	r3, [pc, #172]	; (8000f64 <I2Cx_Init.constprop.8+0xb4>)
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8000eb8:	4d2b      	ldr	r5, [pc, #172]	; (8000f68 <I2Cx_Init.constprop.8+0xb8>)
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8000eba:	4f2c      	ldr	r7, [pc, #176]	; (8000f6c <I2Cx_Init.constprop.8+0xbc>)
  i2c_handler->Init.OwnAddress1      = 0;
 8000ebc:	2600      	movs	r6, #0
 8000ebe:	e884 0049 	stmia.w	r4, {r0, r3, r6}
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8000ec2:	2201      	movs	r2, #1
 8000ec4:	60e2      	str	r2, [r4, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8000ec6:	6126      	str	r6, [r4, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 8000ec8:	6166      	str	r6, [r4, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8000eca:	61e6      	str	r6, [r4, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8000ecc:	6226      	str	r6, [r4, #32]
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8000ece:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8000ed0:	f043 0302 	orr.w	r3, r3, #2
 8000ed4:	64eb      	str	r3, [r5, #76]	; 0x4c
 8000ed6:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
 8000ed8:	b089      	sub	sp, #36	; 0x24
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8000eda:	f003 0302 	and.w	r3, r3, #2
 8000ede:	9301      	str	r3, [sp, #4]
 8000ee0:	9b01      	ldr	r3, [sp, #4]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8000ee2:	9205      	str	r2, [sp, #20]
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 8000ee4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000ee8:	9303      	str	r3, [sp, #12]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8000eea:	2312      	movs	r3, #18
 8000eec:	9304      	str	r3, [sp, #16]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000eee:	2303      	movs	r3, #3
 8000ef0:	9306      	str	r3, [sp, #24]
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8000ef2:	a903      	add	r1, sp, #12
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 8000ef4:	2304      	movs	r3, #4
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8000ef6:	4638      	mov	r0, r7
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 8000ef8:	9307      	str	r3, [sp, #28]
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8000efa:	f000 fdb1 	bl	8001a60 <HAL_GPIO_Init>
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8000efe:	a903      	add	r1, sp, #12
 8000f00:	4638      	mov	r0, r7
 8000f02:	f000 fdad 	bl	8001a60 <HAL_GPIO_Init>
  DISCOVERY_I2Cx_CLK_ENABLE();
 8000f06:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8000f08:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000f0c:	65ab      	str	r3, [r5, #88]	; 0x58
 8000f0e:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8000f10:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000f14:	9302      	str	r3, [sp, #8]
 8000f16:	9b02      	ldr	r3, [sp, #8]
  DISCOVERY_I2Cx_FORCE_RESET();
 8000f18:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8000f1a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000f1e:	63ab      	str	r3, [r5, #56]	; 0x38
  DISCOVERY_I2Cx_RELEASE_RESET();
 8000f20:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8000f22:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8000f26:	63ab      	str	r3, [r5, #56]	; 0x38
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8000f28:	4632      	mov	r2, r6
 8000f2a:	210f      	movs	r1, #15
 8000f2c:	2021      	movs	r0, #33	; 0x21
 8000f2e:	f000 fc7b 	bl	8001828 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8000f32:	2021      	movs	r0, #33	; 0x21
 8000f34:	f000 fcac 	bl	8001890 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8000f38:	4632      	mov	r2, r6
 8000f3a:	210f      	movs	r1, #15
 8000f3c:	2022      	movs	r0, #34	; 0x22
 8000f3e:	f000 fc73 	bl	8001828 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 8000f42:	2022      	movs	r0, #34	; 0x22
 8000f44:	f000 fca4 	bl	8001890 <HAL_NVIC_EnableIRQ>

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
  HAL_I2C_Init(i2c_handler);
 8000f48:	4620      	mov	r0, r4
 8000f4a:	f001 f891 	bl	8002070 <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 8000f4e:	4631      	mov	r1, r6
 8000f50:	4620      	mov	r0, r4
 8000f52:	f001 fb97 	bl	8002684 <HAL_I2CEx_ConfigAnalogFilter>
}
 8000f56:	b009      	add	sp, #36	; 0x24
 8000f58:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	40005800 	.word	0x40005800
 8000f60:	200007c0 	.word	0x200007c0
 8000f64:	00702681 	.word	0x00702681
 8000f68:	40021000 	.word	0x40021000
 8000f6c:	48000400 	.word	0x48000400

08000f70 <SENSOR_IO_Init>:
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
  I2Cx_Init(&hI2cHandler);
 8000f70:	f7ff bf9e 	b.w	8000eb0 <I2Cx_Init.constprop.8>

08000f74 <SENSOR_IO_Write>:
  * @param  Reg: Reg address
  * @param  Value: Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8000f74:	b510      	push	{r4, lr}
 8000f76:	b086      	sub	sp, #24
 8000f78:	ac06      	add	r4, sp, #24
  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8000f7a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
{
 8000f7e:	f804 2d01 	strb.w	r2, [r4, #-1]!
  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8000f82:	9302      	str	r3, [sp, #8]
 8000f84:	2301      	movs	r3, #1
 8000f86:	460a      	mov	r2, r1
 8000f88:	9301      	str	r3, [sp, #4]
 8000f8a:	4601      	mov	r1, r0
 8000f8c:	9400      	str	r4, [sp, #0]
 8000f8e:	4805      	ldr	r0, [pc, #20]	; (8000fa4 <SENSOR_IO_Write+0x30>)
 8000f90:	f001 fa02 	bl	8002398 <HAL_I2C_Mem_Write>
  if(status != HAL_OK)
 8000f94:	b120      	cbz	r0, 8000fa0 <SENSOR_IO_Write+0x2c>
  HAL_I2C_DeInit(i2c_handler);
 8000f96:	4803      	ldr	r0, [pc, #12]	; (8000fa4 <SENSOR_IO_Write+0x30>)
 8000f98:	f001 f8bb 	bl	8002112 <HAL_I2C_DeInit>
  I2Cx_Init(i2c_handler);
 8000f9c:	f7ff ff88 	bl	8000eb0 <I2Cx_Init.constprop.8>
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
}
 8000fa0:	b006      	add	sp, #24
 8000fa2:	bd10      	pop	{r4, pc}
 8000fa4:	200007c0 	.word	0x200007c0

08000fa8 <SENSOR_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8000fa8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  uint8_t read_value = 0;
 8000faa:	aa06      	add	r2, sp, #24
 8000fac:	2300      	movs	r3, #0
 8000fae:	f802 3d01 	strb.w	r3, [r2, #-1]!
  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8000fb2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fb6:	9302      	str	r3, [sp, #8]
 8000fb8:	2301      	movs	r3, #1
 8000fba:	e88d 000c 	stmia.w	sp, {r2, r3}
 8000fbe:	460a      	mov	r2, r1
 8000fc0:	4601      	mov	r1, r0
 8000fc2:	4807      	ldr	r0, [pc, #28]	; (8000fe0 <SENSOR_IO_Read+0x38>)
 8000fc4:	f001 faa0 	bl	8002508 <HAL_I2C_Mem_Read>
  if(status != HAL_OK)
 8000fc8:	b120      	cbz	r0, 8000fd4 <SENSOR_IO_Read+0x2c>
  HAL_I2C_DeInit(i2c_handler);
 8000fca:	4805      	ldr	r0, [pc, #20]	; (8000fe0 <SENSOR_IO_Read+0x38>)
 8000fcc:	f001 f8a1 	bl	8002112 <HAL_I2C_DeInit>
  I2Cx_Init(i2c_handler);
 8000fd0:	f7ff ff6e 	bl	8000eb0 <I2Cx_Init.constprop.8>

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);

  return read_value;
}
 8000fd4:	f89d 0017 	ldrb.w	r0, [sp, #23]
 8000fd8:	b007      	add	sp, #28
 8000fda:	f85d fb04 	ldr.w	pc, [sp], #4
 8000fde:	bf00      	nop
 8000fe0:	200007c0 	.word	0x200007c0

08000fe4 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer: Pointer to data buffer
  * @param  Length: Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8000fe4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8000fe6:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 8000fea:	e88d 001c 	stmia.w	sp, {r2, r3, r4}
 8000fee:	460a      	mov	r2, r1
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	4601      	mov	r1, r0
 8000ff4:	4806      	ldr	r0, [pc, #24]	; (8001010 <SENSOR_IO_ReadMultiple+0x2c>)
 8000ff6:	f001 fa87 	bl	8002508 <HAL_I2C_Mem_Read>
  if(status != HAL_OK)
 8000ffa:	4604      	mov	r4, r0
 8000ffc:	b120      	cbz	r0, 8001008 <SENSOR_IO_ReadMultiple+0x24>
  HAL_I2C_DeInit(i2c_handler);
 8000ffe:	4804      	ldr	r0, [pc, #16]	; (8001010 <SENSOR_IO_ReadMultiple+0x2c>)
 8001000:	f001 f887 	bl	8002112 <HAL_I2C_DeInit>
  I2Cx_Init(i2c_handler);
 8001004:	f7ff ff54 	bl	8000eb0 <I2Cx_Init.constprop.8>
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
}
 8001008:	4620      	mov	r0, r4
 800100a:	b004      	add	sp, #16
 800100c:	bd10      	pop	{r4, pc}
 800100e:	bf00      	nop
 8001010:	200007c0 	.word	0x200007c0

08001014 <BSP_ACCELERO_Init>:
/**
  * @brief  Initialize the ACCELERO.
  * @retval ACCELERO_OK or ACCELERO_ERROR
  */
ACCELERO_StatusTypeDef BSP_ACCELERO_Init(void)
{  
 8001014:	b510      	push	{r4, lr}
  ACCELERO_StatusTypeDef ret = ACCELERO_OK;
  uint16_t ctrl = 0x0000;
  ACCELERO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslAccDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 8001016:	4c07      	ldr	r4, [pc, #28]	; (8001034 <BSP_ACCELERO_Init+0x20>)
 8001018:	68a3      	ldr	r3, [r4, #8]
 800101a:	4798      	blx	r3
 800101c:	286a      	cmp	r0, #106	; 0x6a
 800101e:	d107      	bne.n	8001030 <BSP_ACCELERO_Init+0x1c>
    ret = ACCELERO_ERROR;
  }
  else
  {
    /* Initialize the ACCELERO accelerometer driver structure */
    AccelerometerDrv = &Lsm6dslAccDrv;
 8001020:	4b05      	ldr	r3, [pc, #20]	; (8001038 <BSP_ACCELERO_Init+0x24>)
    
    /* Configure MEMS: BDU and Auto-increment for multi read/write */
    ctrl |= ((LSM6DSL_InitStructure.BlockData_Update | LSM6DSL_ACC_GYRO_IF_INC_ENABLED) << 8);

    /* Configure the ACCELERO accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 8001022:	f244 4030 	movw	r0, #17456	; 0x4430
    AccelerometerDrv = &Lsm6dslAccDrv;
 8001026:	601c      	str	r4, [r3, #0]
    AccelerometerDrv->Init(ctrl);
 8001028:	6823      	ldr	r3, [r4, #0]
 800102a:	4798      	blx	r3
  ACCELERO_StatusTypeDef ret = ACCELERO_OK;
 800102c:	2000      	movs	r0, #0
 800102e:	bd10      	pop	{r4, pc}
    ret = ACCELERO_ERROR;
 8001030:	2001      	movs	r0, #1
  }  

  return ret;
}
 8001032:	bd10      	pop	{r4, pc}
 8001034:	2000005c 	.word	0x2000005c
 8001038:	200006f8 	.word	0x200006f8

0800103c <BSP_ACCELERO_AccGetXYZ>:
  *                  pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis
  * @retval None
  */
void BSP_ACCELERO_AccGetXYZ(int16_t *pDataXYZ)
{
  if(AccelerometerDrv != NULL)
 800103c:	4b03      	ldr	r3, [pc, #12]	; (800104c <BSP_ACCELERO_AccGetXYZ+0x10>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	b113      	cbz	r3, 8001048 <BSP_ACCELERO_AccGetXYZ+0xc>
  {
    if(AccelerometerDrv->GetXYZ != NULL)
 8001042:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001044:	b103      	cbz	r3, 8001048 <BSP_ACCELERO_AccGetXYZ+0xc>
    {   
      AccelerometerDrv->GetXYZ(pDataXYZ);
 8001046:	4718      	bx	r3
 8001048:	4770      	bx	lr
 800104a:	bf00      	nop
 800104c:	200006f8 	.word	0x200006f8

08001050 <BSP_GYRO_Init>:
/**
  * @brief  Initialize Gyroscope.
  * @retval GYRO_OK or GYRO_ERROR
  */
uint8_t BSP_GYRO_Init(void)
{  
 8001050:	b510      	push	{r4, lr}
  uint8_t ret = GYRO_ERROR;
  uint16_t ctrl = 0x0000;
  GYRO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslGyroDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 8001052:	4c07      	ldr	r4, [pc, #28]	; (8001070 <BSP_GYRO_Init+0x20>)
 8001054:	68a3      	ldr	r3, [r4, #8]
 8001056:	4798      	blx	r3
 8001058:	286a      	cmp	r0, #106	; 0x6a
 800105a:	d107      	bne.n	800106c <BSP_GYRO_Init+0x1c>
    ret = GYRO_ERROR;
  }
  else
  {
    /* Initialize the gyroscope driver structure */
    GyroscopeDrv = &Lsm6dslGyroDrv;
 800105c:	4b05      	ldr	r3, [pc, #20]	; (8001074 <BSP_GYRO_Init+0x24>)

    /* Configure MEMS: BDU and Auto-increment for multi read/write */
    ctrl |= ((LSM6DSL_InitStructure.BlockData_Update | LSM6DSL_ACC_GYRO_IF_INC_ENABLED) << 8);

    /* Initialize component */
    GyroscopeDrv->Init(ctrl);
 800105e:	f244 403c 	movw	r0, #17468	; 0x443c
    GyroscopeDrv = &Lsm6dslGyroDrv;
 8001062:	601c      	str	r4, [r3, #0]
    GyroscopeDrv->Init(ctrl);
 8001064:	6823      	ldr	r3, [r4, #0]
 8001066:	4798      	blx	r3
    
    ret = GYRO_OK;
 8001068:	2000      	movs	r0, #0
 800106a:	bd10      	pop	{r4, pc}
    ret = GYRO_ERROR;
 800106c:	2001      	movs	r0, #1
  }
  
  return ret;
}
 800106e:	bd10      	pop	{r4, pc}
 8001070:	20000090 	.word	0x20000090
 8001074:	200006fc 	.word	0x200006fc

08001078 <BSP_GYRO_GetXYZ>:
  * @brief  Get XYZ angular acceleration from the Gyroscope.
  * @param  pfData: pointer on floating array         
  */
void BSP_GYRO_GetXYZ(float* pfData)
{
  if(GyroscopeDrv != NULL)
 8001078:	4b03      	ldr	r3, [pc, #12]	; (8001088 <BSP_GYRO_GetXYZ+0x10>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	b113      	cbz	r3, 8001084 <BSP_GYRO_GetXYZ+0xc>
  {
    if(GyroscopeDrv->GetXYZ!= NULL)
 800107e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001080:	b103      	cbz	r3, 8001084 <BSP_GYRO_GetXYZ+0xc>
    {
      GyroscopeDrv->GetXYZ(pfData);
 8001082:	4718      	bx	r3
 8001084:	4770      	bx	lr
 8001086:	bf00      	nop
 8001088:	200006fc 	.word	0x200006fc

0800108c <BSP_HSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Humidity Sensor driver.
  * @retval HSENSOR status
  */
uint32_t BSP_HSENSOR_Init(void)
{
 800108c:	b510      	push	{r4, lr}
  uint32_t ret;
  
  if(HTS221_H_Drv.ReadID(HTS221_I2C_ADDRESS) != HTS221_WHO_AM_I_VAL)
 800108e:	4c07      	ldr	r4, [pc, #28]	; (80010ac <BSP_HSENSOR_Init+0x20>)
 8001090:	20be      	movs	r0, #190	; 0xbe
 8001092:	6863      	ldr	r3, [r4, #4]
 8001094:	4798      	blx	r3
 8001096:	28bc      	cmp	r0, #188	; 0xbc
 8001098:	d106      	bne.n	80010a8 <BSP_HSENSOR_Init+0x1c>
  {
    ret = HSENSOR_ERROR;
  }
  else
  {
    Hsensor_drv = &HTS221_H_Drv;
 800109a:	4b05      	ldr	r3, [pc, #20]	; (80010b0 <BSP_HSENSOR_Init+0x24>)
    /* HSENSOR Init */   
    Hsensor_drv->Init(HTS221_I2C_ADDRESS);
 800109c:	20be      	movs	r0, #190	; 0xbe
    Hsensor_drv = &HTS221_H_Drv;
 800109e:	601c      	str	r4, [r3, #0]
    Hsensor_drv->Init(HTS221_I2C_ADDRESS);
 80010a0:	6823      	ldr	r3, [r4, #0]
 80010a2:	4798      	blx	r3
    ret = HSENSOR_OK;
 80010a4:	2000      	movs	r0, #0
 80010a6:	bd10      	pop	{r4, pc}
    ret = HSENSOR_ERROR;
 80010a8:	2001      	movs	r0, #1
  }
  
  return ret;
}
 80010aa:	bd10      	pop	{r4, pc}
 80010ac:	20000000 	.word	0x20000000
 80010b0:	20000700 	.word	0x20000700

080010b4 <BSP_HSENSOR_ReadHumidity>:
  * @brief  Read Humidity register of HTS221.
  * @retval HTS221 measured humidity value.
  */
float BSP_HSENSOR_ReadHumidity(void)
{ 
  return Hsensor_drv->ReadHumidity(HTS221_I2C_ADDRESS);
 80010b4:	4b02      	ldr	r3, [pc, #8]	; (80010c0 <BSP_HSENSOR_ReadHumidity+0xc>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	20be      	movs	r0, #190	; 0xbe
 80010ba:	689b      	ldr	r3, [r3, #8]
 80010bc:	4718      	bx	r3
 80010be:	bf00      	nop
 80010c0:	20000700 	.word	0x20000700

080010c4 <BSP_MAGNETO_Init>:
/**
 * @brief Initialize a magnetometer sensor
 * @retval COMPONENT_ERROR in case of failure
 */
MAGNETO_StatusTypeDef BSP_MAGNETO_Init(void)
{
 80010c4:	b537      	push	{r0, r1, r2, r4, r5, lr}
  MAGNETO_StatusTypeDef ret = MAGNETO_OK;
  MAGNETO_InitTypeDef LIS3MDL_InitStructureMag;

  if(Lis3mdlMagDrv.ReadID() != I_AM_LIS3MDL)
 80010c6:	4d0f      	ldr	r5, [pc, #60]	; (8001104 <BSP_MAGNETO_Init+0x40>)
 80010c8:	68ab      	ldr	r3, [r5, #8]
 80010ca:	4798      	blx	r3
 80010cc:	283d      	cmp	r0, #61	; 0x3d
 80010ce:	d117      	bne.n	8001100 <BSP_MAGNETO_Init+0x3c>
    ret = MAGNETO_ERROR;
  }
  else
  {
    /* Initialize the MAGNETO magnetometer driver structure */
    MagnetoDrv = &Lis3mdlMagDrv;
 80010d0:	4b0d      	ldr	r3, [pc, #52]	; (8001108 <BSP_MAGNETO_Init+0x44>)
 80010d2:	601d      	str	r5, [r3, #0]
    
    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the MAGNETO magnetometer structure */
    LIS3MDL_InitStructureMag.Register1 = LIS3MDL_MAG_TEMPSENSOR_DISABLE | LIS3MDL_MAG_OM_XY_HIGH | LIS3MDL_MAG_ODR_40_HZ;
 80010d4:	2358      	movs	r3, #88	; 0x58
 80010d6:	f88d 3000 	strb.w	r3, [sp]
    LIS3MDL_InitStructureMag.Register2 = LIS3MDL_MAG_FS_4_GA | LIS3MDL_MAG_REBOOT_DEFAULT | LIS3MDL_MAG_SOFT_RESET_DEFAULT;
    LIS3MDL_InitStructureMag.Register3 = LIS3MDL_MAG_CONFIG_NORMAL_MODE | LIS3MDL_MAG_CONTINUOUS_MODE;
    LIS3MDL_InitStructureMag.Register4 = LIS3MDL_MAG_OM_Z_HIGH | LIS3MDL_MAG_BLE_LSB;
 80010da:	2308      	movs	r3, #8
    LIS3MDL_InitStructureMag.Register2 = LIS3MDL_MAG_FS_4_GA | LIS3MDL_MAG_REBOOT_DEFAULT | LIS3MDL_MAG_SOFT_RESET_DEFAULT;
 80010dc:	2400      	movs	r4, #0
    LIS3MDL_InitStructureMag.Register4 = LIS3MDL_MAG_OM_Z_HIGH | LIS3MDL_MAG_BLE_LSB;
 80010de:	f88d 3003 	strb.w	r3, [sp, #3]
    LIS3MDL_InitStructureMag.Register5 = LIS3MDL_MAG_BDU_MSBLSB;
 80010e2:	2340      	movs	r3, #64	; 0x40
 80010e4:	f88d 3004 	strb.w	r3, [sp, #4]
    LIS3MDL_InitStructureMag.Register2 = LIS3MDL_MAG_FS_4_GA | LIS3MDL_MAG_REBOOT_DEFAULT | LIS3MDL_MAG_SOFT_RESET_DEFAULT;
 80010e8:	f88d 4001 	strb.w	r4, [sp, #1]
    LIS3MDL_InitStructureMag.Register3 = LIS3MDL_MAG_CONFIG_NORMAL_MODE | LIS3MDL_MAG_CONTINUOUS_MODE;
 80010ec:	f88d 4002 	strb.w	r4, [sp, #2]
    /* Configure the MAGNETO magnetometer main parameters */
    MagnetoDrv->Init(LIS3MDL_InitStructureMag);
 80010f0:	aa02      	add	r2, sp, #8
 80010f2:	e912 0003 	ldmdb	r2, {r0, r1}
 80010f6:	682b      	ldr	r3, [r5, #0]
 80010f8:	4798      	blx	r3
  MAGNETO_StatusTypeDef ret = MAGNETO_OK;
 80010fa:	4620      	mov	r0, r4
  } 

  return ret;  
}
 80010fc:	b003      	add	sp, #12
 80010fe:	bd30      	pop	{r4, r5, pc}
    ret = MAGNETO_ERROR;
 8001100:	2001      	movs	r0, #1
 8001102:	e7fb      	b.n	80010fc <BSP_MAGNETO_Init+0x38>
 8001104:	2000001c 	.word	0x2000001c
 8001108:	20000704 	.word	0x20000704

0800110c <BSP_MAGNETO_GetXYZ>:
  * @param  pDataXYZ Pointer on 3 magnetometer values table with
  *                  pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis 
  */
void BSP_MAGNETO_GetXYZ(int16_t *pDataXYZ)
{
  if(MagnetoDrv != NULL)
 800110c:	4b03      	ldr	r3, [pc, #12]	; (800111c <BSP_MAGNETO_GetXYZ+0x10>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	b113      	cbz	r3, 8001118 <BSP_MAGNETO_GetXYZ+0xc>
  {
    if(MagnetoDrv->GetXYZ != NULL)
 8001112:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001114:	b103      	cbz	r3, 8001118 <BSP_MAGNETO_GetXYZ+0xc>
    {   
      MagnetoDrv->GetXYZ(pDataXYZ);
 8001116:	4718      	bx	r3
 8001118:	4770      	bx	lr
 800111a:	bf00      	nop
 800111c:	20000704 	.word	0x20000704

08001120 <BSP_PSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Pressure Sensor driver.
  * @retval PSENSOR status
  */
uint32_t BSP_PSENSOR_Init(void)
{
 8001120:	b510      	push	{r4, lr}
  uint32_t ret;
   
  if(LPS22HB_P_Drv.ReadID(LPS22HB_I2C_ADDRESS) != LPS22HB_WHO_AM_I_VAL)
 8001122:	4c07      	ldr	r4, [pc, #28]	; (8001140 <BSP_PSENSOR_Init+0x20>)
 8001124:	20ba      	movs	r0, #186	; 0xba
 8001126:	6863      	ldr	r3, [r4, #4]
 8001128:	4798      	blx	r3
 800112a:	28b1      	cmp	r0, #177	; 0xb1
 800112c:	d106      	bne.n	800113c <BSP_PSENSOR_Init+0x1c>
  {
    ret = PSENSOR_ERROR;
  }
  else
  {
     Psensor_drv = &LPS22HB_P_Drv;
 800112e:	4b05      	ldr	r3, [pc, #20]	; (8001144 <BSP_PSENSOR_Init+0x24>)
     
    /* PSENSOR Init */   
    Psensor_drv->Init(LPS22HB_I2C_ADDRESS);
 8001130:	20ba      	movs	r0, #186	; 0xba
     Psensor_drv = &LPS22HB_P_Drv;
 8001132:	601c      	str	r4, [r3, #0]
    Psensor_drv->Init(LPS22HB_I2C_ADDRESS);
 8001134:	6823      	ldr	r3, [r4, #0]
 8001136:	4798      	blx	r3
    ret = PSENSOR_OK;
 8001138:	2000      	movs	r0, #0
 800113a:	bd10      	pop	{r4, pc}
    ret = PSENSOR_ERROR;
 800113c:	2001      	movs	r0, #1
  }
  
  return ret;
}
 800113e:	bd10      	pop	{r4, pc}
 8001140:	20000050 	.word	0x20000050
 8001144:	20000708 	.word	0x20000708

08001148 <BSP_PSENSOR_ReadPressure>:
  * @brief  Read Pressure register of LPS22HB.
  * @retval LPS22HB measured pressure value.
  */
float BSP_PSENSOR_ReadPressure(void)
{ 
  return Psensor_drv->ReadPressure(LPS22HB_I2C_ADDRESS);
 8001148:	4b02      	ldr	r3, [pc, #8]	; (8001154 <BSP_PSENSOR_ReadPressure+0xc>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	20ba      	movs	r0, #186	; 0xba
 800114e:	689b      	ldr	r3, [r3, #8]
 8001150:	4718      	bx	r3
 8001152:	bf00      	nop
 8001154:	20000708 	.word	0x20000708

08001158 <BSP_TSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Temperature Sensor driver.
  * @retval TSENSOR status
  */
uint32_t BSP_TSENSOR_Init(void)
{  
 8001158:	b510      	push	{r4, lr}
  uint8_t ret = TSENSOR_ERROR;

#ifdef USE_LPS22HB_TEMP
  tsensor_drv = &LPS22HB_T_Drv;
#else /* USE_HTS221_TEMP */
  tsensor_drv = &HTS221_T_Drv; 
 800115a:	4c06      	ldr	r4, [pc, #24]	; (8001174 <BSP_TSENSOR_Init+0x1c>)
 800115c:	4b06      	ldr	r3, [pc, #24]	; (8001178 <BSP_TSENSOR_Init+0x20>)
 800115e:	6023      	str	r3, [r4, #0]
#endif

  /* Low level init */
  SENSOR_IO_Init();
 8001160:	f7ff ff06 	bl	8000f70 <SENSOR_IO_Init>

  /* TSENSOR Init */   
  tsensor_drv->Init(TSENSOR_I2C_ADDRESS, NULL);
 8001164:	6823      	ldr	r3, [r4, #0]
 8001166:	2100      	movs	r1, #0
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	20be      	movs	r0, #190	; 0xbe
 800116c:	4798      	blx	r3

  ret = TSENSOR_OK;
  
  return ret;
}
 800116e:	2000      	movs	r0, #0
 8001170:	bd10      	pop	{r4, pc}
 8001172:	bf00      	nop
 8001174:	2000070c 	.word	0x2000070c
 8001178:	2000000c 	.word	0x2000000c

0800117c <BSP_TSENSOR_ReadTemp>:
  * @brief  Read Temperature register of TS751.
  * @retval STTS751 measured temperature value.
  */
float BSP_TSENSOR_ReadTemp(void)
{ 
  return tsensor_drv->ReadTemp(TSENSOR_I2C_ADDRESS);
 800117c:	4b02      	ldr	r3, [pc, #8]	; (8001188 <BSP_TSENSOR_ReadTemp+0xc>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	20be      	movs	r0, #190	; 0xbe
 8001182:	68db      	ldr	r3, [r3, #12]
 8001184:	4718      	bx	r3
 8001186:	bf00      	nop
 8001188:	2000070c 	.word	0x2000070c

0800118c <HTS221_H_Init>:
  */
/**
  * @brief  Set HTS221 humidity sensor Initialization.
  */
void HTS221_H_Init(uint16_t DeviceAddr)
{
 800118c:	b510      	push	{r4, lr}
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 800118e:	b2c4      	uxtb	r4, r0
 8001190:	2120      	movs	r1, #32
 8001192:	4620      	mov	r0, r4
 8001194:	f7ff ff08 	bl	8000fa8 <SENSOR_IO_Read>
 8001198:	f000 02f8 	and.w	r2, r0, #248	; 0xf8
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 800119c:	f042 0285 	orr.w	r2, r2, #133	; 0x85
 80011a0:	4620      	mov	r0, r4
 80011a2:	2120      	movs	r1, #32
}
 80011a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 80011a8:	f7ff bee4 	b.w	8000f74 <SENSOR_IO_Write>

080011ac <HTS221_T_Init>:
  * @param  DeviceAddr: I2C device address
  * @param  InitStruct: pointer to a TSENSOR_InitTypeDef structure 
  *         that contains the configuration setting for the HTS221.
  */
void HTS221_T_Init(uint16_t DeviceAddr, TSENSOR_InitTypeDef *pInitStruct)
{  
 80011ac:	b510      	push	{r4, lr}
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 80011ae:	b2c4      	uxtb	r4, r0
 80011b0:	2120      	movs	r1, #32
 80011b2:	4620      	mov	r0, r4
 80011b4:	f7ff fef8 	bl	8000fa8 <SENSOR_IO_Read>
 80011b8:	f000 02f8 	and.w	r2, r0, #248	; 0xf8
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 80011bc:	f042 0285 	orr.w	r2, r2, #133	; 0x85
 80011c0:	4620      	mov	r0, r4
 80011c2:	2120      	movs	r1, #32
}
 80011c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 80011c8:	f7ff bed4 	b.w	8000f74 <SENSOR_IO_Write>

080011cc <HTS221_H_ReadID>:
{  
 80011cc:	b510      	push	{r4, lr}
 80011ce:	4604      	mov	r4, r0
  SENSOR_IO_Init(); 
 80011d0:	f7ff fece 	bl	8000f70 <SENSOR_IO_Init>
  ctrl = SENSOR_IO_Read(DeviceAddr, HTS221_WHO_AM_I_REG);
 80011d4:	b2e0      	uxtb	r0, r4
 80011d6:	210f      	movs	r1, #15
}
 80011d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  ctrl = SENSOR_IO_Read(DeviceAddr, HTS221_WHO_AM_I_REG);
 80011dc:	f7ff bee4 	b.w	8000fa8 <SENSOR_IO_Read>

080011e0 <HTS221_H_ReadHumidity>:
{
 80011e0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_RH_X2 | 0x80), buffer, 2);
 80011e4:	fa5f f880 	uxtb.w	r8, r0
 80011e8:	2302      	movs	r3, #2
 80011ea:	aa01      	add	r2, sp, #4
 80011ec:	21b0      	movs	r1, #176	; 0xb0
 80011ee:	4640      	mov	r0, r8
 80011f0:	f7ff fef8 	bl	8000fe4 <SENSOR_IO_ReadMultiple>
  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_T0_OUT_L | 0x80), buffer, 2);
 80011f4:	2302      	movs	r3, #2
 80011f6:	aa01      	add	r2, sp, #4
 80011f8:	21b6      	movs	r1, #182	; 0xb6
 80011fa:	4640      	mov	r0, r8
  H0_rh = buffer[0] >> 1;
 80011fc:	f89d 6004 	ldrb.w	r6, [sp, #4]
  H1_rh = buffer[1] >> 1;
 8001200:	f89d 5005 	ldrb.w	r5, [sp, #5]
  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_T0_OUT_L | 0x80), buffer, 2);
 8001204:	f7ff feee 	bl	8000fe4 <SENSOR_IO_ReadMultiple>
  H0_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8001208:	f89d 7005 	ldrb.w	r7, [sp, #5]
 800120c:	f89d 4004 	ldrb.w	r4, [sp, #4]
  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H1_T0_OUT_L | 0x80), buffer, 2);
 8001210:	2302      	movs	r3, #2
  H0_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8001212:	ea44 2407 	orr.w	r4, r4, r7, lsl #8
  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H1_T0_OUT_L | 0x80), buffer, 2);
 8001216:	aa01      	add	r2, sp, #4
 8001218:	21ba      	movs	r1, #186	; 0xba
 800121a:	4640      	mov	r0, r8
 800121c:	f7ff fee2 	bl	8000fe4 <SENSOR_IO_ReadMultiple>
  H0_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8001220:	b227      	sxth	r7, r4
  H1_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8001222:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8001226:	f89d 4004 	ldrb.w	r4, [sp, #4]
  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_HR_OUT_L_REG | 0x80), buffer, 2);
 800122a:	aa01      	add	r2, sp, #4
  H1_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 800122c:	ea44 2403 	orr.w	r4, r4, r3, lsl #8
  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_HR_OUT_L_REG | 0x80), buffer, 2);
 8001230:	21a8      	movs	r1, #168	; 0xa8
 8001232:	2302      	movs	r3, #2
 8001234:	4640      	mov	r0, r8
 8001236:	f7ff fed5 	bl	8000fe4 <SENSOR_IO_ReadMultiple>
  H_T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 800123a:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800123e:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8001242:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  tmp_f = (float)(H_T_out - H0_T0_out) * (float)(H1_rh - H0_rh) / (float)(H1_T0_out - H0_T0_out)  +  H0_rh;
 8001246:	b21b      	sxth	r3, r3
 8001248:	1bdb      	subs	r3, r3, r7
 800124a:	ee07 3a90 	vmov	s15, r3
  H0_rh = buffer[0] >> 1;
 800124e:	0876      	lsrs	r6, r6, #1
  H1_rh = buffer[1] >> 1;
 8001250:	086d      	lsrs	r5, r5, #1
  tmp_f = (float)(H_T_out - H0_T0_out) * (float)(H1_rh - H0_rh) / (float)(H1_T0_out - H0_T0_out)  +  H0_rh;
 8001252:	1bab      	subs	r3, r5, r6
 8001254:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001258:	ee07 3a90 	vmov	s15, r3
  H1_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 800125c:	b224      	sxth	r4, r4
  tmp_f = (float)(H_T_out - H0_T0_out) * (float)(H1_rh - H0_rh) / (float)(H1_T0_out - H0_T0_out)  +  H0_rh;
 800125e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001262:	1be4      	subs	r4, r4, r7
 8001264:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001268:	ee07 4a10 	vmov	s14, r4
 800126c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001270:	ee87 0a87 	vdiv.f32	s0, s15, s14
 8001274:	ee07 6a90 	vmov	s15, r6
 8001278:	eef8 7ae7 	vcvt.f32.s32	s15, s15
        : ( tmp_f <    0.0f ) ?    0.0f
 800127c:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 80012b8 <HTS221_H_ReadHumidity+0xd8>
  tmp_f = (float)(H_T_out - H0_T0_out) * (float)(H1_rh - H0_rh) / (float)(H1_T0_out - H0_T0_out)  +  H0_rh;
 8001280:	ee70 7a27 	vadd.f32	s15, s0, s15
  tmp_f *= 10.0f;
 8001284:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 8001288:	ee67 7a80 	vmul.f32	s15, s15, s0
        : ( tmp_f <    0.0f ) ?    0.0f
 800128c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001290:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001294:	dc0d      	bgt.n	80012b2 <HTS221_H_ReadHumidity+0xd2>
        : tmp_f;
 8001296:	eef5 7a40 	vcmp.f32	s15, #0.0
 800129a:	ed9f 7a08 	vldr	s14, [pc, #32]	; 80012bc <HTS221_H_ReadHumidity+0xdc>
 800129e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012a2:	bf48      	it	mi
 80012a4:	eef0 7a47 	vmovmi.f32	s15, s14
}
 80012a8:	ee87 0a80 	vdiv.f32	s0, s15, s0
 80012ac:	b002      	add	sp, #8
 80012ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        : ( tmp_f <    0.0f ) ?    0.0f
 80012b2:	eef0 7a47 	vmov.f32	s15, s14
 80012b6:	e7f7      	b.n	80012a8 <HTS221_H_ReadHumidity+0xc8>
 80012b8:	447a0000 	.word	0x447a0000
 80012bc:	00000000 	.word	0x00000000

080012c0 <HTS221_T_ReadTemp>:
  * @brief  Read temperature value of HTS221
  * @param  DeviceAddr: I2C device address
  * @retval temperature value
  */
float HTS221_T_ReadTemp(uint16_t DeviceAddr)
{
 80012c0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  int16_t T0_out, T1_out, T_out, T0_degC_x8_u16, T1_degC_x8_u16;
  int16_t T0_degC, T1_degC;
  uint8_t buffer[4], tmp;
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_DEGC_X8 | 0x80), buffer, 2);
 80012c4:	fa5f f880 	uxtb.w	r8, r0
 80012c8:	aa01      	add	r2, sp, #4
 80012ca:	2302      	movs	r3, #2
 80012cc:	21b2      	movs	r1, #178	; 0xb2
 80012ce:	4640      	mov	r0, r8
 80012d0:	f7ff fe88 	bl	8000fe4 <SENSOR_IO_ReadMultiple>
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_T0_T1_DEGC_H2);
 80012d4:	2135      	movs	r1, #53	; 0x35
 80012d6:	4640      	mov	r0, r8
 80012d8:	f7ff fe66 	bl	8000fa8 <SENSOR_IO_Read>

  T0_degC_x8_u16 = (((uint16_t)(tmp & 0x03)) << 8) | ((uint16_t)buffer[0]);
 80012dc:	0206      	lsls	r6, r0, #8
  T1_degC_x8_u16 = (((uint16_t)(tmp & 0x0C)) << 6) | ((uint16_t)buffer[1]);
 80012de:	f89d 5005 	ldrb.w	r5, [sp, #5]
  T0_degC_x8_u16 = (((uint16_t)(tmp & 0x03)) << 8) | ((uint16_t)buffer[0]);
 80012e2:	f406 7340 	and.w	r3, r6, #768	; 0x300
  T1_degC_x8_u16 = (((uint16_t)(tmp & 0x0C)) << 6) | ((uint16_t)buffer[1]);
 80012e6:	0180      	lsls	r0, r0, #6
  T0_degC_x8_u16 = (((uint16_t)(tmp & 0x03)) << 8) | ((uint16_t)buffer[0]);
 80012e8:	f89d 6004 	ldrb.w	r6, [sp, #4]
  T1_degC_x8_u16 = (((uint16_t)(tmp & 0x0C)) << 6) | ((uint16_t)buffer[1]);
 80012ec:	f400 7040 	and.w	r0, r0, #768	; 0x300
  T0_degC = T0_degC_x8_u16 >> 3;
 80012f0:	431e      	orrs	r6, r3
  T1_degC = T1_degC_x8_u16 >> 3;
 80012f2:	4328      	orrs	r0, r5

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_OUT_L | 0x80), buffer, 4);
 80012f4:	2304      	movs	r3, #4
 80012f6:	eb0d 0203 	add.w	r2, sp, r3
  T1_degC = T1_degC_x8_u16 >> 3;
 80012fa:	08c5      	lsrs	r5, r0, #3
  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_OUT_L | 0x80), buffer, 4);
 80012fc:	21bc      	movs	r1, #188	; 0xbc
 80012fe:	4640      	mov	r0, r8
 8001300:	f7ff fe70 	bl	8000fe4 <SENSOR_IO_ReadMultiple>

  T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8001304:	f89d 4005 	ldrb.w	r4, [sp, #5]
 8001308:	f89d 7004 	ldrb.w	r7, [sp, #4]
  T1_out = (((uint16_t)buffer[3]) << 8) | (uint16_t)buffer[2];
 800130c:	f89d 3007 	ldrb.w	r3, [sp, #7]
  T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8001310:	ea47 2704 	orr.w	r7, r7, r4, lsl #8
  T1_out = (((uint16_t)buffer[3]) << 8) | (uint16_t)buffer[2];
 8001314:	f89d 4006 	ldrb.w	r4, [sp, #6]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_TEMP_OUT_L_REG | 0x80), buffer, 2);
 8001318:	aa01      	add	r2, sp, #4
  T1_out = (((uint16_t)buffer[3]) << 8) | (uint16_t)buffer[2];
 800131a:	ea44 2403 	orr.w	r4, r4, r3, lsl #8
  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_TEMP_OUT_L_REG | 0x80), buffer, 2);
 800131e:	21aa      	movs	r1, #170	; 0xaa
 8001320:	2302      	movs	r3, #2
 8001322:	4640      	mov	r0, r8
 8001324:	f7ff fe5e 	bl	8000fe4 <SENSOR_IO_ReadMultiple>

  T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8001328:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800132c:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8001330:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8001334:	b23f      	sxth	r7, r7

  tmp_f = (float)(T_out - T0_out) * (float)(T1_degC - T0_degC) / (float)(T1_out - T0_out)  +  T0_degC;
 8001336:	b21b      	sxth	r3, r3
 8001338:	1bdb      	subs	r3, r3, r7
  T0_degC = T0_degC_x8_u16 >> 3;
 800133a:	08f6      	lsrs	r6, r6, #3
  tmp_f = (float)(T_out - T0_out) * (float)(T1_degC - T0_degC) / (float)(T1_out - T0_out)  +  T0_degC;
 800133c:	ee07 3a90 	vmov	s15, r3
 8001340:	1bab      	subs	r3, r5, r6
 8001342:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001346:	ee07 3a90 	vmov	s15, r3
  T1_out = (((uint16_t)buffer[3]) << 8) | (uint16_t)buffer[2];
 800134a:	b224      	sxth	r4, r4
  tmp_f = (float)(T_out - T0_out) * (float)(T1_degC - T0_degC) / (float)(T1_out - T0_out)  +  T0_degC;
 800134c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001350:	1be4      	subs	r4, r4, r7
 8001352:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001356:	ee07 4a10 	vmov	s14, r4
 800135a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800135e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001362:	ee07 6a90 	vmov	s15, r6
 8001366:	eeb8 0ae7 	vcvt.f32.s32	s0, s15

  return tmp_f;
}
 800136a:	ee36 0a80 	vadd.f32	s0, s13, s0
 800136e:	b002      	add	sp, #8
 8001370:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08001374 <LIS3MDL_MagInit>:
  * @brief  Set LIS3MDL Magnetometer Initialization.
  * @param  LIS3MDL_InitStruct: pointer to a LIS3MDL_MagInitTypeDef structure 
  *         that contains the configuration setting for the LIS3MDL.
  */
void LIS3MDL_MagInit(MAGNETO_InitTypeDef LIS3MDL_InitStruct)
{  
 8001374:	b507      	push	{r0, r1, r2, lr}
 8001376:	ab02      	add	r3, sp, #8
 8001378:	e903 0003 	stmdb	r3, {r0, r1}
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG1, LIS3MDL_InitStruct.Register1);
 800137c:	2120      	movs	r1, #32
 800137e:	f89d 2000 	ldrb.w	r2, [sp]
 8001382:	203c      	movs	r0, #60	; 0x3c
 8001384:	f7ff fdf6 	bl	8000f74 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG2, LIS3MDL_InitStruct.Register2);
 8001388:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800138c:	2121      	movs	r1, #33	; 0x21
 800138e:	203c      	movs	r0, #60	; 0x3c
 8001390:	f7ff fdf0 	bl	8000f74 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, LIS3MDL_InitStruct.Register3);
 8001394:	f89d 2002 	ldrb.w	r2, [sp, #2]
 8001398:	2122      	movs	r1, #34	; 0x22
 800139a:	203c      	movs	r0, #60	; 0x3c
 800139c:	f7ff fdea 	bl	8000f74 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG4, LIS3MDL_InitStruct.Register4);
 80013a0:	f89d 2003 	ldrb.w	r2, [sp, #3]
 80013a4:	2123      	movs	r1, #35	; 0x23
 80013a6:	203c      	movs	r0, #60	; 0x3c
 80013a8:	f7ff fde4 	bl	8000f74 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG5, LIS3MDL_InitStruct.Register5);
 80013ac:	f89d 2004 	ldrb.w	r2, [sp, #4]
 80013b0:	2124      	movs	r1, #36	; 0x24
 80013b2:	203c      	movs	r0, #60	; 0x3c
}
 80013b4:	b003      	add	sp, #12
 80013b6:	f85d eb04 	ldr.w	lr, [sp], #4
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG5, LIS3MDL_InitStruct.Register5);
 80013ba:	f7ff bddb 	b.w	8000f74 <SENSOR_IO_Write>

080013be <LIS3MDL_MagDeInit>:

/**
  * @brief  LIS3MDL Magnetometer De-initialization.
  */
void LIS3MDL_MagDeInit(void)
{
 80013be:	b508      	push	{r3, lr}
  uint8_t ctrl = 0x00;
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3);
 80013c0:	2122      	movs	r1, #34	; 0x22
 80013c2:	203c      	movs	r0, #60	; 0x3c
 80013c4:	f7ff fdf0 	bl	8000fa8 <SENSOR_IO_Read>

  /* Clear Selection Mode bits */
  ctrl &= ~(LIS3MDL_MAG_SELECTION_MODE);
 80013c8:	f000 02fc 	and.w	r2, r0, #252	; 0xfc

  /* Set Power down */
  ctrl |= LIS3MDL_MAG_POWERDOWN2_MODE;
  
  /* write back control register */
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, ctrl);  
 80013cc:	f042 0203 	orr.w	r2, r2, #3
 80013d0:	2122      	movs	r1, #34	; 0x22
 80013d2:	203c      	movs	r0, #60	; 0x3c
}
 80013d4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, ctrl);  
 80013d8:	f7ff bdcc 	b.w	8000f74 <SENSOR_IO_Write>

080013dc <LIS3MDL_MagLowPower>:
/**
  * @brief  Set/Unset Magnetometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LIS3MDL_MagLowPower(uint16_t status)
{  
 80013dc:	b510      	push	{r4, lr}
  uint8_t ctrl = 0;
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3);
 80013de:	2122      	movs	r1, #34	; 0x22
{  
 80013e0:	4604      	mov	r4, r0
  ctrl = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3);
 80013e2:	203c      	movs	r0, #60	; 0x3c
 80013e4:	f7ff fde0 	bl	8000fa8 <SENSOR_IO_Read>

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x20);
 80013e8:	f000 02df 	and.w	r2, r0, #223	; 0xdf

  /* Set Low Power Mode */
  if(status)
 80013ec:	b10c      	cbz	r4, 80013f2 <LIS3MDL_MagLowPower+0x16>
  {
    ctrl |= LIS3MDL_MAG_CONFIG_LOWPOWER_MODE;
 80013ee:	f042 0220 	orr.w	r2, r2, #32
  {
    ctrl |= LIS3MDL_MAG_CONFIG_NORMAL_MODE;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, ctrl);  
 80013f2:	2122      	movs	r1, #34	; 0x22
 80013f4:	203c      	movs	r0, #60	; 0x3c
}
 80013f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, ctrl);  
 80013fa:	f7ff bdbb 	b.w	8000f74 <SENSOR_IO_Write>

080013fe <LIS3MDL_MagReadID>:
{
 80013fe:	b508      	push	{r3, lr}
  SENSOR_IO_Init();  
 8001400:	f7ff fdb6 	bl	8000f70 <SENSOR_IO_Init>
  return (SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_WHO_AM_I_REG));
 8001404:	210f      	movs	r1, #15
 8001406:	203c      	movs	r0, #60	; 0x3c
}
 8001408:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  return (SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_WHO_AM_I_REG));
 800140c:	f7ff bdcc 	b.w	8000fa8 <SENSOR_IO_Read>

08001410 <LIS3MDL_MagReadXYZ>:
/**
  * @brief  Read X, Y & Z Magnetometer values 
  * @param  pData: Data out pointer
  */
void LIS3MDL_MagReadXYZ(int16_t* pData)
{
 8001410:	b530      	push	{r4, r5, lr}
  uint8_t buffer[6];
  uint8_t i = 0;
  float sensitivity = 0;
  
  /* Read the magnetometer control register content */
  ctrlm = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG2);
 8001412:	2121      	movs	r1, #33	; 0x21
{
 8001414:	b085      	sub	sp, #20
 8001416:	4605      	mov	r5, r0
  ctrlm = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG2);
 8001418:	203c      	movs	r0, #60	; 0x3c
 800141a:	f7ff fdc5 	bl	8000fa8 <SENSOR_IO_Read>
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LIS3MDL_MAG_I2C_ADDRESS_HIGH, (LIS3MDL_MAG_OUTX_L | 0x80), buffer, 6);
 800141e:	2306      	movs	r3, #6
  ctrlm = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG2);
 8001420:	4604      	mov	r4, r0
  SENSOR_IO_ReadMultiple(LIS3MDL_MAG_I2C_ADDRESS_HIGH, (LIS3MDL_MAG_OUTX_L | 0x80), buffer, 6);
 8001422:	aa02      	add	r2, sp, #8
 8001424:	21a8      	movs	r1, #168	; 0xa8
 8001426:	203c      	movs	r0, #60	; 0x3c
 8001428:	f7ff fddc 	bl	8000fe4 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 800142c:	f89d 2009 	ldrb.w	r2, [sp, #9]
 8001430:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8001434:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8001438:	f8ad 3000 	strh.w	r3, [sp]
 800143c:	f89d 200b 	ldrb.w	r2, [sp, #11]
 8001440:	f89d 300a 	ldrb.w	r3, [sp, #10]
 8001444:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8001448:	f8ad 3002 	strh.w	r3, [sp, #2]
 800144c:	f89d 200d 	ldrb.w	r2, [sp, #13]
 8001450:	f89d 300c 	ldrb.w	r3, [sp, #12]
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL_REG2 */
  switch(ctrlm & 0x60)
 8001454:	f004 0460 	and.w	r4, r4, #96	; 0x60
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 8001458:	eb03 2302 	add.w	r3, r3, r2, lsl #8
  switch(ctrlm & 0x60)
 800145c:	2c20      	cmp	r4, #32
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 800145e:	f8ad 3004 	strh.w	r3, [sp, #4]
  switch(ctrlm & 0x60)
 8001462:	d021      	beq.n	80014a8 <LIS3MDL_MagReadXYZ+0x98>
 8001464:	d803      	bhi.n	800146e <LIS3MDL_MagReadXYZ+0x5e>
 8001466:	b14c      	cbz	r4, 800147c <LIS3MDL_MagReadXYZ+0x6c>
  float sensitivity = 0;
 8001468:	ed9f 7a12 	vldr	s14, [pc, #72]	; 80014b4 <LIS3MDL_MagReadXYZ+0xa4>
 800146c:	e008      	b.n	8001480 <LIS3MDL_MagReadXYZ+0x70>
  switch(ctrlm & 0x60)
 800146e:	2c40      	cmp	r4, #64	; 0x40
 8001470:	d01d      	beq.n	80014ae <LIS3MDL_MagReadXYZ+0x9e>
 8001472:	2c60      	cmp	r4, #96	; 0x60
 8001474:	d1f8      	bne.n	8001468 <LIS3MDL_MagReadXYZ+0x58>
    break;
  case LIS3MDL_MAG_FS_12_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_12GA;
    break;
  case LIS3MDL_MAG_FS_16_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_16GA;
 8001476:	ed9f 7a10 	vldr	s14, [pc, #64]	; 80014b8 <LIS3MDL_MagReadXYZ+0xa8>
    break;    
 800147a:	e001      	b.n	8001480 <LIS3MDL_MagReadXYZ+0x70>
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_4GA;
 800147c:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 80014bc <LIS3MDL_MagReadXYZ+0xac>
 8001480:	2200      	movs	r2, #0
  }
  
  /* Obtain the mGauss value for the three axis */
  for(i=0; i<3; i++)
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 8001482:	f93d 3012 	ldrsh.w	r3, [sp, r2, lsl #1]
 8001486:	ee07 3a90 	vmov	s15, r3
 800148a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800148e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001492:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001496:	ee17 3a90 	vmov	r3, s15
 800149a:	f825 3012 	strh.w	r3, [r5, r2, lsl #1]
 800149e:	3201      	adds	r2, #1
  for(i=0; i<3; i++)
 80014a0:	2a03      	cmp	r2, #3
 80014a2:	d1ee      	bne.n	8001482 <LIS3MDL_MagReadXYZ+0x72>
  }
}
 80014a4:	b005      	add	sp, #20
 80014a6:	bd30      	pop	{r4, r5, pc}
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_8GA;
 80014a8:	ed9f 7a05 	vldr	s14, [pc, #20]	; 80014c0 <LIS3MDL_MagReadXYZ+0xb0>
    break;
 80014ac:	e7e8      	b.n	8001480 <LIS3MDL_MagReadXYZ+0x70>
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_12GA;
 80014ae:	ed9f 7a05 	vldr	s14, [pc, #20]	; 80014c4 <LIS3MDL_MagReadXYZ+0xb4>
    break;
 80014b2:	e7e5      	b.n	8001480 <LIS3MDL_MagReadXYZ+0x70>
 80014b4:	00000000 	.word	0x00000000
 80014b8:	3f147ae1 	.word	0x3f147ae1
 80014bc:	3e0f5c29 	.word	0x3e0f5c29
 80014c0:	3e947ae1 	.word	0x3e947ae1
 80014c4:	3edc28f6 	.word	0x3edc28f6

080014c8 <LPS22HB_P_ReadPressure>:
/**
  * @brief  Read pressure value of LPS22HB
  * @retval pressure value
  */
float LPS22HB_P_ReadPressure(uint16_t DeviceAddr)
{
 80014c8:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80014ca:	2400      	movs	r4, #0
  uint32_t tmp = 0;
  uint8_t i;

  for(i = 0; i < 3; i++)
  {
    buffer[i] = SENSOR_IO_Read(DeviceAddr, (LPS22HB_PRESS_OUT_XL_REG + i));
 80014cc:	b2c6      	uxtb	r6, r0
 80014ce:	ad01      	add	r5, sp, #4
 80014d0:	f104 0128 	add.w	r1, r4, #40	; 0x28
 80014d4:	b2c9      	uxtb	r1, r1
 80014d6:	4630      	mov	r0, r6
 80014d8:	f7ff fd66 	bl	8000fa8 <SENSOR_IO_Read>
 80014dc:	5528      	strb	r0, [r5, r4]
 80014de:	3401      	adds	r4, #1
  for(i = 0; i < 3; i++)
 80014e0:	2c03      	cmp	r4, #3
 80014e2:	d1f5      	bne.n	80014d0 <LPS22HB_P_ReadPressure+0x8>
  }

  /* Build the raw data */
  for(i = 0; i < 3; i++)
    tmp |= (((uint32_t)buffer[i]) << (8 * i));
 80014e4:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80014e8:	f89d 2005 	ldrb.w	r2, [sp, #5]
 80014ec:	041b      	lsls	r3, r3, #16
 80014ee:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80014f2:	f89d 2004 	ldrb.w	r2, [sp, #4]
 80014f6:	4313      	orrs	r3, r2

  /* convert the 2's complement 24 bit to 2's complement 32 bit */
  if(tmp & 0x00800000)
 80014f8:	021a      	lsls	r2, r3, #8
    tmp |= 0xFF000000;
 80014fa:	bf48      	it	mi
 80014fc:	f043 437f 	orrmi.w	r3, r3, #4278190080	; 0xff000000

  raw_press = ((int32_t)tmp);

  raw_press = (raw_press * 100) / 4096;
 8001500:	2264      	movs	r2, #100	; 0x64
 8001502:	4353      	muls	r3, r2
 8001504:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001508:	fb93 f3f2 	sdiv	r3, r3, r2

  return (float)((float)raw_press / 100.0f);
 800150c:	ee07 3a90 	vmov	s15, r3
 8001510:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
}
 8001514:	eddf 7a02 	vldr	s15, [pc, #8]	; 8001520 <LPS22HB_P_ReadPressure+0x58>
 8001518:	ee80 0a27 	vdiv.f32	s0, s0, s15
 800151c:	b002      	add	sp, #8
 800151e:	bd70      	pop	{r4, r5, r6, pc}
 8001520:	42c80000 	.word	0x42c80000

08001524 <LPS22HB_Init>:
  * @brief  Set LPS22HB Initialization.
  * @param  DeviceAddr: I2C device address
  * @retval None
  */
static void LPS22HB_Init(uint16_t DeviceAddr)
{
 8001524:	b510      	push	{r4, lr}
  uint8_t tmp;

  /* Set Power mode */
  tmp = SENSOR_IO_Read(DeviceAddr, LPS22HB_RES_CONF_REG);
 8001526:	b2c4      	uxtb	r4, r0
 8001528:	211a      	movs	r1, #26
 800152a:	4620      	mov	r0, r4
 800152c:	f7ff fd3c 	bl	8000fa8 <SENSOR_IO_Read>

  tmp &= ~LPS22HB_LCEN_MASK;
 8001530:	f000 02fe 	and.w	r2, r0, #254	; 0xfe
  tmp |= (uint8_t)0x01; /* Set low current mode */

  SENSOR_IO_Write(DeviceAddr, LPS22HB_RES_CONF_REG, tmp);
 8001534:	f042 0201 	orr.w	r2, r2, #1
 8001538:	4620      	mov	r0, r4
 800153a:	211a      	movs	r1, #26
 800153c:	f7ff fd1a 	bl	8000f74 <SENSOR_IO_Write>

  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, LPS22HB_CTRL_REG1);
 8001540:	2110      	movs	r1, #16
 8001542:	4620      	mov	r0, r4
 8001544:	f7ff fd30 	bl	8000fa8 <SENSOR_IO_Read>
 8001548:	f000 028d 	and.w	r2, r0, #141	; 0x8d
  /* Enable BDU */
  tmp &= ~LPS22HB_BDU_MASK;
  tmp |= ((uint8_t)0x02);

  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, LPS22HB_CTRL_REG1, tmp);
 800154c:	f042 0232 	orr.w	r2, r2, #50	; 0x32
 8001550:	4620      	mov	r0, r4
 8001552:	2110      	movs	r1, #16
}  
 8001554:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  SENSOR_IO_Write(DeviceAddr, LPS22HB_CTRL_REG1, tmp);
 8001558:	f7ff bd0c 	b.w	8000f74 <SENSOR_IO_Write>

0800155c <LPS22HB_P_Init>:
  LPS22HB_Init(DeviceAddr);
 800155c:	f7ff bfe2 	b.w	8001524 <LPS22HB_Init>

08001560 <LPS22HB_P_ReadID>:
{  
 8001560:	b510      	push	{r4, lr}
 8001562:	4604      	mov	r4, r0
  SENSOR_IO_Init();  
 8001564:	f7ff fd04 	bl	8000f70 <SENSOR_IO_Init>
  ctrl = SENSOR_IO_Read(DeviceAddr, LPS22HB_WHO_AM_I_REG);
 8001568:	b2e0      	uxtb	r0, r4
 800156a:	210f      	movs	r1, #15
}
 800156c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  ctrl = SENSOR_IO_Read(DeviceAddr, LPS22HB_WHO_AM_I_REG);
 8001570:	f7ff bd1a 	b.w	8000fa8 <SENSOR_IO_Read>

08001574 <LSM6DSL_AccInit>:
/**
  * @brief  Set LSM6DSL Accelerometer Initialization.
  * @param  InitStruct: Init parameters
  */
void LSM6DSL_AccInit(uint16_t InitStruct)
{  
 8001574:	b510      	push	{r4, lr}
  uint8_t ctrl = 0x00;
  uint8_t tmp;

  /* Read CTRL1_XL */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8001576:	2110      	movs	r1, #16
{  
 8001578:	4604      	mov	r4, r0
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 800157a:	20d4      	movs	r0, #212	; 0xd4
 800157c:	f7ff fd14 	bl	8000fa8 <SENSOR_IO_Read>

  /* Write value to ACC MEMS CTRL1_XL register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
  tmp &= ~(0xFC);
 8001580:	f000 0203 	and.w	r2, r0, #3
  tmp |= ctrl;
 8001584:	4322      	orrs	r2, r4
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, tmp);
 8001586:	b2d2      	uxtb	r2, r2
 8001588:	2110      	movs	r1, #16
 800158a:	20d4      	movs	r0, #212	; 0xd4
 800158c:	f7ff fcf2 	bl	8000f74 <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 8001590:	2112      	movs	r1, #18
 8001592:	20d4      	movs	r0, #212	; 0xd4
 8001594:	f7ff fd08 	bl	8000fa8 <SENSOR_IO_Read>

  /* Write value to ACC MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
  tmp &= ~(0x44);
 8001598:	f000 02bb 	and.w	r2, r0, #187	; 0xbb
  tmp |= ctrl; 
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 800159c:	ea42 2214 	orr.w	r2, r2, r4, lsr #8
 80015a0:	2112      	movs	r1, #18
 80015a2:	20d4      	movs	r0, #212	; 0xd4
}
 80015a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 80015a8:	f7ff bce4 	b.w	8000f74 <SENSOR_IO_Write>

080015ac <LSM6DSL_AccDeInit>:

/**
  * @brief  LSM6DSL Accelerometer De-initialization.
  */
void LSM6DSL_AccDeInit(void)
{
 80015ac:	b508      	push	{r3, lr}
  uint8_t ctrl = 0x00;
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 80015ae:	2110      	movs	r1, #16
 80015b0:	20d4      	movs	r0, #212	; 0xd4
 80015b2:	f7ff fcf9 	bl	8000fa8 <SENSOR_IO_Read>

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, ctrl);
 80015b6:	2110      	movs	r1, #16
 80015b8:	f000 020f 	and.w	r2, r0, #15
}
 80015bc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, ctrl);
 80015c0:	20d4      	movs	r0, #212	; 0xd4
 80015c2:	f7ff bcd7 	b.w	8000f74 <SENSOR_IO_Write>

080015c6 <LSM6DSL_AccLowPower>:
/**
  * @brief  Set/Unset Accelerometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LSM6DSL_AccLowPower(uint16_t status)
{
 80015c6:	b510      	push	{r4, lr}
  uint8_t ctrl = 0x00;
  
  /* Read CTRL6_C value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C);
 80015c8:	2115      	movs	r1, #21
{
 80015ca:	4604      	mov	r4, r0
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C);
 80015cc:	20d4      	movs	r0, #212	; 0xd4
 80015ce:	f7ff fceb 	bl	8000fa8 <SENSOR_IO_Read>

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x10);
 80015d2:	f000 02ef 	and.w	r2, r0, #239	; 0xef

  /* Set Low Power Mode */
  if(status)
 80015d6:	b10c      	cbz	r4, 80015dc <LSM6DSL_AccLowPower+0x16>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_ENABLED;
 80015d8:	f042 0210 	orr.w	r2, r2, #16
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C, ctrl);
 80015dc:	2115      	movs	r1, #21
 80015de:	20d4      	movs	r0, #212	; 0xd4
}
 80015e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C, ctrl);
 80015e4:	f7ff bcc6 	b.w	8000f74 <SENSOR_IO_Write>

080015e8 <LSM6DSL_GyroInit>:
  * @brief  Set LSM6DSL Gyroscope Initialization.
  * @param  InitStruct: pointer to a LSM6DSL_InitTypeDef structure 
  *         that contains the configuration setting for the LSM6DSL.
  */
void LSM6DSL_GyroInit(uint16_t InitStruct)
{  
 80015e8:	b510      	push	{r4, lr}
  uint8_t ctrl = 0x00;
  uint8_t tmp;

  /* Read CTRL2_G */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G);
 80015ea:	2111      	movs	r1, #17
{  
 80015ec:	4604      	mov	r4, r0
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G);
 80015ee:	20d4      	movs	r0, #212	; 0xd4
 80015f0:	f7ff fcda 	bl	8000fa8 <SENSOR_IO_Read>

  /* Write value to GYRO MEMS CTRL2_G register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
  tmp &= ~(0xFC);
 80015f4:	f000 0203 	and.w	r2, r0, #3
  tmp |= ctrl;
 80015f8:	4322      	orrs	r2, r4
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G, tmp);
 80015fa:	b2d2      	uxtb	r2, r2
 80015fc:	2111      	movs	r1, #17
 80015fe:	20d4      	movs	r0, #212	; 0xd4
 8001600:	f7ff fcb8 	bl	8000f74 <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 8001604:	2112      	movs	r1, #18
 8001606:	20d4      	movs	r0, #212	; 0xd4
 8001608:	f7ff fcce 	bl	8000fa8 <SENSOR_IO_Read>

  /* Write value to GYRO MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
  tmp &= ~(0x44);
 800160c:	f000 02bb 	and.w	r2, r0, #187	; 0xbb
  tmp |= ctrl; 
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 8001610:	ea42 2214 	orr.w	r2, r2, r4, lsr #8
 8001614:	2112      	movs	r1, #18
 8001616:	20d4      	movs	r0, #212	; 0xd4
}
 8001618:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 800161c:	f7ff bcaa 	b.w	8000f74 <SENSOR_IO_Write>

08001620 <LSM6DSL_GyroDeInit>:

/**
  * @brief LSM6DSL Gyroscope De-initialization
  */
void LSM6DSL_GyroDeInit(void)
{
 8001620:	b508      	push	{r3, lr}
  uint8_t ctrl = 0x00;
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G);
 8001622:	2111      	movs	r1, #17
 8001624:	20d4      	movs	r0, #212	; 0xd4
 8001626:	f7ff fcbf 	bl	8000fa8 <SENSOR_IO_Read>

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G, ctrl);
 800162a:	2111      	movs	r1, #17
 800162c:	f000 020f 	and.w	r2, r0, #15
}
 8001630:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G, ctrl);
 8001634:	20d4      	movs	r0, #212	; 0xd4
 8001636:	f7ff bc9d 	b.w	8000f74 <SENSOR_IO_Write>

0800163a <LSM6DSL_GyroLowPower>:
/**
  * @brief Set/Unset LSM6DSL Gyroscope in low power mode
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled 
  */
void LSM6DSL_GyroLowPower(uint16_t status)
{  
 800163a:	b510      	push	{r4, lr}
  uint8_t ctrl = 0x00;
  
  /* Read CTRL7_G value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL7_G);
 800163c:	2116      	movs	r1, #22
{  
 800163e:	4604      	mov	r4, r0
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL7_G);
 8001640:	20d4      	movs	r0, #212	; 0xd4
 8001642:	f7ff fcb1 	bl	8000fa8 <SENSOR_IO_Read>

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x80);
 8001646:	f000 027f 	and.w	r2, r0, #127	; 0x7f

  /* Set Low Power Mode */
  if(status)
 800164a:	b10c      	cbz	r4, 8001650 <LSM6DSL_GyroLowPower+0x16>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_G_ENABLED;
 800164c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_G_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL7_G, ctrl);
 8001650:	2116      	movs	r1, #22
 8001652:	20d4      	movs	r0, #212	; 0xd4
}
 8001654:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL7_G, ctrl);
 8001658:	f7ff bc8c 	b.w	8000f74 <SENSOR_IO_Write>

0800165c <LSM6DSL_GyroReadID>:
{
 800165c:	b508      	push	{r3, lr}
  SENSOR_IO_Init();  
 800165e:	f7ff fc87 	bl	8000f70 <SENSOR_IO_Init>
  return SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG);
 8001662:	210f      	movs	r1, #15
 8001664:	20d4      	movs	r0, #212	; 0xd4
}
 8001666:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  return SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG);
 800166a:	f7ff bc9d 	b.w	8000fa8 <SENSOR_IO_Read>

0800166e <LSM6DSL_AccReadID>:
 800166e:	f7ff bff5 	b.w	800165c <LSM6DSL_GyroReadID>
	...

08001674 <LSM6DSL_AccReadXYZ>:
{
 8001674:	b530      	push	{r4, r5, lr}
  ctrlx = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8001676:	2110      	movs	r1, #16
{
 8001678:	b085      	sub	sp, #20
 800167a:	4605      	mov	r5, r0
  ctrlx = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 800167c:	20d4      	movs	r0, #212	; 0xd4
 800167e:	f7ff fc93 	bl	8000fa8 <SENSOR_IO_Read>
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_XL, buffer, 6);
 8001682:	2306      	movs	r3, #6
  ctrlx = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8001684:	4604      	mov	r4, r0
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_XL, buffer, 6);
 8001686:	aa02      	add	r2, sp, #8
 8001688:	2128      	movs	r1, #40	; 0x28
 800168a:	20d4      	movs	r0, #212	; 0xd4
 800168c:	f7ff fcaa 	bl	8000fe4 <SENSOR_IO_ReadMultiple>
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 8001690:	f89d 2009 	ldrb.w	r2, [sp, #9]
 8001694:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8001698:	4817      	ldr	r0, [pc, #92]	; (80016f8 <LSM6DSL_AccReadXYZ+0x84>)
 800169a:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 800169e:	f8ad 3000 	strh.w	r3, [sp]
 80016a2:	f89d 200b 	ldrb.w	r2, [sp, #11]
 80016a6:	f89d 300a 	ldrb.w	r3, [sp, #10]
 80016aa:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 80016ae:	f8ad 3002 	strh.w	r3, [sp, #2]
 80016b2:	f89d 200d 	ldrb.w	r2, [sp, #13]
 80016b6:	f89d 300c 	ldrb.w	r3, [sp, #12]
 80016ba:	f004 040c 	and.w	r4, r4, #12
 80016be:	eb00 0084 	add.w	r0, r0, r4, lsl #2
 80016c2:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 80016c6:	ed90 7a00 	vldr	s14, [r0]
 80016ca:	f8ad 3004 	strh.w	r3, [sp, #4]
 80016ce:	2200      	movs	r2, #0
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 80016d0:	f93d 3012 	ldrsh.w	r3, [sp, r2, lsl #1]
 80016d4:	ee07 3a90 	vmov	s15, r3
 80016d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016dc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016e0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80016e4:	ee17 3a90 	vmov	r3, s15
 80016e8:	f825 3012 	strh.w	r3, [r5, r2, lsl #1]
 80016ec:	3201      	adds	r2, #1
  for(i=0; i<3; i++)
 80016ee:	2a03      	cmp	r2, #3
 80016f0:	d1ee      	bne.n	80016d0 <LSM6DSL_AccReadXYZ+0x5c>
}
 80016f2:	b005      	add	sp, #20
 80016f4:	bd30      	pop	{r4, r5, pc}
 80016f6:	bf00      	nop
 80016f8:	0800a248 	.word	0x0800a248

080016fc <LSM6DSL_GyroReadXYZAngRate>:
/**
* @brief  Calculate the LSM6DSL angular data.
* @param  pfData: Data out pointer
*/
void LSM6DSL_GyroReadXYZAngRate(float *pfData)
{
 80016fc:	b530      	push	{r4, r5, lr}
  uint8_t buffer[6];
  uint8_t i = 0;
  float sensitivity = 0;
  
  /* Read the gyro control register content */
  ctrlg = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G);
 80016fe:	2111      	movs	r1, #17
{
 8001700:	b085      	sub	sp, #20
 8001702:	4604      	mov	r4, r0
  ctrlg = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G);
 8001704:	20d4      	movs	r0, #212	; 0xd4
 8001706:	f7ff fc4f 	bl	8000fa8 <SENSOR_IO_Read>
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_G, buffer, 6);
 800170a:	2306      	movs	r3, #6
  ctrlg = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G);
 800170c:	4605      	mov	r5, r0
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_G, buffer, 6);
 800170e:	aa02      	add	r2, sp, #8
 8001710:	2122      	movs	r1, #34	; 0x22
 8001712:	20d4      	movs	r0, #212	; 0xd4
 8001714:	f7ff fc66 	bl	8000fe4 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 8001718:	f89d 2009 	ldrb.w	r2, [sp, #9]
 800171c:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8001720:	4815      	ldr	r0, [pc, #84]	; (8001778 <LSM6DSL_GyroReadXYZAngRate+0x7c>)
 8001722:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8001726:	f8ad 3000 	strh.w	r3, [sp]
 800172a:	f89d 200b 	ldrb.w	r2, [sp, #11]
 800172e:	f89d 300a 	ldrb.w	r3, [sp, #10]
 8001732:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8001736:	f8ad 3002 	strh.w	r3, [sp, #2]
 800173a:	f89d 200d 	ldrb.w	r2, [sp, #13]
 800173e:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8001742:	f005 050c 	and.w	r5, r5, #12
 8001746:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 800174a:	eb00 0085 	add.w	r0, r0, r5, lsl #2
 800174e:	f8ad 3004 	strh.w	r3, [sp, #4]
 8001752:	ed90 7a00 	vldr	s14, [r0]
 8001756:	2300      	movs	r3, #0
 8001758:	4620      	mov	r0, r4
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
  {
    pfData[i]=( float )(pnRawData[i] * sensitivity);
 800175a:	f93d 2013 	ldrsh.w	r2, [sp, r3, lsl #1]
 800175e:	ee07 2a90 	vmov	s15, r2
 8001762:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001766:	3301      	adds	r3, #1
 8001768:	ee67 7a87 	vmul.f32	s15, s15, s14
  for(i=0; i<3; i++)
 800176c:	2b03      	cmp	r3, #3
    pfData[i]=( float )(pnRawData[i] * sensitivity);
 800176e:	ece0 7a01 	vstmia	r0!, {s15}
  for(i=0; i<3; i++)
 8001772:	d1f2      	bne.n	800175a <LSM6DSL_GyroReadXYZAngRate+0x5e>
  }
}
 8001774:	b005      	add	sp, #20
 8001776:	bd30      	pop	{r4, r5, pc}
 8001778:	0800a27c 	.word	0x0800a27c

0800177c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800177c:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 800177e:	4b0a      	ldr	r3, [pc, #40]	; (80017a8 <HAL_InitTick+0x2c>)
{
 8001780:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8001782:	6818      	ldr	r0, [r3, #0]
 8001784:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001788:	fbb0 f0f3 	udiv	r0, r0, r3
 800178c:	f000 f88c 	bl	80018a8 <HAL_SYSTICK_Config>
 8001790:	4604      	mov	r4, r0
 8001792:	b938      	cbnz	r0, 80017a4 <HAL_InitTick+0x28>
    status = HAL_ERROR;
  }
  else
  {
    /*Configure the SysTick IRQ priority */
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 8001794:	4602      	mov	r2, r0
 8001796:	4629      	mov	r1, r5
 8001798:	f04f 30ff 	mov.w	r0, #4294967295
 800179c:	f000 f844 	bl	8001828 <HAL_NVIC_SetPriority>
 80017a0:	4620      	mov	r0, r4
 80017a2:	bd38      	pop	{r3, r4, r5, pc}
    status = HAL_ERROR;
 80017a4:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 80017a6:	bd38      	pop	{r3, r4, r5, pc}
 80017a8:	2000024c 	.word	0x2000024c

080017ac <HAL_Init>:
{
 80017ac:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017ae:	2003      	movs	r0, #3
 80017b0:	f000 f828 	bl	8001804 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80017b4:	2000      	movs	r0, #0
 80017b6:	f7ff ffe1 	bl	800177c <HAL_InitTick>
 80017ba:	4604      	mov	r4, r0
 80017bc:	b918      	cbnz	r0, 80017c6 <HAL_Init+0x1a>
    HAL_MspInit();
 80017be:	f003 f9c5 	bl	8004b4c <HAL_MspInit>
}
 80017c2:	4620      	mov	r0, r4
 80017c4:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 80017c6:	2401      	movs	r4, #1
 80017c8:	e7fb      	b.n	80017c2 <HAL_Init+0x16>
	...

080017cc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 80017cc:	4a02      	ldr	r2, [pc, #8]	; (80017d8 <HAL_IncTick+0xc>)
 80017ce:	6813      	ldr	r3, [r2, #0]
 80017d0:	3301      	adds	r3, #1
 80017d2:	6013      	str	r3, [r2, #0]
 80017d4:	4770      	bx	lr
 80017d6:	bf00      	nop
 80017d8:	2000080c 	.word	0x2000080c

080017dc <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80017dc:	4b01      	ldr	r3, [pc, #4]	; (80017e4 <HAL_GetTick+0x8>)
 80017de:	6818      	ldr	r0, [r3, #0]
}
 80017e0:	4770      	bx	lr
 80017e2:	bf00      	nop
 80017e4:	2000080c 	.word	0x2000080c

080017e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80017e8:	b538      	push	{r3, r4, r5, lr}
 80017ea:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80017ec:	f7ff fff6 	bl	80017dc <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80017f0:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 80017f2:	4605      	mov	r5, r0
  {
    wait++;
 80017f4:	bf18      	it	ne
 80017f6:	3401      	addne	r4, #1
  }

  while((HAL_GetTick() - tickstart) < wait)
 80017f8:	f7ff fff0 	bl	80017dc <HAL_GetTick>
 80017fc:	1b40      	subs	r0, r0, r5
 80017fe:	4284      	cmp	r4, r0
 8001800:	d8fa      	bhi.n	80017f8 <HAL_Delay+0x10>
  {
  }
}
 8001802:	bd38      	pop	{r3, r4, r5, pc}

08001804 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001804:	4a07      	ldr	r2, [pc, #28]	; (8001824 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001806:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001808:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800180c:	041b      	lsls	r3, r3, #16
 800180e:	0c1b      	lsrs	r3, r3, #16
 8001810:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8001814:	0200      	lsls	r0, r0, #8
 8001816:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800181a:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 800181e:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8001820:	60d3      	str	r3, [r2, #12]
 8001822:	4770      	bx	lr
 8001824:	e000ed00 	.word	0xe000ed00

08001828 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001828:	4b17      	ldr	r3, [pc, #92]	; (8001888 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800182a:	b530      	push	{r4, r5, lr}
 800182c:	68dc      	ldr	r4, [r3, #12]
 800182e:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001832:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001836:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001838:	2b04      	cmp	r3, #4
 800183a:	bf28      	it	cs
 800183c:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800183e:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001840:	f04f 0501 	mov.w	r5, #1
 8001844:	fa05 f303 	lsl.w	r3, r5, r3
 8001848:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800184c:	bf8c      	ite	hi
 800184e:	3c03      	subhi	r4, #3
 8001850:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001852:	4019      	ands	r1, r3
 8001854:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001856:	fa05 f404 	lsl.w	r4, r5, r4
 800185a:	3c01      	subs	r4, #1
 800185c:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 800185e:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001860:	ea42 0201 	orr.w	r2, r2, r1
 8001864:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001868:	bfaf      	iteee	ge
 800186a:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800186e:	f000 000f 	andlt.w	r0, r0, #15
 8001872:	4b06      	ldrlt	r3, [pc, #24]	; (800188c <HAL_NVIC_SetPriority+0x64>)
 8001874:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001876:	bfa5      	ittet	ge
 8001878:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 800187c:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800187e:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001880:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8001884:	bd30      	pop	{r4, r5, pc}
 8001886:	bf00      	nop
 8001888:	e000ed00 	.word	0xe000ed00
 800188c:	e000ed14 	.word	0xe000ed14

08001890 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001890:	0942      	lsrs	r2, r0, #5
 8001892:	2301      	movs	r3, #1
 8001894:	f000 001f 	and.w	r0, r0, #31
 8001898:	fa03 f000 	lsl.w	r0, r3, r0
 800189c:	4b01      	ldr	r3, [pc, #4]	; (80018a4 <HAL_NVIC_EnableIRQ+0x14>)
 800189e:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80018a2:	4770      	bx	lr
 80018a4:	e000e100 	.word	0xe000e100

080018a8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018a8:	3801      	subs	r0, #1
 80018aa:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80018ae:	d20a      	bcs.n	80018c6 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018b0:	4b06      	ldr	r3, [pc, #24]	; (80018cc <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018b2:	4a07      	ldr	r2, [pc, #28]	; (80018d0 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018b4:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018b6:	21f0      	movs	r1, #240	; 0xf0
 80018b8:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018bc:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018be:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018c0:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018c2:	601a      	str	r2, [r3, #0]
 80018c4:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80018c6:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80018c8:	4770      	bx	lr
 80018ca:	bf00      	nop
 80018cc:	e000e010 	.word	0xe000e010
 80018d0:	e000ed00 	.word	0xe000ed00

080018d4 <DFSDM_GetChannelFromInstance>:
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 80018d4:	4b14      	ldr	r3, [pc, #80]	; (8001928 <DFSDM_GetChannelFromInstance+0x54>)
 80018d6:	4298      	cmp	r0, r3
 80018d8:	d017      	beq.n	800190a <DFSDM_GetChannelFromInstance+0x36>
  {
    channel = 0;
  }
  else if (Instance == DFSDM1_Channel1)
 80018da:	3320      	adds	r3, #32
 80018dc:	4298      	cmp	r0, r3
 80018de:	d016      	beq.n	800190e <DFSDM_GetChannelFromInstance+0x3a>
  {
    channel = 1;
  }
  else if (Instance == DFSDM1_Channel2)
 80018e0:	3320      	adds	r3, #32
 80018e2:	4298      	cmp	r0, r3
 80018e4:	d015      	beq.n	8001912 <DFSDM_GetChannelFromInstance+0x3e>
  {
    channel = 2;
  }
  else if (Instance == DFSDM1_Channel3)
 80018e6:	3320      	adds	r3, #32
 80018e8:	4298      	cmp	r0, r3
 80018ea:	d014      	beq.n	8001916 <DFSDM_GetChannelFromInstance+0x42>
    channel = 3;
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 80018ec:	3320      	adds	r3, #32
 80018ee:	4298      	cmp	r0, r3
 80018f0:	d013      	beq.n	800191a <DFSDM_GetChannelFromInstance+0x46>
  {
    channel = 4;
  }
  else if (Instance == DFSDM1_Channel5)
 80018f2:	3320      	adds	r3, #32
 80018f4:	4298      	cmp	r0, r3
 80018f6:	d012      	beq.n	800191e <DFSDM_GetChannelFromInstance+0x4a>
  {
    channel = 5;
  }
  else if (Instance == DFSDM1_Channel6)
 80018f8:	3320      	adds	r3, #32
 80018fa:	4298      	cmp	r0, r3
 80018fc:	d011      	beq.n	8001922 <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 6;
  }
  else if (Instance == DFSDM1_Channel7)
  {
    channel = 7;
 80018fe:	3320      	adds	r3, #32
 8001900:	4298      	cmp	r0, r3
 8001902:	bf0c      	ite	eq
 8001904:	2007      	moveq	r0, #7
 8001906:	2000      	movne	r0, #0
 8001908:	4770      	bx	lr
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else
  {
    channel = 0;
 800190a:	2000      	movs	r0, #0
 800190c:	4770      	bx	lr
    channel = 1;
 800190e:	2001      	movs	r0, #1
 8001910:	4770      	bx	lr
    channel = 2;
 8001912:	2002      	movs	r0, #2
 8001914:	4770      	bx	lr
    channel = 3;
 8001916:	2003      	movs	r0, #3
 8001918:	4770      	bx	lr
    channel = 4;
 800191a:	2004      	movs	r0, #4
 800191c:	4770      	bx	lr
    channel = 5;
 800191e:	2005      	movs	r0, #5
 8001920:	4770      	bx	lr
    channel = 6;
 8001922:	2006      	movs	r0, #6
  }

  return channel;
}
 8001924:	4770      	bx	lr
 8001926:	bf00      	nop
 8001928:	40016000 	.word	0x40016000

0800192c <HAL_DFSDM_ChannelInit>:
{
 800192c:	b538      	push	{r3, r4, r5, lr}
  if (hdfsdm_channel == NULL)
 800192e:	4604      	mov	r4, r0
 8001930:	2800      	cmp	r0, #0
 8001932:	d067      	beq.n	8001a04 <HAL_DFSDM_ChannelInit+0xd8>
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8001934:	6800      	ldr	r0, [r0, #0]
 8001936:	4d34      	ldr	r5, [pc, #208]	; (8001a08 <HAL_DFSDM_ChannelInit+0xdc>)
 8001938:	f7ff ffcc 	bl	80018d4 <DFSDM_GetChannelFromInstance>
 800193c:	f855 3020 	ldr.w	r3, [r5, r0, lsl #2]
 8001940:	2b00      	cmp	r3, #0
 8001942:	d15f      	bne.n	8001a04 <HAL_DFSDM_ChannelInit+0xd8>
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8001944:	4620      	mov	r0, r4
 8001946:	f003 f919 	bl	8004b7c <HAL_DFSDM_ChannelMspInit>
  v_dfsdm1ChannelCounter++;
 800194a:	4b30      	ldr	r3, [pc, #192]	; (8001a0c <HAL_DFSDM_ChannelInit+0xe0>)
 800194c:	681a      	ldr	r2, [r3, #0]
 800194e:	3201      	adds	r2, #1
 8001950:	601a      	str	r2, [r3, #0]
  if (v_dfsdm1ChannelCounter == 1U)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	2b01      	cmp	r3, #1
 8001956:	d119      	bne.n	800198c <HAL_DFSDM_ChannelInit+0x60>
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8001958:	4b2d      	ldr	r3, [pc, #180]	; (8001a10 <HAL_DFSDM_ChannelInit+0xe4>)
 800195a:	681a      	ldr	r2, [r3, #0]
 800195c:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 8001960:	601a      	str	r2, [r3, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8001962:	681a      	ldr	r2, [r3, #0]
 8001964:	68a1      	ldr	r1, [r4, #8]
 8001966:	430a      	orrs	r2, r1
 8001968:	601a      	str	r2, [r3, #0]
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 800196a:	681a      	ldr	r2, [r3, #0]
 800196c:	f422 027f 	bic.w	r2, r2, #16711680	; 0xff0000
 8001970:	601a      	str	r2, [r3, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8001972:	7922      	ldrb	r2, [r4, #4]
 8001974:	2a01      	cmp	r2, #1
 8001976:	d105      	bne.n	8001984 <HAL_DFSDM_ChannelInit+0x58>
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8001978:	68e1      	ldr	r1, [r4, #12]
 800197a:	681a      	ldr	r2, [r3, #0]
 800197c:	3901      	subs	r1, #1
 800197e:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001982:	601a      	str	r2, [r3, #0]
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8001984:	681a      	ldr	r2, [r3, #0]
 8001986:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800198a:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 800198c:	6820      	ldr	r0, [r4, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 800198e:	6961      	ldr	r1, [r4, #20]
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8001990:	6803      	ldr	r3, [r0, #0]
 8001992:	f423 4371 	bic.w	r3, r3, #61696	; 0xf100
 8001996:	6003      	str	r3, [r0, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8001998:	6923      	ldr	r3, [r4, #16]
 800199a:	6802      	ldr	r2, [r0, #0]
 800199c:	430b      	orrs	r3, r1
                                        hdfsdm_channel->Init.Input.DataPacking |
 800199e:	69a1      	ldr	r1, [r4, #24]
 80019a0:	430b      	orrs	r3, r1
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80019a2:	4313      	orrs	r3, r2
 80019a4:	6003      	str	r3, [r0, #0]
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 80019a6:	6803      	ldr	r3, [r0, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 80019a8:	6a21      	ldr	r1, [r4, #32]
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 80019aa:	f023 030f 	bic.w	r3, r3, #15
 80019ae:	6003      	str	r3, [r0, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 80019b0:	69e3      	ldr	r3, [r4, #28]
 80019b2:	6802      	ldr	r2, [r0, #0]
 80019b4:	430b      	orrs	r3, r1
 80019b6:	4313      	orrs	r3, r2
 80019b8:	6003      	str	r3, [r0, #0]
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 80019ba:	6883      	ldr	r3, [r0, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 80019bc:	6a61      	ldr	r1, [r4, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 80019be:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 80019c0:	f423 035f 	bic.w	r3, r3, #14614528	; 0xdf0000
 80019c4:	6083      	str	r3, [r0, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 80019c6:	6883      	ldr	r3, [r0, #8]
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 80019c8:	3a01      	subs	r2, #1
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 80019ca:	430b      	orrs	r3, r1
 80019cc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80019d0:	6083      	str	r3, [r0, #8]
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 80019d2:	6843      	ldr	r3, [r0, #4]
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 80019d4:	6b22      	ldr	r2, [r4, #48]	; 0x30
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 80019d6:	f003 0307 	and.w	r3, r3, #7
 80019da:	6043      	str	r3, [r0, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 80019dc:	6843      	ldr	r3, [r0, #4]
 80019de:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80019e2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80019e4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80019e8:	6043      	str	r3, [r0, #4]
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 80019ea:	6803      	ldr	r3, [r0, #0]
 80019ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80019f0:	6003      	str	r3, [r0, #0]
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 80019f2:	2301      	movs	r3, #1
 80019f4:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 80019f8:	f7ff ff6c 	bl	80018d4 <DFSDM_GetChannelFromInstance>
 80019fc:	f845 4020 	str.w	r4, [r5, r0, lsl #2]
  return HAL_OK;
 8001a00:	2000      	movs	r0, #0
 8001a02:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8001a04:	2001      	movs	r0, #1
}
 8001a06:	bd38      	pop	{r3, r4, r5, pc}
 8001a08:	20000710 	.word	0x20000710
 8001a0c:	20000730 	.word	0x20000730
 8001a10:	40016000 	.word	0x40016000

08001a14 <HAL_DMA_Abort_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001a14:	f890 2025 	ldrb.w	r2, [r0, #37]	; 0x25
 8001a18:	2a02      	cmp	r2, #2
{
 8001a1a:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001a1c:	d003      	beq.n	8001a26 <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a1e:	2204      	movs	r2, #4
 8001a20:	63c2      	str	r2, [r0, #60]	; 0x3c

    status = HAL_ERROR;
 8001a22:	2001      	movs	r0, #1
 8001a24:	bd10      	pop	{r4, pc}
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a26:	6802      	ldr	r2, [r0, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001a28:	6c04      	ldr	r4, [r0, #64]	; 0x40
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a2a:	6811      	ldr	r1, [r2, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001a2c:	6b83      	ldr	r3, [r0, #56]	; 0x38
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a2e:	f021 010e 	bic.w	r1, r1, #14
 8001a32:	6011      	str	r1, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8001a34:	6811      	ldr	r1, [r2, #0]
 8001a36:	f021 0101 	bic.w	r1, r1, #1
 8001a3a:	6011      	str	r1, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001a3c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8001a3e:	2101      	movs	r1, #1
 8001a40:	f002 021c 	and.w	r2, r2, #28
 8001a44:	fa01 f202 	lsl.w	r2, r1, r2
 8001a48:	6062      	str	r2, [r4, #4]
    __HAL_UNLOCK(hdma);
 8001a4a:	2400      	movs	r4, #0
    hdma->State = HAL_DMA_STATE_READY;
 8001a4c:	f880 1025 	strb.w	r1, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8001a50:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
    if(hdma->XferAbortCallback != NULL)
 8001a54:	b113      	cbz	r3, 8001a5c <HAL_DMA_Abort_IT+0x48>
    {
      hdma->XferAbortCallback(hdma);
 8001a56:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8001a58:	4620      	mov	r0, r4
 8001a5a:	bd10      	pop	{r4, pc}
 8001a5c:	4618      	mov	r0, r3
    }
  }
  return status;
}
 8001a5e:	bd10      	pop	{r4, pc}

08001a60 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001a64:	b085      	sub	sp, #20
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a66:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a68:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8001c14 <HAL_GPIO_Init+0x1b4>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001a6c:	4c67      	ldr	r4, [pc, #412]	; (8001c0c <HAL_GPIO_Init+0x1ac>)
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a6e:	9301      	str	r3, [sp, #4]
  uint32_t position = 0x00u;
 8001a70:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a72:	9a01      	ldr	r2, [sp, #4]
 8001a74:	40da      	lsrs	r2, r3
 8001a76:	d102      	bne.n	8001a7e <HAL_GPIO_Init+0x1e>
      }
    }

    position++;
  }
}
 8001a78:	b005      	add	sp, #20
 8001a7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001a7e:	2601      	movs	r6, #1
    if (iocurrent != 0x00u)
 8001a80:	9a01      	ldr	r2, [sp, #4]
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001a82:	409e      	lsls	r6, r3
    if (iocurrent != 0x00u)
 8001a84:	ea12 0e06 	ands.w	lr, r2, r6
 8001a88:	f000 80b1 	beq.w	8001bee <HAL_GPIO_Init+0x18e>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001a8c:	684a      	ldr	r2, [r1, #4]
 8001a8e:	f022 0710 	bic.w	r7, r2, #16
 8001a92:	2f02      	cmp	r7, #2
 8001a94:	d116      	bne.n	8001ac4 <HAL_GPIO_Init+0x64>
        temp = GPIOx->AFR[position >> 3u];
 8001a96:	ea4f 09d3 	mov.w	r9, r3, lsr #3
 8001a9a:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001a9e:	f003 0a07 	and.w	sl, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 8001aa2:	f8d9 5020 	ldr.w	r5, [r9, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001aa6:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 8001aaa:	f04f 0c0f 	mov.w	ip, #15
 8001aae:	fa0c fc0a 	lsl.w	ip, ip, sl
 8001ab2:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001ab6:	690d      	ldr	r5, [r1, #16]
 8001ab8:	fa05 f50a 	lsl.w	r5, r5, sl
 8001abc:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3u] = temp;
 8001ac0:	f8c9 5020 	str.w	r5, [r9, #32]
 8001ac4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001ac8:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8001aca:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001ace:	fa05 f50c 	lsl.w	r5, r5, ip
 8001ad2:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001ad4:	f002 0a03 	and.w	sl, r2, #3
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001ad8:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001adc:	fa0a f90c 	lsl.w	r9, sl, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001ae0:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001ae2:	ea49 090b 	orr.w	r9, r9, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001ae6:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 8001ae8:	f8c0 9000 	str.w	r9, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001aec:	d811      	bhi.n	8001b12 <HAL_GPIO_Init+0xb2>
        temp = GPIOx->OSPEEDR;
 8001aee:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001af0:	ea05 0907 	and.w	r9, r5, r7
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001af4:	68cf      	ldr	r7, [r1, #12]
 8001af6:	fa07 f70c 	lsl.w	r7, r7, ip
 8001afa:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OSPEEDR = temp;
 8001afe:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8001b00:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001b02:	ea27 0906 	bic.w	r9, r7, r6
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001b06:	f3c2 1700 	ubfx	r7, r2, #4, #1
 8001b0a:	409f      	lsls	r7, r3
 8001b0c:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OTYPER = temp;
 8001b10:	6047      	str	r7, [r0, #4]
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001b12:	f1ba 0f03 	cmp.w	sl, #3
 8001b16:	d107      	bne.n	8001b28 <HAL_GPIO_Init+0xc8>
        temp = GPIOx->ASCR;
 8001b18:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001b1a:	ea27 0606 	bic.w	r6, r7, r6
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8001b1e:	f3c2 07c0 	ubfx	r7, r2, #3, #1
 8001b22:	409f      	lsls	r7, r3
 8001b24:	433e      	orrs	r6, r7
        GPIOx->ASCR = temp;
 8001b26:	62c6      	str	r6, [r0, #44]	; 0x2c
      temp = GPIOx->PUPDR;
 8001b28:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001b2a:	4035      	ands	r5, r6
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001b2c:	688e      	ldr	r6, [r1, #8]
 8001b2e:	fa06 f60c 	lsl.w	r6, r6, ip
 8001b32:	4335      	orrs	r5, r6
      GPIOx->PUPDR = temp;
 8001b34:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001b36:	00d5      	lsls	r5, r2, #3
 8001b38:	d559      	bpl.n	8001bee <HAL_GPIO_Init+0x18e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b3a:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 8001b3e:	f045 0501 	orr.w	r5, r5, #1
 8001b42:	f8c8 5060 	str.w	r5, [r8, #96]	; 0x60
 8001b46:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 8001b4a:	f023 0603 	bic.w	r6, r3, #3
 8001b4e:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 8001b52:	f005 0501 	and.w	r5, r5, #1
 8001b56:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
 8001b5a:	9503      	str	r5, [sp, #12]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001b5c:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b60:	9d03      	ldr	r5, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2u];
 8001b62:	68b5      	ldr	r5, [r6, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001b64:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8001b68:	270f      	movs	r7, #15
 8001b6a:	fa07 f70c 	lsl.w	r7, r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001b6e:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001b72:	ea25 0707 	bic.w	r7, r5, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001b76:	d03c      	beq.n	8001bf2 <HAL_GPIO_Init+0x192>
 8001b78:	4d25      	ldr	r5, [pc, #148]	; (8001c10 <HAL_GPIO_Init+0x1b0>)
 8001b7a:	42a8      	cmp	r0, r5
 8001b7c:	d03b      	beq.n	8001bf6 <HAL_GPIO_Init+0x196>
 8001b7e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001b82:	42a8      	cmp	r0, r5
 8001b84:	d039      	beq.n	8001bfa <HAL_GPIO_Init+0x19a>
 8001b86:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001b8a:	42a8      	cmp	r0, r5
 8001b8c:	d037      	beq.n	8001bfe <HAL_GPIO_Init+0x19e>
 8001b8e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001b92:	42a8      	cmp	r0, r5
 8001b94:	d035      	beq.n	8001c02 <HAL_GPIO_Init+0x1a2>
 8001b96:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001b9a:	42a8      	cmp	r0, r5
 8001b9c:	d033      	beq.n	8001c06 <HAL_GPIO_Init+0x1a6>
 8001b9e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001ba2:	42a8      	cmp	r0, r5
 8001ba4:	bf14      	ite	ne
 8001ba6:	2507      	movne	r5, #7
 8001ba8:	2506      	moveq	r5, #6
 8001baa:	fa05 f50c 	lsl.w	r5, r5, ip
 8001bae:	433d      	orrs	r5, r7
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001bb0:	60b5      	str	r5, [r6, #8]
        temp = EXTI->IMR1;
 8001bb2:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 8001bb4:	ea6f 060e 	mvn.w	r6, lr
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001bb8:	03d7      	lsls	r7, r2, #15
        temp &= ~(iocurrent);
 8001bba:	bf54      	ite	pl
 8001bbc:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8001bbe:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->IMR1 = temp;
 8001bc2:	6025      	str	r5, [r4, #0]
        temp = EXTI->EMR1;
 8001bc4:	6865      	ldr	r5, [r4, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001bc6:	0397      	lsls	r7, r2, #14
        temp &= ~(iocurrent);
 8001bc8:	bf54      	ite	pl
 8001bca:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8001bcc:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->EMR1 = temp;
 8001bd0:	6065      	str	r5, [r4, #4]
        temp = EXTI->RTSR1;
 8001bd2:	68a5      	ldr	r5, [r4, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001bd4:	02d7      	lsls	r7, r2, #11
        temp &= ~(iocurrent);
 8001bd6:	bf54      	ite	pl
 8001bd8:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8001bda:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->RTSR1 = temp;
 8001bde:	60a5      	str	r5, [r4, #8]
        temp = EXTI->FTSR1;
 8001be0:	68e5      	ldr	r5, [r4, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001be2:	0292      	lsls	r2, r2, #10
        temp &= ~(iocurrent);
 8001be4:	bf54      	ite	pl
 8001be6:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8001be8:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->FTSR1 = temp;
 8001bec:	60e5      	str	r5, [r4, #12]
    position++;
 8001bee:	3301      	adds	r3, #1
 8001bf0:	e73f      	b.n	8001a72 <HAL_GPIO_Init+0x12>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001bf2:	2500      	movs	r5, #0
 8001bf4:	e7d9      	b.n	8001baa <HAL_GPIO_Init+0x14a>
 8001bf6:	2501      	movs	r5, #1
 8001bf8:	e7d7      	b.n	8001baa <HAL_GPIO_Init+0x14a>
 8001bfa:	2502      	movs	r5, #2
 8001bfc:	e7d5      	b.n	8001baa <HAL_GPIO_Init+0x14a>
 8001bfe:	2503      	movs	r5, #3
 8001c00:	e7d3      	b.n	8001baa <HAL_GPIO_Init+0x14a>
 8001c02:	2504      	movs	r5, #4
 8001c04:	e7d1      	b.n	8001baa <HAL_GPIO_Init+0x14a>
 8001c06:	2505      	movs	r5, #5
 8001c08:	e7cf      	b.n	8001baa <HAL_GPIO_Init+0x14a>
 8001c0a:	bf00      	nop
 8001c0c:	40010400 	.word	0x40010400
 8001c10:	48000400 	.word	0x48000400
 8001c14:	40021000 	.word	0x40021000

08001c18 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8001c18:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
      {
        tmp = 0x0FuL << (4u * (position & 0x03u));
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;

        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8001c1c:	4c47      	ldr	r4, [pc, #284]	; (8001d3c <HAL_GPIO_DeInit+0x124>)
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8001c1e:	f8df a124 	ldr.w	sl, [pc, #292]	; 8001d44 <HAL_GPIO_DeInit+0x12c>
 8001c22:	f8df b124 	ldr.w	fp, [pc, #292]	; 8001d48 <HAL_GPIO_DeInit+0x130>
  uint32_t position = 0x00u;
 8001c26:	2300      	movs	r3, #0
    iocurrent = (GPIO_Pin) & (1uL << position);
 8001c28:	f04f 0801 	mov.w	r8, #1
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8001c2c:	f04f 0903 	mov.w	r9, #3
  while ((GPIO_Pin >> position) != 0x00u)
 8001c30:	fa31 f203 	lsrs.w	r2, r1, r3
 8001c34:	d102      	bne.n	8001c3c <HAL_GPIO_DeInit+0x24>
      }
    }

    position++;
  }
}
 8001c36:	b003      	add	sp, #12
 8001c38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Pin) & (1uL << position);
 8001c3c:	fa08 f603 	lsl.w	r6, r8, r3
    if (iocurrent != 0x00u)
 8001c40:	ea11 0206 	ands.w	r2, r1, r6
 8001c44:	9201      	str	r2, [sp, #4]
 8001c46:	d06a      	beq.n	8001d1e <HAL_GPIO_DeInit+0x106>
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8001c48:	6807      	ldr	r7, [r0, #0]
 8001c4a:	005a      	lsls	r2, r3, #1
 8001c4c:	fa09 f202 	lsl.w	r2, r9, r2
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8001c50:	ea4f 0cd3 	mov.w	ip, r3, lsr #3
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8001c54:	4317      	orrs	r7, r2
 8001c56:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
 8001c5a:	6007      	str	r7, [r0, #0]
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8001c5c:	f8dc 7020 	ldr.w	r7, [ip, #32]
 8001c60:	f003 0e07 	and.w	lr, r3, #7
 8001c64:	463d      	mov	r5, r7
 8001c66:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8001c6a:	270f      	movs	r7, #15
 8001c6c:	fa07 fe0e 	lsl.w	lr, r7, lr
 8001c70:	ea25 0e0e 	bic.w	lr, r5, lr
 8001c74:	f8cc e020 	str.w	lr, [ip, #32]
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001c78:	f8d0 e008 	ldr.w	lr, [r0, #8]
 8001c7c:	43d2      	mvns	r2, r2
 8001c7e:	ea0e 0e02 	and.w	lr, lr, r2
 8001c82:	f8c0 e008 	str.w	lr, [r0, #8]
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8001c86:	f8d0 e004 	ldr.w	lr, [r0, #4]
 8001c8a:	43f6      	mvns	r6, r6
 8001c8c:	ea0e 0e06 	and.w	lr, lr, r6
 8001c90:	f8c0 e004 	str.w	lr, [r0, #4]
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001c94:	f8d0 e00c 	ldr.w	lr, [r0, #12]
 8001c98:	ea02 020e 	and.w	r2, r2, lr
 8001c9c:	60c2      	str	r2, [r0, #12]
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8001c9e:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8001ca0:	4016      	ands	r6, r2
 8001ca2:	62c6      	str	r6, [r0, #44]	; 0x2c
 8001ca4:	f023 0603 	bic.w	r6, r3, #3
 8001ca8:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 8001cac:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8001cb0:	f003 0e03 	and.w	lr, r3, #3
      tmp = SYSCFG->EXTICR[position >> 2u];
 8001cb4:	68b2      	ldr	r2, [r6, #8]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8001cb6:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8001cba:	fa07 f70e 	lsl.w	r7, r7, lr
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8001cbe:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8001cc2:	ea02 0c07 	and.w	ip, r2, r7
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8001cc6:	d02c      	beq.n	8001d22 <HAL_GPIO_DeInit+0x10a>
 8001cc8:	4a1d      	ldr	r2, [pc, #116]	; (8001d40 <HAL_GPIO_DeInit+0x128>)
 8001cca:	4290      	cmp	r0, r2
 8001ccc:	d02b      	beq.n	8001d26 <HAL_GPIO_DeInit+0x10e>
 8001cce:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001cd2:	4290      	cmp	r0, r2
 8001cd4:	d029      	beq.n	8001d2a <HAL_GPIO_DeInit+0x112>
 8001cd6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001cda:	4290      	cmp	r0, r2
 8001cdc:	d027      	beq.n	8001d2e <HAL_GPIO_DeInit+0x116>
 8001cde:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001ce2:	4290      	cmp	r0, r2
 8001ce4:	d025      	beq.n	8001d32 <HAL_GPIO_DeInit+0x11a>
 8001ce6:	4550      	cmp	r0, sl
 8001ce8:	d025      	beq.n	8001d36 <HAL_GPIO_DeInit+0x11e>
 8001cea:	4558      	cmp	r0, fp
 8001cec:	bf0c      	ite	eq
 8001cee:	2206      	moveq	r2, #6
 8001cf0:	2207      	movne	r2, #7
 8001cf2:	fa02 f20e 	lsl.w	r2, r2, lr
 8001cf6:	4594      	cmp	ip, r2
 8001cf8:	d111      	bne.n	8001d1e <HAL_GPIO_DeInit+0x106>
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8001cfa:	68b2      	ldr	r2, [r6, #8]
        EXTI->IMR1 &= ~(iocurrent);
 8001cfc:	9d01      	ldr	r5, [sp, #4]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8001cfe:	ea22 0707 	bic.w	r7, r2, r7
 8001d02:	60b7      	str	r7, [r6, #8]
        EXTI->IMR1 &= ~(iocurrent);
 8001d04:	6822      	ldr	r2, [r4, #0]
 8001d06:	43ed      	mvns	r5, r5
 8001d08:	402a      	ands	r2, r5
 8001d0a:	6022      	str	r2, [r4, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8001d0c:	6862      	ldr	r2, [r4, #4]
 8001d0e:	402a      	ands	r2, r5
 8001d10:	6062      	str	r2, [r4, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 8001d12:	68a2      	ldr	r2, [r4, #8]
 8001d14:	402a      	ands	r2, r5
 8001d16:	60a2      	str	r2, [r4, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 8001d18:	68e2      	ldr	r2, [r4, #12]
 8001d1a:	4015      	ands	r5, r2
 8001d1c:	60e5      	str	r5, [r4, #12]
    position++;
 8001d1e:	3301      	adds	r3, #1
 8001d20:	e786      	b.n	8001c30 <HAL_GPIO_DeInit+0x18>
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8001d22:	2200      	movs	r2, #0
 8001d24:	e7e5      	b.n	8001cf2 <HAL_GPIO_DeInit+0xda>
 8001d26:	2201      	movs	r2, #1
 8001d28:	e7e3      	b.n	8001cf2 <HAL_GPIO_DeInit+0xda>
 8001d2a:	2202      	movs	r2, #2
 8001d2c:	e7e1      	b.n	8001cf2 <HAL_GPIO_DeInit+0xda>
 8001d2e:	2203      	movs	r2, #3
 8001d30:	e7df      	b.n	8001cf2 <HAL_GPIO_DeInit+0xda>
 8001d32:	2204      	movs	r2, #4
 8001d34:	e7dd      	b.n	8001cf2 <HAL_GPIO_DeInit+0xda>
 8001d36:	2205      	movs	r2, #5
 8001d38:	e7db      	b.n	8001cf2 <HAL_GPIO_DeInit+0xda>
 8001d3a:	bf00      	nop
 8001d3c:	40010400 	.word	0x40010400
 8001d40:	48000400 	.word	0x48000400
 8001d44:	48001400 	.word	0x48001400
 8001d48:	48001800 	.word	0x48001800

08001d4c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001d4c:	b10a      	cbz	r2, 8001d52 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001d4e:	6181      	str	r1, [r0, #24]
 8001d50:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001d52:	6281      	str	r1, [r0, #40]	; 0x28
 8001d54:	4770      	bx	lr

08001d56 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001d56:	4770      	bx	lr

08001d58 <HAL_GPIO_EXTI_IRQHandler>:
{
 8001d58:	b508      	push	{r3, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001d5a:	4b04      	ldr	r3, [pc, #16]	; (8001d6c <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8001d5c:	6959      	ldr	r1, [r3, #20]
 8001d5e:	4201      	tst	r1, r0
 8001d60:	d002      	beq.n	8001d68 <HAL_GPIO_EXTI_IRQHandler+0x10>
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001d62:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001d64:	f7ff fff7 	bl	8001d56 <HAL_GPIO_EXTI_Callback>
 8001d68:	bd08      	pop	{r3, pc}
 8001d6a:	bf00      	nop
 8001d6c:	40010400 	.word	0x40010400

08001d70 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001d70:	6803      	ldr	r3, [r0, #0]
 8001d72:	699a      	ldr	r2, [r3, #24]
 8001d74:	0791      	lsls	r1, r2, #30
  {
    hi2c->Instance->TXDR = 0x00U;
 8001d76:	bf44      	itt	mi
 8001d78:	2200      	movmi	r2, #0
 8001d7a:	629a      	strmi	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001d7c:	699a      	ldr	r2, [r3, #24]
 8001d7e:	07d2      	lsls	r2, r2, #31
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001d80:	bf5e      	ittt	pl
 8001d82:	699a      	ldrpl	r2, [r3, #24]
 8001d84:	f042 0201 	orrpl.w	r2, r2, #1
 8001d88:	619a      	strpl	r2, [r3, #24]
 8001d8a:	4770      	bx	lr

08001d8c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8001d8c:	b530      	push	{r4, r5, lr}
 8001d8e:	9c03      	ldr	r4, [sp, #12]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8001d90:	6805      	ldr	r5, [r0, #0]
 8001d92:	4323      	orrs	r3, r4
 8001d94:	0d64      	lsrs	r4, r4, #21
 8001d96:	f404 6480 	and.w	r4, r4, #1024	; 0x400
 8001d9a:	f044 747f 	orr.w	r4, r4, #66846720	; 0x3fc0000
 8001d9e:	f444 3458 	orr.w	r4, r4, #221184	; 0x36000
 8001da2:	6868      	ldr	r0, [r5, #4]
 8001da4:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8001da8:	f444 747f 	orr.w	r4, r4, #1020	; 0x3fc
 8001dac:	4319      	orrs	r1, r3
 8001dae:	f044 0403 	orr.w	r4, r4, #3
 8001db2:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8001db6:	ea20 0404 	bic.w	r4, r0, r4
 8001dba:	4321      	orrs	r1, r4
 8001dbc:	6069      	str	r1, [r5, #4]
 8001dbe:	bd30      	pop	{r4, r5, pc}

08001dc0 <I2C_WaitOnFlagUntilTimeout>:
{
 8001dc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001dc4:	9f06      	ldr	r7, [sp, #24]
 8001dc6:	4604      	mov	r4, r0
 8001dc8:	4688      	mov	r8, r1
 8001dca:	4616      	mov	r6, r2
 8001dcc:	461d      	mov	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001dce:	6822      	ldr	r2, [r4, #0]
 8001dd0:	6993      	ldr	r3, [r2, #24]
 8001dd2:	ea38 0303 	bics.w	r3, r8, r3
 8001dd6:	bf0c      	ite	eq
 8001dd8:	2301      	moveq	r3, #1
 8001dda:	2300      	movne	r3, #0
 8001ddc:	42b3      	cmp	r3, r6
 8001dde:	d002      	beq.n	8001de6 <I2C_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 8001de0:	2000      	movs	r0, #0
}
 8001de2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 8001de6:	1c6b      	adds	r3, r5, #1
 8001de8:	d0f2      	beq.n	8001dd0 <I2C_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001dea:	f7ff fcf7 	bl	80017dc <HAL_GetTick>
 8001dee:	1bc0      	subs	r0, r0, r7
 8001df0:	4285      	cmp	r5, r0
 8001df2:	d301      	bcc.n	8001df8 <I2C_WaitOnFlagUntilTimeout+0x38>
 8001df4:	2d00      	cmp	r5, #0
 8001df6:	d1ea      	bne.n	8001dce <I2C_WaitOnFlagUntilTimeout+0xe>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001df8:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001dfa:	f043 0320 	orr.w	r3, r3, #32
 8001dfe:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001e00:	2320      	movs	r3, #32
 8001e02:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e06:	2300      	movs	r3, #0
 8001e08:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8001e0c:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8001e10:	2001      	movs	r0, #1
 8001e12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08001e16 <I2C_IsAcknowledgeFailed>:
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001e16:	6803      	ldr	r3, [r0, #0]
{
 8001e18:	b570      	push	{r4, r5, r6, lr}
 8001e1a:	4604      	mov	r4, r0
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001e1c:	6998      	ldr	r0, [r3, #24]
 8001e1e:	f010 0010 	ands.w	r0, r0, #16
{
 8001e22:	460d      	mov	r5, r1
 8001e24:	4616      	mov	r6, r2
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001e26:	d116      	bne.n	8001e56 <I2C_IsAcknowledgeFailed+0x40>
 8001e28:	bd70      	pop	{r4, r5, r6, pc}
      if (Timeout != HAL_MAX_DELAY)
 8001e2a:	1c69      	adds	r1, r5, #1
 8001e2c:	d014      	beq.n	8001e58 <I2C_IsAcknowledgeFailed+0x42>
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001e2e:	f7ff fcd5 	bl	80017dc <HAL_GetTick>
 8001e32:	1b80      	subs	r0, r0, r6
 8001e34:	4285      	cmp	r5, r0
 8001e36:	d300      	bcc.n	8001e3a <I2C_IsAcknowledgeFailed+0x24>
 8001e38:	b96d      	cbnz	r5, 8001e56 <I2C_IsAcknowledgeFailed+0x40>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001e3a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001e3c:	f043 0320 	orr.w	r3, r3, #32
 8001e40:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001e42:	2320      	movs	r3, #32
 8001e44:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8001e4e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_ERROR;
 8001e52:	2001      	movs	r0, #1
}
 8001e54:	bd70      	pop	{r4, r5, r6, pc}
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001e56:	6823      	ldr	r3, [r4, #0]
 8001e58:	6999      	ldr	r1, [r3, #24]
 8001e5a:	068a      	lsls	r2, r1, #26
 8001e5c:	d5e5      	bpl.n	8001e2a <I2C_IsAcknowledgeFailed+0x14>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001e5e:	2210      	movs	r2, #16
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001e60:	2520      	movs	r5, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001e62:	61da      	str	r2, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 8001e64:	4620      	mov	r0, r4
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001e66:	61dd      	str	r5, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 8001e68:	f7ff ff82 	bl	8001d70 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8001e6c:	6822      	ldr	r2, [r4, #0]
 8001e6e:	6853      	ldr	r3, [r2, #4]
 8001e70:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8001e74:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 8001e78:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8001e7c:	f023 0301 	bic.w	r3, r3, #1
 8001e80:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001e82:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001e84:	f043 0304 	orr.w	r3, r3, #4
 8001e88:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001e8a:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
 8001e8e:	e7db      	b.n	8001e48 <I2C_IsAcknowledgeFailed+0x32>

08001e90 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8001e90:	b570      	push	{r4, r5, r6, lr}
 8001e92:	4604      	mov	r4, r0
 8001e94:	460d      	mov	r5, r1
 8001e96:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001e98:	6823      	ldr	r3, [r4, #0]
 8001e9a:	699b      	ldr	r3, [r3, #24]
 8001e9c:	079b      	lsls	r3, r3, #30
 8001e9e:	d501      	bpl.n	8001ea4 <I2C_WaitOnTXISFlagUntilTimeout+0x14>
  return HAL_OK;
 8001ea0:	2000      	movs	r0, #0
 8001ea2:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001ea4:	4632      	mov	r2, r6
 8001ea6:	4629      	mov	r1, r5
 8001ea8:	4620      	mov	r0, r4
 8001eaa:	f7ff ffb4 	bl	8001e16 <I2C_IsAcknowledgeFailed>
 8001eae:	b9a0      	cbnz	r0, 8001eda <I2C_WaitOnTXISFlagUntilTimeout+0x4a>
    if (Timeout != HAL_MAX_DELAY)
 8001eb0:	1c6a      	adds	r2, r5, #1
 8001eb2:	d0f1      	beq.n	8001e98 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001eb4:	f7ff fc92 	bl	80017dc <HAL_GetTick>
 8001eb8:	1b80      	subs	r0, r0, r6
 8001eba:	4285      	cmp	r5, r0
 8001ebc:	d301      	bcc.n	8001ec2 <I2C_WaitOnTXISFlagUntilTimeout+0x32>
 8001ebe:	2d00      	cmp	r5, #0
 8001ec0:	d1ea      	bne.n	8001e98 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001ec2:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001ec4:	f043 0320 	orr.w	r3, r3, #32
 8001ec8:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001eca:	2320      	movs	r3, #32
 8001ecc:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8001ed6:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 8001eda:	2001      	movs	r0, #1
}
 8001edc:	bd70      	pop	{r4, r5, r6, pc}
	...

08001ee0 <I2C_RequestMemoryWrite>:
{
 8001ee0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001ee2:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8001ee4:	461f      	mov	r7, r3
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001ee6:	4b16      	ldr	r3, [pc, #88]	; (8001f40 <I2C_RequestMemoryWrite+0x60>)
 8001ee8:	9300      	str	r3, [sp, #0]
{
 8001eea:	4605      	mov	r5, r0
 8001eec:	4614      	mov	r4, r2
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001eee:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001ef2:	b2fa      	uxtb	r2, r7
 8001ef4:	f7ff ff4a 	bl	8001d8c <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001ef8:	4632      	mov	r2, r6
 8001efa:	9908      	ldr	r1, [sp, #32]
 8001efc:	4628      	mov	r0, r5
 8001efe:	f7ff ffc7 	bl	8001e90 <I2C_WaitOnTXISFlagUntilTimeout>
 8001f02:	b110      	cbz	r0, 8001f0a <I2C_RequestMemoryWrite+0x2a>
    return HAL_ERROR;
 8001f04:	2001      	movs	r0, #1
}
 8001f06:	b003      	add	sp, #12
 8001f08:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001f0a:	2f01      	cmp	r7, #1
 8001f0c:	682b      	ldr	r3, [r5, #0]
 8001f0e:	d10c      	bne.n	8001f2a <I2C_RequestMemoryWrite+0x4a>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001f10:	b2e4      	uxtb	r4, r4
 8001f12:	629c      	str	r4, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8001f14:	9b08      	ldr	r3, [sp, #32]
 8001f16:	9600      	str	r6, [sp, #0]
 8001f18:	2200      	movs	r2, #0
 8001f1a:	2180      	movs	r1, #128	; 0x80
 8001f1c:	4628      	mov	r0, r5
 8001f1e:	f7ff ff4f 	bl	8001dc0 <I2C_WaitOnFlagUntilTimeout>
    return HAL_ERROR;
 8001f22:	3000      	adds	r0, #0
 8001f24:	bf18      	it	ne
 8001f26:	2001      	movne	r0, #1
 8001f28:	e7ed      	b.n	8001f06 <I2C_RequestMemoryWrite+0x26>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001f2a:	0a22      	lsrs	r2, r4, #8
 8001f2c:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001f2e:	9908      	ldr	r1, [sp, #32]
 8001f30:	4632      	mov	r2, r6
 8001f32:	4628      	mov	r0, r5
 8001f34:	f7ff ffac 	bl	8001e90 <I2C_WaitOnTXISFlagUntilTimeout>
 8001f38:	2800      	cmp	r0, #0
 8001f3a:	d1e3      	bne.n	8001f04 <I2C_RequestMemoryWrite+0x24>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001f3c:	682b      	ldr	r3, [r5, #0]
 8001f3e:	e7e7      	b.n	8001f10 <I2C_RequestMemoryWrite+0x30>
 8001f40:	80002000 	.word	0x80002000

08001f44 <I2C_RequestMemoryRead>:
{
 8001f44:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001f46:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8001f48:	461f      	mov	r7, r3
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001f4a:	4b16      	ldr	r3, [pc, #88]	; (8001fa4 <I2C_RequestMemoryRead+0x60>)
 8001f4c:	9300      	str	r3, [sp, #0]
{
 8001f4e:	4605      	mov	r5, r0
 8001f50:	4614      	mov	r4, r2
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001f52:	2300      	movs	r3, #0
 8001f54:	b2fa      	uxtb	r2, r7
 8001f56:	f7ff ff19 	bl	8001d8c <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001f5a:	4632      	mov	r2, r6
 8001f5c:	9908      	ldr	r1, [sp, #32]
 8001f5e:	4628      	mov	r0, r5
 8001f60:	f7ff ff96 	bl	8001e90 <I2C_WaitOnTXISFlagUntilTimeout>
 8001f64:	b110      	cbz	r0, 8001f6c <I2C_RequestMemoryRead+0x28>
    return HAL_ERROR;
 8001f66:	2001      	movs	r0, #1
}
 8001f68:	b003      	add	sp, #12
 8001f6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001f6c:	2f01      	cmp	r7, #1
 8001f6e:	682b      	ldr	r3, [r5, #0]
 8001f70:	d10c      	bne.n	8001f8c <I2C_RequestMemoryRead+0x48>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001f72:	b2e4      	uxtb	r4, r4
 8001f74:	629c      	str	r4, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8001f76:	9b08      	ldr	r3, [sp, #32]
 8001f78:	9600      	str	r6, [sp, #0]
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	2140      	movs	r1, #64	; 0x40
 8001f7e:	4628      	mov	r0, r5
 8001f80:	f7ff ff1e 	bl	8001dc0 <I2C_WaitOnFlagUntilTimeout>
    return HAL_ERROR;
 8001f84:	3000      	adds	r0, #0
 8001f86:	bf18      	it	ne
 8001f88:	2001      	movne	r0, #1
 8001f8a:	e7ed      	b.n	8001f68 <I2C_RequestMemoryRead+0x24>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001f8c:	0a22      	lsrs	r2, r4, #8
 8001f8e:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001f90:	9908      	ldr	r1, [sp, #32]
 8001f92:	4632      	mov	r2, r6
 8001f94:	4628      	mov	r0, r5
 8001f96:	f7ff ff7b 	bl	8001e90 <I2C_WaitOnTXISFlagUntilTimeout>
 8001f9a:	2800      	cmp	r0, #0
 8001f9c:	d1e3      	bne.n	8001f66 <I2C_RequestMemoryRead+0x22>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001f9e:	682b      	ldr	r3, [r5, #0]
 8001fa0:	e7e7      	b.n	8001f72 <I2C_RequestMemoryRead+0x2e>
 8001fa2:	bf00      	nop
 8001fa4:	80002000 	.word	0x80002000

08001fa8 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8001fa8:	b570      	push	{r4, r5, r6, lr}
 8001faa:	4604      	mov	r4, r0
 8001fac:	460d      	mov	r5, r1
 8001fae:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001fb0:	6823      	ldr	r3, [r4, #0]
 8001fb2:	699b      	ldr	r3, [r3, #24]
 8001fb4:	069b      	lsls	r3, r3, #26
 8001fb6:	d501      	bpl.n	8001fbc <I2C_WaitOnSTOPFlagUntilTimeout+0x14>
  return HAL_OK;
 8001fb8:	2000      	movs	r0, #0
 8001fba:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001fbc:	4632      	mov	r2, r6
 8001fbe:	4629      	mov	r1, r5
 8001fc0:	4620      	mov	r0, r4
 8001fc2:	f7ff ff28 	bl	8001e16 <I2C_IsAcknowledgeFailed>
 8001fc6:	b990      	cbnz	r0, 8001fee <I2C_WaitOnSTOPFlagUntilTimeout+0x46>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001fc8:	f7ff fc08 	bl	80017dc <HAL_GetTick>
 8001fcc:	1b80      	subs	r0, r0, r6
 8001fce:	4285      	cmp	r5, r0
 8001fd0:	d301      	bcc.n	8001fd6 <I2C_WaitOnSTOPFlagUntilTimeout+0x2e>
 8001fd2:	2d00      	cmp	r5, #0
 8001fd4:	d1ec      	bne.n	8001fb0 <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001fd6:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001fd8:	f043 0320 	orr.w	r3, r3, #32
 8001fdc:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001fde:	2320      	movs	r3, #32
 8001fe0:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8001fea:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 8001fee:	2001      	movs	r0, #1
}
 8001ff0:	bd70      	pop	{r4, r5, r6, pc}

08001ff2 <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 8001ff2:	b570      	push	{r4, r5, r6, lr}
 8001ff4:	4604      	mov	r4, r0
 8001ff6:	460d      	mov	r5, r1
 8001ff8:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001ffa:	6823      	ldr	r3, [r4, #0]
 8001ffc:	699b      	ldr	r3, [r3, #24]
 8001ffe:	075b      	lsls	r3, r3, #29
 8002000:	d40e      	bmi.n	8002020 <I2C_WaitOnRXNEFlagUntilTimeout+0x2e>
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002002:	4632      	mov	r2, r6
 8002004:	4629      	mov	r1, r5
 8002006:	4620      	mov	r0, r4
 8002008:	f7ff ff05 	bl	8001e16 <I2C_IsAcknowledgeFailed>
 800200c:	b9f0      	cbnz	r0, 800204c <I2C_WaitOnRXNEFlagUntilTimeout+0x5a>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800200e:	6823      	ldr	r3, [r4, #0]
 8002010:	699a      	ldr	r2, [r3, #24]
 8002012:	0691      	lsls	r1, r2, #26
 8002014:	d51c      	bpl.n	8002050 <I2C_WaitOnRXNEFlagUntilTimeout+0x5e>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8002016:	699a      	ldr	r2, [r3, #24]
 8002018:	0752      	lsls	r2, r2, #29
 800201a:	d503      	bpl.n	8002024 <I2C_WaitOnRXNEFlagUntilTimeout+0x32>
 800201c:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 800201e:	b10a      	cbz	r2, 8002024 <I2C_WaitOnRXNEFlagUntilTimeout+0x32>
        return HAL_OK;
 8002020:	2000      	movs	r0, #0
 8002022:	bd70      	pop	{r4, r5, r6, pc}
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002024:	2120      	movs	r1, #32
 8002026:	61d9      	str	r1, [r3, #28]
        I2C_RESET_CR2(hi2c);
 8002028:	685a      	ldr	r2, [r3, #4]
 800202a:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 800202e:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 8002032:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8002036:	f022 0201 	bic.w	r2, r2, #1
 800203a:	605a      	str	r2, [r3, #4]
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800203c:	2300      	movs	r3, #0
 800203e:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002040:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002044:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8002048:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 800204c:	2001      	movs	r0, #1
}
 800204e:	bd70      	pop	{r4, r5, r6, pc}
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002050:	f7ff fbc4 	bl	80017dc <HAL_GetTick>
 8002054:	1b80      	subs	r0, r0, r6
 8002056:	4285      	cmp	r5, r0
 8002058:	d301      	bcc.n	800205e <I2C_WaitOnRXNEFlagUntilTimeout+0x6c>
 800205a:	2d00      	cmp	r5, #0
 800205c:	d1cd      	bne.n	8001ffa <I2C_WaitOnRXNEFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800205e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002060:	f043 0320 	orr.w	r3, r3, #32
 8002064:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002066:	2320      	movs	r3, #32
 8002068:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      __HAL_UNLOCK(hi2c);
 800206c:	2300      	movs	r3, #0
 800206e:	e7eb      	b.n	8002048 <I2C_WaitOnRXNEFlagUntilTimeout+0x56>

08002070 <HAL_I2C_Init>:
{
 8002070:	b510      	push	{r4, lr}
  if (hi2c == NULL)
 8002072:	4604      	mov	r4, r0
 8002074:	2800      	cmp	r0, #0
 8002076:	d04a      	beq.n	800210e <HAL_I2C_Init+0x9e>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002078:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800207c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002080:	b91b      	cbnz	r3, 800208a <HAL_I2C_Init+0x1a>
    hi2c->Lock = HAL_UNLOCKED;
 8002082:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 8002086:	f002 fdab 	bl	8004be0 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 800208a:	2324      	movs	r3, #36	; 0x24
 800208c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 8002090:	6823      	ldr	r3, [r4, #0]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002092:	68e1      	ldr	r1, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 8002094:	681a      	ldr	r2, [r3, #0]
 8002096:	f022 0201 	bic.w	r2, r2, #1
 800209a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800209c:	6862      	ldr	r2, [r4, #4]
 800209e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80020a2:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80020a4:	689a      	ldr	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80020a6:	2901      	cmp	r1, #1
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80020a8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80020ac:	609a      	str	r2, [r3, #8]
 80020ae:	68a2      	ldr	r2, [r4, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80020b0:	d124      	bne.n	80020fc <HAL_I2C_Init+0x8c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80020b2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80020b6:	609a      	str	r2, [r3, #8]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80020b8:	685a      	ldr	r2, [r3, #4]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80020ba:	6961      	ldr	r1, [r4, #20]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80020bc:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 80020c0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80020c4:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80020c6:	68da      	ldr	r2, [r3, #12]
 80020c8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80020cc:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80020ce:	6922      	ldr	r2, [r4, #16]
 80020d0:	430a      	orrs	r2, r1
 80020d2:	69a1      	ldr	r1, [r4, #24]
 80020d4:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80020d8:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80020da:	6a21      	ldr	r1, [r4, #32]
 80020dc:	69e2      	ldr	r2, [r4, #28]
 80020de:	430a      	orrs	r2, r1
 80020e0:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 80020e2:	681a      	ldr	r2, [r3, #0]
 80020e4:	f042 0201 	orr.w	r2, r2, #1
 80020e8:	601a      	str	r2, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80020ea:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 80020ec:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80020ee:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80020f0:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80020f4:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80020f6:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
  return HAL_OK;
 80020fa:	bd10      	pop	{r4, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80020fc:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002100:	2902      	cmp	r1, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002102:	609a      	str	r2, [r3, #8]
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002104:	bf04      	itt	eq
 8002106:	f44f 6200 	moveq.w	r2, #2048	; 0x800
 800210a:	605a      	streq	r2, [r3, #4]
 800210c:	e7d4      	b.n	80020b8 <HAL_I2C_Init+0x48>
    return HAL_ERROR;
 800210e:	2001      	movs	r0, #1
}
 8002110:	bd10      	pop	{r4, pc}

08002112 <HAL_I2C_DeInit>:
{
 8002112:	b510      	push	{r4, lr}
  if (hi2c == NULL)
 8002114:	4604      	mov	r4, r0
 8002116:	b198      	cbz	r0, 8002140 <HAL_I2C_DeInit+0x2e>
  __HAL_I2C_DISABLE(hi2c);
 8002118:	6802      	ldr	r2, [r0, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 800211a:	2324      	movs	r3, #36	; 0x24
 800211c:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 8002120:	6813      	ldr	r3, [r2, #0]
 8002122:	f023 0301 	bic.w	r3, r3, #1
 8002126:	6013      	str	r3, [r2, #0]
  HAL_I2C_MspDeInit(hi2c);
 8002128:	f002 fd90 	bl	8004c4c <HAL_I2C_MspDeInit>
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800212c:	2000      	movs	r0, #0
 800212e:	6460      	str	r0, [r4, #68]	; 0x44
  __HAL_UNLOCK(hi2c);
 8002130:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_RESET;
 8002134:	f884 0041 	strb.w	r0, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002138:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800213a:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
  return HAL_OK;
 800213e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002140:	2001      	movs	r0, #1
}
 8002142:	bd10      	pop	{r4, pc}

08002144 <HAL_I2C_Master_Transmit>:
{
 8002144:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8002148:	4698      	mov	r8, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 800214a:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800214e:	2b20      	cmp	r3, #32
{
 8002150:	4604      	mov	r4, r0
 8002152:	460e      	mov	r6, r1
 8002154:	4691      	mov	r9, r2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002156:	f040 8084 	bne.w	8002262 <HAL_I2C_Master_Transmit+0x11e>
    __HAL_LOCK(hi2c);
 800215a:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800215e:	2b01      	cmp	r3, #1
 8002160:	d07f      	beq.n	8002262 <HAL_I2C_Master_Transmit+0x11e>
 8002162:	2701      	movs	r7, #1
 8002164:	f880 7040 	strb.w	r7, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8002168:	f7ff fb38 	bl	80017dc <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800216c:	2319      	movs	r3, #25
    tickstart = HAL_GetTick();
 800216e:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002170:	9000      	str	r0, [sp, #0]
 8002172:	463a      	mov	r2, r7
 8002174:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002178:	4620      	mov	r0, r4
 800217a:	f7ff fe21 	bl	8001dc0 <I2C_WaitOnFlagUntilTimeout>
 800217e:	b118      	cbz	r0, 8002188 <HAL_I2C_Master_Transmit+0x44>
      return HAL_ERROR;
 8002180:	2001      	movs	r0, #1
}
 8002182:	b003      	add	sp, #12
 8002184:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002188:	2321      	movs	r3, #33	; 0x21
 800218a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800218e:	2310      	movs	r3, #16
 8002190:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002194:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->XferCount = Size;
 8002196:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800219a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr  = pData;
 800219c:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80021a0:	b29b      	uxth	r3, r3
 80021a2:	2bff      	cmp	r3, #255	; 0xff
    hi2c->XferISR   = NULL;
 80021a4:	6360      	str	r0, [r4, #52]	; 0x34
 80021a6:	4b30      	ldr	r3, [pc, #192]	; (8002268 <HAL_I2C_Master_Transmit+0x124>)
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80021a8:	d926      	bls.n	80021f8 <HAL_I2C_Master_Transmit+0xb4>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80021aa:	22ff      	movs	r2, #255	; 0xff
 80021ac:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80021ae:	9300      	str	r3, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80021b0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80021b4:	4631      	mov	r1, r6
 80021b6:	4620      	mov	r0, r4
 80021b8:	f7ff fde8 	bl	8001d8c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80021bc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80021be:	990a      	ldr	r1, [sp, #40]	; 0x28
    while (hi2c->XferCount > 0U)
 80021c0:	b29b      	uxth	r3, r3
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80021c2:	462a      	mov	r2, r5
 80021c4:	4620      	mov	r0, r4
    while (hi2c->XferCount > 0U)
 80021c6:	b9fb      	cbnz	r3, 8002208 <HAL_I2C_Master_Transmit+0xc4>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80021c8:	f7ff feee 	bl	8001fa8 <I2C_WaitOnSTOPFlagUntilTimeout>
 80021cc:	2800      	cmp	r0, #0
 80021ce:	d1d7      	bne.n	8002180 <HAL_I2C_Master_Transmit+0x3c>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80021d0:	6823      	ldr	r3, [r4, #0]
 80021d2:	2120      	movs	r1, #32
 80021d4:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 80021d6:	685a      	ldr	r2, [r3, #4]
 80021d8:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 80021dc:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 80021e0:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 80021e4:	f022 0201 	bic.w	r2, r2, #1
 80021e8:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80021ea:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 80021ee:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80021f2:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 80021f6:	e7c4      	b.n	8002182 <HAL_I2C_Master_Transmit+0x3e>
      hi2c->XferSize = hi2c->XferCount;
 80021f8:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 80021fa:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 80021fc:	b292      	uxth	r2, r2
 80021fe:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002200:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002204:	b2d2      	uxtb	r2, r2
 8002206:	e7d5      	b.n	80021b4 <HAL_I2C_Master_Transmit+0x70>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002208:	f7ff fe42 	bl	8001e90 <I2C_WaitOnTXISFlagUntilTimeout>
 800220c:	2800      	cmp	r0, #0
 800220e:	d1b7      	bne.n	8002180 <HAL_I2C_Master_Transmit+0x3c>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002210:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002212:	6822      	ldr	r2, [r4, #0]
 8002214:	f813 1b01 	ldrb.w	r1, [r3], #1
 8002218:	6291      	str	r1, [r2, #40]	; 0x28
      hi2c->pBuffPtr++;
 800221a:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 800221c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800221e:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8002220:	3b01      	subs	r3, #1
 8002222:	b29b      	uxth	r3, r3
 8002224:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002226:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8002228:	3a01      	subs	r2, #1
 800222a:	b292      	uxth	r2, r2
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800222c:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 800222e:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002230:	2b00      	cmp	r3, #0
 8002232:	d0c3      	beq.n	80021bc <HAL_I2C_Master_Transmit+0x78>
 8002234:	2a00      	cmp	r2, #0
 8002236:	d1c1      	bne.n	80021bc <HAL_I2C_Master_Transmit+0x78>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002238:	9500      	str	r5, [sp, #0]
 800223a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800223c:	2180      	movs	r1, #128	; 0x80
 800223e:	4620      	mov	r0, r4
 8002240:	f7ff fdbe 	bl	8001dc0 <I2C_WaitOnFlagUntilTimeout>
 8002244:	2800      	cmp	r0, #0
 8002246:	d19b      	bne.n	8002180 <HAL_I2C_Master_Transmit+0x3c>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002248:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800224a:	b29b      	uxth	r3, r3
 800224c:	2bff      	cmp	r3, #255	; 0xff
 800224e:	d903      	bls.n	8002258 <HAL_I2C_Master_Transmit+0x114>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002250:	22ff      	movs	r2, #255	; 0xff
 8002252:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002254:	9000      	str	r0, [sp, #0]
 8002256:	e7ab      	b.n	80021b0 <HAL_I2C_Master_Transmit+0x6c>
          hi2c->XferSize = hi2c->XferCount;
 8002258:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800225a:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 800225c:	b292      	uxth	r2, r2
 800225e:	8522      	strh	r2, [r4, #40]	; 0x28
 8002260:	e7ce      	b.n	8002200 <HAL_I2C_Master_Transmit+0xbc>
    return HAL_BUSY;
 8002262:	2002      	movs	r0, #2
 8002264:	e78d      	b.n	8002182 <HAL_I2C_Master_Transmit+0x3e>
 8002266:	bf00      	nop
 8002268:	80002000 	.word	0x80002000

0800226c <HAL_I2C_Master_Receive>:
{
 800226c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8002270:	4698      	mov	r8, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002272:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8002276:	2b20      	cmp	r3, #32
{
 8002278:	4604      	mov	r4, r0
 800227a:	460e      	mov	r6, r1
 800227c:	4691      	mov	r9, r2
  if (hi2c->State == HAL_I2C_STATE_READY)
 800227e:	f040 8086 	bne.w	800238e <HAL_I2C_Master_Receive+0x122>
    __HAL_LOCK(hi2c);
 8002282:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8002286:	2b01      	cmp	r3, #1
 8002288:	f000 8081 	beq.w	800238e <HAL_I2C_Master_Receive+0x122>
 800228c:	2701      	movs	r7, #1
 800228e:	f880 7040 	strb.w	r7, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8002292:	f7ff faa3 	bl	80017dc <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002296:	2319      	movs	r3, #25
    tickstart = HAL_GetTick();
 8002298:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800229a:	9000      	str	r0, [sp, #0]
 800229c:	463a      	mov	r2, r7
 800229e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80022a2:	4620      	mov	r0, r4
 80022a4:	f7ff fd8c 	bl	8001dc0 <I2C_WaitOnFlagUntilTimeout>
 80022a8:	b118      	cbz	r0, 80022b2 <HAL_I2C_Master_Receive+0x46>
      return HAL_ERROR;
 80022aa:	2001      	movs	r0, #1
}
 80022ac:	b003      	add	sp, #12
 80022ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80022b2:	2322      	movs	r3, #34	; 0x22
 80022b4:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80022b8:	2310      	movs	r3, #16
 80022ba:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80022be:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->XferCount = Size;
 80022c0:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80022c4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr  = pData;
 80022c6:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80022ca:	b29b      	uxth	r3, r3
 80022cc:	2bff      	cmp	r3, #255	; 0xff
    hi2c->XferISR   = NULL;
 80022ce:	6360      	str	r0, [r4, #52]	; 0x34
 80022d0:	4b30      	ldr	r3, [pc, #192]	; (8002394 <HAL_I2C_Master_Receive+0x128>)
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80022d2:	d926      	bls.n	8002322 <HAL_I2C_Master_Receive+0xb6>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80022d4:	22ff      	movs	r2, #255	; 0xff
 80022d6:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80022d8:	9300      	str	r3, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80022da:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80022de:	4631      	mov	r1, r6
 80022e0:	4620      	mov	r0, r4
 80022e2:	f7ff fd53 	bl	8001d8c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80022e6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80022e8:	990a      	ldr	r1, [sp, #40]	; 0x28
    while (hi2c->XferCount > 0U)
 80022ea:	b29b      	uxth	r3, r3
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80022ec:	462a      	mov	r2, r5
 80022ee:	4620      	mov	r0, r4
    while (hi2c->XferCount > 0U)
 80022f0:	b9fb      	cbnz	r3, 8002332 <HAL_I2C_Master_Receive+0xc6>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80022f2:	f7ff fe59 	bl	8001fa8 <I2C_WaitOnSTOPFlagUntilTimeout>
 80022f6:	2800      	cmp	r0, #0
 80022f8:	d1d7      	bne.n	80022aa <HAL_I2C_Master_Receive+0x3e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80022fa:	6823      	ldr	r3, [r4, #0]
 80022fc:	2120      	movs	r1, #32
 80022fe:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8002300:	685a      	ldr	r2, [r3, #4]
 8002302:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 8002306:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 800230a:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 800230e:	f022 0201 	bic.w	r2, r2, #1
 8002312:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8002314:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8002318:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800231c:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8002320:	e7c4      	b.n	80022ac <HAL_I2C_Master_Receive+0x40>
      hi2c->XferSize = hi2c->XferCount;
 8002322:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8002324:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 8002326:	b292      	uxth	r2, r2
 8002328:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800232a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800232e:	b2d2      	uxtb	r2, r2
 8002330:	e7d5      	b.n	80022de <HAL_I2C_Master_Receive+0x72>
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002332:	f7ff fe5e 	bl	8001ff2 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002336:	2800      	cmp	r0, #0
 8002338:	d1b7      	bne.n	80022aa <HAL_I2C_Master_Receive+0x3e>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800233a:	6822      	ldr	r2, [r4, #0]
 800233c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800233e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002340:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8002342:	6a63      	ldr	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8002344:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->pBuffPtr++;
 8002346:	3301      	adds	r3, #1
 8002348:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 800234a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800234c:	3b01      	subs	r3, #1
 800234e:	b29b      	uxth	r3, r3
 8002350:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002352:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8002354:	3a01      	subs	r2, #1
 8002356:	b292      	uxth	r2, r2
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002358:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 800235a:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800235c:	2b00      	cmp	r3, #0
 800235e:	d0c2      	beq.n	80022e6 <HAL_I2C_Master_Receive+0x7a>
 8002360:	2a00      	cmp	r2, #0
 8002362:	d1c0      	bne.n	80022e6 <HAL_I2C_Master_Receive+0x7a>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002364:	9500      	str	r5, [sp, #0]
 8002366:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002368:	2180      	movs	r1, #128	; 0x80
 800236a:	4620      	mov	r0, r4
 800236c:	f7ff fd28 	bl	8001dc0 <I2C_WaitOnFlagUntilTimeout>
 8002370:	2800      	cmp	r0, #0
 8002372:	d19a      	bne.n	80022aa <HAL_I2C_Master_Receive+0x3e>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002374:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002376:	b29b      	uxth	r3, r3
 8002378:	2bff      	cmp	r3, #255	; 0xff
 800237a:	d903      	bls.n	8002384 <HAL_I2C_Master_Receive+0x118>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800237c:	22ff      	movs	r2, #255	; 0xff
 800237e:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002380:	9000      	str	r0, [sp, #0]
 8002382:	e7aa      	b.n	80022da <HAL_I2C_Master_Receive+0x6e>
          hi2c->XferSize = hi2c->XferCount;
 8002384:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002386:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 8002388:	b292      	uxth	r2, r2
 800238a:	8522      	strh	r2, [r4, #40]	; 0x28
 800238c:	e7cd      	b.n	800232a <HAL_I2C_Master_Receive+0xbe>
    return HAL_BUSY;
 800238e:	2002      	movs	r0, #2
 8002390:	e78c      	b.n	80022ac <HAL_I2C_Master_Receive+0x40>
 8002392:	bf00      	nop
 8002394:	80002400 	.word	0x80002400

08002398 <HAL_I2C_Mem_Write>:
{
 8002398:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800239c:	469b      	mov	fp, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 800239e:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 80023a2:	b085      	sub	sp, #20
  if (hi2c->State == HAL_I2C_STATE_READY)
 80023a4:	2b20      	cmp	r3, #32
{
 80023a6:	4604      	mov	r4, r0
 80023a8:	460f      	mov	r7, r1
 80023aa:	9203      	str	r2, [sp, #12]
 80023ac:	f8bd a03c 	ldrh.w	sl, [sp, #60]	; 0x3c
 80023b0:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
  if (hi2c->State == HAL_I2C_STATE_READY)
 80023b4:	f040 80a5 	bne.w	8002502 <HAL_I2C_Mem_Write+0x16a>
    if ((pData == NULL) || (Size == 0U))
 80023b8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80023ba:	b113      	cbz	r3, 80023c2 <HAL_I2C_Mem_Write+0x2a>
 80023bc:	f1ba 0f00 	cmp.w	sl, #0
 80023c0:	d106      	bne.n	80023d0 <HAL_I2C_Mem_Write+0x38>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80023c2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80023c6:	6463      	str	r3, [r4, #68]	; 0x44
      return HAL_ERROR;
 80023c8:	2001      	movs	r0, #1
}
 80023ca:	b005      	add	sp, #20
 80023cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_LOCK(hi2c);
 80023d0:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80023d4:	2b01      	cmp	r3, #1
 80023d6:	f000 8094 	beq.w	8002502 <HAL_I2C_Mem_Write+0x16a>
 80023da:	2501      	movs	r5, #1
 80023dc:	f880 5040 	strb.w	r5, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 80023e0:	f7ff f9fc 	bl	80017dc <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80023e4:	2319      	movs	r3, #25
 80023e6:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 80023e8:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80023ea:	462a      	mov	r2, r5
 80023ec:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80023f0:	4620      	mov	r0, r4
 80023f2:	f7ff fce5 	bl	8001dc0 <I2C_WaitOnFlagUntilTimeout>
 80023f6:	4681      	mov	r9, r0
 80023f8:	2800      	cmp	r0, #0
 80023fa:	d1e5      	bne.n	80023c8 <HAL_I2C_Mem_Write+0x30>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80023fc:	2321      	movs	r3, #33	; 0x21
 80023fe:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002402:	2340      	movs	r3, #64	; 0x40
 8002404:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->pBuffPtr  = pData;
 8002408:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800240a:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 800240c:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferISR   = NULL;
 800240e:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 8002410:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002414:	9601      	str	r6, [sp, #4]
 8002416:	f8cd 8000 	str.w	r8, [sp]
 800241a:	465b      	mov	r3, fp
 800241c:	9a03      	ldr	r2, [sp, #12]
 800241e:	4639      	mov	r1, r7
 8002420:	4620      	mov	r0, r4
 8002422:	f7ff fd5d 	bl	8001ee0 <I2C_RequestMemoryWrite>
 8002426:	b110      	cbz	r0, 800242e <HAL_I2C_Mem_Write+0x96>
      __HAL_UNLOCK(hi2c);
 8002428:	f884 9040 	strb.w	r9, [r4, #64]	; 0x40
 800242c:	e7cc      	b.n	80023c8 <HAL_I2C_Mem_Write+0x30>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800242e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002430:	b29b      	uxth	r3, r3
 8002432:	2bff      	cmp	r3, #255	; 0xff
 8002434:	d955      	bls.n	80024e2 <HAL_I2C_Mem_Write+0x14a>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002436:	22ff      	movs	r2, #255	; 0xff
 8002438:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800243a:	9000      	str	r0, [sp, #0]
 800243c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002440:	4639      	mov	r1, r7
 8002442:	4620      	mov	r0, r4
 8002444:	f7ff fca2 	bl	8001d8c <I2C_TransferConfig>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002448:	4632      	mov	r2, r6
 800244a:	4641      	mov	r1, r8
 800244c:	4620      	mov	r0, r4
 800244e:	f7ff fd1f 	bl	8001e90 <I2C_WaitOnTXISFlagUntilTimeout>
 8002452:	2800      	cmp	r0, #0
 8002454:	d1b8      	bne.n	80023c8 <HAL_I2C_Mem_Write+0x30>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002456:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002458:	6822      	ldr	r2, [r4, #0]
 800245a:	f813 1b01 	ldrb.w	r1, [r3], #1
 800245e:	6291      	str	r1, [r2, #40]	; 0x28
      hi2c->pBuffPtr++;
 8002460:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8002462:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8002464:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8002466:	3b01      	subs	r3, #1
 8002468:	b29b      	uxth	r3, r3
 800246a:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800246c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800246e:	3a01      	subs	r2, #1
 8002470:	b292      	uxth	r2, r2
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002472:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 8002474:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002476:	b1ab      	cbz	r3, 80024a4 <HAL_I2C_Mem_Write+0x10c>
 8002478:	b9a2      	cbnz	r2, 80024a4 <HAL_I2C_Mem_Write+0x10c>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800247a:	9600      	str	r6, [sp, #0]
 800247c:	4643      	mov	r3, r8
 800247e:	2180      	movs	r1, #128	; 0x80
 8002480:	4620      	mov	r0, r4
 8002482:	f7ff fc9d 	bl	8001dc0 <I2C_WaitOnFlagUntilTimeout>
 8002486:	2800      	cmp	r0, #0
 8002488:	d19e      	bne.n	80023c8 <HAL_I2C_Mem_Write+0x30>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800248a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800248c:	b29b      	uxth	r3, r3
 800248e:	2bff      	cmp	r3, #255	; 0xff
 8002490:	d92f      	bls.n	80024f2 <HAL_I2C_Mem_Write+0x15a>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002492:	22ff      	movs	r2, #255	; 0xff
 8002494:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002496:	9000      	str	r0, [sp, #0]
 8002498:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800249c:	4639      	mov	r1, r7
 800249e:	4620      	mov	r0, r4
 80024a0:	f7ff fc74 	bl	8001d8c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U);
 80024a4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80024a6:	b29b      	uxth	r3, r3
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d1cd      	bne.n	8002448 <HAL_I2C_Mem_Write+0xb0>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80024ac:	4632      	mov	r2, r6
 80024ae:	4641      	mov	r1, r8
 80024b0:	4620      	mov	r0, r4
 80024b2:	f7ff fd79 	bl	8001fa8 <I2C_WaitOnSTOPFlagUntilTimeout>
 80024b6:	2800      	cmp	r0, #0
 80024b8:	d186      	bne.n	80023c8 <HAL_I2C_Mem_Write+0x30>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80024ba:	6823      	ldr	r3, [r4, #0]
 80024bc:	2120      	movs	r1, #32
 80024be:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 80024c0:	685a      	ldr	r2, [r3, #4]
 80024c2:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 80024c6:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 80024ca:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 80024ce:	f022 0201 	bic.w	r2, r2, #1
 80024d2:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80024d4:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 80024d8:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80024dc:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 80024e0:	e773      	b.n	80023ca <HAL_I2C_Mem_Write+0x32>
      hi2c->XferSize = hi2c->XferCount;
 80024e2:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80024e4:	9000      	str	r0, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 80024e6:	b292      	uxth	r2, r2
 80024e8:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80024ea:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80024ee:	b2d2      	uxtb	r2, r2
 80024f0:	e7a6      	b.n	8002440 <HAL_I2C_Mem_Write+0xa8>
          hi2c->XferSize = hi2c->XferCount;
 80024f2:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80024f4:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 80024f6:	b292      	uxth	r2, r2
 80024f8:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80024fa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80024fe:	b2d2      	uxtb	r2, r2
 8002500:	e7cc      	b.n	800249c <HAL_I2C_Mem_Write+0x104>
    return HAL_BUSY;
 8002502:	2002      	movs	r0, #2
 8002504:	e761      	b.n	80023ca <HAL_I2C_Mem_Write+0x32>
	...

08002508 <HAL_I2C_Mem_Read>:
{
 8002508:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800250c:	469b      	mov	fp, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 800250e:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 8002512:	b085      	sub	sp, #20
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002514:	2b20      	cmp	r3, #32
{
 8002516:	4604      	mov	r4, r0
 8002518:	460f      	mov	r7, r1
 800251a:	9203      	str	r2, [sp, #12]
 800251c:	f8bd a03c 	ldrh.w	sl, [sp, #60]	; 0x3c
 8002520:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002524:	f040 80a9 	bne.w	800267a <HAL_I2C_Mem_Read+0x172>
    if ((pData == NULL) || (Size == 0U))
 8002528:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800252a:	b113      	cbz	r3, 8002532 <HAL_I2C_Mem_Read+0x2a>
 800252c:	f1ba 0f00 	cmp.w	sl, #0
 8002530:	d106      	bne.n	8002540 <HAL_I2C_Mem_Read+0x38>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002532:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002536:	6463      	str	r3, [r4, #68]	; 0x44
      return HAL_ERROR;
 8002538:	2001      	movs	r0, #1
}
 800253a:	b005      	add	sp, #20
 800253c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_LOCK(hi2c);
 8002540:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8002544:	2b01      	cmp	r3, #1
 8002546:	f000 8098 	beq.w	800267a <HAL_I2C_Mem_Read+0x172>
 800254a:	2501      	movs	r5, #1
 800254c:	f880 5040 	strb.w	r5, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8002550:	f7ff f944 	bl	80017dc <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002554:	2319      	movs	r3, #25
 8002556:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 8002558:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800255a:	462a      	mov	r2, r5
 800255c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002560:	4620      	mov	r0, r4
 8002562:	f7ff fc2d 	bl	8001dc0 <I2C_WaitOnFlagUntilTimeout>
 8002566:	4681      	mov	r9, r0
 8002568:	2800      	cmp	r0, #0
 800256a:	d1e5      	bne.n	8002538 <HAL_I2C_Mem_Read+0x30>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800256c:	2322      	movs	r3, #34	; 0x22
 800256e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002572:	2340      	movs	r3, #64	; 0x40
 8002574:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->pBuffPtr  = pData;
 8002578:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800257a:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 800257c:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferISR   = NULL;
 800257e:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 8002580:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002584:	9601      	str	r6, [sp, #4]
 8002586:	f8cd 8000 	str.w	r8, [sp]
 800258a:	465b      	mov	r3, fp
 800258c:	9a03      	ldr	r2, [sp, #12]
 800258e:	4639      	mov	r1, r7
 8002590:	4620      	mov	r0, r4
 8002592:	f7ff fcd7 	bl	8001f44 <I2C_RequestMemoryRead>
 8002596:	b110      	cbz	r0, 800259e <HAL_I2C_Mem_Read+0x96>
      __HAL_UNLOCK(hi2c);
 8002598:	f884 9040 	strb.w	r9, [r4, #64]	; 0x40
 800259c:	e7cc      	b.n	8002538 <HAL_I2C_Mem_Read+0x30>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800259e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80025a0:	b29b      	uxth	r3, r3
 80025a2:	2bff      	cmp	r3, #255	; 0xff
 80025a4:	4b36      	ldr	r3, [pc, #216]	; (8002680 <HAL_I2C_Mem_Read+0x178>)
 80025a6:	d958      	bls.n	800265a <HAL_I2C_Mem_Read+0x152>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80025a8:	22ff      	movs	r2, #255	; 0xff
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80025aa:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80025ac:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80025ae:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80025b2:	4639      	mov	r1, r7
 80025b4:	4620      	mov	r0, r4
 80025b6:	f7ff fbe9 	bl	8001d8c <I2C_TransferConfig>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80025ba:	9600      	str	r6, [sp, #0]
 80025bc:	4643      	mov	r3, r8
 80025be:	2200      	movs	r2, #0
 80025c0:	2104      	movs	r1, #4
 80025c2:	4620      	mov	r0, r4
 80025c4:	f7ff fbfc 	bl	8001dc0 <I2C_WaitOnFlagUntilTimeout>
 80025c8:	2800      	cmp	r0, #0
 80025ca:	d1b5      	bne.n	8002538 <HAL_I2C_Mem_Read+0x30>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80025cc:	6822      	ldr	r2, [r4, #0]
 80025ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80025d0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80025d2:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 80025d4:	6a63      	ldr	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 80025d6:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->pBuffPtr++;
 80025d8:	3301      	adds	r3, #1
 80025da:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 80025dc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80025de:	3b01      	subs	r3, #1
 80025e0:	b29b      	uxth	r3, r3
 80025e2:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80025e4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80025e6:	3a01      	subs	r2, #1
 80025e8:	b292      	uxth	r2, r2
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80025ea:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 80025ec:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80025ee:	b1ab      	cbz	r3, 800261c <HAL_I2C_Mem_Read+0x114>
 80025f0:	b9a2      	cbnz	r2, 800261c <HAL_I2C_Mem_Read+0x114>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80025f2:	9600      	str	r6, [sp, #0]
 80025f4:	4643      	mov	r3, r8
 80025f6:	2180      	movs	r1, #128	; 0x80
 80025f8:	4620      	mov	r0, r4
 80025fa:	f7ff fbe1 	bl	8001dc0 <I2C_WaitOnFlagUntilTimeout>
 80025fe:	2800      	cmp	r0, #0
 8002600:	d19a      	bne.n	8002538 <HAL_I2C_Mem_Read+0x30>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002602:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002604:	b29b      	uxth	r3, r3
 8002606:	2bff      	cmp	r3, #255	; 0xff
 8002608:	d92f      	bls.n	800266a <HAL_I2C_Mem_Read+0x162>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800260a:	22ff      	movs	r2, #255	; 0xff
 800260c:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800260e:	9000      	str	r0, [sp, #0]
 8002610:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002614:	4639      	mov	r1, r7
 8002616:	4620      	mov	r0, r4
 8002618:	f7ff fbb8 	bl	8001d8c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U);
 800261c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800261e:	b29b      	uxth	r3, r3
 8002620:	2b00      	cmp	r3, #0
 8002622:	d1ca      	bne.n	80025ba <HAL_I2C_Mem_Read+0xb2>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002624:	4632      	mov	r2, r6
 8002626:	4641      	mov	r1, r8
 8002628:	4620      	mov	r0, r4
 800262a:	f7ff fcbd 	bl	8001fa8 <I2C_WaitOnSTOPFlagUntilTimeout>
 800262e:	2800      	cmp	r0, #0
 8002630:	d182      	bne.n	8002538 <HAL_I2C_Mem_Read+0x30>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002632:	6823      	ldr	r3, [r4, #0]
 8002634:	2120      	movs	r1, #32
 8002636:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8002638:	685a      	ldr	r2, [r3, #4]
 800263a:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 800263e:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 8002642:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8002646:	f022 0201 	bic.w	r2, r2, #1
 800264a:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800264c:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8002650:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002654:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8002658:	e76f      	b.n	800253a <HAL_I2C_Mem_Read+0x32>
      hi2c->XferSize = hi2c->XferCount;
 800265a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800265c:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 800265e:	b292      	uxth	r2, r2
 8002660:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8002662:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002666:	b2d2      	uxtb	r2, r2
 8002668:	e7a3      	b.n	80025b2 <HAL_I2C_Mem_Read+0xaa>
          hi2c->XferSize = hi2c->XferCount;
 800266a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800266c:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 800266e:	b292      	uxth	r2, r2
 8002670:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002672:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002676:	b2d2      	uxtb	r2, r2
 8002678:	e7cc      	b.n	8002614 <HAL_I2C_Mem_Read+0x10c>
    return HAL_BUSY;
 800267a:	2002      	movs	r0, #2
 800267c:	e75d      	b.n	800253a <HAL_I2C_Mem_Read+0x32>
 800267e:	bf00      	nop
 8002680:	80002400 	.word	0x80002400

08002684 <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002684:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8002688:	b2d2      	uxtb	r2, r2
 800268a:	2a20      	cmp	r2, #32
{
 800268c:	b510      	push	{r4, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 800268e:	d11d      	bne.n	80026cc <HAL_I2CEx_ConfigAnalogFilter+0x48>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002690:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8002694:	2b01      	cmp	r3, #1
 8002696:	d019      	beq.n	80026cc <HAL_I2CEx_ConfigAnalogFilter+0x48>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002698:	2324      	movs	r3, #36	; 0x24
 800269a:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800269e:	6803      	ldr	r3, [r0, #0]
 80026a0:	681c      	ldr	r4, [r3, #0]
 80026a2:	f024 0401 	bic.w	r4, r4, #1
 80026a6:	601c      	str	r4, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80026a8:	681c      	ldr	r4, [r3, #0]
 80026aa:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
 80026ae:	601c      	str	r4, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80026b0:	681c      	ldr	r4, [r3, #0]
 80026b2:	4321      	orrs	r1, r4
 80026b4:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80026b6:	6819      	ldr	r1, [r3, #0]
 80026b8:	f041 0101 	orr.w	r1, r1, #1
 80026bc:	6019      	str	r1, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80026be:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 80026c0:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 80026c4:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 80026c8:	4618      	mov	r0, r3
 80026ca:	bd10      	pop	{r4, pc}
  }
  else
  {
    return HAL_BUSY;
 80026cc:	2002      	movs	r0, #2
  }
}
 80026ce:	bd10      	pop	{r4, pc}

080026d0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80026d0:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80026d2:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
 80026d6:	b2e4      	uxtb	r4, r4
 80026d8:	2c20      	cmp	r4, #32
 80026da:	d11c      	bne.n	8002716 <HAL_I2CEx_ConfigDigitalFilter+0x46>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80026dc:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80026e0:	2b01      	cmp	r3, #1
 80026e2:	d018      	beq.n	8002716 <HAL_I2CEx_ConfigDigitalFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 80026e4:	2324      	movs	r3, #36	; 0x24
 80026e6:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80026ea:	6803      	ldr	r3, [r0, #0]
 80026ec:	681a      	ldr	r2, [r3, #0]
 80026ee:	f022 0201 	bic.w	r2, r2, #1
 80026f2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80026f4:	681a      	ldr	r2, [r3, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80026f6:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80026fa:	ea42 2101 	orr.w	r1, r2, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80026fe:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002700:	681a      	ldr	r2, [r3, #0]
 8002702:	f042 0201 	orr.w	r2, r2, #1
 8002706:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002708:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 800270a:	f880 4041 	strb.w	r4, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 800270e:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8002712:	4618      	mov	r0, r3
 8002714:	bd10      	pop	{r4, pc}
  }
  else
  {
    return HAL_BUSY;
 8002716:	2002      	movs	r0, #2
  }
}
 8002718:	bd10      	pop	{r4, pc}

0800271a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800271a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800271e:	4604      	mov	r4, r0
{
 8002720:	b08a      	sub	sp, #40	; 0x28
  if (hpcd == NULL)
 8002722:	2800      	cmp	r0, #0
 8002724:	d074      	beq.n	8002810 <HAL_PCD_Init+0xf6>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002726:	f890 33bd 	ldrb.w	r3, [r0, #957]	; 0x3bd
 800272a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800272e:	b91b      	cbnz	r3, 8002738 <HAL_PCD_Init+0x1e>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002730:	f880 23bc 	strb.w	r2, [r0, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002734:	f002 fbb6 	bl	8004ea4 <HAL_PCD_MspInit>
  }

  hpcd->State = HAL_PCD_STATE_BUSY;

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002738:	4625      	mov	r5, r4
  hpcd->State = HAL_PCD_STATE_BUSY;
 800273a:	2303      	movs	r3, #3
  __HAL_PCD_DISABLE(hpcd);
 800273c:	f855 0b10 	ldr.w	r0, [r5], #16
  hpcd->State = HAL_PCD_STATE_BUSY;
 8002740:	f884 33bd 	strb.w	r3, [r4, #957]	; 0x3bd
  __HAL_PCD_DISABLE(hpcd);
 8002744:	f001 fd5f 	bl	8004206 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  (void)USB_CoreInit(hpcd->Instance, hpcd->Init);
 8002748:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800274a:	466e      	mov	r6, sp
 800274c:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800274e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002750:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8002752:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002756:	e886 0003 	stmia.w	r6, {r0, r1}
 800275a:	f104 0804 	add.w	r8, r4, #4
 800275e:	e898 000e 	ldmia.w	r8, {r1, r2, r3}
 8002762:	6820      	ldr	r0, [r4, #0]
 8002764:	f001 fd20 	bl	80041a8 <USB_CoreInit>

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002768:	2100      	movs	r1, #0
 800276a:	6820      	ldr	r0, [r4, #0]
 800276c:	f001 fd51 	bl	8004212 <USB_SetCurrentMode>
 8002770:	2100      	movs	r1, #0
 8002772:	4622      	mov	r2, r4
 8002774:	4623      	mov	r3, r4
 8002776:	f104 0510 	add.w	r5, r4, #16

  /* Init endpoints structures */
  for (i = 0U; i < 15U; i++)
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800277a:	2601      	movs	r6, #1
    hpcd->IN_ep[i].num = i;
    hpcd->IN_ep[i].tx_fifo_num = i;
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800277c:	4608      	mov	r0, r1
    hpcd->IN_ep[i].num = i;
 800277e:	f883 103c 	strb.w	r1, [r3, #60]	; 0x3c
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002782:	f8a3 1042 	strh.w	r1, [r3, #66]	; 0x42
 8002786:	3101      	adds	r1, #1
  for (i = 0U; i < 15U; i++)
 8002788:	290f      	cmp	r1, #15
    hpcd->IN_ep[i].is_in = 1U;
 800278a:	f883 603d 	strb.w	r6, [r3, #61]	; 0x3d
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800278e:	f883 003f 	strb.w	r0, [r3, #63]	; 0x3f
    hpcd->IN_ep[i].maxpacket = 0U;
 8002792:	6458      	str	r0, [r3, #68]	; 0x44
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002794:	6498      	str	r0, [r3, #72]	; 0x48
    hpcd->IN_ep[i].xfer_len = 0U;
 8002796:	6518      	str	r0, [r3, #80]	; 0x50
 8002798:	f103 031c 	add.w	r3, r3, #28
  for (i = 0U; i < 15U; i++)
 800279c:	d1ef      	bne.n	800277e <HAL_PCD_Init+0x64>
 800279e:	2300      	movs	r3, #0
  }

  for (i = 0U; i < 15U; i++)
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80027a0:	461f      	mov	r7, r3
    hpcd->OUT_ep[i].num = i;
 80027a2:	f882 31fc 	strb.w	r3, [r2, #508]	; 0x1fc
 80027a6:	3301      	adds	r3, #1
  for (i = 0U; i < 15U; i++)
 80027a8:	2b0f      	cmp	r3, #15
    hpcd->OUT_ep[i].is_in = 0U;
 80027aa:	f882 71fd 	strb.w	r7, [r2, #509]	; 0x1fd
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80027ae:	f882 71ff 	strb.w	r7, [r2, #511]	; 0x1ff
    hpcd->OUT_ep[i].maxpacket = 0U;
 80027b2:	f8c2 7204 	str.w	r7, [r2, #516]	; 0x204
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80027b6:	f8c2 7208 	str.w	r7, [r2, #520]	; 0x208
    hpcd->OUT_ep[i].xfer_len = 0U;
 80027ba:	f8c2 7210 	str.w	r7, [r2, #528]	; 0x210
 80027be:	f102 021c 	add.w	r2, r2, #28
  for (i = 0U; i < 15U; i++)
 80027c2:	d1ee      	bne.n	80027a2 <HAL_PCD_Init+0x88>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 80027c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80027c6:	466e      	mov	r6, sp
 80027c8:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80027ca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80027cc:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80027ce:	e895 0003 	ldmia.w	r5, {r0, r1}
 80027d2:	e886 0003 	stmia.w	r6, {r0, r1}
 80027d6:	e898 000e 	ldmia.w	r8, {r1, r2, r3}
 80027da:	6820      	ldr	r0, [r4, #0]
 80027dc:	f001 fd5a 	bl	8004294 <USB_DevInit>

  hpcd->USB_Address = 0U;
  hpcd->State = HAL_PCD_STATE_READY;
 80027e0:	2301      	movs	r3, #1
  hpcd->USB_Address = 0U;
 80027e2:	f884 7038 	strb.w	r7, [r4, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80027e6:	f884 33bd 	strb.w	r3, [r4, #957]	; 0x3bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80027ea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80027ec:	2b01      	cmp	r3, #1
 80027ee:	d102      	bne.n	80027f6 <HAL_PCD_Init+0xdc>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80027f0:	4620      	mov	r0, r4
 80027f2:	f000 f80f 	bl	8002814 <HAL_PCDEx_ActivateLPM>
  }

  /* Activate Battery charging */
  if (hpcd->Init.battery_charging_enable == 1U)
 80027f6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80027f8:	2b01      	cmp	r3, #1
 80027fa:	d102      	bne.n	8002802 <HAL_PCD_Init+0xe8>
  {
    (void)HAL_PCDEx_ActivateBCD(hpcd);
 80027fc:	4620      	mov	r0, r4
 80027fe:	f000 f81c 	bl	800283a <HAL_PCDEx_ActivateBCD>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8002802:	6820      	ldr	r0, [r4, #0]
 8002804:	f001 fde2 	bl	80043cc <USB_DevDisconnect>

  return HAL_OK;
 8002808:	2000      	movs	r0, #0
}
 800280a:	b00a      	add	sp, #40	; 0x28
 800280c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_ERROR;
 8002810:	2001      	movs	r0, #1
 8002812:	e7fa      	b.n	800280a <HAL_PCD_Init+0xf0>

08002814 <HAL_PCDEx_ActivateLPM>:
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002814:	6802      	ldr	r2, [r0, #0]
{
 8002816:	4603      	mov	r3, r0

  hpcd->lpm_active = 1U;
 8002818:	2101      	movs	r1, #1
 800281a:	f8c0 13fc 	str.w	r1, [r0, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 800281e:	2000      	movs	r0, #0
 8002820:	f883 03f4 	strb.w	r0, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002824:	6993      	ldr	r3, [r2, #24]
 8002826:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800282a:	6193      	str	r3, [r2, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800282c:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800282e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002832:	f043 0303 	orr.w	r3, r3, #3
 8002836:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
}
 8002838:	4770      	bx	lr

0800283a <HAL_PCDEx_ActivateBCD>:
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateBCD(PCD_HandleTypeDef *hpcd)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800283a:	6802      	ldr	r2, [r0, #0]

  hpcd->battery_charging_active = 1U;
 800283c:	2301      	movs	r3, #1
 800283e:	f8c0 3400 	str.w	r3, [r0, #1024]	; 0x400
  USBx->GCCFG |= (USB_OTG_GCCFG_BCDEN);
 8002842:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8002844:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002848:	6393      	str	r3, [r2, #56]	; 0x38

  return HAL_OK;
}
 800284a:	2000      	movs	r0, #0
 800284c:	4770      	bx	lr
	...

08002850 <HAL_PWR_EnableBkUpAccess>:
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002850:	4a02      	ldr	r2, [pc, #8]	; (800285c <HAL_PWR_EnableBkUpAccess+0xc>)
 8002852:	6813      	ldr	r3, [r2, #0]
 8002854:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002858:	6013      	str	r3, [r2, #0]
 800285a:	4770      	bx	lr
 800285c:	40007000 	.word	0x40007000

08002860 <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002860:	4b02      	ldr	r3, [pc, #8]	; (800286c <HAL_PWREx_GetVoltageRange+0xc>)
 8002862:	6818      	ldr	r0, [r3, #0]
#endif
}
 8002864:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 8002868:	4770      	bx	lr
 800286a:	bf00      	nop
 800286c:	40007000 	.word	0x40007000

08002870 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002870:	4b17      	ldr	r3, [pc, #92]	; (80028d0 <HAL_PWREx_ControlVoltageScaling+0x60>)
#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002872:	681a      	ldr	r2, [r3, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002874:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002878:	f402 62c0 	and.w	r2, r2, #1536	; 0x600
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800287c:	d11c      	bne.n	80028b8 <HAL_PWREx_ControlVoltageScaling+0x48>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800287e:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8002882:	d015      	beq.n	80028b0 <HAL_PWREx_ControlVoltageScaling+0x40>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002884:	681a      	ldr	r2, [r3, #0]
 8002886:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 800288a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800288e:	601a      	str	r2, [r3, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002890:	4a10      	ldr	r2, [pc, #64]	; (80028d4 <HAL_PWREx_ControlVoltageScaling+0x64>)
 8002892:	6811      	ldr	r1, [r2, #0]
 8002894:	2232      	movs	r2, #50	; 0x32
 8002896:	434a      	muls	r2, r1
 8002898:	490f      	ldr	r1, [pc, #60]	; (80028d8 <HAL_PWREx_ControlVoltageScaling+0x68>)
 800289a:	fbb2 f2f1 	udiv	r2, r2, r1
 800289e:	4619      	mov	r1, r3
 80028a0:	3201      	adds	r2, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80028a2:	6958      	ldr	r0, [r3, #20]
 80028a4:	0540      	lsls	r0, r0, #21
 80028a6:	d500      	bpl.n	80028aa <HAL_PWREx_ControlVoltageScaling+0x3a>
 80028a8:	b922      	cbnz	r2, 80028b4 <HAL_PWREx_ControlVoltageScaling+0x44>
      {
        wait_loop_index--;
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80028aa:	694b      	ldr	r3, [r1, #20]
 80028ac:	055b      	lsls	r3, r3, #21
 80028ae:	d40d      	bmi.n	80028cc <HAL_PWREx_ControlVoltageScaling+0x5c>
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80028b0:	2000      	movs	r0, #0
 80028b2:	4770      	bx	lr
        wait_loop_index--;
 80028b4:	3a01      	subs	r2, #1
 80028b6:	e7f4      	b.n	80028a2 <HAL_PWREx_ControlVoltageScaling+0x32>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80028b8:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80028bc:	bf1f      	itttt	ne
 80028be:	681a      	ldrne	r2, [r3, #0]
 80028c0:	f422 62c0 	bicne.w	r2, r2, #1536	; 0x600
 80028c4:	f442 6280 	orrne.w	r2, r2, #1024	; 0x400
 80028c8:	601a      	strne	r2, [r3, #0]
 80028ca:	e7f1      	b.n	80028b0 <HAL_PWREx_ControlVoltageScaling+0x40>
        return HAL_TIMEOUT;
 80028cc:	2003      	movs	r0, #3
}
 80028ce:	4770      	bx	lr
 80028d0:	40007000 	.word	0x40007000
 80028d4:	2000024c 	.word	0x2000024c
 80028d8:	000f4240 	.word	0x000f4240

080028dc <HAL_PWREx_EnableVddUSB>:
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 80028dc:	4a02      	ldr	r2, [pc, #8]	; (80028e8 <HAL_PWREx_EnableVddUSB+0xc>)
 80028de:	6853      	ldr	r3, [r2, #4]
 80028e0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80028e4:	6053      	str	r3, [r2, #4]
 80028e6:	4770      	bx	lr
 80028e8:	40007000 	.word	0x40007000

080028ec <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80028ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80028f0:	9d06      	ldr	r5, [sp, #24]
 80028f2:	4604      	mov	r4, r0
 80028f4:	460f      	mov	r7, r1
 80028f6:	4616      	mov	r6, r2
 80028f8:	4698      	mov	r8, r3
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80028fa:	6821      	ldr	r1, [r4, #0]
 80028fc:	688a      	ldr	r2, [r1, #8]
 80028fe:	423a      	tst	r2, r7
 8002900:	bf14      	ite	ne
 8002902:	2201      	movne	r2, #1
 8002904:	2200      	moveq	r2, #0
 8002906:	42b2      	cmp	r2, r6
 8002908:	d102      	bne.n	8002910 <QSPI_WaitFlagStateUntilTimeout+0x24>

        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 800290a:	2000      	movs	r0, #0
}
 800290c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 8002910:	1c6b      	adds	r3, r5, #1
 8002912:	d0f3      	beq.n	80028fc <QSPI_WaitFlagStateUntilTimeout+0x10>
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002914:	f7fe ff62 	bl	80017dc <HAL_GetTick>
 8002918:	eba0 0008 	sub.w	r0, r0, r8
 800291c:	4285      	cmp	r5, r0
 800291e:	d301      	bcc.n	8002924 <QSPI_WaitFlagStateUntilTimeout+0x38>
 8002920:	2d00      	cmp	r5, #0
 8002922:	d1ea      	bne.n	80028fa <QSPI_WaitFlagStateUntilTimeout+0xe>
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8002924:	2304      	movs	r3, #4
 8002926:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 800292a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800292c:	f043 0301 	orr.w	r3, r3, #1
 8002930:	63e3      	str	r3, [r4, #60]	; 0x3c
 8002932:	2001      	movs	r0, #1
 8002934:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08002938 <HAL_QSPI_Init>:
{
 8002938:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800293a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800293c:	f7fe ff4e 	bl	80017dc <HAL_GetTick>
 8002940:	4605      	mov	r5, r0
  if(hqspi == NULL)
 8002942:	2c00      	cmp	r4, #0
 8002944:	d049      	beq.n	80029da <HAL_QSPI_Init+0xa2>
  __HAL_LOCK(hqspi);
 8002946:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 800294a:	2b01      	cmp	r3, #1
 800294c:	d047      	beq.n	80029de <HAL_QSPI_Init+0xa6>
 800294e:	2301      	movs	r3, #1
 8002950:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8002954:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8002958:	f002 03ff 	and.w	r3, r2, #255	; 0xff
 800295c:	b93a      	cbnz	r2, 800296e <HAL_QSPI_Init+0x36>
    hqspi->Lock = HAL_UNLOCKED;
 800295e:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
    HAL_QSPI_MspInit(hqspi);
 8002962:	4620      	mov	r0, r4
 8002964:	f002 f988 	bl	8004c78 <HAL_QSPI_MspInit>
  hqspi->Timeout = Timeout;
 8002968:	f241 3388 	movw	r3, #5000	; 0x1388
 800296c:	6423      	str	r3, [r4, #64]	; 0x40
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 800296e:	6820      	ldr	r0, [r4, #0]
 8002970:	68a1      	ldr	r1, [r4, #8]
 8002972:	6802      	ldr	r2, [r0, #0]
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8002974:	6c23      	ldr	r3, [r4, #64]	; 0x40
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8002976:	3901      	subs	r1, #1
 8002978:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 800297c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002980:	6002      	str	r2, [r0, #0]
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8002982:	2120      	movs	r1, #32
 8002984:	9300      	str	r3, [sp, #0]
 8002986:	2200      	movs	r2, #0
 8002988:	462b      	mov	r3, r5
 800298a:	4620      	mov	r0, r4
 800298c:	f7ff ffae 	bl	80028ec <QSPI_WaitFlagStateUntilTimeout>
  if(status == HAL_OK)
 8002990:	b9f0      	cbnz	r0, 80029d0 <HAL_QSPI_Init+0x98>
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 8002992:	6822      	ldr	r2, [r4, #0]
 8002994:	6865      	ldr	r5, [r4, #4]
 8002996:	6811      	ldr	r1, [r2, #0]
 8002998:	68e3      	ldr	r3, [r4, #12]
 800299a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 800299e:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
 80029a2:	f021 0110 	bic.w	r1, r1, #16
 80029a6:	430b      	orrs	r3, r1
 80029a8:	6013      	str	r3, [r2, #0]
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 80029aa:	69a1      	ldr	r1, [r4, #24]
 80029ac:	6963      	ldr	r3, [r4, #20]
 80029ae:	6855      	ldr	r5, [r2, #4]
 80029b0:	430b      	orrs	r3, r1
 80029b2:	6921      	ldr	r1, [r4, #16]
 80029b4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80029b8:	490a      	ldr	r1, [pc, #40]	; (80029e4 <HAL_QSPI_Init+0xac>)
 80029ba:	4029      	ands	r1, r5
 80029bc:	430b      	orrs	r3, r1
 80029be:	6053      	str	r3, [r2, #4]
    __HAL_QSPI_ENABLE(hqspi);
 80029c0:	6813      	ldr	r3, [r2, #0]
 80029c2:	f043 0301 	orr.w	r3, r3, #1
 80029c6:	6013      	str	r3, [r2, #0]
    hqspi->State = HAL_QSPI_STATE_READY;
 80029c8:	2301      	movs	r3, #1
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80029ca:	63e0      	str	r0, [r4, #60]	; 0x3c
    hqspi->State = HAL_QSPI_STATE_READY;
 80029cc:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UNLOCK(hqspi);
 80029d0:	2300      	movs	r3, #0
 80029d2:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
}
 80029d6:	b003      	add	sp, #12
 80029d8:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 80029da:	2001      	movs	r0, #1
 80029dc:	e7fb      	b.n	80029d6 <HAL_QSPI_Init+0x9e>
  __HAL_LOCK(hqspi);
 80029de:	2002      	movs	r0, #2
 80029e0:	e7f9      	b.n	80029d6 <HAL_QSPI_Init+0x9e>
 80029e2:	bf00      	nop
 80029e4:	ffe0f8fe 	.word	0xffe0f8fe

080029e8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80029e8:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80029ea:	4d1e      	ldr	r5, [pc, #120]	; (8002a64 <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 80029ec:	6dab      	ldr	r3, [r5, #88]	; 0x58
 80029ee:	00da      	lsls	r2, r3, #3
{
 80029f0:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80029f2:	d518      	bpl.n	8002a26 <RCC_SetFlashLatencyFromMSIRange+0x3e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80029f4:	f7ff ff34 	bl	8002860 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80029f8:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80029fc:	d123      	bne.n	8002a46 <RCC_SetFlashLatencyFromMSIRange+0x5e>
  {
    if(msirange > RCC_MSIRANGE_8)
 80029fe:	2c80      	cmp	r4, #128	; 0x80
 8002a00:	d929      	bls.n	8002a56 <RCC_SetFlashLatencyFromMSIRange+0x6e>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002a02:	2ca0      	cmp	r4, #160	; 0xa0
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002a04:	bf8c      	ite	hi
 8002a06:	2002      	movhi	r0, #2
 8002a08:	2001      	movls	r0, #1
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002a0a:	4a17      	ldr	r2, [pc, #92]	; (8002a68 <RCC_SetFlashLatencyFromMSIRange+0x80>)
 8002a0c:	6813      	ldr	r3, [r2, #0]
 8002a0e:	f023 0307 	bic.w	r3, r3, #7
 8002a12:	4303      	orrs	r3, r0
 8002a14:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002a16:	6813      	ldr	r3, [r2, #0]
 8002a18:	f003 0307 	and.w	r3, r3, #7
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 8002a1c:	1a18      	subs	r0, r3, r0
 8002a1e:	bf18      	it	ne
 8002a20:	2001      	movne	r0, #1
 8002a22:	b003      	add	sp, #12
 8002a24:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 8002a26:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8002a28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a2c:	65ab      	str	r3, [r5, #88]	; 0x58
 8002a2e:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8002a30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a34:	9301      	str	r3, [sp, #4]
 8002a36:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8002a38:	f7ff ff12 	bl	8002860 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8002a3c:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8002a3e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a42:	65ab      	str	r3, [r5, #88]	; 0x58
 8002a44:	e7d8      	b.n	80029f8 <RCC_SetFlashLatencyFromMSIRange+0x10>
    if(msirange > RCC_MSIRANGE_8)
 8002a46:	2c80      	cmp	r4, #128	; 0x80
 8002a48:	d807      	bhi.n	8002a5a <RCC_SetFlashLatencyFromMSIRange+0x72>
      if(msirange == RCC_MSIRANGE_8)
 8002a4a:	d008      	beq.n	8002a5e <RCC_SetFlashLatencyFromMSIRange+0x76>
      else if(msirange == RCC_MSIRANGE_7)
 8002a4c:	f1a4 0370 	sub.w	r3, r4, #112	; 0x70
 8002a50:	4258      	negs	r0, r3
 8002a52:	4158      	adcs	r0, r3
 8002a54:	e7d9      	b.n	8002a0a <RCC_SetFlashLatencyFromMSIRange+0x22>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002a56:	2000      	movs	r0, #0
 8002a58:	e7d7      	b.n	8002a0a <RCC_SetFlashLatencyFromMSIRange+0x22>
      latency = FLASH_LATENCY_3; /* 3WS */
 8002a5a:	2003      	movs	r0, #3
 8002a5c:	e7d5      	b.n	8002a0a <RCC_SetFlashLatencyFromMSIRange+0x22>
        latency = FLASH_LATENCY_2; /* 2WS */
 8002a5e:	2002      	movs	r0, #2
 8002a60:	e7d3      	b.n	8002a0a <RCC_SetFlashLatencyFromMSIRange+0x22>
 8002a62:	bf00      	nop
 8002a64:	40021000 	.word	0x40021000
 8002a68:	40022000 	.word	0x40022000

08002a6c <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a6c:	4b25      	ldr	r3, [pc, #148]	; (8002b04 <HAL_RCC_GetSysClockFreq+0x98>)
 8002a6e:	689a      	ldr	r2, [r3, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002a70:	68d9      	ldr	r1, [r3, #12]
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002a72:	f012 020c 	ands.w	r2, r2, #12
 8002a76:	d005      	beq.n	8002a84 <HAL_RCC_GetSysClockFreq+0x18>
 8002a78:	2a0c      	cmp	r2, #12
 8002a7a:	d115      	bne.n	8002aa8 <HAL_RCC_GetSysClockFreq+0x3c>
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002a7c:	f001 0103 	and.w	r1, r1, #3
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002a80:	2901      	cmp	r1, #1
 8002a82:	d118      	bne.n	8002ab6 <HAL_RCC_GetSysClockFreq+0x4a>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002a84:	6819      	ldr	r1, [r3, #0]
    msirange = MSIRangeTable[msirange];
 8002a86:	4820      	ldr	r0, [pc, #128]	; (8002b08 <HAL_RCC_GetSysClockFreq+0x9c>)
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002a88:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002a8a:	bf55      	itete	pl
 8002a8c:	f8d3 1094 	ldrpl.w	r1, [r3, #148]	; 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002a90:	6819      	ldrmi	r1, [r3, #0]
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002a92:	f3c1 2103 	ubfxpl	r1, r1, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002a96:	f3c1 1103 	ubfxmi	r1, r1, #4, #4
    msirange = MSIRangeTable[msirange];
 8002a9a:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002a9e:	b382      	cbz	r2, 8002b02 <HAL_RCC_GetSysClockFreq+0x96>
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002aa0:	2a0c      	cmp	r2, #12
 8002aa2:	d009      	beq.n	8002ab8 <HAL_RCC_GetSysClockFreq+0x4c>
 8002aa4:	2000      	movs	r0, #0
  return sysclockfreq;
 8002aa6:	4770      	bx	lr
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002aa8:	2a04      	cmp	r2, #4
 8002aaa:	d029      	beq.n	8002b00 <HAL_RCC_GetSysClockFreq+0x94>
 8002aac:	2a08      	cmp	r2, #8
 8002aae:	4817      	ldr	r0, [pc, #92]	; (8002b0c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002ab0:	bf18      	it	ne
 8002ab2:	2000      	movne	r0, #0
 8002ab4:	4770      	bx	lr
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002ab6:	2000      	movs	r0, #0
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002ab8:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002aba:	68da      	ldr	r2, [r3, #12]
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002abc:	f001 0103 	and.w	r1, r1, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002ac0:	f3c2 1202 	ubfx	r2, r2, #4, #3
    switch (pllsource)
 8002ac4:	2902      	cmp	r1, #2
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002ac6:	f102 0201 	add.w	r2, r2, #1
    switch (pllsource)
 8002aca:	d005      	beq.n	8002ad8 <HAL_RCC_GetSysClockFreq+0x6c>
 8002acc:	2903      	cmp	r1, #3
 8002ace:	d012      	beq.n	8002af6 <HAL_RCC_GetSysClockFreq+0x8a>
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002ad0:	68d9      	ldr	r1, [r3, #12]
 8002ad2:	f3c1 2106 	ubfx	r1, r1, #8, #7
 8002ad6:	e003      	b.n	8002ae0 <HAL_RCC_GetSysClockFreq+0x74>
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002ad8:	68d9      	ldr	r1, [r3, #12]
 8002ada:	480d      	ldr	r0, [pc, #52]	; (8002b10 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002adc:	f3c1 2106 	ubfx	r1, r1, #8, #7
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002ae0:	68db      	ldr	r3, [r3, #12]
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002ae2:	fbb0 f0f2 	udiv	r0, r0, r2
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002ae6:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8002aea:	3301      	adds	r3, #1
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002aec:	4348      	muls	r0, r1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002aee:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 8002af0:	fbb0 f0f3 	udiv	r0, r0, r3
 8002af4:	4770      	bx	lr
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002af6:	68d9      	ldr	r1, [r3, #12]
 8002af8:	4804      	ldr	r0, [pc, #16]	; (8002b0c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002afa:	f3c1 2106 	ubfx	r1, r1, #8, #7
 8002afe:	e7ef      	b.n	8002ae0 <HAL_RCC_GetSysClockFreq+0x74>
    sysclockfreq = HSI_VALUE;
 8002b00:	4803      	ldr	r0, [pc, #12]	; (8002b10 <HAL_RCC_GetSysClockFreq+0xa4>)
}
 8002b02:	4770      	bx	lr
 8002b04:	40021000 	.word	0x40021000
 8002b08:	0800a35c 	.word	0x0800a35c
 8002b0c:	007a1200 	.word	0x007a1200
 8002b10:	00f42400 	.word	0x00f42400

08002b14 <HAL_RCC_OscConfig>:
{
 8002b14:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(RCC_OscInitStruct == NULL)
 8002b18:	4605      	mov	r5, r0
 8002b1a:	b918      	cbnz	r0, 8002b24 <HAL_RCC_OscConfig+0x10>
    return HAL_ERROR;
 8002b1c:	2001      	movs	r0, #1
}
 8002b1e:	b003      	add	sp, #12
 8002b20:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b24:	4ca5      	ldr	r4, [pc, #660]	; (8002dbc <HAL_RCC_OscConfig+0x2a8>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002b26:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b28:	68a6      	ldr	r6, [r4, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002b2a:	68e7      	ldr	r7, [r4, #12]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002b2c:	06db      	lsls	r3, r3, #27
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b2e:	f006 060c 	and.w	r6, r6, #12
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002b32:	f007 0703 	and.w	r7, r7, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002b36:	d53c      	bpl.n	8002bb2 <HAL_RCC_OscConfig+0x9e>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002b38:	b11e      	cbz	r6, 8002b42 <HAL_RCC_OscConfig+0x2e>
 8002b3a:	2e0c      	cmp	r6, #12
 8002b3c:	d163      	bne.n	8002c06 <HAL_RCC_OscConfig+0xf2>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002b3e:	2f01      	cmp	r7, #1
 8002b40:	d161      	bne.n	8002c06 <HAL_RCC_OscConfig+0xf2>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002b42:	6823      	ldr	r3, [r4, #0]
 8002b44:	0798      	lsls	r0, r3, #30
 8002b46:	d502      	bpl.n	8002b4e <HAL_RCC_OscConfig+0x3a>
 8002b48:	69ab      	ldr	r3, [r5, #24]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d0e6      	beq.n	8002b1c <HAL_RCC_OscConfig+0x8>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002b4e:	6823      	ldr	r3, [r4, #0]
 8002b50:	6a28      	ldr	r0, [r5, #32]
 8002b52:	0719      	lsls	r1, r3, #28
 8002b54:	bf56      	itet	pl
 8002b56:	f8d4 3094 	ldrpl.w	r3, [r4, #148]	; 0x94
 8002b5a:	6823      	ldrmi	r3, [r4, #0]
 8002b5c:	091b      	lsrpl	r3, r3, #4
 8002b5e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002b62:	4283      	cmp	r3, r0
 8002b64:	d23a      	bcs.n	8002bdc <HAL_RCC_OscConfig+0xc8>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002b66:	f7ff ff3f 	bl	80029e8 <RCC_SetFlashLatencyFromMSIRange>
 8002b6a:	2800      	cmp	r0, #0
 8002b6c:	d1d6      	bne.n	8002b1c <HAL_RCC_OscConfig+0x8>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002b6e:	6823      	ldr	r3, [r4, #0]
 8002b70:	f043 0308 	orr.w	r3, r3, #8
 8002b74:	6023      	str	r3, [r4, #0]
 8002b76:	6823      	ldr	r3, [r4, #0]
 8002b78:	6a2a      	ldr	r2, [r5, #32]
 8002b7a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002b7e:	4313      	orrs	r3, r2
 8002b80:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002b82:	6863      	ldr	r3, [r4, #4]
 8002b84:	69ea      	ldr	r2, [r5, #28]
 8002b86:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002b8a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002b8e:	6063      	str	r3, [r4, #4]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002b90:	f7ff ff6c 	bl	8002a6c <HAL_RCC_GetSysClockFreq>
 8002b94:	68a3      	ldr	r3, [r4, #8]
 8002b96:	4a8a      	ldr	r2, [pc, #552]	; (8002dc0 <HAL_RCC_OscConfig+0x2ac>)
 8002b98:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002b9c:	5cd3      	ldrb	r3, [r2, r3]
 8002b9e:	f003 031f 	and.w	r3, r3, #31
 8002ba2:	40d8      	lsrs	r0, r3
 8002ba4:	4b87      	ldr	r3, [pc, #540]	; (8002dc4 <HAL_RCC_OscConfig+0x2b0>)
 8002ba6:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick (TICK_INT_PRIORITY);
 8002ba8:	2000      	movs	r0, #0
 8002baa:	f7fe fde7 	bl	800177c <HAL_InitTick>
        if(status != HAL_OK)
 8002bae:	2800      	cmp	r0, #0
 8002bb0:	d1b5      	bne.n	8002b1e <HAL_RCC_OscConfig+0xa>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002bb2:	682b      	ldr	r3, [r5, #0]
 8002bb4:	07d8      	lsls	r0, r3, #31
 8002bb6:	d45d      	bmi.n	8002c74 <HAL_RCC_OscConfig+0x160>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002bb8:	682b      	ldr	r3, [r5, #0]
 8002bba:	0799      	lsls	r1, r3, #30
 8002bbc:	f100 809c 	bmi.w	8002cf8 <HAL_RCC_OscConfig+0x1e4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002bc0:	682b      	ldr	r3, [r5, #0]
 8002bc2:	0718      	lsls	r0, r3, #28
 8002bc4:	f100 80d0 	bmi.w	8002d68 <HAL_RCC_OscConfig+0x254>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002bc8:	682b      	ldr	r3, [r5, #0]
 8002bca:	0759      	lsls	r1, r3, #29
 8002bcc:	f100 80fc 	bmi.w	8002dc8 <HAL_RCC_OscConfig+0x2b4>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002bd0:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	f040 8165 	bne.w	8002ea2 <HAL_RCC_OscConfig+0x38e>
  return HAL_OK;
 8002bd8:	2000      	movs	r0, #0
 8002bda:	e7a0      	b.n	8002b1e <HAL_RCC_OscConfig+0xa>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002bdc:	6823      	ldr	r3, [r4, #0]
 8002bde:	f043 0308 	orr.w	r3, r3, #8
 8002be2:	6023      	str	r3, [r4, #0]
 8002be4:	6823      	ldr	r3, [r4, #0]
 8002be6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002bea:	4303      	orrs	r3, r0
 8002bec:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002bee:	6863      	ldr	r3, [r4, #4]
 8002bf0:	69ea      	ldr	r2, [r5, #28]
 8002bf2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002bf6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002bfa:	6063      	str	r3, [r4, #4]
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002bfc:	f7ff fef4 	bl	80029e8 <RCC_SetFlashLatencyFromMSIRange>
 8002c00:	2800      	cmp	r0, #0
 8002c02:	d0c5      	beq.n	8002b90 <HAL_RCC_OscConfig+0x7c>
 8002c04:	e78a      	b.n	8002b1c <HAL_RCC_OscConfig+0x8>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002c06:	69ab      	ldr	r3, [r5, #24]
 8002c08:	b31b      	cbz	r3, 8002c52 <HAL_RCC_OscConfig+0x13e>
        __HAL_RCC_MSI_ENABLE();
 8002c0a:	6823      	ldr	r3, [r4, #0]
 8002c0c:	f043 0301 	orr.w	r3, r3, #1
 8002c10:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002c12:	f7fe fde3 	bl	80017dc <HAL_GetTick>
 8002c16:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002c18:	6823      	ldr	r3, [r4, #0]
 8002c1a:	079a      	lsls	r2, r3, #30
 8002c1c:	d511      	bpl.n	8002c42 <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002c1e:	6823      	ldr	r3, [r4, #0]
 8002c20:	f043 0308 	orr.w	r3, r3, #8
 8002c24:	6023      	str	r3, [r4, #0]
 8002c26:	6823      	ldr	r3, [r4, #0]
 8002c28:	6a2a      	ldr	r2, [r5, #32]
 8002c2a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002c2e:	4313      	orrs	r3, r2
 8002c30:	6023      	str	r3, [r4, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002c32:	6863      	ldr	r3, [r4, #4]
 8002c34:	69ea      	ldr	r2, [r5, #28]
 8002c36:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002c3a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002c3e:	6063      	str	r3, [r4, #4]
 8002c40:	e7b7      	b.n	8002bb2 <HAL_RCC_OscConfig+0x9e>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002c42:	f7fe fdcb 	bl	80017dc <HAL_GetTick>
 8002c46:	eba0 0008 	sub.w	r0, r0, r8
 8002c4a:	2802      	cmp	r0, #2
 8002c4c:	d9e4      	bls.n	8002c18 <HAL_RCC_OscConfig+0x104>
            return HAL_TIMEOUT;
 8002c4e:	2003      	movs	r0, #3
 8002c50:	e765      	b.n	8002b1e <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_MSI_DISABLE();
 8002c52:	6823      	ldr	r3, [r4, #0]
 8002c54:	f023 0301 	bic.w	r3, r3, #1
 8002c58:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002c5a:	f7fe fdbf 	bl	80017dc <HAL_GetTick>
 8002c5e:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002c60:	6823      	ldr	r3, [r4, #0]
 8002c62:	079b      	lsls	r3, r3, #30
 8002c64:	d5a5      	bpl.n	8002bb2 <HAL_RCC_OscConfig+0x9e>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002c66:	f7fe fdb9 	bl	80017dc <HAL_GetTick>
 8002c6a:	eba0 0008 	sub.w	r0, r0, r8
 8002c6e:	2802      	cmp	r0, #2
 8002c70:	d9f6      	bls.n	8002c60 <HAL_RCC_OscConfig+0x14c>
 8002c72:	e7ec      	b.n	8002c4e <HAL_RCC_OscConfig+0x13a>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002c74:	2e08      	cmp	r6, #8
 8002c76:	d003      	beq.n	8002c80 <HAL_RCC_OscConfig+0x16c>
 8002c78:	2e0c      	cmp	r6, #12
 8002c7a:	d108      	bne.n	8002c8e <HAL_RCC_OscConfig+0x17a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_HSE)))
 8002c7c:	2f03      	cmp	r7, #3
 8002c7e:	d106      	bne.n	8002c8e <HAL_RCC_OscConfig+0x17a>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c80:	6823      	ldr	r3, [r4, #0]
 8002c82:	039a      	lsls	r2, r3, #14
 8002c84:	d598      	bpl.n	8002bb8 <HAL_RCC_OscConfig+0xa4>
 8002c86:	686b      	ldr	r3, [r5, #4]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d195      	bne.n	8002bb8 <HAL_RCC_OscConfig+0xa4>
 8002c8c:	e746      	b.n	8002b1c <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c8e:	686b      	ldr	r3, [r5, #4]
 8002c90:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c94:	d110      	bne.n	8002cb8 <HAL_RCC_OscConfig+0x1a4>
 8002c96:	6823      	ldr	r3, [r4, #0]
 8002c98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c9c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002c9e:	f7fe fd9d 	bl	80017dc <HAL_GetTick>
 8002ca2:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002ca4:	6823      	ldr	r3, [r4, #0]
 8002ca6:	039b      	lsls	r3, r3, #14
 8002ca8:	d486      	bmi.n	8002bb8 <HAL_RCC_OscConfig+0xa4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002caa:	f7fe fd97 	bl	80017dc <HAL_GetTick>
 8002cae:	eba0 0008 	sub.w	r0, r0, r8
 8002cb2:	2864      	cmp	r0, #100	; 0x64
 8002cb4:	d9f6      	bls.n	8002ca4 <HAL_RCC_OscConfig+0x190>
 8002cb6:	e7ca      	b.n	8002c4e <HAL_RCC_OscConfig+0x13a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002cb8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002cbc:	d104      	bne.n	8002cc8 <HAL_RCC_OscConfig+0x1b4>
 8002cbe:	6823      	ldr	r3, [r4, #0]
 8002cc0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002cc4:	6023      	str	r3, [r4, #0]
 8002cc6:	e7e6      	b.n	8002c96 <HAL_RCC_OscConfig+0x182>
 8002cc8:	6822      	ldr	r2, [r4, #0]
 8002cca:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002cce:	6022      	str	r2, [r4, #0]
 8002cd0:	6822      	ldr	r2, [r4, #0]
 8002cd2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002cd6:	6022      	str	r2, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d1e0      	bne.n	8002c9e <HAL_RCC_OscConfig+0x18a>
        tickstart = HAL_GetTick();
 8002cdc:	f7fe fd7e 	bl	80017dc <HAL_GetTick>
 8002ce0:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002ce2:	6823      	ldr	r3, [r4, #0]
 8002ce4:	0398      	lsls	r0, r3, #14
 8002ce6:	f57f af67 	bpl.w	8002bb8 <HAL_RCC_OscConfig+0xa4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cea:	f7fe fd77 	bl	80017dc <HAL_GetTick>
 8002cee:	eba0 0008 	sub.w	r0, r0, r8
 8002cf2:	2864      	cmp	r0, #100	; 0x64
 8002cf4:	d9f5      	bls.n	8002ce2 <HAL_RCC_OscConfig+0x1ce>
 8002cf6:	e7aa      	b.n	8002c4e <HAL_RCC_OscConfig+0x13a>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002cf8:	2e04      	cmp	r6, #4
 8002cfa:	d003      	beq.n	8002d04 <HAL_RCC_OscConfig+0x1f0>
 8002cfc:	2e0c      	cmp	r6, #12
 8002cfe:	d110      	bne.n	8002d22 <HAL_RCC_OscConfig+0x20e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_HSI)))
 8002d00:	2f02      	cmp	r7, #2
 8002d02:	d10e      	bne.n	8002d22 <HAL_RCC_OscConfig+0x20e>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d04:	6823      	ldr	r3, [r4, #0]
 8002d06:	0559      	lsls	r1, r3, #21
 8002d08:	d503      	bpl.n	8002d12 <HAL_RCC_OscConfig+0x1fe>
 8002d0a:	68eb      	ldr	r3, [r5, #12]
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	f43f af05 	beq.w	8002b1c <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d12:	6863      	ldr	r3, [r4, #4]
 8002d14:	692a      	ldr	r2, [r5, #16]
 8002d16:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 8002d1a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8002d1e:	6063      	str	r3, [r4, #4]
 8002d20:	e74e      	b.n	8002bc0 <HAL_RCC_OscConfig+0xac>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002d22:	68eb      	ldr	r3, [r5, #12]
 8002d24:	b17b      	cbz	r3, 8002d46 <HAL_RCC_OscConfig+0x232>
        __HAL_RCC_HSI_ENABLE();
 8002d26:	6823      	ldr	r3, [r4, #0]
 8002d28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d2c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002d2e:	f7fe fd55 	bl	80017dc <HAL_GetTick>
 8002d32:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d34:	6823      	ldr	r3, [r4, #0]
 8002d36:	055a      	lsls	r2, r3, #21
 8002d38:	d4eb      	bmi.n	8002d12 <HAL_RCC_OscConfig+0x1fe>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d3a:	f7fe fd4f 	bl	80017dc <HAL_GetTick>
 8002d3e:	1bc0      	subs	r0, r0, r7
 8002d40:	2802      	cmp	r0, #2
 8002d42:	d9f7      	bls.n	8002d34 <HAL_RCC_OscConfig+0x220>
 8002d44:	e783      	b.n	8002c4e <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_DISABLE();
 8002d46:	6823      	ldr	r3, [r4, #0]
 8002d48:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002d4c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002d4e:	f7fe fd45 	bl	80017dc <HAL_GetTick>
 8002d52:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002d54:	6823      	ldr	r3, [r4, #0]
 8002d56:	055b      	lsls	r3, r3, #21
 8002d58:	f57f af32 	bpl.w	8002bc0 <HAL_RCC_OscConfig+0xac>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d5c:	f7fe fd3e 	bl	80017dc <HAL_GetTick>
 8002d60:	1bc0      	subs	r0, r0, r7
 8002d62:	2802      	cmp	r0, #2
 8002d64:	d9f6      	bls.n	8002d54 <HAL_RCC_OscConfig+0x240>
 8002d66:	e772      	b.n	8002c4e <HAL_RCC_OscConfig+0x13a>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002d68:	696b      	ldr	r3, [r5, #20]
 8002d6a:	b19b      	cbz	r3, 8002d94 <HAL_RCC_OscConfig+0x280>
      __HAL_RCC_LSI_ENABLE();
 8002d6c:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8002d70:	f043 0301 	orr.w	r3, r3, #1
 8002d74:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8002d78:	f7fe fd30 	bl	80017dc <HAL_GetTick>
 8002d7c:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002d7e:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8002d82:	079a      	lsls	r2, r3, #30
 8002d84:	f53f af20 	bmi.w	8002bc8 <HAL_RCC_OscConfig+0xb4>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d88:	f7fe fd28 	bl	80017dc <HAL_GetTick>
 8002d8c:	1bc0      	subs	r0, r0, r7
 8002d8e:	2802      	cmp	r0, #2
 8002d90:	d9f5      	bls.n	8002d7e <HAL_RCC_OscConfig+0x26a>
 8002d92:	e75c      	b.n	8002c4e <HAL_RCC_OscConfig+0x13a>
      __HAL_RCC_LSI_DISABLE();
 8002d94:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8002d98:	f023 0301 	bic.w	r3, r3, #1
 8002d9c:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8002da0:	f7fe fd1c 	bl	80017dc <HAL_GetTick>
 8002da4:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002da6:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8002daa:	079b      	lsls	r3, r3, #30
 8002dac:	f57f af0c 	bpl.w	8002bc8 <HAL_RCC_OscConfig+0xb4>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002db0:	f7fe fd14 	bl	80017dc <HAL_GetTick>
 8002db4:	1bc0      	subs	r0, r0, r7
 8002db6:	2802      	cmp	r0, #2
 8002db8:	d9f5      	bls.n	8002da6 <HAL_RCC_OscConfig+0x292>
 8002dba:	e748      	b.n	8002c4e <HAL_RCC_OscConfig+0x13a>
 8002dbc:	40021000 	.word	0x40021000
 8002dc0:	0800a342 	.word	0x0800a342
 8002dc4:	2000024c 	.word	0x2000024c
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002dc8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002dca:	00d8      	lsls	r0, r3, #3
 8002dcc:	d429      	bmi.n	8002e22 <HAL_RCC_OscConfig+0x30e>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002dce:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002dd0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002dd4:	65a3      	str	r3, [r4, #88]	; 0x58
 8002dd6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002dd8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ddc:	9301      	str	r3, [sp, #4]
 8002dde:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002de0:	f04f 0801 	mov.w	r8, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002de4:	4f5d      	ldr	r7, [pc, #372]	; (8002f5c <HAL_RCC_OscConfig+0x448>)
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	05d9      	lsls	r1, r3, #23
 8002dea:	d51d      	bpl.n	8002e28 <HAL_RCC_OscConfig+0x314>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002dec:	68ab      	ldr	r3, [r5, #8]
 8002dee:	2b01      	cmp	r3, #1
 8002df0:	d12b      	bne.n	8002e4a <HAL_RCC_OscConfig+0x336>
 8002df2:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8002df6:	f043 0301 	orr.w	r3, r3, #1
 8002dfa:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
      tickstart = HAL_GetTick();
 8002dfe:	f7fe fced 	bl	80017dc <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e02:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8002e06:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e08:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8002e0c:	079b      	lsls	r3, r3, #30
 8002e0e:	d542      	bpl.n	8002e96 <HAL_RCC_OscConfig+0x382>
    if(pwrclkchanged == SET)
 8002e10:	f1b8 0f00 	cmp.w	r8, #0
 8002e14:	f43f aedc 	beq.w	8002bd0 <HAL_RCC_OscConfig+0xbc>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e18:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002e1a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e1e:	65a3      	str	r3, [r4, #88]	; 0x58
 8002e20:	e6d6      	b.n	8002bd0 <HAL_RCC_OscConfig+0xbc>
    FlagStatus       pwrclkchanged = RESET;
 8002e22:	f04f 0800 	mov.w	r8, #0
 8002e26:	e7dd      	b.n	8002de4 <HAL_RCC_OscConfig+0x2d0>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e2e:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8002e30:	f7fe fcd4 	bl	80017dc <HAL_GetTick>
 8002e34:	4681      	mov	r9, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	05da      	lsls	r2, r3, #23
 8002e3a:	d4d7      	bmi.n	8002dec <HAL_RCC_OscConfig+0x2d8>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e3c:	f7fe fcce 	bl	80017dc <HAL_GetTick>
 8002e40:	eba0 0009 	sub.w	r0, r0, r9
 8002e44:	2802      	cmp	r0, #2
 8002e46:	d9f6      	bls.n	8002e36 <HAL_RCC_OscConfig+0x322>
 8002e48:	e701      	b.n	8002c4e <HAL_RCC_OscConfig+0x13a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e4a:	2b05      	cmp	r3, #5
 8002e4c:	d106      	bne.n	8002e5c <HAL_RCC_OscConfig+0x348>
 8002e4e:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8002e52:	f043 0304 	orr.w	r3, r3, #4
 8002e56:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 8002e5a:	e7ca      	b.n	8002df2 <HAL_RCC_OscConfig+0x2de>
 8002e5c:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8002e60:	f022 0201 	bic.w	r2, r2, #1
 8002e64:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
 8002e68:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8002e6c:	f022 0204 	bic.w	r2, r2, #4
 8002e70:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d1c2      	bne.n	8002dfe <HAL_RCC_OscConfig+0x2ea>
      tickstart = HAL_GetTick();
 8002e78:	f7fe fcb0 	bl	80017dc <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e7c:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8002e80:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002e82:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8002e86:	0798      	lsls	r0, r3, #30
 8002e88:	d5c2      	bpl.n	8002e10 <HAL_RCC_OscConfig+0x2fc>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e8a:	f7fe fca7 	bl	80017dc <HAL_GetTick>
 8002e8e:	1bc0      	subs	r0, r0, r7
 8002e90:	4548      	cmp	r0, r9
 8002e92:	d9f6      	bls.n	8002e82 <HAL_RCC_OscConfig+0x36e>
 8002e94:	e6db      	b.n	8002c4e <HAL_RCC_OscConfig+0x13a>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e96:	f7fe fca1 	bl	80017dc <HAL_GetTick>
 8002e9a:	1bc0      	subs	r0, r0, r7
 8002e9c:	4548      	cmp	r0, r9
 8002e9e:	d9b3      	bls.n	8002e08 <HAL_RCC_OscConfig+0x2f4>
 8002ea0:	e6d5      	b.n	8002c4e <HAL_RCC_OscConfig+0x13a>
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002ea2:	2e0c      	cmp	r6, #12
 8002ea4:	f43f ae3a 	beq.w	8002b1c <HAL_RCC_OscConfig+0x8>
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002ea8:	2b02      	cmp	r3, #2
        __HAL_RCC_PLL_DISABLE();
 8002eaa:	6823      	ldr	r3, [r4, #0]
 8002eac:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002eb0:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002eb2:	d137      	bne.n	8002f24 <HAL_RCC_OscConfig+0x410>
        tickstart = HAL_GetTick();
 8002eb4:	f7fe fc92 	bl	80017dc <HAL_GetTick>
 8002eb8:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002eba:	6823      	ldr	r3, [r4, #0]
 8002ebc:	0199      	lsls	r1, r3, #6
 8002ebe:	d42b      	bmi.n	8002f18 <HAL_RCC_OscConfig+0x404>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ec0:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8002ec2:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8002ec4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002ec8:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8002eca:	3a01      	subs	r2, #1
 8002ecc:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8002ed0:	6baa      	ldr	r2, [r5, #56]	; 0x38
 8002ed2:	0912      	lsrs	r2, r2, #4
 8002ed4:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 8002ed8:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8002eda:	0852      	lsrs	r2, r2, #1
 8002edc:	3a01      	subs	r2, #1
 8002ede:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 8002ee2:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8002ee4:	0852      	lsrs	r2, r2, #1
 8002ee6:	3a01      	subs	r2, #1
 8002ee8:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8002eec:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 8002eee:	6823      	ldr	r3, [r4, #0]
 8002ef0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002ef4:	6023      	str	r3, [r4, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002ef6:	68e3      	ldr	r3, [r4, #12]
 8002ef8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002efc:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8002efe:	f7fe fc6d 	bl	80017dc <HAL_GetTick>
 8002f02:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f04:	6823      	ldr	r3, [r4, #0]
 8002f06:	019a      	lsls	r2, r3, #6
 8002f08:	f53f ae66 	bmi.w	8002bd8 <HAL_RCC_OscConfig+0xc4>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f0c:	f7fe fc66 	bl	80017dc <HAL_GetTick>
 8002f10:	1b40      	subs	r0, r0, r5
 8002f12:	2802      	cmp	r0, #2
 8002f14:	d9f6      	bls.n	8002f04 <HAL_RCC_OscConfig+0x3f0>
 8002f16:	e69a      	b.n	8002c4e <HAL_RCC_OscConfig+0x13a>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f18:	f7fe fc60 	bl	80017dc <HAL_GetTick>
 8002f1c:	1b80      	subs	r0, r0, r6
 8002f1e:	2802      	cmp	r0, #2
 8002f20:	d9cb      	bls.n	8002eba <HAL_RCC_OscConfig+0x3a6>
 8002f22:	e694      	b.n	8002c4e <HAL_RCC_OscConfig+0x13a>
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8002f24:	6823      	ldr	r3, [r4, #0]
 8002f26:	f013 5f20 	tst.w	r3, #671088640	; 0x28000000
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8002f2a:	bf02      	ittt	eq
 8002f2c:	68e3      	ldreq	r3, [r4, #12]
 8002f2e:	f023 0303 	biceq.w	r3, r3, #3
 8002f32:	60e3      	streq	r3, [r4, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002f34:	68e3      	ldr	r3, [r4, #12]
 8002f36:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002f3a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f3e:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8002f40:	f7fe fc4c 	bl	80017dc <HAL_GetTick>
 8002f44:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f46:	6823      	ldr	r3, [r4, #0]
 8002f48:	019b      	lsls	r3, r3, #6
 8002f4a:	f57f ae45 	bpl.w	8002bd8 <HAL_RCC_OscConfig+0xc4>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f4e:	f7fe fc45 	bl	80017dc <HAL_GetTick>
 8002f52:	1b40      	subs	r0, r0, r5
 8002f54:	2802      	cmp	r0, #2
 8002f56:	d9f6      	bls.n	8002f46 <HAL_RCC_OscConfig+0x432>
 8002f58:	e679      	b.n	8002c4e <HAL_RCC_OscConfig+0x13a>
 8002f5a:	bf00      	nop
 8002f5c:	40007000 	.word	0x40007000

08002f60 <HAL_RCC_ClockConfig>:
{
 8002f60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f64:	460e      	mov	r6, r1
  if(RCC_ClkInitStruct == NULL)
 8002f66:	4604      	mov	r4, r0
 8002f68:	b910      	cbnz	r0, 8002f70 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8002f6a:	2001      	movs	r0, #1
 8002f6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002f70:	4a40      	ldr	r2, [pc, #256]	; (8003074 <HAL_RCC_ClockConfig+0x114>)
 8002f72:	6813      	ldr	r3, [r2, #0]
 8002f74:	f003 0307 	and.w	r3, r3, #7
 8002f78:	428b      	cmp	r3, r1
 8002f7a:	d329      	bcc.n	8002fd0 <HAL_RCC_ClockConfig+0x70>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f7c:	6823      	ldr	r3, [r4, #0]
 8002f7e:	07d9      	lsls	r1, r3, #31
 8002f80:	d431      	bmi.n	8002fe6 <HAL_RCC_ClockConfig+0x86>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f82:	6821      	ldr	r1, [r4, #0]
 8002f84:	078a      	lsls	r2, r1, #30
 8002f86:	d45b      	bmi.n	8003040 <HAL_RCC_ClockConfig+0xe0>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002f88:	4a3a      	ldr	r2, [pc, #232]	; (8003074 <HAL_RCC_ClockConfig+0x114>)
 8002f8a:	6813      	ldr	r3, [r2, #0]
 8002f8c:	f003 0307 	and.w	r3, r3, #7
 8002f90:	429e      	cmp	r6, r3
 8002f92:	d35d      	bcc.n	8003050 <HAL_RCC_ClockConfig+0xf0>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f94:	f011 0f04 	tst.w	r1, #4
 8002f98:	4d37      	ldr	r5, [pc, #220]	; (8003078 <HAL_RCC_ClockConfig+0x118>)
 8002f9a:	d164      	bne.n	8003066 <HAL_RCC_ClockConfig+0x106>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f9c:	070b      	lsls	r3, r1, #28
 8002f9e:	d506      	bpl.n	8002fae <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002fa0:	68ab      	ldr	r3, [r5, #8]
 8002fa2:	6922      	ldr	r2, [r4, #16]
 8002fa4:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8002fa8:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002fac:	60ab      	str	r3, [r5, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002fae:	f7ff fd5d 	bl	8002a6c <HAL_RCC_GetSysClockFreq>
 8002fb2:	68ab      	ldr	r3, [r5, #8]
 8002fb4:	4a31      	ldr	r2, [pc, #196]	; (800307c <HAL_RCC_ClockConfig+0x11c>)
 8002fb6:	f3c3 1303 	ubfx	r3, r3, #4, #4
}
 8002fba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002fbe:	5cd3      	ldrb	r3, [r2, r3]
 8002fc0:	f003 031f 	and.w	r3, r3, #31
 8002fc4:	40d8      	lsrs	r0, r3
 8002fc6:	4b2e      	ldr	r3, [pc, #184]	; (8003080 <HAL_RCC_ClockConfig+0x120>)
 8002fc8:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick (TICK_INT_PRIORITY);
 8002fca:	2000      	movs	r0, #0
 8002fcc:	f7fe bbd6 	b.w	800177c <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fd0:	6813      	ldr	r3, [r2, #0]
 8002fd2:	f023 0307 	bic.w	r3, r3, #7
 8002fd6:	430b      	orrs	r3, r1
 8002fd8:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fda:	6813      	ldr	r3, [r2, #0]
 8002fdc:	f003 0307 	and.w	r3, r3, #7
 8002fe0:	4299      	cmp	r1, r3
 8002fe2:	d1c2      	bne.n	8002f6a <HAL_RCC_ClockConfig+0xa>
 8002fe4:	e7ca      	b.n	8002f7c <HAL_RCC_ClockConfig+0x1c>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002fe6:	6862      	ldr	r2, [r4, #4]
 8002fe8:	4d23      	ldr	r5, [pc, #140]	; (8003078 <HAL_RCC_ClockConfig+0x118>)
 8002fea:	2a03      	cmp	r2, #3
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002fec:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002fee:	d11b      	bne.n	8003028 <HAL_RCC_ClockConfig+0xc8>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ff0:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ff4:	d0b9      	beq.n	8002f6a <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002ff6:	68ab      	ldr	r3, [r5, #8]
 8002ff8:	f023 0303 	bic.w	r3, r3, #3
 8002ffc:	4313      	orrs	r3, r2
 8002ffe:	60ab      	str	r3, [r5, #8]
    tickstart = HAL_GetTick();
 8003000:	f7fe fbec 	bl	80017dc <HAL_GetTick>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003004:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8003008:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800300a:	68ab      	ldr	r3, [r5, #8]
 800300c:	6862      	ldr	r2, [r4, #4]
 800300e:	f003 030c 	and.w	r3, r3, #12
 8003012:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8003016:	d0b4      	beq.n	8002f82 <HAL_RCC_ClockConfig+0x22>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003018:	f7fe fbe0 	bl	80017dc <HAL_GetTick>
 800301c:	1bc0      	subs	r0, r0, r7
 800301e:	4540      	cmp	r0, r8
 8003020:	d9f3      	bls.n	800300a <HAL_RCC_ClockConfig+0xaa>
        return HAL_TIMEOUT;
 8003022:	2003      	movs	r0, #3
}
 8003024:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003028:	2a02      	cmp	r2, #2
 800302a:	d102      	bne.n	8003032 <HAL_RCC_ClockConfig+0xd2>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800302c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8003030:	e7e0      	b.n	8002ff4 <HAL_RCC_ClockConfig+0x94>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003032:	b912      	cbnz	r2, 800303a <HAL_RCC_ClockConfig+0xda>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003034:	f013 0f02 	tst.w	r3, #2
 8003038:	e7dc      	b.n	8002ff4 <HAL_RCC_ClockConfig+0x94>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800303a:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800303e:	e7d9      	b.n	8002ff4 <HAL_RCC_ClockConfig+0x94>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003040:	4a0d      	ldr	r2, [pc, #52]	; (8003078 <HAL_RCC_ClockConfig+0x118>)
 8003042:	68a0      	ldr	r0, [r4, #8]
 8003044:	6893      	ldr	r3, [r2, #8]
 8003046:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800304a:	4303      	orrs	r3, r0
 800304c:	6093      	str	r3, [r2, #8]
 800304e:	e79b      	b.n	8002f88 <HAL_RCC_ClockConfig+0x28>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003050:	6813      	ldr	r3, [r2, #0]
 8003052:	f023 0307 	bic.w	r3, r3, #7
 8003056:	4333      	orrs	r3, r6
 8003058:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800305a:	6813      	ldr	r3, [r2, #0]
 800305c:	f003 0307 	and.w	r3, r3, #7
 8003060:	429e      	cmp	r6, r3
 8003062:	d182      	bne.n	8002f6a <HAL_RCC_ClockConfig+0xa>
 8003064:	e796      	b.n	8002f94 <HAL_RCC_ClockConfig+0x34>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003066:	68ab      	ldr	r3, [r5, #8]
 8003068:	68e2      	ldr	r2, [r4, #12]
 800306a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800306e:	4313      	orrs	r3, r2
 8003070:	60ab      	str	r3, [r5, #8]
 8003072:	e793      	b.n	8002f9c <HAL_RCC_ClockConfig+0x3c>
 8003074:	40022000 	.word	0x40022000
 8003078:	40021000 	.word	0x40021000
 800307c:	0800a342 	.word	0x0800a342
 8003080:	2000024c 	.word	0x2000024c

08003084 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003084:	4b05      	ldr	r3, [pc, #20]	; (800309c <HAL_RCC_GetPCLK1Freq+0x18>)
 8003086:	4a06      	ldr	r2, [pc, #24]	; (80030a0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8003088:	689b      	ldr	r3, [r3, #8]
 800308a:	f3c3 2302 	ubfx	r3, r3, #8, #3
 800308e:	5cd3      	ldrb	r3, [r2, r3]
 8003090:	4a04      	ldr	r2, [pc, #16]	; (80030a4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003092:	6810      	ldr	r0, [r2, #0]
 8003094:	f003 031f 	and.w	r3, r3, #31
}
 8003098:	40d8      	lsrs	r0, r3
 800309a:	4770      	bx	lr
 800309c:	40021000 	.word	0x40021000
 80030a0:	0800a352 	.word	0x0800a352
 80030a4:	2000024c 	.word	0x2000024c

080030a8 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80030a8:	4b05      	ldr	r3, [pc, #20]	; (80030c0 <HAL_RCC_GetPCLK2Freq+0x18>)
 80030aa:	4a06      	ldr	r2, [pc, #24]	; (80030c4 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80030ac:	689b      	ldr	r3, [r3, #8]
 80030ae:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80030b2:	5cd3      	ldrb	r3, [r2, r3]
 80030b4:	4a04      	ldr	r2, [pc, #16]	; (80030c8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80030b6:	6810      	ldr	r0, [r2, #0]
 80030b8:	f003 031f 	and.w	r3, r3, #31
}
 80030bc:	40d8      	lsrs	r0, r3
 80030be:	4770      	bx	lr
 80030c0:	40021000 	.word	0x40021000
 80030c4:	0800a352 	.word	0x0800a352
 80030c8:	2000024c 	.word	0x2000024c

080030cc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80030cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80030ce:	4b45      	ldr	r3, [pc, #276]	; (80031e4 <RCCEx_PLLSAI1_Config+0x118>)
 80030d0:	68da      	ldr	r2, [r3, #12]
 80030d2:	f012 0f03 	tst.w	r2, #3
{
 80030d6:	4605      	mov	r5, r0
 80030d8:	460e      	mov	r6, r1
 80030da:	461c      	mov	r4, r3
 80030dc:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80030de:	d02a      	beq.n	8003136 <RCCEx_PLLSAI1_Config+0x6a>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80030e0:	68da      	ldr	r2, [r3, #12]
 80030e2:	f002 0203 	and.w	r2, r2, #3
 80030e6:	4282      	cmp	r2, r0
 80030e8:	d13c      	bne.n	8003164 <RCCEx_PLLSAI1_Config+0x98>
       ||
 80030ea:	2a00      	cmp	r2, #0
 80030ec:	d03a      	beq.n	8003164 <RCCEx_PLLSAI1_Config+0x98>
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80030ee:	68db      	ldr	r3, [r3, #12]
       ||
 80030f0:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80030f2:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80030f6:	3301      	adds	r3, #1
       ||
 80030f8:	4293      	cmp	r3, r2
 80030fa:	d133      	bne.n	8003164 <RCCEx_PLLSAI1_Config+0x98>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80030fc:	6823      	ldr	r3, [r4, #0]
 80030fe:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003102:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003104:	f7fe fb6a 	bl	80017dc <HAL_GetTick>
 8003108:	4607      	mov	r7, r0

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800310a:	6823      	ldr	r3, [r4, #0]
 800310c:	011a      	lsls	r2, r3, #4
 800310e:	d432      	bmi.n	8003176 <RCCEx_PLLSAI1_Config+0xaa>
 8003110:	68af      	ldr	r7, [r5, #8]
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003112:	2e00      	cmp	r6, #0
 8003114:	d036      	beq.n	8003184 <RCCEx_PLLSAI1_Config+0xb8>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003116:	2e01      	cmp	r6, #1
 8003118:	d150      	bne.n	80031bc <RCCEx_PLLSAI1_Config+0xf0>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800311a:	6922      	ldr	r2, [r4, #16]
 800311c:	6928      	ldr	r0, [r5, #16]
 800311e:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8003122:	0840      	lsrs	r0, r0, #1
 8003124:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 8003128:	3801      	subs	r0, #1
 800312a:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
 800312e:	ea42 5240 	orr.w	r2, r2, r0, lsl #21
 8003132:	6122      	str	r2, [r4, #16]
 8003134:	e032      	b.n	800319c <RCCEx_PLLSAI1_Config+0xd0>
    switch(PllSai1->PLLSAI1Source)
 8003136:	2802      	cmp	r0, #2
 8003138:	d010      	beq.n	800315c <RCCEx_PLLSAI1_Config+0x90>
 800313a:	2803      	cmp	r0, #3
 800313c:	d014      	beq.n	8003168 <RCCEx_PLLSAI1_Config+0x9c>
 800313e:	2801      	cmp	r0, #1
 8003140:	d110      	bne.n	8003164 <RCCEx_PLLSAI1_Config+0x98>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	079f      	lsls	r7, r3, #30
 8003146:	d538      	bpl.n	80031ba <RCCEx_PLLSAI1_Config+0xee>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003148:	68e3      	ldr	r3, [r4, #12]
 800314a:	686a      	ldr	r2, [r5, #4]
 800314c:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 8003150:	3a01      	subs	r2, #1
 8003152:	4318      	orrs	r0, r3
 8003154:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8003158:	60e0      	str	r0, [r4, #12]
 800315a:	e7cf      	b.n	80030fc <RCCEx_PLLSAI1_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f413 6f80 	tst.w	r3, #1024	; 0x400
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003162:	d1f1      	bne.n	8003148 <RCCEx_PLLSAI1_Config+0x7c>
 8003164:	2001      	movs	r0, #1
 8003166:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003168:	681a      	ldr	r2, [r3, #0]
 800316a:	0391      	lsls	r1, r2, #14
 800316c:	d4ec      	bmi.n	8003148 <RCCEx_PLLSAI1_Config+0x7c>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8003174:	e7f5      	b.n	8003162 <RCCEx_PLLSAI1_Config+0x96>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003176:	f7fe fb31 	bl	80017dc <HAL_GetTick>
 800317a:	1bc0      	subs	r0, r0, r7
 800317c:	2802      	cmp	r0, #2
 800317e:	d9c4      	bls.n	800310a <RCCEx_PLLSAI1_Config+0x3e>
        status = HAL_TIMEOUT;
 8003180:	2003      	movs	r0, #3
 8003182:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003184:	6921      	ldr	r1, [r4, #16]
 8003186:	68eb      	ldr	r3, [r5, #12]
 8003188:	f421 311f 	bic.w	r1, r1, #162816	; 0x27c00
 800318c:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 8003190:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
 8003194:	091b      	lsrs	r3, r3, #4
 8003196:	ea41 4143 	orr.w	r1, r1, r3, lsl #17
 800319a:	6121      	str	r1, [r4, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800319c:	6823      	ldr	r3, [r4, #0]
 800319e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80031a2:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031a4:	f7fe fb1a 	bl	80017dc <HAL_GetTick>
 80031a8:	4606      	mov	r6, r0

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80031aa:	6823      	ldr	r3, [r4, #0]
 80031ac:	011b      	lsls	r3, r3, #4
 80031ae:	d513      	bpl.n	80031d8 <RCCEx_PLLSAI1_Config+0x10c>
      }

      if(status == HAL_OK)
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80031b0:	6923      	ldr	r3, [r4, #16]
 80031b2:	69aa      	ldr	r2, [r5, #24]
 80031b4:	4313      	orrs	r3, r2
 80031b6:	6123      	str	r3, [r4, #16]
 80031b8:	2000      	movs	r0, #0
      }
    }
  }

  return status;
}
 80031ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80031bc:	6923      	ldr	r3, [r4, #16]
 80031be:	6968      	ldr	r0, [r5, #20]
 80031c0:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80031c4:	0840      	lsrs	r0, r0, #1
 80031c6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80031ca:	3801      	subs	r0, #1
 80031cc:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 80031d0:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 80031d4:	6123      	str	r3, [r4, #16]
 80031d6:	e7e1      	b.n	800319c <RCCEx_PLLSAI1_Config+0xd0>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80031d8:	f7fe fb00 	bl	80017dc <HAL_GetTick>
 80031dc:	1b80      	subs	r0, r0, r6
 80031de:	2802      	cmp	r0, #2
 80031e0:	d9e3      	bls.n	80031aa <RCCEx_PLLSAI1_Config+0xde>
 80031e2:	e7cd      	b.n	8003180 <RCCEx_PLLSAI1_Config+0xb4>
 80031e4:	40021000 	.word	0x40021000

080031e8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80031e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80031ea:	4b3d      	ldr	r3, [pc, #244]	; (80032e0 <RCCEx_PLLSAI2_Config+0xf8>)
 80031ec:	68da      	ldr	r2, [r3, #12]
 80031ee:	f012 0f03 	tst.w	r2, #3
{
 80031f2:	4605      	mov	r5, r0
 80031f4:	460e      	mov	r6, r1
 80031f6:	461c      	mov	r4, r3
 80031f8:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80031fa:	d028      	beq.n	800324e <RCCEx_PLLSAI2_Config+0x66>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80031fc:	68da      	ldr	r2, [r3, #12]
 80031fe:	f002 0203 	and.w	r2, r2, #3
 8003202:	4282      	cmp	r2, r0
 8003204:	d13a      	bne.n	800327c <RCCEx_PLLSAI2_Config+0x94>
       ||
 8003206:	2a00      	cmp	r2, #0
 8003208:	d038      	beq.n	800327c <RCCEx_PLLSAI2_Config+0x94>
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800320a:	68db      	ldr	r3, [r3, #12]
       ||
 800320c:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800320e:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8003212:	3301      	adds	r3, #1
       ||
 8003214:	4293      	cmp	r3, r2
 8003216:	d131      	bne.n	800327c <RCCEx_PLLSAI2_Config+0x94>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003218:	6823      	ldr	r3, [r4, #0]
 800321a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800321e:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003220:	f7fe fadc 	bl	80017dc <HAL_GetTick>
 8003224:	4607      	mov	r7, r0

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003226:	6823      	ldr	r3, [r4, #0]
 8003228:	009a      	lsls	r2, r3, #2
 800322a:	d430      	bmi.n	800328e <RCCEx_PLLSAI2_Config+0xa6>
 800322c:	68a8      	ldr	r0, [r5, #8]
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 800322e:	2e00      	cmp	r6, #0
 8003230:	d034      	beq.n	800329c <RCCEx_PLLSAI2_Config+0xb4>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003232:	6963      	ldr	r3, [r4, #20]
 8003234:	6929      	ldr	r1, [r5, #16]
 8003236:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800323a:	0849      	lsrs	r1, r1, #1
 800323c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003240:	3901      	subs	r1, #1
 8003242:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8003246:	ea43 6341 	orr.w	r3, r3, r1, lsl #25
 800324a:	6163      	str	r3, [r4, #20]
 800324c:	e032      	b.n	80032b4 <RCCEx_PLLSAI2_Config+0xcc>
    switch(PllSai2->PLLSAI2Source)
 800324e:	2802      	cmp	r0, #2
 8003250:	d010      	beq.n	8003274 <RCCEx_PLLSAI2_Config+0x8c>
 8003252:	2803      	cmp	r0, #3
 8003254:	d014      	beq.n	8003280 <RCCEx_PLLSAI2_Config+0x98>
 8003256:	2801      	cmp	r0, #1
 8003258:	d110      	bne.n	800327c <RCCEx_PLLSAI2_Config+0x94>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	079f      	lsls	r7, r3, #30
 800325e:	d538      	bpl.n	80032d2 <RCCEx_PLLSAI2_Config+0xea>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003260:	68e3      	ldr	r3, [r4, #12]
 8003262:	686a      	ldr	r2, [r5, #4]
 8003264:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 8003268:	3a01      	subs	r2, #1
 800326a:	4318      	orrs	r0, r3
 800326c:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8003270:	60e0      	str	r0, [r4, #12]
 8003272:	e7d1      	b.n	8003218 <RCCEx_PLLSAI2_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f413 6f80 	tst.w	r3, #1024	; 0x400
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800327a:	d1f1      	bne.n	8003260 <RCCEx_PLLSAI2_Config+0x78>
 800327c:	2001      	movs	r0, #1
 800327e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003280:	681a      	ldr	r2, [r3, #0]
 8003282:	0391      	lsls	r1, r2, #14
 8003284:	d4ec      	bmi.n	8003260 <RCCEx_PLLSAI2_Config+0x78>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 800328c:	e7f5      	b.n	800327a <RCCEx_PLLSAI2_Config+0x92>
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800328e:	f7fe faa5 	bl	80017dc <HAL_GetTick>
 8003292:	1bc0      	subs	r0, r0, r7
 8003294:	2802      	cmp	r0, #2
 8003296:	d9c6      	bls.n	8003226 <RCCEx_PLLSAI2_Config+0x3e>
        status = HAL_TIMEOUT;
 8003298:	2003      	movs	r0, #3
 800329a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800329c:	6962      	ldr	r2, [r4, #20]
 800329e:	68eb      	ldr	r3, [r5, #12]
 80032a0:	f422 321f 	bic.w	r2, r2, #162816	; 0x27c00
 80032a4:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80032a8:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 80032ac:	091b      	lsrs	r3, r3, #4
 80032ae:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
 80032b2:	6162      	str	r2, [r4, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80032b4:	6823      	ldr	r3, [r4, #0]
 80032b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032ba:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032bc:	f7fe fa8e 	bl	80017dc <HAL_GetTick>
 80032c0:	4606      	mov	r6, r0

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80032c2:	6823      	ldr	r3, [r4, #0]
 80032c4:	009b      	lsls	r3, r3, #2
 80032c6:	d505      	bpl.n	80032d4 <RCCEx_PLLSAI2_Config+0xec>
      }

      if(status == HAL_OK)
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80032c8:	6963      	ldr	r3, [r4, #20]
 80032ca:	696a      	ldr	r2, [r5, #20]
 80032cc:	4313      	orrs	r3, r2
 80032ce:	6163      	str	r3, [r4, #20]
 80032d0:	2000      	movs	r0, #0
      }
    }
  }

  return status;
}
 80032d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80032d4:	f7fe fa82 	bl	80017dc <HAL_GetTick>
 80032d8:	1b80      	subs	r0, r0, r6
 80032da:	2802      	cmp	r0, #2
 80032dc:	d9f1      	bls.n	80032c2 <RCCEx_PLLSAI2_Config+0xda>
 80032de:	e7db      	b.n	8003298 <RCCEx_PLLSAI2_Config+0xb0>
 80032e0:	40021000 	.word	0x40021000

080032e4 <HAL_RCCEx_PeriphCLKConfig>:
{
 80032e4:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80032e8:	6806      	ldr	r6, [r0, #0]
 80032ea:	f416 6600 	ands.w	r6, r6, #2048	; 0x800
{
 80032ee:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80032f0:	d024      	beq.n	800333c <HAL_RCCEx_PeriphCLKConfig+0x58>
    switch(PeriphClkInit->Sai1ClockSelection)
 80032f2:	6e41      	ldr	r1, [r0, #100]	; 0x64
 80032f4:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 80032f8:	d02c      	beq.n	8003354 <HAL_RCCEx_PeriphCLKConfig+0x70>
 80032fa:	d802      	bhi.n	8003302 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80032fc:	b1c1      	cbz	r1, 8003330 <HAL_RCCEx_PeriphCLKConfig+0x4c>
      ret = HAL_ERROR;
 80032fe:	2601      	movs	r6, #1
 8003300:	e01c      	b.n	800333c <HAL_RCCEx_PeriphCLKConfig+0x58>
    switch(PeriphClkInit->Sai1ClockSelection)
 8003302:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8003306:	d00d      	beq.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8003308:	f5b1 0f40 	cmp.w	r1, #12582912	; 0xc00000
 800330c:	d1f7      	bne.n	80032fe <HAL_RCCEx_PeriphCLKConfig+0x1a>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800330e:	4a4d      	ldr	r2, [pc, #308]	; (8003444 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003310:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8003312:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8003316:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800331a:	430b      	orrs	r3, r1
 800331c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8003320:	2600      	movs	r6, #0
 8003322:	e00b      	b.n	800333c <HAL_RCCEx_PeriphCLKConfig+0x58>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003324:	4a47      	ldr	r2, [pc, #284]	; (8003444 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003326:	68d3      	ldr	r3, [r2, #12]
 8003328:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800332c:	60d3      	str	r3, [r2, #12]
      break;
 800332e:	e7ee      	b.n	800330e <HAL_RCCEx_PeriphCLKConfig+0x2a>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003330:	3004      	adds	r0, #4
 8003332:	f7ff fecb 	bl	80030cc <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003336:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8003338:	2800      	cmp	r0, #0
 800333a:	d0e8      	beq.n	800330e <HAL_RCCEx_PeriphCLKConfig+0x2a>
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800333c:	6823      	ldr	r3, [r4, #0]
 800333e:	04d8      	lsls	r0, r3, #19
 8003340:	d506      	bpl.n	8003350 <HAL_RCCEx_PeriphCLKConfig+0x6c>
    switch(PeriphClkInit->Sai2ClockSelection)
 8003342:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8003344:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
 8003348:	d074      	beq.n	8003434 <HAL_RCCEx_PeriphCLKConfig+0x150>
 800334a:	d808      	bhi.n	800335e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800334c:	b1a9      	cbz	r1, 800337a <HAL_RCCEx_PeriphCLKConfig+0x96>
      ret = HAL_ERROR;
 800334e:	2601      	movs	r6, #1
 8003350:	4635      	mov	r5, r6
 8003352:	e021      	b.n	8003398 <HAL_RCCEx_PeriphCLKConfig+0xb4>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003354:	2100      	movs	r1, #0
 8003356:	3020      	adds	r0, #32
 8003358:	f7ff ff46 	bl	80031e8 <RCCEx_PLLSAI2_Config>
 800335c:	e7eb      	b.n	8003336 <HAL_RCCEx_PeriphCLKConfig+0x52>
    switch(PeriphClkInit->Sai2ClockSelection)
 800335e:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
 8003362:	d004      	beq.n	800336e <HAL_RCCEx_PeriphCLKConfig+0x8a>
 8003364:	f1b1 7f40 	cmp.w	r1, #50331648	; 0x3000000
 8003368:	d1f1      	bne.n	800334e <HAL_RCCEx_PeriphCLKConfig+0x6a>
 800336a:	4635      	mov	r5, r6
 800336c:	e009      	b.n	8003382 <HAL_RCCEx_PeriphCLKConfig+0x9e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800336e:	4a35      	ldr	r2, [pc, #212]	; (8003444 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003370:	68d3      	ldr	r3, [r2, #12]
 8003372:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003376:	60d3      	str	r3, [r2, #12]
 8003378:	e7f7      	b.n	800336a <HAL_RCCEx_PeriphCLKConfig+0x86>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800337a:	1d20      	adds	r0, r4, #4
 800337c:	f7ff fea6 	bl	80030cc <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003380:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8003382:	2d00      	cmp	r5, #0
 8003384:	d15c      	bne.n	8003440 <HAL_RCCEx_PeriphCLKConfig+0x15c>
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003386:	4a2f      	ldr	r2, [pc, #188]	; (8003444 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003388:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 800338a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800338e:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8003392:	430b      	orrs	r3, r1
 8003394:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003398:	6823      	ldr	r3, [r4, #0]
 800339a:	0399      	lsls	r1, r3, #14
 800339c:	f140 814f 	bpl.w	800363e <HAL_RCCEx_PeriphCLKConfig+0x35a>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80033a0:	4f28      	ldr	r7, [pc, #160]	; (8003444 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80033a2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80033a4:	00da      	lsls	r2, r3, #3
 80033a6:	f140 8176 	bpl.w	8003696 <HAL_RCCEx_PeriphCLKConfig+0x3b2>
    FlagStatus       pwrclkchanged = RESET;
 80033aa:	f04f 0800 	mov.w	r8, #0
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80033ae:	f8df 9098 	ldr.w	r9, [pc, #152]	; 8003448 <HAL_RCCEx_PeriphCLKConfig+0x164>
 80033b2:	f8d9 3000 	ldr.w	r3, [r9]
 80033b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033ba:	f8c9 3000 	str.w	r3, [r9]
    tickstart = HAL_GetTick();
 80033be:	f7fe fa0d 	bl	80017dc <HAL_GetTick>
 80033c2:	4682      	mov	sl, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80033c4:	f8d9 3000 	ldr.w	r3, [r9]
 80033c8:	05db      	lsls	r3, r3, #23
 80033ca:	d53f      	bpl.n	800344c <HAL_RCCEx_PeriphCLKConfig+0x168>
    if(ret == HAL_OK)
 80033cc:	2d00      	cmp	r5, #0
 80033ce:	d144      	bne.n	800345a <HAL_RCCEx_PeriphCLKConfig+0x176>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80033d0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80033d4:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80033d8:	d015      	beq.n	8003406 <HAL_RCCEx_PeriphCLKConfig+0x122>
 80033da:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 80033de:	4293      	cmp	r3, r2
 80033e0:	d011      	beq.n	8003406 <HAL_RCCEx_PeriphCLKConfig+0x122>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80033e2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_FORCE();
 80033e6:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 80033ea:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80033ee:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80033f2:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80033f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
        __HAL_RCC_BACKUPRESET_RELEASE();
 80033fa:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80033fe:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
        RCC->BDCR = tmpregister;
 8003402:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003406:	07d8      	lsls	r0, r3, #31
 8003408:	d509      	bpl.n	800341e <HAL_RCCEx_PeriphCLKConfig+0x13a>
        tickstart = HAL_GetTick();
 800340a:	f7fe f9e7 	bl	80017dc <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800340e:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8003412:	4605      	mov	r5, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003414:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003418:	0799      	lsls	r1, r3, #30
 800341a:	f140 8109 	bpl.w	8003630 <HAL_RCCEx_PeriphCLKConfig+0x34c>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800341e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003422:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 8003426:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800342a:	4313      	orrs	r3, r2
 800342c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003430:	4635      	mov	r5, r6
 8003432:	e012      	b.n	800345a <HAL_RCCEx_PeriphCLKConfig+0x176>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003434:	2100      	movs	r1, #0
 8003436:	f104 0020 	add.w	r0, r4, #32
 800343a:	f7ff fed5 	bl	80031e8 <RCCEx_PLLSAI2_Config>
 800343e:	e79f      	b.n	8003380 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 8003440:	462e      	mov	r6, r5
 8003442:	e7a9      	b.n	8003398 <HAL_RCCEx_PeriphCLKConfig+0xb4>
 8003444:	40021000 	.word	0x40021000
 8003448:	40007000 	.word	0x40007000
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800344c:	f7fe f9c6 	bl	80017dc <HAL_GetTick>
 8003450:	eba0 000a 	sub.w	r0, r0, sl
 8003454:	2802      	cmp	r0, #2
 8003456:	d9b5      	bls.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        ret = HAL_TIMEOUT;
 8003458:	2503      	movs	r5, #3
    if(pwrclkchanged == SET)
 800345a:	f1b8 0f00 	cmp.w	r8, #0
 800345e:	d003      	beq.n	8003468 <HAL_RCCEx_PeriphCLKConfig+0x184>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003460:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003462:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003466:	65bb      	str	r3, [r7, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003468:	6823      	ldr	r3, [r4, #0]
 800346a:	07da      	lsls	r2, r3, #31
 800346c:	d508      	bpl.n	8003480 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800346e:	4990      	ldr	r1, [pc, #576]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8003470:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8003472:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003476:	f022 0203 	bic.w	r2, r2, #3
 800347a:	4302      	orrs	r2, r0
 800347c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003480:	079f      	lsls	r7, r3, #30
 8003482:	d508      	bpl.n	8003496 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003484:	498a      	ldr	r1, [pc, #552]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8003486:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8003488:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800348c:	f022 020c 	bic.w	r2, r2, #12
 8003490:	4302      	orrs	r2, r0
 8003492:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003496:	075e      	lsls	r6, r3, #29
 8003498:	d508      	bpl.n	80034ac <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800349a:	4985      	ldr	r1, [pc, #532]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800349c:	6c20      	ldr	r0, [r4, #64]	; 0x40
 800349e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80034a2:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 80034a6:	4302      	orrs	r2, r0
 80034a8:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80034ac:	0718      	lsls	r0, r3, #28
 80034ae:	d508      	bpl.n	80034c2 <HAL_RCCEx_PeriphCLKConfig+0x1de>
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80034b0:	497f      	ldr	r1, [pc, #508]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80034b2:	6c60      	ldr	r0, [r4, #68]	; 0x44
 80034b4:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80034b8:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80034bc:	4302      	orrs	r2, r0
 80034be:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80034c2:	06d9      	lsls	r1, r3, #27
 80034c4:	d508      	bpl.n	80034d8 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80034c6:	497a      	ldr	r1, [pc, #488]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80034c8:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80034ca:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80034ce:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80034d2:	4302      	orrs	r2, r0
 80034d4:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80034d8:	069a      	lsls	r2, r3, #26
 80034da:	d508      	bpl.n	80034ee <HAL_RCCEx_PeriphCLKConfig+0x20a>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80034dc:	4974      	ldr	r1, [pc, #464]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80034de:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 80034e0:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80034e4:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80034e8:	4302      	orrs	r2, r0
 80034ea:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80034ee:	059f      	lsls	r7, r3, #22
 80034f0:	d508      	bpl.n	8003504 <HAL_RCCEx_PeriphCLKConfig+0x220>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80034f2:	496f      	ldr	r1, [pc, #444]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80034f4:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 80034f6:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80034fa:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 80034fe:	4302      	orrs	r2, r0
 8003500:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003504:	055e      	lsls	r6, r3, #21
 8003506:	d508      	bpl.n	800351a <HAL_RCCEx_PeriphCLKConfig+0x236>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003508:	4969      	ldr	r1, [pc, #420]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800350a:	6e20      	ldr	r0, [r4, #96]	; 0x60
 800350c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003510:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8003514:	4302      	orrs	r2, r0
 8003516:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800351a:	0658      	lsls	r0, r3, #25
 800351c:	d508      	bpl.n	8003530 <HAL_RCCEx_PeriphCLKConfig+0x24c>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800351e:	4964      	ldr	r1, [pc, #400]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8003520:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8003522:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003526:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800352a:	4302      	orrs	r2, r0
 800352c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003530:	0619      	lsls	r1, r3, #24
 8003532:	d508      	bpl.n	8003546 <HAL_RCCEx_PeriphCLKConfig+0x262>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003534:	495e      	ldr	r1, [pc, #376]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8003536:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003538:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800353c:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8003540:	4302      	orrs	r2, r0
 8003542:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003546:	05da      	lsls	r2, r3, #23
 8003548:	d508      	bpl.n	800355c <HAL_RCCEx_PeriphCLKConfig+0x278>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800354a:	4959      	ldr	r1, [pc, #356]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800354c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800354e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003552:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8003556:	4302      	orrs	r2, r0
 8003558:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800355c:	049b      	lsls	r3, r3, #18
 800355e:	d50f      	bpl.n	8003580 <HAL_RCCEx_PeriphCLKConfig+0x29c>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003560:	4a53      	ldr	r2, [pc, #332]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8003562:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 8003564:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8003568:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 800356c:	430b      	orrs	r3, r1
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800356e:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003572:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003576:	d164      	bne.n	8003642 <HAL_RCCEx_PeriphCLKConfig+0x35e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003578:	68d3      	ldr	r3, [r2, #12]
 800357a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800357e:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003580:	6823      	ldr	r3, [r4, #0]
 8003582:	031f      	lsls	r7, r3, #12
 8003584:	d50f      	bpl.n	80035a6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003586:	4a4a      	ldr	r2, [pc, #296]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8003588:	6f21      	ldr	r1, [r4, #112]	; 0x70
 800358a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800358e:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8003592:	430b      	orrs	r3, r1
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003594:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003598:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800359c:	d15c      	bne.n	8003658 <HAL_RCCEx_PeriphCLKConfig+0x374>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800359e:	68d3      	ldr	r3, [r2, #12]
 80035a0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80035a4:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80035a6:	6823      	ldr	r3, [r4, #0]
 80035a8:	035e      	lsls	r6, r3, #13
 80035aa:	d50f      	bpl.n	80035cc <HAL_RCCEx_PeriphCLKConfig+0x2e8>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80035ac:	4a40      	ldr	r2, [pc, #256]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80035ae:	6f61      	ldr	r1, [r4, #116]	; 0x74
 80035b0:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80035b4:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 80035b8:	430b      	orrs	r3, r1
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80035ba:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80035be:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80035c2:	d154      	bne.n	800366e <HAL_RCCEx_PeriphCLKConfig+0x38a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80035c4:	68d3      	ldr	r3, [r2, #12]
 80035c6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80035ca:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80035cc:	6823      	ldr	r3, [r4, #0]
 80035ce:	0458      	lsls	r0, r3, #17
 80035d0:	d512      	bpl.n	80035f8 <HAL_RCCEx_PeriphCLKConfig+0x314>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80035d2:	4937      	ldr	r1, [pc, #220]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80035d4:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 80035d6:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80035da:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 80035de:	4313      	orrs	r3, r2
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80035e0:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80035e4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80035e8:	d14c      	bne.n	8003684 <HAL_RCCEx_PeriphCLKConfig+0x3a0>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80035ea:	2102      	movs	r1, #2
 80035ec:	1d20      	adds	r0, r4, #4
 80035ee:	f7ff fd6d 	bl	80030cc <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 80035f2:	2800      	cmp	r0, #0
 80035f4:	bf18      	it	ne
 80035f6:	4605      	movne	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80035f8:	6822      	ldr	r2, [r4, #0]
 80035fa:	0411      	lsls	r1, r2, #16
 80035fc:	d508      	bpl.n	8003610 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80035fe:	492c      	ldr	r1, [pc, #176]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8003600:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8003602:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8003606:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800360a:	4303      	orrs	r3, r0
 800360c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003610:	03d3      	lsls	r3, r2, #15
 8003612:	d509      	bpl.n	8003628 <HAL_RCCEx_PeriphCLKConfig+0x344>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003614:	4a26      	ldr	r2, [pc, #152]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8003616:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 800361a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800361e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003622:	430b      	orrs	r3, r1
 8003624:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
}
 8003628:	4628      	mov	r0, r5
 800362a:	b002      	add	sp, #8
 800362c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003630:	f7fe f8d4 	bl	80017dc <HAL_GetTick>
 8003634:	1b40      	subs	r0, r0, r5
 8003636:	4548      	cmp	r0, r9
 8003638:	f67f aeec 	bls.w	8003414 <HAL_RCCEx_PeriphCLKConfig+0x130>
 800363c:	e70c      	b.n	8003458 <HAL_RCCEx_PeriphCLKConfig+0x174>
 800363e:	4635      	mov	r5, r6
 8003640:	e712      	b.n	8003468 <HAL_RCCEx_PeriphCLKConfig+0x184>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003642:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 8003646:	d19b      	bne.n	8003580 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003648:	2101      	movs	r1, #1
 800364a:	1d20      	adds	r0, r4, #4
 800364c:	f7ff fd3e 	bl	80030cc <RCCEx_PLLSAI1_Config>
        if(ret != HAL_OK)
 8003650:	2800      	cmp	r0, #0
 8003652:	bf18      	it	ne
 8003654:	4605      	movne	r5, r0
 8003656:	e793      	b.n	8003580 <HAL_RCCEx_PeriphCLKConfig+0x29c>
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003658:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 800365c:	d1a3      	bne.n	80035a6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800365e:	2101      	movs	r1, #1
 8003660:	1d20      	adds	r0, r4, #4
 8003662:	f7ff fd33 	bl	80030cc <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8003666:	2800      	cmp	r0, #0
 8003668:	bf18      	it	ne
 800366a:	4605      	movne	r5, r0
 800366c:	e79b      	b.n	80035a6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800366e:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 8003672:	d1ab      	bne.n	80035cc <HAL_RCCEx_PeriphCLKConfig+0x2e8>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003674:	2101      	movs	r1, #1
 8003676:	1d20      	adds	r0, r4, #4
 8003678:	f7ff fd28 	bl	80030cc <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 800367c:	2800      	cmp	r0, #0
 800367e:	bf18      	it	ne
 8003680:	4605      	movne	r5, r0
 8003682:	e7a3      	b.n	80035cc <HAL_RCCEx_PeriphCLKConfig+0x2e8>
    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003684:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 8003688:	d1b6      	bne.n	80035f8 <HAL_RCCEx_PeriphCLKConfig+0x314>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800368a:	2102      	movs	r1, #2
 800368c:	f104 0020 	add.w	r0, r4, #32
 8003690:	f7ff fdaa 	bl	80031e8 <RCCEx_PLLSAI2_Config>
 8003694:	e7ad      	b.n	80035f2 <HAL_RCCEx_PeriphCLKConfig+0x30e>
      __HAL_RCC_PWR_CLK_ENABLE();
 8003696:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003698:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800369c:	65bb      	str	r3, [r7, #88]	; 0x58
 800369e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80036a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036a4:	9301      	str	r3, [sp, #4]
 80036a6:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80036a8:	f04f 0801 	mov.w	r8, #1
 80036ac:	e67f      	b.n	80033ae <HAL_RCCEx_PeriphCLKConfig+0xca>
 80036ae:	bf00      	nop
 80036b0:	40021000 	.word	0x40021000

080036b4 <HAL_RCCEx_EnableMSIPLLMode>:
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80036b4:	4a02      	ldr	r2, [pc, #8]	; (80036c0 <HAL_RCCEx_EnableMSIPLLMode+0xc>)
 80036b6:	6813      	ldr	r3, [r2, #0]
 80036b8:	f043 0304 	orr.w	r3, r3, #4
 80036bc:	6013      	str	r3, [r2, #0]
 80036be:	4770      	bx	lr
 80036c0:	40021000 	.word	0x40021000

080036c4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80036c4:	b570      	push	{r4, r5, r6, lr}
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80036c6:	4604      	mov	r4, r0
 80036c8:	2800      	cmp	r0, #0
 80036ca:	d04a      	beq.n	8003762 <HAL_SPI_Init+0x9e>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80036cc:	2300      	movs	r3, #0
 80036ce:	6283      	str	r3, [r0, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80036d0:	f890 305d 	ldrb.w	r3, [r0, #93]	; 0x5d
 80036d4:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80036d8:	b91b      	cbnz	r3, 80036e2 <HAL_SPI_Init+0x1e>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80036da:	f880 205c 	strb.w	r2, [r0, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80036de:	f001 fb01 	bl	8004ce4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80036e2:	2302      	movs	r3, #2

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80036e4:	6821      	ldr	r1, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 80036e6:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_SPI_DISABLE(hspi);
 80036ea:	680b      	ldr	r3, [r1, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80036ec:	68e2      	ldr	r2, [r4, #12]
  __HAL_SPI_DISABLE(hspi);
 80036ee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80036f2:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
  __HAL_SPI_DISABLE(hspi);
 80036f6:	600b      	str	r3, [r1, #0]
 80036f8:	f04f 0300 	mov.w	r3, #0
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80036fc:	d92e      	bls.n	800375c <HAL_SPI_Init+0x98>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80036fe:	4618      	mov	r0, r3
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003700:	f5b2 6f70 	cmp.w	r2, #3840	; 0xf00
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003704:	bf18      	it	ne
 8003706:	62a3      	strne	r3, [r4, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8003708:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800370a:	b92b      	cbnz	r3, 8003718 <HAL_SPI_Init+0x54>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800370c:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8003710:	bf8c      	ite	hi
 8003712:	2302      	movhi	r3, #2
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8003714:	2301      	movls	r3, #1
 8003716:	6323      	str	r3, [r4, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8003718:	68a6      	ldr	r6, [r4, #8]
 800371a:	6863      	ldr	r3, [r4, #4]
 800371c:	69a5      	ldr	r5, [r4, #24]
 800371e:	4333      	orrs	r3, r6
 8003720:	6926      	ldr	r6, [r4, #16]
 8003722:	4333      	orrs	r3, r6
 8003724:	6966      	ldr	r6, [r4, #20]
 8003726:	4333      	orrs	r3, r6
 8003728:	69e6      	ldr	r6, [r4, #28]
 800372a:	4333      	orrs	r3, r6
 800372c:	6a26      	ldr	r6, [r4, #32]
 800372e:	4333      	orrs	r3, r6
 8003730:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003732:	4333      	orrs	r3, r6
 8003734:	f405 7600 	and.w	r6, r5, #512	; 0x200
 8003738:	4333      	orrs	r3, r6
 800373a:	600b      	str	r3, [r1, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800373c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800373e:	431a      	orrs	r2, r3
 8003740:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003742:	0c2d      	lsrs	r5, r5, #16
 8003744:	431a      	orrs	r2, r3
 8003746:	f005 0504 	and.w	r5, r5, #4
 800374a:	432a      	orrs	r2, r5
 800374c:	4302      	orrs	r2, r0
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
  hspi->State     = HAL_SPI_STATE_READY;
 800374e:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003750:	2000      	movs	r0, #0
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8003752:	604a      	str	r2, [r1, #4]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003754:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003756:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d

  return HAL_OK;
 800375a:	bd70      	pop	{r4, r5, r6, pc}
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800375c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003760:	e7d0      	b.n	8003704 <HAL_SPI_Init+0x40>
    return HAL_ERROR;
 8003762:	2001      	movs	r0, #1
}
 8003764:	bd70      	pop	{r4, r5, r6, pc}
	...

08003768 <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003768:	6803      	ldr	r3, [r0, #0]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(htim))
 800376a:	480a      	ldr	r0, [pc, #40]	; (8003794 <HAL_TIM_Base_Start_IT+0x2c>)
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800376c:	68da      	ldr	r2, [r3, #12]
 800376e:	f042 0201 	orr.w	r2, r2, #1
 8003772:	60da      	str	r2, [r3, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(htim))
 8003774:	6899      	ldr	r1, [r3, #8]
 8003776:	4001      	ands	r1, r0
 8003778:	2906      	cmp	r1, #6
 800377a:	d008      	beq.n	800378e <HAL_TIM_Base_Start_IT+0x26>
 800377c:	689a      	ldr	r2, [r3, #8]
 800377e:	4002      	ands	r2, r0
 8003780:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
  {
    __HAL_TIM_ENABLE(htim);
 8003784:	bf1e      	ittt	ne
 8003786:	681a      	ldrne	r2, [r3, #0]
 8003788:	f042 0201 	orrne.w	r2, r2, #1
 800378c:	601a      	strne	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
}
 800378e:	2000      	movs	r0, #0
 8003790:	4770      	bx	lr
 8003792:	bf00      	nop
 8003794:	00010007 	.word	0x00010007

08003798 <HAL_TIM_PeriodElapsedCallback>:
 8003798:	4770      	bx	lr

0800379a <HAL_TIM_OC_DelayElapsedCallback>:
 800379a:	4770      	bx	lr

0800379c <HAL_TIM_IC_CaptureCallback>:
 800379c:	4770      	bx	lr

0800379e <HAL_TIM_PWM_PulseFinishedCallback>:
 800379e:	4770      	bx	lr

080037a0 <HAL_TIM_TriggerCallback>:
 80037a0:	4770      	bx	lr

080037a2 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80037a2:	6803      	ldr	r3, [r0, #0]
 80037a4:	691a      	ldr	r2, [r3, #16]
 80037a6:	0791      	lsls	r1, r2, #30
{
 80037a8:	b510      	push	{r4, lr}
 80037aa:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80037ac:	d50f      	bpl.n	80037ce <HAL_TIM_IRQHandler+0x2c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80037ae:	68da      	ldr	r2, [r3, #12]
 80037b0:	0792      	lsls	r2, r2, #30
 80037b2:	d50c      	bpl.n	80037ce <HAL_TIM_IRQHandler+0x2c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80037b4:	f06f 0202 	mvn.w	r2, #2
 80037b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80037ba:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80037bc:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80037be:	0799      	lsls	r1, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80037c0:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80037c2:	f000 8085 	beq.w	80038d0 <HAL_TIM_IRQHandler+0x12e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80037c6:	f7ff ffe9 	bl	800379c <HAL_TIM_IC_CaptureCallback>
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80037ca:	2300      	movs	r3, #0
 80037cc:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80037ce:	6823      	ldr	r3, [r4, #0]
 80037d0:	691a      	ldr	r2, [r3, #16]
 80037d2:	0752      	lsls	r2, r2, #29
 80037d4:	d510      	bpl.n	80037f8 <HAL_TIM_IRQHandler+0x56>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80037d6:	68da      	ldr	r2, [r3, #12]
 80037d8:	0750      	lsls	r0, r2, #29
 80037da:	d50d      	bpl.n	80037f8 <HAL_TIM_IRQHandler+0x56>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80037dc:	f06f 0204 	mvn.w	r2, #4
 80037e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80037e2:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80037e4:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80037e6:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80037ea:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80037ec:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80037ee:	d075      	beq.n	80038dc <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_IC_CaptureCallback(htim);
 80037f0:	f7ff ffd4 	bl	800379c <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80037f4:	2300      	movs	r3, #0
 80037f6:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80037f8:	6823      	ldr	r3, [r4, #0]
 80037fa:	691a      	ldr	r2, [r3, #16]
 80037fc:	0711      	lsls	r1, r2, #28
 80037fe:	d50f      	bpl.n	8003820 <HAL_TIM_IRQHandler+0x7e>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003800:	68da      	ldr	r2, [r3, #12]
 8003802:	0712      	lsls	r2, r2, #28
 8003804:	d50c      	bpl.n	8003820 <HAL_TIM_IRQHandler+0x7e>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003806:	f06f 0208 	mvn.w	r2, #8
 800380a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800380c:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800380e:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003810:	079b      	lsls	r3, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003812:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003814:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003816:	d067      	beq.n	80038e8 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 8003818:	f7ff ffc0 	bl	800379c <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800381c:	2300      	movs	r3, #0
 800381e:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003820:	6823      	ldr	r3, [r4, #0]
 8003822:	691a      	ldr	r2, [r3, #16]
 8003824:	06d0      	lsls	r0, r2, #27
 8003826:	d510      	bpl.n	800384a <HAL_TIM_IRQHandler+0xa8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003828:	68da      	ldr	r2, [r3, #12]
 800382a:	06d1      	lsls	r1, r2, #27
 800382c:	d50d      	bpl.n	800384a <HAL_TIM_IRQHandler+0xa8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800382e:	f06f 0210 	mvn.w	r2, #16
 8003832:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003834:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003836:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003838:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800383c:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800383e:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003840:	d058      	beq.n	80038f4 <HAL_TIM_IRQHandler+0x152>
        HAL_TIM_IC_CaptureCallback(htim);
 8003842:	f7ff ffab 	bl	800379c <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003846:	2300      	movs	r3, #0
 8003848:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800384a:	6823      	ldr	r3, [r4, #0]
 800384c:	691a      	ldr	r2, [r3, #16]
 800384e:	07d2      	lsls	r2, r2, #31
 8003850:	d508      	bpl.n	8003864 <HAL_TIM_IRQHandler+0xc2>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003852:	68da      	ldr	r2, [r3, #12]
 8003854:	07d0      	lsls	r0, r2, #31
 8003856:	d505      	bpl.n	8003864 <HAL_TIM_IRQHandler+0xc2>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003858:	f06f 0201 	mvn.w	r2, #1
 800385c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800385e:	4620      	mov	r0, r4
 8003860:	f7ff ff9a 	bl	8003798 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003864:	6823      	ldr	r3, [r4, #0]
 8003866:	691a      	ldr	r2, [r3, #16]
 8003868:	0611      	lsls	r1, r2, #24
 800386a:	d508      	bpl.n	800387e <HAL_TIM_IRQHandler+0xdc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800386c:	68da      	ldr	r2, [r3, #12]
 800386e:	0612      	lsls	r2, r2, #24
 8003870:	d505      	bpl.n	800387e <HAL_TIM_IRQHandler+0xdc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003872:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003876:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003878:	4620      	mov	r0, r4
 800387a:	f000 f8f0 	bl	8003a5e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800387e:	6823      	ldr	r3, [r4, #0]
 8003880:	691a      	ldr	r2, [r3, #16]
 8003882:	05d0      	lsls	r0, r2, #23
 8003884:	d508      	bpl.n	8003898 <HAL_TIM_IRQHandler+0xf6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003886:	68da      	ldr	r2, [r3, #12]
 8003888:	0611      	lsls	r1, r2, #24
 800388a:	d505      	bpl.n	8003898 <HAL_TIM_IRQHandler+0xf6>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800388c:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003890:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003892:	4620      	mov	r0, r4
 8003894:	f000 f8e4 	bl	8003a60 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003898:	6823      	ldr	r3, [r4, #0]
 800389a:	691a      	ldr	r2, [r3, #16]
 800389c:	0652      	lsls	r2, r2, #25
 800389e:	d508      	bpl.n	80038b2 <HAL_TIM_IRQHandler+0x110>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80038a0:	68da      	ldr	r2, [r3, #12]
 80038a2:	0650      	lsls	r0, r2, #25
 80038a4:	d505      	bpl.n	80038b2 <HAL_TIM_IRQHandler+0x110>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80038a6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80038aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80038ac:	4620      	mov	r0, r4
 80038ae:	f7ff ff77 	bl	80037a0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80038b2:	6823      	ldr	r3, [r4, #0]
 80038b4:	691a      	ldr	r2, [r3, #16]
 80038b6:	0691      	lsls	r1, r2, #26
 80038b8:	d522      	bpl.n	8003900 <HAL_TIM_IRQHandler+0x15e>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80038ba:	68da      	ldr	r2, [r3, #12]
 80038bc:	0692      	lsls	r2, r2, #26
 80038be:	d51f      	bpl.n	8003900 <HAL_TIM_IRQHandler+0x15e>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80038c0:	f06f 0220 	mvn.w	r2, #32
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutationCallback(htim);
 80038c4:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80038c6:	611a      	str	r2, [r3, #16]
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80038c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 80038cc:	f000 b8c6 	b.w	8003a5c <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80038d0:	f7ff ff63 	bl	800379a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038d4:	4620      	mov	r0, r4
 80038d6:	f7ff ff62 	bl	800379e <HAL_TIM_PWM_PulseFinishedCallback>
 80038da:	e776      	b.n	80037ca <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80038dc:	f7ff ff5d 	bl	800379a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038e0:	4620      	mov	r0, r4
 80038e2:	f7ff ff5c 	bl	800379e <HAL_TIM_PWM_PulseFinishedCallback>
 80038e6:	e785      	b.n	80037f4 <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80038e8:	f7ff ff57 	bl	800379a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038ec:	4620      	mov	r0, r4
 80038ee:	f7ff ff56 	bl	800379e <HAL_TIM_PWM_PulseFinishedCallback>
 80038f2:	e793      	b.n	800381c <HAL_TIM_IRQHandler+0x7a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80038f4:	f7ff ff51 	bl	800379a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038f8:	4620      	mov	r0, r4
 80038fa:	f7ff ff50 	bl	800379e <HAL_TIM_PWM_PulseFinishedCallback>
 80038fe:	e7a2      	b.n	8003846 <HAL_TIM_IRQHandler+0xa4>
 8003900:	bd10      	pop	{r4, pc}
	...

08003904 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003904:	4a30      	ldr	r2, [pc, #192]	; (80039c8 <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 8003906:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003908:	4290      	cmp	r0, r2
 800390a:	d012      	beq.n	8003932 <TIM_Base_SetConfig+0x2e>
 800390c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003910:	d00f      	beq.n	8003932 <TIM_Base_SetConfig+0x2e>
 8003912:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8003916:	4290      	cmp	r0, r2
 8003918:	d00b      	beq.n	8003932 <TIM_Base_SetConfig+0x2e>
 800391a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800391e:	4290      	cmp	r0, r2
 8003920:	d007      	beq.n	8003932 <TIM_Base_SetConfig+0x2e>
 8003922:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003926:	4290      	cmp	r0, r2
 8003928:	d003      	beq.n	8003932 <TIM_Base_SetConfig+0x2e>
 800392a:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 800392e:	4290      	cmp	r0, r2
 8003930:	d119      	bne.n	8003966 <TIM_Base_SetConfig+0x62>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8003932:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003934:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003938:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800393a:	4a23      	ldr	r2, [pc, #140]	; (80039c8 <TIM_Base_SetConfig+0xc4>)
 800393c:	4290      	cmp	r0, r2
 800393e:	d01d      	beq.n	800397c <TIM_Base_SetConfig+0x78>
 8003940:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003944:	d01a      	beq.n	800397c <TIM_Base_SetConfig+0x78>
 8003946:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800394a:	4290      	cmp	r0, r2
 800394c:	d016      	beq.n	800397c <TIM_Base_SetConfig+0x78>
 800394e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003952:	4290      	cmp	r0, r2
 8003954:	d012      	beq.n	800397c <TIM_Base_SetConfig+0x78>
 8003956:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800395a:	4290      	cmp	r0, r2
 800395c:	d00e      	beq.n	800397c <TIM_Base_SetConfig+0x78>
 800395e:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8003962:	4290      	cmp	r0, r2
 8003964:	d00a      	beq.n	800397c <TIM_Base_SetConfig+0x78>
 8003966:	4a19      	ldr	r2, [pc, #100]	; (80039cc <TIM_Base_SetConfig+0xc8>)
 8003968:	4290      	cmp	r0, r2
 800396a:	d007      	beq.n	800397c <TIM_Base_SetConfig+0x78>
 800396c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003970:	4290      	cmp	r0, r2
 8003972:	d003      	beq.n	800397c <TIM_Base_SetConfig+0x78>
 8003974:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003978:	4290      	cmp	r0, r2
 800397a:	d103      	bne.n	8003984 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800397c:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 800397e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003982:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003984:	694a      	ldr	r2, [r1, #20]
 8003986:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800398a:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 800398c:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800398e:	688b      	ldr	r3, [r1, #8]
 8003990:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003992:	680b      	ldr	r3, [r1, #0]
 8003994:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003996:	4b0c      	ldr	r3, [pc, #48]	; (80039c8 <TIM_Base_SetConfig+0xc4>)
 8003998:	4298      	cmp	r0, r3
 800399a:	d00f      	beq.n	80039bc <TIM_Base_SetConfig+0xb8>
 800399c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80039a0:	4298      	cmp	r0, r3
 80039a2:	d00b      	beq.n	80039bc <TIM_Base_SetConfig+0xb8>
 80039a4:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 80039a8:	4298      	cmp	r0, r3
 80039aa:	d007      	beq.n	80039bc <TIM_Base_SetConfig+0xb8>
 80039ac:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80039b0:	4298      	cmp	r0, r3
 80039b2:	d003      	beq.n	80039bc <TIM_Base_SetConfig+0xb8>
 80039b4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80039b8:	4298      	cmp	r0, r3
 80039ba:	d101      	bne.n	80039c0 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80039bc:	690b      	ldr	r3, [r1, #16]
 80039be:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80039c0:	2301      	movs	r3, #1
 80039c2:	6143      	str	r3, [r0, #20]
 80039c4:	4770      	bx	lr
 80039c6:	bf00      	nop
 80039c8:	40012c00 	.word	0x40012c00
 80039cc:	40014000 	.word	0x40014000

080039d0 <HAL_TIM_Base_Init>:
{
 80039d0:	b510      	push	{r4, lr}
  if (htim == NULL)
 80039d2:	4604      	mov	r4, r0
 80039d4:	b1a0      	cbz	r0, 8003a00 <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 80039d6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80039da:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80039de:	b91b      	cbnz	r3, 80039e8 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80039e0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80039e4:	f001 f9b2 	bl	8004d4c <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 80039e8:	2302      	movs	r3, #2
 80039ea:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80039ee:	6820      	ldr	r0, [r4, #0]
 80039f0:	1d21      	adds	r1, r4, #4
 80039f2:	f7ff ff87 	bl	8003904 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 80039f6:	2301      	movs	r3, #1
 80039f8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80039fc:	2000      	movs	r0, #0
 80039fe:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003a00:	2001      	movs	r0, #1
}
 8003a02:	bd10      	pop	{r4, pc}

08003a04 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003a04:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003a08:	2b01      	cmp	r3, #1
{
 8003a0a:	b530      	push	{r4, r5, lr}
 8003a0c:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8003a10:	d01f      	beq.n	8003a52 <HAL_TIMEx_MasterConfigSynchronization+0x4e>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003a12:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003a14:	4d10      	ldr	r5, [pc, #64]	; (8003a58 <HAL_TIMEx_MasterConfigSynchronization+0x54>)
  htim->State = HAL_TIM_STATE_BUSY;
 8003a16:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003a1a:	42aa      	cmp	r2, r5
  tmpcr2 = htim->Instance->CR2;
 8003a1c:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 8003a1e:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003a20:	d003      	beq.n	8003a2a <HAL_TIMEx_MasterConfigSynchronization+0x26>
 8003a22:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8003a26:	42aa      	cmp	r2, r5
 8003a28:	d103      	bne.n	8003a32 <HAL_TIMEx_MasterConfigSynchronization+0x2e>
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003a2a:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003a2c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003a30:	432b      	orrs	r3, r5
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003a32:	680d      	ldr	r5, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003a34:	6889      	ldr	r1, [r1, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8003a36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003a3a:	432b      	orrs	r3, r5
  tmpsmcr &= ~TIM_SMCR_MSM;
 8003a3c:	f024 0480 	bic.w	r4, r4, #128	; 0x80

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003a40:	6053      	str	r3, [r2, #4]
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003a42:	4321      	orrs	r1, r4

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003a44:	2301      	movs	r3, #1
  htim->Instance->SMCR = tmpsmcr;
 8003a46:	6091      	str	r1, [r2, #8]
  htim->State = HAL_TIM_STATE_READY;
 8003a48:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8003a52:	4618      	mov	r0, r3

  return HAL_OK;
}
 8003a54:	bd30      	pop	{r4, r5, pc}
 8003a56:	bf00      	nop
 8003a58:	40012c00 	.word	0x40012c00

08003a5c <HAL_TIMEx_CommutationCallback>:
 8003a5c:	4770      	bx	lr

08003a5e <HAL_TIMEx_BreakCallback>:
 8003a5e:	4770      	bx	lr

08003a60 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003a60:	4770      	bx	lr

08003a62 <UART_EndRxTransfer>:
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003a62:	6803      	ldr	r3, [r0, #0]
 8003a64:	681a      	ldr	r2, [r3, #0]
 8003a66:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003a6a:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a6c:	689a      	ldr	r2, [r3, #8]
 8003a6e:	f022 0201 	bic.w	r2, r2, #1
 8003a72:	609a      	str	r2, [r3, #8]
#endif

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003a74:	2320      	movs	r3, #32
 8003a76:	f880 3072 	strb.w	r3, [r0, #114]	; 0x72

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	6603      	str	r3, [r0, #96]	; 0x60
 8003a7e:	4770      	bx	lr

08003a80 <HAL_UART_TxCpltCallback>:
 8003a80:	4770      	bx	lr

08003a82 <HAL_UART_ErrorCallback>:
 8003a82:	4770      	bx	lr

08003a84 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003a84:	6803      	ldr	r3, [r0, #0]
 8003a86:	69da      	ldr	r2, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003a88:	6819      	ldr	r1, [r3, #0]
{
 8003a8a:	b570      	push	{r4, r5, r6, lr}
  if (errorflags == RESET)
 8003a8c:	0716      	lsls	r6, r2, #28
{
 8003a8e:	4604      	mov	r4, r0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003a90:	689d      	ldr	r5, [r3, #8]
  if (errorflags == RESET)
 8003a92:	d10a      	bne.n	8003aaa <HAL_UART_IRQHandler+0x26>
    if (((isrflags & USART_ISR_RXNE) != RESET)
 8003a94:	0696      	lsls	r6, r2, #26
 8003a96:	d564      	bpl.n	8003b62 <HAL_UART_IRQHandler+0xde>
        && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003a98:	068e      	lsls	r6, r1, #26
 8003a9a:	d562      	bpl.n	8003b62 <HAL_UART_IRQHandler+0xde>
      if (huart->RxISR != NULL)
 8003a9c:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	f000 8083 	beq.w	8003baa <HAL_UART_IRQHandler+0x126>
}
 8003aa4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      huart->TxISR(huart);
 8003aa8:	4718      	bx	r3
      && (((cr3its & USART_CR3_EIE) != RESET)
 8003aaa:	f015 0001 	ands.w	r0, r5, #1
 8003aae:	d102      	bne.n	8003ab6 <HAL_UART_IRQHandler+0x32>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003ab0:	f411 7f90 	tst.w	r1, #288	; 0x120
 8003ab4:	d055      	beq.n	8003b62 <HAL_UART_IRQHandler+0xde>
    if (((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003ab6:	07d5      	lsls	r5, r2, #31
 8003ab8:	d507      	bpl.n	8003aca <HAL_UART_IRQHandler+0x46>
 8003aba:	05ce      	lsls	r6, r1, #23
 8003abc:	d505      	bpl.n	8003aca <HAL_UART_IRQHandler+0x46>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003abe:	2501      	movs	r5, #1
 8003ac0:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003ac2:	6f65      	ldr	r5, [r4, #116]	; 0x74
 8003ac4:	f045 0501 	orr.w	r5, r5, #1
 8003ac8:	6765      	str	r5, [r4, #116]	; 0x74
    if (((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003aca:	0795      	lsls	r5, r2, #30
 8003acc:	d506      	bpl.n	8003adc <HAL_UART_IRQHandler+0x58>
 8003ace:	b128      	cbz	r0, 8003adc <HAL_UART_IRQHandler+0x58>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003ad0:	2502      	movs	r5, #2
 8003ad2:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003ad4:	6f65      	ldr	r5, [r4, #116]	; 0x74
 8003ad6:	f045 0504 	orr.w	r5, r5, #4
 8003ada:	6765      	str	r5, [r4, #116]	; 0x74
    if (((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003adc:	0756      	lsls	r6, r2, #29
 8003ade:	d506      	bpl.n	8003aee <HAL_UART_IRQHandler+0x6a>
 8003ae0:	b128      	cbz	r0, 8003aee <HAL_UART_IRQHandler+0x6a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003ae2:	2504      	movs	r5, #4
 8003ae4:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003ae6:	6f65      	ldr	r5, [r4, #116]	; 0x74
 8003ae8:	f045 0502 	orr.w	r5, r5, #2
 8003aec:	6765      	str	r5, [r4, #116]	; 0x74
    if (((isrflags & USART_ISR_ORE) != RESET)
 8003aee:	0715      	lsls	r5, r2, #28
 8003af0:	d507      	bpl.n	8003b02 <HAL_UART_IRQHandler+0x7e>
        && (((cr1its & USART_CR1_RXNEIE) != RESET) ||
 8003af2:	068e      	lsls	r6, r1, #26
 8003af4:	d400      	bmi.n	8003af8 <HAL_UART_IRQHandler+0x74>
 8003af6:	b120      	cbz	r0, 8003b02 <HAL_UART_IRQHandler+0x7e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003af8:	2008      	movs	r0, #8
 8003afa:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003afc:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8003afe:	4303      	orrs	r3, r0
 8003b00:	6763      	str	r3, [r4, #116]	; 0x74
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003b02:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d050      	beq.n	8003baa <HAL_UART_IRQHandler+0x126>
      if (((isrflags & USART_ISR_RXNE) != RESET)
 8003b08:	0695      	lsls	r5, r2, #26
 8003b0a:	d505      	bpl.n	8003b18 <HAL_UART_IRQHandler+0x94>
          && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003b0c:	0688      	lsls	r0, r1, #26
 8003b0e:	d503      	bpl.n	8003b18 <HAL_UART_IRQHandler+0x94>
        if (huart->RxISR != NULL)
 8003b10:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8003b12:	b10b      	cbz	r3, 8003b18 <HAL_UART_IRQHandler+0x94>
          huart->RxISR(huart);
 8003b14:	4620      	mov	r0, r4
 8003b16:	4798      	blx	r3
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8003b18:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8003b1a:	0719      	lsls	r1, r3, #28
        UART_EndRxTransfer(huart);
 8003b1c:	4620      	mov	r0, r4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8003b1e:	d404      	bmi.n	8003b2a <HAL_UART_IRQHandler+0xa6>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 8003b20:	6823      	ldr	r3, [r4, #0]
 8003b22:	689d      	ldr	r5, [r3, #8]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8003b24:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8003b28:	d017      	beq.n	8003b5a <HAL_UART_IRQHandler+0xd6>
        UART_EndRxTransfer(huart);
 8003b2a:	f7ff ff9a 	bl	8003a62 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b2e:	6823      	ldr	r3, [r4, #0]
 8003b30:	689a      	ldr	r2, [r3, #8]
 8003b32:	0652      	lsls	r2, r2, #25
 8003b34:	d50d      	bpl.n	8003b52 <HAL_UART_IRQHandler+0xce>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003b36:	689a      	ldr	r2, [r3, #8]
          if (huart->hdmarx != NULL)
 8003b38:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003b3a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003b3e:	609a      	str	r2, [r3, #8]
          if (huart->hdmarx != NULL)
 8003b40:	b138      	cbz	r0, 8003b52 <HAL_UART_IRQHandler+0xce>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003b42:	4b1a      	ldr	r3, [pc, #104]	; (8003bac <HAL_UART_IRQHandler+0x128>)
 8003b44:	6383      	str	r3, [r0, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003b46:	f7fd ff65 	bl	8001a14 <HAL_DMA_Abort_IT>
 8003b4a:	b370      	cbz	r0, 8003baa <HAL_UART_IRQHandler+0x126>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003b4c:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8003b4e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8003b50:	e7a8      	b.n	8003aa4 <HAL_UART_IRQHandler+0x20>
            HAL_UART_ErrorCallback(huart);
 8003b52:	4620      	mov	r0, r4
 8003b54:	f7ff ff95 	bl	8003a82 <HAL_UART_ErrorCallback>
 8003b58:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8003b5a:	f7ff ff92 	bl	8003a82 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b5e:	6765      	str	r5, [r4, #116]	; 0x74
 8003b60:	bd70      	pop	{r4, r5, r6, pc}
  if (((isrflags & USART_ISR_WUF) != RESET) && ((cr3its & USART_CR3_WUFIE) != RESET))
 8003b62:	02d6      	lsls	r6, r2, #11
 8003b64:	d509      	bpl.n	8003b7a <HAL_UART_IRQHandler+0xf6>
 8003b66:	0268      	lsls	r0, r5, #9
 8003b68:	d507      	bpl.n	8003b7a <HAL_UART_IRQHandler+0xf6>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003b6a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 8003b6e:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003b70:	621a      	str	r2, [r3, #32]
}
 8003b72:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_WakeupCallback(huart);
 8003b76:	f000 bafd 	b.w	8004174 <HAL_UARTEx_WakeupCallback>
  if (((isrflags & USART_ISR_TXE) != RESET)
 8003b7a:	0616      	lsls	r6, r2, #24
 8003b7c:	d505      	bpl.n	8003b8a <HAL_UART_IRQHandler+0x106>
      && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003b7e:	060d      	lsls	r5, r1, #24
 8003b80:	d503      	bpl.n	8003b8a <HAL_UART_IRQHandler+0x106>
    if (huart->TxISR != NULL)
 8003b82:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003b84:	b18b      	cbz	r3, 8003baa <HAL_UART_IRQHandler+0x126>
      huart->TxISR(huart);
 8003b86:	4620      	mov	r0, r4
 8003b88:	e78c      	b.n	8003aa4 <HAL_UART_IRQHandler+0x20>
  if (((isrflags & USART_ISR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003b8a:	0650      	lsls	r0, r2, #25
 8003b8c:	d50d      	bpl.n	8003baa <HAL_UART_IRQHandler+0x126>
 8003b8e:	064a      	lsls	r2, r1, #25
 8003b90:	d50b      	bpl.n	8003baa <HAL_UART_IRQHandler+0x126>
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003b92:	681a      	ldr	r2, [r3, #0]
 8003b94:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003b98:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003b9a:	2320      	movs	r3, #32
 8003b9c:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	6663      	str	r3, [r4, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003ba4:	4620      	mov	r0, r4
 8003ba6:	f7ff ff6b 	bl	8003a80 <HAL_UART_TxCpltCallback>
 8003baa:	bd70      	pop	{r4, r5, r6, pc}
 8003bac:	08003bb1 	.word	0x08003bb1

08003bb0 <UART_DMAAbortOnError>:
{
 8003bb0:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003bb2:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8003bba:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
  HAL_UART_ErrorCallback(huart);
 8003bbe:	f7ff ff60 	bl	8003a82 <HAL_UART_ErrorCallback>
 8003bc2:	bd08      	pop	{r3, pc}

08003bc4 <UART_SetConfig>:
  if (UART_INSTANCE_LOWPOWER(huart))
 8003bc4:	6802      	ldr	r2, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003bc6:	69c1      	ldr	r1, [r0, #28]
{
 8003bc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bca:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003bcc:	6883      	ldr	r3, [r0, #8]
 8003bce:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003bd0:	6815      	ldr	r5, [r2, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003bd2:	4303      	orrs	r3, r0
 8003bd4:	6960      	ldr	r0, [r4, #20]
 8003bd6:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003bd8:	48ba      	ldr	r0, [pc, #744]	; (8003ec4 <UART_SetConfig+0x300>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003bda:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003bdc:	4028      	ands	r0, r5
 8003bde:	4303      	orrs	r3, r0
 8003be0:	6013      	str	r3, [r2, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003be2:	6853      	ldr	r3, [r2, #4]
 8003be4:	68e0      	ldr	r0, [r4, #12]
 8003be6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003bea:	4303      	orrs	r3, r0
 8003bec:	6053      	str	r3, [r2, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003bee:	4bb6      	ldr	r3, [pc, #728]	; (8003ec8 <UART_SetConfig+0x304>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003bf0:	69a0      	ldr	r0, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003bf2:	429a      	cmp	r2, r3
    tmpreg |= huart->Init.OneBitSampling;
 8003bf4:	bf1c      	itt	ne
 8003bf6:	6a23      	ldrne	r3, [r4, #32]
 8003bf8:	4318      	orrne	r0, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003bfa:	6893      	ldr	r3, [r2, #8]
 8003bfc:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8003c00:	4303      	orrs	r3, r0
 8003c02:	6093      	str	r3, [r2, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003c04:	4bb1      	ldr	r3, [pc, #708]	; (8003ecc <UART_SetConfig+0x308>)
 8003c06:	429a      	cmp	r2, r3
 8003c08:	d119      	bne.n	8003c3e <UART_SetConfig+0x7a>
 8003c0a:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8003c0e:	4ab0      	ldr	r2, [pc, #704]	; (8003ed0 <UART_SetConfig+0x30c>)
 8003c10:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c14:	f003 0303 	and.w	r3, r3, #3
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003c18:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8003c1c:	5cd3      	ldrb	r3, [r2, r3]
 8003c1e:	f040 8138 	bne.w	8003e92 <UART_SetConfig+0x2ce>
    switch (clocksource)
 8003c22:	2b08      	cmp	r3, #8
 8003c24:	f200 808f 	bhi.w	8003d46 <UART_SetConfig+0x182>
 8003c28:	e8df f013 	tbh	[pc, r3, lsl #1]
 8003c2c:	00ca011a 	.word	0x00ca011a
 8003c30:	008d00f9 	.word	0x008d00f9
 8003c34:	008d0114 	.word	0x008d0114
 8003c38:	008d008d 	.word	0x008d008d
 8003c3c:	0036      	.short	0x0036
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003c3e:	4ba5      	ldr	r3, [pc, #660]	; (8003ed4 <UART_SetConfig+0x310>)
 8003c40:	429a      	cmp	r2, r3
 8003c42:	d107      	bne.n	8003c54 <UART_SetConfig+0x90>
 8003c44:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8003c48:	4aa3      	ldr	r2, [pc, #652]	; (8003ed8 <UART_SetConfig+0x314>)
 8003c4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c4e:	f003 030c 	and.w	r3, r3, #12
 8003c52:	e7e1      	b.n	8003c18 <UART_SetConfig+0x54>
 8003c54:	4ba1      	ldr	r3, [pc, #644]	; (8003edc <UART_SetConfig+0x318>)
 8003c56:	429a      	cmp	r2, r3
 8003c58:	d123      	bne.n	8003ca2 <UART_SetConfig+0xde>
 8003c5a:	f503 33e4 	add.w	r3, r3, #116736	; 0x1c800
 8003c5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c62:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003c66:	2b10      	cmp	r3, #16
 8003c68:	f000 80f1 	beq.w	8003e4e <UART_SetConfig+0x28a>
 8003c6c:	d80b      	bhi.n	8003c86 <UART_SetConfig+0xc2>
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	f000 80f3 	beq.w	8003e5a <UART_SetConfig+0x296>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003c74:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
        ret = HAL_ERROR;
 8003c78:	f04f 0201 	mov.w	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8003c7c:	f04f 0300 	mov.w	r3, #0
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003c80:	f000 80f8 	beq.w	8003e74 <UART_SetConfig+0x2b0>
 8003c84:	e0a8      	b.n	8003dd8 <UART_SetConfig+0x214>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003c86:	2b20      	cmp	r3, #32
 8003c88:	f000 80c6 	beq.w	8003e18 <UART_SetConfig+0x254>
 8003c8c:	2b30      	cmp	r3, #48	; 0x30
 8003c8e:	d1f1      	bne.n	8003c74 <UART_SetConfig+0xb0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003c90:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8003c94:	f040 80b8 	bne.w	8003e08 <UART_SetConfig+0x244>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003c98:	6860      	ldr	r0, [r4, #4]
 8003c9a:	0843      	lsrs	r3, r0, #1
 8003c9c:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8003ca0:	e0c3      	b.n	8003e2a <UART_SetConfig+0x266>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003ca2:	4b8f      	ldr	r3, [pc, #572]	; (8003ee0 <UART_SetConfig+0x31c>)
 8003ca4:	429a      	cmp	r2, r3
 8003ca6:	d11e      	bne.n	8003ce6 <UART_SetConfig+0x122>
 8003ca8:	f503 33e2 	add.w	r3, r3, #115712	; 0x1c400
 8003cac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cb0:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003cb4:	2b40      	cmp	r3, #64	; 0x40
 8003cb6:	f000 80bb 	beq.w	8003e30 <UART_SetConfig+0x26c>
 8003cba:	d80a      	bhi.n	8003cd2 <UART_SetConfig+0x10e>
 8003cbc:	b97b      	cbnz	r3, 8003cde <UART_SetConfig+0x11a>
  if (UART_INSTANCE_LOWPOWER(huart))
 8003cbe:	4b82      	ldr	r3, [pc, #520]	; (8003ec8 <UART_SetConfig+0x304>)
 8003cc0:	429a      	cmp	r2, r3
 8003cc2:	f040 80ca 	bne.w	8003e5a <UART_SetConfig+0x296>
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8003cc6:	f7ff f9dd 	bl	8003084 <HAL_RCC_GetPCLK1Freq>
        break;
 8003cca:	2300      	movs	r3, #0
    if (lpuart_ker_ck_pres != 0U)
 8003ccc:	bbb0      	cbnz	r0, 8003d3c <UART_SetConfig+0x178>
 8003cce:	4602      	mov	r2, r0
 8003cd0:	e03a      	b.n	8003d48 <UART_SetConfig+0x184>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003cd2:	2b80      	cmp	r3, #128	; 0x80
 8003cd4:	f000 809d 	beq.w	8003e12 <UART_SetConfig+0x24e>
 8003cd8:	2bc0      	cmp	r3, #192	; 0xc0
 8003cda:	f000 80b0 	beq.w	8003e3e <UART_SetConfig+0x27a>
  if (UART_INSTANCE_LOWPOWER(huart))
 8003cde:	4b7a      	ldr	r3, [pc, #488]	; (8003ec8 <UART_SetConfig+0x304>)
 8003ce0:	429a      	cmp	r2, r3
 8003ce2:	d1c7      	bne.n	8003c74 <UART_SetConfig+0xb0>
 8003ce4:	e02f      	b.n	8003d46 <UART_SetConfig+0x182>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003ce6:	4b7f      	ldr	r3, [pc, #508]	; (8003ee4 <UART_SetConfig+0x320>)
 8003ce8:	429a      	cmp	r2, r3
 8003cea:	d111      	bne.n	8003d10 <UART_SetConfig+0x14c>
 8003cec:	f503 33e0 	add.w	r3, r3, #114688	; 0x1c000
 8003cf0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cf4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003cf8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003cfc:	f000 8098 	beq.w	8003e30 <UART_SetConfig+0x26c>
 8003d00:	d9dc      	bls.n	8003cbc <UART_SetConfig+0xf8>
 8003d02:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003d06:	f000 8084 	beq.w	8003e12 <UART_SetConfig+0x24e>
 8003d0a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003d0e:	e7e4      	b.n	8003cda <UART_SetConfig+0x116>
 8003d10:	4b6d      	ldr	r3, [pc, #436]	; (8003ec8 <UART_SetConfig+0x304>)
 8003d12:	429a      	cmp	r2, r3
 8003d14:	d1ae      	bne.n	8003c74 <UART_SetConfig+0xb0>
 8003d16:	f503 33c8 	add.w	r3, r3, #102400	; 0x19000
 8003d1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d1e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003d22:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d26:	f000 8083 	beq.w	8003e30 <UART_SetConfig+0x26c>
 8003d2a:	d9c7      	bls.n	8003cbc <UART_SetConfig+0xf8>
 8003d2c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003d30:	d06f      	beq.n	8003e12 <UART_SetConfig+0x24e>
 8003d32:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003d36:	e7d0      	b.n	8003cda <UART_SetConfig+0x116>
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8003d38:	486b      	ldr	r0, [pc, #428]	; (8003ee8 <UART_SetConfig+0x324>)
  if (UART_INSTANCE_LOWPOWER(huart))
 8003d3a:	2302      	movs	r3, #2
      if ((lpuart_ker_ck_pres < (3 * huart->Init.BaudRate)) ||
 8003d3c:	6862      	ldr	r2, [r4, #4]
 8003d3e:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 8003d42:	4281      	cmp	r1, r0
 8003d44:	d905      	bls.n	8003d52 <UART_SetConfig+0x18e>
        ret = HAL_ERROR;
 8003d46:	2201      	movs	r2, #1
  huart->RxISR = NULL;
 8003d48:	2300      	movs	r3, #0
 8003d4a:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 8003d4c:	6663      	str	r3, [r4, #100]	; 0x64
}
 8003d4e:	4610      	mov	r0, r2
 8003d50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((lpuart_ker_ck_pres < (3 * huart->Init.BaudRate)) ||
 8003d52:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 8003d56:	d8f6      	bhi.n	8003d46 <UART_SetConfig+0x182>
        switch (clocksource)
 8003d58:	2b08      	cmp	r3, #8
 8003d5a:	d82e      	bhi.n	8003dba <UART_SetConfig+0x1f6>
 8003d5c:	e8df f003 	tbb	[pc, r3]
 8003d60:	2d1c2d05 	.word	0x2d1c2d05
 8003d64:	2d2d2d24 	.word	0x2d2d2d24
 8003d68:	27          	.byte	0x27
 8003d69:	00          	.byte	0x00
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003d6a:	f7ff f98b 	bl	8003084 <HAL_RCC_GetPCLK1Freq>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003d6e:	6862      	ldr	r2, [r4, #4]
 8003d70:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003d74:	0856      	lsrs	r6, r2, #1
 8003d76:	2700      	movs	r7, #0
 8003d78:	fbe1 6700 	umlal	r6, r7, r1, r0
 8003d7c:	2300      	movs	r3, #0
 8003d7e:	4630      	mov	r0, r6
 8003d80:	4639      	mov	r1, r7
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8003d82:	f7fc ff0d 	bl	8000ba0 <__aeabi_uldivmod>
            break;
 8003d86:	2200      	movs	r2, #0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003d88:	4b58      	ldr	r3, [pc, #352]	; (8003eec <UART_SetConfig+0x328>)
 8003d8a:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 8003d8e:	4299      	cmp	r1, r3
 8003d90:	d8d9      	bhi.n	8003d46 <UART_SetConfig+0x182>
          huart->Instance->BRR = usartdiv;
 8003d92:	6823      	ldr	r3, [r4, #0]
 8003d94:	60d8      	str	r0, [r3, #12]
 8003d96:	e7d7      	b.n	8003d48 <UART_SetConfig+0x184>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8003d98:	4855      	ldr	r0, [pc, #340]	; (8003ef0 <UART_SetConfig+0x32c>)
 8003d9a:	0855      	lsrs	r5, r2, #1
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	2100      	movs	r1, #0
 8003da0:	1940      	adds	r0, r0, r5
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8003da2:	f141 0100 	adc.w	r1, r1, #0
 8003da6:	e7ec      	b.n	8003d82 <UART_SetConfig+0x1be>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003da8:	f7fe fe60 	bl	8002a6c <HAL_RCC_GetSysClockFreq>
 8003dac:	e7df      	b.n	8003d6e <UART_SetConfig+0x1aa>
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8003dae:	0850      	lsrs	r0, r2, #1
 8003db0:	2100      	movs	r1, #0
 8003db2:	2300      	movs	r3, #0
 8003db4:	f510 0000 	adds.w	r0, r0, #8388608	; 0x800000
 8003db8:	e7f3      	b.n	8003da2 <UART_SetConfig+0x1de>
            ret = HAL_ERROR;
 8003dba:	2201      	movs	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8003dbc:	2000      	movs	r0, #0
 8003dbe:	e7e3      	b.n	8003d88 <UART_SetConfig+0x1c4>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8003dc0:	f7ff f972 	bl	80030a8 <HAL_RCC_GetPCLK2Freq>
 8003dc4:	e04e      	b.n	8003e64 <UART_SetConfig+0x2a0>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003dc6:	f7ff f95d 	bl	8003084 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003dca:	6862      	ldr	r2, [r4, #4]
 8003dcc:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8003dd0:	fbb3 f3f2 	udiv	r3, r3, r2
 8003dd4:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8003dd6:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003dd8:	f1a3 0010 	sub.w	r0, r3, #16
 8003ddc:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8003de0:	4288      	cmp	r0, r1
 8003de2:	d8b0      	bhi.n	8003d46 <UART_SetConfig+0x182>
      huart->Instance->BRR = usartdiv;
 8003de4:	6821      	ldr	r1, [r4, #0]
 8003de6:	60cb      	str	r3, [r1, #12]
 8003de8:	e7ae      	b.n	8003d48 <UART_SetConfig+0x184>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8003dea:	f7ff f95d 	bl	80030a8 <HAL_RCC_GetPCLK2Freq>
 8003dee:	e7ec      	b.n	8003dca <UART_SetConfig+0x206>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8003df0:	6860      	ldr	r0, [r4, #4]
 8003df2:	0843      	lsrs	r3, r0, #1
 8003df4:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8003df8:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8003dfc:	fbb3 f3f0 	udiv	r3, r3, r0
 8003e00:	e7e8      	b.n	8003dd4 <UART_SetConfig+0x210>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003e02:	f7fe fe33 	bl	8002a6c <HAL_RCC_GetSysClockFreq>
 8003e06:	e7e0      	b.n	8003dca <UART_SetConfig+0x206>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8003e08:	6860      	ldr	r0, [r4, #4]
 8003e0a:	0843      	lsrs	r3, r0, #1
 8003e0c:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8003e10:	e7f4      	b.n	8003dfc <UART_SetConfig+0x238>
  if (UART_INSTANCE_LOWPOWER(huart))
 8003e12:	4b2d      	ldr	r3, [pc, #180]	; (8003ec8 <UART_SetConfig+0x304>)
 8003e14:	429a      	cmp	r2, r3
 8003e16:	d08f      	beq.n	8003d38 <UART_SetConfig+0x174>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003e18:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8003e1c:	d1e8      	bne.n	8003df0 <UART_SetConfig+0x22c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8003e1e:	6860      	ldr	r0, [r4, #4]
 8003e20:	0843      	lsrs	r3, r0, #1
 8003e22:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8003e26:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003e2a:	fbb3 f3f0 	udiv	r3, r3, r0
 8003e2e:	e01f      	b.n	8003e70 <UART_SetConfig+0x2ac>
  if (UART_INSTANCE_LOWPOWER(huart))
 8003e30:	4b25      	ldr	r3, [pc, #148]	; (8003ec8 <UART_SetConfig+0x304>)
 8003e32:	429a      	cmp	r2, r3
 8003e34:	d10b      	bne.n	8003e4e <UART_SetConfig+0x28a>
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8003e36:	f7fe fe19 	bl	8002a6c <HAL_RCC_GetSysClockFreq>
        break;
 8003e3a:	2304      	movs	r3, #4
 8003e3c:	e746      	b.n	8003ccc <UART_SetConfig+0x108>
  if (UART_INSTANCE_LOWPOWER(huart))
 8003e3e:	4b22      	ldr	r3, [pc, #136]	; (8003ec8 <UART_SetConfig+0x304>)
 8003e40:	429a      	cmp	r2, r3
 8003e42:	f47f af25 	bne.w	8003c90 <UART_SetConfig+0xcc>
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8003e46:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  if (UART_INSTANCE_LOWPOWER(huart))
 8003e4a:	2308      	movs	r3, #8
 8003e4c:	e776      	b.n	8003d3c <UART_SetConfig+0x178>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003e4e:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8003e52:	d1d6      	bne.n	8003e02 <UART_SetConfig+0x23e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003e54:	f7fe fe0a 	bl	8002a6c <HAL_RCC_GetSysClockFreq>
 8003e58:	e004      	b.n	8003e64 <UART_SetConfig+0x2a0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003e5a:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8003e5e:	d1b2      	bne.n	8003dc6 <UART_SetConfig+0x202>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003e60:	f7ff f910 	bl	8003084 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003e64:	6861      	ldr	r1, [r4, #4]
 8003e66:	084a      	lsrs	r2, r1, #1
 8003e68:	eb02 0340 	add.w	r3, r2, r0, lsl #1
 8003e6c:	fbb3 f3f1 	udiv	r3, r3, r1
 8003e70:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8003e72:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003e74:	f1a3 0010 	sub.w	r0, r3, #16
 8003e78:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8003e7c:	4288      	cmp	r0, r1
 8003e7e:	f63f af62 	bhi.w	8003d46 <UART_SetConfig+0x182>
      brrtemp = usartdiv & 0xFFF0U;
 8003e82:	f023 010f 	bic.w	r1, r3, #15
      huart->Instance->BRR = brrtemp;
 8003e86:	6820      	ldr	r0, [r4, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003e88:	f3c3 0342 	ubfx	r3, r3, #1, #3
      huart->Instance->BRR = brrtemp;
 8003e8c:	430b      	orrs	r3, r1
 8003e8e:	60c3      	str	r3, [r0, #12]
 8003e90:	e75a      	b.n	8003d48 <UART_SetConfig+0x184>
    switch (clocksource)
 8003e92:	2b08      	cmp	r3, #8
 8003e94:	f63f af57 	bhi.w	8003d46 <UART_SetConfig+0x182>
 8003e98:	a201      	add	r2, pc, #4	; (adr r2, 8003ea0 <UART_SetConfig+0x2dc>)
 8003e9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e9e:	bf00      	nop
 8003ea0:	08003dc7 	.word	0x08003dc7
 8003ea4:	08003deb 	.word	0x08003deb
 8003ea8:	08003df1 	.word	0x08003df1
 8003eac:	08003d47 	.word	0x08003d47
 8003eb0:	08003e03 	.word	0x08003e03
 8003eb4:	08003d47 	.word	0x08003d47
 8003eb8:	08003d47 	.word	0x08003d47
 8003ebc:	08003d47 	.word	0x08003d47
 8003ec0:	08003e09 	.word	0x08003e09
 8003ec4:	efff69f3 	.word	0xefff69f3
 8003ec8:	40008000 	.word	0x40008000
 8003ecc:	40013800 	.word	0x40013800
 8003ed0:	0800a2b0 	.word	0x0800a2b0
 8003ed4:	40004400 	.word	0x40004400
 8003ed8:	0800a2b4 	.word	0x0800a2b4
 8003edc:	40004800 	.word	0x40004800
 8003ee0:	40004c00 	.word	0x40004c00
 8003ee4:	40005000 	.word	0x40005000
 8003ee8:	00f42400 	.word	0x00f42400
 8003eec:	000ffcff 	.word	0x000ffcff
 8003ef0:	f4240000 	.word	0xf4240000

08003ef4 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003ef4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003ef6:	07da      	lsls	r2, r3, #31
{
 8003ef8:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003efa:	d506      	bpl.n	8003f0a <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003efc:	6801      	ldr	r1, [r0, #0]
 8003efe:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8003f00:	684a      	ldr	r2, [r1, #4]
 8003f02:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8003f06:	4322      	orrs	r2, r4
 8003f08:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003f0a:	079c      	lsls	r4, r3, #30
 8003f0c:	d506      	bpl.n	8003f1c <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003f0e:	6801      	ldr	r1, [r0, #0]
 8003f10:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8003f12:	684a      	ldr	r2, [r1, #4]
 8003f14:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003f18:	4322      	orrs	r2, r4
 8003f1a:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003f1c:	0759      	lsls	r1, r3, #29
 8003f1e:	d506      	bpl.n	8003f2e <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003f20:	6801      	ldr	r1, [r0, #0]
 8003f22:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8003f24:	684a      	ldr	r2, [r1, #4]
 8003f26:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003f2a:	4322      	orrs	r2, r4
 8003f2c:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003f2e:	071a      	lsls	r2, r3, #28
 8003f30:	d506      	bpl.n	8003f40 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003f32:	6801      	ldr	r1, [r0, #0]
 8003f34:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8003f36:	684a      	ldr	r2, [r1, #4]
 8003f38:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003f3c:	4322      	orrs	r2, r4
 8003f3e:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003f40:	06dc      	lsls	r4, r3, #27
 8003f42:	d506      	bpl.n	8003f52 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003f44:	6801      	ldr	r1, [r0, #0]
 8003f46:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8003f48:	688a      	ldr	r2, [r1, #8]
 8003f4a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003f4e:	4322      	orrs	r2, r4
 8003f50:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003f52:	0699      	lsls	r1, r3, #26
 8003f54:	d506      	bpl.n	8003f64 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003f56:	6801      	ldr	r1, [r0, #0]
 8003f58:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8003f5a:	688a      	ldr	r2, [r1, #8]
 8003f5c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003f60:	4322      	orrs	r2, r4
 8003f62:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003f64:	065a      	lsls	r2, r3, #25
 8003f66:	d50f      	bpl.n	8003f88 <UART_AdvFeatureConfig+0x94>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003f68:	6801      	ldr	r1, [r0, #0]
 8003f6a:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8003f6c:	684a      	ldr	r2, [r1, #4]
 8003f6e:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8003f72:	4322      	orrs	r2, r4
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003f74:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003f78:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003f7a:	d105      	bne.n	8003f88 <UART_AdvFeatureConfig+0x94>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003f7c:	684a      	ldr	r2, [r1, #4]
 8003f7e:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8003f80:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8003f84:	4322      	orrs	r2, r4
 8003f86:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003f88:	061b      	lsls	r3, r3, #24
 8003f8a:	d506      	bpl.n	8003f9a <UART_AdvFeatureConfig+0xa6>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003f8c:	6802      	ldr	r2, [r0, #0]
 8003f8e:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8003f90:	6853      	ldr	r3, [r2, #4]
 8003f92:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8003f96:	430b      	orrs	r3, r1
 8003f98:	6053      	str	r3, [r2, #4]
 8003f9a:	bd10      	pop	{r4, pc}

08003f9c <UART_WaitOnFlagUntilTimeout>:
{
 8003f9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003fa0:	9d06      	ldr	r5, [sp, #24]
 8003fa2:	4604      	mov	r4, r0
 8003fa4:	460f      	mov	r7, r1
 8003fa6:	4616      	mov	r6, r2
 8003fa8:	4698      	mov	r8, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003faa:	6821      	ldr	r1, [r4, #0]
 8003fac:	69ca      	ldr	r2, [r1, #28]
 8003fae:	ea37 0302 	bics.w	r3, r7, r2
 8003fb2:	bf0c      	ite	eq
 8003fb4:	2201      	moveq	r2, #1
 8003fb6:	2200      	movne	r2, #0
 8003fb8:	42b2      	cmp	r2, r6
 8003fba:	d002      	beq.n	8003fc2 <UART_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 8003fbc:	2000      	movs	r0, #0
}
 8003fbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 8003fc2:	1c6b      	adds	r3, r5, #1
 8003fc4:	d0f2      	beq.n	8003fac <UART_WaitOnFlagUntilTimeout+0x10>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003fc6:	b99d      	cbnz	r5, 8003ff0 <UART_WaitOnFlagUntilTimeout+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003fc8:	6823      	ldr	r3, [r4, #0]
 8003fca:	681a      	ldr	r2, [r3, #0]
 8003fcc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003fd0:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003fd2:	689a      	ldr	r2, [r3, #8]
 8003fd4:	f022 0201 	bic.w	r2, r2, #1
 8003fd8:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8003fda:	2320      	movs	r3, #32
 8003fdc:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
        huart->RxState = HAL_UART_STATE_READY;
 8003fe0:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
        __HAL_UNLOCK(huart);
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
 8003fea:	2003      	movs	r0, #3
 8003fec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003ff0:	f7fd fbf4 	bl	80017dc <HAL_GetTick>
 8003ff4:	eba0 0008 	sub.w	r0, r0, r8
 8003ff8:	4285      	cmp	r5, r0
 8003ffa:	d2d6      	bcs.n	8003faa <UART_WaitOnFlagUntilTimeout+0xe>
 8003ffc:	e7e4      	b.n	8003fc8 <UART_WaitOnFlagUntilTimeout+0x2c>

08003ffe <HAL_UART_Transmit>:
{
 8003ffe:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8004002:	461f      	mov	r7, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8004004:	f890 3071 	ldrb.w	r3, [r0, #113]	; 0x71
 8004008:	2b20      	cmp	r3, #32
{
 800400a:	4604      	mov	r4, r0
 800400c:	460d      	mov	r5, r1
 800400e:	4690      	mov	r8, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8004010:	d14a      	bne.n	80040a8 <HAL_UART_Transmit+0xaa>
    if ((pData == NULL) || (Size == 0U))
 8004012:	2900      	cmp	r1, #0
 8004014:	d046      	beq.n	80040a4 <HAL_UART_Transmit+0xa6>
 8004016:	2a00      	cmp	r2, #0
 8004018:	d044      	beq.n	80040a4 <HAL_UART_Transmit+0xa6>
    __HAL_LOCK(huart);
 800401a:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 800401e:	2b01      	cmp	r3, #1
 8004020:	d042      	beq.n	80040a8 <HAL_UART_Transmit+0xaa>
 8004022:	2301      	movs	r3, #1
 8004024:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004028:	2300      	movs	r3, #0
 800402a:	6743      	str	r3, [r0, #116]	; 0x74
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800402c:	2321      	movs	r3, #33	; 0x21
 800402e:	f880 3071 	strb.w	r3, [r0, #113]	; 0x71
    tickstart = HAL_GetTick();
 8004032:	f7fd fbd3 	bl	80017dc <HAL_GetTick>
    huart->TxXferSize  = Size;
 8004036:	f8a4 8050 	strh.w	r8, [r4, #80]	; 0x50
    tickstart = HAL_GetTick();
 800403a:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 800403c:	f8a4 8052 	strh.w	r8, [r4, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004040:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004044:	9700      	str	r7, [sp, #0]
    while (huart->TxXferCount > 0U)
 8004046:	b292      	uxth	r2, r2
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004048:	4633      	mov	r3, r6
    while (huart->TxXferCount > 0U)
 800404a:	b952      	cbnz	r2, 8004062 <HAL_UART_Transmit+0x64>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800404c:	2140      	movs	r1, #64	; 0x40
 800404e:	4620      	mov	r0, r4
 8004050:	f7ff ffa4 	bl	8003f9c <UART_WaitOnFlagUntilTimeout>
 8004054:	b958      	cbnz	r0, 800406e <HAL_UART_Transmit+0x70>
    huart->gState = HAL_UART_STATE_READY;
 8004056:	2320      	movs	r3, #32
 8004058:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
    __HAL_UNLOCK(huart);
 800405c:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
    return HAL_OK;
 8004060:	e006      	b.n	8004070 <HAL_UART_Transmit+0x72>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004062:	2200      	movs	r2, #0
 8004064:	2180      	movs	r1, #128	; 0x80
 8004066:	4620      	mov	r0, r4
 8004068:	f7ff ff98 	bl	8003f9c <UART_WaitOnFlagUntilTimeout>
 800406c:	b118      	cbz	r0, 8004076 <HAL_UART_Transmit+0x78>
        return HAL_TIMEOUT;
 800406e:	2003      	movs	r0, #3
}
 8004070:	b002      	add	sp, #8
 8004072:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004076:	68a3      	ldr	r3, [r4, #8]
 8004078:	6822      	ldr	r2, [r4, #0]
 800407a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800407e:	d10d      	bne.n	800409c <HAL_UART_Transmit+0x9e>
 8004080:	6923      	ldr	r3, [r4, #16]
 8004082:	b95b      	cbnz	r3, 800409c <HAL_UART_Transmit+0x9e>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8004084:	f835 3b02 	ldrh.w	r3, [r5], #2
 8004088:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800408c:	8513      	strh	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 800408e:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 8004092:	3b01      	subs	r3, #1
 8004094:	b29b      	uxth	r3, r3
 8004096:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
 800409a:	e7d1      	b.n	8004040 <HAL_UART_Transmit+0x42>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 800409c:	782b      	ldrb	r3, [r5, #0]
 800409e:	8513      	strh	r3, [r2, #40]	; 0x28
 80040a0:	3501      	adds	r5, #1
 80040a2:	e7f4      	b.n	800408e <HAL_UART_Transmit+0x90>
      return  HAL_ERROR;
 80040a4:	2001      	movs	r0, #1
 80040a6:	e7e3      	b.n	8004070 <HAL_UART_Transmit+0x72>
    return HAL_BUSY;
 80040a8:	2002      	movs	r0, #2
 80040aa:	e7e1      	b.n	8004070 <HAL_UART_Transmit+0x72>

080040ac <UART_CheckIdleState>:
{
 80040ac:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80040ae:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040b0:	2600      	movs	r6, #0
 80040b2:	6746      	str	r6, [r0, #116]	; 0x74
  tickstart = HAL_GetTick();
 80040b4:	f7fd fb92 	bl	80017dc <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80040b8:	6823      	ldr	r3, [r4, #0]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 80040be:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80040c0:	d417      	bmi.n	80040f2 <UART_CheckIdleState+0x46>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80040c2:	6823      	ldr	r3, [r4, #0]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	075b      	lsls	r3, r3, #29
 80040c8:	d50a      	bpl.n	80040e0 <UART_CheckIdleState+0x34>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80040ca:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80040ce:	9300      	str	r3, [sp, #0]
 80040d0:	2200      	movs	r2, #0
 80040d2:	462b      	mov	r3, r5
 80040d4:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80040d8:	4620      	mov	r0, r4
 80040da:	f7ff ff5f 	bl	8003f9c <UART_WaitOnFlagUntilTimeout>
 80040de:	b9a0      	cbnz	r0, 800410a <UART_CheckIdleState+0x5e>
  huart->gState = HAL_UART_STATE_READY;
 80040e0:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 80040e2:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 80040e4:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
  __HAL_UNLOCK(huart);
 80040e8:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
  huart->RxState = HAL_UART_STATE_READY;
 80040ec:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
  return HAL_OK;
 80040f0:	e00c      	b.n	800410c <UART_CheckIdleState+0x60>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80040f2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80040f6:	9300      	str	r3, [sp, #0]
 80040f8:	4632      	mov	r2, r6
 80040fa:	4603      	mov	r3, r0
 80040fc:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004100:	4620      	mov	r0, r4
 8004102:	f7ff ff4b 	bl	8003f9c <UART_WaitOnFlagUntilTimeout>
 8004106:	2800      	cmp	r0, #0
 8004108:	d0db      	beq.n	80040c2 <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 800410a:	2003      	movs	r0, #3
}
 800410c:	b002      	add	sp, #8
 800410e:	bd70      	pop	{r4, r5, r6, pc}

08004110 <HAL_UART_Init>:
{
 8004110:	b510      	push	{r4, lr}
  if (huart == NULL)
 8004112:	4604      	mov	r4, r0
 8004114:	b360      	cbz	r0, 8004170 <HAL_UART_Init+0x60>
  if (huart->gState == HAL_UART_STATE_RESET)
 8004116:	f890 3071 	ldrb.w	r3, [r0, #113]	; 0x71
 800411a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800411e:	b91b      	cbnz	r3, 8004128 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8004120:	f880 2070 	strb.w	r2, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 8004124:	f000 fe30 	bl	8004d88 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8004128:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800412a:	2324      	movs	r3, #36	; 0x24
 800412c:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
  __HAL_UART_DISABLE(huart);
 8004130:	6813      	ldr	r3, [r2, #0]
 8004132:	f023 0301 	bic.w	r3, r3, #1
 8004136:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004138:	4620      	mov	r0, r4
 800413a:	f7ff fd43 	bl	8003bc4 <UART_SetConfig>
 800413e:	2801      	cmp	r0, #1
 8004140:	d016      	beq.n	8004170 <HAL_UART_Init+0x60>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004142:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004144:	b113      	cbz	r3, 800414c <HAL_UART_Init+0x3c>
    UART_AdvFeatureConfig(huart);
 8004146:	4620      	mov	r0, r4
 8004148:	f7ff fed4 	bl	8003ef4 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800414c:	6823      	ldr	r3, [r4, #0]
 800414e:	685a      	ldr	r2, [r3, #4]
 8004150:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004154:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004156:	689a      	ldr	r2, [r3, #8]
 8004158:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800415c:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800415e:	681a      	ldr	r2, [r3, #0]
 8004160:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8004164:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8004166:	601a      	str	r2, [r3, #0]
}
 8004168:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 800416c:	f7ff bf9e 	b.w	80040ac <UART_CheckIdleState>
}
 8004170:	2001      	movs	r0, #1
 8004172:	bd10      	pop	{r4, pc}

08004174 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004174:	4770      	bx	lr
	...

08004178 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004178:	4b0a      	ldr	r3, [pc, #40]	; (80041a4 <USB_CoreReset+0x2c>)
  uint32_t count = 0U;

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800417a:	3b01      	subs	r3, #1
 800417c:	d101      	bne.n	8004182 <USB_CoreReset+0xa>
    {
      return HAL_TIMEOUT;
 800417e:	2003      	movs	r0, #3
 8004180:	4770      	bx	lr
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004182:	6902      	ldr	r2, [r0, #16]
 8004184:	2a00      	cmp	r2, #0
 8004186:	daf8      	bge.n	800417a <USB_CoreReset+0x2>

  /* Core Soft Reset */
  count = 0U;
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8004188:	6903      	ldr	r3, [r0, #16]
 800418a:	4a06      	ldr	r2, [pc, #24]	; (80041a4 <USB_CoreReset+0x2c>)
 800418c:	f043 0301 	orr.w	r3, r3, #1
 8004190:	6103      	str	r3, [r0, #16]

  do
  {
    if (++count > 200000U)
 8004192:	3a01      	subs	r2, #1
 8004194:	d0f3      	beq.n	800417e <USB_CoreReset+0x6>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004196:	6903      	ldr	r3, [r0, #16]
 8004198:	f013 0301 	ands.w	r3, r3, #1
 800419c:	d1f9      	bne.n	8004192 <USB_CoreReset+0x1a>

  return HAL_OK;
 800419e:	4618      	mov	r0, r3
}
 80041a0:	4770      	bx	lr
 80041a2:	bf00      	nop
 80041a4:	00030d41 	.word	0x00030d41

080041a8 <USB_CoreInit>:
{
 80041a8:	b084      	sub	sp, #16
 80041aa:	b538      	push	{r3, r4, r5, lr}
 80041ac:	ad05      	add	r5, sp, #20
 80041ae:	e885 000e 	stmia.w	r5, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80041b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80041b4:	2b01      	cmp	r3, #1
{
 80041b6:	4604      	mov	r4, r0
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80041b8:	d11b      	bne.n	80041f2 <USB_CoreInit+0x4a>
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80041ba:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80041bc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80041c0:	6383      	str	r3, [r0, #56]	; 0x38
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80041c2:	68c3      	ldr	r3, [r0, #12]
 80041c4:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80041c8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80041cc:	60c3      	str	r3, [r0, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80041ce:	68c3      	ldr	r3, [r0, #12]
 80041d0:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80041d4:	60c3      	str	r3, [r0, #12]
    if (cfg.use_external_vbus == 1U)
 80041d6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80041d8:	2b01      	cmp	r3, #1
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80041da:	bf02      	ittt	eq
 80041dc:	68c3      	ldreq	r3, [r0, #12]
 80041de:	f443 1380 	orreq.w	r3, r3, #1048576	; 0x100000
 80041e2:	60c3      	streq	r3, [r0, #12]
    (void)USB_CoreReset(USBx);
 80041e4:	f7ff ffc8 	bl	8004178 <USB_CoreReset>
}
 80041e8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80041ec:	2000      	movs	r0, #0
 80041ee:	b004      	add	sp, #16
 80041f0:	4770      	bx	lr
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80041f2:	68c3      	ldr	r3, [r0, #12]
 80041f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80041f8:	60c3      	str	r3, [r0, #12]
    (void)USB_CoreReset(USBx);
 80041fa:	f7ff ffbd 	bl	8004178 <USB_CoreReset>
    USBx->GCCFG = USB_OTG_GCCFG_PWRDWN;
 80041fe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004202:	63a3      	str	r3, [r4, #56]	; 0x38
 8004204:	e7f0      	b.n	80041e8 <USB_CoreInit+0x40>

08004206 <USB_DisableGlobalInt>:
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004206:	6883      	ldr	r3, [r0, #8]
 8004208:	f023 0301 	bic.w	r3, r3, #1
 800420c:	6083      	str	r3, [r0, #8]
}
 800420e:	2000      	movs	r0, #0
 8004210:	4770      	bx	lr

08004212 <USB_SetCurrentMode>:
{
 8004212:	b508      	push	{r3, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004214:	68c3      	ldr	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 8004216:	2901      	cmp	r1, #1
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004218:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800421c:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 800421e:	d108      	bne.n	8004232 <USB_SetCurrentMode+0x20>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004220:	68c3      	ldr	r3, [r0, #12]
 8004222:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004226:	60c3      	str	r3, [r0, #12]
  HAL_Delay(50U);
 8004228:	2032      	movs	r0, #50	; 0x32
 800422a:	f7fd fadd 	bl	80017e8 <HAL_Delay>
  return HAL_OK;
 800422e:	2000      	movs	r0, #0
 8004230:	bd08      	pop	{r3, pc}
  else if (mode == USB_DEVICE_MODE)
 8004232:	b919      	cbnz	r1, 800423c <USB_SetCurrentMode+0x2a>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004234:	68c3      	ldr	r3, [r0, #12]
 8004236:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800423a:	e7f4      	b.n	8004226 <USB_SetCurrentMode+0x14>
    return HAL_ERROR;
 800423c:	2001      	movs	r0, #1
}
 800423e:	bd08      	pop	{r3, pc}

08004240 <USB_FlushTxFifo>:
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004240:	0189      	lsls	r1, r1, #6
 8004242:	f041 0120 	orr.w	r1, r1, #32
 8004246:	4a06      	ldr	r2, [pc, #24]	; (8004260 <USB_FlushTxFifo+0x20>)
 8004248:	6101      	str	r1, [r0, #16]
    if (++count > 200000U)
 800424a:	3a01      	subs	r2, #1
 800424c:	d005      	beq.n	800425a <USB_FlushTxFifo+0x1a>
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800424e:	6903      	ldr	r3, [r0, #16]
 8004250:	f013 0320 	ands.w	r3, r3, #32
 8004254:	d1f9      	bne.n	800424a <USB_FlushTxFifo+0xa>
  return HAL_OK;
 8004256:	4618      	mov	r0, r3
 8004258:	4770      	bx	lr
      return HAL_TIMEOUT;
 800425a:	2003      	movs	r0, #3
}
 800425c:	4770      	bx	lr
 800425e:	bf00      	nop
 8004260:	00030d41 	.word	0x00030d41

08004264 <USB_FlushRxFifo>:
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004264:	2310      	movs	r3, #16
 8004266:	4a06      	ldr	r2, [pc, #24]	; (8004280 <USB_FlushRxFifo+0x1c>)
 8004268:	6103      	str	r3, [r0, #16]
    if (++count > 200000U)
 800426a:	3a01      	subs	r2, #1
 800426c:	d005      	beq.n	800427a <USB_FlushRxFifo+0x16>
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800426e:	6903      	ldr	r3, [r0, #16]
 8004270:	f013 0310 	ands.w	r3, r3, #16
 8004274:	d1f9      	bne.n	800426a <USB_FlushRxFifo+0x6>
  return HAL_OK;
 8004276:	4618      	mov	r0, r3
 8004278:	4770      	bx	lr
      return HAL_TIMEOUT;
 800427a:	2003      	movs	r0, #3
}
 800427c:	4770      	bx	lr
 800427e:	bf00      	nop
 8004280:	00030d41 	.word	0x00030d41

08004284 <USB_SetDevSpeed>:
  USBx_DEVICE->DCFG |= speed;
 8004284:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 8004288:	4319      	orrs	r1, r3
 800428a:	f8c0 1800 	str.w	r1, [r0, #2048]	; 0x800
}
 800428e:	2000      	movs	r0, #0
 8004290:	4770      	bx	lr
	...

08004294 <USB_DevInit>:
{
 8004294:	b084      	sub	sp, #16
 8004296:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800429a:	4604      	mov	r4, r0
 800429c:	a807      	add	r0, sp, #28
 800429e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  for (i = 0U; i < 15U; i++)
 80042a2:	2300      	movs	r3, #0
 80042a4:	9f11      	ldr	r7, [sp, #68]	; 0x44
 80042a6:	4688      	mov	r8, r1
    USBx->DIEPTXF[i] = 0U;
 80042a8:	4619      	mov	r1, r3
 80042aa:	f103 0240 	add.w	r2, r3, #64	; 0x40
 80042ae:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  for (i = 0U; i < 15U; i++)
 80042b2:	3301      	adds	r3, #1
 80042b4:	2b0f      	cmp	r3, #15
    USBx->DIEPTXF[i] = 0U;
 80042b6:	6051      	str	r1, [r2, #4]
  for (i = 0U; i < 15U; i++)
 80042b8:	d1f7      	bne.n	80042aa <USB_DevInit+0x16>
  USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80042ba:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80042bc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80042c0:	63a3      	str	r3, [r4, #56]	; 0x38
  if (cfg.vbus_sensing_enable == 0U)
 80042c2:	b95f      	cbnz	r7, 80042dc <USB_DevInit+0x48>
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80042c4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80042c6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80042ca:	63a3      	str	r3, [r4, #56]	; 0x38
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80042cc:	6823      	ldr	r3, [r4, #0]
 80042ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80042d2:	6023      	str	r3, [r4, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80042d4:	6823      	ldr	r3, [r4, #0]
 80042d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80042da:	6023      	str	r3, [r4, #0]
  USBx_PCGCCTL = 0U;
 80042dc:	2500      	movs	r5, #0
 80042de:	f8c4 5e00 	str.w	r5, [r4, #3584]	; 0xe00
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80042e2:	f8d4 3800 	ldr.w	r3, [r4, #2048]	; 0x800
 80042e6:	f8c4 3800 	str.w	r3, [r4, #2048]	; 0x800
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80042ea:	2103      	movs	r1, #3
 80042ec:	4620      	mov	r0, r4
 80042ee:	f7ff ffc9 	bl	8004284 <USB_SetDevSpeed>
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80042f2:	f504 6600 	add.w	r6, r4, #2048	; 0x800
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 80042f6:	2110      	movs	r1, #16
 80042f8:	4620      	mov	r0, r4
 80042fa:	f7ff ffa1 	bl	8004240 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 80042fe:	4620      	mov	r0, r4
 8004300:	f7ff ffb0 	bl	8004264 <USB_FlushRxFifo>
  USBx_DEVICE->DIEPMSK = 0U;
 8004304:	6135      	str	r5, [r6, #16]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004306:	462b      	mov	r3, r5
  USBx_DEVICE->DOEPMSK = 0U;
 8004308:	6175      	str	r5, [r6, #20]
      USBx_INEP(i)->DIEPCTL = 0U;
 800430a:	4629      	mov	r1, r5
  USBx_DEVICE->DAINTMSK = 0U;
 800430c:	61f5      	str	r5, [r6, #28]
 800430e:	f504 6210 	add.w	r2, r4, #2304	; 0x900
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8004312:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8004316:	f04f 6500 	mov.w	r5, #134217728	; 0x8000000
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800431a:	f64f 3e7f 	movw	lr, #64383	; 0xfb7f
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800431e:	4543      	cmp	r3, r8
 8004320:	d12f      	bne.n	8004382 <USB_DevInit+0xee>
 8004322:	2100      	movs	r1, #0
 8004324:	f504 6230 	add.w	r2, r4, #2816	; 0xb00
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004328:	4608      	mov	r0, r1
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800432a:	f04f 4590 	mov.w	r5, #1207959552	; 0x48000000
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800432e:	f04f 6e00 	mov.w	lr, #134217728	; 0x8000000
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004332:	f64f 3c7f 	movw	ip, #64383	; 0xfb7f
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004336:	428b      	cmp	r3, r1
 8004338:	d134      	bne.n	80043a4 <USB_DevInit+0x110>
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800433a:	6933      	ldr	r3, [r6, #16]
 800433c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004340:	6133      	str	r3, [r6, #16]
  USBx->GINTMSK = 0U;
 8004342:	2300      	movs	r3, #0
 8004344:	61a3      	str	r3, [r4, #24]
  USBx->GINTSTS = 0xBFFFFFFFU;
 8004346:	f06f 4380 	mvn.w	r3, #1073741824	; 0x40000000
 800434a:	6163      	str	r3, [r4, #20]
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800434c:	69a3      	ldr	r3, [r4, #24]
 800434e:	f043 0310 	orr.w	r3, r3, #16
 8004352:	61a3      	str	r3, [r4, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004354:	69a2      	ldr	r2, [r4, #24]
 8004356:	4b1c      	ldr	r3, [pc, #112]	; (80043c8 <USB_DevInit+0x134>)
 8004358:	4313      	orrs	r3, r2
 800435a:	61a3      	str	r3, [r4, #24]
  if (cfg.Sof_enable != 0U)
 800435c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800435e:	b11b      	cbz	r3, 8004368 <USB_DevInit+0xd4>
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004360:	69a3      	ldr	r3, [r4, #24]
 8004362:	f043 0308 	orr.w	r3, r3, #8
 8004366:	61a3      	str	r3, [r4, #24]
  if (cfg.vbus_sensing_enable == 1U)
 8004368:	2f01      	cmp	r7, #1
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800436a:	bf01      	itttt	eq
 800436c:	69a3      	ldreq	r3, [r4, #24]
 800436e:	f043 4380 	orreq.w	r3, r3, #1073741824	; 0x40000000
 8004372:	f043 0304 	orreq.w	r3, r3, #4
 8004376:	61a3      	streq	r3, [r4, #24]
}
 8004378:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800437c:	2000      	movs	r0, #0
 800437e:	b004      	add	sp, #16
 8004380:	4770      	bx	lr
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004382:	f8d2 c000 	ldr.w	ip, [r2]
 8004386:	f1bc 0f00 	cmp.w	ip, #0
 800438a:	da09      	bge.n	80043a0 <USB_DevInit+0x10c>
      if (i == 0U)
 800438c:	b933      	cbnz	r3, 800439c <USB_DevInit+0x108>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800438e:	6015      	str	r5, [r2, #0]
    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004390:	6111      	str	r1, [r2, #16]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004392:	3301      	adds	r3, #1
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004394:	f8c2 e008 	str.w	lr, [r2, #8]
 8004398:	3220      	adds	r2, #32
 800439a:	e7c0      	b.n	800431e <USB_DevInit+0x8a>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800439c:	6010      	str	r0, [r2, #0]
 800439e:	e7f7      	b.n	8004390 <USB_DevInit+0xfc>
      USBx_INEP(i)->DIEPCTL = 0U;
 80043a0:	6011      	str	r1, [r2, #0]
 80043a2:	e7f5      	b.n	8004390 <USB_DevInit+0xfc>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80043a4:	f8d2 8000 	ldr.w	r8, [r2]
 80043a8:	f1b8 0f00 	cmp.w	r8, #0
 80043ac:	da0a      	bge.n	80043c4 <USB_DevInit+0x130>
      if (i == 0U)
 80043ae:	b939      	cbnz	r1, 80043c0 <USB_DevInit+0x12c>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80043b0:	f8c2 e000 	str.w	lr, [r2]
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80043b4:	6110      	str	r0, [r2, #16]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80043b6:	3101      	adds	r1, #1
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80043b8:	f8c2 c008 	str.w	ip, [r2, #8]
 80043bc:	3220      	adds	r2, #32
 80043be:	e7ba      	b.n	8004336 <USB_DevInit+0xa2>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80043c0:	6015      	str	r5, [r2, #0]
 80043c2:	e7f7      	b.n	80043b4 <USB_DevInit+0x120>
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80043c4:	6010      	str	r0, [r2, #0]
 80043c6:	e7f5      	b.n	80043b4 <USB_DevInit+0x120>
 80043c8:	803c3800 	.word	0x803c3800

080043cc <USB_DevDisconnect>:
{
 80043cc:	b508      	push	{r3, lr}
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80043ce:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 80043d2:	f043 0302 	orr.w	r3, r3, #2
 80043d6:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
  HAL_Delay(3U);
 80043da:	2003      	movs	r0, #3
 80043dc:	f7fd fa04 	bl	80017e8 <HAL_Delay>
}
 80043e0:	2000      	movs	r0, #0
 80043e2:	bd08      	pop	{r3, pc}

080043e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80043e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80043e6:	b0b9      	sub	sp, #228	; 0xe4
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80043e8:	2414      	movs	r4, #20
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80043ea:	2244      	movs	r2, #68	; 0x44
 80043ec:	2100      	movs	r1, #0
 80043ee:	a805      	add	r0, sp, #20
 80043f0:	f003 fac9 	bl	8007986 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80043f4:	4622      	mov	r2, r4
 80043f6:	2100      	movs	r1, #0
 80043f8:	4668      	mov	r0, sp
 80043fa:	f003 fac4 	bl	8007986 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80043fe:	2100      	movs	r1, #0
 8004400:	2288      	movs	r2, #136	; 0x88
 8004402:	a816      	add	r0, sp, #88	; 0x58
 8004404:	f003 fabf 	bl	8007986 <memset>

  /**Configure LSE Drive Capability 
  */
  HAL_PWR_EnableBkUpAccess();
 8004408:	f7fe fa22 	bl	8002850 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800440c:	4a22      	ldr	r2, [pc, #136]	; (8004498 <SystemClock_Config+0xb4>)
 800440e:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8004412:	f023 0318 	bic.w	r3, r3, #24
 8004416:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
  RCC_OscInitStruct.MSICalibrationValue = 0;
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800441a:	2360      	movs	r3, #96	; 0x60
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800441c:	2501      	movs	r5, #1
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800441e:	2602      	movs	r6, #2
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8004420:	9405      	str	r4, [sp, #20]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8004422:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8004424:	2400      	movs	r4, #0
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
  RCC_OscInitStruct.PLL.PLLM = 1;
  RCC_OscInitStruct.PLL.PLLN = 40;
 8004426:	2328      	movs	r3, #40	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8004428:	2707      	movs	r7, #7
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800442a:	a805      	add	r0, sp, #20
  RCC_OscInitStruct.PLL.PLLN = 40;
 800442c:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800442e:	9507      	str	r5, [sp, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8004430:	950b      	str	r5, [sp, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8004432:	940c      	str	r4, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004434:	960f      	str	r6, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8004436:	9510      	str	r5, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8004438:	9511      	str	r5, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800443a:	9713      	str	r7, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800443c:	9614      	str	r6, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800443e:	9615      	str	r6, [sp, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004440:	f7fe fb68 	bl	8002b14 <HAL_RCC_OscConfig>
  }
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004444:	220f      	movs	r2, #15
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8004446:	2104      	movs	r1, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004448:	2303      	movs	r3, #3
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800444a:	4668      	mov	r0, sp
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800444c:	e88d 000c 	stmia.w	sp, {r2, r3}
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004450:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004452:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004454:	9404      	str	r4, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8004456:	f7fe fd83 	bl	8002f60 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART3
 800445a:	4b10      	ldr	r3, [pc, #64]	; (800449c <SystemClock_Config+0xb8>)
 800445c:	9316      	str	r3, [sp, #88]	; 0x58
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
  PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
  PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 800445e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8004462:	9331      	str	r3, [sp, #196]	; 0xc4
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8004464:	2318      	movs	r3, #24
 8004466:	9319      	str	r3, [sp, #100]	; 0x64
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004468:	a816      	add	r0, sp, #88	; 0x58
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 800446a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800446e:	931d      	str	r3, [sp, #116]	; 0x74
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8004470:	9424      	str	r4, [sp, #144]	; 0x90
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8004472:	9426      	str	r4, [sp, #152]	; 0x98
  PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8004474:	9427      	str	r4, [sp, #156]	; 0x9c
  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8004476:	942b      	str	r4, [sp, #172]	; 0xac
  PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8004478:	9436      	str	r4, [sp, #216]	; 0xd8
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800447a:	9517      	str	r5, [sp, #92]	; 0x5c
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800447c:	9518      	str	r5, [sp, #96]	; 0x60
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800447e:	971a      	str	r7, [sp, #104]	; 0x68
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8004480:	961b      	str	r6, [sp, #108]	; 0x6c
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8004482:	961c      	str	r6, [sp, #112]	; 0x70
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004484:	f7fe ff2e 	bl	80032e4 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
  /**Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8004488:	f44f 7000 	mov.w	r0, #512	; 0x200
 800448c:	f7fe f9f0 	bl	8002870 <HAL_PWREx_ControlVoltageScaling>
  {
    Error_Handler();
  }
  /**Enable MSI Auto calibration 
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8004490:	f7ff f910 	bl	80036b4 <HAL_RCCEx_EnableMSIPLLMode>
}
 8004494:	b039      	add	sp, #228	; 0xe4
 8004496:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004498:	40021000 	.word	0x40021000
 800449c:	0001208d 	.word	0x0001208d

080044a0 <main>:
{
 80044a0:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 80044a4:	b0ff      	sub	sp, #508	; 0x1fc
  HAL_Init();
 80044a6:	f7fd f981 	bl	80017ac <HAL_Init>
  SystemClock_Config();
 80044aa:	f7ff ff9b 	bl	80043e4 <SystemClock_Config>
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80044ae:	2214      	movs	r2, #20
 80044b0:	2100      	movs	r1, #0
 80044b2:	a865      	add	r0, sp, #404	; 0x194
 80044b4:	f003 fa67 	bl	8007986 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80044b8:	4bb0      	ldr	r3, [pc, #704]	; (800477c <main+0x2dc>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin, GPIO_PIN_RESET);
 80044ba:	48b1      	ldr	r0, [pc, #708]	; (8004780 <main+0x2e0>)
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80044bc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80044be:	f8df 92fc 	ldr.w	r9, [pc, #764]	; 80047bc <main+0x31c>
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80044c2:	f042 0210 	orr.w	r2, r2, #16
 80044c6:	64da      	str	r2, [r3, #76]	; 0x4c
 80044c8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80044ca:	f002 0210 	and.w	r2, r2, #16
 80044ce:	9260      	str	r2, [sp, #384]	; 0x180
 80044d0:	9a60      	ldr	r2, [sp, #384]	; 0x180
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80044d2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80044d4:	f042 0204 	orr.w	r2, r2, #4
 80044d8:	64da      	str	r2, [r3, #76]	; 0x4c
 80044da:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80044dc:	f002 0204 	and.w	r2, r2, #4
 80044e0:	9261      	str	r2, [sp, #388]	; 0x184
 80044e2:	9a61      	ldr	r2, [sp, #388]	; 0x184
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80044e4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80044e6:	f042 0201 	orr.w	r2, r2, #1
 80044ea:	64da      	str	r2, [r3, #76]	; 0x4c
 80044ec:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80044ee:	f002 0201 	and.w	r2, r2, #1
 80044f2:	9262      	str	r2, [sp, #392]	; 0x188
 80044f4:	9a62      	ldr	r2, [sp, #392]	; 0x188
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80044f6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80044f8:	f042 0202 	orr.w	r2, r2, #2
 80044fc:	64da      	str	r2, [r3, #76]	; 0x4c
 80044fe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004500:	f002 0202 	and.w	r2, r2, #2
 8004504:	9263      	str	r2, [sp, #396]	; 0x18c
 8004506:	9a63      	ldr	r2, [sp, #396]	; 0x18c
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004508:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800450a:	f042 0208 	orr.w	r2, r2, #8
 800450e:	64da      	str	r2, [r3, #76]	; 0x4c
 8004510:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004512:	f003 0308 	and.w	r3, r3, #8
 8004516:	9364      	str	r3, [sp, #400]	; 0x190
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin, GPIO_PIN_RESET);
 8004518:	2200      	movs	r2, #0
 800451a:	f240 1115 	movw	r1, #277	; 0x115
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800451e:	9b64      	ldr	r3, [sp, #400]	; 0x190
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin, GPIO_PIN_RESET);
 8004520:	f7fd fc14 	bl	8001d4c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 8004524:	2200      	movs	r2, #0
 8004526:	f248 1104 	movw	r1, #33028	; 0x8104
 800452a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800452e:	f7fd fc0d 	bl	8001d4c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin 
 8004532:	2200      	movs	r2, #0
 8004534:	f24f 0134 	movw	r1, #61492	; 0xf034
 8004538:	4892      	ldr	r0, [pc, #584]	; (8004784 <main+0x2e4>)
 800453a:	f7fd fc07 	bl	8001d4c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 800453e:	2200      	movs	r2, #0
 8004540:	f243 0181 	movw	r1, #12417	; 0x3081
 8004544:	4890      	ldr	r0, [pc, #576]	; (8004788 <main+0x2e8>)
 8004546:	f7fd fc01 	bl	8001d4c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 800454a:	2200      	movs	r2, #0
 800454c:	f44f 7110 	mov.w	r1, #576	; 0x240
 8004550:	488e      	ldr	r0, [pc, #568]	; (800478c <main+0x2ec>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004552:	2400      	movs	r4, #0
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8004554:	f7fd fbfa 	bl	8001d4c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004558:	2501      	movs	r5, #1
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 800455a:	f240 1315 	movw	r3, #277	; 0x115
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800455e:	a965      	add	r1, sp, #404	; 0x194
 8004560:	4887      	ldr	r0, [pc, #540]	; (8004780 <main+0x2e0>)
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8004562:	9365      	str	r3, [sp, #404]	; 0x194
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004564:	9467      	str	r4, [sp, #412]	; 0x19c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004566:	9468      	str	r4, [sp, #416]	; 0x1a0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004568:	9566      	str	r5, [sp, #408]	; 0x198
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800456a:	f7fd fa79 	bl	8001a60 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 800456e:	236a      	movs	r3, #106	; 0x6a
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004570:	a965      	add	r1, sp, #404	; 0x194
 8004572:	4883      	ldr	r0, [pc, #524]	; (8004780 <main+0x2e0>)
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 8004574:	9365      	str	r3, [sp, #404]	; 0x194
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004576:	f8cd 9198 	str.w	r9, [sp, #408]	; 0x198
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800457a:	9467      	str	r4, [sp, #412]	; 0x19c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800457c:	f7fd fa70 	bl	8001a60 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_EXTI13_Pin */
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin;
 8004580:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004584:	9365      	str	r3, [sp, #404]	; 0x194
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 8004586:	a965      	add	r1, sp, #404	; 0x194
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8004588:	4b81      	ldr	r3, [pc, #516]	; (8004790 <main+0x2f0>)
  HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 800458a:	4880      	ldr	r0, [pc, #512]	; (800478c <main+0x2ec>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800458c:	9366      	str	r3, [sp, #408]	; 0x198

  /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin 
                           ARD_A1_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin 
                          |ARD_A1_Pin|ARD_A0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800458e:	f04f 0a0b 	mov.w	sl, #11
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004592:	9467      	str	r4, [sp, #412]	; 0x19c
  HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 8004594:	f7fd fa64 	bl	8001a60 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin 
 8004598:	233f      	movs	r3, #63	; 0x3f
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800459a:	a965      	add	r1, sp, #404	; 0x194
 800459c:	487b      	ldr	r0, [pc, #492]	; (800478c <main+0x2ec>)
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin 
 800459e:	9365      	str	r3, [sp, #404]	; 0x194
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80045a0:	f8cd a198 	str.w	sl, [sp, #408]	; 0x198
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045a4:	9467      	str	r4, [sp, #412]	; 0x19c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80045a6:	f7fd fa5b 	bl	8001a60 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 80045aa:	f248 1304 	movw	r3, #33028	; 0x8104
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045ae:	a965      	add	r1, sp, #404	; 0x194
 80045b0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000

  /*Configure GPIO pin : ARD_D4_Pin */
  GPIO_InitStruct.Pin = ARD_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045b4:	2702      	movs	r7, #2
  GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 80045b6:	9365      	str	r3, [sp, #404]	; 0x194
  GPIO_InitStruct.Pin = ARD_D4_Pin;
 80045b8:	f04f 0808 	mov.w	r8, #8
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045bc:	9467      	str	r4, [sp, #412]	; 0x19c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045be:	9468      	str	r4, [sp, #416]	; 0x1a0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80045c0:	9566      	str	r5, [sp, #408]	; 0x198
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045c2:	f7fd fa4d 	bl	8001a60 <HAL_GPIO_Init>
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 80045c6:	a965      	add	r1, sp, #404	; 0x194
 80045c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = ARD_D4_Pin;
 80045cc:	f8cd 8194 	str.w	r8, [sp, #404]	; 0x194
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045d0:	9467      	str	r4, [sp, #412]	; 0x19c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045d2:	9468      	str	r4, [sp, #416]	; 0x1a0
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045d4:	9766      	str	r7, [sp, #408]	; 0x198
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80045d6:	9569      	str	r5, [sp, #420]	; 0x1a4
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 80045d8:	f7fd fa42 	bl	8001a60 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D7_Pin */
  GPIO_InitStruct.Pin = ARD_D7_Pin;
 80045dc:	2310      	movs	r3, #16
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 80045de:	a965      	add	r1, sp, #404	; 0x194
 80045e0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000

  /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80045e4:	2603      	movs	r6, #3
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80045e6:	f04f 0b05 	mov.w	fp, #5
  GPIO_InitStruct.Pin = ARD_D7_Pin;
 80045ea:	9365      	str	r3, [sp, #404]	; 0x194
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80045ec:	f8cd a198 	str.w	sl, [sp, #408]	; 0x198
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045f0:	9467      	str	r4, [sp, #412]	; 0x19c
  HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 80045f2:	f7fd fa35 	bl	8001a60 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 80045f6:	23e0      	movs	r3, #224	; 0xe0
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045f8:	a965      	add	r1, sp, #404	; 0x194
 80045fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 80045fe:	9365      	str	r3, [sp, #404]	; 0x194
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004600:	9467      	str	r4, [sp, #412]	; 0x19c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004602:	9668      	str	r6, [sp, #416]	; 0x1a0
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004604:	f8cd b1a4 	str.w	fp, [sp, #420]	; 0x1a4
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004608:	9766      	str	r7, [sp, #408]	; 0x198
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800460a:	f7fd fa29 	bl	8001a60 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 800460e:	a965      	add	r1, sp, #404	; 0x194
 8004610:	485c      	ldr	r0, [pc, #368]	; (8004784 <main+0x2e4>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004612:	f8cd 9198 	str.w	r9, [sp, #408]	; 0x198
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004616:	9467      	str	r4, [sp, #412]	; 0x19c
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8004618:	9565      	str	r5, [sp, #404]	; 0x194
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 800461a:	f7fd fa21 	bl	8001a60 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 800461e:	a965      	add	r1, sp, #404	; 0x194
 8004620:	4858      	ldr	r0, [pc, #352]	; (8004784 <main+0x2e4>)
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8004622:	f8cd a198 	str.w	sl, [sp, #408]	; 0x198
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004626:	9467      	str	r4, [sp, #412]	; 0x19c
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8004628:	9765      	str	r7, [sp, #404]	; 0x194
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 800462a:	f7fd fa19 	bl	8001a60 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin 
                           SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin 
 800462e:	f24f 0334 	movw	r3, #61492	; 0xf034
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004632:	a965      	add	r1, sp, #404	; 0x194
 8004634:	4853      	ldr	r0, [pc, #332]	; (8004784 <main+0x2e4>)
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin 
 8004636:	9365      	str	r3, [sp, #404]	; 0x194
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004638:	9467      	str	r4, [sp, #412]	; 0x19c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800463a:	9468      	str	r4, [sp, #416]	; 0x1a0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800463c:	9566      	str	r5, [sp, #408]	; 0x198
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800463e:	f7fd fa0f 	bl	8001a60 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin 
                           PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin 
 8004642:	f64c 4304 	movw	r3, #52228	; 0xcc04
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004646:	a965      	add	r1, sp, #404	; 0x194
 8004648:	484f      	ldr	r0, [pc, #316]	; (8004788 <main+0x2e8>)
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin 
 800464a:	9365      	str	r3, [sp, #404]	; 0x194
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800464c:	f8cd 9198 	str.w	r9, [sp, #408]	; 0x198
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004650:	9467      	str	r4, [sp, #412]	; 0x19c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004652:	f7fd fa05 	bl	8001a60 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 8004656:	f243 0381 	movw	r3, #12417	; 0x3081
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800465a:	a965      	add	r1, sp, #404	; 0x194
 800465c:	484a      	ldr	r0, [pc, #296]	; (8004788 <main+0x2e8>)
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 800465e:	9365      	str	r3, [sp, #404]	; 0x194
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004660:	9467      	str	r4, [sp, #412]	; 0x19c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004662:	9468      	str	r4, [sp, #416]	; 0x1a0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004664:	9566      	str	r5, [sp, #408]	; 0x198
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004666:	f7fd f9fb 	bl	8001a60 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 800466a:	f44f 7310 	mov.w	r3, #576	; 0x240
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800466e:	a965      	add	r1, sp, #404	; 0x194
 8004670:	4846      	ldr	r0, [pc, #280]	; (800478c <main+0x2ec>)
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 8004672:	9365      	str	r3, [sp, #404]	; 0x194
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004674:	9467      	str	r4, [sp, #412]	; 0x19c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004676:	9468      	str	r4, [sp, #416]	; 0x1a0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004678:	9566      	str	r5, [sp, #408]	; 0x198
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800467a:	f7fd f9f1 	bl	8001a60 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 800467e:	f44f 73c0 	mov.w	r3, #384	; 0x180
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004682:	a965      	add	r1, sp, #404	; 0x194
 8004684:	4841      	ldr	r0, [pc, #260]	; (800478c <main+0x2ec>)
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8004686:	9365      	str	r3, [sp, #404]	; 0x194
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004688:	f8cd 9198 	str.w	r9, [sp, #408]	; 0x198
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800468c:	9467      	str	r4, [sp, #412]	; 0x19c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800468e:	f7fd f9e7 	bl	8001a60 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 8004692:	a965      	add	r1, sp, #404	; 0x194
 8004694:	483c      	ldr	r0, [pc, #240]	; (8004788 <main+0x2e8>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004696:	9467      	str	r4, [sp, #412]	; 0x19c
  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004698:	f04f 0907 	mov.w	r9, #7
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800469c:	9668      	str	r6, [sp, #416]	; 0x1a0
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800469e:	f8cd b1a4 	str.w	fp, [sp, #420]	; 0x1a4
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 80046a2:	9765      	str	r7, [sp, #404]	; 0x194
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046a4:	9766      	str	r7, [sp, #408]	; 0x198
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 80046a6:	f7fd f9db 	bl	8001a60 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 80046aa:	2378      	movs	r3, #120	; 0x78
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80046ac:	a965      	add	r1, sp, #404	; 0x194
 80046ae:	4836      	ldr	r0, [pc, #216]	; (8004788 <main+0x2e8>)
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 80046b0:	9365      	str	r3, [sp, #404]	; 0x194

  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 80046b2:	f44f 7a40 	mov.w	sl, #768	; 0x300
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046b6:	9467      	str	r4, [sp, #412]	; 0x19c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80046b8:	9668      	str	r6, [sp, #416]	; 0x1a0
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80046ba:	f8cd 91a4 	str.w	r9, [sp, #420]	; 0x1a4
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046be:	9766      	str	r7, [sp, #408]	; 0x198
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80046c0:	f7fd f9ce 	bl	8001a60 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80046c4:	2312      	movs	r3, #18
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80046c6:	9668      	str	r6, [sp, #416]	; 0x1a0
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80046c8:	a965      	add	r1, sp, #404	; 0x194
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80046ca:	2604      	movs	r6, #4
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80046cc:	482d      	ldr	r0, [pc, #180]	; (8004784 <main+0x2e4>)
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80046ce:	9366      	str	r3, [sp, #408]	; 0x198
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 80046d0:	f8cd a194 	str.w	sl, [sp, #404]	; 0x194
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80046d4:	9669      	str	r6, [sp, #420]	; 0x1a4
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80046d6:	9567      	str	r5, [sp, #412]	; 0x19c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80046d8:	f7fd f9c2 	bl	8001a60 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80046dc:	4622      	mov	r2, r4
 80046de:	4621      	mov	r1, r4
 80046e0:	2017      	movs	r0, #23
 80046e2:	f7fd f8a1 	bl	8001828 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80046e6:	2017      	movs	r0, #23
 80046e8:	f7fd f8d2 	bl	8001890 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80046ec:	4622      	mov	r2, r4
 80046ee:	4621      	mov	r1, r4
 80046f0:	2028      	movs	r0, #40	; 0x28
 80046f2:	f7fd f899 	bl	8001828 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80046f6:	2028      	movs	r0, #40	; 0x28
 80046f8:	f7fd f8ca 	bl	8001890 <HAL_NVIC_EnableIRQ>
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 80046fc:	4825      	ldr	r0, [pc, #148]	; (8004794 <main+0x2f4>)
 80046fe:	4b26      	ldr	r3, [pc, #152]	; (8004798 <main+0x2f8>)
 8004700:	6003      	str	r3, [r0, #0]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8004702:	6206      	str	r6, [r0, #32]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 8004704:	f44f 7380 	mov.w	r3, #256	; 0x100
  hi2c2.Instance = I2C2;
 8004708:	4e24      	ldr	r6, [pc, #144]	; (800479c <main+0x2fc>)
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 800470a:	6084      	str	r4, [r0, #8]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 800470c:	6104      	str	r4, [r0, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 800470e:	6144      	str	r4, [r0, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 8004710:	6183      	str	r3, [r0, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8004712:	61c4      	str	r4, [r0, #28]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8004714:	6244      	str	r4, [r0, #36]	; 0x24
  hdfsdm1_channel1.Init.Offset = 0;
 8004716:	62c4      	str	r4, [r0, #44]	; 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 8004718:	6304      	str	r4, [r0, #48]	; 0x30
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 800471a:	7105      	strb	r5, [r0, #4]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 800471c:	60c7      	str	r7, [r0, #12]
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 800471e:	6285      	str	r5, [r0, #40]	; 0x28
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 8004720:	f7fd f904 	bl	800192c <HAL_DFSDM_ChannelInit>
  hi2c2.Init.Timing = 0x10909CEC;
 8004724:	4b1e      	ldr	r3, [pc, #120]	; (80047a0 <main+0x300>)
 8004726:	491f      	ldr	r1, [pc, #124]	; (80047a4 <main+0x304>)
  hi2c2.Init.OwnAddress1 = 0;
 8004728:	60b4      	str	r4, [r6, #8]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800472a:	4630      	mov	r0, r6
  hi2c2.Init.Timing = 0x10909CEC;
 800472c:	e886 000a 	stmia.w	r6, {r1, r3}
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004730:	6134      	str	r4, [r6, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8004732:	6174      	str	r4, [r6, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004734:	61b4      	str	r4, [r6, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004736:	61f4      	str	r4, [r6, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004738:	6234      	str	r4, [r6, #32]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800473a:	60f5      	str	r5, [r6, #12]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800473c:	f7fd fc98 	bl	8002070 <HAL_I2C_Init>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004740:	4621      	mov	r1, r4
 8004742:	4630      	mov	r0, r6
 8004744:	f7fd ff9e 	bl	8002684 <HAL_I2CEx_ConfigAnalogFilter>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8004748:	4621      	mov	r1, r4
 800474a:	4630      	mov	r0, r6
 800474c:	f7fd ffc0 	bl	80026d0 <HAL_I2CEx_ConfigDigitalFilter>
  hqspi.Instance = QUADSPI;
 8004750:	4815      	ldr	r0, [pc, #84]	; (80047a8 <main+0x308>)
  hqspi.Init.ClockPrescaler = 255;
 8004752:	4b16      	ldr	r3, [pc, #88]	; (80047ac <main+0x30c>)
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 8004754:	60c4      	str	r4, [r0, #12]
  hqspi.Init.ClockPrescaler = 255;
 8004756:	26ff      	movs	r6, #255	; 0xff
 8004758:	e880 0048 	stmia.w	r0, {r3, r6}
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 800475c:	6144      	str	r4, [r0, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 800475e:	6184      	str	r4, [r0, #24]
  hqspi.Init.FifoThreshold = 1;
 8004760:	6085      	str	r5, [r0, #8]
  hqspi.Init.FlashSize = 1;
 8004762:	6105      	str	r5, [r0, #16]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8004764:	f7fe f8e8 	bl	8002938 <HAL_QSPI_Init>
  hspi3.Instance = SPI3;
 8004768:	4811      	ldr	r0, [pc, #68]	; (80047b0 <main+0x310>)
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800476a:	4b12      	ldr	r3, [pc, #72]	; (80047b4 <main+0x314>)
  huart1.Instance = USART1;
 800476c:	4e12      	ldr	r6, [pc, #72]	; (80047b8 <main+0x318>)
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800476e:	6084      	str	r4, [r0, #8]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8004770:	f44f 7e82 	mov.w	lr, #260	; 0x104
 8004774:	e880 4008 	stmia.w	r0, {r3, lr}
 8004778:	e022      	b.n	80047c0 <main+0x320>
 800477a:	bf00      	nop
 800477c:	40021000 	.word	0x40021000
 8004780:	48001000 	.word	0x48001000
 8004784:	48000400 	.word	0x48000400
 8004788:	48000c00 	.word	0x48000c00
 800478c:	48000800 	.word	0x48000800
 8004790:	10210000 	.word	0x10210000
 8004794:	20000810 	.word	0x20000810
 8004798:	40016020 	.word	0x40016020
 800479c:	20000cc8 	.word	0x20000cc8
 80047a0:	10909cec 	.word	0x10909cec
 80047a4:	40005800 	.word	0x40005800
 80047a8:	20000eac 	.word	0x20000eac
 80047ac:	a0001000 	.word	0xa0001000
 80047b0:	20000d14 	.word	0x20000d14
 80047b4:	40003c00 	.word	0x40003c00
 80047b8:	20000d78 	.word	0x20000d78
 80047bc:	10110000 	.word	0x10110000
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80047c0:	f44f 7300 	mov.w	r3, #512	; 0x200
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 80047c4:	f8c0 a00c 	str.w	sl, [r0, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80047c8:	6104      	str	r4, [r0, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80047ca:	6144      	str	r4, [r0, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80047cc:	6183      	str	r3, [r0, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80047ce:	61c4      	str	r4, [r0, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80047d0:	6204      	str	r4, [r0, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80047d2:	6244      	str	r4, [r0, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80047d4:	6284      	str	r4, [r0, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 80047d6:	f8c0 902c 	str.w	r9, [r0, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80047da:	6304      	str	r4, [r0, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80047dc:	f8c0 8034 	str.w	r8, [r0, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80047e0:	f7fe ff70 	bl	80036c4 <HAL_SPI_Init>
  huart1.Init.BaudRate = 9600;
 80047e4:	4bbf      	ldr	r3, [pc, #764]	; (8004ae4 <main+0x644>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80047e6:	60b4      	str	r4, [r6, #8]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80047e8:	f04f 090c 	mov.w	r9, #12
  huart1.Init.BaudRate = 9600;
 80047ec:	f44f 5a16 	mov.w	sl, #9600	; 0x2580
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80047f0:	4630      	mov	r0, r6
  huart1.Init.BaudRate = 9600;
 80047f2:	e886 0408 	stmia.w	r6, {r3, sl}
  huart1.Init.StopBits = UART_STOPBITS_1;
 80047f6:	60f4      	str	r4, [r6, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80047f8:	6134      	str	r4, [r6, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80047fa:	61b4      	str	r4, [r6, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80047fc:	61f4      	str	r4, [r6, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80047fe:	6234      	str	r4, [r6, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004800:	6274      	str	r4, [r6, #36]	; 0x24
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004802:	f8c6 9014 	str.w	r9, [r6, #20]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004806:	f7ff fc83 	bl	8004110 <HAL_UART_Init>
  huart3.Instance = USART3;
 800480a:	48b7      	ldr	r0, [pc, #732]	; (8004ae8 <main+0x648>)
  huart3.Init.BaudRate = 115200;
 800480c:	4bb7      	ldr	r3, [pc, #732]	; (8004aec <main+0x64c>)
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800480e:	6084      	str	r4, [r0, #8]
  huart3.Init.BaudRate = 115200;
 8004810:	f44f 3ce1 	mov.w	ip, #115200	; 0x1c200
 8004814:	e880 1008 	stmia.w	r0, {r3, ip}
  huart3.Init.StopBits = UART_STOPBITS_1;
 8004818:	60c4      	str	r4, [r0, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800481a:	6104      	str	r4, [r0, #16]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800481c:	6184      	str	r4, [r0, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800481e:	61c4      	str	r4, [r0, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004820:	6204      	str	r4, [r0, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004822:	6244      	str	r4, [r0, #36]	; 0x24
  huart3.Init.Mode = UART_MODE_TX_RX;
 8004824:	f8c0 9014 	str.w	r9, [r0, #20]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8004828:	f7ff fc72 	bl	8004110 <HAL_UART_Init>
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800482c:	48b0      	ldr	r0, [pc, #704]	; (8004af0 <main+0x650>)
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800482e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004832:	f04f 0806 	mov.w	r8, #6
 8004836:	e880 0108 	stmia.w	r0, {r3, r8}
  hpcd_USB_OTG_FS.Init.ep0_mps = DEP0CTL_MPS_64;
 800483a:	6144      	str	r4, [r0, #20]
  htim6.Instance = TIM6;
 800483c:	f8df 82c8 	ldr.w	r8, [pc, #712]	; 8004b08 <main+0x668>
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8004840:	61c4      	str	r4, [r0, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8004842:	6204      	str	r4, [r0, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8004844:	6244      	str	r4, [r0, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8004846:	6284      	str	r4, [r0, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8004848:	6304      	str	r4, [r0, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800484a:	62c4      	str	r4, [r0, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800484c:	60c7      	str	r7, [r0, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800484e:	6187      	str	r7, [r0, #24]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8004850:	f7fd ff63 	bl	800271a <HAL_PCD_Init>
  htim6.Init.Prescaler = 49999;
 8004854:	4ba7      	ldr	r3, [pc, #668]	; (8004af4 <main+0x654>)
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004856:	f8c8 4008 	str.w	r4, [r8, #8]
  htim6.Init.Prescaler = 49999;
 800485a:	f24c 3b4f 	movw	fp, #49999	; 0xc34f
 800485e:	e888 0808 	stmia.w	r8, {r3, fp}
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8004862:	4640      	mov	r0, r8
  htim6.Init.Period = 48000;
 8004864:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8004868:	f8c8 300c 	str.w	r3, [r8, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800486c:	f8c8 4018 	str.w	r4, [r8, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004870:	9465      	str	r4, [sp, #404]	; 0x194
 8004872:	9466      	str	r4, [sp, #408]	; 0x198
 8004874:	9467      	str	r4, [sp, #412]	; 0x19c
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8004876:	f7ff f8ab 	bl	80039d0 <HAL_TIM_Base_Init>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800487a:	a965      	add	r1, sp, #404	; 0x194
 800487c:	4640      	mov	r0, r8
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800487e:	9465      	str	r4, [sp, #404]	; 0x194
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004880:	9467      	str	r4, [sp, #412]	; 0x19c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8004882:	f7ff f8bf 	bl	8003a04 <HAL_TIMEx_MasterConfigSynchronization>
  huart4.Instance = UART4;
 8004886:	4b9c      	ldr	r3, [pc, #624]	; (8004af8 <main+0x658>)
 8004888:	489c      	ldr	r0, [pc, #624]	; (8004afc <main+0x65c>)
static void VL53L0X_PROXIMITY_MspInit(void)
{
  GPIO_InitTypeDef GPIO_InitStruct;

  /*Configure GPIO pin : VL53L0X_XSHUT_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin;
 800488a:	f04f 0840 	mov.w	r8, #64	; 0x40
  huart4.Init.BaudRate = 9600;
 800488e:	e880 0408 	stmia.w	r0, {r3, sl}
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8004892:	6084      	str	r4, [r0, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8004894:	60c4      	str	r4, [r0, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8004896:	6104      	str	r4, [r0, #16]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004898:	6184      	str	r4, [r0, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800489a:	61c4      	str	r4, [r0, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800489c:	6204      	str	r4, [r0, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800489e:	6244      	str	r4, [r0, #36]	; 0x24
  huart4.Init.Mode = UART_MODE_TX_RX;
 80048a0:	f8c0 9014 	str.w	r9, [r0, #20]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80048a4:	f7ff fc34 	bl	8004110 <HAL_UART_Init>
  BSP_PSENSOR_Init();
 80048a8:	f7fc fc3a 	bl	8001120 <BSP_PSENSOR_Init>
  BSP_ACCELERO_Init();
 80048ac:	f7fc fbb2 	bl	8001014 <BSP_ACCELERO_Init>
  BSP_TSENSOR_Init();
 80048b0:	f7fc fc52 	bl	8001158 <BSP_TSENSOR_Init>
  BSP_GYRO_Init();
 80048b4:	f7fc fbcc 	bl	8001050 <BSP_GYRO_Init>
  BSP_MAGNETO_Init();
 80048b8:	f7fc fc04 	bl	80010c4 <BSP_MAGNETO_Init>
  BSP_HSENSOR_Init();
 80048bc:	f7fc fbe6 	bl	800108c <BSP_HSENSOR_Init>
  uint16_t vl53l0x_id = 0;
 80048c0:	f8ad 417e 	strh.w	r4, [sp, #382]	; 0x17e
  SENSOR_IO_Init();
 80048c4:	f7fc fb54 	bl	8000f70 <SENSOR_IO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(VL53L0X_XSHUT_GPIO_Port, &GPIO_InitStruct);
 80048c8:	a965      	add	r1, sp, #404	; 0x194
 80048ca:	488d      	ldr	r0, [pc, #564]	; (8004b00 <main+0x660>)
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin;
 80048cc:	f8cd 8194 	str.w	r8, [sp, #404]	; 0x194
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80048d0:	9566      	str	r5, [sp, #408]	; 0x198
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80048d2:	9567      	str	r5, [sp, #412]	; 0x19c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80048d4:	9768      	str	r7, [sp, #416]	; 0x1a0
  HAL_GPIO_Init(VL53L0X_XSHUT_GPIO_Port, &GPIO_InitStruct);
 80048d6:	f7fd f8c3 	bl	8001a60 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(VL53L0X_XSHUT_GPIO_Port, VL53L0X_XSHUT_Pin, GPIO_PIN_SET);
 80048da:	462a      	mov	r2, r5
 80048dc:	4641      	mov	r1, r8
 80048de:	4888      	ldr	r0, [pc, #544]	; (8004b00 <main+0x660>)
 80048e0:	f7fd fa34 	bl	8001d4c <HAL_GPIO_WritePin>

  HAL_Delay(1000);
 80048e4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80048e8:	f7fc ff7e 	bl	80017e8 <HAL_Delay>
  memset(&VL53L0X_DeviceInfo, 0, sizeof(VL53L0X_DeviceInfo_t));
 80048ec:	4621      	mov	r1, r4
  if (VL53L0X_ERROR_NONE == VL53L0X_GetDeviceInfo(&Dev, &VL53L0X_DeviceInfo))
 80048ee:	4c85      	ldr	r4, [pc, #532]	; (8004b04 <main+0x664>)
  memset(&VL53L0X_DeviceInfo, 0, sizeof(VL53L0X_DeviceInfo_t));
 80048f0:	2263      	movs	r2, #99	; 0x63
 80048f2:	a865      	add	r0, sp, #404	; 0x194
 80048f4:	f003 f847 	bl	8007986 <memset>
  if (VL53L0X_ERROR_NONE == VL53L0X_GetDeviceInfo(&Dev, &VL53L0X_DeviceInfo))
 80048f8:	a965      	add	r1, sp, #404	; 0x194
 80048fa:	4620      	mov	r0, r4
 80048fc:	f000 fbf0 	bl	80050e0 <VL53L0X_GetDeviceInfo>
 8004900:	b9e8      	cbnz	r0, 800493e <main+0x49e>
    if (VL53L0X_ERROR_NONE == VL53L0X_RdWord(&Dev, VL53L0X_REG_IDENTIFICATION_MODEL_ID, (uint16_t *) &vl53l0x_id))
 8004902:	f50d 72bf 	add.w	r2, sp, #382	; 0x17e
 8004906:	21c0      	movs	r1, #192	; 0xc0
 8004908:	4620      	mov	r0, r4
 800490a:	f002 fedb 	bl	80076c4 <VL53L0X_RdWord>
 800490e:	b9b0      	cbnz	r0, 800493e <main+0x49e>
      if (vl53l0x_id == VL53L0X_ID)
 8004910:	f8bd 217e 	ldrh.w	r2, [sp, #382]	; 0x17e
 8004914:	f64e 63aa 	movw	r3, #61098	; 0xeeaa
 8004918:	429a      	cmp	r2, r3
 800491a:	d110      	bne.n	800493e <main+0x49e>
        if (VL53L0X_ERROR_NONE == VL53L0X_DataInit(&Dev))
 800491c:	4620      	mov	r0, r4
 800491e:	f000 fdbf 	bl	80054a0 <VL53L0X_DataInit>
 8004922:	b960      	cbnz	r0, 800493e <main+0x49e>
          SetupSingleShot(Dev);
 8004924:	f44f 72bc 	mov.w	r2, #376	; 0x178
 8004928:	f104 0110 	add.w	r1, r4, #16
 800492c:	4668      	mov	r0, sp
          Dev.Present = 1;
 800492e:	f8c4 5164 	str.w	r5, [r4, #356]	; 0x164
          SetupSingleShot(Dev);
 8004932:	f003 f81d 	bl	8007970 <memcpy>
 8004936:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800493a:	f002 ff47 	bl	80077cc <SetupSingleShot>
  HAL_TIM_Base_Start_IT(&htim6);
 800493e:	4872      	ldr	r0, [pc, #456]	; (8004b08 <main+0x668>)
	  PRESSURE = BSP_PSENSOR_ReadPressure()*10;
 8004940:	f8df 8204 	ldr.w	r8, [pc, #516]	; 8004b48 <main+0x6a8>
		  in_people+=100;
 8004944:	4f71      	ldr	r7, [pc, #452]	; (8004b0c <main+0x66c>)
		  out_people+=100;
 8004946:	4d72      	ldr	r5, [pc, #456]	; (8004b10 <main+0x670>)
  HAL_TIM_Base_Start_IT(&htim6);
 8004948:	f7fe ff0e 	bl	8003768 <HAL_TIM_Base_Start_IT>
  __HAL_UART_ENABLE_IT(&huart1,UART_IT_RXNE);
 800494c:	6832      	ldr	r2, [r6, #0]
 800494e:	6813      	ldr	r3, [r2, #0]
 8004950:	f043 0320 	orr.w	r3, r3, #32
 8004954:	6013      	str	r3, [r2, #0]
  HAL_Delay(1000);
 8004956:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800495a:	f7fc ff45 	bl	80017e8 <HAL_Delay>
  HAL_UART_Transmit(&huart4,"AT+NJM=?\n\r", 9,1000); // huart4
 800495e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004962:	2209      	movs	r2, #9
 8004964:	496b      	ldr	r1, [pc, #428]	; (8004b14 <main+0x674>)
 8004966:	4865      	ldr	r0, [pc, #404]	; (8004afc <main+0x65c>)
 8004968:	f7ff fb49 	bl	8003ffe <HAL_UART_Transmit>
  HAL_Delay(1000);
 800496c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004970:	f7fc ff3a 	bl	80017e8 <HAL_Delay>
  HAL_UART_Transmit(&huart4,"AT+NJM=1\n\r", 9,1000); // huart4
 8004974:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004978:	2209      	movs	r2, #9
 800497a:	4967      	ldr	r1, [pc, #412]	; (8004b18 <main+0x678>)
 800497c:	485f      	ldr	r0, [pc, #380]	; (8004afc <main+0x65c>)
 800497e:	f7ff fb3e 	bl	8003ffe <HAL_UART_Transmit>
  HAL_Delay(1000);
 8004982:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004986:	f7fc ff2f 	bl	80017e8 <HAL_Delay>
  HAL_UART_Transmit(&huart4,"AT+NJM=?\n\r", 9,1000); // huart4
 800498a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800498e:	2209      	movs	r2, #9
 8004990:	4960      	ldr	r1, [pc, #384]	; (8004b14 <main+0x674>)
 8004992:	485a      	ldr	r0, [pc, #360]	; (8004afc <main+0x65c>)
 8004994:	f7ff fb33 	bl	8003ffe <HAL_UART_Transmit>
  HAL_Delay(1000);
 8004998:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800499c:	f7fc ff24 	bl	80017e8 <HAL_Delay>
  HAL_UART_Transmit(&huart4,"AT+JOIN\n\r", 9,1000); // huart4
 80049a0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80049a4:	2209      	movs	r2, #9
 80049a6:	495d      	ldr	r1, [pc, #372]	; (8004b1c <main+0x67c>)
 80049a8:	4854      	ldr	r0, [pc, #336]	; (8004afc <main+0x65c>)
 80049aa:	f7ff fb28 	bl	8003ffe <HAL_UART_Transmit>
  HAL_Delay(5000);
 80049ae:	f241 3088 	movw	r0, #5000	; 0x1388
 80049b2:	f7fc ff19 	bl	80017e8 <HAL_Delay>
  HAL_UART_Transmit(&huart4,"AT+NJS=?\n\r", 9,1000); // huart4
 80049b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80049ba:	2209      	movs	r2, #9
 80049bc:	4958      	ldr	r1, [pc, #352]	; (8004b20 <main+0x680>)
 80049be:	484f      	ldr	r0, [pc, #316]	; (8004afc <main+0x65c>)
 80049c0:	f7ff fb1d 	bl	8003ffe <HAL_UART_Transmit>
  HAL_Delay(2000);
 80049c4:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80049c8:	f7fc ff0e 	bl	80017e8 <HAL_Delay>
  HAL_UART_Transmit(&huart4,"AT+NJS=?\n\r", 9,1000); // huart4
 80049cc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80049d0:	2209      	movs	r2, #9
 80049d2:	4953      	ldr	r1, [pc, #332]	; (8004b20 <main+0x680>)
 80049d4:	4849      	ldr	r0, [pc, #292]	; (8004afc <main+0x65c>)
 80049d6:	f7ff fb12 	bl	8003ffe <HAL_UART_Transmit>
  HAL_Delay(1000);
 80049da:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80049de:	f7fc ff03 	bl	80017e8 <HAL_Delay>
	  PRESSURE = BSP_PSENSOR_ReadPressure()*10;
 80049e2:	f7fc fbb1 	bl	8001148 <BSP_PSENSOR_ReadPressure>
 80049e6:	eeb2 8a04 	vmov.f32	s16, #36	; 0x41200000  10.0
 80049ea:	ee20 0a08 	vmul.f32	s0, s0, s16
      prox_value = VL53L0X_PROXIMITY_GetDistance();
 80049ee:	4e4d      	ldr	r6, [pc, #308]	; (8004b24 <main+0x684>)
	  PRESSURE = BSP_PSENSOR_ReadPressure()*10;
 80049f0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80049f4:	4634      	mov	r4, r6
 80049f6:	ed88 0a00 	vstr	s0, [r8]
	  HUMIDITY = BSP_HSENSOR_ReadHumidity();
 80049fa:	f7fc fb5b 	bl	80010b4 <BSP_HSENSOR_ReadHumidity>
 80049fe:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 8004a02:	4b49      	ldr	r3, [pc, #292]	; (8004b28 <main+0x688>)
 8004a04:	ee17 2a90 	vmov	r2, s15
 8004a08:	801a      	strh	r2, [r3, #0]
	  TEMPERATURE = BSP_TSENSOR_ReadTemp()*10;
 8004a0a:	f7fc fbb7 	bl	800117c <BSP_TSENSOR_ReadTemp>
 8004a0e:	ee20 0a08 	vmul.f32	s0, s0, s16
 8004a12:	4a46      	ldr	r2, [pc, #280]	; (8004b2c <main+0x68c>)
	  BSP_ACCELERO_AccGetXYZ(pDataXYZ);
 8004a14:	4846      	ldr	r0, [pc, #280]	; (8004b30 <main+0x690>)
	  TEMPERATURE = BSP_TSENSOR_ReadTemp()*10;
 8004a16:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8004a1a:	ee17 3a90 	vmov	r3, s15
 8004a1e:	8013      	strh	r3, [r2, #0]
	  BSP_ACCELERO_AccGetXYZ(pDataXYZ);
 8004a20:	f7fc fb0c 	bl	800103c <BSP_ACCELERO_AccGetXYZ>
	  BSP_GYRO_GetXYZ(pfDataXYZ);
 8004a24:	4843      	ldr	r0, [pc, #268]	; (8004b34 <main+0x694>)
 8004a26:	f7fc fb27 	bl	8001078 <BSP_GYRO_GetXYZ>
	  BSP_MAGNETO_GetXYZ(pDataXYZ1);
 8004a2a:	4843      	ldr	r0, [pc, #268]	; (8004b38 <main+0x698>)
 8004a2c:	f7fc fb6e 	bl	800110c <BSP_MAGNETO_GetXYZ>
  VL53L0X_PerformSingleRangingMeasurement(&Dev, &RangingMeasurementData);
 8004a30:	a965      	add	r1, sp, #404	; 0x194
 8004a32:	4834      	ldr	r0, [pc, #208]	; (8004b04 <main+0x664>)
 8004a34:	f000 ff49 	bl	80058ca <VL53L0X_PerformSingleRangingMeasurement>
  return RangingMeasurementData.RangeMilliMeter;
 8004a38:	f8bd 319c 	ldrh.w	r3, [sp, #412]	; 0x19c
      prox_value = VL53L0X_PROXIMITY_GetDistance();
 8004a3c:	8033      	strh	r3, [r6, #0]
      if(prox_value > 67 && prox_value < 140){
 8004a3e:	f1a3 0244 	sub.w	r2, r3, #68	; 0x44
 8004a42:	2a47      	cmp	r2, #71	; 0x47
 8004a44:	d92f      	bls.n	8004aa6 <main+0x606>
      }else if(prox_value > 360 && prox_value < 430){
 8004a46:	f46f 72b4 	mvn.w	r2, #360	; 0x168
 8004a4a:	189a      	adds	r2, r3, r2
 8004a4c:	2a44      	cmp	r2, #68	; 0x44
 8004a4e:	d942      	bls.n	8004ad6 <main+0x636>
      }else if(prox_value > 800){
 8004a50:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
		  GPIOB->BRR  = 0x4000;
 8004a54:	bf82      	ittt	hi
 8004a56:	4b39      	ldrhi	r3, [pc, #228]	; (8004b3c <main+0x69c>)
 8004a58:	f44f 4280 	movhi.w	r2, #16384	; 0x4000
 8004a5c:	629a      	strhi	r2, [r3, #40]	; 0x28
 8004a5e:	e00f      	b.n	8004a80 <main+0x5e0>
  VL53L0X_PerformSingleRangingMeasurement(&Dev, &RangingMeasurementData);
 8004a60:	a965      	add	r1, sp, #404	; 0x194
 8004a62:	4648      	mov	r0, r9
 8004a64:	f000 ff31 	bl	80058ca <VL53L0X_PerformSingleRangingMeasurement>
  return RangingMeasurementData.RangeMilliMeter;
 8004a68:	f8bd 319c 	ldrh.w	r3, [sp, #412]	; 0x19c
			  prox_value = VL53L0X_PROXIMITY_GetDistance();
 8004a6c:	8023      	strh	r3, [r4, #0]
			  GPIOB->BSRR = 0x4000;
 8004a6e:	f8ca b018 	str.w	fp, [sl, #24]
		  while(prox_value < 800){
 8004a72:	8823      	ldrh	r3, [r4, #0]
 8004a74:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8004a78:	d3f2      	bcc.n	8004a60 <main+0x5c0>
		  in_people+=100;
 8004a7a:	883b      	ldrh	r3, [r7, #0]
 8004a7c:	3364      	adds	r3, #100	; 0x64
 8004a7e:	803b      	strh	r3, [r7, #0]
      sprintf(str1,"prox = %d , in = %d , out = %d \n\r",prox_value,in_people,out_people);
 8004a80:	8829      	ldrh	r1, [r5, #0]
 8004a82:	883b      	ldrh	r3, [r7, #0]
 8004a84:	8832      	ldrh	r2, [r6, #0]
 8004a86:	9100      	str	r1, [sp, #0]
 8004a88:	a865      	add	r0, sp, #404	; 0x194
 8004a8a:	492d      	ldr	r1, [pc, #180]	; (8004b40 <main+0x6a0>)
 8004a8c:	f003 fc54 	bl	8008338 <siprintf>
      HAL_UART_Transmit(&huart1,str1, strlen(str1),1000);
 8004a90:	a865      	add	r0, sp, #404	; 0x194
 8004a92:	f7fb fb9d 	bl	80001d0 <strlen>
 8004a96:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004a9a:	b282      	uxth	r2, r0
 8004a9c:	a965      	add	r1, sp, #404	; 0x194
 8004a9e:	4829      	ldr	r0, [pc, #164]	; (8004b44 <main+0x6a4>)
 8004aa0:	f7ff faad 	bl	8003ffe <HAL_UART_Transmit>
  {
 8004aa4:	e79d      	b.n	80049e2 <main+0x542>
  VL53L0X_PerformSingleRangingMeasurement(&Dev, &RangingMeasurementData);
 8004aa6:	f8df 905c 	ldr.w	r9, [pc, #92]	; 8004b04 <main+0x664>
			  GPIOB->BSRR = 0x4000;
 8004aaa:	f8df a090 	ldr.w	sl, [pc, #144]	; 8004b3c <main+0x69c>
 8004aae:	f44f 4b80 	mov.w	fp, #16384	; 0x4000
 8004ab2:	e7de      	b.n	8004a72 <main+0x5d2>
  VL53L0X_PerformSingleRangingMeasurement(&Dev, &RangingMeasurementData);
 8004ab4:	a965      	add	r1, sp, #404	; 0x194
 8004ab6:	4648      	mov	r0, r9
 8004ab8:	f000 ff07 	bl	80058ca <VL53L0X_PerformSingleRangingMeasurement>
  return RangingMeasurementData.RangeMilliMeter;
 8004abc:	f8bd 319c 	ldrh.w	r3, [sp, #412]	; 0x19c
			  prox_value = VL53L0X_PROXIMITY_GetDistance();
 8004ac0:	8023      	strh	r3, [r4, #0]
			  GPIOB->BSRR = 0x4000;
 8004ac2:	f8ca b018 	str.w	fp, [sl, #24]
		  while(prox_value < 800){
 8004ac6:	8823      	ldrh	r3, [r4, #0]
 8004ac8:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8004acc:	d3f2      	bcc.n	8004ab4 <main+0x614>
		  out_people+=100;
 8004ace:	882b      	ldrh	r3, [r5, #0]
 8004ad0:	3364      	adds	r3, #100	; 0x64
 8004ad2:	802b      	strh	r3, [r5, #0]
 8004ad4:	e7d4      	b.n	8004a80 <main+0x5e0>
  VL53L0X_PerformSingleRangingMeasurement(&Dev, &RangingMeasurementData);
 8004ad6:	f8df 902c 	ldr.w	r9, [pc, #44]	; 8004b04 <main+0x664>
			  GPIOB->BSRR = 0x4000;
 8004ada:	f8df a060 	ldr.w	sl, [pc, #96]	; 8004b3c <main+0x69c>
 8004ade:	f44f 4b80 	mov.w	fp, #16384	; 0x4000
 8004ae2:	e7f0      	b.n	8004ac6 <main+0x626>
 8004ae4:	40013800 	.word	0x40013800
 8004ae8:	20000848 	.word	0x20000848
 8004aec:	40004800 	.word	0x40004800
 8004af0:	200008c0 	.word	0x200008c0
 8004af4:	40001000 	.word	0x40001000
 8004af8:	40004c00 	.word	0x40004c00
 8004afc:	20000e34 	.word	0x20000e34
 8004b00:	48000800 	.word	0x48000800
 8004b04:	200000c4 	.word	0x200000c4
 8004b08:	20000df0 	.word	0x20000df0
 8004b0c:	20000738 	.word	0x20000738
 8004b10:	2000073a 	.word	0x2000073a
 8004b14:	0800a2c1 	.word	0x0800a2c1
 8004b18:	0800a2cc 	.word	0x0800a2cc
 8004b1c:	0800a2d7 	.word	0x0800a2d7
 8004b20:	0800a2e1 	.word	0x0800a2e1
 8004b24:	20000efc 	.word	0x20000efc
 8004b28:	20000f14 	.word	0x20000f14
 8004b2c:	20000f04 	.word	0x20000f04
 8004b30:	20000ef2 	.word	0x20000ef2
 8004b34:	20000f08 	.word	0x20000f08
 8004b38:	20000efe 	.word	0x20000efe
 8004b3c:	48000400 	.word	0x48000400
 8004b40:	0800a2ec 	.word	0x0800a2ec
 8004b44:	20000d78 	.word	0x20000d78
 8004b48:	20000ef8 	.word	0x20000ef8

08004b4c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004b4c:	4b0a      	ldr	r3, [pc, #40]	; (8004b78 <HAL_MspInit+0x2c>)
 8004b4e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004b50:	f042 0201 	orr.w	r2, r2, #1
 8004b54:	661a      	str	r2, [r3, #96]	; 0x60
 8004b56:	6e1a      	ldr	r2, [r3, #96]	; 0x60
{
 8004b58:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004b5a:	f002 0201 	and.w	r2, r2, #1
 8004b5e:	9200      	str	r2, [sp, #0]
 8004b60:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004b62:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004b64:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004b68:	659a      	str	r2, [r3, #88]	; 0x58
 8004b6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b70:	9301      	str	r3, [sp, #4]
 8004b72:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004b74:	b002      	add	sp, #8
 8004b76:	4770      	bx	lr
 8004b78:	40021000 	.word	0x40021000

08004b7c <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8004b7c:	b500      	push	{lr}
 8004b7e:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b80:	2214      	movs	r2, #20
 8004b82:	2100      	movs	r1, #0
 8004b84:	a803      	add	r0, sp, #12
 8004b86:	f002 fefe 	bl	8007986 <memset>
  if(DFSDM1_Init == 0)
 8004b8a:	4b13      	ldr	r3, [pc, #76]	; (8004bd8 <HAL_DFSDM_ChannelMspInit+0x5c>)
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	bb03      	cbnz	r3, 8004bd2 <HAL_DFSDM_ChannelMspInit+0x56>
  {
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8004b90:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004b94:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004b98:	a903      	add	r1, sp, #12
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8004b9a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004b9c:	480f      	ldr	r0, [pc, #60]	; (8004bdc <HAL_DFSDM_ChannelMspInit+0x60>)
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8004b9e:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8004ba2:	661a      	str	r2, [r3, #96]	; 0x60
 8004ba4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004ba6:	f002 7280 	and.w	r2, r2, #16777216	; 0x1000000
 8004baa:	9201      	str	r2, [sp, #4]
 8004bac:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004bae:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004bb0:	f042 0210 	orr.w	r2, r2, #16
 8004bb4:	64da      	str	r2, [r3, #76]	; 0x4c
 8004bb6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bb8:	f003 0310 	and.w	r3, r3, #16
 8004bbc:	9302      	str	r3, [sp, #8]
 8004bbe:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 8004bc0:	f44f 7320 	mov.w	r3, #640	; 0x280
 8004bc4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004bc6:	2302      	movs	r3, #2
 8004bc8:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8004bca:	2306      	movs	r3, #6
 8004bcc:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004bce:	f7fc ff47 	bl	8001a60 <HAL_GPIO_Init>
  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  }

}
 8004bd2:	b009      	add	sp, #36	; 0x24
 8004bd4:	f85d fb04 	ldr.w	pc, [sp], #4
 8004bd8:	20000734 	.word	0x20000734
 8004bdc:	48001000 	.word	0x48001000

08004be0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004be0:	b510      	push	{r4, lr}
 8004be2:	4604      	mov	r4, r0
 8004be4:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004be6:	2214      	movs	r2, #20
 8004be8:	2100      	movs	r1, #0
 8004bea:	a803      	add	r0, sp, #12
 8004bec:	f002 fecb 	bl	8007986 <memset>
  if(hi2c->Instance==I2C2)
 8004bf0:	6822      	ldr	r2, [r4, #0]
 8004bf2:	4b13      	ldr	r3, [pc, #76]	; (8004c40 <HAL_I2C_MspInit+0x60>)
 8004bf4:	429a      	cmp	r2, r3
 8004bf6:	d121      	bne.n	8004c3c <HAL_I2C_MspInit+0x5c>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004bf8:	4c12      	ldr	r4, [pc, #72]	; (8004c44 <HAL_I2C_MspInit+0x64>)
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004bfa:	4813      	ldr	r0, [pc, #76]	; (8004c48 <HAL_I2C_MspInit+0x68>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004bfc:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8004bfe:	f043 0302 	orr.w	r3, r3, #2
 8004c02:	64e3      	str	r3, [r4, #76]	; 0x4c
 8004c04:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8004c06:	f003 0302 	and.w	r3, r3, #2
 8004c0a:	9301      	str	r3, [sp, #4]
 8004c0c:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 8004c0e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8004c12:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004c14:	2312      	movs	r3, #18
 8004c16:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004c18:	2301      	movs	r3, #1
 8004c1a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c1c:	2303      	movs	r3, #3
 8004c1e:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c20:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8004c22:	2304      	movs	r3, #4
 8004c24:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c26:	f7fc ff1b 	bl	8001a60 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8004c2a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004c2c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004c30:	65a3      	str	r3, [r4, #88]	; 0x58
 8004c32:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004c34:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c38:	9302      	str	r3, [sp, #8]
 8004c3a:	9b02      	ldr	r3, [sp, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8004c3c:	b008      	add	sp, #32
 8004c3e:	bd10      	pop	{r4, pc}
 8004c40:	40005800 	.word	0x40005800
 8004c44:	40021000 	.word	0x40021000
 8004c48:	48000400 	.word	0x48000400

08004c4c <HAL_I2C_MspDeInit>:
*/

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{

  if(hi2c->Instance==I2C2)
 8004c4c:	6802      	ldr	r2, [r0, #0]
 8004c4e:	4b07      	ldr	r3, [pc, #28]	; (8004c6c <HAL_I2C_MspDeInit+0x20>)
 8004c50:	429a      	cmp	r2, r3
 8004c52:	d109      	bne.n	8004c68 <HAL_I2C_MspDeInit+0x1c>
  {
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 8004c54:	4a06      	ldr	r2, [pc, #24]	; (8004c70 <HAL_I2C_MspDeInit+0x24>)
  
    /**I2C2 GPIO Configuration    
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA 
    */
    HAL_GPIO_DeInit(GPIOB, INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin);
 8004c56:	4807      	ldr	r0, [pc, #28]	; (8004c74 <HAL_I2C_MspDeInit+0x28>)
    __HAL_RCC_I2C2_CLK_DISABLE();
 8004c58:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8004c5a:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8004c5e:	6593      	str	r3, [r2, #88]	; 0x58
    HAL_GPIO_DeInit(GPIOB, INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin);
 8004c60:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8004c64:	f7fc bfd8 	b.w	8001c18 <HAL_GPIO_DeInit>
 8004c68:	4770      	bx	lr
 8004c6a:	bf00      	nop
 8004c6c:	40005800 	.word	0x40005800
 8004c70:	40021000 	.word	0x40021000
 8004c74:	48000400 	.word	0x48000400

08004c78 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8004c78:	b510      	push	{r4, lr}
 8004c7a:	4604      	mov	r4, r0
 8004c7c:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c7e:	2214      	movs	r2, #20
 8004c80:	2100      	movs	r1, #0
 8004c82:	a803      	add	r0, sp, #12
 8004c84:	f002 fe7f 	bl	8007986 <memset>
  if(hqspi->Instance==QUADSPI)
 8004c88:	6822      	ldr	r2, [r4, #0]
 8004c8a:	4b14      	ldr	r3, [pc, #80]	; (8004cdc <HAL_QSPI_MspInit+0x64>)
 8004c8c:	429a      	cmp	r2, r3
 8004c8e:	d122      	bne.n	8004cd6 <HAL_QSPI_MspInit+0x5e>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8004c90:	f103 4320 	add.w	r3, r3, #2684354560	; 0xa0000000
 8004c94:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004c98:	a903      	add	r1, sp, #12
    __HAL_RCC_QSPI_CLK_ENABLE();
 8004c9a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004c9c:	4810      	ldr	r0, [pc, #64]	; (8004ce0 <HAL_QSPI_MspInit+0x68>)
    __HAL_RCC_QSPI_CLK_ENABLE();
 8004c9e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004ca2:	651a      	str	r2, [r3, #80]	; 0x50
 8004ca4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004ca6:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8004caa:	9201      	str	r2, [sp, #4]
 8004cac:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004cae:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004cb0:	f042 0210 	orr.w	r2, r2, #16
 8004cb4:	64da      	str	r2, [r3, #76]	; 0x4c
 8004cb6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004cb8:	f003 0310 	and.w	r3, r3, #16
 8004cbc:	9302      	str	r3, [sp, #8]
 8004cbe:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin 
 8004cc0:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8004cc4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cc6:	2302      	movs	r3, #2
 8004cc8:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004cca:	2303      	movs	r3, #3
 8004ccc:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8004cce:	230a      	movs	r3, #10
 8004cd0:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004cd2:	f7fc fec5 	bl	8001a60 <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 8004cd6:	b008      	add	sp, #32
 8004cd8:	bd10      	pop	{r4, pc}
 8004cda:	bf00      	nop
 8004cdc:	a0001000 	.word	0xa0001000
 8004ce0:	48001000 	.word	0x48001000

08004ce4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004ce4:	b510      	push	{r4, lr}
 8004ce6:	4604      	mov	r4, r0
 8004ce8:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004cea:	2214      	movs	r2, #20
 8004cec:	2100      	movs	r1, #0
 8004cee:	a803      	add	r0, sp, #12
 8004cf0:	f002 fe49 	bl	8007986 <memset>
  if(hspi->Instance==SPI3)
 8004cf4:	6822      	ldr	r2, [r4, #0]
 8004cf6:	4b13      	ldr	r3, [pc, #76]	; (8004d44 <HAL_SPI_MspInit+0x60>)
 8004cf8:	429a      	cmp	r2, r3
 8004cfa:	d120      	bne.n	8004d3e <HAL_SPI_MspInit+0x5a>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8004cfc:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004d00:	a903      	add	r1, sp, #12
    __HAL_RCC_SPI3_CLK_ENABLE();
 8004d02:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004d04:	4810      	ldr	r0, [pc, #64]	; (8004d48 <HAL_SPI_MspInit+0x64>)
    __HAL_RCC_SPI3_CLK_ENABLE();
 8004d06:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004d0a:	659a      	str	r2, [r3, #88]	; 0x58
 8004d0c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004d0e:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 8004d12:	9201      	str	r2, [sp, #4]
 8004d14:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004d16:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004d18:	f042 0204 	orr.w	r2, r2, #4
 8004d1c:	64da      	str	r2, [r3, #76]	; 0x4c
 8004d1e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d20:	f003 0304 	and.w	r3, r3, #4
 8004d24:	9302      	str	r3, [sp, #8]
 8004d26:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 8004d28:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8004d2c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d2e:	2302      	movs	r3, #2
 8004d30:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004d32:	2303      	movs	r3, #3
 8004d34:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8004d36:	2306      	movs	r3, #6
 8004d38:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004d3a:	f7fc fe91 	bl	8001a60 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8004d3e:	b008      	add	sp, #32
 8004d40:	bd10      	pop	{r4, pc}
 8004d42:	bf00      	nop
 8004d44:	40003c00 	.word	0x40003c00
 8004d48:	48000800 	.word	0x48000800

08004d4c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004d4c:	b507      	push	{r0, r1, r2, lr}

  if(htim_base->Instance==TIM6)
 8004d4e:	4b0d      	ldr	r3, [pc, #52]	; (8004d84 <HAL_TIM_Base_MspInit+0x38>)
 8004d50:	6802      	ldr	r2, [r0, #0]
 8004d52:	429a      	cmp	r2, r3
 8004d54:	d112      	bne.n	8004d7c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004d56:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8004d5a:	2036      	movs	r0, #54	; 0x36
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004d5c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004d5e:	f042 0210 	orr.w	r2, r2, #16
 8004d62:	659a      	str	r2, [r3, #88]	; 0x58
 8004d64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d66:	f003 0310 	and.w	r3, r3, #16
 8004d6a:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	2101      	movs	r1, #1
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004d70:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8004d72:	f7fc fd59 	bl	8001828 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004d76:	2036      	movs	r0, #54	; 0x36
 8004d78:	f7fc fd8a 	bl	8001890 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8004d7c:	b003      	add	sp, #12
 8004d7e:	f85d fb04 	ldr.w	pc, [sp], #4
 8004d82:	bf00      	nop
 8004d84:	40001000 	.word	0x40001000

08004d88 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004d88:	b510      	push	{r4, lr}
 8004d8a:	4604      	mov	r4, r0
 8004d8c:	b08c      	sub	sp, #48	; 0x30

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d8e:	2214      	movs	r2, #20
 8004d90:	2100      	movs	r1, #0
 8004d92:	a807      	add	r0, sp, #28
 8004d94:	f002 fdf7 	bl	8007986 <memset>
  if(huart->Instance==UART4)
 8004d98:	6823      	ldr	r3, [r4, #0]
 8004d9a:	4a3c      	ldr	r2, [pc, #240]	; (8004e8c <HAL_UART_MspInit+0x104>)
 8004d9c:	4293      	cmp	r3, r2
 8004d9e:	d128      	bne.n	8004df2 <HAL_UART_MspInit+0x6a>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8004da0:	4b3b      	ldr	r3, [pc, #236]	; (8004e90 <HAL_UART_MspInit+0x108>)
 8004da2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004da4:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8004da8:	659a      	str	r2, [r3, #88]	; 0x58
 8004daa:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004dac:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 8004db0:	9201      	str	r2, [sp, #4]
 8004db2:	9a01      	ldr	r2, [sp, #4]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004db4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004db6:	f042 0201 	orr.w	r2, r2, #1
 8004dba:	64da      	str	r2, [r3, #76]	; 0x4c
 8004dbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004dbe:	f003 0301 	and.w	r3, r3, #1
 8004dc2:	9302      	str	r3, [sp, #8]
 8004dc4:	9b02      	ldr	r3, [sp, #8]
    /**UART4 GPIO Configuration    
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX 
    */
    GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 8004dc6:	2303      	movs	r3, #3
 8004dc8:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004dca:	2402      	movs	r4, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004dcc:	930a      	str	r3, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004dce:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8004dd0:	2308      	movs	r3, #8
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004dd2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8004dd6:	930b      	str	r3, [sp, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004dd8:	9408      	str	r4, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004dda:	f7fc fe41 	bl	8001a60 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 2, 0);
 8004dde:	2034      	movs	r0, #52	; 0x34
 8004de0:	2200      	movs	r2, #0
 8004de2:	4621      	mov	r1, r4
 8004de4:	f7fc fd20 	bl	8001828 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8004de8:	2034      	movs	r0, #52	; 0x34
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 2, 0);
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004dea:	f7fc fd51 	bl	8001890 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8004dee:	b00c      	add	sp, #48	; 0x30
 8004df0:	bd10      	pop	{r4, pc}
  else if(huart->Instance==USART1)
 8004df2:	4a28      	ldr	r2, [pc, #160]	; (8004e94 <HAL_UART_MspInit+0x10c>)
 8004df4:	4293      	cmp	r3, r2
 8004df6:	d125      	bne.n	8004e44 <HAL_UART_MspInit+0xbc>
    __HAL_RCC_USART1_CLK_ENABLE();
 8004df8:	4b25      	ldr	r3, [pc, #148]	; (8004e90 <HAL_UART_MspInit+0x108>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004dfa:	4827      	ldr	r0, [pc, #156]	; (8004e98 <HAL_UART_MspInit+0x110>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8004dfc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004dfe:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004e02:	661a      	str	r2, [r3, #96]	; 0x60
 8004e04:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004e06:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8004e0a:	9203      	str	r2, [sp, #12]
 8004e0c:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004e0e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004e10:	f042 0202 	orr.w	r2, r2, #2
 8004e14:	64da      	str	r2, [r3, #76]	; 0x4c
 8004e16:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e18:	f003 0302 	and.w	r3, r3, #2
 8004e1c:	9304      	str	r3, [sp, #16]
 8004e1e:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 8004e20:	23c0      	movs	r3, #192	; 0xc0
 8004e22:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e24:	2303      	movs	r3, #3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e26:	2402      	movs	r4, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e28:	930a      	str	r3, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004e2a:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004e2c:	2307      	movs	r3, #7
 8004e2e:	930b      	str	r3, [sp, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e30:	9408      	str	r4, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004e32:	f7fc fe15 	bl	8001a60 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 2, 0);
 8004e36:	2025      	movs	r0, #37	; 0x25
 8004e38:	2200      	movs	r2, #0
 8004e3a:	4621      	mov	r1, r4
 8004e3c:	f7fc fcf4 	bl	8001828 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004e40:	2025      	movs	r0, #37	; 0x25
 8004e42:	e7d2      	b.n	8004dea <HAL_UART_MspInit+0x62>
  else if(huart->Instance==USART3)
 8004e44:	4a15      	ldr	r2, [pc, #84]	; (8004e9c <HAL_UART_MspInit+0x114>)
 8004e46:	4293      	cmp	r3, r2
 8004e48:	d1d1      	bne.n	8004dee <HAL_UART_MspInit+0x66>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004e4a:	4b11      	ldr	r3, [pc, #68]	; (8004e90 <HAL_UART_MspInit+0x108>)
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004e4c:	4814      	ldr	r0, [pc, #80]	; (8004ea0 <HAL_UART_MspInit+0x118>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8004e4e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004e50:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8004e54:	659a      	str	r2, [r3, #88]	; 0x58
 8004e56:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004e58:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8004e5c:	9205      	str	r2, [sp, #20]
 8004e5e:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004e60:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004e62:	f042 0208 	orr.w	r2, r2, #8
 8004e66:	64da      	str	r2, [r3, #76]	; 0x4c
 8004e68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e6a:	f003 0308 	and.w	r3, r3, #8
 8004e6e:	9306      	str	r3, [sp, #24]
 8004e70:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 8004e72:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004e76:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e78:	2302      	movs	r3, #2
 8004e7a:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e7c:	2303      	movs	r3, #3
 8004e7e:	930a      	str	r3, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004e80:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004e82:	2307      	movs	r3, #7
 8004e84:	930b      	str	r3, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004e86:	f7fc fdeb 	bl	8001a60 <HAL_GPIO_Init>
}
 8004e8a:	e7b0      	b.n	8004dee <HAL_UART_MspInit+0x66>
 8004e8c:	40004c00 	.word	0x40004c00
 8004e90:	40021000 	.word	0x40021000
 8004e94:	40013800 	.word	0x40013800
 8004e98:	48000400 	.word	0x48000400
 8004e9c:	40004800 	.word	0x40004800
 8004ea0:	48000c00 	.word	0x48000c00

08004ea4 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8004ea4:	b510      	push	{r4, lr}
 8004ea6:	4604      	mov	r4, r0
 8004ea8:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004eaa:	2214      	movs	r2, #20
 8004eac:	2100      	movs	r1, #0
 8004eae:	a803      	add	r0, sp, #12
 8004eb0:	f002 fd69 	bl	8007986 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8004eb4:	6823      	ldr	r3, [r4, #0]
 8004eb6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004eba:	d13c      	bne.n	8004f36 <HAL_PCD_MspInit+0x92>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ebc:	4c20      	ldr	r4, [pc, #128]	; (8004f40 <HAL_PCD_MspInit+0x9c>)
 8004ebe:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8004ec0:	f043 0301 	orr.w	r3, r3, #1
 8004ec4:	64e3      	str	r3, [r4, #76]	; 0x4c
 8004ec6:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8004ec8:	f003 0301 	and.w	r3, r3, #1
 8004ecc:	9300      	str	r3, [sp, #0]
 8004ece:	9b00      	ldr	r3, [sp, #0]
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8004ed0:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 8004ed2:	f44f 7300 	mov.w	r3, #512	; 0x200
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8004ed6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 8004eda:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8004edc:	f7fc fdc0 	bl	8001a60 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 8004ee0:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8004ee4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ee6:	2302      	movs	r3, #2
 8004ee8:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004eea:	2300      	movs	r3, #0
 8004eec:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004eee:	2303      	movs	r3, #3
 8004ef0:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ef2:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8004ef4:	230a      	movs	r3, #10
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ef6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8004efa:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004efc:	f7fc fdb0 	bl	8001a60 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8004f00:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8004f02:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004f06:	64e3      	str	r3, [r4, #76]	; 0x4c
 8004f08:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8004f0a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004f0e:	9301      	str	r3, [sp, #4]
 8004f10:	9b01      	ldr	r3, [sp, #4]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004f12:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004f14:	00db      	lsls	r3, r3, #3
 8004f16:	d410      	bmi.n	8004f3a <HAL_PCD_MspInit+0x96>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f18:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004f1a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f1e:	65a3      	str	r3, [r4, #88]	; 0x58
 8004f20:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004f22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f26:	9302      	str	r3, [sp, #8]
 8004f28:	9b02      	ldr	r3, [sp, #8]
      HAL_PWREx_EnableVddUSB();
 8004f2a:	f7fd fcd7 	bl	80028dc <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f2e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004f30:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004f34:	65a3      	str	r3, [r4, #88]	; 0x58
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8004f36:	b008      	add	sp, #32
 8004f38:	bd10      	pop	{r4, pc}
      HAL_PWREx_EnableVddUSB();
 8004f3a:	f7fd fccf 	bl	80028dc <HAL_PWREx_EnableVddUSB>
}
 8004f3e:	e7fa      	b.n	8004f36 <HAL_PCD_MspInit+0x92>
 8004f40:	40021000 	.word	0x40021000

08004f44 <NMI_Handler>:
 8004f44:	4770      	bx	lr

08004f46 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004f46:	e7fe      	b.n	8004f46 <HardFault_Handler>

08004f48 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004f48:	e7fe      	b.n	8004f48 <MemManage_Handler>

08004f4a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004f4a:	e7fe      	b.n	8004f4a <BusFault_Handler>

08004f4c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004f4c:	e7fe      	b.n	8004f4c <UsageFault_Handler>

08004f4e <SVC_Handler>:
 8004f4e:	4770      	bx	lr

08004f50 <DebugMon_Handler>:
 8004f50:	4770      	bx	lr

08004f52 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004f52:	4770      	bx	lr

08004f54 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004f54:	f7fc bc3a 	b.w	80017cc <HAL_IncTick>

08004f58 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8004f58:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8004f5a:	2020      	movs	r0, #32
 8004f5c:	f7fc fefc 	bl	8001d58 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8004f60:	2040      	movs	r0, #64	; 0x40
 8004f62:	f7fc fef9 	bl	8001d58 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8004f66:	2080      	movs	r0, #128	; 0x80
 8004f68:	f7fc fef6 	bl	8001d58 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8004f6c:	f44f 7080 	mov.w	r0, #256	; 0x100
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8004f70:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8004f74:	f7fc bef0 	b.w	8001d58 <HAL_GPIO_EXTI_IRQHandler>

08004f78 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004f78:	4801      	ldr	r0, [pc, #4]	; (8004f80 <USART1_IRQHandler+0x8>)
 8004f7a:	f7fe bd83 	b.w	8003a84 <HAL_UART_IRQHandler>
 8004f7e:	bf00      	nop
 8004f80:	20000d78 	.word	0x20000d78

08004f84 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004f84:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8004f86:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8004f8a:	f7fc fee5 	bl	8001d58 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8004f8e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8004f92:	f7fc fee1 	bl	8001d58 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8004f96:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004f9a:	f7fc fedd 	bl	8001d58 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8004f9e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8004fa2:	f7fc fed9 	bl	8001d58 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8004fa6:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004faa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8004fae:	f7fc bed3 	b.w	8001d58 <HAL_GPIO_EXTI_IRQHandler>
	...

08004fb4 <UART4_IRQHandler>:
void UART4_IRQHandler(void)
{
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8004fb4:	4801      	ldr	r0, [pc, #4]	; (8004fbc <UART4_IRQHandler+0x8>)
 8004fb6:	f7fe bd65 	b.w	8003a84 <HAL_UART_IRQHandler>
 8004fba:	bf00      	nop
 8004fbc:	20000e34 	.word	0x20000e34

08004fc0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004fc0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */
  GPIOC->BSRR = 0x200;
 8004fc4:	4d2a      	ldr	r5, [pc, #168]	; (8005070 <TIM6_DAC_IRQHandler+0xb0>)
  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */
  char str[200];

  sprintf(str,"AT+SENDB=99:0067%04x0168%02x0202%04x0302%04x\n\r",(int16_t)TEMPERATURE,(uint16_t)HUMIDITY,(uint16_t)in_people,(uint16_t)out_people);
 8004fc6:	4f2b      	ldr	r7, [pc, #172]	; (8005074 <TIM6_DAC_IRQHandler+0xb4>)
  HAL_TIM_IRQHandler(&htim6);
 8004fc8:	482b      	ldr	r0, [pc, #172]	; (8005078 <TIM6_DAC_IRQHandler+0xb8>)
  sprintf(str,"AT+SENDB=99:0067%04x0168%02x0202%04x0302%04x\n\r",(int16_t)TEMPERATURE,(uint16_t)HUMIDITY,(uint16_t)in_people,(uint16_t)out_people);
 8004fca:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 8005090 <TIM6_DAC_IRQHandler+0xd0>
//      sprintf(str1,"%d\n\r",TEMPERATURE*10);

  HAL_UART_Transmit(&huart1,str, strlen(str),1000); // huart4
 8004fce:	f8df 90c4 	ldr.w	r9, [pc, #196]	; 8005094 <TIM6_DAC_IRQHandler+0xd4>

  HAL_UART_Transmit(&huart4,str, strlen(str),1000); // huart4
 8004fd2:	4c2a      	ldr	r4, [pc, #168]	; (800507c <TIM6_DAC_IRQHandler+0xbc>)
  GPIOC->BSRR = 0x200;
 8004fd4:	f44f 7600 	mov.w	r6, #512	; 0x200
{
 8004fd8:	b0b5      	sub	sp, #212	; 0xd4
  GPIOC->BSRR = 0x200;
 8004fda:	61ae      	str	r6, [r5, #24]
  HAL_TIM_IRQHandler(&htim6);
 8004fdc:	f7fe fbe1 	bl	80037a2 <HAL_TIM_IRQHandler>
  sprintf(str,"AT+SENDB=99:0067%04x0168%02x0202%04x0302%04x\n\r",(int16_t)TEMPERATURE,(uint16_t)HUMIDITY,(uint16_t)in_people,(uint16_t)out_people);
 8004fe0:	4b27      	ldr	r3, [pc, #156]	; (8005080 <TIM6_DAC_IRQHandler+0xc0>)
 8004fe2:	4a28      	ldr	r2, [pc, #160]	; (8005084 <TIM6_DAC_IRQHandler+0xc4>)
 8004fe4:	8839      	ldrh	r1, [r7, #0]
 8004fe6:	881b      	ldrh	r3, [r3, #0]
 8004fe8:	f9b2 2000 	ldrsh.w	r2, [r2]
 8004fec:	9101      	str	r1, [sp, #4]
 8004fee:	f8b8 1000 	ldrh.w	r1, [r8]
 8004ff2:	9100      	str	r1, [sp, #0]
 8004ff4:	a802      	add	r0, sp, #8
 8004ff6:	4924      	ldr	r1, [pc, #144]	; (8005088 <TIM6_DAC_IRQHandler+0xc8>)
 8004ff8:	f003 f99e 	bl	8008338 <siprintf>
  HAL_UART_Transmit(&huart1,str, strlen(str),1000); // huart4
 8004ffc:	a802      	add	r0, sp, #8
 8004ffe:	f7fb f8e7 	bl	80001d0 <strlen>
 8005002:	a902      	add	r1, sp, #8
 8005004:	b282      	uxth	r2, r0
 8005006:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800500a:	4648      	mov	r0, r9
 800500c:	f7fe fff7 	bl	8003ffe <HAL_UART_Transmit>
  HAL_UART_Transmit(&huart4,str, strlen(str),1000); // huart4
 8005010:	a802      	add	r0, sp, #8
 8005012:	f7fb f8dd 	bl	80001d0 <strlen>
 8005016:	a902      	add	r1, sp, #8
 8005018:	b282      	uxth	r2, r0
 800501a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800501e:	4620      	mov	r0, r4
 8005020:	f7fe ffed 	bl	8003ffe <HAL_UART_Transmit>


//  HAL_Delay(2000);

  HAL_UART_Transmit(&huart4,"AT\n\r", 5,1000);
 8005024:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005028:	2205      	movs	r2, #5
 800502a:	4918      	ldr	r1, [pc, #96]	; (800508c <TIM6_DAC_IRQHandler+0xcc>)
 800502c:	4620      	mov	r0, r4
 800502e:	f7fe ffe6 	bl	8003ffe <HAL_UART_Transmit>
//  HAL_Delay(2000);
  HAL_UART_Transmit(&huart1,str, strlen(str),1000); // huart4
 8005032:	a802      	add	r0, sp, #8
 8005034:	f7fb f8cc 	bl	80001d0 <strlen>
 8005038:	a902      	add	r1, sp, #8
 800503a:	b282      	uxth	r2, r0
 800503c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005040:	4648      	mov	r0, r9
 8005042:	f7fe ffdc 	bl	8003ffe <HAL_UART_Transmit>

  HAL_UART_Transmit(&huart4,str, strlen(str),1000); // huart4
 8005046:	a802      	add	r0, sp, #8
 8005048:	f7fb f8c2 	bl	80001d0 <strlen>
 800504c:	a902      	add	r1, sp, #8
 800504e:	b282      	uxth	r2, r0
 8005050:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005054:	4620      	mov	r0, r4
 8005056:	f7fe ffd2 	bl	8003ffe <HAL_UART_Transmit>
  in_people = 0;
 800505a:	2300      	movs	r3, #0
  out_people = 0;


  HAL_Delay(100);
 800505c:	2064      	movs	r0, #100	; 0x64
  in_people = 0;
 800505e:	f8a8 3000 	strh.w	r3, [r8]
  out_people = 0;
 8005062:	803b      	strh	r3, [r7, #0]
  HAL_Delay(100);
 8005064:	f7fc fbc0 	bl	80017e8 <HAL_Delay>

  GPIOC->BRR = 0x200;
 8005068:	62ae      	str	r6, [r5, #40]	; 0x28

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800506a:	b035      	add	sp, #212	; 0xd4
 800506c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005070:	48000800 	.word	0x48000800
 8005074:	2000073a 	.word	0x2000073a
 8005078:	20000df0 	.word	0x20000df0
 800507c:	20000e34 	.word	0x20000e34
 8005080:	20000f14 	.word	0x20000f14
 8005084:	20000f04 	.word	0x20000f04
 8005088:	0800a30e 	.word	0x0800a30e
 800508c:	0800a33d 	.word	0x0800a33d
 8005090:	20000738 	.word	0x20000738
 8005094:	20000d78 	.word	0x20000d78

08005098 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005098:	490f      	ldr	r1, [pc, #60]	; (80050d8 <SystemInit+0x40>)
 800509a:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800509e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80050a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80050a6:	4b0d      	ldr	r3, [pc, #52]	; (80050dc <SystemInit+0x44>)
 80050a8:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80050aa:	2000      	movs	r0, #0
  RCC->CR |= RCC_CR_MSION;
 80050ac:	f042 0201 	orr.w	r2, r2, #1
 80050b0:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000U;
 80050b2:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80050b4:	681a      	ldr	r2, [r3, #0]
 80050b6:	f022 52a8 	bic.w	r2, r2, #352321536	; 0x15000000
 80050ba:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 80050be:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80050c0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80050c4:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80050c6:	681a      	ldr	r2, [r3, #0]
 80050c8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80050cc:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80050ce:	6198      	str	r0, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80050d0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80050d4:	608b      	str	r3, [r1, #8]
 80050d6:	4770      	bx	lr
 80050d8:	e000ed00 	.word	0xe000ed00
 80050dc:	40021000 	.word	0x40021000

080050e0 <VL53L0X_GetDeviceInfo>:
	VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo)
{
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_device_info(Dev, pVL53L0X_DeviceInfo);
 80050e0:	f002 ba46 	b.w	8007570 <VL53L0X_get_device_info>

080050e4 <VL53L0X_SetDeviceMode>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_SetDeviceMode(VL53L0X_DEV Dev, VL53L0X_DeviceModes DeviceMode)
{
 80050e4:	2915      	cmp	r1, #21
 80050e6:	d807      	bhi.n	80050f8 <VL53L0X_SetDeviceMode+0x14>
 80050e8:	2201      	movs	r2, #1
 80050ea:	4b05      	ldr	r3, [pc, #20]	; (8005100 <VL53L0X_SetDeviceMode+0x1c>)
 80050ec:	408a      	lsls	r2, r1
 80050ee:	4013      	ands	r3, r2
 80050f0:	b113      	cbz	r3, 80050f8 <VL53L0X_SetDeviceMode+0x14>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
	case VL53L0X_DEVICEMODE_GPIO_DRIVE:
	case VL53L0X_DEVICEMODE_GPIO_OSC:
		/* Supported modes */
		VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
 80050f2:	7401      	strb	r1, [r0, #16]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80050f4:	2000      	movs	r0, #0
		break;
 80050f6:	4770      	bx	lr
	default:
		/* Unsupported mode */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 80050f8:	f06f 0007 	mvn.w	r0, #7
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 80050fc:	4770      	bx	lr
 80050fe:	bf00      	nop
 8005100:	0030000b 	.word	0x0030000b

08005104 <VL53L0X_GetFractionEnable>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_GetFractionEnable(VL53L0X_DEV Dev, uint8_t *pEnabled)
{
 8005104:	b510      	push	{r4, lr}
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_RANGE_CONFIG, pEnabled);
 8005106:	460a      	mov	r2, r1
{
 8005108:	460c      	mov	r4, r1
	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_RANGE_CONFIG, pEnabled);
 800510a:	2109      	movs	r1, #9
 800510c:	f002 fa91 	bl	8007632 <VL53L0X_RdByte>

	if (Status == VL53L0X_ERROR_NONE)
 8005110:	b918      	cbnz	r0, 800511a <VL53L0X_GetFractionEnable+0x16>
		*pEnabled = (*pEnabled & 1);
 8005112:	7823      	ldrb	r3, [r4, #0]
 8005114:	f003 0301 	and.w	r3, r3, #1
 8005118:	7023      	strb	r3, [r4, #0]

	LOG_FUNCTION_END(Status);
	return Status;
}
 800511a:	bd10      	pop	{r4, pc}

0800511c <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>:
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_measurement_timing_budget_micro_seconds(Dev,
 800511c:	f001 be7a 	b.w	8006e14 <VL53L0X_set_measurement_timing_budget_micro_seconds>

08005120 <VL53L0X_SetVcselPulsePeriod>:
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_vcsel_pulse_period(Dev, VcselPeriodType,
 8005120:	f001 bd54 	b.w	8006bcc <VL53L0X_set_vcsel_pulse_period>

08005124 <VL53L0X_GetVcselPulsePeriod>:
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 8005124:	f001 be5d 	b.w	8006de2 <VL53L0X_get_vcsel_pulse_period>

08005128 <VL53L0X_SetSequenceStepEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_SetSequenceStepEnable(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceStepEnabled)
{
 8005128:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800512a:	4617      	mov	r7, r2
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t SequenceConfig = 0;
 800512c:	aa02      	add	r2, sp, #8
 800512e:	2300      	movs	r3, #0
{
 8005130:	460c      	mov	r4, r1
	uint8_t SequenceConfig = 0;
 8005132:	f802 3d01 	strb.w	r3, [r2, #-1]!
	uint8_t SequenceConfigNew = 0;
	uint32_t MeasurementTimingBudgetMicroSeconds;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8005136:	2101      	movs	r1, #1
{
 8005138:	4606      	mov	r6, r0
	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800513a:	f002 fa7a 	bl	8007632 <VL53L0X_RdByte>
		&SequenceConfig);

	SequenceConfigNew = SequenceConfig;

	if (Status == VL53L0X_ERROR_NONE) {
 800513e:	4605      	mov	r5, r0
 8005140:	b9d8      	cbnz	r0, 800517a <VL53L0X_SetSequenceStepEnable+0x52>
		if (SequenceStepEnabled == 1) {
 8005142:	2f01      	cmp	r7, #1
	SequenceConfigNew = SequenceConfig;
 8005144:	f89d 3007 	ldrb.w	r3, [sp, #7]
		if (SequenceStepEnabled == 1) {
 8005148:	d126      	bne.n	8005198 <VL53L0X_SetSequenceStepEnable+0x70>

			/* Enable requested sequence step
			 */
			switch (SequenceStepId) {
 800514a:	2c04      	cmp	r4, #4
 800514c:	d83a      	bhi.n	80051c4 <VL53L0X_SetSequenceStepEnable+0x9c>
 800514e:	e8df f004 	tbb	[pc, r4]
 8005152:	1703      	.short	0x1703
 8005154:	1d1a      	.short	0x1d1a
 8005156:	20          	.byte	0x20
 8005157:	00          	.byte	0x00
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew |= 0x10;
 8005158:	f043 0410 	orr.w	r4, r3, #16
				Status = VL53L0X_ERROR_INVALID_PARAMS;
			}
		}
	}

	if (SequenceConfigNew != SequenceConfig) {
 800515c:	42a3      	cmp	r3, r4
 800515e:	d00c      	beq.n	800517a <VL53L0X_SetSequenceStepEnable+0x52>
		/* Apply New Setting */
		if (Status == VL53L0X_ERROR_NONE) {
			Status = VL53L0X_WrByte(Dev,
 8005160:	4622      	mov	r2, r4
 8005162:	2101      	movs	r1, #1
 8005164:	4630      	mov	r0, r6
 8005166:	f002 faf3 	bl	8007750 <VL53L0X_WrByte>
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfigNew);
		}
		if (Status == VL53L0X_ERROR_NONE)
 800516a:	4605      	mov	r5, r0
 800516c:	b928      	cbnz	r0, 800517a <VL53L0X_SetSequenceStepEnable+0x52>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfigNew);
 800516e:	f886 4130 	strb.w	r4, [r6, #304]	; 0x130
		if (Status == VL53L0X_ERROR_NONE) {
			VL53L0X_GETPARAMETERFIELD(Dev,
				MeasurementTimingBudgetMicroSeconds,
				MeasurementTimingBudgetMicroSeconds);

			VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 8005172:	6971      	ldr	r1, [r6, #20]
 8005174:	4630      	mov	r0, r6
 8005176:	f7ff ffd1 	bl	800511c <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
	}

	LOG_FUNCTION_END(Status);

	return Status;
}
 800517a:	4628      	mov	r0, r5
 800517c:	b003      	add	sp, #12
 800517e:	bdf0      	pop	{r4, r5, r6, r7, pc}
				SequenceConfigNew |= 0x28;
 8005180:	f043 0428 	orr.w	r4, r3, #40	; 0x28
				break;
 8005184:	e7ea      	b.n	800515c <VL53L0X_SetSequenceStepEnable+0x34>
				SequenceConfigNew |= 0x04;
 8005186:	f043 0404 	orr.w	r4, r3, #4
				break;
 800518a:	e7e7      	b.n	800515c <VL53L0X_SetSequenceStepEnable+0x34>
				SequenceConfigNew |= 0x40;
 800518c:	f043 0440 	orr.w	r4, r3, #64	; 0x40
				break;
 8005190:	e7e4      	b.n	800515c <VL53L0X_SetSequenceStepEnable+0x34>
				SequenceConfigNew |= 0x80;
 8005192:	f043 0480 	orr.w	r4, r3, #128	; 0x80
				break;
 8005196:	e7e1      	b.n	800515c <VL53L0X_SetSequenceStepEnable+0x34>
			switch (SequenceStepId) {
 8005198:	2c04      	cmp	r4, #4
 800519a:	d813      	bhi.n	80051c4 <VL53L0X_SetSequenceStepEnable+0x9c>
 800519c:	e8df f004 	tbb	[pc, r4]
 80051a0:	0c090603 	.word	0x0c090603
 80051a4:	0f          	.byte	0x0f
 80051a5:	00          	.byte	0x00
				SequenceConfigNew &= 0xef;
 80051a6:	f003 04ef 	and.w	r4, r3, #239	; 0xef
				break;
 80051aa:	e7d7      	b.n	800515c <VL53L0X_SetSequenceStepEnable+0x34>
				SequenceConfigNew &= 0xd7;
 80051ac:	f003 04d7 	and.w	r4, r3, #215	; 0xd7
				break;
 80051b0:	e7d4      	b.n	800515c <VL53L0X_SetSequenceStepEnable+0x34>
				SequenceConfigNew &= 0xfb;
 80051b2:	f003 04fb 	and.w	r4, r3, #251	; 0xfb
				break;
 80051b6:	e7d1      	b.n	800515c <VL53L0X_SetSequenceStepEnable+0x34>
				SequenceConfigNew &= 0xbf;
 80051b8:	f003 04bf 	and.w	r4, r3, #191	; 0xbf
				break;
 80051bc:	e7ce      	b.n	800515c <VL53L0X_SetSequenceStepEnable+0x34>
				SequenceConfigNew &= 0x7f;
 80051be:	f003 047f 	and.w	r4, r3, #127	; 0x7f
				break;
 80051c2:	e7cb      	b.n	800515c <VL53L0X_SetSequenceStepEnable+0x34>
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 80051c4:	f06f 0503 	mvn.w	r5, #3
 80051c8:	e7d7      	b.n	800517a <VL53L0X_SetSequenceStepEnable+0x52>

080051ca <VL53L0X_GetSequenceStepEnables>:
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepEnables(VL53L0X_DEV Dev,
	VL53L0X_SchedulerSequenceSteps_t *pSchedulerSequenceSteps)
{
 80051ca:	b513      	push	{r0, r1, r4, lr}
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t SequenceConfig = 0;
 80051cc:	aa02      	add	r2, sp, #8
 80051ce:	2300      	movs	r3, #0
{
 80051d0:	460c      	mov	r4, r1
	uint8_t SequenceConfig = 0;
 80051d2:	f802 3d01 	strb.w	r3, [r2, #-1]!
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80051d6:	2101      	movs	r1, #1
 80051d8:	f002 fa2b 	bl	8007632 <VL53L0X_RdByte>
		&SequenceConfig);

	if (Status == VL53L0X_ERROR_NONE) {
 80051dc:	b978      	cbnz	r0, 80051fe <VL53L0X_GetSequenceStepEnables+0x34>
		Status = sequence_step_enabled(Dev,
 80051de:	f89d 3007 	ldrb.w	r3, [sp, #7]
		*pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
 80051e2:	f3c3 1200 	ubfx	r2, r3, #4, #1
 80051e6:	7022      	strb	r2, [r4, #0]
		*pSequenceStepEnabled = (SequenceConfig & 0x08) >> 3;
 80051e8:	f3c3 02c0 	ubfx	r2, r3, #3, #1
 80051ec:	70a2      	strb	r2, [r4, #2]
		*pSequenceStepEnabled = (SequenceConfig & 0x04) >> 2;
 80051ee:	f3c3 0280 	ubfx	r2, r3, #2, #1
 80051f2:	7062      	strb	r2, [r4, #1]
		*pSequenceStepEnabled = (SequenceConfig & 0x40) >> 6;
 80051f4:	f3c3 1280 	ubfx	r2, r3, #6, #1
		*pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
 80051f8:	09db      	lsrs	r3, r3, #7
		*pSequenceStepEnabled = (SequenceConfig & 0x40) >> 6;
 80051fa:	70e2      	strb	r2, [r4, #3]
		*pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
 80051fc:	7123      	strb	r3, [r4, #4]
			&pSchedulerSequenceSteps->FinalRangeOn);
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 80051fe:	b002      	add	sp, #8
 8005200:	bd10      	pop	{r4, pc}

08005202 <VL53L0X_GetSequenceStepTimeout>:
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepTimeout(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, FixPoint1616_t *pTimeOutMilliSecs)
{
 8005202:	b513      	push	{r0, r1, r4, lr}
 8005204:	4614      	mov	r4, r2
	uint32_t TimeoutMicroSeconds;
	uint32_t WholeNumber_ms = 0;
	uint32_t Fraction_ms = 0;
	LOG_FUNCTION_START("");

	Status = get_sequence_step_timeout(Dev, SequenceStepId,
 8005206:	aa01      	add	r2, sp, #4
 8005208:	f001 fbd4 	bl	80069b4 <get_sequence_step_timeout>
		&TimeoutMicroSeconds);
	if (Status == VL53L0X_ERROR_NONE) {
 800520c:	b978      	cbnz	r0, 800522e <VL53L0X_GetSequenceStepTimeout+0x2c>
		WholeNumber_ms = TimeoutMicroSeconds / 1000;
 800520e:	9b01      	ldr	r3, [sp, #4]
		Fraction_ms = TimeoutMicroSeconds - (WholeNumber_ms * 1000);
		*pTimeOutMilliSecs = (WholeNumber_ms << 16)
			+ (((Fraction_ms * 0xffff) + 500) / 1000);
 8005210:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005214:	fbb3 f1f2 	udiv	r1, r3, r2
 8005218:	fb02 3311 	mls	r3, r2, r1, r3
 800521c:	ebc3 4303 	rsb	r3, r3, r3, lsl #16
 8005220:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8005224:	fbb3 f3f2 	udiv	r3, r3, r2
 8005228:	eb03 4301 	add.w	r3, r3, r1, lsl #16
		*pTimeOutMilliSecs = (WholeNumber_ms << 16)
 800522c:	6023      	str	r3, [r4, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 800522e:	b002      	add	sp, #8
 8005230:	bd10      	pop	{r4, pc}

08005232 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_GetInterMeasurementPeriodMilliSeconds(VL53L0X_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 8005232:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005234:	460d      	mov	r5, r1
	uint16_t osc_calibrate_val;
	uint32_t IMPeriodMilliSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
 8005236:	f10d 0202 	add.w	r2, sp, #2
 800523a:	21f8      	movs	r1, #248	; 0xf8
{
 800523c:	4604      	mov	r4, r0
	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
 800523e:	f002 fa41 	bl	80076c4 <VL53L0X_RdWord>
		&osc_calibrate_val);

	if (Status == VL53L0X_ERROR_NONE) {
 8005242:	b970      	cbnz	r0, 8005262 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x30>
		Status = VL53L0X_RdDWord(Dev,
 8005244:	aa01      	add	r2, sp, #4
 8005246:	2104      	movs	r1, #4
 8005248:	4620      	mov	r0, r4
 800524a:	f002 fa5b 	bl	8007704 <VL53L0X_RdDWord>
		VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD,
			&IMPeriodMilliSeconds);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800524e:	b940      	cbnz	r0, 8005262 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x30>
		if (osc_calibrate_val != 0) {
 8005250:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 8005254:	b11a      	cbz	r2, 800525e <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x2c>
			*pInterMeasurementPeriodMilliSeconds =
				IMPeriodMilliSeconds / osc_calibrate_val;
 8005256:	9b01      	ldr	r3, [sp, #4]
 8005258:	fbb3 f3f2 	udiv	r3, r3, r2
			*pInterMeasurementPeriodMilliSeconds =
 800525c:	602b      	str	r3, [r5, #0]
		}
		VL53L0X_SETPARAMETERFIELD(Dev,
 800525e:	682b      	ldr	r3, [r5, #0]
 8005260:	61a3      	str	r3, [r4, #24]
			*pInterMeasurementPeriodMilliSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 8005262:	b003      	add	sp, #12
 8005264:	bd30      	pop	{r4, r5, pc}

08005266 <VL53L0X_GetXTalkCompensationEnable>:
{
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t Temp8;
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable, Temp8);
 8005266:	7f03      	ldrb	r3, [r0, #28]
	*pXTalkCompensationEnable = Temp8;
 8005268:	700b      	strb	r3, [r1, #0]

	LOG_FUNCTION_END(Status);
	return Status;
}
 800526a:	2000      	movs	r0, #0
 800526c:	4770      	bx	lr

0800526e <VL53L0X_GetXTalkCompensationRateMegaCps>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationRateMegaCps(VL53L0X_DEV Dev,
	FixPoint1616_t *pXTalkCompensationRateMegaCps)
{
 800526e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005270:	460d      	mov	r5, r1
	uint16_t Value;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev,
 8005272:	f10d 0206 	add.w	r2, sp, #6
 8005276:	2120      	movs	r1, #32
{
 8005278:	4604      	mov	r4, r0
	Status = VL53L0X_RdWord(Dev,
 800527a:	f002 fa23 	bl	80076c4 <VL53L0X_RdWord>
	VL53L0X_REG_CROSSTALK_COMPENSATION_PEAK_RATE_MCPS, (uint16_t *)&Value);
	if (Status == VL53L0X_ERROR_NONE) {
 800527e:	b928      	cbnz	r0, 800528c <VL53L0X_GetXTalkCompensationRateMegaCps+0x1e>
		if (Value == 0) {
 8005280:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8005284:	b923      	cbnz	r3, 8005290 <VL53L0X_GetXTalkCompensationRateMegaCps+0x22>
			/* the Xtalk is disabled return value from memory */
			VL53L0X_GETPARAMETERFIELD(Dev,
 8005286:	6a23      	ldr	r3, [r4, #32]
				XTalkCompensationRateMegaCps, TempFix1616);
			*pXTalkCompensationRateMegaCps = TempFix1616;
 8005288:	602b      	str	r3, [r5, #0]
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 800528a:	7720      	strb	r0, [r4, #28]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 800528c:	b003      	add	sp, #12
 800528e:	bd30      	pop	{r4, r5, pc}
			TempFix1616 = VL53L0X_FIXPOINT313TOFIXPOINT1616(Value);
 8005290:	00db      	lsls	r3, r3, #3
			*pXTalkCompensationRateMegaCps = TempFix1616;
 8005292:	602b      	str	r3, [r5, #0]
			VL53L0X_SETPARAMETERFIELD(Dev,
 8005294:	6223      	str	r3, [r4, #32]
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8005296:	2301      	movs	r3, #1
 8005298:	7723      	strb	r3, [r4, #28]
 800529a:	e7f7      	b.n	800528c <VL53L0X_GetXTalkCompensationRateMegaCps+0x1e>

0800529c <VL53L0X_SetLimitCheckEnable>:
	uint8_t LimitCheckDisable = 0;
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 800529c:	2905      	cmp	r1, #5
{
 800529e:	b570      	push	{r4, r5, r6, lr}
 80052a0:	4604      	mov	r4, r0
 80052a2:	460d      	mov	r5, r1
 80052a4:	4616      	mov	r6, r2
	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 80052a6:	d832      	bhi.n	800530e <VL53L0X_SetLimitCheckEnable+0x72>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
	} else {
		if (LimitCheckEnable == 0) {
 80052a8:	b3a2      	cbz	r2, 8005314 <VL53L0X_SetLimitCheckEnable+0x78>
			TempFix1616 = 0;
			LimitCheckEnableInt = 0;
			LimitCheckDisable = 1;

		} else {
			VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80052aa:	eb00 0381 	add.w	r3, r0, r1, lsl #2
				LimitCheckId, TempFix1616);
			LimitCheckDisable = 0;
			/* this to be sure to have either 0 or 1 */
			LimitCheckEnableInt = 1;
 80052ae:	2101      	movs	r1, #1
			VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80052b0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
			LimitCheckDisable = 0;
 80052b2:	2300      	movs	r3, #0
		}

		switch (LimitCheckId) {
 80052b4:	1e68      	subs	r0, r5, #1
 80052b6:	2804      	cmp	r0, #4
 80052b8:	d804      	bhi.n	80052c4 <VL53L0X_SetLimitCheckEnable+0x28>
 80052ba:	e8df f000 	tbb	[pc, r0]
 80052be:	140b      	.short	0x140b
 80052c0:	1a17      	.short	0x1a17
 80052c2:	21          	.byte	0x21
 80052c3:	00          	.byte	0x00

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80052c4:	f884 1028 	strb.w	r1, [r4, #40]	; 0x28
 80052c8:	442c      	add	r4, r5
		}

	}

	if (Status == VL53L0X_ERROR_NONE) {
		if (LimitCheckEnable == 0) {
 80052ca:	b9e6      	cbnz	r6, 8005306 <VL53L0X_SetLimitCheckEnable+0x6a>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80052cc:	f884 6028 	strb.w	r6, [r4, #40]	; 0x28
				LimitCheckId, 0);
		} else {
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80052d0:	2000      	movs	r0, #0
 80052d2:	bd70      	pop	{r4, r5, r6, pc}
			Status = VL53L0X_WrWord(Dev,
 80052d4:	f3c2 224f 	ubfx	r2, r2, #9, #16
 80052d8:	2144      	movs	r1, #68	; 0x44
 80052da:	4620      	mov	r0, r4
 80052dc:	f002 fa48 	bl	8007770 <VL53L0X_WrWord>
	if (Status == VL53L0X_ERROR_NONE) {
 80052e0:	2800      	cmp	r0, #0
 80052e2:	d0f1      	beq.n	80052c8 <VL53L0X_SetLimitCheckEnable+0x2c>
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 80052e4:	bd70      	pop	{r4, r5, r6, pc}
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80052e6:	f884 102a 	strb.w	r1, [r4, #42]	; 0x2a
			break;
 80052ea:	e7ed      	b.n	80052c8 <VL53L0X_SetLimitCheckEnable+0x2c>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80052ec:	f884 102b 	strb.w	r1, [r4, #43]	; 0x2b
			break;
 80052f0:	e7ea      	b.n	80052c8 <VL53L0X_SetLimitCheckEnable+0x2c>
			Status = VL53L0X_UpdateByte(Dev,
 80052f2:	005b      	lsls	r3, r3, #1
 80052f4:	22fe      	movs	r2, #254	; 0xfe
			Status = VL53L0X_UpdateByte(Dev,
 80052f6:	2160      	movs	r1, #96	; 0x60
 80052f8:	4620      	mov	r0, r4
 80052fa:	f002 fa4b 	bl	8007794 <VL53L0X_UpdateByte>
			break;
 80052fe:	e7ef      	b.n	80052e0 <VL53L0X_SetLimitCheckEnable+0x44>
			Status = VL53L0X_UpdateByte(Dev,
 8005300:	011b      	lsls	r3, r3, #4
 8005302:	22ef      	movs	r2, #239	; 0xef
 8005304:	e7f7      	b.n	80052f6 <VL53L0X_SetLimitCheckEnable+0x5a>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8005306:	2301      	movs	r3, #1
 8005308:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
 800530c:	e7e0      	b.n	80052d0 <VL53L0X_SetLimitCheckEnable+0x34>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800530e:	f06f 0003 	mvn.w	r0, #3
	return Status;
 8005312:	bd70      	pop	{r4, r5, r6, pc}
			LimitCheckEnableInt = 0;
 8005314:	4611      	mov	r1, r2
			LimitCheckDisable = 1;
 8005316:	2301      	movs	r3, #1
 8005318:	e7cc      	b.n	80052b4 <VL53L0X_SetLimitCheckEnable+0x18>

0800531a <VL53L0X_GetLimitCheckEnable>:
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 800531a:	2905      	cmp	r1, #5
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800531c:	bf8c      	ite	hi
 800531e:	f06f 0003 	mvnhi.w	r0, #3
		*pLimitCheckEnable = 0;
	} else {
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8005322:	1840      	addls	r0, r0, r1
 8005324:	f04f 0300 	mov.w	r3, #0
 8005328:	bf97      	itett	ls
 800532a:	f890 1028 	ldrbls.w	r1, [r0, #40]	; 0x28
		*pLimitCheckEnable = 0;
 800532e:	7013      	strbhi	r3, [r2, #0]
			LimitCheckId, Temp8);
		*pLimitCheckEnable = Temp8;
 8005330:	7011      	strbls	r1, [r2, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005332:	4618      	movls	r0, r3
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 8005334:	4770      	bx	lr

08005336 <VL53L0X_SetLimitCheckValue>:

VL53L0X_Error VL53L0X_SetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t LimitCheckValue)
{
 8005336:	b570      	push	{r4, r5, r6, lr}
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId,
 8005338:	1843      	adds	r3, r0, r1
{
 800533a:	4604      	mov	r4, r0
		Temp8);

	if (Temp8 == 0) { /* disabled write only internal value */
 800533c:	f893 0028 	ldrb.w	r0, [r3, #40]	; 0x28
{
 8005340:	460e      	mov	r6, r1
 8005342:	4615      	mov	r5, r2
	if (Temp8 == 0) { /* disabled write only internal value */
 8005344:	b918      	cbnz	r0, 800534e <VL53L0X_SetLimitCheckValue+0x18>
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8005346:	eb04 0481 	add.w	r4, r4, r1, lsl #2
 800534a:	6362      	str	r2, [r4, #52]	; 0x34
 800534c:	bd70      	pop	{r4, r5, r6, pc}
			LimitCheckId, LimitCheckValue);
	} else {

		switch (LimitCheckId) {
 800534e:	2905      	cmp	r1, #5
 8005350:	d81b      	bhi.n	800538a <VL53L0X_SetLimitCheckValue+0x54>
 8005352:	e8df f001 	tbb	[pc, r1]
 8005356:	0903      	.short	0x0903
 8005358:	16161412 	.word	0x16161412

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800535c:	6362      	str	r2, [r4, #52]	; 0x34
			Status = VL53L0X_ERROR_INVALID_PARAMS;

		}

		if (Status == VL53L0X_ERROR_NONE) {
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800535e:	eb04 0486 	add.w	r4, r4, r6, lsl #2
 8005362:	2000      	movs	r0, #0
 8005364:	6365      	str	r5, [r4, #52]	; 0x34
 8005366:	bd70      	pop	{r4, r5, r6, pc}
			Status = VL53L0X_WrWord(Dev,
 8005368:	f3c2 224f 	ubfx	r2, r2, #9, #16
 800536c:	2144      	movs	r1, #68	; 0x44
			Status = VL53L0X_WrWord(Dev,
 800536e:	4620      	mov	r0, r4
 8005370:	f002 f9fe 	bl	8007770 <VL53L0X_WrWord>
		if (Status == VL53L0X_ERROR_NONE) {
 8005374:	2800      	cmp	r0, #0
 8005376:	d0f2      	beq.n	800535e <VL53L0X_SetLimitCheckValue+0x28>
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 8005378:	bd70      	pop	{r4, r5, r6, pc}
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800537a:	63e2      	str	r2, [r4, #60]	; 0x3c
			break;
 800537c:	e7ef      	b.n	800535e <VL53L0X_SetLimitCheckValue+0x28>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800537e:	6422      	str	r2, [r4, #64]	; 0x40
			break;
 8005380:	e7ed      	b.n	800535e <VL53L0X_SetLimitCheckValue+0x28>
			Status = VL53L0X_WrWord(Dev,
 8005382:	f3c2 224f 	ubfx	r2, r2, #9, #16
 8005386:	2164      	movs	r1, #100	; 0x64
 8005388:	e7f1      	b.n	800536e <VL53L0X_SetLimitCheckValue+0x38>
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800538a:	f06f 0003 	mvn.w	r0, #3
 800538e:	e7f3      	b.n	8005378 <VL53L0X_SetLimitCheckValue+0x42>

08005390 <VL53L0X_GetLimitCheckValue>:

VL53L0X_Error VL53L0X_GetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t *pLimitCheckValue)
{
 8005390:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005392:	4604      	mov	r4, r0
 8005394:	4615      	mov	r5, r2
	uint16_t Temp16;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 8005396:	2905      	cmp	r1, #5
 8005398:	d82c      	bhi.n	80053f4 <VL53L0X_GetLimitCheckValue+0x64>
 800539a:	e8df f001 	tbb	[pc, r1]
 800539e:	0703      	.short	0x0703
 80053a0:	1b1b1917 	.word	0x1b1b1917

	case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80053a4:	6b43      	ldr	r3, [r0, #52]	; 0x34
					TempFix1616);
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
					LimitChecksEnable, LimitCheckId, 1);
			}
		} else {
			*pLimitCheckValue = TempFix1616;
 80053a6:	602b      	str	r3, [r5, #0]
 80053a8:	2000      	movs	r0, #0
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80053aa:	e021      	b.n	80053f0 <VL53L0X_GetLimitCheckValue+0x60>
		Status = VL53L0X_RdWord(Dev,
 80053ac:	f10d 0206 	add.w	r2, sp, #6
 80053b0:	2144      	movs	r1, #68	; 0x44
 80053b2:	f002 f987 	bl	80076c4 <VL53L0X_RdWord>
		if (Status == VL53L0X_ERROR_NONE)
 80053b6:	b9d8      	cbnz	r0, 80053f0 <VL53L0X_GetLimitCheckValue+0x60>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 80053b8:	f8bd 2006 	ldrh.w	r2, [sp, #6]
			if (TempFix1616 == 0) {
 80053bc:	0253      	lsls	r3, r2, #9
 80053be:	b19a      	cbz	r2, 80053e8 <VL53L0X_GetLimitCheckValue+0x58>
				*pLimitCheckValue = TempFix1616;
 80053c0:	602b      	str	r3, [r5, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 80053c2:	63a3      	str	r3, [r4, #56]	; 0x38
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 80053c4:	2301      	movs	r3, #1
 80053c6:	f884 3029 	strb.w	r3, [r4, #41]	; 0x29
 80053ca:	e011      	b.n	80053f0 <VL53L0X_GetLimitCheckValue+0x60>
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80053cc:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
		break;
 80053ce:	e7ea      	b.n	80053a6 <VL53L0X_GetLimitCheckValue+0x16>
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80053d0:	6c03      	ldr	r3, [r0, #64]	; 0x40
		break;
 80053d2:	e7e8      	b.n	80053a6 <VL53L0X_GetLimitCheckValue+0x16>
		Status = VL53L0X_RdWord(Dev,
 80053d4:	f10d 0206 	add.w	r2, sp, #6
 80053d8:	2164      	movs	r1, #100	; 0x64
 80053da:	f002 f973 	bl	80076c4 <VL53L0X_RdWord>
		if (Status == VL53L0X_ERROR_NONE)
 80053de:	b938      	cbnz	r0, 80053f0 <VL53L0X_GetLimitCheckValue+0x60>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 80053e0:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 80053e4:	025b      	lsls	r3, r3, #9
 80053e6:	e7de      	b.n	80053a6 <VL53L0X_GetLimitCheckValue+0x16>
				VL53L0X_GETARRAYPARAMETERFIELD(Dev,
 80053e8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
				*pLimitCheckValue = TempFix1616;
 80053ea:	602b      	str	r3, [r5, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 80053ec:	f884 0029 	strb.w	r0, [r4, #41]	; 0x29

}
 80053f0:	b003      	add	sp, #12
 80053f2:	bd30      	pop	{r4, r5, pc}
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 80053f4:	f06f 0003 	mvn.w	r0, #3
 80053f8:	e7fa      	b.n	80053f0 <VL53L0X_GetLimitCheckValue+0x60>

080053fa <VL53L0X_GetWrapAroundCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetWrapAroundCheckEnable(VL53L0X_DEV Dev,
	uint8_t *pWrapAroundCheckEnable)
{
 80053fa:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80053fc:	460c      	mov	r4, r1
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t data;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &data);
 80053fe:	f10d 0207 	add.w	r2, sp, #7
 8005402:	2101      	movs	r1, #1
{
 8005404:	4605      	mov	r5, r0
	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &data);
 8005406:	f002 f914 	bl	8007632 <VL53L0X_RdByte>
	if (Status == VL53L0X_ERROR_NONE) {
 800540a:	b958      	cbnz	r0, 8005424 <VL53L0X_GetWrapAroundCheckEnable+0x2a>
		PALDevDataSet(Dev, SequenceConfig, data);
 800540c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8005410:	f885 3130 	strb.w	r3, [r5, #304]	; 0x130
		if (data & (0x01 << 7))
 8005414:	061b      	lsls	r3, r3, #24
			*pWrapAroundCheckEnable = 0x01;
 8005416:	bf46      	itte	mi
 8005418:	2301      	movmi	r3, #1
 800541a:	7023      	strbmi	r3, [r4, #0]
		else
			*pWrapAroundCheckEnable = 0x00;
 800541c:	7020      	strbpl	r0, [r4, #0]
	}
	if (Status == VL53L0X_ERROR_NONE) {
		VL53L0X_SETPARAMETERFIELD(Dev, WrapAroundCheckEnable,
 800541e:	7823      	ldrb	r3, [r4, #0]
 8005420:	f885 304c 	strb.w	r3, [r5, #76]	; 0x4c
			*pWrapAroundCheckEnable);
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 8005424:	b003      	add	sp, #12
 8005426:	bd30      	pop	{r4, r5, pc}

08005428 <VL53L0X_GetDeviceParameters>:
{
 8005428:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 800542c:	7c03      	ldrb	r3, [r0, #16]
{
 800542e:	460c      	mov	r4, r1
	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 8005430:	f801 3b08 	strb.w	r3, [r1], #8
{
 8005434:	4605      	mov	r5, r0
		Status = VL53L0X_GetInterMeasurementPeriodMilliSeconds(Dev,
 8005436:	f7ff fefc 	bl	8005232 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>
	if (Status == VL53L0X_ERROR_NONE)
 800543a:	bb40      	cbnz	r0, 800548e <VL53L0X_GetDeviceParameters+0x66>
		pDeviceParameters->XTalkCompensationEnable = 0;
 800543c:	7320      	strb	r0, [r4, #12]
		Status = VL53L0X_GetXTalkCompensationRateMegaCps(Dev,
 800543e:	f104 0110 	add.w	r1, r4, #16
 8005442:	4628      	mov	r0, r5
 8005444:	f7ff ff13 	bl	800526e <VL53L0X_GetXTalkCompensationRateMegaCps>
	if (Status == VL53L0X_ERROR_NONE)
 8005448:	bb08      	cbnz	r0, 800548e <VL53L0X_GetDeviceParameters+0x66>
	Status = VL53L0X_get_offset_calibration_data_micro_meter(Dev,
 800544a:	f104 0114 	add.w	r1, r4, #20
 800544e:	4628      	mov	r0, r5
 8005450:	f000 fc03 	bl	8005c5a <VL53L0X_get_offset_calibration_data_micro_meter>
	if (Status == VL53L0X_ERROR_NONE) {
 8005454:	b9d8      	cbnz	r0, 800548e <VL53L0X_GetDeviceParameters+0x66>
 8005456:	f104 0724 	add.w	r7, r4, #36	; 0x24
 800545a:	f105 0928 	add.w	r9, r5, #40	; 0x28
 800545e:	f104 0818 	add.w	r8, r4, #24
 8005462:	4606      	mov	r6, r0
				Status |= VL53L0X_GetLimitCheckValue(Dev, i,
 8005464:	463a      	mov	r2, r7
 8005466:	b2b1      	uxth	r1, r6
 8005468:	4628      	mov	r0, r5
 800546a:	f7ff ff91 	bl	8005390 <VL53L0X_GetLimitCheckValue>
			if (Status == VL53L0X_ERROR_NONE) {
 800546e:	b970      	cbnz	r0, 800548e <VL53L0X_GetDeviceParameters+0x66>
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8005470:	3601      	adds	r6, #1
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8005472:	f819 3b01 	ldrb.w	r3, [r9], #1
		*pLimitCheckEnable = Temp8;
 8005476:	f808 3b01 	strb.w	r3, [r8], #1
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800547a:	2e06      	cmp	r6, #6
 800547c:	f107 0704 	add.w	r7, r7, #4
 8005480:	d1f0      	bne.n	8005464 <VL53L0X_GetDeviceParameters+0x3c>
		Status = VL53L0X_GetWrapAroundCheckEnable(Dev,
 8005482:	f104 013c 	add.w	r1, r4, #60	; 0x3c
 8005486:	4628      	mov	r0, r5
 8005488:	f7ff ffb7 	bl	80053fa <VL53L0X_GetWrapAroundCheckEnable>
	if (Status == VL53L0X_ERROR_NONE) {
 800548c:	b108      	cbz	r0, 8005492 <VL53L0X_GetDeviceParameters+0x6a>
}
 800548e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	Status = VL53L0X_get_measurement_timing_budget_micro_seconds(Dev,
 8005492:	1d21      	adds	r1, r4, #4
 8005494:	4628      	mov	r0, r5
}
 8005496:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	Status = VL53L0X_get_measurement_timing_budget_micro_seconds(Dev,
 800549a:	f001 bd1c 	b.w	8006ed6 <VL53L0X_get_measurement_timing_budget_micro_seconds>
	...

080054a0 <VL53L0X_DataInit>:
{
 80054a0:	b5f0      	push	{r4, r5, r6, r7, lr}
		Status = VL53L0X_WrByte(Dev, 0x88, 0x00);
 80054a2:	2200      	movs	r2, #0
{
 80054a4:	4605      	mov	r5, r0
 80054a6:	b091      	sub	sp, #68	; 0x44
		Status = VL53L0X_WrByte(Dev, 0x88, 0x00);
 80054a8:	2188      	movs	r1, #136	; 0x88
 80054aa:	f002 f951 	bl	8007750 <VL53L0X_WrByte>
	PALDevDataSet(Dev, LinearityCorrectiveGain, 1000);
 80054ae:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80054b2:	f8a5 214e 	strh.w	r2, [r5, #334]	; 0x14e
	PALDevDataSet(Dev, DmaxCalRangeMilliMeter, 400);
 80054b6:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80054ba:	f8a5 2150 	strh.w	r2, [r5, #336]	; 0x150
	PALDevDataSet(Dev, DmaxCalSignalRateRtnMegaCps,
 80054be:	4a41      	ldr	r2, [pc, #260]	; (80055c4 <VL53L0X_DataInit+0x124>)
 80054c0:	f8c5 2154 	str.w	r2, [r5, #340]	; 0x154
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
 80054c4:	2300      	movs	r3, #0
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
 80054c6:	4a40      	ldr	r2, [pc, #256]	; (80055c8 <VL53L0X_DataInit+0x128>)
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
 80054c8:	f885 30f0 	strb.w	r3, [r5, #240]	; 0xf0
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
 80054cc:	f8c5 20d4 	str.w	r2, [r5, #212]	; 0xd4
	VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, 0);
 80054d0:	622b      	str	r3, [r5, #32]
	Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 80054d2:	4669      	mov	r1, sp
 80054d4:	4628      	mov	r0, r5
 80054d6:	f7ff ffa7 	bl	8005428 <VL53L0X_GetDeviceParameters>
	if (Status == VL53L0X_ERROR_NONE) {
 80054da:	4604      	mov	r4, r0
 80054dc:	b980      	cbnz	r0, 8005500 <VL53L0X_DataInit+0x60>
		CurrentParameters.DeviceMode = VL53L0X_DEVICEMODE_SINGLE_RANGING;
 80054de:	f88d 0000 	strb.w	r0, [sp]
		CurrentParameters.HistogramMode = VL53L0X_HISTOGRAMMODE_DISABLED;
 80054e2:	f88d 0001 	strb.w	r0, [sp, #1]
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 80054e6:	466e      	mov	r6, sp
 80054e8:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80054ea:	f105 0710 	add.w	r7, r5, #16
 80054ee:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80054f0:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80054f2:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80054f4:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80054f6:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80054f8:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80054fc:	e887 000f 	stmia.w	r7, {r0, r1, r2, r3}
	PALDevDataSet(Dev, SigmaEstRefArray, 100);
 8005500:	2364      	movs	r3, #100	; 0x64
 8005502:	f8a5 3134 	strh.w	r3, [r5, #308]	; 0x134
	PALDevDataSet(Dev, SigmaEstEffPulseWidth, 900);
 8005506:	f44f 7361 	mov.w	r3, #900	; 0x384
 800550a:	f8a5 3136 	strh.w	r3, [r5, #310]	; 0x136
	PALDevDataSet(Dev, SigmaEstEffAmbWidth, 500);
 800550e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8005512:	f8a5 3138 	strh.w	r3, [r5, #312]	; 0x138
	PALDevDataSet(Dev, targetRefRate, 0x0A00); /* 20 MCPS in 9:7 format */
 8005516:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 800551a:	f8a5 313a 	strh.w	r3, [r5, #314]	; 0x13a
	PALDevDataSet(Dev, UseInternalTuningSettings, 1);
 800551e:	2301      	movs	r3, #1
 8005520:	f885 314c 	strb.w	r3, [r5, #332]	; 0x14c
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8005524:	2600      	movs	r6, #0
		if (Status == VL53L0X_ERROR_NONE)
 8005526:	2c00      	cmp	r4, #0
 8005528:	d149      	bne.n	80055be <VL53L0X_DataInit+0x11e>
			Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
 800552a:	b2b1      	uxth	r1, r6
 800552c:	2201      	movs	r2, #1
 800552e:	4628      	mov	r0, r5
 8005530:	f7ff feb4 	bl	800529c <VL53L0X_SetLimitCheckEnable>
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8005534:	3601      	adds	r6, #1
 8005536:	2e06      	cmp	r6, #6
			Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
 8005538:	4604      	mov	r4, r0
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800553a:	d1f4      	bne.n	8005526 <VL53L0X_DataInit+0x86>
	if (Status == VL53L0X_ERROR_NONE)
 800553c:	bbf8      	cbnz	r0, 80055be <VL53L0X_DataInit+0x11e>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800553e:	f885 002a 	strb.w	r0, [r5, #42]	; 0x2a
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8005542:	f885 002b 	strb.w	r0, [r5, #43]	; 0x2b
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8005546:	4602      	mov	r2, r0
 8005548:	2104      	movs	r1, #4
 800554a:	4628      	mov	r0, r5
 800554c:	f7ff fea6 	bl	800529c <VL53L0X_SetLimitCheckEnable>
	if (Status == VL53L0X_ERROR_NONE)
 8005550:	4604      	mov	r4, r0
 8005552:	bba0      	cbnz	r0, 80055be <VL53L0X_DataInit+0x11e>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8005554:	4602      	mov	r2, r0
 8005556:	2105      	movs	r1, #5
 8005558:	4628      	mov	r0, r5
 800555a:	f7ff fe9f 	bl	800529c <VL53L0X_SetLimitCheckEnable>
	if (Status == VL53L0X_ERROR_NONE) {
 800555e:	4604      	mov	r4, r0
 8005560:	bb68      	cbnz	r0, 80055be <VL53L0X_DataInit+0x11e>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8005562:	4601      	mov	r1, r0
 8005564:	f44f 1290 	mov.w	r2, #1179648	; 0x120000
 8005568:	4628      	mov	r0, r5
 800556a:	f7ff fee4 	bl	8005336 <VL53L0X_SetLimitCheckValue>
	if (Status == VL53L0X_ERROR_NONE) {
 800556e:	4604      	mov	r4, r0
 8005570:	bb28      	cbnz	r0, 80055be <VL53L0X_DataInit+0x11e>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8005572:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005576:	2101      	movs	r1, #1
 8005578:	4628      	mov	r0, r5
 800557a:	f7ff fedc 	bl	8005336 <VL53L0X_SetLimitCheckValue>
	if (Status == VL53L0X_ERROR_NONE) {
 800557e:	4604      	mov	r4, r0
 8005580:	b9e8      	cbnz	r0, 80055be <VL53L0X_DataInit+0x11e>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8005582:	f44f 120c 	mov.w	r2, #2293760	; 0x230000
 8005586:	2102      	movs	r1, #2
 8005588:	4628      	mov	r0, r5
 800558a:	f7ff fed4 	bl	8005336 <VL53L0X_SetLimitCheckValue>
	if (Status == VL53L0X_ERROR_NONE) {
 800558e:	4604      	mov	r4, r0
 8005590:	b9a8      	cbnz	r0, 80055be <VL53L0X_DataInit+0x11e>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8005592:	4602      	mov	r2, r0
 8005594:	2103      	movs	r1, #3
 8005596:	4628      	mov	r0, r5
 8005598:	f7ff fecd 	bl	8005336 <VL53L0X_SetLimitCheckValue>
	if (Status == VL53L0X_ERROR_NONE) {
 800559c:	4604      	mov	r4, r0
 800559e:	b970      	cbnz	r0, 80055be <VL53L0X_DataInit+0x11e>
		PALDevDataSet(Dev, SequenceConfig, 0xFF);
 80055a0:	22ff      	movs	r2, #255	; 0xff
 80055a2:	f885 2130 	strb.w	r2, [r5, #304]	; 0x130
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80055a6:	2101      	movs	r1, #1
 80055a8:	4628      	mov	r0, r5
 80055aa:	f002 f8d1 	bl	8007750 <VL53L0X_WrByte>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_WAIT_STATICINIT);
 80055ae:	2301      	movs	r3, #1
 80055b0:	f885 3132 	strb.w	r3, [r5, #306]	; 0x132
	if (Status == VL53L0X_ERROR_NONE)
 80055b4:	4604      	mov	r4, r0
 80055b6:	b910      	cbnz	r0, 80055be <VL53L0X_DataInit+0x11e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 0);
 80055b8:	2300      	movs	r3, #0
 80055ba:	f885 3115 	strb.w	r3, [r5, #277]	; 0x115
}
 80055be:	4620      	mov	r0, r4
 80055c0:	b011      	add	sp, #68	; 0x44
 80055c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80055c4:	00016b85 	.word	0x00016b85
 80055c8:	000970a4 	.word	0x000970a4

080055cc <VL53L0X_PerformRefCalibration>:
	uint8_t *pPhaseCal)
{
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_calibration(Dev, pVhvSettings,
 80055cc:	2301      	movs	r3, #1
 80055ce:	f000 bd66 	b.w	800609e <VL53L0X_perform_ref_calibration>

080055d2 <VL53L0X_GetRangingMeasurementData>:
}


VL53L0X_Error VL53L0X_GetRangingMeasurementData(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 80055d2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80055d6:	b08e      	sub	sp, #56	; 0x38
 80055d8:	460c      	mov	r4, r1
	 * use multi read even if some registers are not useful, result will
	 * be more efficient
	 * start reading at 0x14 dec20
	 * end reading at 0x21 dec33 total 14 bytes to read
	 */
	Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
 80055da:	230c      	movs	r3, #12
 80055dc:	aa04      	add	r2, sp, #16
 80055de:	2114      	movs	r1, #20
{
 80055e0:	4606      	mov	r6, r0
	Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
 80055e2:	f002 f859 	bl	8007698 <VL53L0X_ReadMulti>
 80055e6:	4686      	mov	lr, r0

	if (Status == VL53L0X_ERROR_NONE) {
 80055e8:	2800      	cmp	r0, #0
 80055ea:	d175      	bne.n	80056d8 <VL53L0X_GetRangingMeasurementData+0x106>
		 *(format 11.2) else no fractional
		 */

		pRangingMeasurementData->MeasurementTimeUsec = 0;

		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 80055ec:	f89d 3016 	ldrb.w	r3, [sp, #22]
 80055f0:	f89d 2017 	ldrb.w	r2, [sp, #23]
			VL53L0X_MAKEUINT16(localBuffer[7], localBuffer[6]));
		/* peak_signal_count_rate_rtn_mcps */
		pRangingMeasurementData->SignalRateRtnMegaCps = SignalRate;

		AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9], localBuffer[8]);
 80055f4:	f89d 1018 	ldrb.w	r1, [sp, #24]
		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11], localBuffer[10]);
 80055f8:	f89d 501a 	ldrb.w	r5, [sp, #26]
 80055fc:	f89d 701b 	ldrb.w	r7, [sp, #27]
		pRangingMeasurementData->ZoneId = 0; /* Only one zone */
 8005600:	75a0      	strb	r0, [r4, #22]
		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 8005602:	eb02 2203 	add.w	r2, r2, r3, lsl #8
		AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9], localBuffer[8]);
 8005606:	f89d 3019 	ldrb.w	r3, [sp, #25]
		pRangingMeasurementData->TimeStamp = 0; /* Not Implemented */
 800560a:	6020      	str	r0, [r4, #0]
		AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9], localBuffer[8]);
 800560c:	eb03 2301 	add.w	r3, r3, r1, lsl #8
		pRangingMeasurementData->AmbientRateRtnMegaCps =
			VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);
 8005610:	b29b      	uxth	r3, r3
 8005612:	025b      	lsls	r3, r3, #9
		pRangingMeasurementData->AmbientRateRtnMegaCps =
 8005614:	6123      	str	r3, [r4, #16]

		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
 8005616:	f89d 1012 	ldrb.w	r1, [sp, #18]
 800561a:	f89d 3013 	ldrb.w	r3, [sp, #19]
		pRangingMeasurementData->MeasurementTimeUsec = 0;
 800561e:	6060      	str	r0, [r4, #4]
		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11], localBuffer[10]);
 8005620:	eb07 2705 	add.w	r7, r7, r5, lsl #8
		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
 8005624:	eb03 2301 	add.w	r3, r3, r1, lsl #8
		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 8005628:	b292      	uxth	r2, r2
			EffectiveSpadRtnCount;

		DeviceRangeStatus = localBuffer[0];

		/* Get Linearity Corrective Gain */
		LinearityCorrectiveGain = PALDevDataGet(Dev,
 800562a:	f8b6 514e 	ldrh.w	r5, [r6, #334]	; 0x14e
		DeviceRangeStatus = localBuffer[0];
 800562e:	f89d 1010 	ldrb.w	r1, [sp, #16]
		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 8005632:	0252      	lsls	r2, r2, #9
		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
 8005634:	b29b      	uxth	r3, r3
		pRangingMeasurementData->SignalRateRtnMegaCps = SignalRate;
 8005636:	60e2      	str	r2, [r4, #12]
		pRangingMeasurementData->EffectiveSpadRtnCount =
 8005638:	82a3      	strh	r3, [r4, #20]

		/* Get ranging configuration */
		RangeFractionalEnable = PALDevDataGet(Dev,
			RangeFractionalEnable);

		if (LinearityCorrectiveGain != 1000) {
 800563a:	f5b5 7f7a 	cmp.w	r5, #1000	; 0x3e8
		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11], localBuffer[10]);
 800563e:	b2bf      	uxth	r7, r7
		RangeFractionalEnable = PALDevDataGet(Dev,
 8005640:	f896 e131 	ldrb.w	lr, [r6, #305]	; 0x131
		if (LinearityCorrectiveGain != 1000) {
 8005644:	d00c      	beq.n	8005660 <VL53L0X_GetRangingMeasurementData+0x8e>

			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
				* tmpuint16 + 500) / 1000);
 8005646:	fb07 f005 	mul.w	r0, r7, r5
				XTalkCompensationRateMegaCps,
				XTalkCompensationRateMegaCps);
			VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable,
				XTalkCompensationEnable);

			if (XTalkCompensationEnable) {
 800564a:	7f37      	ldrb	r7, [r6, #28]
				* tmpuint16 + 500) / 1000);
 800564c:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 8005650:	f500 70fa 	add.w	r0, r0, #500	; 0x1f4
 8005654:	fb90 f0f5 	sdiv	r0, r0, r5
			VL53L0X_GETPARAMETERFIELD(Dev,
 8005658:	6a35      	ldr	r5, [r6, #32]
			if (XTalkCompensationEnable) {
 800565a:	2f00      	cmp	r7, #0
 800565c:	d140      	bne.n	80056e0 <VL53L0X_GetRangingMeasurementData+0x10e>
						XtalkRangeMilliMeter = 8888;
					else
						XtalkRangeMilliMeter = 8888
							<< 2;
				} else {
					XtalkRangeMilliMeter =
 800565e:	b287      	uxth	r7, r0
				tmpuint16 = XtalkRangeMilliMeter;
			}

		}

		if (RangeFractionalEnable) {
 8005660:	f1be 0f00 	cmp.w	lr, #0
 8005664:	d046      	beq.n	80056f4 <VL53L0X_GetRangingMeasurementData+0x122>
			pRangingMeasurementData->RangeMilliMeter =
				(uint16_t)((tmpuint16) >> 2);
 8005666:	08b8      	lsrs	r0, r7, #2
			pRangingMeasurementData->RangeMilliMeter =
 8005668:	8120      	strh	r0, [r4, #8]
			pRangingMeasurementData->RangeFractionalPart =
				(uint8_t)((tmpuint16 & 0x03) << 6);
 800566a:	01b8      	lsls	r0, r7, #6
		} else {
			pRangingMeasurementData->RangeMilliMeter = tmpuint16;
			pRangingMeasurementData->RangeFractionalPart = 0;
 800566c:	75e0      	strb	r0, [r4, #23]
		 * For a standard definition of RangeStatus, this should
		 * return 0 in case of good result after a ranging
		 * The range status depends on the device so call a device
		 * specific function to obtain the right Status.
		 */
		Status |= VL53L0X_get_pal_range_status(Dev, DeviceRangeStatus,
 800566e:	f10d 000f 	add.w	r0, sp, #15
 8005672:	9001      	str	r0, [sp, #4]
 8005674:	9400      	str	r4, [sp, #0]
 8005676:	4630      	mov	r0, r6
 8005678:	f001 fe5c 	bl	8007334 <VL53L0X_get_pal_range_status>
			SignalRate, EffectiveSpadRtnCount,
			pRangingMeasurementData, &PalRangeStatus);

		if (Status == VL53L0X_ERROR_NONE)
 800567c:	4686      	mov	lr, r0
 800567e:	bb58      	cbnz	r0, 80056d8 <VL53L0X_GetRangingMeasurementData+0x106>
			pRangingMeasurementData->RangeStatus = PalRangeStatus;
 8005680:	f89d c00f 	ldrb.w	ip, [sp, #15]
 8005684:	f884 c018 	strb.w	ip, [r4, #24]

	}

	if (Status == VL53L0X_ERROR_NONE) {
		/* Copy last read data into Dev buffer */
		LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 8005688:	f106 0550 	add.w	r5, r6, #80	; 0x50
 800568c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800568e:	af07      	add	r7, sp, #28
 8005690:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8005692:	e895 0007 	ldmia.w	r5, {r0, r1, r2}

		LastRangeDataBuffer.RangeMilliMeter =
			pRangingMeasurementData->RangeMilliMeter;
 8005696:	f8b4 a008 	ldrh.w	sl, [r4, #8]
		LastRangeDataBuffer.RangeFractionalPart =
			pRangingMeasurementData->RangeFractionalPart;
 800569a:	7de3      	ldrb	r3, [r4, #23]
		LastRangeDataBuffer.RangeDMaxMilliMeter =
			pRangingMeasurementData->RangeDMaxMilliMeter;
 800569c:	f8b4 900a 	ldrh.w	r9, [r4, #10]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
			pRangingMeasurementData->SignalRateRtnMegaCps;
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
			pRangingMeasurementData->AmbientRateRtnMegaCps;
		LastRangeDataBuffer.EffectiveSpadRtnCount =
			pRangingMeasurementData->EffectiveSpadRtnCount;
 80056a0:	f8b4 8014 	ldrh.w	r8, [r4, #20]
		LastRangeDataBuffer.RangeStatus =
			pRangingMeasurementData->RangeStatus;

		PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 80056a4:	f8ad a024 	strh.w	sl, [sp, #36]	; 0x24
		LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 80056a8:	e887 0007 	stmia.w	r7, {r0, r1, r2}
			pRangingMeasurementData->SignalRateRtnMegaCps;
 80056ac:	68e1      	ldr	r1, [r4, #12]
			pRangingMeasurementData->AmbientRateRtnMegaCps;
 80056ae:	6922      	ldr	r2, [r4, #16]
		PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 80056b0:	6860      	ldr	r0, [r4, #4]
 80056b2:	f8ad 9026 	strh.w	r9, [sp, #38]	; 0x26
 80056b6:	910a      	str	r1, [sp, #40]	; 0x28
 80056b8:	920b      	str	r2, [sp, #44]	; 0x2c
 80056ba:	f8ad 8030 	strh.w	r8, [sp, #48]	; 0x30
 80056be:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 80056c2:	f88d c034 	strb.w	ip, [sp, #52]	; 0x34
 80056c6:	ac07      	add	r4, sp, #28
 80056c8:	9008      	str	r0, [sp, #32]
 80056ca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80056cc:	3650      	adds	r6, #80	; 0x50
 80056ce:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80056d0:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 80056d4:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 80056d8:	4670      	mov	r0, lr
 80056da:	b00e      	add	sp, #56	; 0x38
 80056dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
					* EffectiveSpadRtnCount) >> 8))
 80056e0:	b2ad      	uxth	r5, r5
 80056e2:	435d      	muls	r5, r3
 80056e4:	122d      	asrs	r5, r5, #8
				if ((SignalRate
 80056e6:	42aa      	cmp	r2, r5
 80056e8:	d107      	bne.n	80056fa <VL53L0X_GetRangingMeasurementData+0x128>
					if (RangeFractionalEnable)
 80056ea:	f1be 0f00 	cmp.w	lr, #0
 80056ee:	d10a      	bne.n	8005706 <VL53L0X_GetRangingMeasurementData+0x134>
						XtalkRangeMilliMeter = 8888
 80056f0:	f648 27e0 	movw	r7, #35552	; 0x8ae0
			pRangingMeasurementData->RangeMilliMeter = tmpuint16;
 80056f4:	8127      	strh	r7, [r4, #8]
			pRangingMeasurementData->RangeFractionalPart = 0;
 80056f6:	2000      	movs	r0, #0
 80056f8:	e7b8      	b.n	800566c <VL53L0X_GetRangingMeasurementData+0x9a>
					(tmpuint16 * SignalRate)
 80056fa:	b280      	uxth	r0, r0
 80056fc:	4350      	muls	r0, r2
						- ((XTalkCompensationRateMegaCps
 80056fe:	1b55      	subs	r5, r2, r5
						/ (SignalRate
 8005700:	fbb0 f0f5 	udiv	r0, r0, r5
 8005704:	e7ab      	b.n	800565e <VL53L0X_GetRangingMeasurementData+0x8c>
						XtalkRangeMilliMeter = 8888;
 8005706:	f242 27b8 	movw	r7, #8888	; 0x22b8
 800570a:	e7ac      	b.n	8005666 <VL53L0X_GetRangingMeasurementData+0x94>

0800570c <VL53L0X_GetInterruptThresholds>:
}

VL53L0X_Error VL53L0X_GetInterruptThresholds(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes DeviceMode, FixPoint1616_t *pThresholdLow,
	FixPoint1616_t *pThresholdHigh)
{
 800570c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800570e:	4617      	mov	r7, r2
	uint16_t Threshold16;
	LOG_FUNCTION_START("");

	/* no dependency on DeviceMode for Ewok */

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_LOW, &Threshold16);
 8005710:	210e      	movs	r1, #14
 8005712:	f10d 0206 	add.w	r2, sp, #6
{
 8005716:	461d      	mov	r5, r3
 8005718:	4606      	mov	r6, r0
	/* Need to multiply by 2 because the FW will apply a x2 */
	*pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 800571a:	4c0b      	ldr	r4, [pc, #44]	; (8005748 <VL53L0X_GetInterruptThresholds+0x3c>)
	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_LOW, &Threshold16);
 800571c:	f001 ffd2 	bl	80076c4 <VL53L0X_RdWord>
	*pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 8005720:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8005724:	ea04 4343 	and.w	r3, r4, r3, lsl #17
 8005728:	603b      	str	r3, [r7, #0]

	if (Status == VL53L0X_ERROR_NONE) {
 800572a:	b950      	cbnz	r0, 8005742 <VL53L0X_GetInterruptThresholds+0x36>
		Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_HIGH,
 800572c:	f10d 0206 	add.w	r2, sp, #6
 8005730:	210c      	movs	r1, #12
 8005732:	4630      	mov	r0, r6
 8005734:	f001 ffc6 	bl	80076c4 <VL53L0X_RdWord>
			&Threshold16);
		/* Need to multiply by 2 because the FW will apply a x2 */
		*pThresholdHigh =
			(FixPoint1616_t)((0x00fff & Threshold16) << 17);
 8005738:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800573c:	ea04 4443 	and.w	r4, r4, r3, lsl #17
		*pThresholdHigh =
 8005740:	602c      	str	r4, [r5, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 8005742:	b003      	add	sp, #12
 8005744:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005746:	bf00      	nop
 8005748:	1ffe0000 	.word	0x1ffe0000

0800574c <VL53L0X_CheckAndLoadInterruptSettings>:
{
 800574c:	b573      	push	{r0, r1, r4, r5, r6, lr}
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH) ||
 800574e:	f890 30da 	ldrb.w	r3, [r0, #218]	; 0xda
	if ((InterruptConfig ==
 8005752:	3b01      	subs	r3, #1
 8005754:	2b02      	cmp	r3, #2
{
 8005756:	4606      	mov	r6, r0
 8005758:	460c      	mov	r4, r1
	if ((InterruptConfig ==
 800575a:	d833      	bhi.n	80057c4 <VL53L0X_CheckAndLoadInterruptSettings+0x78>
		Status = VL53L0X_GetInterruptThresholds(Dev,
 800575c:	ab01      	add	r3, sp, #4
 800575e:	466a      	mov	r2, sp
 8005760:	2101      	movs	r1, #1
 8005762:	f7ff ffd3 	bl	800570c <VL53L0X_GetInterruptThresholds>
		if (((ThresholdLow > 255*65536) ||
 8005766:	9b00      	ldr	r3, [sp, #0]
 8005768:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
		Status = VL53L0X_GetInterruptThresholds(Dev,
 800576c:	4605      	mov	r5, r0
		if (((ThresholdLow > 255*65536) ||
 800576e:	d803      	bhi.n	8005778 <VL53L0X_CheckAndLoadInterruptSettings+0x2c>
 8005770:	9b01      	ldr	r3, [sp, #4]
 8005772:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
 8005776:	d906      	bls.n	8005786 <VL53L0X_CheckAndLoadInterruptSettings+0x3a>
			(ThresholdHigh > 255*65536)) &&
 8005778:	b92d      	cbnz	r5, 8005786 <VL53L0X_CheckAndLoadInterruptSettings+0x3a>
			if (StartNotStopFlag != 0) {
 800577a:	b13c      	cbz	r4, 800578c <VL53L0X_CheckAndLoadInterruptSettings+0x40>
				Status = VL53L0X_load_tuning_settings(Dev,
 800577c:	4912      	ldr	r1, [pc, #72]	; (80057c8 <VL53L0X_CheckAndLoadInterruptSettings+0x7c>)
 800577e:	4630      	mov	r0, r6
 8005780:	f001 fc0e 	bl	8006fa0 <VL53L0X_load_tuning_settings>
 8005784:	4605      	mov	r5, r0
}
 8005786:	4628      	mov	r0, r5
 8005788:	b002      	add	sp, #8
 800578a:	bd70      	pop	{r4, r5, r6, pc}
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 800578c:	2204      	movs	r2, #4
 800578e:	21ff      	movs	r1, #255	; 0xff
 8005790:	4630      	mov	r0, r6
 8005792:	f001 ffdd 	bl	8007750 <VL53L0X_WrByte>
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 8005796:	462a      	mov	r2, r5
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 8005798:	4604      	mov	r4, r0
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 800579a:	2170      	movs	r1, #112	; 0x70
 800579c:	4630      	mov	r0, r6
 800579e:	f001 ffd7 	bl	8007750 <VL53L0X_WrByte>
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80057a2:	462a      	mov	r2, r5
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 80057a4:	4304      	orrs	r4, r0
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80057a6:	21ff      	movs	r1, #255	; 0xff
 80057a8:	4630      	mov	r0, r6
 80057aa:	f001 ffd1 	bl	8007750 <VL53L0X_WrByte>
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 80057ae:	b264      	sxtb	r4, r4
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80057b0:	4304      	orrs	r4, r0
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 80057b2:	462a      	mov	r2, r5
 80057b4:	2180      	movs	r1, #128	; 0x80
 80057b6:	4630      	mov	r0, r6
 80057b8:	f001 ffca 	bl	8007750 <VL53L0X_WrByte>
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80057bc:	b264      	sxtb	r4, r4
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 80057be:	4320      	orrs	r0, r4
 80057c0:	b245      	sxtb	r5, r0
 80057c2:	e7e0      	b.n	8005786 <VL53L0X_CheckAndLoadInterruptSettings+0x3a>
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80057c4:	2500      	movs	r5, #0
 80057c6:	e7de      	b.n	8005786 <VL53L0X_CheckAndLoadInterruptSettings+0x3a>
 80057c8:	20000343 	.word	0x20000343

080057cc <VL53L0X_StartMeasurement>:
{
 80057cc:	b537      	push	{r0, r1, r2, r4, r5, lr}
	switch (DeviceMode) {
 80057ce:	7c01      	ldrb	r1, [r0, #16]
 80057d0:	2901      	cmp	r1, #1
{
 80057d2:	4604      	mov	r4, r0
	switch (DeviceMode) {
 80057d4:	d027      	beq.n	8005826 <VL53L0X_StartMeasurement+0x5a>
 80057d6:	d304      	bcc.n	80057e2 <VL53L0X_StartMeasurement+0x16>
 80057d8:	2903      	cmp	r1, #3
 80057da:	d031      	beq.n	8005840 <VL53L0X_StartMeasurement+0x74>
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 80057dc:	f06f 0007 	mvn.w	r0, #7
 80057e0:	e013      	b.n	800580a <VL53L0X_StartMeasurement+0x3e>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x01);
 80057e2:	2201      	movs	r2, #1
 80057e4:	2100      	movs	r1, #0
 80057e6:	f001 ffb3 	bl	8007750 <VL53L0X_WrByte>
		Byte = StartStopByte;
 80057ea:	2301      	movs	r3, #1
 80057ec:	f88d 3007 	strb.w	r3, [sp, #7]
		if (Status == VL53L0X_ERROR_NONE) {
 80057f0:	b958      	cbnz	r0, 800580a <VL53L0X_StartMeasurement+0x3e>
 80057f2:	4605      	mov	r5, r0
			} while (((Byte & StartStopByte) == StartStopByte)
 80057f4:	f89d 3007 	ldrb.w	r3, [sp, #7]
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 80057f8:	07db      	lsls	r3, r3, #31
				LoopNb = LoopNb + 1;
 80057fa:	f105 0501 	add.w	r5, r5, #1
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 80057fe:	d50d      	bpl.n	800581c <VL53L0X_StartMeasurement+0x50>
				&& (Status == VL53L0X_ERROR_NONE)
 8005800:	b960      	cbnz	r0, 800581c <VL53L0X_StartMeasurement+0x50>
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 8005802:	2dc8      	cmp	r5, #200	; 0xc8
 8005804:	d103      	bne.n	800580e <VL53L0X_StartMeasurement+0x42>
				Status = VL53L0X_ERROR_TIME_OUT;
 8005806:	f06f 0006 	mvn.w	r0, #6
}
 800580a:	b003      	add	sp, #12
 800580c:	bd30      	pop	{r4, r5, pc}
					Status = VL53L0X_RdByte(Dev,
 800580e:	4601      	mov	r1, r0
 8005810:	f10d 0207 	add.w	r2, sp, #7
 8005814:	4620      	mov	r0, r4
 8005816:	f001 ff0c 	bl	8007632 <VL53L0X_RdByte>
 800581a:	e7eb      	b.n	80057f4 <VL53L0X_StartMeasurement+0x28>
				Status = VL53L0X_ERROR_TIME_OUT;
 800581c:	2dc8      	cmp	r5, #200	; 0xc8
 800581e:	bf08      	it	eq
 8005820:	f06f 0006 	mvneq.w	r0, #6
 8005824:	e7f1      	b.n	800580a <VL53L0X_StartMeasurement+0x3e>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8005826:	f7ff ff91 	bl	800574c <VL53L0X_CheckAndLoadInterruptSettings>
		Status = VL53L0X_WrByte(Dev,
 800582a:	2202      	movs	r2, #2
		Status = VL53L0X_WrByte(Dev,
 800582c:	2100      	movs	r1, #0
 800582e:	4620      	mov	r0, r4
 8005830:	f001 ff8e 	bl	8007750 <VL53L0X_WrByte>
		if (Status == VL53L0X_ERROR_NONE) {
 8005834:	2800      	cmp	r0, #0
 8005836:	d1e8      	bne.n	800580a <VL53L0X_StartMeasurement+0x3e>
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 8005838:	2304      	movs	r3, #4
 800583a:	f884 3132 	strb.w	r3, [r4, #306]	; 0x132
 800583e:	e7e4      	b.n	800580a <VL53L0X_StartMeasurement+0x3e>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8005840:	2101      	movs	r1, #1
 8005842:	f7ff ff83 	bl	800574c <VL53L0X_CheckAndLoadInterruptSettings>
		Status = VL53L0X_WrByte(Dev,
 8005846:	2204      	movs	r2, #4
 8005848:	e7f0      	b.n	800582c <VL53L0X_StartMeasurement+0x60>

0800584a <VL53L0X_PerformSingleMeasurement>:
{
 800584a:	b538      	push	{r3, r4, r5, lr}
	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 800584c:	7c05      	ldrb	r5, [r0, #16]
{
 800584e:	4604      	mov	r4, r0
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8005850:	b125      	cbz	r5, 800585c <VL53L0X_PerformSingleMeasurement+0x12>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 8005852:	4620      	mov	r0, r4
 8005854:	f000 fd76 	bl	8006344 <VL53L0X_measurement_poll_for_completion>
	if (Status == VL53L0X_ERROR_NONE
 8005858:	b128      	cbz	r0, 8005866 <VL53L0X_PerformSingleMeasurement+0x1c>
 800585a:	bd38      	pop	{r3, r4, r5, pc}
		Status = VL53L0X_StartMeasurement(Dev);
 800585c:	f7ff ffb6 	bl	80057cc <VL53L0X_StartMeasurement>
	if (Status == VL53L0X_ERROR_NONE)
 8005860:	2800      	cmp	r0, #0
 8005862:	d0f6      	beq.n	8005852 <VL53L0X_PerformSingleMeasurement+0x8>
}
 8005864:	bd38      	pop	{r3, r4, r5, pc}
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8005866:	2d00      	cmp	r5, #0
 8005868:	d1fc      	bne.n	8005864 <VL53L0X_PerformSingleMeasurement+0x1a>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 800586a:	2303      	movs	r3, #3
 800586c:	f884 3132 	strb.w	r3, [r4, #306]	; 0x132
 8005870:	e7f8      	b.n	8005864 <VL53L0X_PerformSingleMeasurement+0x1a>

08005872 <VL53L0X_ClearInterruptMask>:
	return Status;
}

/* Group PAL Interrupt Functions */
VL53L0X_Error VL53L0X_ClearInterruptMask(VL53L0X_DEV Dev, uint32_t InterruptMask)
{
 8005872:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005874:	4606      	mov	r6, r0
	uint8_t LoopCount;
	uint8_t Byte;
	LOG_FUNCTION_START("");

	/* clear bit 0 range interrupt, bit 1 error interrupt */
	LoopCount = 0;
 8005876:	2500      	movs	r5, #0
	do {
		Status = VL53L0X_WrByte(Dev,
 8005878:	2201      	movs	r2, #1
 800587a:	210b      	movs	r1, #11
 800587c:	4630      	mov	r0, r6
 800587e:	f001 ff67 	bl	8007750 <VL53L0X_WrByte>
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01);
		Status |= VL53L0X_WrByte(Dev,
 8005882:	2200      	movs	r2, #0
		Status = VL53L0X_WrByte(Dev,
 8005884:	4604      	mov	r4, r0
		Status |= VL53L0X_WrByte(Dev,
 8005886:	210b      	movs	r1, #11
 8005888:	4630      	mov	r0, r6
 800588a:	f001 ff61 	bl	8007750 <VL53L0X_WrByte>
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);
		Status |= VL53L0X_RdByte(Dev,
 800588e:	f10d 0207 	add.w	r2, sp, #7
		Status |= VL53L0X_WrByte(Dev,
 8005892:	4304      	orrs	r4, r0
		Status |= VL53L0X_RdByte(Dev,
 8005894:	2113      	movs	r1, #19
 8005896:	4630      	mov	r0, r6
 8005898:	f001 fecb 	bl	8007632 <VL53L0X_RdByte>
			VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
		LoopCount++;
	} while (((Byte & 0x07) != 0x00)
			&& (LoopCount < 3)
			&& (Status == VL53L0X_ERROR_NONE));
 800589c:	f89d 3007 	ldrb.w	r3, [sp, #7]
		Status |= VL53L0X_WrByte(Dev,
 80058a0:	b264      	sxtb	r4, r4
		Status |= VL53L0X_RdByte(Dev,
 80058a2:	4320      	orrs	r0, r4
		LoopCount++;
 80058a4:	3501      	adds	r5, #1
			&& (Status == VL53L0X_ERROR_NONE));
 80058a6:	075b      	lsls	r3, r3, #29
		Status |= VL53L0X_RdByte(Dev,
 80058a8:	b240      	sxtb	r0, r0
		LoopCount++;
 80058aa:	b2ed      	uxtb	r5, r5
			&& (Status == VL53L0X_ERROR_NONE));
 80058ac:	d005      	beq.n	80058ba <VL53L0X_ClearInterruptMask+0x48>
			&& (LoopCount < 3)
 80058ae:	2d03      	cmp	r5, #3
 80058b0:	d008      	beq.n	80058c4 <VL53L0X_ClearInterruptMask+0x52>
			&& (Status == VL53L0X_ERROR_NONE));
 80058b2:	2800      	cmp	r0, #0
 80058b4:	d0e0      	beq.n	8005878 <VL53L0X_ClearInterruptMask+0x6>
	if (LoopCount >= 3)
		Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;

	LOG_FUNCTION_END(Status);
	return Status;
}
 80058b6:	b002      	add	sp, #8
 80058b8:	bd70      	pop	{r4, r5, r6, pc}
		Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;
 80058ba:	2d03      	cmp	r5, #3
 80058bc:	bf08      	it	eq
 80058be:	f06f 000b 	mvneq.w	r0, #11
 80058c2:	e7f8      	b.n	80058b6 <VL53L0X_ClearInterruptMask+0x44>
 80058c4:	f06f 000b 	mvn.w	r0, #11
 80058c8:	e7f5      	b.n	80058b6 <VL53L0X_ClearInterruptMask+0x44>

080058ca <VL53L0X_PerformSingleRangingMeasurement>:
{
 80058ca:	b538      	push	{r3, r4, r5, lr}
		VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
 80058cc:	2300      	movs	r3, #0
 80058ce:	7403      	strb	r3, [r0, #16]
{
 80058d0:	4604      	mov	r4, r0
 80058d2:	460d      	mov	r5, r1
		Status = VL53L0X_PerformSingleMeasurement(Dev);
 80058d4:	f7ff ffb9 	bl	800584a <VL53L0X_PerformSingleMeasurement>
	if (Status == VL53L0X_ERROR_NONE)
 80058d8:	b950      	cbnz	r0, 80058f0 <VL53L0X_PerformSingleRangingMeasurement+0x26>
		Status = VL53L0X_GetRangingMeasurementData(Dev,
 80058da:	4629      	mov	r1, r5
 80058dc:	4620      	mov	r0, r4
 80058de:	f7ff fe78 	bl	80055d2 <VL53L0X_GetRangingMeasurementData>
	if (Status == VL53L0X_ERROR_NONE)
 80058e2:	b928      	cbnz	r0, 80058f0 <VL53L0X_PerformSingleRangingMeasurement+0x26>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 80058e4:	4601      	mov	r1, r0
 80058e6:	4620      	mov	r0, r4
}
 80058e8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 80058ec:	f7ff bfc1 	b.w	8005872 <VL53L0X_ClearInterruptMask>
}
 80058f0:	bd38      	pop	{r3, r4, r5, pc}

080058f2 <VL53L0X_SetGpioConfig>:
{
 80058f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058f4:	4605      	mov	r5, r0
 80058f6:	461c      	mov	r4, r3
 80058f8:	f89d 7018 	ldrb.w	r7, [sp, #24]
	if (Pin != 0) {
 80058fc:	460e      	mov	r6, r1
 80058fe:	2900      	cmp	r1, #0
 8005900:	f040 809a 	bne.w	8005a38 <VL53L0X_SetGpioConfig+0x146>
	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_DRIVE) {
 8005904:	2a14      	cmp	r2, #20
 8005906:	d108      	bne.n	800591a <VL53L0X_SetGpioConfig+0x28>
			data = 1;
 8005908:	2f00      	cmp	r7, #0
		Status = VL53L0X_WrByte(Dev,
 800590a:	bf0c      	ite	eq
 800590c:	2210      	moveq	r2, #16
 800590e:	2201      	movne	r2, #1
 8005910:	2184      	movs	r1, #132	; 0x84
}
 8005912:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		Status = VL53L0X_WrByte(Dev,
 8005916:	f001 bf1b 	b.w	8007750 <VL53L0X_WrByte>
	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_OSC) {
 800591a:	2a15      	cmp	r2, #21
 800591c:	d167      	bne.n	80059ee <VL53L0X_SetGpioConfig+0xfc>
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800591e:	2201      	movs	r2, #1
 8005920:	21ff      	movs	r1, #255	; 0xff
 8005922:	f001 ff15 	bl	8007750 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8005926:	4632      	mov	r2, r6
 8005928:	4631      	mov	r1, r6
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800592a:	4604      	mov	r4, r0
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800592c:	4628      	mov	r0, r5
 800592e:	f001 ff0f 	bl	8007750 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8005932:	4632      	mov	r2, r6
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8005934:	4304      	orrs	r4, r0
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8005936:	21ff      	movs	r1, #255	; 0xff
 8005938:	4628      	mov	r0, r5
 800593a:	f001 ff09 	bl	8007750 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800593e:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8005940:	4304      	orrs	r4, r0
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8005942:	2201      	movs	r2, #1
 8005944:	2180      	movs	r1, #128	; 0x80
 8005946:	4628      	mov	r0, r5
 8005948:	f001 ff02 	bl	8007750 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800594c:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800594e:	4304      	orrs	r4, r0
		Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
 8005950:	2202      	movs	r2, #2
 8005952:	2185      	movs	r1, #133	; 0x85
 8005954:	4628      	mov	r0, r5
 8005956:	f001 fefb 	bl	8007750 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800595a:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
 800595c:	4304      	orrs	r4, r0
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
 800595e:	2204      	movs	r2, #4
 8005960:	21ff      	movs	r1, #255	; 0xff
 8005962:	4628      	mov	r0, r5
 8005964:	f001 fef4 	bl	8007750 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
 8005968:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
 800596a:	4632      	mov	r2, r6
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
 800596c:	4304      	orrs	r4, r0
		Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
 800596e:	21cd      	movs	r1, #205	; 0xcd
 8005970:	4628      	mov	r0, r5
 8005972:	f001 feed 	bl	8007750 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
 8005976:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
 8005978:	4304      	orrs	r4, r0
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
 800597a:	2211      	movs	r2, #17
 800597c:	21cc      	movs	r1, #204	; 0xcc
 800597e:	4628      	mov	r0, r5
 8005980:	f001 fee6 	bl	8007750 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
 8005984:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
 8005986:	4304      	orrs	r4, r0
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
 8005988:	2207      	movs	r2, #7
 800598a:	21ff      	movs	r1, #255	; 0xff
 800598c:	4628      	mov	r0, r5
 800598e:	f001 fedf 	bl	8007750 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
 8005992:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
 8005994:	4632      	mov	r2, r6
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
 8005996:	4304      	orrs	r4, r0
		Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
 8005998:	21be      	movs	r1, #190	; 0xbe
 800599a:	4628      	mov	r0, r5
 800599c:	f001 fed8 	bl	8007750 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
 80059a0:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
 80059a2:	4304      	orrs	r4, r0
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
 80059a4:	2206      	movs	r2, #6
 80059a6:	21ff      	movs	r1, #255	; 0xff
 80059a8:	4628      	mov	r0, r5
 80059aa:	f001 fed1 	bl	8007750 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
 80059ae:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
 80059b0:	4304      	orrs	r4, r0
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
 80059b2:	2209      	movs	r2, #9
 80059b4:	21cc      	movs	r1, #204	; 0xcc
 80059b6:	4628      	mov	r0, r5
 80059b8:	f001 feca 	bl	8007750 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
 80059bc:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 80059be:	4632      	mov	r2, r6
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
 80059c0:	4304      	orrs	r4, r0
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 80059c2:	21ff      	movs	r1, #255	; 0xff
 80059c4:	4628      	mov	r0, r5
 80059c6:	f001 fec3 	bl	8007750 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
 80059ca:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 80059cc:	4304      	orrs	r4, r0
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 80059ce:	2201      	movs	r2, #1
 80059d0:	21ff      	movs	r1, #255	; 0xff
 80059d2:	4628      	mov	r0, r5
 80059d4:	f001 febc 	bl	8007750 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 80059d8:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 80059da:	4304      	orrs	r4, r0
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 80059dc:	4632      	mov	r2, r6
 80059de:	4631      	mov	r1, r6
 80059e0:	4628      	mov	r0, r5
 80059e2:	f001 feb5 	bl	8007750 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 80059e6:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 80059e8:	4320      	orrs	r0, r4
 80059ea:	b240      	sxtb	r0, r0
 80059ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			switch (Functionality) {
 80059ee:	2c04      	cmp	r4, #4
 80059f0:	d825      	bhi.n	8005a3e <VL53L0X_SetGpioConfig+0x14c>
 80059f2:	e8df f004 	tbb	[pc, r4]
 80059f6:	2729      	.short	0x2729
 80059f8:	0a03      	.short	0x0a03
 80059fa:	0c          	.byte	0x0c
 80059fb:	00          	.byte	0x00
				data = 0x02;
 80059fc:	2202      	movs	r2, #2
			Status = VL53L0X_WrByte(Dev,
 80059fe:	210a      	movs	r1, #10
 8005a00:	4628      	mov	r0, r5
 8005a02:	f001 fea5 	bl	8007750 <VL53L0X_WrByte>
		if (Status == VL53L0X_ERROR_NONE) {
 8005a06:	b120      	cbz	r0, 8005a12 <VL53L0X_SetGpioConfig+0x120>
}
 8005a08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				data = 0x03;
 8005a0a:	2203      	movs	r2, #3
				break;
 8005a0c:	e7f7      	b.n	80059fe <VL53L0X_SetGpioConfig+0x10c>
				data = 0x04;
 8005a0e:	2204      	movs	r2, #4
				break;
 8005a10:	e7f5      	b.n	80059fe <VL53L0X_SetGpioConfig+0x10c>
				data = (uint8_t)(1 << 4);
 8005a12:	2f00      	cmp	r7, #0
			Status = VL53L0X_UpdateByte(Dev,
 8005a14:	bf0c      	ite	eq
 8005a16:	4633      	moveq	r3, r6
 8005a18:	2310      	movne	r3, #16
 8005a1a:	22ef      	movs	r2, #239	; 0xef
 8005a1c:	2184      	movs	r1, #132	; 0x84
 8005a1e:	4628      	mov	r0, r5
 8005a20:	f001 feb8 	bl	8007794 <VL53L0X_UpdateByte>
		if (Status == VL53L0X_ERROR_NONE)
 8005a24:	2800      	cmp	r0, #0
 8005a26:	d1ef      	bne.n	8005a08 <VL53L0X_SetGpioConfig+0x116>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8005a28:	f885 40da 	strb.w	r4, [r5, #218]	; 0xda
			Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8005a2c:	4601      	mov	r1, r0
 8005a2e:	4628      	mov	r0, r5
}
 8005a30:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8005a34:	f7ff bf1d 	b.w	8005872 <VL53L0X_ClearInterruptMask>
		Status = VL53L0X_ERROR_GPIO_NOT_EXISTING;
 8005a38:	f06f 0009 	mvn.w	r0, #9
 8005a3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				Status =
 8005a3e:	f06f 000a 	mvn.w	r0, #10
 8005a42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				data = 0x01;
 8005a44:	2201      	movs	r2, #1
 8005a46:	e7da      	b.n	80059fe <VL53L0X_SetGpioConfig+0x10c>
				data = 0x00;
 8005a48:	2200      	movs	r2, #0
 8005a4a:	e7d8      	b.n	80059fe <VL53L0X_SetGpioConfig+0x10c>

08005a4c <VL53L0X_StaticInit>:
{
 8005a4c:	b570      	push	{r4, r5, r6, lr}
 8005a4e:	b096      	sub	sp, #88	; 0x58
 8005a50:	4605      	mov	r5, r0
	VL53L0X_DeviceParameters_t CurrentParameters = {0};
 8005a52:	2240      	movs	r2, #64	; 0x40
 8005a54:	2100      	movs	r1, #0
 8005a56:	a806      	add	r0, sp, #24
 8005a58:	f001 ff95 	bl	8007986 <memset>
	uint16_t tempword = 0;
 8005a5c:	2300      	movs	r3, #0
	Status = VL53L0X_get_info_from_device(Dev, 1);
 8005a5e:	2101      	movs	r1, #1
 8005a60:	4628      	mov	r0, r5
	uint16_t tempword = 0;
 8005a62:	f8ad 300e 	strh.w	r3, [sp, #14]
	uint8_t tempbyte = 0;
 8005a66:	f88d 300b 	strb.w	r3, [sp, #11]
	uint8_t isApertureSpads = 0;
 8005a6a:	f88d 300c 	strb.w	r3, [sp, #12]
	uint32_t refSpadCount = 0;
 8005a6e:	9304      	str	r3, [sp, #16]
	Status = VL53L0X_get_info_from_device(Dev, 1);
 8005a70:	f000 fcb8 	bl	80063e4 <VL53L0X_get_info_from_device>
	ApertureSpads = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8005a74:	f895 2114 	ldrb.w	r2, [r5, #276]	; 0x114
	if ((ApertureSpads > 1) ||
 8005a78:	2a01      	cmp	r2, #1
 8005a7a:	d806      	bhi.n	8005a8a <VL53L0X_StaticInit+0x3e>
	count	= (uint32_t)VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8005a7c:	f895 1113 	ldrb.w	r1, [r5, #275]	; 0x113
	if ((ApertureSpads > 1) ||
 8005a80:	f040 80ae 	bne.w	8005be0 <VL53L0X_StaticInit+0x194>
		((ApertureSpads == 1) && (count > 32)) ||
 8005a84:	2920      	cmp	r1, #32
		((ApertureSpads == 0) && (count > 12)))
 8005a86:	f240 80ad 	bls.w	8005be4 <VL53L0X_StaticInit+0x198>
		Status = VL53L0X_perform_ref_spad_management(Dev, &refSpadCount,
 8005a8a:	aa03      	add	r2, sp, #12
 8005a8c:	a904      	add	r1, sp, #16
 8005a8e:	4628      	mov	r0, r5
 8005a90:	f000 fb20 	bl	80060d4 <VL53L0X_perform_ref_spad_management>
		Status = VL53L0X_set_reference_spads(Dev, count, ApertureSpads);
 8005a94:	4604      	mov	r4, r0
	if (Status == VL53L0X_ERROR_NONE) {
 8005a96:	2800      	cmp	r0, #0
 8005a98:	f040 809f 	bne.w	8005bda <VL53L0X_StaticInit+0x18e>
		if (UseInternalTuningSettings == 0)
 8005a9c:	f895 314c 	ldrb.w	r3, [r5, #332]	; 0x14c
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	f040 80a3 	bne.w	8005bec <VL53L0X_StaticInit+0x1a0>
			pTuningSettingBuffer = PALDevDataGet(Dev,
 8005aa6:	f8d5 1148 	ldr.w	r1, [r5, #328]	; 0x148
		Status = VL53L0X_load_tuning_settings(Dev, pTuningSettingBuffer);
 8005aaa:	4628      	mov	r0, r5
 8005aac:	f001 fa78 	bl	8006fa0 <VL53L0X_load_tuning_settings>
	if (Status == VL53L0X_ERROR_NONE) {
 8005ab0:	4604      	mov	r4, r0
 8005ab2:	2800      	cmp	r0, #0
 8005ab4:	f040 8091 	bne.w	8005bda <VL53L0X_StaticInit+0x18e>
		Status = VL53L0X_SetGpioConfig(Dev, 0, 0,
 8005ab8:	9400      	str	r4, [sp, #0]
 8005aba:	4622      	mov	r2, r4
 8005abc:	4621      	mov	r1, r4
 8005abe:	2304      	movs	r3, #4
 8005ac0:	4628      	mov	r0, r5
 8005ac2:	f7ff ff16 	bl	80058f2 <VL53L0X_SetGpioConfig>
	if (Status == VL53L0X_ERROR_NONE) {
 8005ac6:	4604      	mov	r4, r0
 8005ac8:	2800      	cmp	r0, #0
 8005aca:	f040 8086 	bne.w	8005bda <VL53L0X_StaticInit+0x18e>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8005ace:	2201      	movs	r2, #1
 8005ad0:	21ff      	movs	r1, #255	; 0xff
 8005ad2:	4628      	mov	r0, r5
 8005ad4:	f001 fe3c 	bl	8007750 <VL53L0X_WrByte>
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 8005ad8:	f10d 020e 	add.w	r2, sp, #14
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8005adc:	4606      	mov	r6, r0
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 8005ade:	2184      	movs	r1, #132	; 0x84
 8005ae0:	4628      	mov	r0, r5
 8005ae2:	f001 fdef 	bl	80076c4 <VL53L0X_RdWord>
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8005ae6:	4622      	mov	r2, r4
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 8005ae8:	4306      	orrs	r6, r0
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8005aea:	21ff      	movs	r1, #255	; 0xff
 8005aec:	4628      	mov	r0, r5
 8005aee:	f001 fe2f 	bl	8007750 <VL53L0X_WrByte>
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 8005af2:	b276      	sxtb	r6, r6
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8005af4:	4330      	orrs	r0, r6
 8005af6:	b244      	sxtb	r4, r0
	if (Status == VL53L0X_ERROR_NONE) {
 8005af8:	2c00      	cmp	r4, #0
 8005afa:	d16e      	bne.n	8005bda <VL53L0X_StaticInit+0x18e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz,
 8005afc:	f8bd 300e 	ldrh.w	r3, [sp, #14]
 8005b00:	011b      	lsls	r3, r3, #4
 8005b02:	f8c5 30d4 	str.w	r3, [r5, #212]	; 0xd4
		Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8005b06:	a906      	add	r1, sp, #24
 8005b08:	4628      	mov	r0, r5
 8005b0a:	f7ff fc8d 	bl	8005428 <VL53L0X_GetDeviceParameters>
	if (Status == VL53L0X_ERROR_NONE) {
 8005b0e:	4604      	mov	r4, r0
 8005b10:	2800      	cmp	r0, #0
 8005b12:	d162      	bne.n	8005bda <VL53L0X_StaticInit+0x18e>
		Status = VL53L0X_GetFractionEnable(Dev, &tempbyte);
 8005b14:	f10d 010b 	add.w	r1, sp, #11
 8005b18:	4628      	mov	r0, r5
 8005b1a:	f7ff faf3 	bl	8005104 <VL53L0X_GetFractionEnable>
		if (Status == VL53L0X_ERROR_NONE)
 8005b1e:	4604      	mov	r4, r0
 8005b20:	2800      	cmp	r0, #0
 8005b22:	d15a      	bne.n	8005bda <VL53L0X_StaticInit+0x18e>
			PALDevDataSet(Dev, RangeFractionalEnable, tempbyte);
 8005b24:	f89d 300b 	ldrb.w	r3, [sp, #11]
 8005b28:	f885 3131 	strb.w	r3, [r5, #305]	; 0x131
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8005b2c:	ae06      	add	r6, sp, #24
 8005b2e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8005b30:	f105 0410 	add.w	r4, r5, #16
 8005b34:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005b36:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8005b38:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005b3a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8005b3c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005b3e:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8005b42:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		Status = VL53L0X_RdByte(Dev,
 8005b46:	f10d 020b 	add.w	r2, sp, #11
 8005b4a:	2101      	movs	r1, #1
 8005b4c:	4628      	mov	r0, r5
 8005b4e:	f001 fd70 	bl	8007632 <VL53L0X_RdByte>
		if (Status == VL53L0X_ERROR_NONE)
 8005b52:	4604      	mov	r4, r0
 8005b54:	2800      	cmp	r0, #0
 8005b56:	d140      	bne.n	8005bda <VL53L0X_StaticInit+0x18e>
			PALDevDataSet(Dev, SequenceConfig, tempbyte);
 8005b58:	f89d 300b 	ldrb.w	r3, [sp, #11]
 8005b5c:	f885 3130 	strb.w	r3, [r5, #304]	; 0x130
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 8005b60:	4602      	mov	r2, r0
 8005b62:	4601      	mov	r1, r0
 8005b64:	4628      	mov	r0, r5
 8005b66:	f7ff fadf 	bl	8005128 <VL53L0X_SetSequenceStepEnable>
	if (Status == VL53L0X_ERROR_NONE)
 8005b6a:	4604      	mov	r4, r0
 8005b6c:	bba8      	cbnz	r0, 8005bda <VL53L0X_StaticInit+0x18e>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 8005b6e:	4602      	mov	r2, r0
 8005b70:	2102      	movs	r1, #2
 8005b72:	4628      	mov	r0, r5
 8005b74:	f7ff fad8 	bl	8005128 <VL53L0X_SetSequenceStepEnable>
	if (Status == VL53L0X_ERROR_NONE)
 8005b78:	4604      	mov	r4, r0
 8005b7a:	bb70      	cbnz	r0, 8005bda <VL53L0X_StaticInit+0x18e>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 8005b7c:	2303      	movs	r3, #3
	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 8005b7e:	4601      	mov	r1, r0
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 8005b80:	f885 3132 	strb.w	r3, [r5, #306]	; 0x132
	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 8005b84:	f10d 020d 	add.w	r2, sp, #13
 8005b88:	4628      	mov	r0, r5
 8005b8a:	f001 f92a 	bl	8006de2 <VL53L0X_get_vcsel_pulse_period>
	if (Status == VL53L0X_ERROR_NONE) {
 8005b8e:	4604      	mov	r4, r0
 8005b90:	bb18      	cbnz	r0, 8005bda <VL53L0X_StaticInit+0x18e>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8005b92:	f89d 300d 	ldrb.w	r3, [sp, #13]
 8005b96:	f885 30e8 	strb.w	r3, [r5, #232]	; 0xe8
	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 8005b9a:	f10d 020d 	add.w	r2, sp, #13
 8005b9e:	2101      	movs	r1, #1
 8005ba0:	4628      	mov	r0, r5
 8005ba2:	f001 f91e 	bl	8006de2 <VL53L0X_get_vcsel_pulse_period>
	if (Status == VL53L0X_ERROR_NONE) {
 8005ba6:	4604      	mov	r4, r0
 8005ba8:	b9b8      	cbnz	r0, 8005bda <VL53L0X_StaticInit+0x18e>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8005baa:	f89d 300d 	ldrb.w	r3, [sp, #13]
 8005bae:	f885 30e0 	strb.w	r3, [r5, #224]	; 0xe0
		Status = VL53L0X_GetSequenceStepTimeout(
 8005bb2:	aa05      	add	r2, sp, #20
 8005bb4:	2103      	movs	r1, #3
 8005bb6:	4628      	mov	r0, r5
 8005bb8:	f7ff fb23 	bl	8005202 <VL53L0X_GetSequenceStepTimeout>
	if (Status == VL53L0X_ERROR_NONE) {
 8005bbc:	4604      	mov	r4, r0
 8005bbe:	b960      	cbnz	r0, 8005bda <VL53L0X_StaticInit+0x18e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 8005bc0:	9b05      	ldr	r3, [sp, #20]
 8005bc2:	f8c5 30e4 	str.w	r3, [r5, #228]	; 0xe4
		Status = VL53L0X_GetSequenceStepTimeout(
 8005bc6:	aa05      	add	r2, sp, #20
 8005bc8:	2104      	movs	r1, #4
 8005bca:	4628      	mov	r0, r5
 8005bcc:	f7ff fb19 	bl	8005202 <VL53L0X_GetSequenceStepTimeout>
	if (Status == VL53L0X_ERROR_NONE) {
 8005bd0:	4604      	mov	r4, r0
 8005bd2:	b910      	cbnz	r0, 8005bda <VL53L0X_StaticInit+0x18e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 8005bd4:	9b05      	ldr	r3, [sp, #20]
 8005bd6:	f8c5 30dc 	str.w	r3, [r5, #220]	; 0xdc
}
 8005bda:	4620      	mov	r0, r4
 8005bdc:	b016      	add	sp, #88	; 0x58
 8005bde:	bd70      	pop	{r4, r5, r6, pc}
		((ApertureSpads == 0) && (count > 12)))
 8005be0:	290c      	cmp	r1, #12
 8005be2:	e750      	b.n	8005a86 <VL53L0X_StaticInit+0x3a>
		Status = VL53L0X_set_reference_spads(Dev, count, ApertureSpads);
 8005be4:	4628      	mov	r0, r5
 8005be6:	f000 f913 	bl	8005e10 <VL53L0X_set_reference_spads>
 8005bea:	e753      	b.n	8005a94 <VL53L0X_StaticInit+0x48>
			pTuningSettingBuffer = DefaultTuningSettings;
 8005bec:	4900      	ldr	r1, [pc, #0]	; (8005bf0 <VL53L0X_StaticInit+0x1a4>)
 8005bee:	e75c      	b.n	8005aaa <VL53L0X_StaticInit+0x5e>
 8005bf0:	20000250 	.word	0x20000250

08005bf4 <VL53L0X_GetInterruptMaskStatus>:

VL53L0X_Error VL53L0X_GetInterruptMaskStatus(VL53L0X_DEV Dev,
	uint32_t *pInterruptMaskStatus)
{
 8005bf4:	b513      	push	{r0, r1, r4, lr}
 8005bf6:	460c      	mov	r4, r1
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t Byte;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
 8005bf8:	f10d 0207 	add.w	r2, sp, #7
 8005bfc:	2113      	movs	r1, #19
 8005bfe:	f001 fd18 	bl	8007632 <VL53L0X_RdByte>
	*pInterruptMaskStatus = Byte & 0x07;
 8005c02:	f89d 3007 	ldrb.w	r3, [sp, #7]

	if (Byte & 0x18)
 8005c06:	f013 0f18 	tst.w	r3, #24
	*pInterruptMaskStatus = Byte & 0x07;
 8005c0a:	f003 0207 	and.w	r2, r3, #7
		Status = VL53L0X_ERROR_RANGE_ERROR;

	LOG_FUNCTION_END(Status);
	return Status;
}
 8005c0e:	bf18      	it	ne
 8005c10:	f06f 0005 	mvnne.w	r0, #5
	*pInterruptMaskStatus = Byte & 0x07;
 8005c14:	6022      	str	r2, [r4, #0]
}
 8005c16:	b002      	add	sp, #8
 8005c18:	bd10      	pop	{r4, pc}

08005c1a <VL53L0X_GetMeasurementDataReady>:
{
 8005c1a:	b513      	push	{r0, r1, r4, lr}
	if (InterruptConfig ==
 8005c1c:	f890 30da 	ldrb.w	r3, [r0, #218]	; 0xda
 8005c20:	2b04      	cmp	r3, #4
{
 8005c22:	460c      	mov	r4, r1
	if (InterruptConfig ==
 8005c24:	d10b      	bne.n	8005c3e <VL53L0X_GetMeasurementDataReady+0x24>
		Status = VL53L0X_GetInterruptMaskStatus(Dev, &InterruptMask);
 8005c26:	a901      	add	r1, sp, #4
 8005c28:	f7ff ffe4 	bl	8005bf4 <VL53L0X_GetInterruptMaskStatus>
		if (InterruptMask ==
 8005c2c:	9b01      	ldr	r3, [sp, #4]
 8005c2e:	2b04      	cmp	r3, #4
 8005c30:	d101      	bne.n	8005c36 <VL53L0X_GetMeasurementDataReady+0x1c>
				*pMeasurementDataReady = 1;
 8005c32:	2301      	movs	r3, #1
 8005c34:	e000      	b.n	8005c38 <VL53L0X_GetMeasurementDataReady+0x1e>
			*pMeasurementDataReady = 0;
 8005c36:	2300      	movs	r3, #0
 8005c38:	7023      	strb	r3, [r4, #0]
}
 8005c3a:	b002      	add	sp, #8
 8005c3c:	bd10      	pop	{r4, pc}
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_RANGE_STATUS,
 8005c3e:	aa01      	add	r2, sp, #4
 8005c40:	2114      	movs	r1, #20
 8005c42:	f001 fcf6 	bl	8007632 <VL53L0X_RdByte>
		if (Status == VL53L0X_ERROR_NONE) {
 8005c46:	2800      	cmp	r0, #0
 8005c48:	d1f7      	bne.n	8005c3a <VL53L0X_GetMeasurementDataReady+0x20>
			if (SysRangeStatusRegister & 0x01)
 8005c4a:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8005c4e:	07db      	lsls	r3, r3, #31
 8005c50:	d4ef      	bmi.n	8005c32 <VL53L0X_GetMeasurementDataReady+0x18>
				*pMeasurementDataReady = 0;
 8005c52:	7020      	strb	r0, [r4, #0]
 8005c54:	e7f1      	b.n	8005c3a <VL53L0X_GetMeasurementDataReady+0x20>

08005c56 <VL53L0X_PerformRefSpadManagement>:
	uint32_t *refSpadCount, uint8_t *isApertureSpads)
{
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_spad_management(Dev, refSpadCount,
 8005c56:	f000 ba3d 	b.w	80060d4 <VL53L0X_perform_ref_spad_management>

08005c5a <VL53L0X_get_offset_calibration_data_micro_meter>:
	return Status;
}

VL53L0X_Error VL53L0X_get_offset_calibration_data_micro_meter(VL53L0X_DEV Dev,
		int32_t *pOffsetCalibrationDataMicroMeter)
{
 8005c5a:	b513      	push	{r0, r1, r4, lr}
 8005c5c:	460c      	mov	r4, r1
	int16_t cMaxOffset = 2047;
	int16_t cOffsetRange = 4096;

	/* Note that offset has 10.2 format */

	Status = VL53L0X_RdWord(Dev,
 8005c5e:	f10d 0206 	add.w	r2, sp, #6
 8005c62:	2128      	movs	r1, #40	; 0x28
 8005c64:	f001 fd2e 	bl	80076c4 <VL53L0X_RdWord>
				VL53L0X_REG_ALGO_PART_TO_PART_RANGE_OFFSET_MM,
				&RangeOffsetRegister);

	if (Status == VL53L0X_ERROR_NONE) {
 8005c68:	b970      	cbnz	r0, 8005c88 <VL53L0X_get_offset_calibration_data_micro_meter+0x2e>
		RangeOffsetRegister = (RangeOffsetRegister & 0x0fff);
 8005c6a:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8005c6e:	f3c3 030b 	ubfx	r3, r3, #0, #12

		/* Apply 12 bit 2's compliment conversion */
		if (RangeOffsetRegister > cMaxOffset)
 8005c72:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005c76:	f04f 02fa 	mov.w	r2, #250	; 0xfa
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)(RangeOffsetRegister - cOffsetRange)
 8005c7a:	bf26      	itte	cs
 8005c7c:	f5a3 5380 	subcs.w	r3, r3, #4096	; 0x1000
					* 250;
 8005c80:	fb13 f302 	smulbbcs	r3, r3, r2
		else
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)RangeOffsetRegister * 250;
 8005c84:	4353      	mulcc	r3, r2
			*pOffsetCalibrationDataMicroMeter =
 8005c86:	6023      	str	r3, [r4, #0]

	}

	return Status;
}
 8005c88:	b002      	add	sp, #8
 8005c8a:	bd10      	pop	{r4, pc}

08005c8c <get_next_good_spad>:
	return Status;
}

void get_next_good_spad(uint8_t goodSpadArray[], uint32_t size,
			uint32_t curr, int32_t *next)
{
 8005c8c:	b5f0      	push	{r4, r5, r6, r7, lr}
	 * the index of the bit within each byte.
	 */

	*next = -1;

	startIndex = curr / cSpadsPerByte;
 8005c8e:	ea4f 0ed2 	mov.w	lr, r2, lsr #3
	*next = -1;
 8005c92:	f04f 34ff 	mov.w	r4, #4294967295
 8005c96:	601c      	str	r4, [r3, #0]
	fineOffset = curr % cSpadsPerByte;
 8005c98:	f002 0207 	and.w	r2, r2, #7
 8005c9c:	ea4f 0cce 	mov.w	ip, lr, lsl #3

	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 8005ca0:	4676      	mov	r6, lr
	uint8_t success = 0;
 8005ca2:	2700      	movs	r7, #0
	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 8005ca4:	428e      	cmp	r6, r1
 8005ca6:	d200      	bcs.n	8005caa <get_next_good_spad+0x1e>
 8005ca8:	b107      	cbz	r7, 8005cac <get_next_good_spad+0x20>
 8005caa:	bdf0      	pop	{r4, r5, r6, r7, pc}
				coarseIndex++) {
		fineIndex = 0;
		dataByte = goodSpadArray[coarseIndex];
 8005cac:	5d85      	ldrb	r5, [r0, r6]

		if (coarseIndex == startIndex) {
 8005cae:	4576      	cmp	r6, lr
			/* locate the bit position of the provided current
			 * spad bit before iterating */
			dataByte >>= fineOffset;
 8005cb0:	bf03      	ittte	eq
 8005cb2:	4115      	asreq	r5, r2
 8005cb4:	b2ed      	uxtbeq	r5, r5
			fineIndex = fineOffset;
 8005cb6:	4614      	moveq	r4, r2
		fineIndex = 0;
 8005cb8:	463c      	movne	r4, r7
		}

		while (fineIndex < cSpadsPerByte) {
			if ((dataByte & 0x1) == 1) {
 8005cba:	f015 0f01 	tst.w	r5, #1
 8005cbe:	d006      	beq.n	8005cce <get_next_good_spad+0x42>
				success = 1;
				*next = coarseIndex * cSpadsPerByte + fineIndex;
 8005cc0:	4464      	add	r4, ip
 8005cc2:	601c      	str	r4, [r3, #0]
				success = 1;
 8005cc4:	2701      	movs	r7, #1
				coarseIndex++) {
 8005cc6:	3601      	adds	r6, #1
 8005cc8:	f10c 0c08 	add.w	ip, ip, #8
 8005ccc:	e7ea      	b.n	8005ca4 <get_next_good_spad+0x18>
				break;
			}
			dataByte >>= 1;
			fineIndex++;
 8005cce:	3401      	adds	r4, #1
		while (fineIndex < cSpadsPerByte) {
 8005cd0:	2c08      	cmp	r4, #8
			dataByte >>= 1;
 8005cd2:	ea4f 0555 	mov.w	r5, r5, lsr #1
		while (fineIndex < cSpadsPerByte) {
 8005cd6:	d1f0      	bne.n	8005cba <get_next_good_spad+0x2e>
 8005cd8:	e7f5      	b.n	8005cc6 <get_next_good_spad+0x3a>
	...

08005cdc <is_aperture>:
	 * deriving the quadrant.
	 */
	uint32_t quadrant;
	uint8_t isAperture = 1;
	quadrant = spadIndex >> 6;
	if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 8005cdc:	4b03      	ldr	r3, [pc, #12]	; (8005cec <is_aperture+0x10>)
	quadrant = spadIndex >> 6;
 8005cde:	0980      	lsrs	r0, r0, #6
	if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 8005ce0:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
		isAperture = 0;

	return isAperture;
}
 8005ce4:	3000      	adds	r0, #0
 8005ce6:	bf18      	it	ne
 8005ce8:	2001      	movne	r0, #1
 8005cea:	4770      	bx	lr
 8005cec:	200004fc 	.word	0x200004fc

08005cf0 <enable_spad_bit>:
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
	uint32_t cSpadsPerByte = 8;
	uint32_t coarseIndex;
	uint32_t fineIndex;

	coarseIndex = spadIndex / cSpadsPerByte;
 8005cf0:	08d3      	lsrs	r3, r2, #3
	fineIndex = spadIndex % cSpadsPerByte;
	if (coarseIndex >= size)
 8005cf2:	428b      	cmp	r3, r1
	fineIndex = spadIndex % cSpadsPerByte;
 8005cf4:	f002 0207 	and.w	r2, r2, #7
		status = VL53L0X_ERROR_REF_SPAD_INIT;
	else
		spadArray[coarseIndex] |= (1 << fineIndex);
 8005cf8:	bf3f      	itttt	cc
 8005cfa:	2101      	movcc	r1, #1
 8005cfc:	4091      	lslcc	r1, r2
 8005cfe:	5cc2      	ldrbcc	r2, [r0, r3]
 8005d00:	430a      	orrcc	r2, r1
 8005d02:	bf3a      	itte	cc
 8005d04:	54c2      	strbcc	r2, [r0, r3]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8005d06:	2000      	movcc	r0, #0
		status = VL53L0X_ERROR_REF_SPAD_INIT;
 8005d08:	f06f 0031 	mvncs.w	r0, #49	; 0x31

	return status;
}
 8005d0c:	4770      	bx	lr

08005d0e <set_ref_spad_map>:
	return status;
}

VL53L0X_Error set_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
	VL53L0X_Error status = VL53L0X_WriteMulti(Dev,
 8005d0e:	460a      	mov	r2, r1
 8005d10:	2306      	movs	r3, #6
 8005d12:	21b0      	movs	r1, #176	; 0xb0
 8005d14:	f001 bca2 	b.w	800765c <VL53L0X_WriteMulti>

08005d18 <get_ref_spad_map>:
	return status;
}

VL53L0X_Error get_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
	VL53L0X_Error status = VL53L0X_ReadMulti(Dev,
 8005d18:	460a      	mov	r2, r1
 8005d1a:	2306      	movs	r3, #6
 8005d1c:	21b0      	movs	r1, #176	; 0xb0
 8005d1e:	f001 bcbb 	b.w	8007698 <VL53L0X_ReadMulti>

08005d22 <enable_ref_spads>:
				uint32_t size,
				uint32_t start,
				uint32_t offset,
				uint32_t spadCount,
				uint32_t *lastSpad)
{
 8005d22:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d26:	b087      	sub	sp, #28
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
	uint32_t index;
	uint32_t i;
	int32_t nextGoodSpad = offset;
 8005d28:	f10d 0918 	add.w	r9, sp, #24
{
 8005d2c:	9c12      	ldr	r4, [sp, #72]	; 0x48
 8005d2e:	9f10      	ldr	r7, [sp, #64]	; 0x40
	int32_t nextGoodSpad = offset;
 8005d30:	f849 4d0c 	str.w	r4, [r9, #-12]!
{
 8005d34:	4682      	mov	sl, r0
 8005d36:	468b      	mov	fp, r1
 8005d38:	9201      	str	r2, [sp, #4]
 8005d3a:	461d      	mov	r5, r3
	 * This function applies to only aperture or only non-aperture spads.
	 * Checks are performed to ensure this.
	 */

	currentSpad = offset;
	for (index = 0; index < spadCount; index++) {
 8005d3c:	f04f 0800 	mov.w	r8, #0
 8005d40:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005d42:	4598      	cmp	r8, r3
 8005d44:	d114      	bne.n	8005d70 <enable_ref_spads+0x4e>
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8005d46:	2000      	movs	r0, #0
		}
		currentSpad = (uint32_t)nextGoodSpad;
		enable_spad_bit(spadArray, size, currentSpad);
		currentSpad++;
	}
	*lastSpad = currentSpad;
 8005d48:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005d4a:	601c      	str	r4, [r3, #0]

	if (status == VL53L0X_ERROR_NONE)
 8005d4c:	b968      	cbnz	r0, 8005d6a <enable_ref_spads+0x48>
		status = set_ref_spad_map(Dev, spadArray);
 8005d4e:	4629      	mov	r1, r5
 8005d50:	4650      	mov	r0, sl
 8005d52:	f7ff ffdc 	bl	8005d0e <set_ref_spad_map>
 8005d56:	4604      	mov	r4, r0


	if (status == VL53L0X_ERROR_NONE) {
 8005d58:	b938      	cbnz	r0, 8005d6a <enable_ref_spads+0x48>
		status = get_ref_spad_map(Dev, checkSpadArray);
 8005d5a:	ae04      	add	r6, sp, #16
 8005d5c:	4631      	mov	r1, r6
 8005d5e:	4650      	mov	r0, sl
 8005d60:	f7ff ffda 	bl	8005d18 <get_ref_spad_map>

		i = 0;
 8005d64:	4623      	mov	r3, r4

		/* Compare spad maps. If not equal report error. */
		while (i < size) {
 8005d66:	429f      	cmp	r7, r3
 8005d68:	d11d      	bne.n	8005da6 <enable_ref_spads+0x84>
			}
			i++;
		}
	}
	return status;
}
 8005d6a:	b007      	add	sp, #28
 8005d6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		get_next_good_spad(goodSpadArray, size, currentSpad,
 8005d70:	464b      	mov	r3, r9
 8005d72:	4622      	mov	r2, r4
 8005d74:	4639      	mov	r1, r7
 8005d76:	9801      	ldr	r0, [sp, #4]
 8005d78:	f7ff ff88 	bl	8005c8c <get_next_good_spad>
		if (nextGoodSpad == -1) {
 8005d7c:	9e03      	ldr	r6, [sp, #12]
 8005d7e:	1c73      	adds	r3, r6, #1
 8005d80:	d00e      	beq.n	8005da0 <enable_ref_spads+0x7e>
		if (is_aperture(start + nextGoodSpad) != apertureSpads) {
 8005d82:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005d84:	18f0      	adds	r0, r6, r3
 8005d86:	f7ff ffa9 	bl	8005cdc <is_aperture>
 8005d8a:	4558      	cmp	r0, fp
 8005d8c:	d108      	bne.n	8005da0 <enable_ref_spads+0x7e>
		enable_spad_bit(spadArray, size, currentSpad);
 8005d8e:	4632      	mov	r2, r6
 8005d90:	4639      	mov	r1, r7
 8005d92:	4628      	mov	r0, r5
 8005d94:	f7ff ffac 	bl	8005cf0 <enable_spad_bit>
		currentSpad++;
 8005d98:	1c74      	adds	r4, r6, #1
	for (index = 0; index < spadCount; index++) {
 8005d9a:	f108 0801 	add.w	r8, r8, #1
 8005d9e:	e7cf      	b.n	8005d40 <enable_ref_spads+0x1e>
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 8005da0:	f06f 0031 	mvn.w	r0, #49	; 0x31
 8005da4:	e7d0      	b.n	8005d48 <enable_ref_spads+0x26>
			if (spadArray[i] != checkSpadArray[i]) {
 8005da6:	5ce9      	ldrb	r1, [r5, r3]
 8005da8:	5cf2      	ldrb	r2, [r6, r3]
 8005daa:	4291      	cmp	r1, r2
 8005dac:	d101      	bne.n	8005db2 <enable_ref_spads+0x90>
			i++;
 8005dae:	3301      	adds	r3, #1
 8005db0:	e7d9      	b.n	8005d66 <enable_ref_spads+0x44>
				status = VL53L0X_ERROR_REF_SPAD_INIT;
 8005db2:	f06f 0031 	mvn.w	r0, #49	; 0x31
 8005db6:	e7d8      	b.n	8005d6a <enable_ref_spads+0x48>

08005db8 <perform_ref_signal_measurement>:


VL53L0X_Error perform_ref_signal_measurement(VL53L0X_DEV Dev,
		uint16_t *refSignalRate)
{
 8005db8:	b570      	push	{r4, r5, r6, lr}

	/*
	 * This function performs a reference signal rate measurement.
	 */
	if (status == VL53L0X_ERROR_NONE)
		status = VL53L0X_WrByte(Dev,
 8005dba:	22c0      	movs	r2, #192	; 0xc0
{
 8005dbc:	b088      	sub	sp, #32
 8005dbe:	460e      	mov	r6, r1
		status = VL53L0X_WrByte(Dev,
 8005dc0:	2101      	movs	r1, #1
{
 8005dc2:	4604      	mov	r4, r0
	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8005dc4:	f890 5130 	ldrb.w	r5, [r0, #304]	; 0x130
		status = VL53L0X_WrByte(Dev,
 8005dc8:	f001 fcc2 	bl	8007750 <VL53L0X_WrByte>
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xC0);

	if (status == VL53L0X_ERROR_NONE)
 8005dcc:	b9f0      	cbnz	r0, 8005e0c <perform_ref_signal_measurement+0x54>
		status = VL53L0X_PerformSingleRangingMeasurement(Dev,
 8005dce:	a901      	add	r1, sp, #4
 8005dd0:	4620      	mov	r0, r4
 8005dd2:	f7ff fd7a 	bl	80058ca <VL53L0X_PerformSingleRangingMeasurement>
				&rangingMeasurementData);

	if (status == VL53L0X_ERROR_NONE)
 8005dd6:	b9c8      	cbnz	r0, 8005e0c <perform_ref_signal_measurement+0x54>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8005dd8:	2201      	movs	r2, #1
 8005dda:	21ff      	movs	r1, #255	; 0xff
 8005ddc:	4620      	mov	r0, r4
 8005dde:	f001 fcb7 	bl	8007750 <VL53L0X_WrByte>

	if (status == VL53L0X_ERROR_NONE)
 8005de2:	b998      	cbnz	r0, 8005e0c <perform_ref_signal_measurement+0x54>
		status = VL53L0X_RdWord(Dev,
 8005de4:	4632      	mov	r2, r6
 8005de6:	21b6      	movs	r1, #182	; 0xb6
 8005de8:	4620      	mov	r0, r4
 8005dea:	f001 fc6b 	bl	80076c4 <VL53L0X_RdWord>
			VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
			refSignalRate);

	if (status == VL53L0X_ERROR_NONE)
 8005dee:	b968      	cbnz	r0, 8005e0c <perform_ref_signal_measurement+0x54>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8005df0:	4602      	mov	r2, r0
 8005df2:	21ff      	movs	r1, #255	; 0xff
 8005df4:	4620      	mov	r0, r4
 8005df6:	f001 fcab 	bl	8007750 <VL53L0X_WrByte>

	if (status == VL53L0X_ERROR_NONE) {
 8005dfa:	b938      	cbnz	r0, 8005e0c <perform_ref_signal_measurement+0x54>
		/* restore the previous Sequence Config */
		status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8005dfc:	462a      	mov	r2, r5
 8005dfe:	2101      	movs	r1, #1
 8005e00:	4620      	mov	r0, r4
 8005e02:	f001 fca5 	bl	8007750 <VL53L0X_WrByte>
				SequenceConfig);
		if (status == VL53L0X_ERROR_NONE)
 8005e06:	b908      	cbnz	r0, 8005e0c <perform_ref_signal_measurement+0x54>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8005e08:	f884 5130 	strb.w	r5, [r4, #304]	; 0x130
	}

	return status;
}
 8005e0c:	b008      	add	sp, #32
 8005e0e:	bd70      	pop	{r4, r5, r6, pc}

08005e10 <VL53L0X_set_reference_spads>:
	return Status;
}

VL53L0X_Error VL53L0X_set_reference_spads(VL53L0X_DEV Dev,
				 uint32_t count, uint8_t isApertureSpads)
{
 8005e10:	b570      	push	{r4, r5, r6, lr}
 8005e12:	460e      	mov	r6, r1
 8005e14:	b088      	sub	sp, #32
 8005e16:	4615      	mov	r5, r2
	 * aperture or
	 * non-aperture, as requested.
	 * The good spad map will be applied.
	 */

	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8005e18:	21ff      	movs	r1, #255	; 0xff
 8005e1a:	2201      	movs	r2, #1
{
 8005e1c:	4604      	mov	r4, r0
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8005e1e:	f001 fc97 	bl	8007750 <VL53L0X_WrByte>

	if (Status == VL53L0X_ERROR_NONE)
 8005e22:	4602      	mov	r2, r0
 8005e24:	b9a8      	cbnz	r0, 8005e52 <VL53L0X_set_reference_spads+0x42>
		Status = VL53L0X_WrByte(Dev,
 8005e26:	214f      	movs	r1, #79	; 0x4f
 8005e28:	4620      	mov	r0, r4
 8005e2a:	f001 fc91 	bl	8007750 <VL53L0X_WrByte>
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 8005e2e:	b980      	cbnz	r0, 8005e52 <VL53L0X_set_reference_spads+0x42>
		Status = VL53L0X_WrByte(Dev,
 8005e30:	222c      	movs	r2, #44	; 0x2c
 8005e32:	214e      	movs	r1, #78	; 0x4e
 8005e34:	4620      	mov	r0, r4
 8005e36:	f001 fc8b 	bl	8007750 <VL53L0X_WrByte>
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 8005e3a:	4602      	mov	r2, r0
 8005e3c:	b948      	cbnz	r0, 8005e52 <VL53L0X_set_reference_spads+0x42>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8005e3e:	21ff      	movs	r1, #255	; 0xff
 8005e40:	4620      	mov	r0, r4
 8005e42:	f001 fc85 	bl	8007750 <VL53L0X_WrByte>

	if (Status == VL53L0X_ERROR_NONE)
 8005e46:	b920      	cbnz	r0, 8005e52 <VL53L0X_set_reference_spads+0x42>
		Status = VL53L0X_WrByte(Dev,
 8005e48:	22b4      	movs	r2, #180	; 0xb4
 8005e4a:	21b6      	movs	r1, #182	; 0xb6
 8005e4c:	4620      	mov	r0, r4
 8005e4e:	f001 fc7f 	bl	8007750 <VL53L0X_WrByte>
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);

	for (index = 0; index < spadArraySize; index++)
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8005e52:	2300      	movs	r3, #0
 8005e54:	f884 3124 	strb.w	r3, [r4, #292]	; 0x124
 8005e58:	f884 3125 	strb.w	r3, [r4, #293]	; 0x125
 8005e5c:	f884 3126 	strb.w	r3, [r4, #294]	; 0x126
 8005e60:	f884 3127 	strb.w	r3, [r4, #295]	; 0x127
 8005e64:	f884 3128 	strb.w	r3, [r4, #296]	; 0x128
 8005e68:	f884 3129 	strb.w	r3, [r4, #297]	; 0x129

	if (isApertureSpads) {
 8005e6c:	b31d      	cbz	r5, 8005eb6 <VL53L0X_set_reference_spads+0xa6>
 8005e6e:	461a      	mov	r2, r3
		/* Increment to the first APERTURE spad */
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8005e70:	f102 00b4 	add.w	r0, r2, #180	; 0xb4
 8005e74:	f7ff ff32 	bl	8005cdc <is_aperture>
 8005e78:	b908      	cbnz	r0, 8005e7e <VL53L0X_set_reference_spads+0x6e>
 8005e7a:	2a2c      	cmp	r2, #44	; 0x2c
 8005e7c:	d119      	bne.n	8005eb2 <VL53L0X_set_reference_spads+0xa2>
			  (currentSpadIndex < maxSpadCount)) {
			currentSpadIndex++;
		}
	}
	Status = enable_ref_spads(Dev,
 8005e7e:	ab07      	add	r3, sp, #28
 8005e80:	9304      	str	r3, [sp, #16]
 8005e82:	9202      	str	r2, [sp, #8]
 8005e84:	23b4      	movs	r3, #180	; 0xb4
 8005e86:	2206      	movs	r2, #6
 8005e88:	e88d 000c 	stmia.w	sp, {r2, r3}
 8005e8c:	9603      	str	r6, [sp, #12]
 8005e8e:	f504 7392 	add.w	r3, r4, #292	; 0x124
 8005e92:	f504 7295 	add.w	r2, r4, #298	; 0x12a
 8005e96:	4629      	mov	r1, r5
 8005e98:	4620      	mov	r0, r4
 8005e9a:	f7ff ff42 	bl	8005d22 <enable_ref_spads>
				startSelect,
				currentSpadIndex,
				count,
				&lastSpadIndex);

	if (Status == VL53L0X_ERROR_NONE) {
 8005e9e:	b930      	cbnz	r0, 8005eae <VL53L0X_set_reference_spads+0x9e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 8005ea0:	2301      	movs	r3, #1
 8005ea2:	f884 3115 	strb.w	r3, [r4, #277]	; 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8005ea6:	f884 6113 	strb.w	r6, [r4, #275]	; 0x113
			ReferenceSpadCount, (uint8_t)(count));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8005eaa:	f884 5114 	strb.w	r5, [r4, #276]	; 0x114
			ReferenceSpadType, isApertureSpads);
	}

	return Status;
}
 8005eae:	b008      	add	sp, #32
 8005eb0:	bd70      	pop	{r4, r5, r6, pc}
			currentSpadIndex++;
 8005eb2:	3201      	adds	r2, #1
 8005eb4:	e7dc      	b.n	8005e70 <VL53L0X_set_reference_spads+0x60>
	uint32_t currentSpadIndex = 0;
 8005eb6:	462a      	mov	r2, r5
 8005eb8:	e7e1      	b.n	8005e7e <VL53L0X_set_reference_spads+0x6e>

08005eba <VL53L0X_perform_single_ref_calibration>:
}


VL53L0X_Error VL53L0X_perform_single_ref_calibration(VL53L0X_DEV Dev,
		uint8_t vhv_init_byte)
{
 8005eba:	b510      	push	{r4, lr}
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;

	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 8005ebc:	f041 0201 	orr.w	r2, r1, #1
 8005ec0:	2100      	movs	r1, #0
{
 8005ec2:	4604      	mov	r4, r0
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 8005ec4:	f001 fc44 	bl	8007750 <VL53L0X_WrByte>
				VL53L0X_REG_SYSRANGE_MODE_START_STOP |
				vhv_init_byte);

	if (Status == VL53L0X_ERROR_NONE)
 8005ec8:	b978      	cbnz	r0, 8005eea <VL53L0X_perform_single_ref_calibration+0x30>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 8005eca:	4620      	mov	r0, r4
 8005ecc:	f000 fa3a 	bl	8006344 <VL53L0X_measurement_poll_for_completion>

	if (Status == VL53L0X_ERROR_NONE)
 8005ed0:	b958      	cbnz	r0, 8005eea <VL53L0X_perform_single_ref_calibration+0x30>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8005ed2:	4601      	mov	r1, r0
 8005ed4:	4620      	mov	r0, r4
 8005ed6:	f7ff fccc 	bl	8005872 <VL53L0X_ClearInterruptMask>

	if (Status == VL53L0X_ERROR_NONE)
 8005eda:	b930      	cbnz	r0, 8005eea <VL53L0X_perform_single_ref_calibration+0x30>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
 8005edc:	4602      	mov	r2, r0
 8005ede:	4601      	mov	r1, r0
 8005ee0:	4620      	mov	r0, r4

	return Status;
}
 8005ee2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
 8005ee6:	f001 bc33 	b.w	8007750 <VL53L0X_WrByte>
}
 8005eea:	bd10      	pop	{r4, pc}

08005eec <VL53L0X_ref_calibration_io>:

VL53L0X_Error VL53L0X_ref_calibration_io(VL53L0X_DEV Dev, uint8_t read_not_write,
	uint8_t VhvSettings, uint8_t PhaseCal,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal,
	const uint8_t vhv_enable, const uint8_t phase_enable)
{
 8005eec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t PhaseCalint = 0;
 8005ef0:	f04f 0b00 	mov.w	fp, #0
{
 8005ef4:	4689      	mov	r9, r1
 8005ef6:	4690      	mov	r8, r2

	/* Read VHV from device */
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8005ef8:	21ff      	movs	r1, #255	; 0xff
 8005efa:	2201      	movs	r2, #1
{
 8005efc:	4605      	mov	r5, r0
 8005efe:	461f      	mov	r7, r3
 8005f00:	f89d a038 	ldrb.w	sl, [sp, #56]	; 0x38
 8005f04:	f89d 603c 	ldrb.w	r6, [sp, #60]	; 0x3c
	uint8_t PhaseCalint = 0;
 8005f08:	f88d b007 	strb.w	fp, [sp, #7]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8005f0c:	f001 fc20 	bl	8007750 <VL53L0X_WrByte>
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8005f10:	465a      	mov	r2, fp
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8005f12:	4604      	mov	r4, r0
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8005f14:	4659      	mov	r1, fp
 8005f16:	4628      	mov	r0, r5
 8005f18:	f001 fc1a 	bl	8007750 <VL53L0X_WrByte>
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8005f1c:	465a      	mov	r2, fp
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8005f1e:	4304      	orrs	r4, r0
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8005f20:	21ff      	movs	r1, #255	; 0xff
 8005f22:	4628      	mov	r0, r5
 8005f24:	f001 fc14 	bl	8007750 <VL53L0X_WrByte>
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8005f28:	b264      	sxtb	r4, r4
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8005f2a:	4304      	orrs	r4, r0
 8005f2c:	b264      	sxtb	r4, r4

	if (read_not_write) {
 8005f2e:	f1b9 0f00 	cmp.w	r9, #0
 8005f32:	d030      	beq.n	8005f96 <VL53L0X_ref_calibration_io+0xaa>
		if (vhv_enable)
 8005f34:	f1ba 0f00 	cmp.w	sl, #0
 8005f38:	d006      	beq.n	8005f48 <VL53L0X_ref_calibration_io+0x5c>
			Status |= VL53L0X_RdByte(Dev, 0xCB, pVhvSettings);
 8005f3a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005f3c:	21cb      	movs	r1, #203	; 0xcb
 8005f3e:	4628      	mov	r0, r5
 8005f40:	f001 fb77 	bl	8007632 <VL53L0X_RdByte>
 8005f44:	4304      	orrs	r4, r0
 8005f46:	b264      	sxtb	r4, r4
		if (phase_enable)
 8005f48:	b13e      	cbz	r6, 8005f5a <VL53L0X_ref_calibration_io+0x6e>
			Status |= VL53L0X_RdByte(Dev, 0xEE, &PhaseCalint);
 8005f4a:	f10d 0207 	add.w	r2, sp, #7
 8005f4e:	21ee      	movs	r1, #238	; 0xee
 8005f50:	4628      	mov	r0, r5
 8005f52:	f001 fb6e 	bl	8007632 <VL53L0X_RdByte>
	} else {
		if (vhv_enable)
			Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
		if (phase_enable)
			Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
 8005f56:	4304      	orrs	r4, r0
 8005f58:	b264      	sxtb	r4, r4
	}

	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8005f5a:	2201      	movs	r2, #1
 8005f5c:	21ff      	movs	r1, #255	; 0xff
 8005f5e:	4628      	mov	r0, r5
 8005f60:	f001 fbf6 	bl	8007750 <VL53L0X_WrByte>
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8005f64:	2201      	movs	r2, #1
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8005f66:	4304      	orrs	r4, r0
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8005f68:	2100      	movs	r1, #0
 8005f6a:	4628      	mov	r0, r5
 8005f6c:	f001 fbf0 	bl	8007750 <VL53L0X_WrByte>
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8005f70:	b264      	sxtb	r4, r4
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8005f72:	4304      	orrs	r4, r0
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8005f74:	2200      	movs	r2, #0
 8005f76:	21ff      	movs	r1, #255	; 0xff
 8005f78:	4628      	mov	r0, r5
 8005f7a:	f001 fbe9 	bl	8007750 <VL53L0X_WrByte>
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8005f7e:	b264      	sxtb	r4, r4

	*pPhaseCal = (uint8_t)(PhaseCalint&0xEF);
 8005f80:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8005f84:	9a0d      	ldr	r2, [sp, #52]	; 0x34
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8005f86:	4320      	orrs	r0, r4
	*pPhaseCal = (uint8_t)(PhaseCalint&0xEF);
 8005f88:	f023 0310 	bic.w	r3, r3, #16

	return Status;
}
 8005f8c:	b240      	sxtb	r0, r0
	*pPhaseCal = (uint8_t)(PhaseCalint&0xEF);
 8005f8e:	7013      	strb	r3, [r2, #0]
}
 8005f90:	b003      	add	sp, #12
 8005f92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (vhv_enable)
 8005f96:	f1ba 0f00 	cmp.w	sl, #0
 8005f9a:	d006      	beq.n	8005faa <VL53L0X_ref_calibration_io+0xbe>
			Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
 8005f9c:	4642      	mov	r2, r8
 8005f9e:	21cb      	movs	r1, #203	; 0xcb
 8005fa0:	4628      	mov	r0, r5
 8005fa2:	f001 fbd5 	bl	8007750 <VL53L0X_WrByte>
 8005fa6:	4304      	orrs	r4, r0
 8005fa8:	b264      	sxtb	r4, r4
		if (phase_enable)
 8005faa:	2e00      	cmp	r6, #0
 8005fac:	d0d5      	beq.n	8005f5a <VL53L0X_ref_calibration_io+0x6e>
			Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
 8005fae:	463b      	mov	r3, r7
 8005fb0:	2280      	movs	r2, #128	; 0x80
 8005fb2:	21ee      	movs	r1, #238	; 0xee
 8005fb4:	4628      	mov	r0, r5
 8005fb6:	f001 fbed 	bl	8007794 <VL53L0X_UpdateByte>
 8005fba:	e7cc      	b.n	8005f56 <VL53L0X_ref_calibration_io+0x6a>

08005fbc <VL53L0X_perform_vhv_calibration>:


VL53L0X_Error VL53L0X_perform_vhv_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 8005fbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005fc0:	b086      	sub	sp, #24
 8005fc2:	4617      	mov	r7, r2
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t SequenceConfig = 0;
	uint8_t VhvSettings = 0;
	uint8_t PhaseCal = 0;
	uint8_t PhaseCalInt = 0;
 8005fc4:	2200      	movs	r2, #0
{
 8005fc6:	4604      	mov	r4, r0
 8005fc8:	4688      	mov	r8, r1
	uint8_t PhaseCalInt = 0;
 8005fca:	f88d 2017 	strb.w	r2, [sp, #23]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 8005fce:	461e      	mov	r6, r3
 8005fd0:	b343      	cbz	r3, 8006024 <VL53L0X_perform_vhv_calibration+0x68>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8005fd2:	f890 5130 	ldrb.w	r5, [r0, #304]	; 0x130

	/* Run VHV */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x01);
 8005fd6:	2201      	movs	r2, #1
 8005fd8:	4611      	mov	r1, r2
 8005fda:	4620      	mov	r0, r4
 8005fdc:	f001 fbb8 	bl	8007750 <VL53L0X_WrByte>

	if (Status == VL53L0X_ERROR_NONE)
 8005fe0:	bb10      	cbnz	r0, 8006028 <VL53L0X_perform_vhv_calibration+0x6c>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x40);
 8005fe2:	2140      	movs	r1, #64	; 0x40
 8005fe4:	4620      	mov	r0, r4
 8005fe6:	f7ff ff68 	bl	8005eba <VL53L0X_perform_single_ref_calibration>

	/* Read VHV from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 8005fea:	b9e8      	cbnz	r0, 8006028 <VL53L0X_perform_vhv_calibration+0x6c>
 8005fec:	2f01      	cmp	r7, #1
 8005fee:	d11b      	bne.n	8006028 <VL53L0X_perform_vhv_calibration+0x6c>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 8005ff0:	f10d 0317 	add.w	r3, sp, #23
 8005ff4:	9003      	str	r0, [sp, #12]
 8005ff6:	9301      	str	r3, [sp, #4]
 8005ff8:	4602      	mov	r2, r0
 8005ffa:	4603      	mov	r3, r0
 8005ffc:	9702      	str	r7, [sp, #8]
 8005ffe:	f8cd 8000 	str.w	r8, [sp]
 8006002:	4639      	mov	r1, r7
 8006004:	4620      	mov	r0, r4
 8006006:	f7ff ff71 	bl	8005eec <VL53L0X_ref_calibration_io>
			1, 0);
	} else
		*pVhvSettings = 0;


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 800600a:	b940      	cbnz	r0, 800601e <VL53L0X_perform_vhv_calibration+0x62>
 800600c:	b13e      	cbz	r6, 800601e <VL53L0X_perform_vhv_calibration+0x62>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800600e:	462a      	mov	r2, r5
 8006010:	2101      	movs	r1, #1
 8006012:	4620      	mov	r0, r4
 8006014:	f001 fb9c 	bl	8007750 <VL53L0X_WrByte>
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8006018:	b908      	cbnz	r0, 800601e <VL53L0X_perform_vhv_calibration+0x62>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800601a:	f884 5130 	strb.w	r5, [r4, #304]	; 0x130

	}

	return Status;
}
 800601e:	b006      	add	sp, #24
 8006020:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	uint8_t SequenceConfig = 0;
 8006024:	461d      	mov	r5, r3
 8006026:	e7d6      	b.n	8005fd6 <VL53L0X_perform_vhv_calibration+0x1a>
		*pVhvSettings = 0;
 8006028:	2300      	movs	r3, #0
 800602a:	f888 3000 	strb.w	r3, [r8]
 800602e:	e7ec      	b.n	800600a <VL53L0X_perform_vhv_calibration+0x4e>

08006030 <VL53L0X_perform_phase_calibration>:

VL53L0X_Error VL53L0X_perform_phase_calibration(VL53L0X_DEV Dev,
	uint8_t *pPhaseCal, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 8006030:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006034:	4604      	mov	r4, r0
 8006036:	b086      	sub	sp, #24
 8006038:	4688      	mov	r8, r1
 800603a:	4617      	mov	r7, r2

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 800603c:	461e      	mov	r6, r3
 800603e:	b343      	cbz	r3, 8006092 <VL53L0X_perform_phase_calibration+0x62>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8006040:	f890 5130 	ldrb.w	r5, [r0, #304]	; 0x130

	/* Run PhaseCal */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x02);
 8006044:	2202      	movs	r2, #2
 8006046:	2101      	movs	r1, #1
 8006048:	4620      	mov	r0, r4
 800604a:	f001 fb81 	bl	8007750 <VL53L0X_WrByte>

	if (Status == VL53L0X_ERROR_NONE)
 800604e:	bb10      	cbnz	r0, 8006096 <VL53L0X_perform_phase_calibration+0x66>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x0);
 8006050:	4601      	mov	r1, r0
 8006052:	4620      	mov	r0, r4
 8006054:	f7ff ff31 	bl	8005eba <VL53L0X_perform_single_ref_calibration>

	/* Read PhaseCal from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 8006058:	b9e8      	cbnz	r0, 8006096 <VL53L0X_perform_phase_calibration+0x66>
 800605a:	2f01      	cmp	r7, #1
 800605c:	d11b      	bne.n	8006096 <VL53L0X_perform_phase_calibration+0x66>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 800605e:	f10d 0317 	add.w	r3, sp, #23
 8006062:	9002      	str	r0, [sp, #8]
 8006064:	9300      	str	r3, [sp, #0]
 8006066:	4602      	mov	r2, r0
 8006068:	4603      	mov	r3, r0
 800606a:	9703      	str	r7, [sp, #12]
 800606c:	f8cd 8004 	str.w	r8, [sp, #4]
 8006070:	4639      	mov	r1, r7
 8006072:	4620      	mov	r0, r4
 8006074:	f7ff ff3a 	bl	8005eec <VL53L0X_ref_calibration_io>
			0, 1);
	} else
		*pPhaseCal = 0;


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 8006078:	b940      	cbnz	r0, 800608c <VL53L0X_perform_phase_calibration+0x5c>
 800607a:	b13e      	cbz	r6, 800608c <VL53L0X_perform_phase_calibration+0x5c>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800607c:	462a      	mov	r2, r5
 800607e:	2101      	movs	r1, #1
 8006080:	4620      	mov	r0, r4
 8006082:	f001 fb65 	bl	8007750 <VL53L0X_WrByte>
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8006086:	b908      	cbnz	r0, 800608c <VL53L0X_perform_phase_calibration+0x5c>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8006088:	f884 5130 	strb.w	r5, [r4, #304]	; 0x130

	}

	return Status;
}
 800608c:	b006      	add	sp, #24
 800608e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	uint8_t SequenceConfig = 0;
 8006092:	461d      	mov	r5, r3
 8006094:	e7d6      	b.n	8006044 <VL53L0X_perform_phase_calibration+0x14>
		*pPhaseCal = 0;
 8006096:	2300      	movs	r3, #0
 8006098:	f888 3000 	strb.w	r3, [r8]
 800609c:	e7ec      	b.n	8006078 <VL53L0X_perform_phase_calibration+0x48>

0800609e <VL53L0X_perform_ref_calibration>:

VL53L0X_Error VL53L0X_perform_ref_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal, uint8_t get_data_enable)
{
 800609e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060a0:	461e      	mov	r6, r3
 80060a2:	4617      	mov	r7, r2

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);

	/* In the following function we don't save the config to optimize
	 * writes on device. Config is saved and restored only once. */
	Status = VL53L0X_perform_vhv_calibration(
 80060a4:	2300      	movs	r3, #0
 80060a6:	4632      	mov	r2, r6
{
 80060a8:	4604      	mov	r4, r0
	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 80060aa:	f890 5130 	ldrb.w	r5, [r0, #304]	; 0x130
	Status = VL53L0X_perform_vhv_calibration(
 80060ae:	f7ff ff85 	bl	8005fbc <VL53L0X_perform_vhv_calibration>
			Dev, pVhvSettings, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE)
 80060b2:	b970      	cbnz	r0, 80060d2 <VL53L0X_perform_ref_calibration+0x34>
		Status = VL53L0X_perform_phase_calibration(
 80060b4:	4603      	mov	r3, r0
 80060b6:	4632      	mov	r2, r6
 80060b8:	4639      	mov	r1, r7
 80060ba:	4620      	mov	r0, r4
 80060bc:	f7ff ffb8 	bl	8006030 <VL53L0X_perform_phase_calibration>
			Dev, pPhaseCal, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE) {
 80060c0:	b938      	cbnz	r0, 80060d2 <VL53L0X_perform_ref_calibration+0x34>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80060c2:	462a      	mov	r2, r5
 80060c4:	2101      	movs	r1, #1
 80060c6:	4620      	mov	r0, r4
 80060c8:	f001 fb42 	bl	8007750 <VL53L0X_WrByte>
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 80060cc:	b908      	cbnz	r0, 80060d2 <VL53L0X_perform_ref_calibration+0x34>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 80060ce:	f884 5130 	strb.w	r5, [r4, #304]	; 0x130

	}

	return Status;
}
 80060d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080060d4 <VL53L0X_perform_ref_spad_management>:
{
 80060d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060d8:	b093      	sub	sp, #76	; 0x4c
	uint32_t lastSpadIndex = 0;
 80060da:	2300      	movs	r3, #0
{
 80060dc:	910a      	str	r1, [sp, #40]	; 0x28
 80060de:	920b      	str	r2, [sp, #44]	; 0x2c
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 80060e0:	f880 3124 	strb.w	r3, [r0, #292]	; 0x124
 80060e4:	f880 3125 	strb.w	r3, [r0, #293]	; 0x125
 80060e8:	f880 3126 	strb.w	r3, [r0, #294]	; 0x126
 80060ec:	f880 3127 	strb.w	r3, [r0, #295]	; 0x127
 80060f0:	f880 3128 	strb.w	r3, [r0, #296]	; 0x128
 80060f4:	f880 3129 	strb.w	r3, [r0, #297]	; 0x129
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80060f8:	2201      	movs	r2, #1
 80060fa:	21ff      	movs	r1, #255	; 0xff
{
 80060fc:	4605      	mov	r5, r0
	uint32_t lastSpadIndex = 0;
 80060fe:	930e      	str	r3, [sp, #56]	; 0x38
	int32_t nextGoodSpad = 0;
 8006100:	930f      	str	r3, [sp, #60]	; 0x3c
	uint8_t VhvSettings = 0;
 8006102:	f88d 3034 	strb.w	r3, [sp, #52]	; 0x34
	uint8_t PhaseCal = 0;
 8006106:	f88d 3035 	strb.w	r3, [sp, #53]	; 0x35
	targetRefRate = PALDevDataGet(Dev, targetRefRate);
 800610a:	f8b0 813a 	ldrh.w	r8, [r0, #314]	; 0x13a
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800610e:	f001 fb1f 	bl	8007750 <VL53L0X_WrByte>
	if (Status == VL53L0X_ERROR_NONE)
 8006112:	4604      	mov	r4, r0
 8006114:	2800      	cmp	r0, #0
 8006116:	f040 810e 	bne.w	8006336 <VL53L0X_perform_ref_spad_management+0x262>
		Status = VL53L0X_WrByte(Dev,
 800611a:	4602      	mov	r2, r0
 800611c:	214f      	movs	r1, #79	; 0x4f
 800611e:	4628      	mov	r0, r5
 8006120:	f001 fb16 	bl	8007750 <VL53L0X_WrByte>
	if (Status == VL53L0X_ERROR_NONE)
 8006124:	4604      	mov	r4, r0
 8006126:	2800      	cmp	r0, #0
 8006128:	f040 8105 	bne.w	8006336 <VL53L0X_perform_ref_spad_management+0x262>
		Status = VL53L0X_WrByte(Dev,
 800612c:	222c      	movs	r2, #44	; 0x2c
 800612e:	214e      	movs	r1, #78	; 0x4e
 8006130:	4628      	mov	r0, r5
 8006132:	f001 fb0d 	bl	8007750 <VL53L0X_WrByte>
	if (Status == VL53L0X_ERROR_NONE)
 8006136:	4604      	mov	r4, r0
 8006138:	2800      	cmp	r0, #0
 800613a:	f040 80fc 	bne.w	8006336 <VL53L0X_perform_ref_spad_management+0x262>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800613e:	4602      	mov	r2, r0
 8006140:	21ff      	movs	r1, #255	; 0xff
 8006142:	4628      	mov	r0, r5
 8006144:	f001 fb04 	bl	8007750 <VL53L0X_WrByte>
	if (Status == VL53L0X_ERROR_NONE)
 8006148:	4604      	mov	r4, r0
 800614a:	2800      	cmp	r0, #0
 800614c:	f040 80f3 	bne.w	8006336 <VL53L0X_perform_ref_spad_management+0x262>
		Status = VL53L0X_WrByte(Dev,
 8006150:	22b4      	movs	r2, #180	; 0xb4
 8006152:	21b6      	movs	r1, #182	; 0xb6
 8006154:	4628      	mov	r0, r5
 8006156:	f001 fafb 	bl	8007750 <VL53L0X_WrByte>
	if (Status == VL53L0X_ERROR_NONE)
 800615a:	4604      	mov	r4, r0
 800615c:	2800      	cmp	r0, #0
 800615e:	f040 80ea 	bne.w	8006336 <VL53L0X_perform_ref_spad_management+0x262>
		Status = VL53L0X_WrByte(Dev,
 8006162:	4602      	mov	r2, r0
 8006164:	2180      	movs	r1, #128	; 0x80
 8006166:	4628      	mov	r0, r5
 8006168:	f001 faf2 	bl	8007750 <VL53L0X_WrByte>
	if (Status == VL53L0X_ERROR_NONE)
 800616c:	4604      	mov	r4, r0
 800616e:	2800      	cmp	r0, #0
 8006170:	f040 80e1 	bne.w	8006336 <VL53L0X_perform_ref_spad_management+0x262>
		Status = VL53L0X_perform_ref_calibration(Dev, &VhvSettings,
 8006174:	4603      	mov	r3, r0
 8006176:	f10d 0235 	add.w	r2, sp, #53	; 0x35
 800617a:	a90d      	add	r1, sp, #52	; 0x34
 800617c:	4628      	mov	r0, r5
 800617e:	f7ff ff8e 	bl	800609e <VL53L0X_perform_ref_calibration>
	if (Status == VL53L0X_ERROR_NONE) {
 8006182:	4604      	mov	r4, r0
 8006184:	2800      	cmp	r0, #0
 8006186:	f040 80d6 	bne.w	8006336 <VL53L0X_perform_ref_spad_management+0x262>
		lastSpadIndex = currentSpadIndex;
 800618a:	af12      	add	r7, sp, #72	; 0x48
					Dev->Data.SpadData.RefGoodSpadMap,
 800618c:	f505 7395 	add.w	r3, r5, #298	; 0x12a
		lastSpadIndex = currentSpadIndex;
 8006190:	f847 0d10 	str.w	r0, [r7, #-16]!
					Dev->Data.SpadData.RefGoodSpadMap,
 8006194:	9307      	str	r3, [sp, #28]
		Status = enable_ref_spads(Dev,
 8006196:	2303      	movs	r3, #3
 8006198:	9303      	str	r3, [sp, #12]
 800619a:	2106      	movs	r1, #6
 800619c:	23b4      	movs	r3, #180	; 0xb4
					Dev->Data.SpadData.RefSpadEnables,
 800619e:	f505 7992 	add.w	r9, r5, #292	; 0x124
		Status = enable_ref_spads(Dev,
 80061a2:	e88d 000a 	stmia.w	sp, {r1, r3}
 80061a6:	9002      	str	r0, [sp, #8]
 80061a8:	4601      	mov	r1, r0
 80061aa:	9704      	str	r7, [sp, #16]
 80061ac:	464b      	mov	r3, r9
 80061ae:	9a07      	ldr	r2, [sp, #28]
 80061b0:	4628      	mov	r0, r5
 80061b2:	f7ff fdb6 	bl	8005d22 <enable_ref_spads>
	if (Status == VL53L0X_ERROR_NONE) {
 80061b6:	4604      	mov	r4, r0
 80061b8:	2800      	cmp	r0, #0
 80061ba:	f040 80bc 	bne.w	8006336 <VL53L0X_perform_ref_spad_management+0x262>
		Status = perform_ref_signal_measurement(Dev,
 80061be:	f10d 0136 	add.w	r1, sp, #54	; 0x36
 80061c2:	4628      	mov	r0, r5
		currentSpadIndex = lastSpadIndex;
 80061c4:	9e0e      	ldr	r6, [sp, #56]	; 0x38
		Status = perform_ref_signal_measurement(Dev,
 80061c6:	f7ff fdf7 	bl	8005db8 <perform_ref_signal_measurement>
		if ((Status == VL53L0X_ERROR_NONE) &&
 80061ca:	4604      	mov	r4, r0
 80061cc:	2800      	cmp	r0, #0
 80061ce:	f040 80b2 	bne.w	8006336 <VL53L0X_perform_ref_spad_management+0x262>
 80061d2:	f8bd 3036 	ldrh.w	r3, [sp, #54]	; 0x36
 80061d6:	4543      	cmp	r3, r8
 80061d8:	d955      	bls.n	8006286 <VL53L0X_perform_ref_spad_management+0x1b2>
				Dev->Data.SpadData.RefSpadEnables[index] = 0;
 80061da:	f885 0124 	strb.w	r0, [r5, #292]	; 0x124
 80061de:	f885 0125 	strb.w	r0, [r5, #293]	; 0x125
 80061e2:	f885 0126 	strb.w	r0, [r5, #294]	; 0x126
 80061e6:	f885 0127 	strb.w	r0, [r5, #295]	; 0x127
 80061ea:	f885 0128 	strb.w	r0, [r5, #296]	; 0x128
 80061ee:	f885 0129 	strb.w	r0, [r5, #297]	; 0x129
			while ((is_aperture(startSelect + currentSpadIndex)
 80061f2:	f106 00b4 	add.w	r0, r6, #180	; 0xb4
 80061f6:	f7ff fd71 	bl	8005cdc <is_aperture>
 80061fa:	b180      	cbz	r0, 800621e <VL53L0X_perform_ref_spad_management+0x14a>
			Status = enable_ref_spads(Dev,
 80061fc:	2206      	movs	r2, #6
 80061fe:	23b4      	movs	r3, #180	; 0xb4
 8006200:	9704      	str	r7, [sp, #16]
 8006202:	2703      	movs	r7, #3
 8006204:	e88d 000c 	stmia.w	sp, {r2, r3}
 8006208:	9703      	str	r7, [sp, #12]
 800620a:	9602      	str	r6, [sp, #8]
 800620c:	464b      	mov	r3, r9
 800620e:	9a07      	ldr	r2, [sp, #28]
 8006210:	2101      	movs	r1, #1
 8006212:	4628      	mov	r0, r5
 8006214:	f7ff fd85 	bl	8005d22 <enable_ref_spads>
			if (Status == VL53L0X_ERROR_NONE) {
 8006218:	b128      	cbz	r0, 8006226 <VL53L0X_perform_ref_spad_management+0x152>
			Status = perform_ref_signal_measurement(Dev,
 800621a:	4604      	mov	r4, r0
	return Status;
 800621c:	e08b      	b.n	8006336 <VL53L0X_perform_ref_spad_management+0x262>
				== 0) && (currentSpadIndex < maxSpadCount)) {
 800621e:	2e2b      	cmp	r6, #43	; 0x2b
 8006220:	d8ec      	bhi.n	80061fc <VL53L0X_perform_ref_spad_management+0x128>
				currentSpadIndex++;
 8006222:	3601      	adds	r6, #1
 8006224:	e7e5      	b.n	80061f2 <VL53L0X_perform_ref_spad_management+0x11e>
				Status = perform_ref_signal_measurement(Dev,
 8006226:	f10d 0136 	add.w	r1, sp, #54	; 0x36
 800622a:	4628      	mov	r0, r5
				currentSpadIndex = lastSpadIndex;
 800622c:	9e0e      	ldr	r6, [sp, #56]	; 0x38
				Status = perform_ref_signal_measurement(Dev,
 800622e:	f7ff fdc3 	bl	8005db8 <perform_ref_signal_measurement>
				if ((Status == VL53L0X_ERROR_NONE) &&
 8006232:	2800      	cmp	r0, #0
 8006234:	d1f1      	bne.n	800621a <VL53L0X_perform_ref_spad_management+0x146>
 8006236:	f8bd 3036 	ldrh.w	r3, [sp, #54]	; 0x36
 800623a:	4543      	cmp	r3, r8
 800623c:	d97f      	bls.n	800633e <VL53L0X_perform_ref_spad_management+0x26a>
					isApertureSpads_int = 1;
 800623e:	f04f 0a01 	mov.w	sl, #1
			needAptSpads = 1;
 8006242:	f04f 0b01 	mov.w	fp, #1
 8006246:	e022      	b.n	800628e <VL53L0X_perform_ref_spad_management+0x1ba>
				memcpy(lastSpadArray,
 8006248:	f8d5 0124 	ldr.w	r0, [r5, #292]	; 0x124
 800624c:	f8b5 3128 	ldrh.w	r3, [r5, #296]	; 0x128
 8006250:	9010      	str	r0, [sp, #64]	; 0x40
 8006252:	f8ad 3044 	strh.w	r3, [sp, #68]	; 0x44
			(refSpadCount_int)++;
 8006256:	9f08      	ldr	r7, [sp, #32]
			signalRateDiff = abs(peakSignalRateRef - targetRefRate);
 8006258:	9209      	str	r2, [sp, #36]	; 0x24
 800625a:	e02a      	b.n	80062b2 <VL53L0X_perform_ref_spad_management+0x1de>
			(refSpadCount_int)++;
 800625c:	9f08      	ldr	r7, [sp, #32]
		*refSpadCount = refSpadCount_int;
 800625e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006260:	601f      	str	r7, [r3, #0]
		*isApertureSpads = isApertureSpads_int;
 8006262:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006264:	f883 a000 	strb.w	sl, [r3]
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 8006268:	2301      	movs	r3, #1
 800626a:	f885 3115 	strb.w	r3, [r5, #277]	; 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800626e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	f885 3113 	strb.w	r3, [r5, #275]	; 0x113
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8006276:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006278:	781b      	ldrb	r3, [r3, #0]
 800627a:	f885 3114 	strb.w	r3, [r5, #276]	; 0x114
 800627e:	e05a      	b.n	8006336 <VL53L0X_perform_ref_spad_management+0x262>
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
 8006280:	f06f 0431 	mvn.w	r4, #49	; 0x31
 8006284:	e057      	b.n	8006336 <VL53L0X_perform_ref_spad_management+0x262>
	uint8_t	 isApertureSpads_int = 0;
 8006286:	f04f 0a00 	mov.w	sl, #0
	uint32_t refSpadCount_int = 0;
 800628a:	4657      	mov	r7, sl
			needAptSpads = 0;
 800628c:	46d3      	mov	fp, sl
		(peakSignalRateRef < targetRefRate)) {
 800628e:	f8bd 2036 	ldrh.w	r2, [sp, #54]	; 0x36
	if ((Status == VL53L0X_ERROR_NONE) &&
 8006292:	4590      	cmp	r8, r2
 8006294:	d9e3      	bls.n	800625e <VL53L0X_perform_ref_spad_management+0x18a>
		lastSignalRateDiff = abs(peakSignalRateRef -
 8006296:	eba2 0208 	sub.w	r2, r2, r8
 800629a:	2a00      	cmp	r2, #0
		memcpy(lastSpadArray, Dev->Data.SpadData.RefSpadEnables,
 800629c:	f8d9 0000 	ldr.w	r0, [r9]
 80062a0:	f8b9 3004 	ldrh.w	r3, [r9, #4]
 80062a4:	9010      	str	r0, [sp, #64]	; 0x40
		lastSignalRateDiff = abs(peakSignalRateRef -
 80062a6:	bfb8      	it	lt
 80062a8:	4252      	neglt	r2, r2
		memcpy(lastSpadArray, Dev->Data.SpadData.RefSpadEnables,
 80062aa:	f8ad 3044 	strh.w	r3, [sp, #68]	; 0x44
		lastSignalRateDiff = abs(peakSignalRateRef -
 80062ae:	9209      	str	r2, [sp, #36]	; 0x24
		refSpadCount_int	= minimumSpadCount;
 80062b0:	2703      	movs	r7, #3
			get_next_good_spad(
 80062b2:	ab0f      	add	r3, sp, #60	; 0x3c
 80062b4:	4632      	mov	r2, r6
 80062b6:	2106      	movs	r1, #6
 80062b8:	9807      	ldr	r0, [sp, #28]
 80062ba:	f7ff fce7 	bl	8005c8c <get_next_good_spad>
			if (nextGoodSpad == -1) {
 80062be:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
 80062c0:	1c73      	adds	r3, r6, #1
 80062c2:	d0dd      	beq.n	8006280 <VL53L0X_perform_ref_spad_management+0x1ac>
			(refSpadCount_int)++;
 80062c4:	1c7b      	adds	r3, r7, #1
			if (is_aperture((uint32_t)startSelect + nextGoodSpad) !=
 80062c6:	f106 00b4 	add.w	r0, r6, #180	; 0xb4
			(refSpadCount_int)++;
 80062ca:	9308      	str	r3, [sp, #32]
			if (is_aperture((uint32_t)startSelect + nextGoodSpad) !=
 80062cc:	f7ff fd06 	bl	8005cdc <is_aperture>
 80062d0:	4558      	cmp	r0, fp
 80062d2:	4682      	mov	sl, r0
 80062d4:	d1d4      	bne.n	8006280 <VL53L0X_perform_ref_spad_management+0x1ac>
			Status = enable_spad_bit(
 80062d6:	4632      	mov	r2, r6
 80062d8:	2106      	movs	r1, #6
 80062da:	4648      	mov	r0, r9
 80062dc:	f7ff fd08 	bl	8005cf0 <enable_spad_bit>
			if (Status == VL53L0X_ERROR_NONE) {
 80062e0:	2800      	cmp	r0, #0
 80062e2:	d19a      	bne.n	800621a <VL53L0X_perform_ref_spad_management+0x146>
				Status = set_ref_spad_map(Dev,
 80062e4:	4649      	mov	r1, r9
 80062e6:	4628      	mov	r0, r5
				currentSpadIndex++;
 80062e8:	3601      	adds	r6, #1
				Status = set_ref_spad_map(Dev,
 80062ea:	f7ff fd10 	bl	8005d0e <set_ref_spad_map>
			if (Status != VL53L0X_ERROR_NONE)
 80062ee:	2800      	cmp	r0, #0
 80062f0:	d193      	bne.n	800621a <VL53L0X_perform_ref_spad_management+0x146>
			Status = perform_ref_signal_measurement(Dev,
 80062f2:	f10d 0136 	add.w	r1, sp, #54	; 0x36
 80062f6:	4628      	mov	r0, r5
 80062f8:	f7ff fd5e 	bl	8005db8 <perform_ref_signal_measurement>
			if (Status != VL53L0X_ERROR_NONE)
 80062fc:	2800      	cmp	r0, #0
 80062fe:	d18c      	bne.n	800621a <VL53L0X_perform_ref_spad_management+0x146>
			signalRateDiff = abs(peakSignalRateRef - targetRefRate);
 8006300:	f8bd 1036 	ldrh.w	r1, [sp, #54]	; 0x36
 8006304:	eba1 0208 	sub.w	r2, r1, r8
 8006308:	2a00      	cmp	r2, #0
 800630a:	bfb8      	it	lt
 800630c:	4252      	neglt	r2, r2
			if (peakSignalRateRef > targetRefRate) {
 800630e:	4588      	cmp	r8, r1
 8006310:	d29a      	bcs.n	8006248 <VL53L0X_perform_ref_spad_management+0x174>
				if (signalRateDiff > lastSignalRateDiff) {
 8006312:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006314:	429a      	cmp	r2, r3
 8006316:	d9a1      	bls.n	800625c <VL53L0X_perform_ref_spad_management+0x188>
					Status = set_ref_spad_map(Dev,
 8006318:	a910      	add	r1, sp, #64	; 0x40
 800631a:	4628      	mov	r0, r5
 800631c:	f7ff fcf7 	bl	8005d0e <set_ref_spad_map>
					memcpy(
 8006320:	f8bd 1044 	ldrh.w	r1, [sp, #68]	; 0x44
 8006324:	f8a5 1128 	strh.w	r1, [r5, #296]	; 0x128
					Status = set_ref_spad_map(Dev,
 8006328:	4602      	mov	r2, r0
					memcpy(
 800632a:	9810      	ldr	r0, [sp, #64]	; 0x40
 800632c:	f8c5 0124 	str.w	r0, [r5, #292]	; 0x124
	if (Status == VL53L0X_ERROR_NONE) {
 8006330:	2a00      	cmp	r2, #0
 8006332:	d094      	beq.n	800625e <VL53L0X_perform_ref_spad_management+0x18a>
 8006334:	4614      	mov	r4, r2
}
 8006336:	4620      	mov	r0, r4
 8006338:	b013      	add	sp, #76	; 0x4c
 800633a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint8_t	 isApertureSpads_int = 0;
 800633e:	4682      	mov	sl, r0
	uint32_t refSpadCount_int = 0;
 8006340:	4607      	mov	r7, r0
 8006342:	e77e      	b.n	8006242 <VL53L0X_perform_ref_spad_management+0x16e>

08006344 <VL53L0X_measurement_poll_for_completion>:
	}
	return Status;
}

VL53L0X_Error VL53L0X_measurement_poll_for_completion(VL53L0X_DEV Dev)
{
 8006344:	b573      	push	{r0, r1, r4, r5, r6, lr}
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t NewDataReady = 0;
 8006346:	ad02      	add	r5, sp, #8
 8006348:	2300      	movs	r3, #0
 800634a:	f805 3d01 	strb.w	r3, [r5, #-1]!
{
 800634e:	4606      	mov	r6, r0
	uint8_t NewDataReady = 0;
 8006350:	24c8      	movs	r4, #200	; 0xc8
	LOG_FUNCTION_START("");

	LoopNb = 0;

	do {
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 8006352:	4629      	mov	r1, r5
 8006354:	4630      	mov	r0, r6
 8006356:	f7ff fc60 	bl	8005c1a <VL53L0X_GetMeasurementDataReady>
		if (Status != 0)
 800635a:	b958      	cbnz	r0, 8006374 <VL53L0X_measurement_poll_for_completion+0x30>
			break; /* the error is set */

		if (NewDataReady == 1)
 800635c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8006360:	2b01      	cmp	r3, #1
 8006362:	d007      	beq.n	8006374 <VL53L0X_measurement_poll_for_completion+0x30>
			break; /* done note that status == 0 */

		LoopNb++;
		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP) {
 8006364:	3c01      	subs	r4, #1
 8006366:	d003      	beq.n	8006370 <VL53L0X_measurement_poll_for_completion+0x2c>
			Status = VL53L0X_ERROR_TIME_OUT;
			break;
		}

		VL53L0X_PollingDelay(Dev);
 8006368:	4630      	mov	r0, r6
 800636a:	f001 fa29 	bl	80077c0 <VL53L0X_PollingDelay>
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 800636e:	e7f0      	b.n	8006352 <VL53L0X_measurement_poll_for_completion+0xe>
			Status = VL53L0X_ERROR_TIME_OUT;
 8006370:	f06f 0006 	mvn.w	r0, #6
	} while (1);

	LOG_FUNCTION_END(Status);

	return Status;
}
 8006374:	b002      	add	sp, #8
 8006376:	bd70      	pop	{r4, r5, r6, pc}

08006378 <VL53L0X_isqrt>:
	return vcsel_period_reg;
}


uint32_t VL53L0X_isqrt(uint32_t num)
{
 8006378:	b510      	push	{r4, lr}
 800637a:	4601      	mov	r1, r0
	 *
	 * From: http://en.wikipedia.org/wiki/Methods_of_computing_square_roots
	 */

	uint32_t  res = 0;
	uint32_t  bit = 1 << 30;
 800637c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
	/* The second-to-top bit is set:
	 *	1 << 14 for 16-bits, 1 << 30 for 32 bits */

	 /* "bit" starts at the highest power of four <= the argument. */
	while (bit > num)
 8006380:	428a      	cmp	r2, r1
 8006382:	d802      	bhi.n	800638a <VL53L0X_isqrt+0x12>
 8006384:	2000      	movs	r0, #0
		bit >>= 2;


	while (bit != 0) {
 8006386:	b912      	cbnz	r2, 800638e <VL53L0X_isqrt+0x16>

		bit >>= 2;
	}

	return res;
}
 8006388:	bd10      	pop	{r4, pc}
		bit >>= 2;
 800638a:	0892      	lsrs	r2, r2, #2
 800638c:	e7f8      	b.n	8006380 <VL53L0X_isqrt+0x8>
		if (num >= res + bit) {
 800638e:	1884      	adds	r4, r0, r2
 8006390:	42a1      	cmp	r1, r4
 8006392:	ea4f 0350 	mov.w	r3, r0, lsr #1
			res = (res >> 1) + bit;
 8006396:	bf26      	itte	cs
 8006398:	18d0      	addcs	r0, r2, r3
			num -= res + bit;
 800639a:	1b09      	subcs	r1, r1, r4
			res >>= 1;
 800639c:	4618      	movcc	r0, r3
		bit >>= 2;
 800639e:	0892      	lsrs	r2, r2, #2
 80063a0:	e7f1      	b.n	8006386 <VL53L0X_isqrt+0xe>

080063a2 <VL53L0X_device_read_strobe>:
	return res;
}


VL53L0X_Error VL53L0X_device_read_strobe(VL53L0X_DEV Dev)
{
 80063a2:	b573      	push	{r0, r1, r4, r5, r6, lr}
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t strobe;
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
 80063a4:	2200      	movs	r2, #0
 80063a6:	2183      	movs	r1, #131	; 0x83
{
 80063a8:	4606      	mov	r6, r0
	Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
 80063aa:	f001 f9d1 	bl	8007750 <VL53L0X_WrByte>
 80063ae:	4604      	mov	r4, r0

	/* polling
	 * use timeout to avoid deadlock*/
	if (Status == VL53L0X_ERROR_NONE) {
 80063b0:	b978      	cbnz	r0, 80063d2 <VL53L0X_device_read_strobe+0x30>
 80063b2:	25c8      	movs	r5, #200	; 0xc8
		LoopNb = 0;
		do {
			Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
 80063b4:	f10d 0207 	add.w	r2, sp, #7
 80063b8:	2183      	movs	r1, #131	; 0x83
 80063ba:	4630      	mov	r0, r6
 80063bc:	f001 f939 	bl	8007632 <VL53L0X_RdByte>
			if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
 80063c0:	f89d 3007 	ldrb.w	r3, [sp, #7]
			Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
 80063c4:	4604      	mov	r4, r0
			if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
 80063c6:	b923      	cbnz	r3, 80063d2 <VL53L0X_device_read_strobe+0x30>
 80063c8:	b918      	cbnz	r0, 80063d2 <VL53L0X_device_read_strobe+0x30>
					break;

			LoopNb = LoopNb + 1;
		} while (LoopNb < VL53L0X_DEFAULT_MAX_LOOP);
 80063ca:	3d01      	subs	r5, #1
 80063cc:	d1f2      	bne.n	80063b4 <VL53L0X_device_read_strobe+0x12>

		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
			Status = VL53L0X_ERROR_TIME_OUT;
 80063ce:	f06f 0406 	mvn.w	r4, #6

	}

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x01);
 80063d2:	2201      	movs	r2, #1
 80063d4:	2183      	movs	r1, #131	; 0x83
 80063d6:	4630      	mov	r0, r6
 80063d8:	f001 f9ba 	bl	8007750 <VL53L0X_WrByte>
 80063dc:	4320      	orrs	r0, r4

	LOG_FUNCTION_END(Status);
	return Status;

}
 80063de:	b240      	sxtb	r0, r0
 80063e0:	b002      	add	sp, #8
 80063e2:	bd70      	pop	{r4, r5, r6, pc}

080063e4 <VL53L0X_get_info_from_device>:

VL53L0X_Error VL53L0X_get_info_from_device(VL53L0X_DEV Dev, uint8_t option)
{
 80063e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	int i;


	LOG_FUNCTION_START("");

	ReadDataFromDeviceDone = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 80063e8:	f890 60f0 	ldrb.w	r6, [r0, #240]	; 0xf0
{
 80063ec:	b091      	sub	sp, #68	; 0x44
	uint32_t PartUIDUpper = 0;
 80063ee:	f04f 0900 	mov.w	r9, #0
			ReadDataFromDeviceDone);

	/* This access is done only once after that a GetDeviceInfo or
	 * datainit is done*/
	if (ReadDataFromDeviceDone != 7) {
 80063f2:	2e07      	cmp	r6, #7
{
 80063f4:	4604      	mov	r4, r0
 80063f6:	4688      	mov	r8, r1
	uint32_t PartUIDUpper = 0;
 80063f8:	f8cd 901c 	str.w	r9, [sp, #28]
	uint32_t PartUIDLower = 0;
 80063fc:	f8cd 9020 	str.w	r9, [sp, #32]
	if (ReadDataFromDeviceDone != 7) {
 8006400:	f000 8298 	beq.w	8006934 <VL53L0X_get_info_from_device+0x550>

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8006404:	2201      	movs	r2, #1
 8006406:	2180      	movs	r1, #128	; 0x80
 8006408:	f001 f9a2 	bl	8007750 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800640c:	2201      	movs	r2, #1
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800640e:	4607      	mov	r7, r0
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8006410:	21ff      	movs	r1, #255	; 0xff
 8006412:	4620      	mov	r0, r4
 8006414:	f001 f99c 	bl	8007750 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8006418:	464a      	mov	r2, r9
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800641a:	4307      	orrs	r7, r0
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800641c:	4649      	mov	r1, r9
 800641e:	4620      	mov	r0, r4
 8006420:	f001 f996 	bl	8007750 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8006424:	b27f      	sxtb	r7, r7
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8006426:	4307      	orrs	r7, r0

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 8006428:	2206      	movs	r2, #6
 800642a:	21ff      	movs	r1, #255	; 0xff
 800642c:	4620      	mov	r0, r4
 800642e:	f001 f98f 	bl	8007750 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8006432:	b27f      	sxtb	r7, r7
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 8006434:	4307      	orrs	r7, r0
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 8006436:	f10d 0215 	add.w	r2, sp, #21
 800643a:	2183      	movs	r1, #131	; 0x83
 800643c:	4620      	mov	r0, r4
 800643e:	f001 f8f8 	bl	8007632 <VL53L0X_RdByte>
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
 8006442:	f89d 2015 	ldrb.w	r2, [sp, #21]
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 8006446:	b27f      	sxtb	r7, r7
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 8006448:	4307      	orrs	r7, r0
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
 800644a:	f042 0204 	orr.w	r2, r2, #4
 800644e:	2183      	movs	r1, #131	; 0x83
 8006450:	4620      	mov	r0, r4
 8006452:	f001 f97d 	bl	8007750 <VL53L0X_WrByte>
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 8006456:	b27f      	sxtb	r7, r7
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
 8006458:	4307      	orrs	r7, r0
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 800645a:	2207      	movs	r2, #7
 800645c:	21ff      	movs	r1, #255	; 0xff
 800645e:	4620      	mov	r0, r4
 8006460:	f001 f976 	bl	8007750 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
 8006464:	b27f      	sxtb	r7, r7
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 8006466:	2201      	movs	r2, #1
 8006468:	2181      	movs	r1, #129	; 0x81
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 800646a:	4307      	orrs	r7, r0
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 800646c:	4620      	mov	r0, r4
 800646e:	f001 f96f 	bl	8007750 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 8006472:	b27f      	sxtb	r7, r7
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 8006474:	4307      	orrs	r7, r0

		Status |= VL53L0X_PollingDelay(Dev);
 8006476:	4620      	mov	r0, r4
 8006478:	f001 f9a2 	bl	80077c0 <VL53L0X_PollingDelay>
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 800647c:	b27f      	sxtb	r7, r7
		Status |= VL53L0X_PollingDelay(Dev);
 800647e:	4307      	orrs	r7, r0

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8006480:	2201      	movs	r2, #1
 8006482:	2180      	movs	r1, #128	; 0x80
 8006484:	4620      	mov	r0, r4
 8006486:	f001 f963 	bl	8007750 <VL53L0X_WrByte>
		Status |= VL53L0X_PollingDelay(Dev);
 800648a:	b27f      	sxtb	r7, r7
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800648c:	4338      	orrs	r0, r7

		if (((option & 1) == 1) &&
 800648e:	f018 0a01 	ands.w	sl, r8, #1
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8006492:	b245      	sxtb	r5, r0
		if (((option & 1) == 1) &&
 8006494:	f000 8223 	beq.w	80068de <VL53L0X_get_info_from_device+0x4fa>
 8006498:	07f3      	lsls	r3, r6, #31
 800649a:	f100 8223 	bmi.w	80068e4 <VL53L0X_get_info_from_device+0x500>
			((ReadDataFromDeviceDone & 1) == 0)) {
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x6b);
 800649e:	226b      	movs	r2, #107	; 0x6b
 80064a0:	2194      	movs	r1, #148	; 0x94
 80064a2:	4620      	mov	r0, r4
 80064a4:	f001 f954 	bl	8007750 <VL53L0X_WrByte>
 80064a8:	4607      	mov	r7, r0
			Status |= VL53L0X_device_read_strobe(Dev);
 80064aa:	4620      	mov	r0, r4
 80064ac:	f7ff ff79 	bl	80063a2 <VL53L0X_device_read_strobe>
 80064b0:	4338      	orrs	r0, r7
 80064b2:	4305      	orrs	r5, r0
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80064b4:	aa06      	add	r2, sp, #24
 80064b6:	2190      	movs	r1, #144	; 0x90
 80064b8:	4620      	mov	r0, r4
 80064ba:	f001 f923 	bl	8007704 <VL53L0X_RdDWord>
			Status |= VL53L0X_device_read_strobe(Dev);
 80064be:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80064c0:	4305      	orrs	r5, r0

			ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
 80064c2:	9806      	ldr	r0, [sp, #24]
			ReferenceSpadType  = (uint8_t)((TmpDWord >> 15) & 0x01);

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 80064c4:	2224      	movs	r2, #36	; 0x24
 80064c6:	2194      	movs	r1, #148	; 0x94
			ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
 80064c8:	f3c0 2b06 	ubfx	fp, r0, #8, #7
			ReferenceSpadType  = (uint8_t)((TmpDWord >> 15) & 0x01);
 80064cc:	f3c0 39c0 	ubfx	r9, r0, #15, #1
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 80064d0:	4620      	mov	r0, r4
 80064d2:	f001 f93d 	bl	8007750 <VL53L0X_WrByte>
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80064d6:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 80064d8:	4305      	orrs	r5, r0
			Status |= VL53L0X_device_read_strobe(Dev);
 80064da:	4620      	mov	r0, r4
 80064dc:	f7ff ff61 	bl	80063a2 <VL53L0X_device_read_strobe>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 80064e0:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_device_read_strobe(Dev);
 80064e2:	4305      	orrs	r5, r0
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80064e4:	aa06      	add	r2, sp, #24
 80064e6:	2190      	movs	r1, #144	; 0x90
 80064e8:	4620      	mov	r0, r4
 80064ea:	f001 f90b 	bl	8007704 <VL53L0X_RdDWord>


			NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24)
 80064ee:	9b06      	ldr	r3, [sp, #24]
				& 0xff);
			NvmRefGoodSpadMap[1] = (uint8_t)((TmpDWord >> 16)
				& 0xff);
			NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8)
				& 0xff);
			NvmRefGoodSpadMap[3] = (uint8_t)(TmpDWord & 0xff);
 80064f0:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
			NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24)
 80064f4:	0e1a      	lsrs	r2, r3, #24
 80064f6:	f88d 2024 	strb.w	r2, [sp, #36]	; 0x24
			NvmRefGoodSpadMap[1] = (uint8_t)((TmpDWord >> 16)
 80064fa:	0c1a      	lsrs	r2, r3, #16
 80064fc:	f88d 2025 	strb.w	r2, [sp, #37]	; 0x25
			Status |= VL53L0X_device_read_strobe(Dev);
 8006500:	b26d      	sxtb	r5, r5
			NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8)
 8006502:	0a1a      	lsrs	r2, r3, #8

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 8006504:	2194      	movs	r1, #148	; 0x94
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006506:	4305      	orrs	r5, r0
			NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8)
 8006508:	f88d 2026 	strb.w	r2, [sp, #38]	; 0x26
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 800650c:	4620      	mov	r0, r4
 800650e:	2225      	movs	r2, #37	; 0x25
 8006510:	f001 f91e 	bl	8007750 <VL53L0X_WrByte>
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006514:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 8006516:	4305      	orrs	r5, r0
			Status |= VL53L0X_device_read_strobe(Dev);
 8006518:	4620      	mov	r0, r4
 800651a:	f7ff ff42 	bl	80063a2 <VL53L0X_device_read_strobe>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 800651e:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_device_read_strobe(Dev);
 8006520:	4305      	orrs	r5, r0
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006522:	aa06      	add	r2, sp, #24
 8006524:	2190      	movs	r1, #144	; 0x90
 8006526:	4620      	mov	r0, r4
 8006528:	f001 f8ec 	bl	8007704 <VL53L0X_RdDWord>

			NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24)
 800652c:	9b06      	ldr	r3, [sp, #24]
			Status |= VL53L0X_device_read_strobe(Dev);
 800652e:	b26d      	sxtb	r5, r5
			NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24)
 8006530:	0e1a      	lsrs	r2, r3, #24
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006532:	4305      	orrs	r5, r0
				& 0xff);
			NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16)
 8006534:	0c1b      	lsrs	r3, r3, #16
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006536:	b26d      	sxtb	r5, r5
			NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24)
 8006538:	f88d 2028 	strb.w	r2, [sp, #40]	; 0x28
			NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16)
 800653c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
				& 0xff);
		}

		if (((option & 2) == 2) &&
 8006540:	f018 0302 	ands.w	r3, r8, #2
 8006544:	9302      	str	r3, [sp, #8]
 8006546:	f000 80db 	beq.w	8006700 <VL53L0X_get_info_from_device+0x31c>
 800654a:	f016 0702 	ands.w	r7, r6, #2
 800654e:	f040 80d7 	bne.w	8006700 <VL53L0X_get_info_from_device+0x31c>
			((ReadDataFromDeviceDone & 2) == 0)) {

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x02);
 8006552:	2202      	movs	r2, #2
 8006554:	2194      	movs	r1, #148	; 0x94
 8006556:	4620      	mov	r0, r4
 8006558:	f001 f8fa 	bl	8007750 <VL53L0X_WrByte>
 800655c:	9001      	str	r0, [sp, #4]
			Status |= VL53L0X_device_read_strobe(Dev);
 800655e:	4620      	mov	r0, r4
 8006560:	f7ff ff1f 	bl	80063a2 <VL53L0X_device_read_strobe>
 8006564:	9b01      	ldr	r3, [sp, #4]
 8006566:	4318      	orrs	r0, r3
 8006568:	4305      	orrs	r5, r0
			Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 800656a:	f10d 0216 	add.w	r2, sp, #22
 800656e:	2190      	movs	r1, #144	; 0x90
 8006570:	4620      	mov	r0, r4
 8006572:	f001 f85e 	bl	8007632 <VL53L0X_RdByte>
			Status |= VL53L0X_device_read_strobe(Dev);
 8006576:	b26d      	sxtb	r5, r5

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 8006578:	227b      	movs	r2, #123	; 0x7b
 800657a:	2194      	movs	r1, #148	; 0x94
			Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 800657c:	4305      	orrs	r5, r0
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 800657e:	4620      	mov	r0, r4
 8006580:	f001 f8e6 	bl	8007750 <VL53L0X_WrByte>
			Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 8006584:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 8006586:	4305      	orrs	r5, r0
			Status |= VL53L0X_device_read_strobe(Dev);
 8006588:	4620      	mov	r0, r4
 800658a:	f7ff ff0a 	bl	80063a2 <VL53L0X_device_read_strobe>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 800658e:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_device_read_strobe(Dev);
 8006590:	4305      	orrs	r5, r0
			Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 8006592:	f10d 0217 	add.w	r2, sp, #23
 8006596:	2190      	movs	r1, #144	; 0x90
 8006598:	4620      	mov	r0, r4
 800659a:	f001 f84a 	bl	8007632 <VL53L0X_RdByte>
			Status |= VL53L0X_device_read_strobe(Dev);
 800659e:	b26d      	sxtb	r5, r5

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 80065a0:	2277      	movs	r2, #119	; 0x77
 80065a2:	2194      	movs	r1, #148	; 0x94
			Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 80065a4:	4305      	orrs	r5, r0
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 80065a6:	4620      	mov	r0, r4
 80065a8:	f001 f8d2 	bl	8007750 <VL53L0X_WrByte>
			Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 80065ac:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 80065ae:	4305      	orrs	r5, r0
			Status |= VL53L0X_device_read_strobe(Dev);
 80065b0:	4620      	mov	r0, r4
 80065b2:	f7ff fef6 	bl	80063a2 <VL53L0X_device_read_strobe>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 80065b6:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_device_read_strobe(Dev);
 80065b8:	4305      	orrs	r5, r0
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80065ba:	aa06      	add	r2, sp, #24
 80065bc:	2190      	movs	r1, #144	; 0x90
 80065be:	4620      	mov	r0, r4
 80065c0:	f001 f8a0 	bl	8007704 <VL53L0X_RdDWord>

			ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
 80065c4:	9b06      	ldr	r3, [sp, #24]
 80065c6:	0e5a      	lsrs	r2, r3, #25
 80065c8:	f88d 202c 	strb.w	r2, [sp, #44]	; 0x2c
			ProductId[1] = (char)((TmpDWord >> 18) & 0x07f);
 80065cc:	f3c3 4286 	ubfx	r2, r3, #18, #7
 80065d0:	f88d 202d 	strb.w	r2, [sp, #45]	; 0x2d
			ProductId[2] = (char)((TmpDWord >> 11) & 0x07f);
 80065d4:	f3c3 22c6 	ubfx	r2, r3, #11, #7
 80065d8:	f88d 202e 	strb.w	r2, [sp, #46]	; 0x2e
			Status |= VL53L0X_device_read_strobe(Dev);
 80065dc:	b26d      	sxtb	r5, r5
			ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);
 80065de:	f3c3 1206 	ubfx	r2, r3, #4, #7

			byte = (uint8_t)((TmpDWord & 0x00f) << 3);
 80065e2:	00db      	lsls	r3, r3, #3
 80065e4:	f003 0378 	and.w	r3, r3, #120	; 0x78

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 80065e8:	2194      	movs	r1, #148	; 0x94
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80065ea:	4305      	orrs	r5, r0
			ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);
 80065ec:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 80065f0:	4620      	mov	r0, r4
 80065f2:	2278      	movs	r2, #120	; 0x78
			byte = (uint8_t)((TmpDWord & 0x00f) << 3);
 80065f4:	f88d 3015 	strb.w	r3, [sp, #21]
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 80065f8:	f001 f8aa 	bl	8007750 <VL53L0X_WrByte>
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80065fc:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 80065fe:	4305      	orrs	r5, r0
			Status |= VL53L0X_device_read_strobe(Dev);
 8006600:	4620      	mov	r0, r4
 8006602:	f7ff fece 	bl	80063a2 <VL53L0X_device_read_strobe>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 8006606:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_device_read_strobe(Dev);
 8006608:	4305      	orrs	r5, r0
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800660a:	aa06      	add	r2, sp, #24
 800660c:	2190      	movs	r1, #144	; 0x90
 800660e:	4620      	mov	r0, r4
 8006610:	f001 f878 	bl	8007704 <VL53L0X_RdDWord>

			ProductId[4] = (char)(byte +
					((TmpDWord >> 29) & 0x07f));
 8006614:	9b06      	ldr	r3, [sp, #24]
			ProductId[4] = (char)(byte +
 8006616:	f89d 2015 	ldrb.w	r2, [sp, #21]
 800661a:	eb02 7253 	add.w	r2, r2, r3, lsr #29
 800661e:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
			ProductId[5] = (char)((TmpDWord >> 22) & 0x07f);
 8006622:	f3c3 5286 	ubfx	r2, r3, #22, #7
 8006626:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
			ProductId[6] = (char)((TmpDWord >> 15) & 0x07f);
 800662a:	f3c3 32c6 	ubfx	r2, r3, #15, #7
 800662e:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
			ProductId[7] = (char)((TmpDWord >> 8) & 0x07f);
 8006632:	f3c3 2206 	ubfx	r2, r3, #8, #7
 8006636:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
			Status |= VL53L0X_device_read_strobe(Dev);
 800663a:	b26d      	sxtb	r5, r5
			ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);
 800663c:	f3c3 0246 	ubfx	r2, r3, #1, #7

			byte = (uint8_t)((TmpDWord & 0x001) << 6);
 8006640:	019b      	lsls	r3, r3, #6
 8006642:	f003 0340 	and.w	r3, r3, #64	; 0x40

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 8006646:	2194      	movs	r1, #148	; 0x94
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006648:	4305      	orrs	r5, r0
			ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);
 800664a:	f88d 2034 	strb.w	r2, [sp, #52]	; 0x34
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 800664e:	4620      	mov	r0, r4
 8006650:	2279      	movs	r2, #121	; 0x79
			byte = (uint8_t)((TmpDWord & 0x001) << 6);
 8006652:	f88d 3015 	strb.w	r3, [sp, #21]
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 8006656:	f001 f87b 	bl	8007750 <VL53L0X_WrByte>
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800665a:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 800665c:	4305      	orrs	r5, r0

			Status |= VL53L0X_device_read_strobe(Dev);
 800665e:	4620      	mov	r0, r4
 8006660:	f7ff fe9f 	bl	80063a2 <VL53L0X_device_read_strobe>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 8006664:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_device_read_strobe(Dev);
 8006666:	4305      	orrs	r5, r0

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006668:	aa06      	add	r2, sp, #24
 800666a:	2190      	movs	r1, #144	; 0x90
 800666c:	4620      	mov	r0, r4
 800666e:	f001 f849 	bl	8007704 <VL53L0X_RdDWord>

			ProductId[9] = (char)(byte +
					((TmpDWord >> 26) & 0x07f));
 8006672:	9b06      	ldr	r3, [sp, #24]
			ProductId[9] = (char)(byte +
 8006674:	f89d 2015 	ldrb.w	r2, [sp, #21]
 8006678:	eb02 6293 	add.w	r2, r2, r3, lsr #26
 800667c:	f88d 2035 	strb.w	r2, [sp, #53]	; 0x35
			ProductId[10] = (char)((TmpDWord >> 19) & 0x07f);
 8006680:	f3c3 42c6 	ubfx	r2, r3, #19, #7
 8006684:	f88d 2036 	strb.w	r2, [sp, #54]	; 0x36
			ProductId[11] = (char)((TmpDWord >> 12) & 0x07f);
 8006688:	f3c3 3206 	ubfx	r2, r3, #12, #7
 800668c:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
			Status |= VL53L0X_device_read_strobe(Dev);
 8006690:	b26d      	sxtb	r5, r5
			ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);
 8006692:	f3c3 1246 	ubfx	r2, r3, #5, #7

			byte = (uint8_t)((TmpDWord & 0x01f) << 2);
 8006696:	009b      	lsls	r3, r3, #2
 8006698:	f003 037c 	and.w	r3, r3, #124	; 0x7c

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 800669c:	2194      	movs	r1, #148	; 0x94
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800669e:	4305      	orrs	r5, r0
			ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);
 80066a0:	f88d 2038 	strb.w	r2, [sp, #56]	; 0x38
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 80066a4:	4620      	mov	r0, r4
 80066a6:	227a      	movs	r2, #122	; 0x7a
			byte = (uint8_t)((TmpDWord & 0x01f) << 2);
 80066a8:	f88d 3015 	strb.w	r3, [sp, #21]
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 80066ac:	f001 f850 	bl	8007750 <VL53L0X_WrByte>
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80066b0:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 80066b2:	4305      	orrs	r5, r0

			Status |= VL53L0X_device_read_strobe(Dev);
 80066b4:	4620      	mov	r0, r4
 80066b6:	f7ff fe74 	bl	80063a2 <VL53L0X_device_read_strobe>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 80066ba:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_device_read_strobe(Dev);
 80066bc:	4305      	orrs	r5, r0

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80066be:	aa06      	add	r2, sp, #24
 80066c0:	2190      	movs	r1, #144	; 0x90
 80066c2:	4620      	mov	r0, r4
 80066c4:	f001 f81e 	bl	8007704 <VL53L0X_RdDWord>

			ProductId[13] = (char)(byte +
					((TmpDWord >> 30) & 0x07f));
 80066c8:	9b06      	ldr	r3, [sp, #24]
			ProductId[13] = (char)(byte +
 80066ca:	f89d 2015 	ldrb.w	r2, [sp, #21]
			ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
			ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
			ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
			ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
			ProductId[18] = '\0';
 80066ce:	f88d 703e 	strb.w	r7, [sp, #62]	; 0x3e
			ProductId[13] = (char)(byte +
 80066d2:	eb02 7293 	add.w	r2, r2, r3, lsr #30
 80066d6:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
			ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
 80066da:	f3c3 52c6 	ubfx	r2, r3, #23, #7
			Status |= VL53L0X_device_read_strobe(Dev);
 80066de:	b26d      	sxtb	r5, r5
			ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
 80066e0:	f88d 203a 	strb.w	r2, [sp, #58]	; 0x3a
			ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
 80066e4:	f3c3 4206 	ubfx	r2, r3, #16, #7
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80066e8:	4305      	orrs	r5, r0
			ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
 80066ea:	f88d 203b 	strb.w	r2, [sp, #59]	; 0x3b
			ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
 80066ee:	f3c3 2246 	ubfx	r2, r3, #9, #7
			ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
 80066f2:	f3c3 0386 	ubfx	r3, r3, #2, #7
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80066f6:	b26d      	sxtb	r5, r5
			ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
 80066f8:	f88d 203c 	strb.w	r2, [sp, #60]	; 0x3c
			ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
 80066fc:	f88d 303d 	strb.w	r3, [sp, #61]	; 0x3d

		}

		if (((option & 4) == 4) &&
 8006700:	f018 0304 	ands.w	r3, r8, #4
 8006704:	9301      	str	r3, [sp, #4]
 8006706:	f000 80ef 	beq.w	80068e8 <VL53L0X_get_info_from_device+0x504>
 800670a:	0777      	lsls	r7, r6, #29
 800670c:	f100 80ec 	bmi.w	80068e8 <VL53L0X_get_info_from_device+0x504>
			((ReadDataFromDeviceDone & 4) == 0)) {

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 8006710:	227b      	movs	r2, #123	; 0x7b
 8006712:	2194      	movs	r1, #148	; 0x94
 8006714:	4620      	mov	r0, r4
 8006716:	f001 f81b 	bl	8007750 <VL53L0X_WrByte>
 800671a:	4607      	mov	r7, r0
			Status |= VL53L0X_device_read_strobe(Dev);
 800671c:	4620      	mov	r0, r4
 800671e:	f7ff fe40 	bl	80063a2 <VL53L0X_device_read_strobe>
 8006722:	4338      	orrs	r0, r7
 8006724:	4305      	orrs	r5, r0
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 8006726:	aa07      	add	r2, sp, #28
 8006728:	2190      	movs	r1, #144	; 0x90
 800672a:	4620      	mov	r0, r4
 800672c:	f000 ffea 	bl	8007704 <VL53L0X_RdDWord>
			Status |= VL53L0X_device_read_strobe(Dev);
 8006730:	b26d      	sxtb	r5, r5

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 8006732:	227c      	movs	r2, #124	; 0x7c
 8006734:	2194      	movs	r1, #148	; 0x94
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 8006736:	4305      	orrs	r5, r0
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 8006738:	4620      	mov	r0, r4
 800673a:	f001 f809 	bl	8007750 <VL53L0X_WrByte>
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 800673e:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 8006740:	4305      	orrs	r5, r0
			Status |= VL53L0X_device_read_strobe(Dev);
 8006742:	4620      	mov	r0, r4
 8006744:	f7ff fe2d 	bl	80063a2 <VL53L0X_device_read_strobe>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 8006748:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_device_read_strobe(Dev);
 800674a:	4305      	orrs	r5, r0
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 800674c:	aa08      	add	r2, sp, #32
 800674e:	2190      	movs	r1, #144	; 0x90
 8006750:	4620      	mov	r0, r4
 8006752:	f000 ffd7 	bl	8007704 <VL53L0X_RdDWord>
			Status |= VL53L0X_device_read_strobe(Dev);
 8006756:	b26d      	sxtb	r5, r5

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 8006758:	2273      	movs	r2, #115	; 0x73
 800675a:	2194      	movs	r1, #148	; 0x94
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 800675c:	4305      	orrs	r5, r0
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 800675e:	4620      	mov	r0, r4
 8006760:	f000 fff6 	bl	8007750 <VL53L0X_WrByte>
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 8006764:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 8006766:	4305      	orrs	r5, r0
			Status |= VL53L0X_device_read_strobe(Dev);
 8006768:	4620      	mov	r0, r4
 800676a:	f7ff fe1a 	bl	80063a2 <VL53L0X_device_read_strobe>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 800676e:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_device_read_strobe(Dev);
 8006770:	4305      	orrs	r5, r0
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006772:	aa06      	add	r2, sp, #24
 8006774:	2190      	movs	r1, #144	; 0x90
 8006776:	4620      	mov	r0, r4
 8006778:	f000 ffc4 	bl	8007704 <VL53L0X_RdDWord>
			Status |= VL53L0X_device_read_strobe(Dev);
 800677c:	b26d      	sxtb	r5, r5

			SignalRateMeasFixed1104_400_mm = (TmpDWord &
				0x000000ff) << 8;

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 800677e:	2274      	movs	r2, #116	; 0x74
 8006780:	2194      	movs	r1, #148	; 0x94
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006782:	4305      	orrs	r5, r0
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 8006784:	4620      	mov	r0, r4
				0x000000ff) << 8;
 8006786:	9f06      	ldr	r7, [sp, #24]
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 8006788:	f000 ffe2 	bl	8007750 <VL53L0X_WrByte>
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800678c:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 800678e:	4305      	orrs	r5, r0
			Status |= VL53L0X_device_read_strobe(Dev);
 8006790:	4620      	mov	r0, r4
 8006792:	f7ff fe06 	bl	80063a2 <VL53L0X_device_read_strobe>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 8006796:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_device_read_strobe(Dev);
 8006798:	4305      	orrs	r5, r0
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800679a:	aa06      	add	r2, sp, #24
 800679c:	2190      	movs	r1, #144	; 0x90
 800679e:	4620      	mov	r0, r4
 80067a0:	f000 ffb0 	bl	8007704 <VL53L0X_RdDWord>
				0x000000ff) << 8;
 80067a4:	023f      	lsls	r7, r7, #8

			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
				0xff000000) >> 24);
 80067a6:	f89d 301b 	ldrb.w	r3, [sp, #27]
			Status |= VL53L0X_device_read_strobe(Dev);
 80067aa:	b26d      	sxtb	r5, r5

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 80067ac:	2275      	movs	r2, #117	; 0x75
 80067ae:	2194      	movs	r1, #148	; 0x94
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80067b0:	4305      	orrs	r5, r0
			SignalRateMeasFixed1104_400_mm = (TmpDWord &
 80067b2:	b2bf      	uxth	r7, r7
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 80067b4:	4620      	mov	r0, r4
			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
 80067b6:	431f      	orrs	r7, r3
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 80067b8:	f000 ffca 	bl	8007750 <VL53L0X_WrByte>
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80067bc:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 80067be:	4305      	orrs	r5, r0
			Status |= VL53L0X_device_read_strobe(Dev);
 80067c0:	4620      	mov	r0, r4
 80067c2:	f7ff fdee 	bl	80063a2 <VL53L0X_device_read_strobe>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 80067c6:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_device_read_strobe(Dev);
 80067c8:	4305      	orrs	r5, r0
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80067ca:	aa06      	add	r2, sp, #24
 80067cc:	2190      	movs	r1, #144	; 0x90
 80067ce:	4620      	mov	r0, r4
 80067d0:	f000 ff98 	bl	8007704 <VL53L0X_RdDWord>

			DistMeasFixed1104_400_mm = (TmpDWord & 0x000000ff)
							<< 8;
 80067d4:	9b06      	ldr	r3, [sp, #24]
			Status |= VL53L0X_device_read_strobe(Dev);
 80067d6:	b26d      	sxtb	r5, r5
							<< 8;
 80067d8:	021b      	lsls	r3, r3, #8
			DistMeasFixed1104_400_mm = (TmpDWord & 0x000000ff)
 80067da:	b29b      	uxth	r3, r3

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 80067dc:	2276      	movs	r2, #118	; 0x76
 80067de:	2194      	movs	r1, #148	; 0x94
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80067e0:	4305      	orrs	r5, r0
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 80067e2:	4620      	mov	r0, r4
			DistMeasFixed1104_400_mm = (TmpDWord & 0x000000ff)
 80067e4:	9303      	str	r3, [sp, #12]
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 80067e6:	f000 ffb3 	bl	8007750 <VL53L0X_WrByte>
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80067ea:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 80067ec:	4305      	orrs	r5, r0
			Status |= VL53L0X_device_read_strobe(Dev);
 80067ee:	4620      	mov	r0, r4
 80067f0:	f7ff fdd7 	bl	80063a2 <VL53L0X_device_read_strobe>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 80067f4:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_device_read_strobe(Dev);
 80067f6:	4305      	orrs	r5, r0
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80067f8:	aa06      	add	r2, sp, #24
 80067fa:	2190      	movs	r1, #144	; 0x90
 80067fc:	4620      	mov	r0, r4
 80067fe:	f000 ff81 	bl	8007704 <VL53L0X_RdDWord>
			Status |= VL53L0X_device_read_strobe(Dev);
 8006802:	b26d      	sxtb	r5, r5

			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
							>> 24);
 8006804:	f89d 201b 	ldrb.w	r2, [sp, #27]
			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
 8006808:	9b03      	ldr	r3, [sp, #12]
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800680a:	4305      	orrs	r5, r0
 800680c:	b26d      	sxtb	r5, r5
			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
 800680e:	4313      	orrs	r3, r2
		}

		Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 8006810:	2200      	movs	r2, #0
 8006812:	2181      	movs	r1, #129	; 0x81
 8006814:	4620      	mov	r0, r4
 8006816:	9303      	str	r3, [sp, #12]
 8006818:	f000 ff9a 	bl	8007750 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 800681c:	2206      	movs	r2, #6
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 800681e:	4305      	orrs	r5, r0
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 8006820:	21ff      	movs	r1, #255	; 0xff
 8006822:	4620      	mov	r0, r4
 8006824:	f000 ff94 	bl	8007750 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 8006828:	b26d      	sxtb	r5, r5
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 800682a:	4305      	orrs	r5, r0
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 800682c:	f10d 0215 	add.w	r2, sp, #21
 8006830:	2183      	movs	r1, #131	; 0x83
 8006832:	4620      	mov	r0, r4
 8006834:	f000 fefd 	bl	8007632 <VL53L0X_RdByte>
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
 8006838:	f89d 2015 	ldrb.w	r2, [sp, #21]
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 800683c:	b26d      	sxtb	r5, r5
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 800683e:	4305      	orrs	r5, r0
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
 8006840:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
 8006844:	2183      	movs	r1, #131	; 0x83
 8006846:	4620      	mov	r0, r4
 8006848:	f000 ff82 	bl	8007750 <VL53L0X_WrByte>
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 800684c:	b26d      	sxtb	r5, r5
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
 800684e:	4305      	orrs	r5, r0
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8006850:	2201      	movs	r2, #1
 8006852:	21ff      	movs	r1, #255	; 0xff
 8006854:	4620      	mov	r0, r4
 8006856:	f000 ff7b 	bl	8007750 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
 800685a:	b26d      	sxtb	r5, r5
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800685c:	4305      	orrs	r5, r0
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 800685e:	2201      	movs	r2, #1
 8006860:	2100      	movs	r1, #0
 8006862:	4620      	mov	r0, r4
 8006864:	f000 ff74 	bl	8007750 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8006868:	b26d      	sxtb	r5, r5
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 800686a:	4305      	orrs	r5, r0

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800686c:	2200      	movs	r2, #0
 800686e:	21ff      	movs	r1, #255	; 0xff
 8006870:	4620      	mov	r0, r4
 8006872:	f000 ff6d 	bl	8007750 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8006876:	b26d      	sxtb	r5, r5
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8006878:	4305      	orrs	r5, r0
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 800687a:	2200      	movs	r2, #0
 800687c:	2180      	movs	r1, #128	; 0x80
 800687e:	4620      	mov	r0, r4
 8006880:	f000 ff66 	bl	8007750 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8006884:	b26d      	sxtb	r5, r5
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8006886:	4305      	orrs	r5, r0
 8006888:	b26d      	sxtb	r5, r5
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 800688a:	9b03      	ldr	r3, [sp, #12]
 800688c:	bb1d      	cbnz	r5, 80068d6 <VL53L0X_get_info_from_device+0x4f2>
		(ReadDataFromDeviceDone != 7)) {
		/* Assign to variable if status is ok */
		if (((option & 1) == 1) &&
 800688e:	f1ba 0f00 	cmp.w	sl, #0
 8006892:	d001      	beq.n	8006898 <VL53L0X_get_info_from_device+0x4b4>
 8006894:	07f0      	lsls	r0, r6, #31
 8006896:	d52a      	bpl.n	80068ee <VL53L0X_get_info_from_device+0x50a>
				Dev->Data.SpadData.RefGoodSpadMap[i] =
					NvmRefGoodSpadMap[i];
			}
		}

		if (((option & 2) == 2) &&
 8006898:	9a02      	ldr	r2, [sp, #8]
 800689a:	2a00      	cmp	r2, #0
 800689c:	d138      	bne.n	8006910 <VL53L0X_get_info_from_device+0x52c>
					ProductId);
			VL53L0X_COPYSTRING(ProductId_tmp, ProductId);

		}

		if (((option & 4) == 4) &&
 800689e:	9a01      	ldr	r2, [sp, #4]
 80068a0:	b1aa      	cbz	r2, 80068ce <VL53L0X_get_info_from_device+0x4ea>
 80068a2:	0772      	lsls	r2, r6, #29
 80068a4:	d413      	bmi.n	80068ce <VL53L0X_get_info_from_device+0x4ea>
			((ReadDataFromDeviceDone & 4) == 0)) {
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80068a6:	9a07      	ldr	r2, [sp, #28]
 80068a8:	f8c4 2118 	str.w	r2, [r4, #280]	; 0x118
						PartUIDUpper, PartUIDUpper);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
						PartUIDLower, PartUIDLower);

			SignalRateMeasFixed400mmFix =
 80068ac:	027f      	lsls	r7, r7, #9
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80068ae:	9a08      	ldr	r2, [sp, #32]
 80068b0:	f8c4 211c 	str.w	r2, [r4, #284]	; 0x11c
				VL53L0X_FIXPOINT97TOFIXPOINT1616(
					SignalRateMeasFixed1104_400_mm);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80068b4:	f8c4 7120 	str.w	r7, [r4, #288]	; 0x120
				SignalRateMeasFixed400mm,
				SignalRateMeasFixed400mmFix);

			OffsetMicroMeters = 0;
			if (DistMeasFixed1104_400_mm != 0) {
 80068b8:	b13b      	cbz	r3, 80068ca <VL53L0X_get_info_from_device+0x4e6>
					OffsetFixed1104_mm =
 80068ba:	f5a3 52c8 	sub.w	r2, r3, #6400	; 0x1900
						DistMeasFixed1104_400_mm -
						DistMeasTgtFixed1104_mm;
					OffsetMicroMeters = (OffsetFixed1104_mm
						* 1000) >> 4;
 80068be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80068c2:	4353      	muls	r3, r2
 80068c4:	091b      	lsrs	r3, r3, #4
					OffsetMicroMeters *= -1;
 80068c6:	425b      	negs	r3, r3
 80068c8:	b29b      	uxth	r3, r3
			}

			PALDevDataSet(Dev,
 80068ca:	b21b      	sxth	r3, r3
 80068cc:	60e3      	str	r3, [r4, #12]
				Part2PartOffsetAdjustmentNVMMicroMeter,
				OffsetMicroMeters);
		}
		byte = (uint8_t)(ReadDataFromDeviceDone|option);
 80068ce:	ea46 0608 	orr.w	r6, r6, r8
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone,
 80068d2:	f884 60f0 	strb.w	r6, [r4, #240]	; 0xf0
				byte);
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 80068d6:	4628      	mov	r0, r5
 80068d8:	b011      	add	sp, #68	; 0x44
 80068da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint8_t ReferenceSpadType = 0;
 80068de:	46d1      	mov	r9, sl
	uint8_t ReferenceSpadCount = 0;
 80068e0:	46d3      	mov	fp, sl
 80068e2:	e62d      	b.n	8006540 <VL53L0X_get_info_from_device+0x15c>
 80068e4:	46cb      	mov	fp, r9
 80068e6:	e62b      	b.n	8006540 <VL53L0X_get_info_from_device+0x15c>
	uint32_t SignalRateMeasFixed1104_400_mm = 0;
 80068e8:	2700      	movs	r7, #0
	uint32_t DistMeasFixed1104_400_mm = 0;
 80068ea:	463b      	mov	r3, r7
 80068ec:	e790      	b.n	8006810 <VL53L0X_get_info_from_device+0x42c>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80068ee:	f884 b113 	strb.w	fp, [r4, #275]	; 0x113
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80068f2:	f884 9114 	strb.w	r9, [r4, #276]	; 0x114
 80068f6:	f504 7195 	add.w	r1, r4, #298	; 0x12a
			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 80068fa:	462a      	mov	r2, r5
					NvmRefGoodSpadMap[i];
 80068fc:	f10d 0e24 	add.w	lr, sp, #36	; 0x24
				Dev->Data.SpadData.RefGoodSpadMap[i] =
 8006900:	f812 000e 	ldrb.w	r0, [r2, lr]
 8006904:	f801 0b01 	strb.w	r0, [r1], #1
			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 8006908:	3201      	adds	r2, #1
 800690a:	2a06      	cmp	r2, #6
 800690c:	d1f8      	bne.n	8006900 <VL53L0X_get_info_from_device+0x51c>
 800690e:	e7c3      	b.n	8006898 <VL53L0X_get_info_from_device+0x4b4>
		if (((option & 2) == 2) &&
 8006910:	07b1      	lsls	r1, r6, #30
 8006912:	d4c4      	bmi.n	800689e <VL53L0X_get_info_from_device+0x4ba>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8006914:	f89d 2016 	ldrb.w	r2, [sp, #22]
 8006918:	f884 20f1 	strb.w	r2, [r4, #241]	; 0xf1
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800691c:	f89d 2017 	ldrb.w	r2, [sp, #23]
 8006920:	f884 20f2 	strb.w	r2, [r4, #242]	; 0xf2
			VL53L0X_COPYSTRING(ProductId_tmp, ProductId);
 8006924:	a90b      	add	r1, sp, #44	; 0x2c
 8006926:	f104 00f3 	add.w	r0, r4, #243	; 0xf3
 800692a:	9302      	str	r3, [sp, #8]
 800692c:	f001 fd28 	bl	8008380 <strcpy>
 8006930:	9b02      	ldr	r3, [sp, #8]
 8006932:	e7b4      	b.n	800689e <VL53L0X_get_info_from_device+0x4ba>
 8006934:	464d      	mov	r5, r9
	return Status;
 8006936:	e7ce      	b.n	80068d6 <VL53L0X_get_info_from_device+0x4f2>

08006938 <VL53L0X_encode_timeout>:

	uint16_t encoded_timeout = 0;
	uint32_t ls_byte = 0;
	uint16_t ms_byte = 0;

	if (timeout_macro_clks > 0) {
 8006938:	b150      	cbz	r0, 8006950 <VL53L0X_encode_timeout+0x18>
		ls_byte = timeout_macro_clks - 1;
 800693a:	3801      	subs	r0, #1
 800693c:	2300      	movs	r3, #0

		while ((ls_byte & 0xFFFFFF00) > 0) {
 800693e:	f030 01ff 	bics.w	r1, r0, #255	; 0xff
 8006942:	b29a      	uxth	r2, r3
 8006944:	f103 0301 	add.w	r3, r3, #1
 8006948:	d103      	bne.n	8006952 <VL53L0X_encode_timeout+0x1a>
			ls_byte = ls_byte >> 1;
			ms_byte++;
		}

		encoded_timeout = (ms_byte << 8)
 800694a:	eb00 2002 	add.w	r0, r0, r2, lsl #8
 800694e:	b280      	uxth	r0, r0
				+ (uint16_t) (ls_byte & 0x000000FF);
	}

	return encoded_timeout;

}
 8006950:	4770      	bx	lr
			ls_byte = ls_byte >> 1;
 8006952:	0840      	lsrs	r0, r0, #1
 8006954:	e7f3      	b.n	800693e <VL53L0X_encode_timeout+0x6>

08006956 <VL53L0X_decode_timeout>:
	 * Decode 16-bit timeout register value - format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 8006956:	b2c3      	uxtb	r3, r0
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 8006958:	0a00      	lsrs	r0, r0, #8
 800695a:	fa03 f000 	lsl.w	r0, r3, r0

	return timeout_macro_clks;
}
 800695e:	3001      	adds	r0, #1
 8006960:	4770      	bx	lr
	...

08006964 <VL53L0X_calc_timeout_mclks>:
	macro_period_ps = (uint32_t)(macro_period_vclks
 8006964:	4808      	ldr	r0, [pc, #32]	; (8006988 <VL53L0X_calc_timeout_mclks+0x24>)

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
	macro_period_ns = (macro_period_ps + 500) / 1000;

	timeout_period_mclks =
		(uint32_t) (((timeout_period_us * 1000)
 8006966:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
	macro_period_ps = (uint32_t)(macro_period_vclks
 800696a:	4342      	muls	r2, r0
	macro_period_ns = (macro_period_ps + 500) / 1000;
 800696c:	f502 72fa 	add.w	r2, r2, #500	; 0x1f4
		+ (macro_period_ns / 2)) / macro_period_ns);
 8006970:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8006974:	fbb2 f0f0 	udiv	r0, r2, r0
	macro_period_ns = (macro_period_ps + 500) / 1000;
 8006978:	fbb2 f2f3 	udiv	r2, r2, r3
		+ (macro_period_ns / 2)) / macro_period_ns);
 800697c:	fb03 0001 	mla	r0, r3, r1, r0

	return timeout_period_mclks;
}
 8006980:	fbb0 f0f2 	udiv	r0, r0, r2
 8006984:	4770      	bx	lr
 8006986:	bf00      	nop
 8006988:	003a2f00 	.word	0x003a2f00

0800698c <VL53L0X_calc_timeout_us>:

/* To convert register value into us */
uint32_t VL53L0X_calc_timeout_us(VL53L0X_DEV Dev,
		uint16_t timeout_period_mclks,
		uint8_t vcsel_period_pclks)
{
 800698c:	b510      	push	{r4, lr}
	macro_period_ps = (uint32_t)(macro_period_vclks
 800698e:	4b08      	ldr	r3, [pc, #32]	; (80069b0 <VL53L0X_calc_timeout_us+0x24>)
 8006990:	435a      	muls	r2, r3
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t actual_timeout_period_us = 0;

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
	macro_period_ns = (macro_period_ps + 500) / 1000;
 8006992:	f502 72fa 	add.w	r2, r2, #500	; 0x1f4
 8006996:	f44f 707a 	mov.w	r0, #1000	; 0x3e8

	actual_timeout_period_us =
		((timeout_period_mclks * macro_period_ns)
		+ (macro_period_ns / 2)) / 1000;
 800699a:	f44f 64fa 	mov.w	r4, #2000	; 0x7d0
	macro_period_ns = (macro_period_ps + 500) / 1000;
 800699e:	fbb2 f3f0 	udiv	r3, r2, r0
		+ (macro_period_ns / 2)) / 1000;
 80069a2:	fbb2 f2f4 	udiv	r2, r2, r4
 80069a6:	fb01 2203 	mla	r2, r1, r3, r2

	return actual_timeout_period_us;
}
 80069aa:	fbb2 f0f0 	udiv	r0, r2, r0
 80069ae:	bd10      	pop	{r4, pc}
 80069b0:	003a2f00 	.word	0x003a2f00

080069b4 <get_sequence_step_timeout>:


VL53L0X_Error get_sequence_step_timeout(VL53L0X_DEV Dev,
				VL53L0X_SequenceStepId SequenceStepId,
				uint32_t *pTimeOutMicroSecs)
{
 80069b4:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
	uint16_t PreRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks = 0;
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 80069b8:	2902      	cmp	r1, #2
	uint8_t EncodedTimeOutByte = 0;
 80069ba:	f04f 0400 	mov.w	r4, #0
{
 80069be:	4606      	mov	r6, r0
 80069c0:	4690      	mov	r8, r2
	uint8_t EncodedTimeOutByte = 0;
 80069c2:	f88d 4003 	strb.w	r4, [sp, #3]
	uint16_t PreRangeEncodedTimeOut = 0;
 80069c6:	f8ad 4004 	strh.w	r4, [sp, #4]
	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 80069ca:	d81d      	bhi.n	8006a08 <get_sequence_step_timeout+0x54>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 80069cc:	f10d 0202 	add.w	r2, sp, #2
 80069d0:	4621      	mov	r1, r4
 80069d2:	f7fe fba7 	bl	8005124 <VL53L0X_GetVcselPulsePeriod>
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		if (Status == VL53L0X_ERROR_NONE) {
 80069d6:	4605      	mov	r5, r0
 80069d8:	b930      	cbnz	r0, 80069e8 <get_sequence_step_timeout+0x34>
			Status = VL53L0X_RdByte(Dev,
 80069da:	f10d 0203 	add.w	r2, sp, #3
 80069de:	2146      	movs	r1, #70	; 0x46
 80069e0:	4630      	mov	r0, r6
 80069e2:	f000 fe26 	bl	8007632 <VL53L0X_RdByte>
 80069e6:	4605      	mov	r5, r0
					VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
					&EncodedTimeOutByte);
		}
		MsrcTimeOutMClks = VL53L0X_decode_timeout(EncodedTimeOutByte);
 80069e8:	f89d 0003 	ldrb.w	r0, [sp, #3]
				Status = VL53L0X_RdWord(Dev,
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
			}

			PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 80069ec:	f7ff ffb3 	bl	8006956 <VL53L0X_decode_timeout>
					PreRangeEncodedTimeOut);

			TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 80069f0:	f89d 2002 	ldrb.w	r2, [sp, #2]
 80069f4:	b281      	uxth	r1, r0
			FinalRangeTimeOutMClks = VL53L0X_decode_timeout(
					FinalRangeEncodedTimeOut);
		}

		FinalRangeTimeOutMClks -= PreRangeTimeOutMClks;
		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 80069f6:	4630      	mov	r0, r6
 80069f8:	f7ff ffc8 	bl	800698c <VL53L0X_calc_timeout_us>
						FinalRangeTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	}

	*pTimeOutMicroSecs = TimeoutMicroSeconds;
 80069fc:	f8c8 0000 	str.w	r0, [r8]

	return Status;
}
 8006a00:	4628      	mov	r0, r5
 8006a02:	b004      	add	sp, #16
 8006a04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 8006a08:	2903      	cmp	r1, #3
 8006a0a:	d118      	bne.n	8006a3e <get_sequence_step_timeout+0x8a>
		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8006a0c:	f10d 0202 	add.w	r2, sp, #2
 8006a10:	4621      	mov	r1, r4
 8006a12:	f7fe fb87 	bl	8005124 <VL53L0X_GetVcselPulsePeriod>
		if (Status == VL53L0X_ERROR_NONE) {
 8006a16:	4605      	mov	r5, r0
 8006a18:	2800      	cmp	r0, #0
 8006a1a:	d14a      	bne.n	8006ab2 <get_sequence_step_timeout+0xfe>
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8006a1c:	4601      	mov	r1, r0
 8006a1e:	f10d 0202 	add.w	r2, sp, #2
 8006a22:	4630      	mov	r0, r6
 8006a24:	f7fe fb7e 	bl	8005124 <VL53L0X_GetVcselPulsePeriod>
			if (Status == VL53L0X_ERROR_NONE) {
 8006a28:	4605      	mov	r5, r0
 8006a2a:	b928      	cbnz	r0, 8006a38 <get_sequence_step_timeout+0x84>
				Status = VL53L0X_RdWord(Dev,
 8006a2c:	aa01      	add	r2, sp, #4
 8006a2e:	2151      	movs	r1, #81	; 0x51
 8006a30:	4630      	mov	r0, r6
 8006a32:	f000 fe47 	bl	80076c4 <VL53L0X_RdWord>
 8006a36:	4605      	mov	r5, r0
			PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 8006a38:	f8bd 0004 	ldrh.w	r0, [sp, #4]
 8006a3c:	e7d6      	b.n	80069ec <get_sequence_step_timeout+0x38>
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 8006a3e:	2904      	cmp	r1, #4
 8006a40:	d139      	bne.n	8006ab6 <get_sequence_step_timeout+0x102>
		VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 8006a42:	a902      	add	r1, sp, #8
 8006a44:	f7fe fbc1 	bl	80051ca <VL53L0X_GetSequenceStepEnables>
		if (SchedulerSequenceSteps.PreRangeOn) {
 8006a48:	f89d 100b 	ldrb.w	r1, [sp, #11]
 8006a4c:	b369      	cbz	r1, 8006aaa <get_sequence_step_timeout+0xf6>
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8006a4e:	f10d 0202 	add.w	r2, sp, #2
 8006a52:	4621      	mov	r1, r4
 8006a54:	4630      	mov	r0, r6
 8006a56:	f7fe fb65 	bl	8005124 <VL53L0X_GetVcselPulsePeriod>
 8006a5a:	4605      	mov	r5, r0
 8006a5c:	4607      	mov	r7, r0
			if (Status == VL53L0X_ERROR_NONE) {
 8006a5e:	bb30      	cbnz	r0, 8006aae <get_sequence_step_timeout+0xfa>
				Status = VL53L0X_RdWord(Dev,
 8006a60:	aa01      	add	r2, sp, #4
 8006a62:	2151      	movs	r1, #81	; 0x51
 8006a64:	4630      	mov	r0, r6
 8006a66:	f000 fe2d 	bl	80076c4 <VL53L0X_RdWord>
 8006a6a:	4605      	mov	r5, r0
				PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 8006a6c:	f8bd 0004 	ldrh.w	r0, [sp, #4]
 8006a70:	f7ff ff71 	bl	8006956 <VL53L0X_decode_timeout>
 8006a74:	b284      	uxth	r4, r0
		if (Status == VL53L0X_ERROR_NONE) {
 8006a76:	b99d      	cbnz	r5, 8006aa0 <get_sequence_step_timeout+0xec>
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8006a78:	f10d 0202 	add.w	r2, sp, #2
 8006a7c:	2101      	movs	r1, #1
 8006a7e:	4630      	mov	r0, r6
 8006a80:	f7fe fb50 	bl	8005124 <VL53L0X_GetVcselPulsePeriod>
		if (Status == VL53L0X_ERROR_NONE) {
 8006a84:	4605      	mov	r5, r0
 8006a86:	b990      	cbnz	r0, 8006aae <get_sequence_step_timeout+0xfa>
			Status = VL53L0X_RdWord(Dev,
 8006a88:	f10d 0206 	add.w	r2, sp, #6
 8006a8c:	2171      	movs	r1, #113	; 0x71
 8006a8e:	4630      	mov	r0, r6
 8006a90:	f000 fe18 	bl	80076c4 <VL53L0X_RdWord>
 8006a94:	4605      	mov	r5, r0
			FinalRangeTimeOutMClks = VL53L0X_decode_timeout(
 8006a96:	f8bd 0006 	ldrh.w	r0, [sp, #6]
 8006a9a:	f7ff ff5c 	bl	8006956 <VL53L0X_decode_timeout>
 8006a9e:	b287      	uxth	r7, r0
		FinalRangeTimeOutMClks -= PreRangeTimeOutMClks;
 8006aa0:	1b3c      	subs	r4, r7, r4
		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 8006aa2:	f89d 2002 	ldrb.w	r2, [sp, #2]
 8006aa6:	b2a1      	uxth	r1, r4
 8006aa8:	e7a5      	b.n	80069f6 <get_sequence_step_timeout+0x42>
		PreRangeTimeOutMClks = 0;
 8006aaa:	460c      	mov	r4, r1
 8006aac:	e7e4      	b.n	8006a78 <get_sequence_step_timeout+0xc4>
	uint16_t FinalRangeTimeOutMClks = 0;
 8006aae:	2700      	movs	r7, #0
 8006ab0:	e7f6      	b.n	8006aa0 <get_sequence_step_timeout+0xec>
	uint32_t TimeoutMicroSeconds = 0;
 8006ab2:	4620      	mov	r0, r4
 8006ab4:	e7a2      	b.n	80069fc <get_sequence_step_timeout+0x48>
 8006ab6:	4620      	mov	r0, r4
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006ab8:	4625      	mov	r5, r4
 8006aba:	e79f      	b.n	80069fc <get_sequence_step_timeout+0x48>

08006abc <set_sequence_step_timeout>:


VL53L0X_Error set_sequence_step_timeout(VL53L0X_DEV Dev,
					VL53L0X_SequenceStepId SequenceStepId,
					uint32_t TimeOutMicroSecs)
{
 8006abc:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint16_t MsrcRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks;
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 8006abe:	2902      	cmp	r1, #2
{
 8006ac0:	b085      	sub	sp, #20
 8006ac2:	4605      	mov	r5, r0
 8006ac4:	4617      	mov	r7, r2
	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 8006ac6:	d81e      	bhi.n	8006b06 <set_sequence_step_timeout+0x4a>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8006ac8:	f10d 0205 	add.w	r2, sp, #5
 8006acc:	2100      	movs	r1, #0
 8006ace:	f7fe fb29 	bl	8005124 <VL53L0X_GetVcselPulsePeriod>
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

		if (Status == VL53L0X_ERROR_NONE) {
 8006ad2:	4604      	mov	r4, r0
 8006ad4:	b9a0      	cbnz	r0, 8006b00 <set_sequence_step_timeout+0x44>
			MsrcRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(Dev,
 8006ad6:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8006ada:	4639      	mov	r1, r7
 8006adc:	4628      	mov	r0, r5
 8006ade:	f7ff ff41 	bl	8006964 <VL53L0X_calc_timeout_mclks>
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);

			if (MsrcRangeTimeOutMClks > 256)
 8006ae2:	b283      	uxth	r3, r0
 8006ae4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
				MsrcEncodedTimeOut = 255;
			else
				MsrcEncodedTimeOut =
 8006ae8:	bf9a      	itte	ls
 8006aea:	f100 32ff 	addls.w	r2, r0, #4294967295
 8006aee:	b2d2      	uxtbls	r2, r2
				MsrcEncodedTimeOut = 255;
 8006af0:	22ff      	movhi	r2, #255	; 0xff
					(uint8_t)MsrcRangeTimeOutMClks - 1;

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8006af2:	f8a5 20d8 	strh.w	r2, [r5, #216]	; 0xd8
				LastEncodedTimeout,
				MsrcEncodedTimeOut);
		}

		if (Status == VL53L0X_ERROR_NONE) {
			Status = VL53L0X_WrByte(Dev,
 8006af6:	2146      	movs	r1, #70	; 0x46
 8006af8:	4628      	mov	r0, r5
 8006afa:	f000 fe29 	bl	8007750 <VL53L0X_WrByte>
 8006afe:	4604      	mov	r4, r0
		} else
			Status = VL53L0X_ERROR_INVALID_PARAMS;

	}
	return Status;
}
 8006b00:	4620      	mov	r0, r4
 8006b02:	b005      	add	sp, #20
 8006b04:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 8006b06:	2903      	cmp	r1, #3
 8006b08:	d11f      	bne.n	8006b4a <set_sequence_step_timeout+0x8e>
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8006b0a:	f10d 0205 	add.w	r2, sp, #5
 8006b0e:	2100      	movs	r1, #0
 8006b10:	f7fe fb08 	bl	8005124 <VL53L0X_GetVcselPulsePeriod>
					VL53L0X_calc_timeout_mclks(Dev,
 8006b14:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8006b18:	4639      	mov	r1, r7
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8006b1a:	4604      	mov	r4, r0
					VL53L0X_calc_timeout_mclks(Dev,
 8006b1c:	4628      	mov	r0, r5
 8006b1e:	f7ff ff21 	bl	8006964 <VL53L0X_calc_timeout_mclks>
				PreRangeEncodedTimeOut = VL53L0X_encode_timeout(
 8006b22:	b280      	uxth	r0, r0
 8006b24:	f7ff ff08 	bl	8006938 <VL53L0X_encode_timeout>
 8006b28:	4602      	mov	r2, r0
 8006b2a:	f8ad 0006 	strh.w	r0, [sp, #6]
				VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8006b2e:	f8a5 00d8 	strh.w	r0, [r5, #216]	; 0xd8
			if (Status == VL53L0X_ERROR_NONE) {
 8006b32:	2c00      	cmp	r4, #0
 8006b34:	d1e4      	bne.n	8006b00 <set_sequence_step_timeout+0x44>
				Status = VL53L0X_WrWord(Dev,
 8006b36:	2151      	movs	r1, #81	; 0x51
 8006b38:	4628      	mov	r0, r5
 8006b3a:	f000 fe19 	bl	8007770 <VL53L0X_WrWord>
			if (Status == VL53L0X_ERROR_NONE) {
 8006b3e:	4604      	mov	r4, r0
 8006b40:	2800      	cmp	r0, #0
 8006b42:	d1dd      	bne.n	8006b00 <set_sequence_step_timeout+0x44>
				VL53L0X_SETDEVICESPECIFICPARAMETER(
 8006b44:	f8c5 70e4 	str.w	r7, [r5, #228]	; 0xe4
 8006b48:	e7da      	b.n	8006b00 <set_sequence_step_timeout+0x44>
		} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 8006b4a:	2904      	cmp	r1, #4
 8006b4c:	d13b      	bne.n	8006bc6 <set_sequence_step_timeout+0x10a>
			VL53L0X_GetSequenceStepEnables(Dev,
 8006b4e:	a902      	add	r1, sp, #8
 8006b50:	f7fe fb3b 	bl	80051ca <VL53L0X_GetSequenceStepEnables>
			if (SchedulerSequenceSteps.PreRangeOn) {
 8006b54:	f89d 600b 	ldrb.w	r6, [sp, #11]
 8006b58:	b1b6      	cbz	r6, 8006b88 <set_sequence_step_timeout+0xcc>
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8006b5a:	f10d 0205 	add.w	r2, sp, #5
 8006b5e:	2100      	movs	r1, #0
 8006b60:	4628      	mov	r0, r5
 8006b62:	f7fe fadf 	bl	8005124 <VL53L0X_GetVcselPulsePeriod>
				if (Status == VL53L0X_ERROR_NONE) {
 8006b66:	4604      	mov	r4, r0
 8006b68:	2800      	cmp	r0, #0
 8006b6a:	d1c9      	bne.n	8006b00 <set_sequence_step_timeout+0x44>
					Status = VL53L0X_RdWord(Dev, 0x51,
 8006b6c:	f10d 0206 	add.w	r2, sp, #6
 8006b70:	2151      	movs	r1, #81	; 0x51
 8006b72:	4628      	mov	r0, r5
 8006b74:	f000 fda6 	bl	80076c4 <VL53L0X_RdWord>
 8006b78:	4604      	mov	r4, r0
						VL53L0X_decode_timeout(
 8006b7a:	f8bd 0006 	ldrh.w	r0, [sp, #6]
 8006b7e:	f7ff feea 	bl	8006956 <VL53L0X_decode_timeout>
			if (Status == VL53L0X_ERROR_NONE) {
 8006b82:	2c00      	cmp	r4, #0
 8006b84:	d1bc      	bne.n	8006b00 <set_sequence_step_timeout+0x44>
					PreRangeTimeOutMClks =
 8006b86:	b286      	uxth	r6, r0
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8006b88:	f10d 0205 	add.w	r2, sp, #5
 8006b8c:	2101      	movs	r1, #1
 8006b8e:	4628      	mov	r0, r5
 8006b90:	f7fe fac8 	bl	8005124 <VL53L0X_GetVcselPulsePeriod>
			if (Status == VL53L0X_ERROR_NONE) {
 8006b94:	4604      	mov	r4, r0
 8006b96:	2800      	cmp	r0, #0
 8006b98:	d1b2      	bne.n	8006b00 <set_sequence_step_timeout+0x44>
					VL53L0X_calc_timeout_mclks(Dev,
 8006b9a:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8006b9e:	4639      	mov	r1, r7
 8006ba0:	4628      	mov	r0, r5
 8006ba2:	f7ff fedf 	bl	8006964 <VL53L0X_calc_timeout_mclks>
				FinalRangeTimeOutMClks += PreRangeTimeOutMClks;
 8006ba6:	fa16 f080 	uxtah	r0, r6, r0
				FinalRangeEncodedTimeOut =
 8006baa:	b280      	uxth	r0, r0
 8006bac:	f7ff fec4 	bl	8006938 <VL53L0X_encode_timeout>
					Status = VL53L0X_WrWord(Dev, 0x71,
 8006bb0:	2171      	movs	r1, #113	; 0x71
 8006bb2:	4602      	mov	r2, r0
 8006bb4:	4628      	mov	r0, r5
 8006bb6:	f000 fddb 	bl	8007770 <VL53L0X_WrWord>
				if (Status == VL53L0X_ERROR_NONE) {
 8006bba:	4604      	mov	r4, r0
 8006bbc:	2800      	cmp	r0, #0
 8006bbe:	d19f      	bne.n	8006b00 <set_sequence_step_timeout+0x44>
					VL53L0X_SETDEVICESPECIFICPARAMETER(
 8006bc0:	f8c5 70dc 	str.w	r7, [r5, #220]	; 0xdc
 8006bc4:	e79c      	b.n	8006b00 <set_sequence_step_timeout+0x44>
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006bc6:	f06f 0403 	mvn.w	r4, #3
 8006bca:	e799      	b.n	8006b00 <set_sequence_step_timeout+0x44>

08006bcc <VL53L0X_set_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_set_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 8006bcc:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
	uint8_t MaxFinalVcselPeriodPCLK = 14;
	uint32_t MeasurementTimingBudgetMicroSeconds;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t PreRangeTimeoutMicroSeconds;
	uint32_t MsrcTimeoutMicroSeconds;
	uint8_t PhaseCalInt = 0;
 8006bd0:	2300      	movs	r3, #0

	/* Check if valid clock period requested */

	if ((VCSELPulsePeriodPCLK % 2) != 0) {
 8006bd2:	f012 0701 	ands.w	r7, r2, #1
{
 8006bd6:	4605      	mov	r5, r0
 8006bd8:	4688      	mov	r8, r1
 8006bda:	4616      	mov	r6, r2
	uint8_t PhaseCalInt = 0;
 8006bdc:	f88d 3003 	strb.w	r3, [sp, #3]
	if ((VCSELPulsePeriodPCLK % 2) != 0) {
 8006be0:	f040 80e5 	bne.w	8006dae <VL53L0X_set_vcsel_pulse_period+0x1e2>
		/* Value must be an even number */
		Status = VL53L0X_ERROR_INVALID_PARAMS;
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE &&
 8006be4:	2900      	cmp	r1, #0
 8006be6:	d143      	bne.n	8006c70 <VL53L0X_set_vcsel_pulse_period+0xa4>
 8006be8:	f1a2 030c 	sub.w	r3, r2, #12
 8006bec:	2b06      	cmp	r3, #6
 8006bee:	f200 80de 	bhi.w	8006dae <VL53L0X_set_vcsel_pulse_period+0x1e2>


	if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE) {

		/* Set phase check limits */
		if (VCSELPulsePeriodPCLK == 12) {
 8006bf2:	2a0c      	cmp	r2, #12
 8006bf4:	d178      	bne.n	8006ce8 <VL53L0X_set_vcsel_pulse_period+0x11c>

			Status = VL53L0X_WrByte(Dev,
 8006bf6:	2218      	movs	r2, #24
			Status = VL53L0X_WrByte(Dev,
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 14) {

			Status = VL53L0X_WrByte(Dev,
 8006bf8:	2157      	movs	r1, #87	; 0x57
 8006bfa:	f000 fda9 	bl	8007750 <VL53L0X_WrByte>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x30);
			Status = VL53L0X_WrByte(Dev,
 8006bfe:	2208      	movs	r2, #8
 8006c00:	2156      	movs	r1, #86	; 0x56
 8006c02:	4628      	mov	r0, r5
 8006c04:	f000 fda4 	bl	8007750 <VL53L0X_WrByte>
	}


	/* Re-calculate and apply timeouts, in macro periods */

	if (Status == VL53L0X_ERROR_NONE) {
 8006c08:	2800      	cmp	r0, #0
 8006c0a:	d16a      	bne.n	8006ce2 <VL53L0X_set_vcsel_pulse_period+0x116>
	vcsel_period_reg = (vcsel_period_pclks >> 1) - 1;
 8006c0c:	0874      	lsrs	r4, r6, #1
 8006c0e:	3c01      	subs	r4, #1
 8006c10:	b2e4      	uxtb	r4, r4
		* For the MSRC timeout, the same applies - this timeout being
		* dependant on the pre-range vcsel period.
		*/
		switch (VcselPeriodType) {
		case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
			Status = get_sequence_step_timeout(Dev,
 8006c12:	aa02      	add	r2, sp, #8
 8006c14:	2103      	movs	r1, #3
 8006c16:	4628      	mov	r0, r5
 8006c18:	f7ff fecc 	bl	80069b4 <get_sequence_step_timeout>
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 8006c1c:	b9b0      	cbnz	r0, 8006c4c <VL53L0X_set_vcsel_pulse_period+0x80>
				Status = get_sequence_step_timeout(Dev,
 8006c1e:	aa03      	add	r2, sp, #12
 8006c20:	2102      	movs	r1, #2
 8006c22:	4628      	mov	r0, r5
 8006c24:	f7ff fec6 	bl	80069b4 <get_sequence_step_timeout>
					VL53L0X_SEQUENCESTEP_MSRC,
					&MsrcTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 8006c28:	b980      	cbnz	r0, 8006c4c <VL53L0X_set_vcsel_pulse_period+0x80>
				Status = VL53L0X_WrByte(Dev,
 8006c2a:	4622      	mov	r2, r4
 8006c2c:	2150      	movs	r1, #80	; 0x50
 8006c2e:	4628      	mov	r0, r5
 8006c30:	f000 fd8e 	bl	8007750 <VL53L0X_WrByte>
				VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 8006c34:	b950      	cbnz	r0, 8006c4c <VL53L0X_set_vcsel_pulse_period+0x80>
				Status = set_sequence_step_timeout(Dev,
 8006c36:	9a02      	ldr	r2, [sp, #8]
 8006c38:	2103      	movs	r1, #3
 8006c3a:	4628      	mov	r0, r5
 8006c3c:	f7ff ff3e 	bl	8006abc <set_sequence_step_timeout>
					VL53L0X_SEQUENCESTEP_PRE_RANGE,
					PreRangeTimeoutMicroSeconds);


			if (Status == VL53L0X_ERROR_NONE)
 8006c40:	b920      	cbnz	r0, 8006c4c <VL53L0X_set_vcsel_pulse_period+0x80>
				Status = set_sequence_step_timeout(Dev,
 8006c42:	9a03      	ldr	r2, [sp, #12]
 8006c44:	2102      	movs	r1, #2
 8006c46:	4628      	mov	r0, r5
 8006c48:	f7ff ff38 	bl	8006abc <set_sequence_step_timeout>
					VL53L0X_SEQUENCESTEP_MSRC,
					MsrcTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8006c4c:	f885 60e8 	strb.w	r6, [r5, #232]	; 0xe8
			Status = VL53L0X_ERROR_INVALID_PARAMS;
		}
	}

	/* Finally, the timing budget must be re-applied */
	if (Status == VL53L0X_ERROR_NONE) {
 8006c50:	2800      	cmp	r0, #0
 8006c52:	d146      	bne.n	8006ce2 <VL53L0X_set_vcsel_pulse_period+0x116>
		VL53L0X_GETPARAMETERFIELD(Dev,
			MeasurementTimingBudgetMicroSeconds,
			MeasurementTimingBudgetMicroSeconds);

		Status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 8006c54:	6969      	ldr	r1, [r5, #20]
 8006c56:	4628      	mov	r0, r5
 8006c58:	f7fe fa60 	bl	800511c <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
	}

	/* Perform the phase calibration. This is needed after changing on
	 * vcsel period.
	 * get_data_enable = 0, restore_config = 1 */
	if (Status == VL53L0X_ERROR_NONE)
 8006c5c:	2800      	cmp	r0, #0
 8006c5e:	d140      	bne.n	8006ce2 <VL53L0X_set_vcsel_pulse_period+0x116>
		Status = VL53L0X_perform_phase_calibration(
 8006c60:	4602      	mov	r2, r0
 8006c62:	2301      	movs	r3, #1
 8006c64:	f10d 0103 	add.w	r1, sp, #3
 8006c68:	4628      	mov	r0, r5
 8006c6a:	f7ff f9e1 	bl	8006030 <VL53L0X_perform_phase_calibration>
 8006c6e:	e038      	b.n	8006ce2 <VL53L0X_set_vcsel_pulse_period+0x116>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE &&
 8006c70:	2901      	cmp	r1, #1
 8006c72:	f040 8092 	bne.w	8006d9a <VL53L0X_set_vcsel_pulse_period+0x1ce>
 8006c76:	f1a2 0308 	sub.w	r3, r2, #8
 8006c7a:	2b06      	cmp	r3, #6
 8006c7c:	f200 8097 	bhi.w	8006dae <VL53L0X_set_vcsel_pulse_period+0x1e2>
		if (VCSELPulsePeriodPCLK == 8) {
 8006c80:	2a08      	cmp	r2, #8
 8006c82:	d13d      	bne.n	8006d00 <VL53L0X_set_vcsel_pulse_period+0x134>
			Status = VL53L0X_WrByte(Dev,
 8006c84:	2210      	movs	r2, #16
 8006c86:	2148      	movs	r1, #72	; 0x48
 8006c88:	f000 fd62 	bl	8007750 <VL53L0X_WrByte>
			Status = VL53L0X_WrByte(Dev,
 8006c8c:	4632      	mov	r2, r6
 8006c8e:	2147      	movs	r1, #71	; 0x47
 8006c90:	4628      	mov	r0, r5
 8006c92:	f000 fd5d 	bl	8007750 <VL53L0X_WrByte>
			Status |= VL53L0X_WrByte(Dev,
 8006c96:	2202      	movs	r2, #2
			Status = VL53L0X_WrByte(Dev,
 8006c98:	4604      	mov	r4, r0
			Status |= VL53L0X_WrByte(Dev,
 8006c9a:	2132      	movs	r1, #50	; 0x32
 8006c9c:	4628      	mov	r0, r5
 8006c9e:	f000 fd57 	bl	8007750 <VL53L0X_WrByte>
			Status |= VL53L0X_WrByte(Dev,
 8006ca2:	220c      	movs	r2, #12
			Status |= VL53L0X_WrByte(Dev,
 8006ca4:	4304      	orrs	r4, r0
			Status |= VL53L0X_WrByte(Dev,
 8006ca6:	2130      	movs	r1, #48	; 0x30
 8006ca8:	4628      	mov	r0, r5
 8006caa:	f000 fd51 	bl	8007750 <VL53L0X_WrByte>
			Status |= VL53L0X_WrByte(Dev,
 8006cae:	b264      	sxtb	r4, r4
			Status |= VL53L0X_WrByte(Dev,
 8006cb0:	4304      	orrs	r4, r0
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8006cb2:	4642      	mov	r2, r8
 8006cb4:	21ff      	movs	r1, #255	; 0xff
 8006cb6:	4628      	mov	r0, r5
 8006cb8:	f000 fd4a 	bl	8007750 <VL53L0X_WrByte>
			Status |= VL53L0X_WrByte(Dev,
 8006cbc:	b264      	sxtb	r4, r4
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8006cbe:	4304      	orrs	r4, r0
 8006cc0:	b264      	sxtb	r4, r4
			Status |= VL53L0X_WrByte(Dev,
 8006cc2:	2230      	movs	r2, #48	; 0x30
			Status |= VL53L0X_WrByte(Dev,
 8006cc4:	2130      	movs	r1, #48	; 0x30
 8006cc6:	4628      	mov	r0, r5
 8006cc8:	f000 fd42 	bl	8007750 <VL53L0X_WrByte>
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8006ccc:	463a      	mov	r2, r7
			Status |= VL53L0X_WrByte(Dev,
 8006cce:	4304      	orrs	r4, r0
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8006cd0:	21ff      	movs	r1, #255	; 0xff
 8006cd2:	4628      	mov	r0, r5
 8006cd4:	f000 fd3c 	bl	8007750 <VL53L0X_WrByte>
			Status |= VL53L0X_WrByte(Dev,
 8006cd8:	b264      	sxtb	r4, r4
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8006cda:	4320      	orrs	r0, r4
 8006cdc:	b240      	sxtb	r0, r0
	if (Status == VL53L0X_ERROR_NONE) {
 8006cde:	2800      	cmp	r0, #0
 8006ce0:	d068      	beq.n	8006db4 <VL53L0X_set_vcsel_pulse_period+0x1e8>
			Dev, &PhaseCalInt, 0, 1);

	return Status;
}
 8006ce2:	b004      	add	sp, #16
 8006ce4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		} else if (VCSELPulsePeriodPCLK == 14) {
 8006ce8:	2a0e      	cmp	r2, #14
 8006cea:	d101      	bne.n	8006cf0 <VL53L0X_set_vcsel_pulse_period+0x124>
			Status = VL53L0X_WrByte(Dev,
 8006cec:	2230      	movs	r2, #48	; 0x30
 8006cee:	e783      	b.n	8006bf8 <VL53L0X_set_vcsel_pulse_period+0x2c>
		} else if (VCSELPulsePeriodPCLK == 16) {
 8006cf0:	2a10      	cmp	r2, #16
 8006cf2:	d101      	bne.n	8006cf8 <VL53L0X_set_vcsel_pulse_period+0x12c>
			Status = VL53L0X_WrByte(Dev,
 8006cf4:	2240      	movs	r2, #64	; 0x40
 8006cf6:	e77f      	b.n	8006bf8 <VL53L0X_set_vcsel_pulse_period+0x2c>
		} else if (VCSELPulsePeriodPCLK == 18) {
 8006cf8:	2a12      	cmp	r2, #18
 8006cfa:	d14e      	bne.n	8006d9a <VL53L0X_set_vcsel_pulse_period+0x1ce>
			Status = VL53L0X_WrByte(Dev,
 8006cfc:	2250      	movs	r2, #80	; 0x50
 8006cfe:	e77b      	b.n	8006bf8 <VL53L0X_set_vcsel_pulse_period+0x2c>
		} else if (VCSELPulsePeriodPCLK == 10) {
 8006d00:	2a0a      	cmp	r2, #10
 8006d02:	d120      	bne.n	8006d46 <VL53L0X_set_vcsel_pulse_period+0x17a>
			Status = VL53L0X_WrByte(Dev,
 8006d04:	2228      	movs	r2, #40	; 0x28
 8006d06:	2148      	movs	r1, #72	; 0x48
 8006d08:	f000 fd22 	bl	8007750 <VL53L0X_WrByte>
			Status = VL53L0X_WrByte(Dev,
 8006d0c:	2208      	movs	r2, #8
 8006d0e:	2147      	movs	r1, #71	; 0x47
 8006d10:	4628      	mov	r0, r5
 8006d12:	f000 fd1d 	bl	8007750 <VL53L0X_WrByte>
			Status |= VL53L0X_WrByte(Dev,
 8006d16:	2203      	movs	r2, #3
			Status = VL53L0X_WrByte(Dev,
 8006d18:	4604      	mov	r4, r0
			Status |= VL53L0X_WrByte(Dev,
 8006d1a:	2132      	movs	r1, #50	; 0x32
 8006d1c:	4628      	mov	r0, r5
 8006d1e:	f000 fd17 	bl	8007750 <VL53L0X_WrByte>
 8006d22:	4304      	orrs	r4, r0
 8006d24:	b264      	sxtb	r4, r4
			Status |= VL53L0X_WrByte(Dev,
 8006d26:	2209      	movs	r2, #9
			Status |= VL53L0X_WrByte(Dev,
 8006d28:	2130      	movs	r1, #48	; 0x30
 8006d2a:	4628      	mov	r0, r5
 8006d2c:	f000 fd10 	bl	8007750 <VL53L0X_WrByte>
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8006d30:	4642      	mov	r2, r8
			Status |= VL53L0X_WrByte(Dev,
 8006d32:	4304      	orrs	r4, r0
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8006d34:	21ff      	movs	r1, #255	; 0xff
 8006d36:	4628      	mov	r0, r5
 8006d38:	f000 fd0a 	bl	8007750 <VL53L0X_WrByte>
			Status |= VL53L0X_WrByte(Dev,
 8006d3c:	b264      	sxtb	r4, r4
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8006d3e:	4304      	orrs	r4, r0
 8006d40:	b264      	sxtb	r4, r4
			Status |= VL53L0X_WrByte(Dev,
 8006d42:	2220      	movs	r2, #32
 8006d44:	e7be      	b.n	8006cc4 <VL53L0X_set_vcsel_pulse_period+0xf8>
		} else if (VCSELPulsePeriodPCLK == 12) {
 8006d46:	2a0c      	cmp	r2, #12
 8006d48:	d112      	bne.n	8006d70 <VL53L0X_set_vcsel_pulse_period+0x1a4>
			Status = VL53L0X_WrByte(Dev,
 8006d4a:	2238      	movs	r2, #56	; 0x38
 8006d4c:	2148      	movs	r1, #72	; 0x48
 8006d4e:	f000 fcff 	bl	8007750 <VL53L0X_WrByte>
			Status = VL53L0X_WrByte(Dev,
 8006d52:	2208      	movs	r2, #8
 8006d54:	2147      	movs	r1, #71	; 0x47
 8006d56:	4628      	mov	r0, r5
 8006d58:	f000 fcfa 	bl	8007750 <VL53L0X_WrByte>
			Status |= VL53L0X_WrByte(Dev,
 8006d5c:	2203      	movs	r2, #3
			Status = VL53L0X_WrByte(Dev,
 8006d5e:	4604      	mov	r4, r0
			Status |= VL53L0X_WrByte(Dev,
 8006d60:	2132      	movs	r1, #50	; 0x32
 8006d62:	4628      	mov	r0, r5
 8006d64:	f000 fcf4 	bl	8007750 <VL53L0X_WrByte>
 8006d68:	4304      	orrs	r4, r0
 8006d6a:	b264      	sxtb	r4, r4
			Status |= VL53L0X_WrByte(Dev,
 8006d6c:	2208      	movs	r2, #8
 8006d6e:	e7db      	b.n	8006d28 <VL53L0X_set_vcsel_pulse_period+0x15c>
		} else if (VCSELPulsePeriodPCLK == 14) {
 8006d70:	2a0e      	cmp	r2, #14
 8006d72:	d112      	bne.n	8006d9a <VL53L0X_set_vcsel_pulse_period+0x1ce>
			Status = VL53L0X_WrByte(Dev,
 8006d74:	2248      	movs	r2, #72	; 0x48
 8006d76:	4611      	mov	r1, r2
 8006d78:	f000 fcea 	bl	8007750 <VL53L0X_WrByte>
			Status = VL53L0X_WrByte(Dev,
 8006d7c:	2208      	movs	r2, #8
 8006d7e:	2147      	movs	r1, #71	; 0x47
 8006d80:	4628      	mov	r0, r5
 8006d82:	f000 fce5 	bl	8007750 <VL53L0X_WrByte>
			Status |= VL53L0X_WrByte(Dev,
 8006d86:	2203      	movs	r2, #3
			Status = VL53L0X_WrByte(Dev,
 8006d88:	4604      	mov	r4, r0
			Status |= VL53L0X_WrByte(Dev,
 8006d8a:	2132      	movs	r1, #50	; 0x32
 8006d8c:	4628      	mov	r0, r5
 8006d8e:	f000 fcdf 	bl	8007750 <VL53L0X_WrByte>
 8006d92:	4304      	orrs	r4, r0
 8006d94:	b264      	sxtb	r4, r4
			Status |= VL53L0X_WrByte(Dev,
 8006d96:	2207      	movs	r2, #7
 8006d98:	e7c6      	b.n	8006d28 <VL53L0X_set_vcsel_pulse_period+0x15c>
	vcsel_period_reg = (vcsel_period_pclks >> 1) - 1;
 8006d9a:	0874      	lsrs	r4, r6, #1
 8006d9c:	3c01      	subs	r4, #1
 8006d9e:	b2e4      	uxtb	r4, r4
		switch (VcselPeriodType) {
 8006da0:	f1b8 0f00 	cmp.w	r8, #0
 8006da4:	f43f af35 	beq.w	8006c12 <VL53L0X_set_vcsel_pulse_period+0x46>
 8006da8:	f1b8 0f01 	cmp.w	r8, #1
 8006dac:	d005      	beq.n	8006dba <VL53L0X_set_vcsel_pulse_period+0x1ee>
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006dae:	f06f 0003 	mvn.w	r0, #3
 8006db2:	e796      	b.n	8006ce2 <VL53L0X_set_vcsel_pulse_period+0x116>
	vcsel_period_reg = (vcsel_period_pclks >> 1) - 1;
 8006db4:	0874      	lsrs	r4, r6, #1
 8006db6:	3c01      	subs	r4, #1
 8006db8:	b2e4      	uxtb	r4, r4
			Status = get_sequence_step_timeout(Dev,
 8006dba:	aa01      	add	r2, sp, #4
 8006dbc:	2104      	movs	r1, #4
 8006dbe:	4628      	mov	r0, r5
 8006dc0:	f7ff fdf8 	bl	80069b4 <get_sequence_step_timeout>
			if (Status == VL53L0X_ERROR_NONE)
 8006dc4:	b950      	cbnz	r0, 8006ddc <VL53L0X_set_vcsel_pulse_period+0x210>
				Status = VL53L0X_WrByte(Dev,
 8006dc6:	4622      	mov	r2, r4
 8006dc8:	2170      	movs	r1, #112	; 0x70
 8006dca:	4628      	mov	r0, r5
 8006dcc:	f000 fcc0 	bl	8007750 <VL53L0X_WrByte>
			if (Status == VL53L0X_ERROR_NONE)
 8006dd0:	b920      	cbnz	r0, 8006ddc <VL53L0X_set_vcsel_pulse_period+0x210>
				Status = set_sequence_step_timeout(Dev,
 8006dd2:	9a01      	ldr	r2, [sp, #4]
 8006dd4:	2104      	movs	r1, #4
 8006dd6:	4628      	mov	r0, r5
 8006dd8:	f7ff fe70 	bl	8006abc <set_sequence_step_timeout>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8006ddc:	f885 60e0 	strb.w	r6, [r5, #224]	; 0xe0
			break;
 8006de0:	e736      	b.n	8006c50 <VL53L0X_set_vcsel_pulse_period+0x84>

08006de2 <VL53L0X_get_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_get_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 8006de2:	b513      	push	{r0, r1, r4, lr}
 8006de4:	4614      	mov	r4, r2
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t vcsel_period_reg;

	switch (VcselPeriodType) {
 8006de6:	b121      	cbz	r1, 8006df2 <VL53L0X_get_vcsel_pulse_period+0x10>
 8006de8:	2901      	cmp	r1, #1
 8006dea:	d00f      	beq.n	8006e0c <VL53L0X_get_vcsel_pulse_period+0x2a>
		Status = VL53L0X_RdByte(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006dec:	f06f 0003 	mvn.w	r0, #3
 8006df0:	e00a      	b.n	8006e08 <VL53L0X_get_vcsel_pulse_period+0x26>
		Status = VL53L0X_RdByte(Dev,
 8006df2:	f10d 0207 	add.w	r2, sp, #7
 8006df6:	2150      	movs	r1, #80	; 0x50
		Status = VL53L0X_RdByte(Dev,
 8006df8:	f000 fc1b 	bl	8007632 <VL53L0X_RdByte>
	}

	if (Status == VL53L0X_ERROR_NONE)
 8006dfc:	b920      	cbnz	r0, 8006e08 <VL53L0X_get_vcsel_pulse_period+0x26>
	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 8006dfe:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8006e02:	3301      	adds	r3, #1
 8006e04:	005b      	lsls	r3, r3, #1
		*pVCSELPulsePeriodPCLK =
 8006e06:	7023      	strb	r3, [r4, #0]
			VL53L0X_decode_vcsel_period(vcsel_period_reg);

	return Status;
}
 8006e08:	b002      	add	sp, #8
 8006e0a:	bd10      	pop	{r4, pc}
		Status = VL53L0X_RdByte(Dev,
 8006e0c:	f10d 0207 	add.w	r2, sp, #7
 8006e10:	2170      	movs	r1, #112	; 0x70
 8006e12:	e7f1      	b.n	8006df8 <VL53L0X_get_vcsel_pulse_period+0x16>

08006e14 <VL53L0X_set_measurement_timing_budget_micro_seconds>:



VL53L0X_Error VL53L0X_set_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t MeasurementTimingBudgetMicroSeconds)
{
 8006e14:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint32_t MsrcOverheadMicroSeconds		= 660;
	uint32_t TccOverheadMicroSeconds		= 590;
	uint32_t DssOverheadMicroSeconds		= 690;
	uint32_t PreRangeOverheadMicroSeconds	= 660;
	uint32_t FinalRangeOverheadMicroSeconds = 550;
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 8006e16:	2300      	movs	r3, #0
{
 8006e18:	b085      	sub	sp, #20
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 8006e1a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8006e1e:	e88d 000c 	stmia.w	sp, {r2, r3}
	uint32_t cMinTimingBudgetMicroSeconds	= 20000;
	uint32_t SubTimeout = 0;

	LOG_FUNCTION_START("");

	if (MeasurementTimingBudgetMicroSeconds
 8006e22:	f644 631f 	movw	r3, #19999	; 0x4e1f
 8006e26:	4299      	cmp	r1, r3
{
 8006e28:	4606      	mov	r6, r0
 8006e2a:	460f      	mov	r7, r1
	if (MeasurementTimingBudgetMicroSeconds
 8006e2c:	d804      	bhi.n	8006e38 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x24>
			< cMinTimingBudgetMicroSeconds) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
		return Status;
 8006e2e:	f06f 0503 	mvn.w	r5, #3
	}

	LOG_FUNCTION_END(Status);

	return Status;
}
 8006e32:	4628      	mov	r0, r5
 8006e34:	b005      	add	sp, #20
 8006e36:	bdf0      	pop	{r4, r5, r6, r7, pc}
	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 8006e38:	a902      	add	r1, sp, #8
 8006e3a:	f7fe f9c6 	bl	80051ca <VL53L0X_GetSequenceStepEnables>
	if (Status == VL53L0X_ERROR_NONE &&
 8006e3e:	4605      	mov	r5, r0
 8006e40:	2800      	cmp	r0, #0
 8006e42:	d1f6      	bne.n	8006e32 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1e>
 8006e44:	f89d 3008 	ldrb.w	r3, [sp, #8]
	FinalRangeTimingBudgetMicroSeconds =
 8006e48:	f6a7 04e8 	subw	r4, r7, #2280	; 0x8e8
	if (Status == VL53L0X_ERROR_NONE &&
 8006e4c:	b92b      	cbnz	r3, 8006e5a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x46>
		(SchedulerSequenceSteps.TccOn  ||
 8006e4e:	f89d 3009 	ldrb.w	r3, [sp, #9]
 8006e52:	b913      	cbnz	r3, 8006e5a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x46>
		SchedulerSequenceSteps.MsrcOn ||
 8006e54:	f89d 300a 	ldrb.w	r3, [sp, #10]
 8006e58:	b1fb      	cbz	r3, 8006e9a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x86>
		Status = get_sequence_step_timeout(Dev,
 8006e5a:	466a      	mov	r2, sp
 8006e5c:	2102      	movs	r1, #2
 8006e5e:	4630      	mov	r0, r6
 8006e60:	f7ff fda8 	bl	80069b4 <get_sequence_step_timeout>
		if (Status != VL53L0X_ERROR_NONE)
 8006e64:	bba8      	cbnz	r0, 8006ed2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xbe>
		if (SchedulerSequenceSteps.TccOn) {
 8006e66:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8006e6a:	b12b      	cbz	r3, 8006e78 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x64>
			SubTimeout = MsrcDccTccTimeoutMicroSeconds
 8006e6c:	9b00      	ldr	r3, [sp, #0]
 8006e6e:	f203 234e 	addw	r3, r3, #590	; 0x24e
			if (SubTimeout <
 8006e72:	429c      	cmp	r4, r3
 8006e74:	d9db      	bls.n	8006e2e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1a>
				FinalRangeTimingBudgetMicroSeconds -=
 8006e76:	1ae4      	subs	r4, r4, r3
		if (SchedulerSequenceSteps.DssOn) {
 8006e78:	f89d 300a 	ldrb.w	r3, [sp, #10]
 8006e7c:	b933      	cbnz	r3, 8006e8c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x78>
		} else if (SchedulerSequenceSteps.MsrcOn) {
 8006e7e:	f89d 3009 	ldrb.w	r3, [sp, #9]
 8006e82:	b153      	cbz	r3, 8006e9a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x86>
			SubTimeout = MsrcDccTccTimeoutMicroSeconds +
 8006e84:	9b00      	ldr	r3, [sp, #0]
 8006e86:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8006e8a:	e003      	b.n	8006e94 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x80>
			SubTimeout = 2 * (MsrcDccTccTimeoutMicroSeconds +
 8006e8c:	9b00      	ldr	r3, [sp, #0]
 8006e8e:	f203 23b2 	addw	r3, r3, #690	; 0x2b2
 8006e92:	005b      	lsls	r3, r3, #1
			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 8006e94:	42a3      	cmp	r3, r4
 8006e96:	d2ca      	bcs.n	8006e2e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1a>
							-= SubTimeout;
 8006e98:	1ae4      	subs	r4, r4, r3
	if (SchedulerSequenceSteps.PreRangeOn) {
 8006e9a:	f89d 300b 	ldrb.w	r3, [sp, #11]
 8006e9e:	b15b      	cbz	r3, 8006eb8 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xa4>
		Status = get_sequence_step_timeout(Dev,
 8006ea0:	aa01      	add	r2, sp, #4
 8006ea2:	2103      	movs	r1, #3
 8006ea4:	4630      	mov	r0, r6
 8006ea6:	f7ff fd85 	bl	80069b4 <get_sequence_step_timeout>
		SubTimeout = PreRangeTimeoutMicroSeconds +
 8006eaa:	9b01      	ldr	r3, [sp, #4]
 8006eac:	f503 7325 	add.w	r3, r3, #660	; 0x294
		if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 8006eb0:	42a3      	cmp	r3, r4
 8006eb2:	d2bc      	bcs.n	8006e2e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1a>
	if (Status == VL53L0X_ERROR_NONE &&
 8006eb4:	b968      	cbnz	r0, 8006ed2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xbe>
			FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 8006eb6:	1ae4      	subs	r4, r4, r3
	if (Status == VL53L0X_ERROR_NONE &&
 8006eb8:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d0b8      	beq.n	8006e32 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1e>
		Status = set_sequence_step_timeout(Dev,
 8006ec0:	f2a4 2226 	subw	r2, r4, #550	; 0x226
 8006ec4:	2104      	movs	r1, #4
 8006ec6:	4630      	mov	r0, r6
 8006ec8:	f7ff fdf8 	bl	8006abc <set_sequence_step_timeout>
		VL53L0X_SETPARAMETERFIELD(Dev,
 8006ecc:	6177      	str	r7, [r6, #20]
		Status = set_sequence_step_timeout(Dev,
 8006ece:	4605      	mov	r5, r0
 8006ed0:	e7af      	b.n	8006e32 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1e>
 8006ed2:	4605      	mov	r5, r0
 8006ed4:	e7ad      	b.n	8006e32 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1e>

08006ed6 <VL53L0X_get_measurement_timing_budget_micro_seconds>:

VL53L0X_Error VL53L0X_get_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 8006ed6:	b570      	push	{r4, r5, r6, lr}
 8006ed8:	b086      	sub	sp, #24
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 8006eda:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8006ede:	9302      	str	r3, [sp, #8]
	uint32_t MsrcOverheadMicroSeconds		= 660;
	uint32_t TccOverheadMicroSeconds		= 590;
	uint32_t DssOverheadMicroSeconds		= 690;
	uint32_t PreRangeOverheadMicroSeconds	= 660;
	uint32_t FinalRangeOverheadMicroSeconds = 550;
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 8006ee0:	2300      	movs	r3, #0
 8006ee2:	9303      	str	r3, [sp, #12]

	LOG_FUNCTION_START("");

	/* Start and end overhead times always present */
	*pMeasurementTimingBudgetMicroSeconds
		= StartOverheadMicroSeconds + EndOverheadMicroSeconds;
 8006ee4:	f640 3336 	movw	r3, #2870	; 0xb36
 8006ee8:	600b      	str	r3, [r1, #0]
{
 8006eea:	460c      	mov	r4, r1

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 8006eec:	a904      	add	r1, sp, #16
{
 8006eee:	4606      	mov	r6, r0
	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 8006ef0:	f7fe f96b 	bl	80051ca <VL53L0X_GetSequenceStepEnables>

	if (Status != VL53L0X_ERROR_NONE) {
 8006ef4:	4605      	mov	r5, r0
 8006ef6:	2800      	cmp	r0, #0
 8006ef8:	d136      	bne.n	8006f68 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x92>
		LOG_FUNCTION_END(Status);
		return Status;
	}


	if (SchedulerSequenceSteps.TccOn  ||
 8006efa:	f89d 3010 	ldrb.w	r3, [sp, #16]
 8006efe:	b92b      	cbnz	r3, 8006f0c <VL53L0X_get_measurement_timing_budget_micro_seconds+0x36>
 8006f00:	f89d 3011 	ldrb.w	r3, [sp, #17]
 8006f04:	b913      	cbnz	r3, 8006f0c <VL53L0X_get_measurement_timing_budget_micro_seconds+0x36>
		SchedulerSequenceSteps.MsrcOn ||
 8006f06:	f89d 3012 	ldrb.w	r3, [sp, #18]
 8006f0a:	b1cb      	cbz	r3, 8006f40 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x6a>
		SchedulerSequenceSteps.DssOn) {

		Status = get_sequence_step_timeout(Dev,
 8006f0c:	aa02      	add	r2, sp, #8
 8006f0e:	2102      	movs	r1, #2
 8006f10:	4630      	mov	r0, r6
 8006f12:	f7ff fd4f 	bl	80069b4 <get_sequence_step_timeout>
				VL53L0X_SEQUENCESTEP_MSRC,
				&MsrcDccTccTimeoutMicroSeconds);

		if (Status == VL53L0X_ERROR_NONE) {
 8006f16:	2800      	cmp	r0, #0
 8006f18:	d140      	bne.n	8006f9c <VL53L0X_get_measurement_timing_budget_micro_seconds+0xc6>
			if (SchedulerSequenceSteps.TccOn) {
 8006f1a:	f89d 3010 	ldrb.w	r3, [sp, #16]
 8006f1e:	b12b      	cbz	r3, 8006f2c <VL53L0X_get_measurement_timing_budget_micro_seconds+0x56>
				*pMeasurementTimingBudgetMicroSeconds +=
					MsrcDccTccTimeoutMicroSeconds +
 8006f20:	9b02      	ldr	r3, [sp, #8]
 8006f22:	f203 224e 	addw	r2, r3, #590	; 0x24e
				*pMeasurementTimingBudgetMicroSeconds +=
 8006f26:	6823      	ldr	r3, [r4, #0]
 8006f28:	4413      	add	r3, r2
 8006f2a:	6023      	str	r3, [r4, #0]
					TccOverheadMicroSeconds;
			}

			if (SchedulerSequenceSteps.DssOn) {
 8006f2c:	f89d 3012 	ldrb.w	r3, [sp, #18]
 8006f30:	b1eb      	cbz	r3, 8006f6e <VL53L0X_get_measurement_timing_budget_micro_seconds+0x98>
				*pMeasurementTimingBudgetMicroSeconds +=
				2 * (MsrcDccTccTimeoutMicroSeconds +
 8006f32:	9b02      	ldr	r3, [sp, #8]
 8006f34:	f203 22b2 	addw	r2, r3, #690	; 0x2b2
				*pMeasurementTimingBudgetMicroSeconds +=
 8006f38:	6823      	ldr	r3, [r4, #0]
 8006f3a:	eb03 0342 	add.w	r3, r3, r2, lsl #1
					DssOverheadMicroSeconds);
			} else if (SchedulerSequenceSteps.MsrcOn) {
				*pMeasurementTimingBudgetMicroSeconds +=
 8006f3e:	6023      	str	r3, [r4, #0]
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
		if (SchedulerSequenceSteps.PreRangeOn) {
 8006f40:	f89d 3013 	ldrb.w	r3, [sp, #19]
 8006f44:	b15b      	cbz	r3, 8006f5e <VL53L0X_get_measurement_timing_budget_micro_seconds+0x88>
			Status = get_sequence_step_timeout(Dev,
 8006f46:	aa03      	add	r2, sp, #12
 8006f48:	2103      	movs	r1, #3
 8006f4a:	4630      	mov	r0, r6
 8006f4c:	f7ff fd32 	bl	80069b4 <get_sequence_step_timeout>
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
				PreRangeTimeoutMicroSeconds +
 8006f50:	9b03      	ldr	r3, [sp, #12]
 8006f52:	f503 7225 	add.w	r2, r3, #660	; 0x294
			*pMeasurementTimingBudgetMicroSeconds +=
 8006f56:	6823      	ldr	r3, [r4, #0]
 8006f58:	4413      	add	r3, r2
 8006f5a:	6023      	str	r3, [r4, #0]
				PreRangeOverheadMicroSeconds;
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006f5c:	b9f0      	cbnz	r0, 8006f9c <VL53L0X_get_measurement_timing_budget_micro_seconds+0xc6>
		if (SchedulerSequenceSteps.FinalRangeOn) {
 8006f5e:	f89d 3014 	ldrb.w	r3, [sp, #20]
 8006f62:	b973      	cbnz	r3, 8006f82 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xac>
				FinalRangeOverheadMicroSeconds);
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
		VL53L0X_SETPARAMETERFIELD(Dev,
 8006f64:	6823      	ldr	r3, [r4, #0]
 8006f66:	6173      	str	r3, [r6, #20]
			*pMeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 8006f68:	4628      	mov	r0, r5
 8006f6a:	b006      	add	sp, #24
 8006f6c:	bd70      	pop	{r4, r5, r6, pc}
			} else if (SchedulerSequenceSteps.MsrcOn) {
 8006f6e:	f89d 3011 	ldrb.w	r3, [sp, #17]
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d0e4      	beq.n	8006f40 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x6a>
					MsrcDccTccTimeoutMicroSeconds +
 8006f76:	9b02      	ldr	r3, [sp, #8]
 8006f78:	f503 7225 	add.w	r2, r3, #660	; 0x294
				*pMeasurementTimingBudgetMicroSeconds +=
 8006f7c:	6823      	ldr	r3, [r4, #0]
 8006f7e:	4413      	add	r3, r2
 8006f80:	e7dd      	b.n	8006f3e <VL53L0X_get_measurement_timing_budget_micro_seconds+0x68>
			Status = get_sequence_step_timeout(Dev,
 8006f82:	aa01      	add	r2, sp, #4
 8006f84:	2104      	movs	r1, #4
 8006f86:	4630      	mov	r0, r6
 8006f88:	f7ff fd14 	bl	80069b4 <get_sequence_step_timeout>
				(FinalRangeTimeoutMicroSeconds +
 8006f8c:	9b01      	ldr	r3, [sp, #4]
 8006f8e:	f203 2226 	addw	r2, r3, #550	; 0x226
			*pMeasurementTimingBudgetMicroSeconds +=
 8006f92:	6823      	ldr	r3, [r4, #0]
 8006f94:	4413      	add	r3, r2
 8006f96:	6023      	str	r3, [r4, #0]
	if (Status == VL53L0X_ERROR_NONE) {
 8006f98:	2800      	cmp	r0, #0
 8006f9a:	d0e3      	beq.n	8006f64 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x8e>
 8006f9c:	4605      	mov	r5, r0
 8006f9e:	e7e3      	b.n	8006f68 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x92>

08006fa0 <VL53L0X_load_tuning_settings>:



VL53L0X_Error VL53L0X_load_tuning_settings(VL53L0X_DEV Dev,
		uint8_t *pTuningSettingBuffer)
{
 8006fa0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	uint8_t localBuffer[4]; /* max */
	uint16_t Temp16;

	LOG_FUNCTION_START("");

	Index = 0;
 8006fa2:	2200      	movs	r2, #0
{
 8006fa4:	4606      	mov	r6, r0
 8006fa6:	460d      	mov	r5, r1
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006fa8:	4610      	mov	r0, r2
 8006faa:	af01      	add	r7, sp, #4

	while ((*(pTuningSettingBuffer + Index) != 0) &&
 8006fac:	5cab      	ldrb	r3, [r5, r2]
 8006fae:	eb05 0e02 	add.w	lr, r5, r2
 8006fb2:	b103      	cbz	r3, 8006fb6 <VL53L0X_load_tuning_settings+0x16>
 8006fb4:	b108      	cbz	r0, 8006fba <VL53L0X_load_tuning_settings+0x1a>
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 8006fb6:	b003      	add	sp, #12
 8006fb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (NumberOfWrites == 0xFF) {
 8006fba:	2bff      	cmp	r3, #255	; 0xff
		Index++;
 8006fbc:	f102 0401 	add.w	r4, r2, #1
		if (NumberOfWrites == 0xFF) {
 8006fc0:	d12c      	bne.n	800701c <VL53L0X_load_tuning_settings+0x7c>
			SelectParam = *(pTuningSettingBuffer + Index);
 8006fc2:	5d2b      	ldrb	r3, [r5, r4]
			Index++;
 8006fc4:	1c94      	adds	r4, r2, #2
			switch (SelectParam) {
 8006fc6:	2b03      	cmp	r3, #3
 8006fc8:	d83a      	bhi.n	8007040 <VL53L0X_load_tuning_settings+0xa0>
 8006fca:	e8df f003 	tbb	[pc, r3]
 8006fce:	0c02      	.short	0x0c02
 8006fd0:	1e15      	.short	0x1e15
				msb = *(pTuningSettingBuffer + Index);
 8006fd2:	5d29      	ldrb	r1, [r5, r4]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8006fd4:	f89e 3003 	ldrb.w	r3, [lr, #3]
 8006fd8:	eb03 2301 	add.w	r3, r3, r1, lsl #8
				Index++;
 8006fdc:	1d14      	adds	r4, r2, #4
				PALDevDataSet(Dev, SigmaEstRefArray, Temp16);
 8006fde:	f8a6 3134 	strh.w	r3, [r6, #308]	; 0x134
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006fe2:	4622      	mov	r2, r4
 8006fe4:	e7e2      	b.n	8006fac <VL53L0X_load_tuning_settings+0xc>
				msb = *(pTuningSettingBuffer + Index);
 8006fe6:	5d29      	ldrb	r1, [r5, r4]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8006fe8:	f89e 3003 	ldrb.w	r3, [lr, #3]
 8006fec:	eb03 2301 	add.w	r3, r3, r1, lsl #8
				Index++;
 8006ff0:	1d14      	adds	r4, r2, #4
				PALDevDataSet(Dev, SigmaEstEffPulseWidth,
 8006ff2:	f8a6 3136 	strh.w	r3, [r6, #310]	; 0x136
				break;
 8006ff6:	e7f4      	b.n	8006fe2 <VL53L0X_load_tuning_settings+0x42>
				msb = *(pTuningSettingBuffer + Index);
 8006ff8:	5d29      	ldrb	r1, [r5, r4]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8006ffa:	f89e 3003 	ldrb.w	r3, [lr, #3]
 8006ffe:	eb03 2301 	add.w	r3, r3, r1, lsl #8
				Index++;
 8007002:	1d14      	adds	r4, r2, #4
				PALDevDataSet(Dev, SigmaEstEffAmbWidth, Temp16);
 8007004:	f8a6 3138 	strh.w	r3, [r6, #312]	; 0x138
				break;
 8007008:	e7eb      	b.n	8006fe2 <VL53L0X_load_tuning_settings+0x42>
				msb = *(pTuningSettingBuffer + Index);
 800700a:	5d29      	ldrb	r1, [r5, r4]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800700c:	f89e 3003 	ldrb.w	r3, [lr, #3]
 8007010:	eb03 2301 	add.w	r3, r3, r1, lsl #8
				Index++;
 8007014:	1d14      	adds	r4, r2, #4
				PALDevDataSet(Dev, targetRefRate, Temp16);
 8007016:	f8a6 313a 	strh.w	r3, [r6, #314]	; 0x13a
				break;
 800701a:	e7e2      	b.n	8006fe2 <VL53L0X_load_tuning_settings+0x42>
		} else if (NumberOfWrites <= 4) {
 800701c:	2b04      	cmp	r3, #4
 800701e:	d80f      	bhi.n	8007040 <VL53L0X_load_tuning_settings+0xa0>
			Address = *(pTuningSettingBuffer + Index);
 8007020:	5d29      	ldrb	r1, [r5, r4]
			Index++;
 8007022:	3202      	adds	r2, #2
			for (i = 0; i < NumberOfWrites; i++) {
 8007024:	4298      	cmp	r0, r3
 8007026:	db05      	blt.n	8007034 <VL53L0X_load_tuning_settings+0x94>
 8007028:	18d4      	adds	r4, r2, r3
			Status = VL53L0X_WriteMulti(Dev, Address, localBuffer,
 800702a:	4630      	mov	r0, r6
 800702c:	463a      	mov	r2, r7
 800702e:	f000 fb15 	bl	800765c <VL53L0X_WriteMulti>
 8007032:	e7d6      	b.n	8006fe2 <VL53L0X_load_tuning_settings+0x42>
				localBuffer[i] = *(pTuningSettingBuffer +
 8007034:	eb0e 0400 	add.w	r4, lr, r0
 8007038:	78a4      	ldrb	r4, [r4, #2]
 800703a:	543c      	strb	r4, [r7, r0]
			for (i = 0; i < NumberOfWrites; i++) {
 800703c:	3001      	adds	r0, #1
 800703e:	e7f1      	b.n	8007024 <VL53L0X_load_tuning_settings+0x84>
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007040:	f06f 0003 	mvn.w	r0, #3
 8007044:	e7cd      	b.n	8006fe2 <VL53L0X_load_tuning_settings+0x42>

08007046 <VL53L0X_get_total_xtalk_rate>:

VL53L0X_Error VL53L0X_get_total_xtalk_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_xtalk_rate_mcps)
{
 8007046:	b573      	push	{r0, r1, r4, r5, r6, lr}

	uint8_t xtalkCompEnable;
	FixPoint1616_t totalXtalkMegaCps;
	FixPoint1616_t xtalkPerSpadMegaCps;

	*ptotal_xtalk_rate_mcps = 0;
 8007048:	2300      	movs	r3, #0
{
 800704a:	460e      	mov	r6, r1
	*ptotal_xtalk_rate_mcps = 0;
 800704c:	6013      	str	r3, [r2, #0]

	Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
 800704e:	f10d 0107 	add.w	r1, sp, #7
{
 8007052:	4605      	mov	r5, r0
 8007054:	4614      	mov	r4, r2
	Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
 8007056:	f7fe f906 	bl	8005266 <VL53L0X_GetXTalkCompensationEnable>
	if (Status == VL53L0X_ERROR_NONE) {
 800705a:	b940      	cbnz	r0, 800706e <VL53L0X_get_total_xtalk_rate+0x28>

		if (xtalkCompEnable) {
 800705c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8007060:	b12b      	cbz	r3, 800706e <VL53L0X_get_total_xtalk_rate+0x28>
				XTalkCompensationRateMegaCps,
				xtalkPerSpadMegaCps);

			/* FixPoint1616 * FixPoint 8:8 = FixPoint0824 */
			totalXtalkMegaCps =
				pRangingMeasurementData->EffectiveSpadRtnCount *
 8007062:	8ab2      	ldrh	r2, [r6, #20]
			totalXtalkMegaCps =
 8007064:	6a2b      	ldr	r3, [r5, #32]
 8007066:	4353      	muls	r3, r2
				xtalkPerSpadMegaCps;

			/* FixPoint0824 >> 8 = FixPoint1616 */
			*ptotal_xtalk_rate_mcps =
				(totalXtalkMegaCps + 0x80) >> 8;
 8007068:	3380      	adds	r3, #128	; 0x80
 800706a:	0a1b      	lsrs	r3, r3, #8
			*ptotal_xtalk_rate_mcps =
 800706c:	6023      	str	r3, [r4, #0]
		}
	}

	return Status;
}
 800706e:	b002      	add	sp, #8
 8007070:	bd70      	pop	{r4, r5, r6, pc}

08007072 <VL53L0X_get_total_signal_rate>:

VL53L0X_Error VL53L0X_get_total_signal_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_signal_rate_mcps)
{
 8007072:	b513      	push	{r0, r1, r4, lr}
	FixPoint1616_t totalXtalkMegaCps;

	LOG_FUNCTION_START("");

	*ptotal_signal_rate_mcps =
		pRangingMeasurementData->SignalRateRtnMegaCps;
 8007074:	68cb      	ldr	r3, [r1, #12]
	*ptotal_signal_rate_mcps =
 8007076:	6013      	str	r3, [r2, #0]
{
 8007078:	4614      	mov	r4, r2

	Status = VL53L0X_get_total_xtalk_rate(
 800707a:	aa01      	add	r2, sp, #4
 800707c:	f7ff ffe3 	bl	8007046 <VL53L0X_get_total_xtalk_rate>
		Dev, pRangingMeasurementData, &totalXtalkMegaCps);

	if (Status == VL53L0X_ERROR_NONE)
 8007080:	b918      	cbnz	r0, 800708a <VL53L0X_get_total_signal_rate+0x18>
		*ptotal_signal_rate_mcps += totalXtalkMegaCps;
 8007082:	6823      	ldr	r3, [r4, #0]
 8007084:	9a01      	ldr	r2, [sp, #4]
 8007086:	4413      	add	r3, r2
 8007088:	6023      	str	r3, [r4, #0]

	return Status;
}
 800708a:	b002      	add	sp, #8
 800708c:	bd10      	pop	{r4, pc}
	...

08007090 <VL53L0X_calc_dmax>:
	FixPoint1616_t pwMult,
	uint32_t sigmaEstimateP1,
	FixPoint1616_t sigmaEstimateP2,
	uint32_t peakVcselDuration_us,
	uint32_t *pdmax_mm)
{
 8007090:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;

	LOG_FUNCTION_START("");

	dmaxCalRange_mm =
 8007092:	f8b0 4150 	ldrh.w	r4, [r0, #336]	; 0x150

	dmaxCalSignalRateRtn_mcps =
		PALDevDataGet(Dev, DmaxCalSignalRateRtnMegaCps);

	/* uint32 * FixPoint1616 = FixPoint1616 */
	SignalAt0mm = dmaxCalRange_mm * dmaxCalSignalRateRtn_mcps;
 8007096:	f8d0 5154 	ldr.w	r5, [r0, #340]	; 0x154
{
 800709a:	9e07      	ldr	r6, [sp, #28]
 800709c:	9f08      	ldr	r7, [sp, #32]
	SignalAt0mm = dmaxCalRange_mm * dmaxCalSignalRateRtn_mcps;
 800709e:	4365      	muls	r5, r4

	/* FixPoint1616 >> 8 = FixPoint2408 */
	SignalAt0mm = (SignalAt0mm + 0x80) >> 8;
 80070a0:	3580      	adds	r5, #128	; 0x80
 80070a2:	0a2d      	lsrs	r5, r5, #8
	SignalAt0mm *= dmaxCalRange_mm;
 80070a4:	4365      	muls	r5, r4

	minSignalNeeded_p1 = 0;
	if (totalCorrSignalRate_mcps > 0) {
 80070a6:	b152      	cbz	r2, 80070be <VL53L0X_calc_dmax+0x2e>
		 * division */
		signalRateTemp_mcps = totalSignalRate_mcps << 10;

		/* Add rounding value prior to division */
		minSignalNeeded_p1 = signalRateTemp_mcps +
			(totalCorrSignalRate_mcps/2);
 80070a8:	0854      	lsrs	r4, r2, #1
		minSignalNeeded_p1 = signalRateTemp_mcps +
 80070aa:	eb04 2481 	add.w	r4, r4, r1, lsl #10

		/* FixPoint0626/FixPoint1616 = FixPoint2210 */
		minSignalNeeded_p1 /= totalCorrSignalRate_mcps;
 80070ae:	fbb4 f4f2 	udiv	r4, r4, r2

		/* Apply a factored version of the speed of light.
		 Correction to be applied at the end */
		minSignalNeeded_p1 *= 3;
 80070b2:	eb04 0444 	add.w	r4, r4, r4, lsl #1

		/* FixPoint2210 * FixPoint2210 = FixPoint1220 */
		minSignalNeeded_p1 *= minSignalNeeded_p1;
 80070b6:	4364      	muls	r4, r4

		/* FixPoint1220 >> 16 = FixPoint2804 */
		minSignalNeeded_p1 = (minSignalNeeded_p1 + 0x8000) >> 16;
 80070b8:	f504 4400 	add.w	r4, r4, #32768	; 0x8000
 80070bc:	0c22      	lsrs	r2, r4, #16
	}

	minSignalNeeded_p2 = pwMult * sigmaEstimateP1;
 80070be:	9c06      	ldr	r4, [sp, #24]
 80070c0:	435c      	muls	r4, r3
	/* Check sigmaEstimateP2
	 * If this value is too high there is not enough signal rate
	 * to calculate dmax value so set a suitable value to ensure
	 * a very small dmax.
	 */
	sigmaEstP2Tmp = (sigmaEstimateP2 + 0x8000) >> 16;
 80070c2:	f506 4100 	add.w	r1, r6, #32768	; 0x8000
	minSignalNeeded_p2 = (minSignalNeeded_p2 + 0x8000) >> 16;
 80070c6:	f504 4400 	add.w	r4, r4, #32768	; 0x8000
 80070ca:	0c24      	lsrs	r4, r4, #16
	sigmaEstP2Tmp = (sigmaEstimateP2 + 0x8000) >> 16;
 80070cc:	0c09      	lsrs	r1, r1, #16
	minSignalNeeded_p2 *= minSignalNeeded_p2;
 80070ce:	fb04 f304 	mul.w	r3, r4, r4
	sigmaEstP2Tmp = (sigmaEstP2Tmp + cAmbEffWidthSigmaEst_ns/2)/
 80070d2:	3103      	adds	r1, #3
 80070d4:	2406      	movs	r4, #6
 80070d6:	fbb1 f1f4 	udiv	r1, r1, r4
		cAmbEffWidthSigmaEst_ns;
	sigmaEstP2Tmp *= cAmbEffWidthDMax_ns;
 80070da:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3

	if (sigmaEstP2Tmp > 0xffff) {
 80070de:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000

		/* DMAX uses a different ambient width from sigma, so apply
		 * correction.
		 * Perform division before multiplication to prevent overflow.
		 */
		sigmaEstimateP2 = (sigmaEstimateP2 + cAmbEffWidthSigmaEst_ns/2)/
 80070e2:	bf3f      	itttt	cc
 80070e4:	3603      	addcc	r6, #3
 80070e6:	fbb6 f6f4 	udivcc	r6, r6, r4
			cAmbEffWidthSigmaEst_ns;
		sigmaEstimateP2 *= cAmbEffWidthDMax_ns;
 80070ea:	ebc6 06c6 	rsbcc	r6, r6, r6, lsl #3

		/* FixPoint1616 >> 16 = uint32 */
		minSignalNeeded_p3 = (sigmaEstimateP2 + 0x8000) >> 16;
 80070ee:	f506 4100 	addcc.w	r1, r6, #32768	; 0x8000
 80070f2:	bf36      	itet	cc
 80070f4:	0c0c      	lsrcc	r4, r1, #16
		minSignalNeeded_p3 = 0xfff00000;
 80070f6:	4918      	ldrcs	r1, [pc, #96]	; (8007158 <VL53L0X_calc_dmax+0xc8>)

		minSignalNeeded_p3 *= minSignalNeeded_p3;
 80070f8:	fb04 f104 	mulcc.w	r1, r4, r4
	/* FixPoint1616 >> 8 = FixPoint2408 */
	signalLimitTmp = (cSignalLimit + 0x80) >> 8;

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (signalLimitTmp != 0)
		dmaxDarkTmp = (SignalAt0mm + (signalLimitTmp / 2))
 80070fc:	f105 0020 	add.w	r0, r5, #32
	minSignalNeeded += (peakVcselDuration_us/2);
 8007100:	eb03 0457 	add.w	r4, r3, r7, lsr #1
 8007104:	440c      	add	r4, r1
			/ signalLimitTmp;
	else
		dmaxDarkTmp = 0;

	dmaxDark = VL53L0X_isqrt(dmaxDarkTmp);
 8007106:	0980      	lsrs	r0, r0, #6
	minSignalNeeded /= peakVcselDuration_us;
 8007108:	fbb4 f4f7 	udiv	r4, r4, r7
	minSignalNeeded <<= 14;
 800710c:	03a4      	lsls	r4, r4, #14
	minSignalNeeded /= minSignalNeeded_p4;
 800710e:	23fe      	movs	r3, #254	; 0xfe
	minSignalNeeded += (minSignalNeeded_p4/2);
 8007110:	347f      	adds	r4, #127	; 0x7f
	minSignalNeeded /= minSignalNeeded_p4;
 8007112:	fbb4 f4f3 	udiv	r4, r4, r3
	minSignalNeeded *= minSignalNeeded_p1;
 8007116:	4354      	muls	r4, r2
	dmaxDark = VL53L0X_isqrt(dmaxDarkTmp);
 8007118:	f7ff f92e 	bl	8006378 <VL53L0X_isqrt>
	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 800711c:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 8007120:	f504 74fa 	add.w	r4, r4, #500	; 0x1f4
 8007124:	fbb4 f4f6 	udiv	r4, r4, r6
	minSignalNeeded <<= 4;
 8007128:	0124      	lsls	r4, r4, #4
	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 800712a:	f504 74fa 	add.w	r4, r4, #500	; 0x1f4
	dmaxDark = VL53L0X_isqrt(dmaxDarkTmp);
 800712e:	4607      	mov	r7, r0
	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 8007130:	fbb4 f6f6 	udiv	r6, r4, r6

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (minSignalNeeded != 0)
 8007134:	b136      	cbz	r6, 8007144 <VL53L0X_calc_dmax+0xb4>
		dmaxAmbient = (SignalAt0mm + minSignalNeeded/2)
 8007136:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800713a:	fbb4 f4f3 	udiv	r4, r4, r3
 800713e:	442c      	add	r4, r5
 8007140:	fbb4 f6f6 	udiv	r6, r4, r6
			/ minSignalNeeded;
	else
		dmaxAmbient = 0;

	dmaxAmbient = VL53L0X_isqrt(dmaxAmbient);
 8007144:	4630      	mov	r0, r6
 8007146:	f7ff f917 	bl	8006378 <VL53L0X_isqrt>
 800714a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800714c:	4287      	cmp	r7, r0
 800714e:	bf94      	ite	ls
 8007150:	601f      	strls	r7, [r3, #0]
 8007152:	6018      	strhi	r0, [r3, #0]
		*pdmax_mm = dmaxAmbient;

	LOG_FUNCTION_END(Status);

	return Status;
}
 8007154:	2000      	movs	r0, #0
 8007156:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007158:	fff00000 	.word	0xfff00000

0800715c <VL53L0X_calc_sigma_estimate>:

VL53L0X_Error VL53L0X_calc_sigma_estimate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *pSigmaEstimate,
	uint32_t *pDmax_mm)
{
 800715c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007160:	b08d      	sub	sp, #52	; 0x34
 8007162:	4606      	mov	r6, r0
 8007164:	9305      	str	r3, [sp, #20]
	 *	- SigmaEstEffAmbWidth
	 */

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 8007166:	6a03      	ldr	r3, [r0, #32]
 8007168:	930a      	str	r3, [sp, #40]	; 0x28
{
 800716a:	4689      	mov	r9, r1
	 */

	ambientRate_kcps =
		(pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;

	correctedSignalRate_mcps =
 800716c:	68cb      	ldr	r3, [r1, #12]
		(pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
 800716e:	690f      	ldr	r7, [r1, #16]
	correctedSignalRate_mcps =
 8007170:	9306      	str	r3, [sp, #24]
{
 8007172:	4692      	mov	sl, r2
		pRangingMeasurementData->SignalRateRtnMegaCps;


	Status = VL53L0X_get_total_signal_rate(
 8007174:	aa0b      	add	r2, sp, #44	; 0x2c
 8007176:	f7ff ff7c 	bl	8007072 <VL53L0X_get_total_signal_rate>
		Dev, pRangingMeasurementData, &totalSignalRate_mcps);
	Status = VL53L0X_get_total_xtalk_rate(
 800717a:	aa0a      	add	r2, sp, #40	; 0x28
 800717c:	4649      	mov	r1, r9
 800717e:	4630      	mov	r0, r6
 8007180:	f7ff ff61 	bl	8007046 <VL53L0X_get_total_xtalk_rate>
	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;

	if (xTalkCompRate_kcps > cMaxXTalk_kcps)
		xTalkCompRate_kcps = cMaxXTalk_kcps;

	if (Status == VL53L0X_ERROR_NONE) {
 8007184:	4605      	mov	r5, r0
 8007186:	bb60      	cbnz	r0, 80071e2 <VL53L0X_calc_sigma_estimate+0x86>

		/* Calculate final range macro periods */
		finalRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
			Dev, FinalRangeTimeoutMicroSecs);

		finalRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8007188:	f896 40e0 	ldrb.w	r4, [r6, #224]	; 0xe0
			Dev, FinalRangeVcselPulsePeriod);

		finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 800718c:	f8d6 10dc 	ldr.w	r1, [r6, #220]	; 0xdc
 8007190:	4622      	mov	r2, r4
 8007192:	4630      	mov	r0, r6
 8007194:	f7ff fbe6 	bl	8006964 <VL53L0X_calc_timeout_mclks>
			Dev, PreRangeTimeoutMicroSecs);

		preRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
			Dev, PreRangeVcselPulsePeriod);

		preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 8007198:	f8d6 10e4 	ldr.w	r1, [r6, #228]	; 0xe4
 800719c:	f896 20e8 	ldrb.w	r2, [r6, #232]	; 0xe8
		finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 80071a0:	4683      	mov	fp, r0
		preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 80071a2:	4630      	mov	r0, r6
 80071a4:	f7ff fbde 	bl	8006964 <VL53L0X_calc_timeout_mclks>
	peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
 80071a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
 80071aa:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
			Dev, preRangeTimeoutMicroSecs, preRangeVcselPCLKS);

		vcselWidth = 3;
		if (finalRangeVcselPCLKS == 8)
 80071ae:	2c08      	cmp	r4, #8
	peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
 80071b0:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 80071b4:	fb04 f803 	mul.w	r8, r4, r3
	peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;
 80071b8:	f508 4800 	add.w	r8, r8, #32768	; 0x8000
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
		peakVcselDuration_us *= cPllPeriod_ps;
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;

		/* Fix1616 >> 8 = Fix2408 */
		totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 80071bc:	f103 0380 	add.w	r3, r3, #128	; 0x80

		/* Fix2408 >> 8 = uint32 */
		vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;

		/* Fix2408 << 8 = Fix1616 = */
		totalSignalRate_mcps <<= 8;
 80071c0:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
			vcselWidth = 2;
 80071c4:	bf14      	ite	ne
 80071c6:	2103      	movne	r1, #3
 80071c8:	2102      	moveq	r1, #2
	if (Status != VL53L0X_ERROR_NONE) {
		LOG_FUNCTION_END(Status);
		return Status;
	}

	if (peakSignalRate_kcps == 0) {
 80071ca:	ea5f 4e18 	movs.w	lr, r8, lsr #16
		totalSignalRate_mcps <<= 8;
 80071ce:	9204      	str	r2, [sp, #16]
 80071d0:	920b      	str	r2, [sp, #44]	; 0x2c
 80071d2:	4a54      	ldr	r2, [pc, #336]	; (8007324 <VL53L0X_calc_sigma_estimate+0x1c8>)
	if (peakSignalRate_kcps == 0) {
 80071d4:	d109      	bne.n	80071ea <VL53L0X_calc_sigma_estimate+0x8e>
		*pSigmaEstimate = cSigmaEstMax;
		PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
		*pDmax_mm = 0;
 80071d6:	9b05      	ldr	r3, [sp, #20]
		*pSigmaEstimate = cSigmaEstMax;
 80071d8:	f8ca 2000 	str.w	r2, [sl]
		PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
 80071dc:	f8c6 213c 	str.w	r2, [r6, #316]	; 0x13c
		*pDmax_mm = 0;
 80071e0:	601d      	str	r5, [r3, #0]
			pDmax_mm);
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 80071e2:	4628      	mov	r0, r5
 80071e4:	b00d      	add	sp, #52	; 0x34
 80071e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			(preRangeMacroPCLKS + finalRangeMacroPCLKS);
 80071ea:	4458      	add	r0, fp
		peakVcselDuration_us = vcselWidth * 2048 *
 80071ec:	02c0      	lsls	r0, r0, #11
 80071ee:	4341      	muls	r1, r0
		peakVcselDuration_us *= cPllPeriod_ps;
 80071f0:	f240 6b77 	movw	fp, #1655	; 0x677
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 80071f4:	f501 71fa 	add.w	r1, r1, #500	; 0x1f4
		totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 80071f8:	0a1b      	lsrs	r3, r3, #8
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 80071fa:	fbb1 f1f4 	udiv	r1, r1, r4
		peakVcselDuration_us *= cPllPeriod_ps;
 80071fe:	fb0b fb01 	mul.w	fp, fp, r1
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 8007202:	f50b 7bfa 	add.w	fp, fp, #500	; 0x1f4
		sigmaEstimateP2 = (ambientRate_kcps << 16)/peakSignalRate_kcps;
 8007206:	4948      	ldr	r1, [pc, #288]	; (8007328 <VL53L0X_calc_sigma_estimate+0x1cc>)
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 8007208:	fbbb fbf4 	udiv	fp, fp, r4
		vcselTotalEventsRtn = totalSignalRate_mcps *
 800720c:	fb0b f303 	mul.w	r3, fp, r3
		vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;
 8007210:	3380      	adds	r3, #128	; 0x80
		(pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
 8007212:	4367      	muls	r7, r4
	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
 8007214:	fb04 f50c 	mul.w	r5, r4, ip
		if (vcselTotalEventsRtn < 1)
 8007218:	0a1b      	lsrs	r3, r3, #8
		sigmaEstimateP2 = (ambientRate_kcps << 16)/peakSignalRate_kcps;
 800721a:	ea07 0701 	and.w	r7, r7, r1
 800721e:	fbb7 fefe 	udiv	lr, r7, lr
 8007222:	4f42      	ldr	r7, [pc, #264]	; (800732c <VL53L0X_calc_sigma_estimate+0x1d0>)
 8007224:	9209      	str	r2, [sp, #36]	; 0x24
			vcselTotalEventsRtn = 1;
 8007226:	bf08      	it	eq
 8007228:	2301      	moveq	r3, #1
 800722a:	f5b5 1f48 	cmp.w	r5, #3276800	; 0x320000
 800722e:	bf28      	it	cs
 8007230:	f44f 1548 	movcs.w	r5, #3276800	; 0x320000
		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 8007234:	200c      	movs	r0, #12
 8007236:	45be      	cmp	lr, r7
 8007238:	bf28      	it	cs
 800723a:	46be      	movcs	lr, r7
 800723c:	4358      	muls	r0, r3
		sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;
 800723e:	f44f 7716 	mov.w	r7, #600	; 0x258
 8007242:	fb07 f70e 	mul.w	r7, r7, lr
		sigmaEstimateP2 = (ambientRate_kcps << 16)/peakSignalRate_kcps;
 8007246:	9108      	str	r1, [sp, #32]
		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 8007248:	f7ff f896 	bl	8006378 <VL53L0X_isqrt>
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800724c:	9908      	ldr	r1, [sp, #32]
		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 800724e:	9007      	str	r0, [sp, #28]
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 8007250:	ea08 0801 	and.w	r8, r8, r1
 8007254:	eba8 0005 	sub.w	r0, r8, r5
			xTalkCompRate_kcps) + 500)/1000;
 8007258:	f505 75fa 	add.w	r5, r5, #500	; 0x1f4
		deltaT_ps = pRangingMeasurementData->RangeMilliMeter *
 800725c:	f8b9 1008 	ldrh.w	r1, [r9, #8]
 8007260:	4b33      	ldr	r3, [pc, #204]	; (8007330 <VL53L0X_calc_sigma_estimate+0x1d4>)
			xTalkCompRate_kcps) + 500)/1000;
 8007262:	44a8      	add	r8, r5
			xTalkCompRate_kcps) + 500)/1000;
 8007264:	f500 70fa 	add.w	r0, r0, #500	; 0x1f4
		diff2_mcps = (((peakSignalRate_kcps << 16) +
 8007268:	fbb8 f8f4 	udiv	r8, r8, r4
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800726c:	fbb0 f0f4 	udiv	r0, r0, r4
		diff1_mcps <<= 8;
 8007270:	0200      	lsls	r0, r0, #8
		xTalkCorrection	 = abs(diff1_mcps/diff2_mcps);
 8007272:	fbb0 f0f8 	udiv	r0, r0, r8
		xTalkCorrection <<= 8;
 8007276:	0205      	lsls	r5, r0, #8
		pwMult *= ((1 << 16) - xTalkCorrection);
 8007278:	f5c5 3580 	rsb	r5, r5, #65536	; 0x10000
		deltaT_ps = pRangingMeasurementData->RangeMilliMeter *
 800727c:	4359      	muls	r1, r3
		pwMult = deltaT_ps/cVcselPulseWidth_ps; /* smaller than 1.0f */
 800727e:	f241 235c 	movw	r3, #4700	; 0x125c
 8007282:	fbb1 f3f3 	udiv	r3, r1, r3
		pwMult *= ((1 << 16) - xTalkCorrection);
 8007286:	435d      	muls	r5, r3
		pwMult =  (pwMult + c16BitRoundingParam) >> 16;
 8007288:	f505 4500 	add.w	r5, r5, #32768	; 0x8000
 800728c:	0c2d      	lsrs	r5, r5, #16
		pwMult += (1 << 16);
 800728e:	f505 3580 	add.w	r5, r5, #65536	; 0x10000
		pwMult >>= 1;
 8007292:	086d      	lsrs	r5, r5, #1
		pwMult = pwMult * pwMult;
 8007294:	436d      	muls	r5, r5
		pwMult >>= 14;
 8007296:	0bad      	lsrs	r5, r5, #14
		sqr1 = pwMult * sigmaEstimateP1;
 8007298:	f44f 7848 	mov.w	r8, #800	; 0x320
 800729c:	fb08 f005 	mul.w	r0, r8, r5
		sqr2 = (sqr2 + 0x8000) >> 16;
 80072a0:	f507 4300 	add.w	r3, r7, #32768	; 0x8000
		sqr1 = (sqr1 + 0x8000) >> 16;
 80072a4:	f500 4000 	add.w	r0, r0, #32768	; 0x8000
		sqr2 = (sqr2 + 0x8000) >> 16;
 80072a8:	0c1b      	lsrs	r3, r3, #16
		sqr2 *= sqr2;
 80072aa:	435b      	muls	r3, r3
		sqr1 = (sqr1 + 0x8000) >> 16;
 80072ac:	0c00      	lsrs	r0, r0, #16
		sqrtResult_centi_ns = VL53L0X_isqrt(sqrSum);
 80072ae:	fb00 3000 	mla	r0, r0, r0, r3
 80072b2:	f7ff f861 	bl	8006378 <VL53L0X_isqrt>
		sqrtResult_centi_ns <<= 16;
 80072b6:	0400      	lsls	r0, r0, #16
		sigmaEstRtn = (((sqrtResult_centi_ns+50)/100) /
 80072b8:	2364      	movs	r3, #100	; 0x64
 80072ba:	3032      	adds	r0, #50	; 0x32
 80072bc:	fbb0 f0f3 	udiv	r0, r0, r3
		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 80072c0:	9b07      	ldr	r3, [sp, #28]
		sigmaEstRtn		 += 5000;
 80072c2:	f640 31b5 	movw	r1, #2997	; 0xbb5
		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 80072c6:	005b      	lsls	r3, r3, #1
		sigmaEstRtn = (((sqrtResult_centi_ns+50)/100) /
 80072c8:	fbb0 f0f3 	udiv	r0, r0, r3
		sigmaEstRtn		 += 5000;
 80072cc:	f241 3388 	movw	r3, #5000	; 0x1388
 80072d0:	fb01 3000 	mla	r0, r1, r0, r3
		sigmaEstRtn		 /= 10000;
 80072d4:	f242 7310 	movw	r3, #10000	; 0x2710
 80072d8:	fbb0 f0f3 	udiv	r0, r0, r3
 80072dc:	f5b0 4f70 	cmp.w	r0, #61440	; 0xf000
 80072e0:	bf28      	it	cs
 80072e2:	f44f 4070 	movcs.w	r0, #61440	; 0xf000
		sqrtResult = VL53L0X_isqrt((sqr1 + sqr2));
 80072e6:	f241 1304 	movw	r3, #4356	; 0x1104
 80072ea:	fb00 3000 	mla	r0, r0, r0, r3
 80072ee:	f7ff f843 	bl	8006378 <VL53L0X_isqrt>
 80072f2:	9a09      	ldr	r2, [sp, #36]	; 0x24
		Status = VL53L0X_calc_dmax(
 80072f4:	9b05      	ldr	r3, [sp, #20]
 80072f6:	9303      	str	r3, [sp, #12]
		sigmaEstimate	 = 1000 * sqrtResult;
 80072f8:	4360      	muls	r0, r4
 80072fa:	4282      	cmp	r2, r0
 80072fc:	bf28      	it	cs
 80072fe:	4602      	movcs	r2, r0
		*pSigmaEstimate = (uint32_t)(sigmaEstimate);
 8007300:	f8ca 2000 	str.w	r2, [sl]
		Status = VL53L0X_calc_dmax(
 8007304:	462b      	mov	r3, r5
		PALDevDataSet(Dev, SigmaEstimate, *pSigmaEstimate);
 8007306:	f8c6 213c 	str.w	r2, [r6, #316]	; 0x13c
		Status = VL53L0X_calc_dmax(
 800730a:	f8cd b008 	str.w	fp, [sp, #8]
 800730e:	9701      	str	r7, [sp, #4]
 8007310:	f8cd 8000 	str.w	r8, [sp]
 8007314:	9a06      	ldr	r2, [sp, #24]
 8007316:	9904      	ldr	r1, [sp, #16]
 8007318:	4630      	mov	r0, r6
 800731a:	f7ff feb9 	bl	8007090 <VL53L0X_calc_dmax>
 800731e:	4605      	mov	r5, r0
 8007320:	e75f      	b.n	80071e2 <VL53L0X_calc_sigma_estimate+0x86>
 8007322:	bf00      	nop
 8007324:	028f87ae 	.word	0x028f87ae
 8007328:	ffff0000 	.word	0xffff0000
 800732c:	00666666 	.word	0x00666666
 8007330:	0006999a 	.word	0x0006999a

08007334 <VL53L0X_get_pal_range_status>:
		uint8_t DeviceRangeStatus,
		FixPoint1616_t SignalRate,
		uint16_t EffectiveSpadRtnCount,
		VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
		uint8_t *pPalRangeStatus)
{
 8007334:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007338:	b08b      	sub	sp, #44	; 0x2c
	 * the value 11 in the DeviceRangeStatus.
	 * In addition, the SigmaEstimator is not included in the VL53L0X
	 * DeviceRangeStatus, this will be added in the PalRangeStatus.
	 */

	DeviceRangeStatusInternal = ((DeviceRangeStatus & 0x78) >> 3);
 800733a:	ea4f 09d1 	mov.w	r9, r1, lsr #3
{
 800733e:	469b      	mov	fp, r3
	uint8_t SigmaLimitCheckEnable = 0;
 8007340:	2300      	movs	r3, #0
 8007342:	f88d 300e 	strb.w	r3, [sp, #14]
	uint8_t SignalRateFinalRangeLimitCheckEnable = 0;
 8007346:	f88d 300f 	strb.w	r3, [sp, #15]
	uint8_t SignalRefClipLimitCheckEnable = 0;
 800734a:	f88d 3010 	strb.w	r3, [sp, #16]
	uint8_t RangeIgnoreThresholdLimitCheckEnable = 0;
 800734e:	f88d 3011 	strb.w	r3, [sp, #17]
	uint16_t tmpWord = 0;
 8007352:	f8ad 3012 	strh.w	r3, [sp, #18]
	uint32_t Dmax_mm = 0;
 8007356:	9309      	str	r3, [sp, #36]	; 0x24
	DeviceRangeStatusInternal = ((DeviceRangeStatus & 0x78) >> 3);
 8007358:	f009 070f 	and.w	r7, r9, #15

	if (DeviceRangeStatusInternal == 0 ||
 800735c:	f24f 03a1 	movw	r3, #61601	; 0xf0a1
 8007360:	40fb      	lsrs	r3, r7
{
 8007362:	9201      	str	r2, [sp, #4]
		DeviceRangeStatusInternal == 12 ||
		DeviceRangeStatusInternal == 13 ||
		DeviceRangeStatusInternal == 14 ||
		DeviceRangeStatusInternal == 15
			) {
		NoneFlag = 1;
 8007364:	f003 0301 	and.w	r3, r3, #1
		NoneFlag = 0;
	}

	/* LastSignalRefMcps */
	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8007368:	2201      	movs	r2, #1
 800736a:	21ff      	movs	r1, #255	; 0xff
{
 800736c:	4605      	mov	r5, r0
 800736e:	9e15      	ldr	r6, [sp, #84]	; 0x54
		NoneFlag = 1;
 8007370:	9300      	str	r3, [sp, #0]
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8007372:	f000 f9ed 	bl	8007750 <VL53L0X_WrByte>

	if (Status == VL53L0X_ERROR_NONE)
 8007376:	b928      	cbnz	r0, 8007384 <VL53L0X_get_pal_range_status+0x50>
		Status = VL53L0X_RdWord(Dev,
 8007378:	f10d 0212 	add.w	r2, sp, #18
 800737c:	21b6      	movs	r1, #182	; 0xb6
 800737e:	4628      	mov	r0, r5
 8007380:	f000 f9a0 	bl	80076c4 <VL53L0X_RdWord>
			VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
			&tmpWord);

	LastSignalRefMcps = VL53L0X_FIXPOINT97TOFIXPOINT1616(tmpWord);
 8007384:	f8bd a012 	ldrh.w	sl, [sp, #18]
 8007388:	ea4f 2a4a 	mov.w	sl, sl, lsl #9

	if (Status == VL53L0X_ERROR_NONE)
 800738c:	b920      	cbnz	r0, 8007398 <VL53L0X_get_pal_range_status+0x64>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800738e:	4602      	mov	r2, r0
 8007390:	21ff      	movs	r1, #255	; 0xff
 8007392:	4628      	mov	r0, r5
 8007394:	f000 f9dc 	bl	8007750 <VL53L0X_WrByte>

	PALDevDataSet(Dev, LastSignalRefMcps, LastSignalRefMcps);
 8007398:	f8c5 a144 	str.w	sl, [r5, #324]	; 0x144

	/*
	 * Check if Sigma limit is enabled, if yes then do comparison with limit
	 * value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800739c:	b928      	cbnz	r0, 80073aa <VL53L0X_get_pal_range_status+0x76>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800739e:	4601      	mov	r1, r0
 80073a0:	f10d 020e 	add.w	r2, sp, #14
 80073a4:	4628      	mov	r0, r5
 80073a6:	f7fd ffb8 	bl	800531a <VL53L0X_GetLimitCheckEnable>
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
			&SigmaLimitCheckEnable);

	if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 80073aa:	f89d 400e 	ldrb.w	r4, [sp, #14]
 80073ae:	b1d4      	cbz	r4, 80073e6 <VL53L0X_get_pal_range_status+0xb2>
 80073b0:	2800      	cmp	r0, #0
 80073b2:	f040 8091 	bne.w	80074d8 <VL53L0X_get_pal_range_status+0x1a4>
		/*
		* compute the Sigma and check with limit
		*/
		Status = VL53L0X_calc_sigma_estimate(
 80073b6:	ab09      	add	r3, sp, #36	; 0x24
 80073b8:	aa05      	add	r2, sp, #20
 80073ba:	9914      	ldr	r1, [sp, #80]	; 0x50
 80073bc:	4628      	mov	r0, r5
 80073be:	f7ff fecd 	bl	800715c <VL53L0X_calc_sigma_estimate>
			Dev,
			pRangingMeasurementData,
			&SigmaEstimate,
			&Dmax_mm);
		if (Status == VL53L0X_ERROR_NONE)
 80073c2:	2800      	cmp	r0, #0
 80073c4:	f040 8088 	bne.w	80074d8 <VL53L0X_get_pal_range_status+0x1a4>
			pRangingMeasurementData->RangeDMaxMilliMeter = Dmax_mm;
 80073c8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80073ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073cc:	8153      	strh	r3, [r2, #10]

		if (Status == VL53L0X_ERROR_NONE) {
			Status = VL53L0X_GetLimitCheckValue(Dev,
 80073ce:	4601      	mov	r1, r0
 80073d0:	aa06      	add	r2, sp, #24
 80073d2:	4628      	mov	r0, r5
 80073d4:	f7fd ffdc 	bl	8005390 <VL53L0X_GetLimitCheckValue>
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				&SigmaLimitValue);

			if ((SigmaLimitValue > 0) &&
 80073d8:	9c06      	ldr	r4, [sp, #24]
 80073da:	b124      	cbz	r4, 80073e6 <VL53L0X_get_pal_range_status+0xb2>
	uint8_t SigmaLimitflag = 0;
 80073dc:	9b05      	ldr	r3, [sp, #20]
 80073de:	429c      	cmp	r4, r3
 80073e0:	bf2c      	ite	cs
 80073e2:	2400      	movcs	r4, #0
 80073e4:	2401      	movcc	r4, #1

	/*
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 80073e6:	b920      	cbnz	r0, 80073f2 <VL53L0X_get_pal_range_status+0xbe>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 80073e8:	aa04      	add	r2, sp, #16
 80073ea:	2102      	movs	r1, #2
 80073ec:	4628      	mov	r0, r5
 80073ee:	f7fd ff94 	bl	800531a <VL53L0X_GetLimitCheckEnable>
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipLimitCheckEnable);

	if ((SignalRefClipLimitCheckEnable != 0) &&
 80073f2:	f89d 8010 	ldrb.w	r8, [sp, #16]
 80073f6:	f1b8 0f00 	cmp.w	r8, #0
 80073fa:	d00f      	beq.n	800741c <VL53L0X_get_pal_range_status+0xe8>
 80073fc:	2800      	cmp	r0, #0
 80073fe:	d16f      	bne.n	80074e0 <VL53L0X_get_pal_range_status+0x1ac>
			(Status == VL53L0X_ERROR_NONE)) {

		Status = VL53L0X_GetLimitCheckValue(Dev,
 8007400:	aa07      	add	r2, sp, #28
 8007402:	2102      	movs	r1, #2
 8007404:	4628      	mov	r0, r5
 8007406:	f7fd ffc3 	bl	8005390 <VL53L0X_GetLimitCheckValue>
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipValue);

		if ((SignalRefClipValue > 0) &&
 800740a:	9b07      	ldr	r3, [sp, #28]
 800740c:	2b00      	cmp	r3, #0
 800740e:	d065      	beq.n	80074dc <VL53L0X_get_pal_range_status+0x1a8>
	uint8_t SignalRefClipflag = 0;
 8007410:	459a      	cmp	sl, r3
 8007412:	bf94      	ite	ls
 8007414:	f04f 0800 	movls.w	r8, #0
 8007418:	f04f 0801 	movhi.w	r8, #1
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 * EffectiveSpadRtnCount has a format 8.8
	 * If (Return signal rate < (1.5 x Xtalk x number of Spads)) : FAIL
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800741c:	b928      	cbnz	r0, 800742a <VL53L0X_get_pal_range_status+0xf6>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800741e:	f10d 0211 	add.w	r2, sp, #17
 8007422:	2103      	movs	r1, #3
 8007424:	4628      	mov	r0, r5
 8007426:	f7fd ff78 	bl	800531a <VL53L0X_GetLimitCheckEnable>
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdLimitCheckEnable);

	if ((RangeIgnoreThresholdLimitCheckEnable != 0) &&
 800742a:	f89d a011 	ldrb.w	sl, [sp, #17]
 800742e:	f1ba 0f00 	cmp.w	sl, #0
 8007432:	d016      	beq.n	8007462 <VL53L0X_get_pal_range_status+0x12e>
 8007434:	2800      	cmp	r0, #0
 8007436:	d17c      	bne.n	8007532 <VL53L0X_get_pal_range_status+0x1fe>
			(Status == VL53L0X_ERROR_NONE)) {

		/* Compute the signal rate per spad */
		if (EffectiveSpadRtnCount == 0) {
 8007438:	f1bb 0f00 	cmp.w	fp, #0
 800743c:	d003      	beq.n	8007446 <VL53L0X_get_pal_range_status+0x112>
			SignalRatePerSpad = 0;
		} else {
			SignalRatePerSpad = (FixPoint1616_t)((256 * SignalRate)
 800743e:	9b01      	ldr	r3, [sp, #4]
 8007440:	021b      	lsls	r3, r3, #8
 8007442:	fbb3 fbfb 	udiv	fp, r3, fp
				/ EffectiveSpadRtnCount);
		}

		Status = VL53L0X_GetLimitCheckValue(Dev,
 8007446:	aa08      	add	r2, sp, #32
 8007448:	2103      	movs	r1, #3
 800744a:	4628      	mov	r0, r5
 800744c:	f7fd ffa0 	bl	8005390 <VL53L0X_GetLimitCheckValue>
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdValue);

		if ((RangeIgnoreThresholdValue > 0) &&
 8007450:	9a08      	ldr	r2, [sp, #32]
 8007452:	2a00      	cmp	r2, #0
 8007454:	d047      	beq.n	80074e6 <VL53L0X_get_pal_range_status+0x1b2>
	uint8_t RangeIgnoreThresholdflag = 0;
 8007456:	4593      	cmp	fp, r2
 8007458:	bf2c      	ite	cs
 800745a:	f04f 0a00 	movcs.w	sl, #0
 800745e:	f04f 0a01 	movcc.w	sl, #1
			/* Limit Fail add 2^6 to range status */
			RangeIgnoreThresholdflag = 1;
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8007462:	b920      	cbnz	r0, 800746e <VL53L0X_get_pal_range_status+0x13a>
		if (NoneFlag == 1) {
 8007464:	9b00      	ldr	r3, [sp, #0]
 8007466:	2b00      	cmp	r3, #0
 8007468:	d03f      	beq.n	80074ea <VL53L0X_get_pal_range_status+0x1b6>
			*pPalRangeStatus = 255;	 /* NONE */
 800746a:	22ff      	movs	r2, #255	; 0xff
			*pPalRangeStatus = 3;  /* Min range */
		} else if (DeviceRangeStatusInternal == 4 ||
					RangeIgnoreThresholdflag == 1) {
			*pPalRangeStatus = 2;  /* Signal Fail */
		} else if (SigmaLimitflag == 1) {
			*pPalRangeStatus = 1;  /* Sigma	 Fail */
 800746c:	7032      	strb	r2, [r6, #0]
			*pPalRangeStatus = 0; /* Range Valid */
		}
	}

	/* DMAX only relevant during range error */
	if (*pPalRangeStatus == 0)
 800746e:	7832      	ldrb	r2, [r6, #0]
 8007470:	b90a      	cbnz	r2, 8007476 <VL53L0X_get_pal_range_status+0x142>
		pRangingMeasurementData->RangeDMaxMilliMeter = 0;
 8007472:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007474:	815a      	strh	r2, [r3, #10]

	/* fill the Limit Check Status */

	Status =  VL53L0X_GetLimitCheckEnable(Dev,
 8007476:	f10d 020f 	add.w	r2, sp, #15
 800747a:	2101      	movs	r1, #1
 800747c:	4628      	mov	r0, r5
 800747e:	f7fd ff4c 	bl	800531a <VL53L0X_GetLimitCheckEnable>
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&SignalRateFinalRangeLimitCheckEnable);

	if (Status == VL53L0X_ERROR_NONE) {
 8007482:	bb30      	cbnz	r0, 80074d2 <VL53L0X_get_pal_range_status+0x19e>
		if ((SigmaLimitCheckEnable == 0) || (SigmaLimitflag == 1))
 8007484:	f89d 200e 	ldrb.w	r2, [sp, #14]
 8007488:	2a00      	cmp	r2, #0
 800748a:	bf08      	it	eq
 800748c:	2401      	moveq	r4, #1
		else
			Temp8 = 0;
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

		if ((DeviceRangeStatusInternal == 4) ||
 800748e:	2f04      	cmp	r7, #4
 8007490:	bf1d      	ittte	ne
 8007492:	f89d 200f 	ldrbne.w	r2, [sp, #15]
 8007496:	fab2 f282 	clzne	r2, r2
 800749a:	0952      	lsrne	r2, r2, #5
 800749c:	2201      	moveq	r2, #1
				(SignalRateFinalRangeLimitCheckEnable == 0))
			Temp8 = 1;
		else
			Temp8 = 0;
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800749e:	f885 202f 	strb.w	r2, [r5, #47]	; 0x2f
				VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				Temp8);

		if ((SignalRefClipLimitCheckEnable == 0) ||
 80074a2:	f89d 2010 	ldrb.w	r2, [sp, #16]
 80074a6:	2a00      	cmp	r2, #0
 80074a8:	bf08      	it	eq
 80074aa:	f04f 0801 	moveq.w	r8, #1
					(SignalRefClipflag == 1))
			Temp8 = 1;
		else
			Temp8 = 0;

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 80074ae:	f008 0301 	and.w	r3, r8, #1
 80074b2:	f885 3030 	strb.w	r3, [r5, #48]	; 0x30
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, Temp8);

		if ((RangeIgnoreThresholdLimitCheckEnable == 0) ||
 80074b6:	f89d 3011 	ldrb.w	r3, [sp, #17]
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	bf08      	it	eq
 80074be:	f04f 0a01 	moveq.w	sl, #1
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 80074c2:	f004 0401 	and.w	r4, r4, #1
				(RangeIgnoreThresholdflag == 1))
			Temp8 = 1;
		else
			Temp8 = 0;

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 80074c6:	f00a 0a01 	and.w	sl, sl, #1
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 80074ca:	f885 402e 	strb.w	r4, [r5, #46]	; 0x2e
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 80074ce:	f885 a031 	strb.w	sl, [r5, #49]	; 0x31
	}

	LOG_FUNCTION_END(Status);
	return Status;

}
 80074d2:	b00b      	add	sp, #44	; 0x2c
 80074d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074d8:	2400      	movs	r4, #0
 80074da:	e78a      	b.n	80073f2 <VL53L0X_get_pal_range_status+0xbe>
	uint8_t SignalRefClipflag = 0;
 80074dc:	4698      	mov	r8, r3
 80074de:	e79d      	b.n	800741c <VL53L0X_get_pal_range_status+0xe8>
 80074e0:	f04f 0800 	mov.w	r8, #0
 80074e4:	e7a1      	b.n	800742a <VL53L0X_get_pal_range_status+0xf6>
	uint8_t RangeIgnoreThresholdflag = 0;
 80074e6:	4692      	mov	sl, r2
 80074e8:	e7bb      	b.n	8007462 <VL53L0X_get_pal_range_status+0x12e>
		} else if (DeviceRangeStatusInternal == 1 ||
 80074ea:	1e7a      	subs	r2, r7, #1
 80074ec:	2a02      	cmp	r2, #2
 80074ee:	d801      	bhi.n	80074f4 <VL53L0X_get_pal_range_status+0x1c0>
			*pPalRangeStatus = 5; /* HW fail */
 80074f0:	2205      	movs	r2, #5
 80074f2:	e7bb      	b.n	800746c <VL53L0X_get_pal_range_status+0x138>
		} else if (DeviceRangeStatusInternal == 6 ||
 80074f4:	2f06      	cmp	r7, #6
 80074f6:	d001      	beq.n	80074fc <VL53L0X_get_pal_range_status+0x1c8>
 80074f8:	2f09      	cmp	r7, #9
 80074fa:	d101      	bne.n	8007500 <VL53L0X_get_pal_range_status+0x1cc>
			*pPalRangeStatus = 4;  /* Phase fail */
 80074fc:	2204      	movs	r2, #4
 80074fe:	e7b5      	b.n	800746c <VL53L0X_get_pal_range_status+0x138>
		} else if (DeviceRangeStatusInternal == 8 ||
 8007500:	f009 090d 	and.w	r9, r9, #13
 8007504:	f1b9 0f08 	cmp.w	r9, #8
 8007508:	d002      	beq.n	8007510 <VL53L0X_get_pal_range_status+0x1dc>
					DeviceRangeStatusInternal == 10 ||
 800750a:	f1b8 0f01 	cmp.w	r8, #1
 800750e:	d101      	bne.n	8007514 <VL53L0X_get_pal_range_status+0x1e0>
			*pPalRangeStatus = 3;  /* Min range */
 8007510:	2203      	movs	r2, #3
 8007512:	e7ab      	b.n	800746c <VL53L0X_get_pal_range_status+0x138>
		} else if (DeviceRangeStatusInternal == 4 ||
 8007514:	2f04      	cmp	r7, #4
 8007516:	d002      	beq.n	800751e <VL53L0X_get_pal_range_status+0x1ea>
 8007518:	f1ba 0f01 	cmp.w	sl, #1
 800751c:	d101      	bne.n	8007522 <VL53L0X_get_pal_range_status+0x1ee>
			*pPalRangeStatus = 2;  /* Signal Fail */
 800751e:	2202      	movs	r2, #2
 8007520:	e7a4      	b.n	800746c <VL53L0X_get_pal_range_status+0x138>
		} else if (SigmaLimitflag == 1) {
 8007522:	2c01      	cmp	r4, #1
 8007524:	d101      	bne.n	800752a <VL53L0X_get_pal_range_status+0x1f6>
			*pPalRangeStatus = 1;  /* Sigma	 Fail */
 8007526:	2201      	movs	r2, #1
 8007528:	e7a0      	b.n	800746c <VL53L0X_get_pal_range_status+0x138>
			*pPalRangeStatus = 0; /* Range Valid */
 800752a:	2200      	movs	r2, #0
 800752c:	7032      	strb	r2, [r6, #0]
 800752e:	46a2      	mov	sl, r4
 8007530:	e79d      	b.n	800746e <VL53L0X_get_pal_range_status+0x13a>
	uint8_t RangeIgnoreThresholdflag = 0;
 8007532:	f04f 0a00 	mov.w	sl, #0
 8007536:	e79a      	b.n	800746e <VL53L0X_get_pal_range_status+0x13a>

08007538 <VL53L0X_check_part_used>:


VL53L0X_Error VL53L0X_check_part_used(VL53L0X_DEV Dev,
		uint8_t *Revision,
		VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo)
{
 8007538:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800753a:	460f      	mov	r7, r1
	uint8_t ModuleIdInt;
	char *ProductId_tmp;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 2);
 800753c:	2102      	movs	r1, #2
{
 800753e:	4606      	mov	r6, r0
 8007540:	4614      	mov	r4, r2
	Status = VL53L0X_get_info_from_device(Dev, 2);
 8007542:	f7fe ff4f 	bl	80063e4 <VL53L0X_get_info_from_device>

	if (Status == VL53L0X_ERROR_NONE) {
 8007546:	4605      	mov	r5, r0
 8007548:	b940      	cbnz	r0, 800755c <VL53L0X_check_part_used+0x24>
		ModuleIdInt = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, ModuleId);

	if (ModuleIdInt == 0) {
 800754a:	f896 30f1 	ldrb.w	r3, [r6, #241]	; 0xf1
 800754e:	f104 0040 	add.w	r0, r4, #64	; 0x40
 8007552:	b92b      	cbnz	r3, 8007560 <VL53L0X_check_part_used+0x28>
		*Revision = 0;
		VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->ProductId, "");
 8007554:	4905      	ldr	r1, [pc, #20]	; (800756c <VL53L0X_check_part_used+0x34>)
		*Revision = 0;
 8007556:	703d      	strb	r5, [r7, #0]
	} else {
		*Revision = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, Revision);
		ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
			ProductId);
		VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->ProductId, ProductId_tmp);
 8007558:	f000 ff12 	bl	8008380 <strcpy>
	}
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 800755c:	4628      	mov	r0, r5
 800755e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		*Revision = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, Revision);
 8007560:	f896 30f2 	ldrb.w	r3, [r6, #242]	; 0xf2
 8007564:	703b      	strb	r3, [r7, #0]
		VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->ProductId, ProductId_tmp);
 8007566:	f106 01f3 	add.w	r1, r6, #243	; 0xf3
 800756a:	e7f5      	b.n	8007558 <VL53L0X_check_part_used+0x20>
 800756c:	0800a30d 	.word	0x0800a30d

08007570 <VL53L0X_get_device_info>:


VL53L0X_Error VL53L0X_get_device_info(VL53L0X_DEV Dev,
				VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo)
{
 8007570:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007572:	460c      	mov	r4, r1
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t revision_id;
	uint8_t Revision;

	Status = VL53L0X_check_part_used(Dev, &Revision, pVL53L0X_DeviceInfo);
 8007574:	460a      	mov	r2, r1
 8007576:	f10d 0107 	add.w	r1, sp, #7
{
 800757a:	4605      	mov	r5, r0
	Status = VL53L0X_check_part_used(Dev, &Revision, pVL53L0X_DeviceInfo);
 800757c:	f7ff ffdc 	bl	8007538 <VL53L0X_check_part_used>

	if (Status == VL53L0X_ERROR_NONE) {
 8007580:	bb00      	cbnz	r0, 80075c4 <VL53L0X_get_device_info+0x54>
		if (Revision == 0) {
 8007582:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8007586:	b9fb      	cbnz	r3, 80075c8 <VL53L0X_get_device_info+0x58>
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 8007588:	4915      	ldr	r1, [pc, #84]	; (80075e0 <VL53L0X_get_device_info+0x70>)
					VL53L0X_STRING_DEVICE_INFO_NAME_TS1);
		} else if (Revision < 39) {
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
					VL53L0X_STRING_DEVICE_INFO_NAME_TS2);
		} else {
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 800758a:	4620      	mov	r0, r4
 800758c:	f000 fef8 	bl	8008380 <strcpy>
					VL53L0X_STRING_DEVICE_INFO_NAME_ES1);
		}

		VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Type,
 8007590:	4914      	ldr	r1, [pc, #80]	; (80075e4 <VL53L0X_get_device_info+0x74>)
 8007592:	f104 0020 	add.w	r0, r4, #32
 8007596:	f000 fef3 	bl	8008380 <strcpy>
				VL53L0X_STRING_DEVICE_INFO_TYPE);

	}

	if (Status == VL53L0X_ERROR_NONE) {
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_IDENTIFICATION_MODEL_ID,
 800759a:	f104 0260 	add.w	r2, r4, #96	; 0x60
 800759e:	21c0      	movs	r1, #192	; 0xc0
 80075a0:	4628      	mov	r0, r5
 80075a2:	f000 f846 	bl	8007632 <VL53L0X_RdByte>
				&pVL53L0X_DeviceInfo->ProductType);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80075a6:	b968      	cbnz	r0, 80075c4 <VL53L0X_get_device_info+0x54>
		Status = VL53L0X_RdByte(Dev,
 80075a8:	f10d 0206 	add.w	r2, sp, #6
 80075ac:	21c2      	movs	r1, #194	; 0xc2
 80075ae:	4628      	mov	r0, r5
 80075b0:	f000 f83f 	bl	8007632 <VL53L0X_RdByte>
			VL53L0X_REG_IDENTIFICATION_REVISION_ID,
				&revision_id);
		pVL53L0X_DeviceInfo->ProductRevisionMajor = 1;
 80075b4:	2301      	movs	r3, #1
 80075b6:	f884 3061 	strb.w	r3, [r4, #97]	; 0x61
		pVL53L0X_DeviceInfo->ProductRevisionMinor =
					(revision_id & 0xF0) >> 4;
 80075ba:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80075be:	091b      	lsrs	r3, r3, #4
		pVL53L0X_DeviceInfo->ProductRevisionMinor =
 80075c0:	f884 3062 	strb.w	r3, [r4, #98]	; 0x62
	}

	return Status;
}
 80075c4:	b003      	add	sp, #12
 80075c6:	bd30      	pop	{r4, r5, pc}
		} else if ((Revision <= 34) && (Revision != 32)) {
 80075c8:	2b22      	cmp	r3, #34	; 0x22
 80075ca:	d803      	bhi.n	80075d4 <VL53L0X_get_device_info+0x64>
 80075cc:	2b20      	cmp	r3, #32
 80075ce:	d003      	beq.n	80075d8 <VL53L0X_get_device_info+0x68>
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 80075d0:	4905      	ldr	r1, [pc, #20]	; (80075e8 <VL53L0X_get_device_info+0x78>)
 80075d2:	e7da      	b.n	800758a <VL53L0X_get_device_info+0x1a>
		} else if (Revision < 39) {
 80075d4:	2b26      	cmp	r3, #38	; 0x26
 80075d6:	d801      	bhi.n	80075dc <VL53L0X_get_device_info+0x6c>
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 80075d8:	4904      	ldr	r1, [pc, #16]	; (80075ec <VL53L0X_get_device_info+0x7c>)
 80075da:	e7d6      	b.n	800758a <VL53L0X_get_device_info+0x1a>
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 80075dc:	4904      	ldr	r1, [pc, #16]	; (80075f0 <VL53L0X_get_device_info+0x80>)
 80075de:	e7d4      	b.n	800758a <VL53L0X_get_device_info+0x1a>
 80075e0:	0800a38c 	.word	0x0800a38c
 80075e4:	0800a3c5 	.word	0x0800a3c5
 80075e8:	0800a398 	.word	0x0800a398
 80075ec:	0800a3a4 	.word	0x0800a3a4
 80075f0:	0800a3b0 	.word	0x0800a3b0

080075f4 <_I2CWrite>:
/* Private macro -------------------------------------------------------------*/
/* Private variables ---------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Exported functions --------------------------------------------------------*/
    
int _I2CWrite(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 80075f4:	b513      	push	{r0, r1, r4, lr}
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 80075f6:	f102 030a 	add.w	r3, r2, #10

    status = HAL_I2C_Master_Transmit(Dev->I2cHandle, Dev->I2cDevAddr, pdata, count, i2c_time_out);
 80075fa:	f890 415c 	ldrb.w	r4, [r0, #348]	; 0x15c
 80075fe:	9300      	str	r3, [sp, #0]
 8007600:	f8d0 0158 	ldr.w	r0, [r0, #344]	; 0x158
 8007604:	b293      	uxth	r3, r2
 8007606:	460a      	mov	r2, r1
 8007608:	4621      	mov	r1, r4
 800760a:	f7fa fd9b 	bl	8002144 <HAL_I2C_Master_Transmit>
    
    return status;
}
 800760e:	b002      	add	sp, #8
 8007610:	bd10      	pop	{r4, pc}

08007612 <_I2CRead>:

int _I2CRead(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 8007612:	b513      	push	{r0, r1, r4, lr}
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 8007614:	f102 030a 	add.w	r3, r2, #10

    status = HAL_I2C_Master_Receive(Dev->I2cHandle, Dev->I2cDevAddr|1, pdata, count, i2c_time_out);
 8007618:	f890 415c 	ldrb.w	r4, [r0, #348]	; 0x15c
 800761c:	9300      	str	r3, [sp, #0]
 800761e:	f8d0 0158 	ldr.w	r0, [r0, #344]	; 0x158
 8007622:	b293      	uxth	r3, r2
 8007624:	460a      	mov	r2, r1
 8007626:	f044 0101 	orr.w	r1, r4, #1
 800762a:	f7fa fe1f 	bl	800226c <HAL_I2C_Master_Receive>
    
    return status;
}
 800762e:	b002      	add	sp, #8
 8007630:	bd10      	pop	{r4, pc}

08007632 <VL53L0X_RdByte>:

VL53L0X_Error VL53L0X_RdByte(VL53L0X_DEV Dev, uint8_t index, uint8_t *data) {
 8007632:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007634:	ab02      	add	r3, sp, #8
 8007636:	4615      	mov	r5, r2
 8007638:	f803 1d01 	strb.w	r1, [r3, #-1]!
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
    int32_t status_int;

    status_int = _I2CWrite(Dev, &index, 1);
 800763c:	2201      	movs	r2, #1
 800763e:	4619      	mov	r1, r3
VL53L0X_Error VL53L0X_RdByte(VL53L0X_DEV Dev, uint8_t index, uint8_t *data) {
 8007640:	4604      	mov	r4, r0
    status_int = _I2CWrite(Dev, &index, 1);
 8007642:	f7ff ffd7 	bl	80075f4 <_I2CWrite>
    
    if( status_int ){
 8007646:	b928      	cbnz	r0, 8007654 <VL53L0X_RdByte+0x22>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
        goto done;
    }
    
    status_int = _I2CRead(Dev, data, 1);
 8007648:	2201      	movs	r2, #1
 800764a:	4629      	mov	r1, r5
 800764c:	4620      	mov	r0, r4
 800764e:	f7ff ffe0 	bl	8007612 <_I2CRead>
    
    if (status_int != 0) {
 8007652:	b108      	cbz	r0, 8007658 <VL53L0X_RdByte+0x26>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8007654:	f06f 0013 	mvn.w	r0, #19
    }
done:
    return Status;
}
 8007658:	b003      	add	sp, #12
 800765a:	bd30      	pop	{r4, r5, pc}

0800765c <VL53L0X_WriteMulti>:
// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_WriteMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
    int status_int;
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
    
    if (count > sizeof(_I2CBuffer) - 1) {
 800765c:	2b3f      	cmp	r3, #63	; 0x3f
VL53L0X_Error VL53L0X_WriteMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 800765e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007660:	460f      	mov	r7, r1
 8007662:	4606      	mov	r6, r0
 8007664:	4611      	mov	r1, r2
 8007666:	461c      	mov	r4, r3
    if (count > sizeof(_I2CBuffer) - 1) {
 8007668:	d811      	bhi.n	800768e <VL53L0X_WriteMulti+0x32>
        return VL53L0X_ERROR_INVALID_PARAMS;
    }
    
    _I2CBuffer[0] = index;
 800766a:	4d0a      	ldr	r5, [pc, #40]	; (8007694 <VL53L0X_WriteMulti+0x38>)
 800766c:	4628      	mov	r0, r5
    memcpy(&_I2CBuffer[1], pdata, count);
 800766e:	461a      	mov	r2, r3
    _I2CBuffer[0] = index;
 8007670:	f800 7b01 	strb.w	r7, [r0], #1
    memcpy(&_I2CBuffer[1], pdata, count);
 8007674:	f000 f97c 	bl	8007970 <memcpy>
    
    status_int = _I2CWrite(Dev, _I2CBuffer, count + 1);
 8007678:	1c62      	adds	r2, r4, #1
 800767a:	4629      	mov	r1, r5
 800767c:	4630      	mov	r0, r6
 800767e:	f7ff ffb9 	bl	80075f4 <_I2CWrite>
    
    if (status_int != 0) {
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8007682:	2800      	cmp	r0, #0
 8007684:	bf0c      	ite	eq
 8007686:	2000      	moveq	r0, #0
 8007688:	f06f 0013 	mvnne.w	r0, #19
 800768c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return VL53L0X_ERROR_INVALID_PARAMS;
 800768e:	f06f 0003 	mvn.w	r0, #3
    }
    
    return Status;
}
 8007692:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007694:	20000f16 	.word	0x20000f16

08007698 <VL53L0X_ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_ReadMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 8007698:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800769a:	ac02      	add	r4, sp, #8
 800769c:	4616      	mov	r6, r2
 800769e:	f804 1d01 	strb.w	r1, [r4, #-1]!
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
    int32_t status_int;
    
    status_int = _I2CWrite(Dev, &index, 1);
 80076a2:	2201      	movs	r2, #1
 80076a4:	4621      	mov	r1, r4
VL53L0X_Error VL53L0X_ReadMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 80076a6:	4605      	mov	r5, r0
 80076a8:	461f      	mov	r7, r3
    status_int = _I2CWrite(Dev, &index, 1);
 80076aa:	f7ff ffa3 	bl	80075f4 <_I2CWrite>
    
    if (status_int != 0) {
 80076ae:	b928      	cbnz	r0, 80076bc <VL53L0X_ReadMulti+0x24>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
        goto done;
    }
    
    status_int = _I2CRead(Dev, pdata, count);
 80076b0:	463a      	mov	r2, r7
 80076b2:	4631      	mov	r1, r6
 80076b4:	4628      	mov	r0, r5
 80076b6:	f7ff ffac 	bl	8007612 <_I2CRead>
    
    if (status_int != 0) {
 80076ba:	b108      	cbz	r0, 80076c0 <VL53L0X_ReadMulti+0x28>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80076bc:	f06f 0013 	mvn.w	r0, #19
    }
done:
    return Status;
}
 80076c0:	b003      	add	sp, #12
 80076c2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080076c4 <VL53L0X_RdWord>:


VL53L0X_Error VL53L0X_RdWord(VL53L0X_DEV Dev, uint8_t index, uint16_t *data) {
 80076c4:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80076c6:	ab02      	add	r3, sp, #8
 80076c8:	4615      	mov	r5, r2
 80076ca:	f803 1d01 	strb.w	r1, [r3, #-1]!
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
    int32_t status_int;

    status_int = _I2CWrite(Dev, &index, 1);
 80076ce:	2201      	movs	r2, #1
 80076d0:	4619      	mov	r1, r3
VL53L0X_Error VL53L0X_RdWord(VL53L0X_DEV Dev, uint8_t index, uint16_t *data) {
 80076d2:	4606      	mov	r6, r0
    status_int = _I2CWrite(Dev, &index, 1);
 80076d4:	f7ff ff8e 	bl	80075f4 <_I2CWrite>

    if( status_int ){
 80076d8:	b118      	cbz	r0, 80076e2 <VL53L0X_RdWord+0x1e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80076da:	f06f 0013 	mvn.w	r0, #19
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
done:
    return Status;
}
 80076de:	b002      	add	sp, #8
 80076e0:	bd70      	pop	{r4, r5, r6, pc}
    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 80076e2:	4c07      	ldr	r4, [pc, #28]	; (8007700 <VL53L0X_RdWord+0x3c>)
 80076e4:	2202      	movs	r2, #2
 80076e6:	4621      	mov	r1, r4
 80076e8:	4630      	mov	r0, r6
 80076ea:	f7ff ff92 	bl	8007612 <_I2CRead>
    if (status_int != 0) {
 80076ee:	2800      	cmp	r0, #0
 80076f0:	d1f3      	bne.n	80076da <VL53L0X_RdWord+0x16>
    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 80076f2:	7822      	ldrb	r2, [r4, #0]
 80076f4:	7863      	ldrb	r3, [r4, #1]
 80076f6:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 80076fa:	802b      	strh	r3, [r5, #0]
 80076fc:	e7ef      	b.n	80076de <VL53L0X_RdWord+0x1a>
 80076fe:	bf00      	nop
 8007700:	20000f16 	.word	0x20000f16

08007704 <VL53L0X_RdDWord>:

VL53L0X_Error VL53L0X_RdDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t *data) {
 8007704:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007706:	ab02      	add	r3, sp, #8
 8007708:	4615      	mov	r5, r2
 800770a:	f803 1d01 	strb.w	r1, [r3, #-1]!
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
    int32_t status_int;

    status_int = _I2CWrite(Dev, &index, 1);
 800770e:	2201      	movs	r2, #1
 8007710:	4619      	mov	r1, r3
VL53L0X_Error VL53L0X_RdDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t *data) {
 8007712:	4606      	mov	r6, r0
    status_int = _I2CWrite(Dev, &index, 1);
 8007714:	f7ff ff6e 	bl	80075f4 <_I2CWrite>
    
    if (status_int != 0) {
 8007718:	b118      	cbz	r0, 8007722 <VL53L0X_RdDWord+0x1e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800771a:	f06f 0013 	mvn.w	r0, #19

    *data = ((uint32_t)_I2CBuffer[0]<<24) + ((uint32_t)_I2CBuffer[1]<<16) + ((uint32_t)_I2CBuffer[2]<<8) + (uint32_t)_I2CBuffer[3];

done:
    return Status;
}
 800771e:	b002      	add	sp, #8
 8007720:	bd70      	pop	{r4, r5, r6, pc}
    status_int = _I2CRead(Dev, _I2CBuffer, 4);
 8007722:	4c0a      	ldr	r4, [pc, #40]	; (800774c <VL53L0X_RdDWord+0x48>)
 8007724:	2204      	movs	r2, #4
 8007726:	4621      	mov	r1, r4
 8007728:	4630      	mov	r0, r6
 800772a:	f7ff ff72 	bl	8007612 <_I2CRead>
    if (status_int != 0) {
 800772e:	2800      	cmp	r0, #0
 8007730:	d1f3      	bne.n	800771a <VL53L0X_RdDWord+0x16>
    *data = ((uint32_t)_I2CBuffer[0]<<24) + ((uint32_t)_I2CBuffer[1]<<16) + ((uint32_t)_I2CBuffer[2]<<8) + (uint32_t)_I2CBuffer[3];
 8007732:	7863      	ldrb	r3, [r4, #1]
 8007734:	7822      	ldrb	r2, [r4, #0]
 8007736:	041b      	lsls	r3, r3, #16
 8007738:	eb03 6302 	add.w	r3, r3, r2, lsl #24
 800773c:	78e2      	ldrb	r2, [r4, #3]
 800773e:	4413      	add	r3, r2
 8007740:	78a2      	ldrb	r2, [r4, #2]
 8007742:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8007746:	602b      	str	r3, [r5, #0]
 8007748:	e7e9      	b.n	800771e <VL53L0X_RdDWord+0x1a>
 800774a:	bf00      	nop
 800774c:	20000f16 	.word	0x20000f16

08007750 <VL53L0X_WrByte>:

VL53L0X_Error VL53L0X_WrByte(VL53L0X_DEV Dev, uint8_t index, uint8_t data) {
 8007750:	b508      	push	{r3, lr}
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
    int32_t status_int;

    _I2CBuffer[0] = index;
 8007752:	4b06      	ldr	r3, [pc, #24]	; (800776c <VL53L0X_WrByte+0x1c>)
 8007754:	7019      	strb	r1, [r3, #0]
    _I2CBuffer[1] = data;
 8007756:	705a      	strb	r2, [r3, #1]

    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 8007758:	4619      	mov	r1, r3
 800775a:	2202      	movs	r2, #2
 800775c:	f7ff ff4a 	bl	80075f4 <_I2CWrite>
    
    if (status_int != 0) {
 8007760:	2800      	cmp	r0, #0
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
    }
    
    return Status;
}
 8007762:	bf14      	ite	ne
 8007764:	f06f 0013 	mvnne.w	r0, #19
 8007768:	2000      	moveq	r0, #0
 800776a:	bd08      	pop	{r3, pc}
 800776c:	20000f16 	.word	0x20000f16

08007770 <VL53L0X_WrWord>:

VL53L0X_Error VL53L0X_WrWord(VL53L0X_DEV Dev, uint8_t index, uint16_t data) {
 8007770:	b508      	push	{r3, lr}
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
    int32_t status_int;

    _I2CBuffer[0] = index;
 8007772:	4b07      	ldr	r3, [pc, #28]	; (8007790 <VL53L0X_WrWord+0x20>)
 8007774:	7019      	strb	r1, [r3, #0]
    _I2CBuffer[1] = data >> 8;
 8007776:	0a11      	lsrs	r1, r2, #8
 8007778:	7059      	strb	r1, [r3, #1]
    _I2CBuffer[2] = data & 0x00FF;
 800777a:	709a      	strb	r2, [r3, #2]

    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 800777c:	4619      	mov	r1, r3
 800777e:	2203      	movs	r2, #3
 8007780:	f7ff ff38 	bl	80075f4 <_I2CWrite>
    
    if (status_int != 0) {
 8007784:	2800      	cmp	r0, #0
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
    }
    
    return Status;
}
 8007786:	bf14      	ite	ne
 8007788:	f06f 0013 	mvnne.w	r0, #19
 800778c:	2000      	moveq	r0, #0
 800778e:	bd08      	pop	{r3, pc}
 8007790:	20000f16 	.word	0x20000f16

08007794 <VL53L0X_UpdateByte>:

VL53L0X_Error VL53L0X_UpdateByte(VL53L0X_DEV Dev, uint8_t index, uint8_t AndData, uint8_t OrData) {
 8007794:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007796:	4615      	mov	r5, r2
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
    uint8_t data;

    Status = VL53L0X_RdByte(Dev, index, &data);
 8007798:	f10d 0207 	add.w	r2, sp, #7
VL53L0X_Error VL53L0X_UpdateByte(VL53L0X_DEV Dev, uint8_t index, uint8_t AndData, uint8_t OrData) {
 800779c:	4606      	mov	r6, r0
 800779e:	460f      	mov	r7, r1
 80077a0:	461c      	mov	r4, r3
    Status = VL53L0X_RdByte(Dev, index, &data);
 80077a2:	f7ff ff46 	bl	8007632 <VL53L0X_RdByte>
    
    if (Status) {
 80077a6:	b948      	cbnz	r0, 80077bc <VL53L0X_UpdateByte+0x28>
        goto done;
    }
    
    data = (data & AndData) | OrData;
 80077a8:	f89d 2007 	ldrb.w	r2, [sp, #7]
 80077ac:	402a      	ands	r2, r5
 80077ae:	4322      	orrs	r2, r4
    Status = VL53L0X_WrByte(Dev, index, data);
 80077b0:	4639      	mov	r1, r7
 80077b2:	4630      	mov	r0, r6
    data = (data & AndData) | OrData;
 80077b4:	f88d 2007 	strb.w	r2, [sp, #7]
    Status = VL53L0X_WrByte(Dev, index, data);
 80077b8:	f7ff ffca 	bl	8007750 <VL53L0X_WrByte>
done:
    return Status;
}
 80077bc:	b003      	add	sp, #12
 80077be:	bdf0      	pop	{r4, r5, r6, r7, pc}

080077c0 <VL53L0X_PollingDelay>:
    }

    return Status;
}

VL53L0X_Error VL53L0X_PollingDelay(VL53L0X_DEV Dev) {
 80077c0:	b508      	push	{r3, lr}
    VL53L0X_Error status = VL53L0X_ERROR_NONE;

    // do nothing
    VL53L0X_OsDelay();
 80077c2:	2002      	movs	r0, #2
 80077c4:	f7fa f810 	bl	80017e8 <HAL_Delay>
    return status;
}
 80077c8:	2000      	movs	r0, #0
 80077ca:	bd08      	pop	{r3, pc}

080077cc <SetupSingleShot>:

/**
 *  Setup all detected sensors for single shot mode and setup ranging configuration
 */
void SetupSingleShot(VL53L0X_Dev_t Dev)
{
 80077cc:	b084      	sub	sp, #16
 80077ce:	b507      	push	{r0, r1, r2, lr}
 80077d0:	f10d 0e10 	add.w	lr, sp, #16
 80077d4:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
	uint32_t timingBudget = 33000;
	uint8_t preRangeVcselPeriod = 14;
	uint8_t finalRangeVcselPeriod = 10;

                          
  if( Dev.Present){
 80077d8:	9b5d      	ldr	r3, [sp, #372]	; 0x174
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d064      	beq.n	80078a8 <SetupSingleShot+0xdc>
    status=VL53L0X_StaticInit(&Dev);
 80077de:	4670      	mov	r0, lr
 80077e0:	f7fe f934 	bl	8005a4c <VL53L0X_StaticInit>
    if( status ){
 80077e4:	b110      	cbz	r0, 80077ec <SetupSingleShot+0x20>
      printf("VL53L0X_StaticInit failed\n");
 80077e6:	4833      	ldr	r0, [pc, #204]	; (80078b4 <SetupSingleShot+0xe8>)
 80077e8:	f000 fd9e 	bl	8008328 <puts>
    }
    
    
    status = VL53L0X_PerformRefCalibration(&Dev, &VhvSettings, &PhaseCal);
 80077ec:	f10d 0202 	add.w	r2, sp, #2
 80077f0:	f10d 0101 	add.w	r1, sp, #1
 80077f4:	a804      	add	r0, sp, #16
 80077f6:	f7fd fee9 	bl	80055cc <VL53L0X_PerformRefCalibration>
    if( status ){
 80077fa:	b110      	cbz	r0, 8007802 <SetupSingleShot+0x36>
      printf("VL53L0X_PerformRefCalibration failed\n");
 80077fc:	482e      	ldr	r0, [pc, #184]	; (80078b8 <SetupSingleShot+0xec>)
 80077fe:	f000 fd93 	bl	8008328 <puts>
    }
    
    status = VL53L0X_PerformRefSpadManagement(&Dev, &refSpadCount, &isApertureSpads);
 8007802:	f10d 0203 	add.w	r2, sp, #3
 8007806:	a901      	add	r1, sp, #4
 8007808:	a804      	add	r0, sp, #16
 800780a:	f7fe fa24 	bl	8005c56 <VL53L0X_PerformRefSpadManagement>
    if( status ){
 800780e:	b110      	cbz	r0, 8007816 <SetupSingleShot+0x4a>
      printf("VL53L0X_PerformRefSpadManagement failed\n");
 8007810:	482a      	ldr	r0, [pc, #168]	; (80078bc <SetupSingleShot+0xf0>)
 8007812:	f000 fd89 	bl	8008328 <puts>
    }
    
    status = VL53L0X_SetDeviceMode(&Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING); // Setup in single ranging mode
 8007816:	2100      	movs	r1, #0
 8007818:	a804      	add	r0, sp, #16
 800781a:	f7fd fc63 	bl	80050e4 <VL53L0X_SetDeviceMode>
    if( status ){
 800781e:	b110      	cbz	r0, 8007826 <SetupSingleShot+0x5a>
      printf("VL53L0X_SetDeviceMode failed\n");
 8007820:	4827      	ldr	r0, [pc, #156]	; (80078c0 <SetupSingleShot+0xf4>)
 8007822:	f000 fd81 	bl	8008328 <puts>
    }
    
    status = VL53L0X_SetLimitCheckEnable(&Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, 1); // Enable Sigma limit
 8007826:	2201      	movs	r2, #1
 8007828:	2100      	movs	r1, #0
 800782a:	a804      	add	r0, sp, #16
 800782c:	f7fd fd36 	bl	800529c <VL53L0X_SetLimitCheckEnable>
    if( status ){
 8007830:	b110      	cbz	r0, 8007838 <SetupSingleShot+0x6c>
      printf("VL53L0X_SetLimitCheckEnable failed\n");
 8007832:	4824      	ldr	r0, [pc, #144]	; (80078c4 <SetupSingleShot+0xf8>)
 8007834:	f000 fd78 	bl	8008328 <puts>
    }
    
    status = VL53L0X_SetLimitCheckEnable(&Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, 1); // Enable Signa limit
 8007838:	2201      	movs	r2, #1
 800783a:	4611      	mov	r1, r2
 800783c:	a804      	add	r0, sp, #16
 800783e:	f7fd fd2d 	bl	800529c <VL53L0X_SetLimitCheckEnable>
    if( status ){
 8007842:	b110      	cbz	r0, 800784a <SetupSingleShot+0x7e>
      printf("VL53L0X_SetLimitCheckEnable failed\n");
 8007844:	481f      	ldr	r0, [pc, #124]	; (80078c4 <SetupSingleShot+0xf8>)
 8007846:	f000 fd6f 	bl	8008328 <puts>
    sigmaLimit = (FixPoint1616_t)(60*65536);
    timingBudget = 33000;
    preRangeVcselPeriod = 18;
    finalRangeVcselPeriod = 14;
    
    status = VL53L0X_SetLimitCheckValue(&Dev,  VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, signalLimit);
 800784a:	f641 1299 	movw	r2, #6553	; 0x1999
 800784e:	2101      	movs	r1, #1
 8007850:	a804      	add	r0, sp, #16
 8007852:	f7fd fd70 	bl	8005336 <VL53L0X_SetLimitCheckValue>
    
    if( status ){
 8007856:	b110      	cbz	r0, 800785e <SetupSingleShot+0x92>
      printf("VL53L0X_SetLimitCheckValue failed\n");
 8007858:	481b      	ldr	r0, [pc, #108]	; (80078c8 <SetupSingleShot+0xfc>)
 800785a:	f000 fd65 	bl	8008328 <puts>
    }
    
    status = VL53L0X_SetLimitCheckValue(&Dev,  VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, sigmaLimit);
 800785e:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8007862:	2100      	movs	r1, #0
 8007864:	a804      	add	r0, sp, #16
 8007866:	f7fd fd66 	bl	8005336 <VL53L0X_SetLimitCheckValue>
    if( status ){
 800786a:	b110      	cbz	r0, 8007872 <SetupSingleShot+0xa6>
      printf("VL53L0X_SetLimitCheckValue failed\n");
 800786c:	4816      	ldr	r0, [pc, #88]	; (80078c8 <SetupSingleShot+0xfc>)
 800786e:	f000 fd5b 	bl	8008328 <puts>
    }
    
    status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(&Dev,  timingBudget);
 8007872:	f248 01e8 	movw	r1, #33000	; 0x80e8
 8007876:	a804      	add	r0, sp, #16
 8007878:	f7fd fc50 	bl	800511c <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
    if( status ){
 800787c:	b110      	cbz	r0, 8007884 <SetupSingleShot+0xb8>
      printf("VL53L0X_SetMeasurementTimingBudgetMicroSeconds failed\n");
 800787e:	4813      	ldr	r0, [pc, #76]	; (80078cc <SetupSingleShot+0x100>)
 8007880:	f000 fd52 	bl	8008328 <puts>
    }
    
    status = VL53L0X_SetVcselPulsePeriod(&Dev,  VL53L0X_VCSEL_PERIOD_PRE_RANGE, preRangeVcselPeriod);
 8007884:	2212      	movs	r2, #18
 8007886:	2100      	movs	r1, #0
 8007888:	a804      	add	r0, sp, #16
 800788a:	f7fd fc49 	bl	8005120 <VL53L0X_SetVcselPulsePeriod>
    if( status ){
 800788e:	b110      	cbz	r0, 8007896 <SetupSingleShot+0xca>
      printf("VL53L0X_SetVcselPulsePeriod failed\n");
 8007890:	480f      	ldr	r0, [pc, #60]	; (80078d0 <SetupSingleShot+0x104>)
 8007892:	f000 fd49 	bl	8008328 <puts>
    }
    
    status = VL53L0X_SetVcselPulsePeriod(&Dev,  VL53L0X_VCSEL_PERIOD_FINAL_RANGE, finalRangeVcselPeriod);
 8007896:	220e      	movs	r2, #14
 8007898:	2101      	movs	r1, #1
 800789a:	a804      	add	r0, sp, #16
 800789c:	f7fd fc40 	bl	8005120 <VL53L0X_SetVcselPulsePeriod>
    if( status ){
 80078a0:	b110      	cbz	r0, 80078a8 <SetupSingleShot+0xdc>
      printf("VL53L0X_SetVcselPulsePeriod failed\n");
 80078a2:	480b      	ldr	r0, [pc, #44]	; (80078d0 <SetupSingleShot+0x104>)
 80078a4:	f000 fd40 	bl	8008328 <puts>
    }
    
    Dev.LeakyFirst=1;
  }
}
 80078a8:	b003      	add	sp, #12
 80078aa:	f85d eb04 	ldr.w	lr, [sp], #4
 80078ae:	b004      	add	sp, #16
 80078b0:	4770      	bx	lr
 80078b2:	bf00      	nop
 80078b4:	0800a3cd 	.word	0x0800a3cd
 80078b8:	0800a3e7 	.word	0x0800a3e7
 80078bc:	0800a40c 	.word	0x0800a40c
 80078c0:	0800a434 	.word	0x0800a434
 80078c4:	0800a451 	.word	0x0800a451
 80078c8:	0800a474 	.word	0x0800a474
 80078cc:	0800a496 	.word	0x0800a496
 80078d0:	0800a4cc 	.word	0x0800a4cc

080078d4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80078d4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800790c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80078d8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80078da:	e003      	b.n	80078e4 <LoopCopyDataInit>

080078dc <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80078dc:	4b0c      	ldr	r3, [pc, #48]	; (8007910 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80078de:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80078e0:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80078e2:	3104      	adds	r1, #4

080078e4 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80078e4:	480b      	ldr	r0, [pc, #44]	; (8007914 <LoopForever+0xa>)
	ldr	r3, =_edata
 80078e6:	4b0c      	ldr	r3, [pc, #48]	; (8007918 <LoopForever+0xe>)
	adds	r2, r0, r1
 80078e8:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80078ea:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80078ec:	d3f6      	bcc.n	80078dc <CopyDataInit>
	ldr	r2, =_sbss
 80078ee:	4a0b      	ldr	r2, [pc, #44]	; (800791c <LoopForever+0x12>)
	b	LoopFillZerobss
 80078f0:	e002      	b.n	80078f8 <LoopFillZerobss>

080078f2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80078f2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80078f4:	f842 3b04 	str.w	r3, [r2], #4

080078f8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80078f8:	4b09      	ldr	r3, [pc, #36]	; (8007920 <LoopForever+0x16>)
	cmp	r2, r3
 80078fa:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80078fc:	d3f9      	bcc.n	80078f2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80078fe:	f7fd fbcb 	bl	8005098 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8007902:	f000 f811 	bl	8007928 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8007906:	f7fc fdcb 	bl	80044a0 <main>

0800790a <LoopForever>:

LoopForever:
    b LoopForever
 800790a:	e7fe      	b.n	800790a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800790c:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8007910:	0800a7c0 	.word	0x0800a7c0
	ldr	r0, =_sdata
 8007914:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8007918:	200006dc 	.word	0x200006dc
	ldr	r2, =_sbss
 800791c:	200006dc 	.word	0x200006dc
	ldr	r3, = _ebss
 8007920:	20000f5c 	.word	0x20000f5c

08007924 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8007924:	e7fe      	b.n	8007924 <ADC1_2_IRQHandler>
	...

08007928 <__libc_init_array>:
 8007928:	b570      	push	{r4, r5, r6, lr}
 800792a:	4e0d      	ldr	r6, [pc, #52]	; (8007960 <__libc_init_array+0x38>)
 800792c:	4c0d      	ldr	r4, [pc, #52]	; (8007964 <__libc_init_array+0x3c>)
 800792e:	1ba4      	subs	r4, r4, r6
 8007930:	10a4      	asrs	r4, r4, #2
 8007932:	2500      	movs	r5, #0
 8007934:	42a5      	cmp	r5, r4
 8007936:	d109      	bne.n	800794c <__libc_init_array+0x24>
 8007938:	4e0b      	ldr	r6, [pc, #44]	; (8007968 <__libc_init_array+0x40>)
 800793a:	4c0c      	ldr	r4, [pc, #48]	; (800796c <__libc_init_array+0x44>)
 800793c:	f002 fc76 	bl	800a22c <_init>
 8007940:	1ba4      	subs	r4, r4, r6
 8007942:	10a4      	asrs	r4, r4, #2
 8007944:	2500      	movs	r5, #0
 8007946:	42a5      	cmp	r5, r4
 8007948:	d105      	bne.n	8007956 <__libc_init_array+0x2e>
 800794a:	bd70      	pop	{r4, r5, r6, pc}
 800794c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007950:	4798      	blx	r3
 8007952:	3501      	adds	r5, #1
 8007954:	e7ee      	b.n	8007934 <__libc_init_array+0xc>
 8007956:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800795a:	4798      	blx	r3
 800795c:	3501      	adds	r5, #1
 800795e:	e7f2      	b.n	8007946 <__libc_init_array+0x1e>
 8007960:	0800a7b8 	.word	0x0800a7b8
 8007964:	0800a7b8 	.word	0x0800a7b8
 8007968:	0800a7b8 	.word	0x0800a7b8
 800796c:	0800a7bc 	.word	0x0800a7bc

08007970 <memcpy>:
 8007970:	b510      	push	{r4, lr}
 8007972:	1e43      	subs	r3, r0, #1
 8007974:	440a      	add	r2, r1
 8007976:	4291      	cmp	r1, r2
 8007978:	d100      	bne.n	800797c <memcpy+0xc>
 800797a:	bd10      	pop	{r4, pc}
 800797c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007980:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007984:	e7f7      	b.n	8007976 <memcpy+0x6>

08007986 <memset>:
 8007986:	4402      	add	r2, r0
 8007988:	4603      	mov	r3, r0
 800798a:	4293      	cmp	r3, r2
 800798c:	d100      	bne.n	8007990 <memset+0xa>
 800798e:	4770      	bx	lr
 8007990:	f803 1b01 	strb.w	r1, [r3], #1
 8007994:	e7f9      	b.n	800798a <memset+0x4>

08007996 <__cvt>:
 8007996:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800799a:	ec55 4b10 	vmov	r4, r5, d0
 800799e:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80079a0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80079a4:	2d00      	cmp	r5, #0
 80079a6:	460e      	mov	r6, r1
 80079a8:	4691      	mov	r9, r2
 80079aa:	4619      	mov	r1, r3
 80079ac:	bfb8      	it	lt
 80079ae:	4622      	movlt	r2, r4
 80079b0:	462b      	mov	r3, r5
 80079b2:	f027 0720 	bic.w	r7, r7, #32
 80079b6:	bfbb      	ittet	lt
 80079b8:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80079bc:	461d      	movlt	r5, r3
 80079be:	2300      	movge	r3, #0
 80079c0:	232d      	movlt	r3, #45	; 0x2d
 80079c2:	bfb8      	it	lt
 80079c4:	4614      	movlt	r4, r2
 80079c6:	2f46      	cmp	r7, #70	; 0x46
 80079c8:	700b      	strb	r3, [r1, #0]
 80079ca:	d004      	beq.n	80079d6 <__cvt+0x40>
 80079cc:	2f45      	cmp	r7, #69	; 0x45
 80079ce:	d100      	bne.n	80079d2 <__cvt+0x3c>
 80079d0:	3601      	adds	r6, #1
 80079d2:	2102      	movs	r1, #2
 80079d4:	e000      	b.n	80079d8 <__cvt+0x42>
 80079d6:	2103      	movs	r1, #3
 80079d8:	ab03      	add	r3, sp, #12
 80079da:	9301      	str	r3, [sp, #4]
 80079dc:	ab02      	add	r3, sp, #8
 80079de:	9300      	str	r3, [sp, #0]
 80079e0:	4632      	mov	r2, r6
 80079e2:	4653      	mov	r3, sl
 80079e4:	ec45 4b10 	vmov	d0, r4, r5
 80079e8:	f000 fe1e 	bl	8008628 <_dtoa_r>
 80079ec:	2f47      	cmp	r7, #71	; 0x47
 80079ee:	4680      	mov	r8, r0
 80079f0:	d102      	bne.n	80079f8 <__cvt+0x62>
 80079f2:	f019 0f01 	tst.w	r9, #1
 80079f6:	d026      	beq.n	8007a46 <__cvt+0xb0>
 80079f8:	2f46      	cmp	r7, #70	; 0x46
 80079fa:	eb08 0906 	add.w	r9, r8, r6
 80079fe:	d111      	bne.n	8007a24 <__cvt+0x8e>
 8007a00:	f898 3000 	ldrb.w	r3, [r8]
 8007a04:	2b30      	cmp	r3, #48	; 0x30
 8007a06:	d10a      	bne.n	8007a1e <__cvt+0x88>
 8007a08:	2200      	movs	r2, #0
 8007a0a:	2300      	movs	r3, #0
 8007a0c:	4620      	mov	r0, r4
 8007a0e:	4629      	mov	r1, r5
 8007a10:	f7f9 f856 	bl	8000ac0 <__aeabi_dcmpeq>
 8007a14:	b918      	cbnz	r0, 8007a1e <__cvt+0x88>
 8007a16:	f1c6 0601 	rsb	r6, r6, #1
 8007a1a:	f8ca 6000 	str.w	r6, [sl]
 8007a1e:	f8da 3000 	ldr.w	r3, [sl]
 8007a22:	4499      	add	r9, r3
 8007a24:	2200      	movs	r2, #0
 8007a26:	2300      	movs	r3, #0
 8007a28:	4620      	mov	r0, r4
 8007a2a:	4629      	mov	r1, r5
 8007a2c:	f7f9 f848 	bl	8000ac0 <__aeabi_dcmpeq>
 8007a30:	b938      	cbnz	r0, 8007a42 <__cvt+0xac>
 8007a32:	2230      	movs	r2, #48	; 0x30
 8007a34:	9b03      	ldr	r3, [sp, #12]
 8007a36:	4599      	cmp	r9, r3
 8007a38:	d905      	bls.n	8007a46 <__cvt+0xb0>
 8007a3a:	1c59      	adds	r1, r3, #1
 8007a3c:	9103      	str	r1, [sp, #12]
 8007a3e:	701a      	strb	r2, [r3, #0]
 8007a40:	e7f8      	b.n	8007a34 <__cvt+0x9e>
 8007a42:	f8cd 900c 	str.w	r9, [sp, #12]
 8007a46:	9b03      	ldr	r3, [sp, #12]
 8007a48:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007a4a:	eba3 0308 	sub.w	r3, r3, r8
 8007a4e:	4640      	mov	r0, r8
 8007a50:	6013      	str	r3, [r2, #0]
 8007a52:	b004      	add	sp, #16
 8007a54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08007a58 <__exponent>:
 8007a58:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007a5a:	4603      	mov	r3, r0
 8007a5c:	2900      	cmp	r1, #0
 8007a5e:	bfb8      	it	lt
 8007a60:	4249      	neglt	r1, r1
 8007a62:	f803 2b02 	strb.w	r2, [r3], #2
 8007a66:	bfb4      	ite	lt
 8007a68:	222d      	movlt	r2, #45	; 0x2d
 8007a6a:	222b      	movge	r2, #43	; 0x2b
 8007a6c:	2909      	cmp	r1, #9
 8007a6e:	7042      	strb	r2, [r0, #1]
 8007a70:	dd20      	ble.n	8007ab4 <__exponent+0x5c>
 8007a72:	f10d 0207 	add.w	r2, sp, #7
 8007a76:	4617      	mov	r7, r2
 8007a78:	260a      	movs	r6, #10
 8007a7a:	fb91 f5f6 	sdiv	r5, r1, r6
 8007a7e:	fb06 1115 	mls	r1, r6, r5, r1
 8007a82:	3130      	adds	r1, #48	; 0x30
 8007a84:	2d09      	cmp	r5, #9
 8007a86:	f802 1c01 	strb.w	r1, [r2, #-1]
 8007a8a:	f102 34ff 	add.w	r4, r2, #4294967295
 8007a8e:	4629      	mov	r1, r5
 8007a90:	dc09      	bgt.n	8007aa6 <__exponent+0x4e>
 8007a92:	3130      	adds	r1, #48	; 0x30
 8007a94:	3a02      	subs	r2, #2
 8007a96:	f804 1c01 	strb.w	r1, [r4, #-1]
 8007a9a:	42ba      	cmp	r2, r7
 8007a9c:	461c      	mov	r4, r3
 8007a9e:	d304      	bcc.n	8007aaa <__exponent+0x52>
 8007aa0:	1a20      	subs	r0, r4, r0
 8007aa2:	b003      	add	sp, #12
 8007aa4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007aa6:	4622      	mov	r2, r4
 8007aa8:	e7e7      	b.n	8007a7a <__exponent+0x22>
 8007aaa:	f812 1b01 	ldrb.w	r1, [r2], #1
 8007aae:	f803 1b01 	strb.w	r1, [r3], #1
 8007ab2:	e7f2      	b.n	8007a9a <__exponent+0x42>
 8007ab4:	2230      	movs	r2, #48	; 0x30
 8007ab6:	461c      	mov	r4, r3
 8007ab8:	4411      	add	r1, r2
 8007aba:	f804 2b02 	strb.w	r2, [r4], #2
 8007abe:	7059      	strb	r1, [r3, #1]
 8007ac0:	e7ee      	b.n	8007aa0 <__exponent+0x48>
	...

08007ac4 <_printf_float>:
 8007ac4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ac8:	b08d      	sub	sp, #52	; 0x34
 8007aca:	460c      	mov	r4, r1
 8007acc:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8007ad0:	4616      	mov	r6, r2
 8007ad2:	461f      	mov	r7, r3
 8007ad4:	4605      	mov	r5, r0
 8007ad6:	f001 fcf1 	bl	80094bc <_localeconv_r>
 8007ada:	6803      	ldr	r3, [r0, #0]
 8007adc:	9304      	str	r3, [sp, #16]
 8007ade:	4618      	mov	r0, r3
 8007ae0:	f7f8 fb76 	bl	80001d0 <strlen>
 8007ae4:	2300      	movs	r3, #0
 8007ae6:	930a      	str	r3, [sp, #40]	; 0x28
 8007ae8:	f8d8 3000 	ldr.w	r3, [r8]
 8007aec:	9005      	str	r0, [sp, #20]
 8007aee:	3307      	adds	r3, #7
 8007af0:	f023 0307 	bic.w	r3, r3, #7
 8007af4:	f103 0208 	add.w	r2, r3, #8
 8007af8:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007afc:	f8d4 b000 	ldr.w	fp, [r4]
 8007b00:	f8c8 2000 	str.w	r2, [r8]
 8007b04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b08:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007b0c:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8007b10:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007b14:	9307      	str	r3, [sp, #28]
 8007b16:	f8cd 8018 	str.w	r8, [sp, #24]
 8007b1a:	f04f 32ff 	mov.w	r2, #4294967295
 8007b1e:	4ba5      	ldr	r3, [pc, #660]	; (8007db4 <_printf_float+0x2f0>)
 8007b20:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007b24:	f7f8 fffe 	bl	8000b24 <__aeabi_dcmpun>
 8007b28:	2800      	cmp	r0, #0
 8007b2a:	f040 81fb 	bne.w	8007f24 <_printf_float+0x460>
 8007b2e:	f04f 32ff 	mov.w	r2, #4294967295
 8007b32:	4ba0      	ldr	r3, [pc, #640]	; (8007db4 <_printf_float+0x2f0>)
 8007b34:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007b38:	f7f8 ffd6 	bl	8000ae8 <__aeabi_dcmple>
 8007b3c:	2800      	cmp	r0, #0
 8007b3e:	f040 81f1 	bne.w	8007f24 <_printf_float+0x460>
 8007b42:	2200      	movs	r2, #0
 8007b44:	2300      	movs	r3, #0
 8007b46:	4640      	mov	r0, r8
 8007b48:	4649      	mov	r1, r9
 8007b4a:	f7f8 ffc3 	bl	8000ad4 <__aeabi_dcmplt>
 8007b4e:	b110      	cbz	r0, 8007b56 <_printf_float+0x92>
 8007b50:	232d      	movs	r3, #45	; 0x2d
 8007b52:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007b56:	4b98      	ldr	r3, [pc, #608]	; (8007db8 <_printf_float+0x2f4>)
 8007b58:	4a98      	ldr	r2, [pc, #608]	; (8007dbc <_printf_float+0x2f8>)
 8007b5a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8007b5e:	bf8c      	ite	hi
 8007b60:	4690      	movhi	r8, r2
 8007b62:	4698      	movls	r8, r3
 8007b64:	2303      	movs	r3, #3
 8007b66:	f02b 0204 	bic.w	r2, fp, #4
 8007b6a:	6123      	str	r3, [r4, #16]
 8007b6c:	6022      	str	r2, [r4, #0]
 8007b6e:	f04f 0900 	mov.w	r9, #0
 8007b72:	9700      	str	r7, [sp, #0]
 8007b74:	4633      	mov	r3, r6
 8007b76:	aa0b      	add	r2, sp, #44	; 0x2c
 8007b78:	4621      	mov	r1, r4
 8007b7a:	4628      	mov	r0, r5
 8007b7c:	f000 f9e2 	bl	8007f44 <_printf_common>
 8007b80:	3001      	adds	r0, #1
 8007b82:	f040 8093 	bne.w	8007cac <_printf_float+0x1e8>
 8007b86:	f04f 30ff 	mov.w	r0, #4294967295
 8007b8a:	b00d      	add	sp, #52	; 0x34
 8007b8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b90:	6861      	ldr	r1, [r4, #4]
 8007b92:	1c4b      	adds	r3, r1, #1
 8007b94:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8007b98:	d13f      	bne.n	8007c1a <_printf_float+0x156>
 8007b9a:	2306      	movs	r3, #6
 8007b9c:	6063      	str	r3, [r4, #4]
 8007b9e:	2300      	movs	r3, #0
 8007ba0:	9303      	str	r3, [sp, #12]
 8007ba2:	ab0a      	add	r3, sp, #40	; 0x28
 8007ba4:	9302      	str	r3, [sp, #8]
 8007ba6:	ab09      	add	r3, sp, #36	; 0x24
 8007ba8:	9300      	str	r3, [sp, #0]
 8007baa:	ec49 8b10 	vmov	d0, r8, r9
 8007bae:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007bb2:	6022      	str	r2, [r4, #0]
 8007bb4:	f8cd a004 	str.w	sl, [sp, #4]
 8007bb8:	6861      	ldr	r1, [r4, #4]
 8007bba:	4628      	mov	r0, r5
 8007bbc:	f7ff feeb 	bl	8007996 <__cvt>
 8007bc0:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8007bc4:	2b47      	cmp	r3, #71	; 0x47
 8007bc6:	4680      	mov	r8, r0
 8007bc8:	d109      	bne.n	8007bde <_printf_float+0x11a>
 8007bca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bcc:	1cd8      	adds	r0, r3, #3
 8007bce:	db02      	blt.n	8007bd6 <_printf_float+0x112>
 8007bd0:	6862      	ldr	r2, [r4, #4]
 8007bd2:	4293      	cmp	r3, r2
 8007bd4:	dd57      	ble.n	8007c86 <_printf_float+0x1c2>
 8007bd6:	f1aa 0a02 	sub.w	sl, sl, #2
 8007bda:	fa5f fa8a 	uxtb.w	sl, sl
 8007bde:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8007be2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007be4:	d834      	bhi.n	8007c50 <_printf_float+0x18c>
 8007be6:	3901      	subs	r1, #1
 8007be8:	4652      	mov	r2, sl
 8007bea:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007bee:	9109      	str	r1, [sp, #36]	; 0x24
 8007bf0:	f7ff ff32 	bl	8007a58 <__exponent>
 8007bf4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007bf6:	1883      	adds	r3, r0, r2
 8007bf8:	2a01      	cmp	r2, #1
 8007bfa:	4681      	mov	r9, r0
 8007bfc:	6123      	str	r3, [r4, #16]
 8007bfe:	dc02      	bgt.n	8007c06 <_printf_float+0x142>
 8007c00:	6822      	ldr	r2, [r4, #0]
 8007c02:	07d1      	lsls	r1, r2, #31
 8007c04:	d501      	bpl.n	8007c0a <_printf_float+0x146>
 8007c06:	3301      	adds	r3, #1
 8007c08:	6123      	str	r3, [r4, #16]
 8007c0a:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d0af      	beq.n	8007b72 <_printf_float+0xae>
 8007c12:	232d      	movs	r3, #45	; 0x2d
 8007c14:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007c18:	e7ab      	b.n	8007b72 <_printf_float+0xae>
 8007c1a:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8007c1e:	d002      	beq.n	8007c26 <_printf_float+0x162>
 8007c20:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8007c24:	d1bb      	bne.n	8007b9e <_printf_float+0xda>
 8007c26:	b189      	cbz	r1, 8007c4c <_printf_float+0x188>
 8007c28:	2300      	movs	r3, #0
 8007c2a:	9303      	str	r3, [sp, #12]
 8007c2c:	ab0a      	add	r3, sp, #40	; 0x28
 8007c2e:	9302      	str	r3, [sp, #8]
 8007c30:	ab09      	add	r3, sp, #36	; 0x24
 8007c32:	9300      	str	r3, [sp, #0]
 8007c34:	ec49 8b10 	vmov	d0, r8, r9
 8007c38:	6022      	str	r2, [r4, #0]
 8007c3a:	f8cd a004 	str.w	sl, [sp, #4]
 8007c3e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007c42:	4628      	mov	r0, r5
 8007c44:	f7ff fea7 	bl	8007996 <__cvt>
 8007c48:	4680      	mov	r8, r0
 8007c4a:	e7be      	b.n	8007bca <_printf_float+0x106>
 8007c4c:	2301      	movs	r3, #1
 8007c4e:	e7a5      	b.n	8007b9c <_printf_float+0xd8>
 8007c50:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8007c54:	d119      	bne.n	8007c8a <_printf_float+0x1c6>
 8007c56:	2900      	cmp	r1, #0
 8007c58:	6863      	ldr	r3, [r4, #4]
 8007c5a:	dd0c      	ble.n	8007c76 <_printf_float+0x1b2>
 8007c5c:	6121      	str	r1, [r4, #16]
 8007c5e:	b913      	cbnz	r3, 8007c66 <_printf_float+0x1a2>
 8007c60:	6822      	ldr	r2, [r4, #0]
 8007c62:	07d2      	lsls	r2, r2, #31
 8007c64:	d502      	bpl.n	8007c6c <_printf_float+0x1a8>
 8007c66:	3301      	adds	r3, #1
 8007c68:	440b      	add	r3, r1
 8007c6a:	6123      	str	r3, [r4, #16]
 8007c6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c6e:	65a3      	str	r3, [r4, #88]	; 0x58
 8007c70:	f04f 0900 	mov.w	r9, #0
 8007c74:	e7c9      	b.n	8007c0a <_printf_float+0x146>
 8007c76:	b913      	cbnz	r3, 8007c7e <_printf_float+0x1ba>
 8007c78:	6822      	ldr	r2, [r4, #0]
 8007c7a:	07d0      	lsls	r0, r2, #31
 8007c7c:	d501      	bpl.n	8007c82 <_printf_float+0x1be>
 8007c7e:	3302      	adds	r3, #2
 8007c80:	e7f3      	b.n	8007c6a <_printf_float+0x1a6>
 8007c82:	2301      	movs	r3, #1
 8007c84:	e7f1      	b.n	8007c6a <_printf_float+0x1a6>
 8007c86:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8007c8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c8c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007c8e:	4293      	cmp	r3, r2
 8007c90:	db05      	blt.n	8007c9e <_printf_float+0x1da>
 8007c92:	6822      	ldr	r2, [r4, #0]
 8007c94:	6123      	str	r3, [r4, #16]
 8007c96:	07d1      	lsls	r1, r2, #31
 8007c98:	d5e8      	bpl.n	8007c6c <_printf_float+0x1a8>
 8007c9a:	3301      	adds	r3, #1
 8007c9c:	e7e5      	b.n	8007c6a <_printf_float+0x1a6>
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	bfd4      	ite	le
 8007ca2:	f1c3 0302 	rsble	r3, r3, #2
 8007ca6:	2301      	movgt	r3, #1
 8007ca8:	4413      	add	r3, r2
 8007caa:	e7de      	b.n	8007c6a <_printf_float+0x1a6>
 8007cac:	6823      	ldr	r3, [r4, #0]
 8007cae:	055a      	lsls	r2, r3, #21
 8007cb0:	d407      	bmi.n	8007cc2 <_printf_float+0x1fe>
 8007cb2:	6923      	ldr	r3, [r4, #16]
 8007cb4:	4642      	mov	r2, r8
 8007cb6:	4631      	mov	r1, r6
 8007cb8:	4628      	mov	r0, r5
 8007cba:	47b8      	blx	r7
 8007cbc:	3001      	adds	r0, #1
 8007cbe:	d12b      	bne.n	8007d18 <_printf_float+0x254>
 8007cc0:	e761      	b.n	8007b86 <_printf_float+0xc2>
 8007cc2:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8007cc6:	f240 80e2 	bls.w	8007e8e <_printf_float+0x3ca>
 8007cca:	2200      	movs	r2, #0
 8007ccc:	2300      	movs	r3, #0
 8007cce:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007cd2:	f7f8 fef5 	bl	8000ac0 <__aeabi_dcmpeq>
 8007cd6:	2800      	cmp	r0, #0
 8007cd8:	d03c      	beq.n	8007d54 <_printf_float+0x290>
 8007cda:	2301      	movs	r3, #1
 8007cdc:	4a38      	ldr	r2, [pc, #224]	; (8007dc0 <_printf_float+0x2fc>)
 8007cde:	4631      	mov	r1, r6
 8007ce0:	4628      	mov	r0, r5
 8007ce2:	47b8      	blx	r7
 8007ce4:	3001      	adds	r0, #1
 8007ce6:	f43f af4e 	beq.w	8007b86 <_printf_float+0xc2>
 8007cea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007cec:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007cee:	429a      	cmp	r2, r3
 8007cf0:	db02      	blt.n	8007cf8 <_printf_float+0x234>
 8007cf2:	6823      	ldr	r3, [r4, #0]
 8007cf4:	07d8      	lsls	r0, r3, #31
 8007cf6:	d50f      	bpl.n	8007d18 <_printf_float+0x254>
 8007cf8:	9b05      	ldr	r3, [sp, #20]
 8007cfa:	9a04      	ldr	r2, [sp, #16]
 8007cfc:	4631      	mov	r1, r6
 8007cfe:	4628      	mov	r0, r5
 8007d00:	47b8      	blx	r7
 8007d02:	3001      	adds	r0, #1
 8007d04:	f43f af3f 	beq.w	8007b86 <_printf_float+0xc2>
 8007d08:	f04f 0800 	mov.w	r8, #0
 8007d0c:	f104 091a 	add.w	r9, r4, #26
 8007d10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d12:	3b01      	subs	r3, #1
 8007d14:	4598      	cmp	r8, r3
 8007d16:	db12      	blt.n	8007d3e <_printf_float+0x27a>
 8007d18:	6823      	ldr	r3, [r4, #0]
 8007d1a:	079b      	lsls	r3, r3, #30
 8007d1c:	d509      	bpl.n	8007d32 <_printf_float+0x26e>
 8007d1e:	f04f 0800 	mov.w	r8, #0
 8007d22:	f104 0919 	add.w	r9, r4, #25
 8007d26:	68e3      	ldr	r3, [r4, #12]
 8007d28:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007d2a:	1a9b      	subs	r3, r3, r2
 8007d2c:	4598      	cmp	r8, r3
 8007d2e:	f2c0 80ee 	blt.w	8007f0e <_printf_float+0x44a>
 8007d32:	68e0      	ldr	r0, [r4, #12]
 8007d34:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007d36:	4298      	cmp	r0, r3
 8007d38:	bfb8      	it	lt
 8007d3a:	4618      	movlt	r0, r3
 8007d3c:	e725      	b.n	8007b8a <_printf_float+0xc6>
 8007d3e:	2301      	movs	r3, #1
 8007d40:	464a      	mov	r2, r9
 8007d42:	4631      	mov	r1, r6
 8007d44:	4628      	mov	r0, r5
 8007d46:	47b8      	blx	r7
 8007d48:	3001      	adds	r0, #1
 8007d4a:	f43f af1c 	beq.w	8007b86 <_printf_float+0xc2>
 8007d4e:	f108 0801 	add.w	r8, r8, #1
 8007d52:	e7dd      	b.n	8007d10 <_printf_float+0x24c>
 8007d54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	dc34      	bgt.n	8007dc4 <_printf_float+0x300>
 8007d5a:	2301      	movs	r3, #1
 8007d5c:	4a18      	ldr	r2, [pc, #96]	; (8007dc0 <_printf_float+0x2fc>)
 8007d5e:	4631      	mov	r1, r6
 8007d60:	4628      	mov	r0, r5
 8007d62:	47b8      	blx	r7
 8007d64:	3001      	adds	r0, #1
 8007d66:	f43f af0e 	beq.w	8007b86 <_printf_float+0xc2>
 8007d6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d6c:	b923      	cbnz	r3, 8007d78 <_printf_float+0x2b4>
 8007d6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d70:	b913      	cbnz	r3, 8007d78 <_printf_float+0x2b4>
 8007d72:	6823      	ldr	r3, [r4, #0]
 8007d74:	07d9      	lsls	r1, r3, #31
 8007d76:	d5cf      	bpl.n	8007d18 <_printf_float+0x254>
 8007d78:	9b05      	ldr	r3, [sp, #20]
 8007d7a:	9a04      	ldr	r2, [sp, #16]
 8007d7c:	4631      	mov	r1, r6
 8007d7e:	4628      	mov	r0, r5
 8007d80:	47b8      	blx	r7
 8007d82:	3001      	adds	r0, #1
 8007d84:	f43f aeff 	beq.w	8007b86 <_printf_float+0xc2>
 8007d88:	f04f 0900 	mov.w	r9, #0
 8007d8c:	f104 0a1a 	add.w	sl, r4, #26
 8007d90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d92:	425b      	negs	r3, r3
 8007d94:	4599      	cmp	r9, r3
 8007d96:	db01      	blt.n	8007d9c <_printf_float+0x2d8>
 8007d98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d9a:	e78b      	b.n	8007cb4 <_printf_float+0x1f0>
 8007d9c:	2301      	movs	r3, #1
 8007d9e:	4652      	mov	r2, sl
 8007da0:	4631      	mov	r1, r6
 8007da2:	4628      	mov	r0, r5
 8007da4:	47b8      	blx	r7
 8007da6:	3001      	adds	r0, #1
 8007da8:	f43f aeed 	beq.w	8007b86 <_printf_float+0xc2>
 8007dac:	f109 0901 	add.w	r9, r9, #1
 8007db0:	e7ee      	b.n	8007d90 <_printf_float+0x2cc>
 8007db2:	bf00      	nop
 8007db4:	7fefffff 	.word	0x7fefffff
 8007db8:	0800a4ef 	.word	0x0800a4ef
 8007dbc:	0800a4f3 	.word	0x0800a4f3
 8007dc0:	0800a396 	.word	0x0800a396
 8007dc4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007dc6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007dc8:	429a      	cmp	r2, r3
 8007dca:	bfa8      	it	ge
 8007dcc:	461a      	movge	r2, r3
 8007dce:	2a00      	cmp	r2, #0
 8007dd0:	4691      	mov	r9, r2
 8007dd2:	dc38      	bgt.n	8007e46 <_printf_float+0x382>
 8007dd4:	f104 031a 	add.w	r3, r4, #26
 8007dd8:	f04f 0b00 	mov.w	fp, #0
 8007ddc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007de0:	9306      	str	r3, [sp, #24]
 8007de2:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8007de6:	ebaa 0309 	sub.w	r3, sl, r9
 8007dea:	459b      	cmp	fp, r3
 8007dec:	db33      	blt.n	8007e56 <_printf_float+0x392>
 8007dee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007df0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007df2:	429a      	cmp	r2, r3
 8007df4:	db3a      	blt.n	8007e6c <_printf_float+0x3a8>
 8007df6:	6823      	ldr	r3, [r4, #0]
 8007df8:	07da      	lsls	r2, r3, #31
 8007dfa:	d437      	bmi.n	8007e6c <_printf_float+0x3a8>
 8007dfc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007dfe:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007e00:	eba3 020a 	sub.w	r2, r3, sl
 8007e04:	eba3 0901 	sub.w	r9, r3, r1
 8007e08:	4591      	cmp	r9, r2
 8007e0a:	bfa8      	it	ge
 8007e0c:	4691      	movge	r9, r2
 8007e0e:	f1b9 0f00 	cmp.w	r9, #0
 8007e12:	dc33      	bgt.n	8007e7c <_printf_float+0x3b8>
 8007e14:	f04f 0800 	mov.w	r8, #0
 8007e18:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007e1c:	f104 0a1a 	add.w	sl, r4, #26
 8007e20:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007e22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e24:	1a9b      	subs	r3, r3, r2
 8007e26:	eba3 0309 	sub.w	r3, r3, r9
 8007e2a:	4598      	cmp	r8, r3
 8007e2c:	f6bf af74 	bge.w	8007d18 <_printf_float+0x254>
 8007e30:	2301      	movs	r3, #1
 8007e32:	4652      	mov	r2, sl
 8007e34:	4631      	mov	r1, r6
 8007e36:	4628      	mov	r0, r5
 8007e38:	47b8      	blx	r7
 8007e3a:	3001      	adds	r0, #1
 8007e3c:	f43f aea3 	beq.w	8007b86 <_printf_float+0xc2>
 8007e40:	f108 0801 	add.w	r8, r8, #1
 8007e44:	e7ec      	b.n	8007e20 <_printf_float+0x35c>
 8007e46:	4613      	mov	r3, r2
 8007e48:	4631      	mov	r1, r6
 8007e4a:	4642      	mov	r2, r8
 8007e4c:	4628      	mov	r0, r5
 8007e4e:	47b8      	blx	r7
 8007e50:	3001      	adds	r0, #1
 8007e52:	d1bf      	bne.n	8007dd4 <_printf_float+0x310>
 8007e54:	e697      	b.n	8007b86 <_printf_float+0xc2>
 8007e56:	2301      	movs	r3, #1
 8007e58:	9a06      	ldr	r2, [sp, #24]
 8007e5a:	4631      	mov	r1, r6
 8007e5c:	4628      	mov	r0, r5
 8007e5e:	47b8      	blx	r7
 8007e60:	3001      	adds	r0, #1
 8007e62:	f43f ae90 	beq.w	8007b86 <_printf_float+0xc2>
 8007e66:	f10b 0b01 	add.w	fp, fp, #1
 8007e6a:	e7ba      	b.n	8007de2 <_printf_float+0x31e>
 8007e6c:	9b05      	ldr	r3, [sp, #20]
 8007e6e:	9a04      	ldr	r2, [sp, #16]
 8007e70:	4631      	mov	r1, r6
 8007e72:	4628      	mov	r0, r5
 8007e74:	47b8      	blx	r7
 8007e76:	3001      	adds	r0, #1
 8007e78:	d1c0      	bne.n	8007dfc <_printf_float+0x338>
 8007e7a:	e684      	b.n	8007b86 <_printf_float+0xc2>
 8007e7c:	464b      	mov	r3, r9
 8007e7e:	eb08 020a 	add.w	r2, r8, sl
 8007e82:	4631      	mov	r1, r6
 8007e84:	4628      	mov	r0, r5
 8007e86:	47b8      	blx	r7
 8007e88:	3001      	adds	r0, #1
 8007e8a:	d1c3      	bne.n	8007e14 <_printf_float+0x350>
 8007e8c:	e67b      	b.n	8007b86 <_printf_float+0xc2>
 8007e8e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007e90:	2a01      	cmp	r2, #1
 8007e92:	dc01      	bgt.n	8007e98 <_printf_float+0x3d4>
 8007e94:	07db      	lsls	r3, r3, #31
 8007e96:	d537      	bpl.n	8007f08 <_printf_float+0x444>
 8007e98:	2301      	movs	r3, #1
 8007e9a:	4642      	mov	r2, r8
 8007e9c:	4631      	mov	r1, r6
 8007e9e:	4628      	mov	r0, r5
 8007ea0:	47b8      	blx	r7
 8007ea2:	3001      	adds	r0, #1
 8007ea4:	f43f ae6f 	beq.w	8007b86 <_printf_float+0xc2>
 8007ea8:	9b05      	ldr	r3, [sp, #20]
 8007eaa:	9a04      	ldr	r2, [sp, #16]
 8007eac:	4631      	mov	r1, r6
 8007eae:	4628      	mov	r0, r5
 8007eb0:	47b8      	blx	r7
 8007eb2:	3001      	adds	r0, #1
 8007eb4:	f43f ae67 	beq.w	8007b86 <_printf_float+0xc2>
 8007eb8:	2200      	movs	r2, #0
 8007eba:	2300      	movs	r3, #0
 8007ebc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007ec0:	f7f8 fdfe 	bl	8000ac0 <__aeabi_dcmpeq>
 8007ec4:	b158      	cbz	r0, 8007ede <_printf_float+0x41a>
 8007ec6:	f04f 0800 	mov.w	r8, #0
 8007eca:	f104 0a1a 	add.w	sl, r4, #26
 8007ece:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ed0:	3b01      	subs	r3, #1
 8007ed2:	4598      	cmp	r8, r3
 8007ed4:	db0d      	blt.n	8007ef2 <_printf_float+0x42e>
 8007ed6:	464b      	mov	r3, r9
 8007ed8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007edc:	e6eb      	b.n	8007cb6 <_printf_float+0x1f2>
 8007ede:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ee0:	f108 0201 	add.w	r2, r8, #1
 8007ee4:	3b01      	subs	r3, #1
 8007ee6:	4631      	mov	r1, r6
 8007ee8:	4628      	mov	r0, r5
 8007eea:	47b8      	blx	r7
 8007eec:	3001      	adds	r0, #1
 8007eee:	d1f2      	bne.n	8007ed6 <_printf_float+0x412>
 8007ef0:	e649      	b.n	8007b86 <_printf_float+0xc2>
 8007ef2:	2301      	movs	r3, #1
 8007ef4:	4652      	mov	r2, sl
 8007ef6:	4631      	mov	r1, r6
 8007ef8:	4628      	mov	r0, r5
 8007efa:	47b8      	blx	r7
 8007efc:	3001      	adds	r0, #1
 8007efe:	f43f ae42 	beq.w	8007b86 <_printf_float+0xc2>
 8007f02:	f108 0801 	add.w	r8, r8, #1
 8007f06:	e7e2      	b.n	8007ece <_printf_float+0x40a>
 8007f08:	2301      	movs	r3, #1
 8007f0a:	4642      	mov	r2, r8
 8007f0c:	e7eb      	b.n	8007ee6 <_printf_float+0x422>
 8007f0e:	2301      	movs	r3, #1
 8007f10:	464a      	mov	r2, r9
 8007f12:	4631      	mov	r1, r6
 8007f14:	4628      	mov	r0, r5
 8007f16:	47b8      	blx	r7
 8007f18:	3001      	adds	r0, #1
 8007f1a:	f43f ae34 	beq.w	8007b86 <_printf_float+0xc2>
 8007f1e:	f108 0801 	add.w	r8, r8, #1
 8007f22:	e700      	b.n	8007d26 <_printf_float+0x262>
 8007f24:	4642      	mov	r2, r8
 8007f26:	464b      	mov	r3, r9
 8007f28:	4640      	mov	r0, r8
 8007f2a:	4649      	mov	r1, r9
 8007f2c:	f7f8 fdfa 	bl	8000b24 <__aeabi_dcmpun>
 8007f30:	2800      	cmp	r0, #0
 8007f32:	f43f ae2d 	beq.w	8007b90 <_printf_float+0xcc>
 8007f36:	4b01      	ldr	r3, [pc, #4]	; (8007f3c <_printf_float+0x478>)
 8007f38:	4a01      	ldr	r2, [pc, #4]	; (8007f40 <_printf_float+0x47c>)
 8007f3a:	e60e      	b.n	8007b5a <_printf_float+0x96>
 8007f3c:	0800a4f7 	.word	0x0800a4f7
 8007f40:	0800a4fb 	.word	0x0800a4fb

08007f44 <_printf_common>:
 8007f44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f48:	4691      	mov	r9, r2
 8007f4a:	461f      	mov	r7, r3
 8007f4c:	688a      	ldr	r2, [r1, #8]
 8007f4e:	690b      	ldr	r3, [r1, #16]
 8007f50:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007f54:	4293      	cmp	r3, r2
 8007f56:	bfb8      	it	lt
 8007f58:	4613      	movlt	r3, r2
 8007f5a:	f8c9 3000 	str.w	r3, [r9]
 8007f5e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007f62:	4606      	mov	r6, r0
 8007f64:	460c      	mov	r4, r1
 8007f66:	b112      	cbz	r2, 8007f6e <_printf_common+0x2a>
 8007f68:	3301      	adds	r3, #1
 8007f6a:	f8c9 3000 	str.w	r3, [r9]
 8007f6e:	6823      	ldr	r3, [r4, #0]
 8007f70:	0699      	lsls	r1, r3, #26
 8007f72:	bf42      	ittt	mi
 8007f74:	f8d9 3000 	ldrmi.w	r3, [r9]
 8007f78:	3302      	addmi	r3, #2
 8007f7a:	f8c9 3000 	strmi.w	r3, [r9]
 8007f7e:	6825      	ldr	r5, [r4, #0]
 8007f80:	f015 0506 	ands.w	r5, r5, #6
 8007f84:	d107      	bne.n	8007f96 <_printf_common+0x52>
 8007f86:	f104 0a19 	add.w	sl, r4, #25
 8007f8a:	68e3      	ldr	r3, [r4, #12]
 8007f8c:	f8d9 2000 	ldr.w	r2, [r9]
 8007f90:	1a9b      	subs	r3, r3, r2
 8007f92:	429d      	cmp	r5, r3
 8007f94:	db29      	blt.n	8007fea <_printf_common+0xa6>
 8007f96:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8007f9a:	6822      	ldr	r2, [r4, #0]
 8007f9c:	3300      	adds	r3, #0
 8007f9e:	bf18      	it	ne
 8007fa0:	2301      	movne	r3, #1
 8007fa2:	0692      	lsls	r2, r2, #26
 8007fa4:	d42e      	bmi.n	8008004 <_printf_common+0xc0>
 8007fa6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007faa:	4639      	mov	r1, r7
 8007fac:	4630      	mov	r0, r6
 8007fae:	47c0      	blx	r8
 8007fb0:	3001      	adds	r0, #1
 8007fb2:	d021      	beq.n	8007ff8 <_printf_common+0xb4>
 8007fb4:	6823      	ldr	r3, [r4, #0]
 8007fb6:	68e5      	ldr	r5, [r4, #12]
 8007fb8:	f8d9 2000 	ldr.w	r2, [r9]
 8007fbc:	f003 0306 	and.w	r3, r3, #6
 8007fc0:	2b04      	cmp	r3, #4
 8007fc2:	bf08      	it	eq
 8007fc4:	1aad      	subeq	r5, r5, r2
 8007fc6:	68a3      	ldr	r3, [r4, #8]
 8007fc8:	6922      	ldr	r2, [r4, #16]
 8007fca:	bf0c      	ite	eq
 8007fcc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007fd0:	2500      	movne	r5, #0
 8007fd2:	4293      	cmp	r3, r2
 8007fd4:	bfc4      	itt	gt
 8007fd6:	1a9b      	subgt	r3, r3, r2
 8007fd8:	18ed      	addgt	r5, r5, r3
 8007fda:	f04f 0900 	mov.w	r9, #0
 8007fde:	341a      	adds	r4, #26
 8007fe0:	454d      	cmp	r5, r9
 8007fe2:	d11b      	bne.n	800801c <_printf_common+0xd8>
 8007fe4:	2000      	movs	r0, #0
 8007fe6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007fea:	2301      	movs	r3, #1
 8007fec:	4652      	mov	r2, sl
 8007fee:	4639      	mov	r1, r7
 8007ff0:	4630      	mov	r0, r6
 8007ff2:	47c0      	blx	r8
 8007ff4:	3001      	adds	r0, #1
 8007ff6:	d103      	bne.n	8008000 <_printf_common+0xbc>
 8007ff8:	f04f 30ff 	mov.w	r0, #4294967295
 8007ffc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008000:	3501      	adds	r5, #1
 8008002:	e7c2      	b.n	8007f8a <_printf_common+0x46>
 8008004:	18e1      	adds	r1, r4, r3
 8008006:	1c5a      	adds	r2, r3, #1
 8008008:	2030      	movs	r0, #48	; 0x30
 800800a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800800e:	4422      	add	r2, r4
 8008010:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008014:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008018:	3302      	adds	r3, #2
 800801a:	e7c4      	b.n	8007fa6 <_printf_common+0x62>
 800801c:	2301      	movs	r3, #1
 800801e:	4622      	mov	r2, r4
 8008020:	4639      	mov	r1, r7
 8008022:	4630      	mov	r0, r6
 8008024:	47c0      	blx	r8
 8008026:	3001      	adds	r0, #1
 8008028:	d0e6      	beq.n	8007ff8 <_printf_common+0xb4>
 800802a:	f109 0901 	add.w	r9, r9, #1
 800802e:	e7d7      	b.n	8007fe0 <_printf_common+0x9c>

08008030 <_printf_i>:
 8008030:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008034:	4617      	mov	r7, r2
 8008036:	7e0a      	ldrb	r2, [r1, #24]
 8008038:	b085      	sub	sp, #20
 800803a:	2a6e      	cmp	r2, #110	; 0x6e
 800803c:	4698      	mov	r8, r3
 800803e:	4606      	mov	r6, r0
 8008040:	460c      	mov	r4, r1
 8008042:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008044:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8008048:	f000 80bc 	beq.w	80081c4 <_printf_i+0x194>
 800804c:	d81a      	bhi.n	8008084 <_printf_i+0x54>
 800804e:	2a63      	cmp	r2, #99	; 0x63
 8008050:	d02e      	beq.n	80080b0 <_printf_i+0x80>
 8008052:	d80a      	bhi.n	800806a <_printf_i+0x3a>
 8008054:	2a00      	cmp	r2, #0
 8008056:	f000 80c8 	beq.w	80081ea <_printf_i+0x1ba>
 800805a:	2a58      	cmp	r2, #88	; 0x58
 800805c:	f000 808a 	beq.w	8008174 <_printf_i+0x144>
 8008060:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008064:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8008068:	e02a      	b.n	80080c0 <_printf_i+0x90>
 800806a:	2a64      	cmp	r2, #100	; 0x64
 800806c:	d001      	beq.n	8008072 <_printf_i+0x42>
 800806e:	2a69      	cmp	r2, #105	; 0x69
 8008070:	d1f6      	bne.n	8008060 <_printf_i+0x30>
 8008072:	6821      	ldr	r1, [r4, #0]
 8008074:	681a      	ldr	r2, [r3, #0]
 8008076:	f011 0f80 	tst.w	r1, #128	; 0x80
 800807a:	d023      	beq.n	80080c4 <_printf_i+0x94>
 800807c:	1d11      	adds	r1, r2, #4
 800807e:	6019      	str	r1, [r3, #0]
 8008080:	6813      	ldr	r3, [r2, #0]
 8008082:	e027      	b.n	80080d4 <_printf_i+0xa4>
 8008084:	2a73      	cmp	r2, #115	; 0x73
 8008086:	f000 80b4 	beq.w	80081f2 <_printf_i+0x1c2>
 800808a:	d808      	bhi.n	800809e <_printf_i+0x6e>
 800808c:	2a6f      	cmp	r2, #111	; 0x6f
 800808e:	d02a      	beq.n	80080e6 <_printf_i+0xb6>
 8008090:	2a70      	cmp	r2, #112	; 0x70
 8008092:	d1e5      	bne.n	8008060 <_printf_i+0x30>
 8008094:	680a      	ldr	r2, [r1, #0]
 8008096:	f042 0220 	orr.w	r2, r2, #32
 800809a:	600a      	str	r2, [r1, #0]
 800809c:	e003      	b.n	80080a6 <_printf_i+0x76>
 800809e:	2a75      	cmp	r2, #117	; 0x75
 80080a0:	d021      	beq.n	80080e6 <_printf_i+0xb6>
 80080a2:	2a78      	cmp	r2, #120	; 0x78
 80080a4:	d1dc      	bne.n	8008060 <_printf_i+0x30>
 80080a6:	2278      	movs	r2, #120	; 0x78
 80080a8:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 80080ac:	496e      	ldr	r1, [pc, #440]	; (8008268 <_printf_i+0x238>)
 80080ae:	e064      	b.n	800817a <_printf_i+0x14a>
 80080b0:	681a      	ldr	r2, [r3, #0]
 80080b2:	f101 0542 	add.w	r5, r1, #66	; 0x42
 80080b6:	1d11      	adds	r1, r2, #4
 80080b8:	6019      	str	r1, [r3, #0]
 80080ba:	6813      	ldr	r3, [r2, #0]
 80080bc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80080c0:	2301      	movs	r3, #1
 80080c2:	e0a3      	b.n	800820c <_printf_i+0x1dc>
 80080c4:	f011 0f40 	tst.w	r1, #64	; 0x40
 80080c8:	f102 0104 	add.w	r1, r2, #4
 80080cc:	6019      	str	r1, [r3, #0]
 80080ce:	d0d7      	beq.n	8008080 <_printf_i+0x50>
 80080d0:	f9b2 3000 	ldrsh.w	r3, [r2]
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	da03      	bge.n	80080e0 <_printf_i+0xb0>
 80080d8:	222d      	movs	r2, #45	; 0x2d
 80080da:	425b      	negs	r3, r3
 80080dc:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80080e0:	4962      	ldr	r1, [pc, #392]	; (800826c <_printf_i+0x23c>)
 80080e2:	220a      	movs	r2, #10
 80080e4:	e017      	b.n	8008116 <_printf_i+0xe6>
 80080e6:	6820      	ldr	r0, [r4, #0]
 80080e8:	6819      	ldr	r1, [r3, #0]
 80080ea:	f010 0f80 	tst.w	r0, #128	; 0x80
 80080ee:	d003      	beq.n	80080f8 <_printf_i+0xc8>
 80080f0:	1d08      	adds	r0, r1, #4
 80080f2:	6018      	str	r0, [r3, #0]
 80080f4:	680b      	ldr	r3, [r1, #0]
 80080f6:	e006      	b.n	8008106 <_printf_i+0xd6>
 80080f8:	f010 0f40 	tst.w	r0, #64	; 0x40
 80080fc:	f101 0004 	add.w	r0, r1, #4
 8008100:	6018      	str	r0, [r3, #0]
 8008102:	d0f7      	beq.n	80080f4 <_printf_i+0xc4>
 8008104:	880b      	ldrh	r3, [r1, #0]
 8008106:	4959      	ldr	r1, [pc, #356]	; (800826c <_printf_i+0x23c>)
 8008108:	2a6f      	cmp	r2, #111	; 0x6f
 800810a:	bf14      	ite	ne
 800810c:	220a      	movne	r2, #10
 800810e:	2208      	moveq	r2, #8
 8008110:	2000      	movs	r0, #0
 8008112:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8008116:	6865      	ldr	r5, [r4, #4]
 8008118:	60a5      	str	r5, [r4, #8]
 800811a:	2d00      	cmp	r5, #0
 800811c:	f2c0 809c 	blt.w	8008258 <_printf_i+0x228>
 8008120:	6820      	ldr	r0, [r4, #0]
 8008122:	f020 0004 	bic.w	r0, r0, #4
 8008126:	6020      	str	r0, [r4, #0]
 8008128:	2b00      	cmp	r3, #0
 800812a:	d13f      	bne.n	80081ac <_printf_i+0x17c>
 800812c:	2d00      	cmp	r5, #0
 800812e:	f040 8095 	bne.w	800825c <_printf_i+0x22c>
 8008132:	4675      	mov	r5, lr
 8008134:	2a08      	cmp	r2, #8
 8008136:	d10b      	bne.n	8008150 <_printf_i+0x120>
 8008138:	6823      	ldr	r3, [r4, #0]
 800813a:	07da      	lsls	r2, r3, #31
 800813c:	d508      	bpl.n	8008150 <_printf_i+0x120>
 800813e:	6923      	ldr	r3, [r4, #16]
 8008140:	6862      	ldr	r2, [r4, #4]
 8008142:	429a      	cmp	r2, r3
 8008144:	bfde      	ittt	le
 8008146:	2330      	movle	r3, #48	; 0x30
 8008148:	f805 3c01 	strble.w	r3, [r5, #-1]
 800814c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008150:	ebae 0305 	sub.w	r3, lr, r5
 8008154:	6123      	str	r3, [r4, #16]
 8008156:	f8cd 8000 	str.w	r8, [sp]
 800815a:	463b      	mov	r3, r7
 800815c:	aa03      	add	r2, sp, #12
 800815e:	4621      	mov	r1, r4
 8008160:	4630      	mov	r0, r6
 8008162:	f7ff feef 	bl	8007f44 <_printf_common>
 8008166:	3001      	adds	r0, #1
 8008168:	d155      	bne.n	8008216 <_printf_i+0x1e6>
 800816a:	f04f 30ff 	mov.w	r0, #4294967295
 800816e:	b005      	add	sp, #20
 8008170:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008174:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8008178:	493c      	ldr	r1, [pc, #240]	; (800826c <_printf_i+0x23c>)
 800817a:	6822      	ldr	r2, [r4, #0]
 800817c:	6818      	ldr	r0, [r3, #0]
 800817e:	f012 0f80 	tst.w	r2, #128	; 0x80
 8008182:	f100 0504 	add.w	r5, r0, #4
 8008186:	601d      	str	r5, [r3, #0]
 8008188:	d001      	beq.n	800818e <_printf_i+0x15e>
 800818a:	6803      	ldr	r3, [r0, #0]
 800818c:	e002      	b.n	8008194 <_printf_i+0x164>
 800818e:	0655      	lsls	r5, r2, #25
 8008190:	d5fb      	bpl.n	800818a <_printf_i+0x15a>
 8008192:	8803      	ldrh	r3, [r0, #0]
 8008194:	07d0      	lsls	r0, r2, #31
 8008196:	bf44      	itt	mi
 8008198:	f042 0220 	orrmi.w	r2, r2, #32
 800819c:	6022      	strmi	r2, [r4, #0]
 800819e:	b91b      	cbnz	r3, 80081a8 <_printf_i+0x178>
 80081a0:	6822      	ldr	r2, [r4, #0]
 80081a2:	f022 0220 	bic.w	r2, r2, #32
 80081a6:	6022      	str	r2, [r4, #0]
 80081a8:	2210      	movs	r2, #16
 80081aa:	e7b1      	b.n	8008110 <_printf_i+0xe0>
 80081ac:	4675      	mov	r5, lr
 80081ae:	fbb3 f0f2 	udiv	r0, r3, r2
 80081b2:	fb02 3310 	mls	r3, r2, r0, r3
 80081b6:	5ccb      	ldrb	r3, [r1, r3]
 80081b8:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80081bc:	4603      	mov	r3, r0
 80081be:	2800      	cmp	r0, #0
 80081c0:	d1f5      	bne.n	80081ae <_printf_i+0x17e>
 80081c2:	e7b7      	b.n	8008134 <_printf_i+0x104>
 80081c4:	6808      	ldr	r0, [r1, #0]
 80081c6:	681a      	ldr	r2, [r3, #0]
 80081c8:	6949      	ldr	r1, [r1, #20]
 80081ca:	f010 0f80 	tst.w	r0, #128	; 0x80
 80081ce:	d004      	beq.n	80081da <_printf_i+0x1aa>
 80081d0:	1d10      	adds	r0, r2, #4
 80081d2:	6018      	str	r0, [r3, #0]
 80081d4:	6813      	ldr	r3, [r2, #0]
 80081d6:	6019      	str	r1, [r3, #0]
 80081d8:	e007      	b.n	80081ea <_printf_i+0x1ba>
 80081da:	f010 0f40 	tst.w	r0, #64	; 0x40
 80081de:	f102 0004 	add.w	r0, r2, #4
 80081e2:	6018      	str	r0, [r3, #0]
 80081e4:	6813      	ldr	r3, [r2, #0]
 80081e6:	d0f6      	beq.n	80081d6 <_printf_i+0x1a6>
 80081e8:	8019      	strh	r1, [r3, #0]
 80081ea:	2300      	movs	r3, #0
 80081ec:	6123      	str	r3, [r4, #16]
 80081ee:	4675      	mov	r5, lr
 80081f0:	e7b1      	b.n	8008156 <_printf_i+0x126>
 80081f2:	681a      	ldr	r2, [r3, #0]
 80081f4:	1d11      	adds	r1, r2, #4
 80081f6:	6019      	str	r1, [r3, #0]
 80081f8:	6815      	ldr	r5, [r2, #0]
 80081fa:	6862      	ldr	r2, [r4, #4]
 80081fc:	2100      	movs	r1, #0
 80081fe:	4628      	mov	r0, r5
 8008200:	f7f7 ffee 	bl	80001e0 <memchr>
 8008204:	b108      	cbz	r0, 800820a <_printf_i+0x1da>
 8008206:	1b40      	subs	r0, r0, r5
 8008208:	6060      	str	r0, [r4, #4]
 800820a:	6863      	ldr	r3, [r4, #4]
 800820c:	6123      	str	r3, [r4, #16]
 800820e:	2300      	movs	r3, #0
 8008210:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008214:	e79f      	b.n	8008156 <_printf_i+0x126>
 8008216:	6923      	ldr	r3, [r4, #16]
 8008218:	462a      	mov	r2, r5
 800821a:	4639      	mov	r1, r7
 800821c:	4630      	mov	r0, r6
 800821e:	47c0      	blx	r8
 8008220:	3001      	adds	r0, #1
 8008222:	d0a2      	beq.n	800816a <_printf_i+0x13a>
 8008224:	6823      	ldr	r3, [r4, #0]
 8008226:	079b      	lsls	r3, r3, #30
 8008228:	d507      	bpl.n	800823a <_printf_i+0x20a>
 800822a:	2500      	movs	r5, #0
 800822c:	f104 0919 	add.w	r9, r4, #25
 8008230:	68e3      	ldr	r3, [r4, #12]
 8008232:	9a03      	ldr	r2, [sp, #12]
 8008234:	1a9b      	subs	r3, r3, r2
 8008236:	429d      	cmp	r5, r3
 8008238:	db05      	blt.n	8008246 <_printf_i+0x216>
 800823a:	68e0      	ldr	r0, [r4, #12]
 800823c:	9b03      	ldr	r3, [sp, #12]
 800823e:	4298      	cmp	r0, r3
 8008240:	bfb8      	it	lt
 8008242:	4618      	movlt	r0, r3
 8008244:	e793      	b.n	800816e <_printf_i+0x13e>
 8008246:	2301      	movs	r3, #1
 8008248:	464a      	mov	r2, r9
 800824a:	4639      	mov	r1, r7
 800824c:	4630      	mov	r0, r6
 800824e:	47c0      	blx	r8
 8008250:	3001      	adds	r0, #1
 8008252:	d08a      	beq.n	800816a <_printf_i+0x13a>
 8008254:	3501      	adds	r5, #1
 8008256:	e7eb      	b.n	8008230 <_printf_i+0x200>
 8008258:	2b00      	cmp	r3, #0
 800825a:	d1a7      	bne.n	80081ac <_printf_i+0x17c>
 800825c:	780b      	ldrb	r3, [r1, #0]
 800825e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008262:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008266:	e765      	b.n	8008134 <_printf_i+0x104>
 8008268:	0800a510 	.word	0x0800a510
 800826c:	0800a4ff 	.word	0x0800a4ff

08008270 <_puts_r>:
 8008270:	b570      	push	{r4, r5, r6, lr}
 8008272:	460e      	mov	r6, r1
 8008274:	4605      	mov	r5, r0
 8008276:	b118      	cbz	r0, 8008280 <_puts_r+0x10>
 8008278:	6983      	ldr	r3, [r0, #24]
 800827a:	b90b      	cbnz	r3, 8008280 <_puts_r+0x10>
 800827c:	f001 f894 	bl	80093a8 <__sinit>
 8008280:	69ab      	ldr	r3, [r5, #24]
 8008282:	68ac      	ldr	r4, [r5, #8]
 8008284:	b913      	cbnz	r3, 800828c <_puts_r+0x1c>
 8008286:	4628      	mov	r0, r5
 8008288:	f001 f88e 	bl	80093a8 <__sinit>
 800828c:	4b23      	ldr	r3, [pc, #140]	; (800831c <_puts_r+0xac>)
 800828e:	429c      	cmp	r4, r3
 8008290:	d117      	bne.n	80082c2 <_puts_r+0x52>
 8008292:	686c      	ldr	r4, [r5, #4]
 8008294:	89a3      	ldrh	r3, [r4, #12]
 8008296:	071b      	lsls	r3, r3, #28
 8008298:	d51d      	bpl.n	80082d6 <_puts_r+0x66>
 800829a:	6923      	ldr	r3, [r4, #16]
 800829c:	b1db      	cbz	r3, 80082d6 <_puts_r+0x66>
 800829e:	3e01      	subs	r6, #1
 80082a0:	68a3      	ldr	r3, [r4, #8]
 80082a2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80082a6:	3b01      	subs	r3, #1
 80082a8:	60a3      	str	r3, [r4, #8]
 80082aa:	b9e9      	cbnz	r1, 80082e8 <_puts_r+0x78>
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	da2e      	bge.n	800830e <_puts_r+0x9e>
 80082b0:	4622      	mov	r2, r4
 80082b2:	210a      	movs	r1, #10
 80082b4:	4628      	mov	r0, r5
 80082b6:	f000 f86b 	bl	8008390 <__swbuf_r>
 80082ba:	3001      	adds	r0, #1
 80082bc:	d011      	beq.n	80082e2 <_puts_r+0x72>
 80082be:	200a      	movs	r0, #10
 80082c0:	bd70      	pop	{r4, r5, r6, pc}
 80082c2:	4b17      	ldr	r3, [pc, #92]	; (8008320 <_puts_r+0xb0>)
 80082c4:	429c      	cmp	r4, r3
 80082c6:	d101      	bne.n	80082cc <_puts_r+0x5c>
 80082c8:	68ac      	ldr	r4, [r5, #8]
 80082ca:	e7e3      	b.n	8008294 <_puts_r+0x24>
 80082cc:	4b15      	ldr	r3, [pc, #84]	; (8008324 <_puts_r+0xb4>)
 80082ce:	429c      	cmp	r4, r3
 80082d0:	bf08      	it	eq
 80082d2:	68ec      	ldreq	r4, [r5, #12]
 80082d4:	e7de      	b.n	8008294 <_puts_r+0x24>
 80082d6:	4621      	mov	r1, r4
 80082d8:	4628      	mov	r0, r5
 80082da:	f000 f8ab 	bl	8008434 <__swsetup_r>
 80082de:	2800      	cmp	r0, #0
 80082e0:	d0dd      	beq.n	800829e <_puts_r+0x2e>
 80082e2:	f04f 30ff 	mov.w	r0, #4294967295
 80082e6:	bd70      	pop	{r4, r5, r6, pc}
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	da04      	bge.n	80082f6 <_puts_r+0x86>
 80082ec:	69a2      	ldr	r2, [r4, #24]
 80082ee:	4293      	cmp	r3, r2
 80082f0:	db06      	blt.n	8008300 <_puts_r+0x90>
 80082f2:	290a      	cmp	r1, #10
 80082f4:	d004      	beq.n	8008300 <_puts_r+0x90>
 80082f6:	6823      	ldr	r3, [r4, #0]
 80082f8:	1c5a      	adds	r2, r3, #1
 80082fa:	6022      	str	r2, [r4, #0]
 80082fc:	7019      	strb	r1, [r3, #0]
 80082fe:	e7cf      	b.n	80082a0 <_puts_r+0x30>
 8008300:	4622      	mov	r2, r4
 8008302:	4628      	mov	r0, r5
 8008304:	f000 f844 	bl	8008390 <__swbuf_r>
 8008308:	3001      	adds	r0, #1
 800830a:	d1c9      	bne.n	80082a0 <_puts_r+0x30>
 800830c:	e7e9      	b.n	80082e2 <_puts_r+0x72>
 800830e:	6823      	ldr	r3, [r4, #0]
 8008310:	200a      	movs	r0, #10
 8008312:	1c5a      	adds	r2, r3, #1
 8008314:	6022      	str	r2, [r4, #0]
 8008316:	7018      	strb	r0, [r3, #0]
 8008318:	bd70      	pop	{r4, r5, r6, pc}
 800831a:	bf00      	nop
 800831c:	0800a550 	.word	0x0800a550
 8008320:	0800a570 	.word	0x0800a570
 8008324:	0800a530 	.word	0x0800a530

08008328 <puts>:
 8008328:	4b02      	ldr	r3, [pc, #8]	; (8008334 <puts+0xc>)
 800832a:	4601      	mov	r1, r0
 800832c:	6818      	ldr	r0, [r3, #0]
 800832e:	f7ff bf9f 	b.w	8008270 <_puts_r>
 8008332:	bf00      	nop
 8008334:	2000050c 	.word	0x2000050c

08008338 <siprintf>:
 8008338:	b40e      	push	{r1, r2, r3}
 800833a:	b500      	push	{lr}
 800833c:	b09c      	sub	sp, #112	; 0x70
 800833e:	f44f 7102 	mov.w	r1, #520	; 0x208
 8008342:	ab1d      	add	r3, sp, #116	; 0x74
 8008344:	f8ad 1014 	strh.w	r1, [sp, #20]
 8008348:	9002      	str	r0, [sp, #8]
 800834a:	9006      	str	r0, [sp, #24]
 800834c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008350:	480a      	ldr	r0, [pc, #40]	; (800837c <siprintf+0x44>)
 8008352:	9104      	str	r1, [sp, #16]
 8008354:	9107      	str	r1, [sp, #28]
 8008356:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800835a:	f853 2b04 	ldr.w	r2, [r3], #4
 800835e:	f8ad 1016 	strh.w	r1, [sp, #22]
 8008362:	6800      	ldr	r0, [r0, #0]
 8008364:	9301      	str	r3, [sp, #4]
 8008366:	a902      	add	r1, sp, #8
 8008368:	f001 fd08 	bl	8009d7c <_svfiprintf_r>
 800836c:	9b02      	ldr	r3, [sp, #8]
 800836e:	2200      	movs	r2, #0
 8008370:	701a      	strb	r2, [r3, #0]
 8008372:	b01c      	add	sp, #112	; 0x70
 8008374:	f85d eb04 	ldr.w	lr, [sp], #4
 8008378:	b003      	add	sp, #12
 800837a:	4770      	bx	lr
 800837c:	2000050c 	.word	0x2000050c

08008380 <strcpy>:
 8008380:	4603      	mov	r3, r0
 8008382:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008386:	f803 2b01 	strb.w	r2, [r3], #1
 800838a:	2a00      	cmp	r2, #0
 800838c:	d1f9      	bne.n	8008382 <strcpy+0x2>
 800838e:	4770      	bx	lr

08008390 <__swbuf_r>:
 8008390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008392:	460e      	mov	r6, r1
 8008394:	4614      	mov	r4, r2
 8008396:	4605      	mov	r5, r0
 8008398:	b118      	cbz	r0, 80083a2 <__swbuf_r+0x12>
 800839a:	6983      	ldr	r3, [r0, #24]
 800839c:	b90b      	cbnz	r3, 80083a2 <__swbuf_r+0x12>
 800839e:	f001 f803 	bl	80093a8 <__sinit>
 80083a2:	4b21      	ldr	r3, [pc, #132]	; (8008428 <__swbuf_r+0x98>)
 80083a4:	429c      	cmp	r4, r3
 80083a6:	d12a      	bne.n	80083fe <__swbuf_r+0x6e>
 80083a8:	686c      	ldr	r4, [r5, #4]
 80083aa:	69a3      	ldr	r3, [r4, #24]
 80083ac:	60a3      	str	r3, [r4, #8]
 80083ae:	89a3      	ldrh	r3, [r4, #12]
 80083b0:	071a      	lsls	r2, r3, #28
 80083b2:	d52e      	bpl.n	8008412 <__swbuf_r+0x82>
 80083b4:	6923      	ldr	r3, [r4, #16]
 80083b6:	b363      	cbz	r3, 8008412 <__swbuf_r+0x82>
 80083b8:	6923      	ldr	r3, [r4, #16]
 80083ba:	6820      	ldr	r0, [r4, #0]
 80083bc:	1ac0      	subs	r0, r0, r3
 80083be:	6963      	ldr	r3, [r4, #20]
 80083c0:	b2f6      	uxtb	r6, r6
 80083c2:	4298      	cmp	r0, r3
 80083c4:	4637      	mov	r7, r6
 80083c6:	db04      	blt.n	80083d2 <__swbuf_r+0x42>
 80083c8:	4621      	mov	r1, r4
 80083ca:	4628      	mov	r0, r5
 80083cc:	f000 ff82 	bl	80092d4 <_fflush_r>
 80083d0:	bb28      	cbnz	r0, 800841e <__swbuf_r+0x8e>
 80083d2:	68a3      	ldr	r3, [r4, #8]
 80083d4:	3b01      	subs	r3, #1
 80083d6:	60a3      	str	r3, [r4, #8]
 80083d8:	6823      	ldr	r3, [r4, #0]
 80083da:	1c5a      	adds	r2, r3, #1
 80083dc:	6022      	str	r2, [r4, #0]
 80083de:	701e      	strb	r6, [r3, #0]
 80083e0:	6963      	ldr	r3, [r4, #20]
 80083e2:	3001      	adds	r0, #1
 80083e4:	4298      	cmp	r0, r3
 80083e6:	d004      	beq.n	80083f2 <__swbuf_r+0x62>
 80083e8:	89a3      	ldrh	r3, [r4, #12]
 80083ea:	07db      	lsls	r3, r3, #31
 80083ec:	d519      	bpl.n	8008422 <__swbuf_r+0x92>
 80083ee:	2e0a      	cmp	r6, #10
 80083f0:	d117      	bne.n	8008422 <__swbuf_r+0x92>
 80083f2:	4621      	mov	r1, r4
 80083f4:	4628      	mov	r0, r5
 80083f6:	f000 ff6d 	bl	80092d4 <_fflush_r>
 80083fa:	b190      	cbz	r0, 8008422 <__swbuf_r+0x92>
 80083fc:	e00f      	b.n	800841e <__swbuf_r+0x8e>
 80083fe:	4b0b      	ldr	r3, [pc, #44]	; (800842c <__swbuf_r+0x9c>)
 8008400:	429c      	cmp	r4, r3
 8008402:	d101      	bne.n	8008408 <__swbuf_r+0x78>
 8008404:	68ac      	ldr	r4, [r5, #8]
 8008406:	e7d0      	b.n	80083aa <__swbuf_r+0x1a>
 8008408:	4b09      	ldr	r3, [pc, #36]	; (8008430 <__swbuf_r+0xa0>)
 800840a:	429c      	cmp	r4, r3
 800840c:	bf08      	it	eq
 800840e:	68ec      	ldreq	r4, [r5, #12]
 8008410:	e7cb      	b.n	80083aa <__swbuf_r+0x1a>
 8008412:	4621      	mov	r1, r4
 8008414:	4628      	mov	r0, r5
 8008416:	f000 f80d 	bl	8008434 <__swsetup_r>
 800841a:	2800      	cmp	r0, #0
 800841c:	d0cc      	beq.n	80083b8 <__swbuf_r+0x28>
 800841e:	f04f 37ff 	mov.w	r7, #4294967295
 8008422:	4638      	mov	r0, r7
 8008424:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008426:	bf00      	nop
 8008428:	0800a550 	.word	0x0800a550
 800842c:	0800a570 	.word	0x0800a570
 8008430:	0800a530 	.word	0x0800a530

08008434 <__swsetup_r>:
 8008434:	4b32      	ldr	r3, [pc, #200]	; (8008500 <__swsetup_r+0xcc>)
 8008436:	b570      	push	{r4, r5, r6, lr}
 8008438:	681d      	ldr	r5, [r3, #0]
 800843a:	4606      	mov	r6, r0
 800843c:	460c      	mov	r4, r1
 800843e:	b125      	cbz	r5, 800844a <__swsetup_r+0x16>
 8008440:	69ab      	ldr	r3, [r5, #24]
 8008442:	b913      	cbnz	r3, 800844a <__swsetup_r+0x16>
 8008444:	4628      	mov	r0, r5
 8008446:	f000 ffaf 	bl	80093a8 <__sinit>
 800844a:	4b2e      	ldr	r3, [pc, #184]	; (8008504 <__swsetup_r+0xd0>)
 800844c:	429c      	cmp	r4, r3
 800844e:	d10f      	bne.n	8008470 <__swsetup_r+0x3c>
 8008450:	686c      	ldr	r4, [r5, #4]
 8008452:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008456:	b29a      	uxth	r2, r3
 8008458:	0715      	lsls	r5, r2, #28
 800845a:	d42c      	bmi.n	80084b6 <__swsetup_r+0x82>
 800845c:	06d0      	lsls	r0, r2, #27
 800845e:	d411      	bmi.n	8008484 <__swsetup_r+0x50>
 8008460:	2209      	movs	r2, #9
 8008462:	6032      	str	r2, [r6, #0]
 8008464:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008468:	81a3      	strh	r3, [r4, #12]
 800846a:	f04f 30ff 	mov.w	r0, #4294967295
 800846e:	bd70      	pop	{r4, r5, r6, pc}
 8008470:	4b25      	ldr	r3, [pc, #148]	; (8008508 <__swsetup_r+0xd4>)
 8008472:	429c      	cmp	r4, r3
 8008474:	d101      	bne.n	800847a <__swsetup_r+0x46>
 8008476:	68ac      	ldr	r4, [r5, #8]
 8008478:	e7eb      	b.n	8008452 <__swsetup_r+0x1e>
 800847a:	4b24      	ldr	r3, [pc, #144]	; (800850c <__swsetup_r+0xd8>)
 800847c:	429c      	cmp	r4, r3
 800847e:	bf08      	it	eq
 8008480:	68ec      	ldreq	r4, [r5, #12]
 8008482:	e7e6      	b.n	8008452 <__swsetup_r+0x1e>
 8008484:	0751      	lsls	r1, r2, #29
 8008486:	d512      	bpl.n	80084ae <__swsetup_r+0x7a>
 8008488:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800848a:	b141      	cbz	r1, 800849e <__swsetup_r+0x6a>
 800848c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008490:	4299      	cmp	r1, r3
 8008492:	d002      	beq.n	800849a <__swsetup_r+0x66>
 8008494:	4630      	mov	r0, r6
 8008496:	f001 fb69 	bl	8009b6c <_free_r>
 800849a:	2300      	movs	r3, #0
 800849c:	6363      	str	r3, [r4, #52]	; 0x34
 800849e:	89a3      	ldrh	r3, [r4, #12]
 80084a0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80084a4:	81a3      	strh	r3, [r4, #12]
 80084a6:	2300      	movs	r3, #0
 80084a8:	6063      	str	r3, [r4, #4]
 80084aa:	6923      	ldr	r3, [r4, #16]
 80084ac:	6023      	str	r3, [r4, #0]
 80084ae:	89a3      	ldrh	r3, [r4, #12]
 80084b0:	f043 0308 	orr.w	r3, r3, #8
 80084b4:	81a3      	strh	r3, [r4, #12]
 80084b6:	6923      	ldr	r3, [r4, #16]
 80084b8:	b94b      	cbnz	r3, 80084ce <__swsetup_r+0x9a>
 80084ba:	89a3      	ldrh	r3, [r4, #12]
 80084bc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80084c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80084c4:	d003      	beq.n	80084ce <__swsetup_r+0x9a>
 80084c6:	4621      	mov	r1, r4
 80084c8:	4630      	mov	r0, r6
 80084ca:	f001 f829 	bl	8009520 <__smakebuf_r>
 80084ce:	89a2      	ldrh	r2, [r4, #12]
 80084d0:	f012 0301 	ands.w	r3, r2, #1
 80084d4:	d00c      	beq.n	80084f0 <__swsetup_r+0xbc>
 80084d6:	2300      	movs	r3, #0
 80084d8:	60a3      	str	r3, [r4, #8]
 80084da:	6963      	ldr	r3, [r4, #20]
 80084dc:	425b      	negs	r3, r3
 80084de:	61a3      	str	r3, [r4, #24]
 80084e0:	6923      	ldr	r3, [r4, #16]
 80084e2:	b953      	cbnz	r3, 80084fa <__swsetup_r+0xc6>
 80084e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80084e8:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80084ec:	d1ba      	bne.n	8008464 <__swsetup_r+0x30>
 80084ee:	bd70      	pop	{r4, r5, r6, pc}
 80084f0:	0792      	lsls	r2, r2, #30
 80084f2:	bf58      	it	pl
 80084f4:	6963      	ldrpl	r3, [r4, #20]
 80084f6:	60a3      	str	r3, [r4, #8]
 80084f8:	e7f2      	b.n	80084e0 <__swsetup_r+0xac>
 80084fa:	2000      	movs	r0, #0
 80084fc:	e7f7      	b.n	80084ee <__swsetup_r+0xba>
 80084fe:	bf00      	nop
 8008500:	2000050c 	.word	0x2000050c
 8008504:	0800a550 	.word	0x0800a550
 8008508:	0800a570 	.word	0x0800a570
 800850c:	0800a530 	.word	0x0800a530

08008510 <quorem>:
 8008510:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008514:	6903      	ldr	r3, [r0, #16]
 8008516:	690c      	ldr	r4, [r1, #16]
 8008518:	429c      	cmp	r4, r3
 800851a:	4680      	mov	r8, r0
 800851c:	f300 8082 	bgt.w	8008624 <quorem+0x114>
 8008520:	3c01      	subs	r4, #1
 8008522:	f101 0714 	add.w	r7, r1, #20
 8008526:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 800852a:	f100 0614 	add.w	r6, r0, #20
 800852e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8008532:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8008536:	eb06 030e 	add.w	r3, r6, lr
 800853a:	3501      	adds	r5, #1
 800853c:	eb07 090e 	add.w	r9, r7, lr
 8008540:	9301      	str	r3, [sp, #4]
 8008542:	fbb0 f5f5 	udiv	r5, r0, r5
 8008546:	b395      	cbz	r5, 80085ae <quorem+0x9e>
 8008548:	f04f 0a00 	mov.w	sl, #0
 800854c:	4638      	mov	r0, r7
 800854e:	46b4      	mov	ip, r6
 8008550:	46d3      	mov	fp, sl
 8008552:	f850 2b04 	ldr.w	r2, [r0], #4
 8008556:	b293      	uxth	r3, r2
 8008558:	fb05 a303 	mla	r3, r5, r3, sl
 800855c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008560:	b29b      	uxth	r3, r3
 8008562:	ebab 0303 	sub.w	r3, fp, r3
 8008566:	0c12      	lsrs	r2, r2, #16
 8008568:	f8bc b000 	ldrh.w	fp, [ip]
 800856c:	fb05 a202 	mla	r2, r5, r2, sl
 8008570:	fa13 f38b 	uxtah	r3, r3, fp
 8008574:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8008578:	fa1f fb82 	uxth.w	fp, r2
 800857c:	f8dc 2000 	ldr.w	r2, [ip]
 8008580:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8008584:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008588:	b29b      	uxth	r3, r3
 800858a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800858e:	4581      	cmp	r9, r0
 8008590:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8008594:	f84c 3b04 	str.w	r3, [ip], #4
 8008598:	d2db      	bcs.n	8008552 <quorem+0x42>
 800859a:	f856 300e 	ldr.w	r3, [r6, lr]
 800859e:	b933      	cbnz	r3, 80085ae <quorem+0x9e>
 80085a0:	9b01      	ldr	r3, [sp, #4]
 80085a2:	3b04      	subs	r3, #4
 80085a4:	429e      	cmp	r6, r3
 80085a6:	461a      	mov	r2, r3
 80085a8:	d330      	bcc.n	800860c <quorem+0xfc>
 80085aa:	f8c8 4010 	str.w	r4, [r8, #16]
 80085ae:	4640      	mov	r0, r8
 80085b0:	f001 fa07 	bl	80099c2 <__mcmp>
 80085b4:	2800      	cmp	r0, #0
 80085b6:	db25      	blt.n	8008604 <quorem+0xf4>
 80085b8:	3501      	adds	r5, #1
 80085ba:	4630      	mov	r0, r6
 80085bc:	f04f 0e00 	mov.w	lr, #0
 80085c0:	f857 2b04 	ldr.w	r2, [r7], #4
 80085c4:	f8d0 c000 	ldr.w	ip, [r0]
 80085c8:	b293      	uxth	r3, r2
 80085ca:	ebae 0303 	sub.w	r3, lr, r3
 80085ce:	0c12      	lsrs	r2, r2, #16
 80085d0:	fa13 f38c 	uxtah	r3, r3, ip
 80085d4:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80085d8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80085dc:	b29b      	uxth	r3, r3
 80085de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80085e2:	45b9      	cmp	r9, r7
 80085e4:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80085e8:	f840 3b04 	str.w	r3, [r0], #4
 80085ec:	d2e8      	bcs.n	80085c0 <quorem+0xb0>
 80085ee:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80085f2:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80085f6:	b92a      	cbnz	r2, 8008604 <quorem+0xf4>
 80085f8:	3b04      	subs	r3, #4
 80085fa:	429e      	cmp	r6, r3
 80085fc:	461a      	mov	r2, r3
 80085fe:	d30b      	bcc.n	8008618 <quorem+0x108>
 8008600:	f8c8 4010 	str.w	r4, [r8, #16]
 8008604:	4628      	mov	r0, r5
 8008606:	b003      	add	sp, #12
 8008608:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800860c:	6812      	ldr	r2, [r2, #0]
 800860e:	3b04      	subs	r3, #4
 8008610:	2a00      	cmp	r2, #0
 8008612:	d1ca      	bne.n	80085aa <quorem+0x9a>
 8008614:	3c01      	subs	r4, #1
 8008616:	e7c5      	b.n	80085a4 <quorem+0x94>
 8008618:	6812      	ldr	r2, [r2, #0]
 800861a:	3b04      	subs	r3, #4
 800861c:	2a00      	cmp	r2, #0
 800861e:	d1ef      	bne.n	8008600 <quorem+0xf0>
 8008620:	3c01      	subs	r4, #1
 8008622:	e7ea      	b.n	80085fa <quorem+0xea>
 8008624:	2000      	movs	r0, #0
 8008626:	e7ee      	b.n	8008606 <quorem+0xf6>

08008628 <_dtoa_r>:
 8008628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800862c:	ec57 6b10 	vmov	r6, r7, d0
 8008630:	b097      	sub	sp, #92	; 0x5c
 8008632:	e9cd 6700 	strd	r6, r7, [sp]
 8008636:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008638:	9107      	str	r1, [sp, #28]
 800863a:	4604      	mov	r4, r0
 800863c:	920a      	str	r2, [sp, #40]	; 0x28
 800863e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008640:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8008642:	b93e      	cbnz	r6, 8008654 <_dtoa_r+0x2c>
 8008644:	2010      	movs	r0, #16
 8008646:	f000 ffab 	bl	80095a0 <malloc>
 800864a:	6260      	str	r0, [r4, #36]	; 0x24
 800864c:	6046      	str	r6, [r0, #4]
 800864e:	6086      	str	r6, [r0, #8]
 8008650:	6006      	str	r6, [r0, #0]
 8008652:	60c6      	str	r6, [r0, #12]
 8008654:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008656:	6819      	ldr	r1, [r3, #0]
 8008658:	b151      	cbz	r1, 8008670 <_dtoa_r+0x48>
 800865a:	685a      	ldr	r2, [r3, #4]
 800865c:	604a      	str	r2, [r1, #4]
 800865e:	2301      	movs	r3, #1
 8008660:	4093      	lsls	r3, r2
 8008662:	608b      	str	r3, [r1, #8]
 8008664:	4620      	mov	r0, r4
 8008666:	f000 ffd7 	bl	8009618 <_Bfree>
 800866a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800866c:	2200      	movs	r2, #0
 800866e:	601a      	str	r2, [r3, #0]
 8008670:	9b01      	ldr	r3, [sp, #4]
 8008672:	2b00      	cmp	r3, #0
 8008674:	bfbf      	itttt	lt
 8008676:	2301      	movlt	r3, #1
 8008678:	602b      	strlt	r3, [r5, #0]
 800867a:	9b01      	ldrlt	r3, [sp, #4]
 800867c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008680:	bfb2      	itee	lt
 8008682:	9301      	strlt	r3, [sp, #4]
 8008684:	2300      	movge	r3, #0
 8008686:	602b      	strge	r3, [r5, #0]
 8008688:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800868c:	4ba8      	ldr	r3, [pc, #672]	; (8008930 <_dtoa_r+0x308>)
 800868e:	ea33 0308 	bics.w	r3, r3, r8
 8008692:	d11b      	bne.n	80086cc <_dtoa_r+0xa4>
 8008694:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008696:	f242 730f 	movw	r3, #9999	; 0x270f
 800869a:	6013      	str	r3, [r2, #0]
 800869c:	9b00      	ldr	r3, [sp, #0]
 800869e:	b923      	cbnz	r3, 80086aa <_dtoa_r+0x82>
 80086a0:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80086a4:	2800      	cmp	r0, #0
 80086a6:	f000 8578 	beq.w	800919a <_dtoa_r+0xb72>
 80086aa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80086ac:	b953      	cbnz	r3, 80086c4 <_dtoa_r+0x9c>
 80086ae:	4ba1      	ldr	r3, [pc, #644]	; (8008934 <_dtoa_r+0x30c>)
 80086b0:	e021      	b.n	80086f6 <_dtoa_r+0xce>
 80086b2:	4ba1      	ldr	r3, [pc, #644]	; (8008938 <_dtoa_r+0x310>)
 80086b4:	9302      	str	r3, [sp, #8]
 80086b6:	3308      	adds	r3, #8
 80086b8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80086ba:	6013      	str	r3, [r2, #0]
 80086bc:	9802      	ldr	r0, [sp, #8]
 80086be:	b017      	add	sp, #92	; 0x5c
 80086c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086c4:	4b9b      	ldr	r3, [pc, #620]	; (8008934 <_dtoa_r+0x30c>)
 80086c6:	9302      	str	r3, [sp, #8]
 80086c8:	3303      	adds	r3, #3
 80086ca:	e7f5      	b.n	80086b8 <_dtoa_r+0x90>
 80086cc:	e9dd 6700 	ldrd	r6, r7, [sp]
 80086d0:	2200      	movs	r2, #0
 80086d2:	2300      	movs	r3, #0
 80086d4:	4630      	mov	r0, r6
 80086d6:	4639      	mov	r1, r7
 80086d8:	f7f8 f9f2 	bl	8000ac0 <__aeabi_dcmpeq>
 80086dc:	4681      	mov	r9, r0
 80086de:	b160      	cbz	r0, 80086fa <_dtoa_r+0xd2>
 80086e0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80086e2:	2301      	movs	r3, #1
 80086e4:	6013      	str	r3, [r2, #0]
 80086e6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	f000 8553 	beq.w	8009194 <_dtoa_r+0xb6c>
 80086ee:	4b93      	ldr	r3, [pc, #588]	; (800893c <_dtoa_r+0x314>)
 80086f0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80086f2:	6013      	str	r3, [r2, #0]
 80086f4:	3b01      	subs	r3, #1
 80086f6:	9302      	str	r3, [sp, #8]
 80086f8:	e7e0      	b.n	80086bc <_dtoa_r+0x94>
 80086fa:	aa14      	add	r2, sp, #80	; 0x50
 80086fc:	a915      	add	r1, sp, #84	; 0x54
 80086fe:	ec47 6b10 	vmov	d0, r6, r7
 8008702:	4620      	mov	r0, r4
 8008704:	f001 f9d5 	bl	8009ab2 <__d2b>
 8008708:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800870c:	4682      	mov	sl, r0
 800870e:	2d00      	cmp	r5, #0
 8008710:	d07e      	beq.n	8008810 <_dtoa_r+0x1e8>
 8008712:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008716:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800871a:	4630      	mov	r0, r6
 800871c:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8008720:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008724:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 8008728:	2200      	movs	r2, #0
 800872a:	4b85      	ldr	r3, [pc, #532]	; (8008940 <_dtoa_r+0x318>)
 800872c:	f7f7 fdac 	bl	8000288 <__aeabi_dsub>
 8008730:	a379      	add	r3, pc, #484	; (adr r3, 8008918 <_dtoa_r+0x2f0>)
 8008732:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008736:	f7f7 ff5b 	bl	80005f0 <__aeabi_dmul>
 800873a:	a379      	add	r3, pc, #484	; (adr r3, 8008920 <_dtoa_r+0x2f8>)
 800873c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008740:	f7f7 fda4 	bl	800028c <__adddf3>
 8008744:	4606      	mov	r6, r0
 8008746:	4628      	mov	r0, r5
 8008748:	460f      	mov	r7, r1
 800874a:	f7f7 feeb 	bl	8000524 <__aeabi_i2d>
 800874e:	a376      	add	r3, pc, #472	; (adr r3, 8008928 <_dtoa_r+0x300>)
 8008750:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008754:	f7f7 ff4c 	bl	80005f0 <__aeabi_dmul>
 8008758:	4602      	mov	r2, r0
 800875a:	460b      	mov	r3, r1
 800875c:	4630      	mov	r0, r6
 800875e:	4639      	mov	r1, r7
 8008760:	f7f7 fd94 	bl	800028c <__adddf3>
 8008764:	4606      	mov	r6, r0
 8008766:	460f      	mov	r7, r1
 8008768:	f7f8 f9f2 	bl	8000b50 <__aeabi_d2iz>
 800876c:	2200      	movs	r2, #0
 800876e:	4683      	mov	fp, r0
 8008770:	2300      	movs	r3, #0
 8008772:	4630      	mov	r0, r6
 8008774:	4639      	mov	r1, r7
 8008776:	f7f8 f9ad 	bl	8000ad4 <__aeabi_dcmplt>
 800877a:	b158      	cbz	r0, 8008794 <_dtoa_r+0x16c>
 800877c:	4658      	mov	r0, fp
 800877e:	f7f7 fed1 	bl	8000524 <__aeabi_i2d>
 8008782:	4602      	mov	r2, r0
 8008784:	460b      	mov	r3, r1
 8008786:	4630      	mov	r0, r6
 8008788:	4639      	mov	r1, r7
 800878a:	f7f8 f999 	bl	8000ac0 <__aeabi_dcmpeq>
 800878e:	b908      	cbnz	r0, 8008794 <_dtoa_r+0x16c>
 8008790:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008794:	f1bb 0f16 	cmp.w	fp, #22
 8008798:	d859      	bhi.n	800884e <_dtoa_r+0x226>
 800879a:	496a      	ldr	r1, [pc, #424]	; (8008944 <_dtoa_r+0x31c>)
 800879c:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 80087a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80087a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80087a8:	f7f8 f9b2 	bl	8000b10 <__aeabi_dcmpgt>
 80087ac:	2800      	cmp	r0, #0
 80087ae:	d050      	beq.n	8008852 <_dtoa_r+0x22a>
 80087b0:	f10b 3bff 	add.w	fp, fp, #4294967295
 80087b4:	2300      	movs	r3, #0
 80087b6:	930e      	str	r3, [sp, #56]	; 0x38
 80087b8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80087ba:	1b5d      	subs	r5, r3, r5
 80087bc:	1e6b      	subs	r3, r5, #1
 80087be:	9306      	str	r3, [sp, #24]
 80087c0:	bf45      	ittet	mi
 80087c2:	f1c5 0301 	rsbmi	r3, r5, #1
 80087c6:	9305      	strmi	r3, [sp, #20]
 80087c8:	2300      	movpl	r3, #0
 80087ca:	2300      	movmi	r3, #0
 80087cc:	bf4c      	ite	mi
 80087ce:	9306      	strmi	r3, [sp, #24]
 80087d0:	9305      	strpl	r3, [sp, #20]
 80087d2:	f1bb 0f00 	cmp.w	fp, #0
 80087d6:	db3e      	blt.n	8008856 <_dtoa_r+0x22e>
 80087d8:	9b06      	ldr	r3, [sp, #24]
 80087da:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80087de:	445b      	add	r3, fp
 80087e0:	9306      	str	r3, [sp, #24]
 80087e2:	2300      	movs	r3, #0
 80087e4:	9308      	str	r3, [sp, #32]
 80087e6:	9b07      	ldr	r3, [sp, #28]
 80087e8:	2b09      	cmp	r3, #9
 80087ea:	f200 80af 	bhi.w	800894c <_dtoa_r+0x324>
 80087ee:	2b05      	cmp	r3, #5
 80087f0:	bfc4      	itt	gt
 80087f2:	3b04      	subgt	r3, #4
 80087f4:	9307      	strgt	r3, [sp, #28]
 80087f6:	9b07      	ldr	r3, [sp, #28]
 80087f8:	f1a3 0302 	sub.w	r3, r3, #2
 80087fc:	bfcc      	ite	gt
 80087fe:	2600      	movgt	r6, #0
 8008800:	2601      	movle	r6, #1
 8008802:	2b03      	cmp	r3, #3
 8008804:	f200 80ae 	bhi.w	8008964 <_dtoa_r+0x33c>
 8008808:	e8df f003 	tbb	[pc, r3]
 800880c:	772f8482 	.word	0x772f8482
 8008810:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008812:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8008814:	441d      	add	r5, r3
 8008816:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800881a:	2b20      	cmp	r3, #32
 800881c:	dd11      	ble.n	8008842 <_dtoa_r+0x21a>
 800881e:	9a00      	ldr	r2, [sp, #0]
 8008820:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8008824:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8008828:	fa22 f000 	lsr.w	r0, r2, r0
 800882c:	fa08 f303 	lsl.w	r3, r8, r3
 8008830:	4318      	orrs	r0, r3
 8008832:	f7f7 fe67 	bl	8000504 <__aeabi_ui2d>
 8008836:	2301      	movs	r3, #1
 8008838:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800883c:	3d01      	subs	r5, #1
 800883e:	9312      	str	r3, [sp, #72]	; 0x48
 8008840:	e772      	b.n	8008728 <_dtoa_r+0x100>
 8008842:	f1c3 0020 	rsb	r0, r3, #32
 8008846:	9b00      	ldr	r3, [sp, #0]
 8008848:	fa03 f000 	lsl.w	r0, r3, r0
 800884c:	e7f1      	b.n	8008832 <_dtoa_r+0x20a>
 800884e:	2301      	movs	r3, #1
 8008850:	e7b1      	b.n	80087b6 <_dtoa_r+0x18e>
 8008852:	900e      	str	r0, [sp, #56]	; 0x38
 8008854:	e7b0      	b.n	80087b8 <_dtoa_r+0x190>
 8008856:	9b05      	ldr	r3, [sp, #20]
 8008858:	eba3 030b 	sub.w	r3, r3, fp
 800885c:	9305      	str	r3, [sp, #20]
 800885e:	f1cb 0300 	rsb	r3, fp, #0
 8008862:	9308      	str	r3, [sp, #32]
 8008864:	2300      	movs	r3, #0
 8008866:	930b      	str	r3, [sp, #44]	; 0x2c
 8008868:	e7bd      	b.n	80087e6 <_dtoa_r+0x1be>
 800886a:	2301      	movs	r3, #1
 800886c:	9309      	str	r3, [sp, #36]	; 0x24
 800886e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008870:	2b00      	cmp	r3, #0
 8008872:	dd7a      	ble.n	800896a <_dtoa_r+0x342>
 8008874:	9304      	str	r3, [sp, #16]
 8008876:	9303      	str	r3, [sp, #12]
 8008878:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800887a:	2200      	movs	r2, #0
 800887c:	606a      	str	r2, [r5, #4]
 800887e:	2104      	movs	r1, #4
 8008880:	f101 0214 	add.w	r2, r1, #20
 8008884:	429a      	cmp	r2, r3
 8008886:	d975      	bls.n	8008974 <_dtoa_r+0x34c>
 8008888:	6869      	ldr	r1, [r5, #4]
 800888a:	4620      	mov	r0, r4
 800888c:	f000 fe90 	bl	80095b0 <_Balloc>
 8008890:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008892:	6028      	str	r0, [r5, #0]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	9302      	str	r3, [sp, #8]
 8008898:	9b03      	ldr	r3, [sp, #12]
 800889a:	2b0e      	cmp	r3, #14
 800889c:	f200 80e5 	bhi.w	8008a6a <_dtoa_r+0x442>
 80088a0:	2e00      	cmp	r6, #0
 80088a2:	f000 80e2 	beq.w	8008a6a <_dtoa_r+0x442>
 80088a6:	ed9d 7b00 	vldr	d7, [sp]
 80088aa:	f1bb 0f00 	cmp.w	fp, #0
 80088ae:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 80088b2:	dd74      	ble.n	800899e <_dtoa_r+0x376>
 80088b4:	4a23      	ldr	r2, [pc, #140]	; (8008944 <_dtoa_r+0x31c>)
 80088b6:	f00b 030f 	and.w	r3, fp, #15
 80088ba:	ea4f 162b 	mov.w	r6, fp, asr #4
 80088be:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80088c2:	06f0      	lsls	r0, r6, #27
 80088c4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80088c8:	d559      	bpl.n	800897e <_dtoa_r+0x356>
 80088ca:	4b1f      	ldr	r3, [pc, #124]	; (8008948 <_dtoa_r+0x320>)
 80088cc:	ec51 0b17 	vmov	r0, r1, d7
 80088d0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80088d4:	f7f7 ffb6 	bl	8000844 <__aeabi_ddiv>
 80088d8:	e9cd 0100 	strd	r0, r1, [sp]
 80088dc:	f006 060f 	and.w	r6, r6, #15
 80088e0:	2503      	movs	r5, #3
 80088e2:	4f19      	ldr	r7, [pc, #100]	; (8008948 <_dtoa_r+0x320>)
 80088e4:	2e00      	cmp	r6, #0
 80088e6:	d14c      	bne.n	8008982 <_dtoa_r+0x35a>
 80088e8:	4642      	mov	r2, r8
 80088ea:	464b      	mov	r3, r9
 80088ec:	e9dd 0100 	ldrd	r0, r1, [sp]
 80088f0:	f7f7 ffa8 	bl	8000844 <__aeabi_ddiv>
 80088f4:	e9cd 0100 	strd	r0, r1, [sp]
 80088f8:	e06a      	b.n	80089d0 <_dtoa_r+0x3a8>
 80088fa:	2301      	movs	r3, #1
 80088fc:	9309      	str	r3, [sp, #36]	; 0x24
 80088fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008900:	445b      	add	r3, fp
 8008902:	9304      	str	r3, [sp, #16]
 8008904:	3301      	adds	r3, #1
 8008906:	2b01      	cmp	r3, #1
 8008908:	9303      	str	r3, [sp, #12]
 800890a:	bfb8      	it	lt
 800890c:	2301      	movlt	r3, #1
 800890e:	e7b3      	b.n	8008878 <_dtoa_r+0x250>
 8008910:	2300      	movs	r3, #0
 8008912:	e7ab      	b.n	800886c <_dtoa_r+0x244>
 8008914:	2300      	movs	r3, #0
 8008916:	e7f1      	b.n	80088fc <_dtoa_r+0x2d4>
 8008918:	636f4361 	.word	0x636f4361
 800891c:	3fd287a7 	.word	0x3fd287a7
 8008920:	8b60c8b3 	.word	0x8b60c8b3
 8008924:	3fc68a28 	.word	0x3fc68a28
 8008928:	509f79fb 	.word	0x509f79fb
 800892c:	3fd34413 	.word	0x3fd34413
 8008930:	7ff00000 	.word	0x7ff00000
 8008934:	0800a52a 	.word	0x0800a52a
 8008938:	0800a521 	.word	0x0800a521
 800893c:	0800a397 	.word	0x0800a397
 8008940:	3ff80000 	.word	0x3ff80000
 8008944:	0800a5c0 	.word	0x0800a5c0
 8008948:	0800a598 	.word	0x0800a598
 800894c:	2601      	movs	r6, #1
 800894e:	2300      	movs	r3, #0
 8008950:	9307      	str	r3, [sp, #28]
 8008952:	9609      	str	r6, [sp, #36]	; 0x24
 8008954:	f04f 33ff 	mov.w	r3, #4294967295
 8008958:	9304      	str	r3, [sp, #16]
 800895a:	9303      	str	r3, [sp, #12]
 800895c:	2200      	movs	r2, #0
 800895e:	2312      	movs	r3, #18
 8008960:	920a      	str	r2, [sp, #40]	; 0x28
 8008962:	e789      	b.n	8008878 <_dtoa_r+0x250>
 8008964:	2301      	movs	r3, #1
 8008966:	9309      	str	r3, [sp, #36]	; 0x24
 8008968:	e7f4      	b.n	8008954 <_dtoa_r+0x32c>
 800896a:	2301      	movs	r3, #1
 800896c:	9304      	str	r3, [sp, #16]
 800896e:	9303      	str	r3, [sp, #12]
 8008970:	461a      	mov	r2, r3
 8008972:	e7f5      	b.n	8008960 <_dtoa_r+0x338>
 8008974:	686a      	ldr	r2, [r5, #4]
 8008976:	3201      	adds	r2, #1
 8008978:	606a      	str	r2, [r5, #4]
 800897a:	0049      	lsls	r1, r1, #1
 800897c:	e780      	b.n	8008880 <_dtoa_r+0x258>
 800897e:	2502      	movs	r5, #2
 8008980:	e7af      	b.n	80088e2 <_dtoa_r+0x2ba>
 8008982:	07f1      	lsls	r1, r6, #31
 8008984:	d508      	bpl.n	8008998 <_dtoa_r+0x370>
 8008986:	4640      	mov	r0, r8
 8008988:	4649      	mov	r1, r9
 800898a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800898e:	f7f7 fe2f 	bl	80005f0 <__aeabi_dmul>
 8008992:	3501      	adds	r5, #1
 8008994:	4680      	mov	r8, r0
 8008996:	4689      	mov	r9, r1
 8008998:	1076      	asrs	r6, r6, #1
 800899a:	3708      	adds	r7, #8
 800899c:	e7a2      	b.n	80088e4 <_dtoa_r+0x2bc>
 800899e:	f000 809d 	beq.w	8008adc <_dtoa_r+0x4b4>
 80089a2:	f1cb 0600 	rsb	r6, fp, #0
 80089a6:	4b9f      	ldr	r3, [pc, #636]	; (8008c24 <_dtoa_r+0x5fc>)
 80089a8:	4f9f      	ldr	r7, [pc, #636]	; (8008c28 <_dtoa_r+0x600>)
 80089aa:	f006 020f 	and.w	r2, r6, #15
 80089ae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80089b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089b6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80089ba:	f7f7 fe19 	bl	80005f0 <__aeabi_dmul>
 80089be:	e9cd 0100 	strd	r0, r1, [sp]
 80089c2:	1136      	asrs	r6, r6, #4
 80089c4:	2300      	movs	r3, #0
 80089c6:	2502      	movs	r5, #2
 80089c8:	2e00      	cmp	r6, #0
 80089ca:	d17c      	bne.n	8008ac6 <_dtoa_r+0x49e>
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d191      	bne.n	80088f4 <_dtoa_r+0x2cc>
 80089d0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	f000 8084 	beq.w	8008ae0 <_dtoa_r+0x4b8>
 80089d8:	e9dd 8900 	ldrd	r8, r9, [sp]
 80089dc:	2200      	movs	r2, #0
 80089de:	4b93      	ldr	r3, [pc, #588]	; (8008c2c <_dtoa_r+0x604>)
 80089e0:	4640      	mov	r0, r8
 80089e2:	4649      	mov	r1, r9
 80089e4:	f7f8 f876 	bl	8000ad4 <__aeabi_dcmplt>
 80089e8:	2800      	cmp	r0, #0
 80089ea:	d079      	beq.n	8008ae0 <_dtoa_r+0x4b8>
 80089ec:	9b03      	ldr	r3, [sp, #12]
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d076      	beq.n	8008ae0 <_dtoa_r+0x4b8>
 80089f2:	9b04      	ldr	r3, [sp, #16]
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	dd34      	ble.n	8008a62 <_dtoa_r+0x43a>
 80089f8:	2200      	movs	r2, #0
 80089fa:	4b8d      	ldr	r3, [pc, #564]	; (8008c30 <_dtoa_r+0x608>)
 80089fc:	4640      	mov	r0, r8
 80089fe:	4649      	mov	r1, r9
 8008a00:	f7f7 fdf6 	bl	80005f0 <__aeabi_dmul>
 8008a04:	e9cd 0100 	strd	r0, r1, [sp]
 8008a08:	9e04      	ldr	r6, [sp, #16]
 8008a0a:	f10b 37ff 	add.w	r7, fp, #4294967295
 8008a0e:	3501      	adds	r5, #1
 8008a10:	4628      	mov	r0, r5
 8008a12:	f7f7 fd87 	bl	8000524 <__aeabi_i2d>
 8008a16:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008a1a:	f7f7 fde9 	bl	80005f0 <__aeabi_dmul>
 8008a1e:	2200      	movs	r2, #0
 8008a20:	4b84      	ldr	r3, [pc, #528]	; (8008c34 <_dtoa_r+0x60c>)
 8008a22:	f7f7 fc33 	bl	800028c <__adddf3>
 8008a26:	4680      	mov	r8, r0
 8008a28:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 8008a2c:	2e00      	cmp	r6, #0
 8008a2e:	d15a      	bne.n	8008ae6 <_dtoa_r+0x4be>
 8008a30:	2200      	movs	r2, #0
 8008a32:	4b81      	ldr	r3, [pc, #516]	; (8008c38 <_dtoa_r+0x610>)
 8008a34:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008a38:	f7f7 fc26 	bl	8000288 <__aeabi_dsub>
 8008a3c:	4642      	mov	r2, r8
 8008a3e:	464b      	mov	r3, r9
 8008a40:	e9cd 0100 	strd	r0, r1, [sp]
 8008a44:	f7f8 f864 	bl	8000b10 <__aeabi_dcmpgt>
 8008a48:	2800      	cmp	r0, #0
 8008a4a:	f040 829b 	bne.w	8008f84 <_dtoa_r+0x95c>
 8008a4e:	4642      	mov	r2, r8
 8008a50:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8008a54:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008a58:	f7f8 f83c 	bl	8000ad4 <__aeabi_dcmplt>
 8008a5c:	2800      	cmp	r0, #0
 8008a5e:	f040 828f 	bne.w	8008f80 <_dtoa_r+0x958>
 8008a62:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008a66:	e9cd 2300 	strd	r2, r3, [sp]
 8008a6a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	f2c0 8150 	blt.w	8008d12 <_dtoa_r+0x6ea>
 8008a72:	f1bb 0f0e 	cmp.w	fp, #14
 8008a76:	f300 814c 	bgt.w	8008d12 <_dtoa_r+0x6ea>
 8008a7a:	4b6a      	ldr	r3, [pc, #424]	; (8008c24 <_dtoa_r+0x5fc>)
 8008a7c:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008a80:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008a84:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	f280 80da 	bge.w	8008c40 <_dtoa_r+0x618>
 8008a8c:	9b03      	ldr	r3, [sp, #12]
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	f300 80d6 	bgt.w	8008c40 <_dtoa_r+0x618>
 8008a94:	f040 8273 	bne.w	8008f7e <_dtoa_r+0x956>
 8008a98:	2200      	movs	r2, #0
 8008a9a:	4b67      	ldr	r3, [pc, #412]	; (8008c38 <_dtoa_r+0x610>)
 8008a9c:	4640      	mov	r0, r8
 8008a9e:	4649      	mov	r1, r9
 8008aa0:	f7f7 fda6 	bl	80005f0 <__aeabi_dmul>
 8008aa4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008aa8:	f7f8 f828 	bl	8000afc <__aeabi_dcmpge>
 8008aac:	9e03      	ldr	r6, [sp, #12]
 8008aae:	4637      	mov	r7, r6
 8008ab0:	2800      	cmp	r0, #0
 8008ab2:	f040 824a 	bne.w	8008f4a <_dtoa_r+0x922>
 8008ab6:	9b02      	ldr	r3, [sp, #8]
 8008ab8:	9a02      	ldr	r2, [sp, #8]
 8008aba:	1c5d      	adds	r5, r3, #1
 8008abc:	2331      	movs	r3, #49	; 0x31
 8008abe:	7013      	strb	r3, [r2, #0]
 8008ac0:	f10b 0b01 	add.w	fp, fp, #1
 8008ac4:	e245      	b.n	8008f52 <_dtoa_r+0x92a>
 8008ac6:	07f2      	lsls	r2, r6, #31
 8008ac8:	d505      	bpl.n	8008ad6 <_dtoa_r+0x4ae>
 8008aca:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008ace:	f7f7 fd8f 	bl	80005f0 <__aeabi_dmul>
 8008ad2:	3501      	adds	r5, #1
 8008ad4:	2301      	movs	r3, #1
 8008ad6:	1076      	asrs	r6, r6, #1
 8008ad8:	3708      	adds	r7, #8
 8008ada:	e775      	b.n	80089c8 <_dtoa_r+0x3a0>
 8008adc:	2502      	movs	r5, #2
 8008ade:	e777      	b.n	80089d0 <_dtoa_r+0x3a8>
 8008ae0:	465f      	mov	r7, fp
 8008ae2:	9e03      	ldr	r6, [sp, #12]
 8008ae4:	e794      	b.n	8008a10 <_dtoa_r+0x3e8>
 8008ae6:	9a02      	ldr	r2, [sp, #8]
 8008ae8:	4b4e      	ldr	r3, [pc, #312]	; (8008c24 <_dtoa_r+0x5fc>)
 8008aea:	4432      	add	r2, r6
 8008aec:	9213      	str	r2, [sp, #76]	; 0x4c
 8008aee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008af0:	1e71      	subs	r1, r6, #1
 8008af2:	2a00      	cmp	r2, #0
 8008af4:	d048      	beq.n	8008b88 <_dtoa_r+0x560>
 8008af6:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8008afa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008afe:	2000      	movs	r0, #0
 8008b00:	494e      	ldr	r1, [pc, #312]	; (8008c3c <_dtoa_r+0x614>)
 8008b02:	f7f7 fe9f 	bl	8000844 <__aeabi_ddiv>
 8008b06:	4642      	mov	r2, r8
 8008b08:	464b      	mov	r3, r9
 8008b0a:	f7f7 fbbd 	bl	8000288 <__aeabi_dsub>
 8008b0e:	9d02      	ldr	r5, [sp, #8]
 8008b10:	4680      	mov	r8, r0
 8008b12:	4689      	mov	r9, r1
 8008b14:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008b18:	f7f8 f81a 	bl	8000b50 <__aeabi_d2iz>
 8008b1c:	4606      	mov	r6, r0
 8008b1e:	f7f7 fd01 	bl	8000524 <__aeabi_i2d>
 8008b22:	4602      	mov	r2, r0
 8008b24:	460b      	mov	r3, r1
 8008b26:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008b2a:	f7f7 fbad 	bl	8000288 <__aeabi_dsub>
 8008b2e:	3630      	adds	r6, #48	; 0x30
 8008b30:	f805 6b01 	strb.w	r6, [r5], #1
 8008b34:	4642      	mov	r2, r8
 8008b36:	464b      	mov	r3, r9
 8008b38:	e9cd 0100 	strd	r0, r1, [sp]
 8008b3c:	f7f7 ffca 	bl	8000ad4 <__aeabi_dcmplt>
 8008b40:	2800      	cmp	r0, #0
 8008b42:	d165      	bne.n	8008c10 <_dtoa_r+0x5e8>
 8008b44:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008b48:	2000      	movs	r0, #0
 8008b4a:	4938      	ldr	r1, [pc, #224]	; (8008c2c <_dtoa_r+0x604>)
 8008b4c:	f7f7 fb9c 	bl	8000288 <__aeabi_dsub>
 8008b50:	4642      	mov	r2, r8
 8008b52:	464b      	mov	r3, r9
 8008b54:	f7f7 ffbe 	bl	8000ad4 <__aeabi_dcmplt>
 8008b58:	2800      	cmp	r0, #0
 8008b5a:	f040 80ba 	bne.w	8008cd2 <_dtoa_r+0x6aa>
 8008b5e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008b60:	429d      	cmp	r5, r3
 8008b62:	f43f af7e 	beq.w	8008a62 <_dtoa_r+0x43a>
 8008b66:	2200      	movs	r2, #0
 8008b68:	4b31      	ldr	r3, [pc, #196]	; (8008c30 <_dtoa_r+0x608>)
 8008b6a:	4640      	mov	r0, r8
 8008b6c:	4649      	mov	r1, r9
 8008b6e:	f7f7 fd3f 	bl	80005f0 <__aeabi_dmul>
 8008b72:	2200      	movs	r2, #0
 8008b74:	4680      	mov	r8, r0
 8008b76:	4689      	mov	r9, r1
 8008b78:	4b2d      	ldr	r3, [pc, #180]	; (8008c30 <_dtoa_r+0x608>)
 8008b7a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008b7e:	f7f7 fd37 	bl	80005f0 <__aeabi_dmul>
 8008b82:	e9cd 0100 	strd	r0, r1, [sp]
 8008b86:	e7c5      	b.n	8008b14 <_dtoa_r+0x4ec>
 8008b88:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8008b8c:	4642      	mov	r2, r8
 8008b8e:	464b      	mov	r3, r9
 8008b90:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008b94:	f7f7 fd2c 	bl	80005f0 <__aeabi_dmul>
 8008b98:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008b9c:	9d02      	ldr	r5, [sp, #8]
 8008b9e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008ba2:	f7f7 ffd5 	bl	8000b50 <__aeabi_d2iz>
 8008ba6:	4606      	mov	r6, r0
 8008ba8:	f7f7 fcbc 	bl	8000524 <__aeabi_i2d>
 8008bac:	3630      	adds	r6, #48	; 0x30
 8008bae:	4602      	mov	r2, r0
 8008bb0:	460b      	mov	r3, r1
 8008bb2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008bb6:	f7f7 fb67 	bl	8000288 <__aeabi_dsub>
 8008bba:	f805 6b01 	strb.w	r6, [r5], #1
 8008bbe:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008bc0:	42ab      	cmp	r3, r5
 8008bc2:	4680      	mov	r8, r0
 8008bc4:	4689      	mov	r9, r1
 8008bc6:	f04f 0200 	mov.w	r2, #0
 8008bca:	d125      	bne.n	8008c18 <_dtoa_r+0x5f0>
 8008bcc:	4b1b      	ldr	r3, [pc, #108]	; (8008c3c <_dtoa_r+0x614>)
 8008bce:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008bd2:	f7f7 fb5b 	bl	800028c <__adddf3>
 8008bd6:	4602      	mov	r2, r0
 8008bd8:	460b      	mov	r3, r1
 8008bda:	4640      	mov	r0, r8
 8008bdc:	4649      	mov	r1, r9
 8008bde:	f7f7 ff97 	bl	8000b10 <__aeabi_dcmpgt>
 8008be2:	2800      	cmp	r0, #0
 8008be4:	d175      	bne.n	8008cd2 <_dtoa_r+0x6aa>
 8008be6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008bea:	2000      	movs	r0, #0
 8008bec:	4913      	ldr	r1, [pc, #76]	; (8008c3c <_dtoa_r+0x614>)
 8008bee:	f7f7 fb4b 	bl	8000288 <__aeabi_dsub>
 8008bf2:	4602      	mov	r2, r0
 8008bf4:	460b      	mov	r3, r1
 8008bf6:	4640      	mov	r0, r8
 8008bf8:	4649      	mov	r1, r9
 8008bfa:	f7f7 ff6b 	bl	8000ad4 <__aeabi_dcmplt>
 8008bfe:	2800      	cmp	r0, #0
 8008c00:	f43f af2f 	beq.w	8008a62 <_dtoa_r+0x43a>
 8008c04:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008c08:	2b30      	cmp	r3, #48	; 0x30
 8008c0a:	f105 32ff 	add.w	r2, r5, #4294967295
 8008c0e:	d001      	beq.n	8008c14 <_dtoa_r+0x5ec>
 8008c10:	46bb      	mov	fp, r7
 8008c12:	e04d      	b.n	8008cb0 <_dtoa_r+0x688>
 8008c14:	4615      	mov	r5, r2
 8008c16:	e7f5      	b.n	8008c04 <_dtoa_r+0x5dc>
 8008c18:	4b05      	ldr	r3, [pc, #20]	; (8008c30 <_dtoa_r+0x608>)
 8008c1a:	f7f7 fce9 	bl	80005f0 <__aeabi_dmul>
 8008c1e:	e9cd 0100 	strd	r0, r1, [sp]
 8008c22:	e7bc      	b.n	8008b9e <_dtoa_r+0x576>
 8008c24:	0800a5c0 	.word	0x0800a5c0
 8008c28:	0800a598 	.word	0x0800a598
 8008c2c:	3ff00000 	.word	0x3ff00000
 8008c30:	40240000 	.word	0x40240000
 8008c34:	401c0000 	.word	0x401c0000
 8008c38:	40140000 	.word	0x40140000
 8008c3c:	3fe00000 	.word	0x3fe00000
 8008c40:	e9dd 6700 	ldrd	r6, r7, [sp]
 8008c44:	9d02      	ldr	r5, [sp, #8]
 8008c46:	4642      	mov	r2, r8
 8008c48:	464b      	mov	r3, r9
 8008c4a:	4630      	mov	r0, r6
 8008c4c:	4639      	mov	r1, r7
 8008c4e:	f7f7 fdf9 	bl	8000844 <__aeabi_ddiv>
 8008c52:	f7f7 ff7d 	bl	8000b50 <__aeabi_d2iz>
 8008c56:	9000      	str	r0, [sp, #0]
 8008c58:	f7f7 fc64 	bl	8000524 <__aeabi_i2d>
 8008c5c:	4642      	mov	r2, r8
 8008c5e:	464b      	mov	r3, r9
 8008c60:	f7f7 fcc6 	bl	80005f0 <__aeabi_dmul>
 8008c64:	4602      	mov	r2, r0
 8008c66:	460b      	mov	r3, r1
 8008c68:	4630      	mov	r0, r6
 8008c6a:	4639      	mov	r1, r7
 8008c6c:	f7f7 fb0c 	bl	8000288 <__aeabi_dsub>
 8008c70:	9e00      	ldr	r6, [sp, #0]
 8008c72:	9f03      	ldr	r7, [sp, #12]
 8008c74:	3630      	adds	r6, #48	; 0x30
 8008c76:	f805 6b01 	strb.w	r6, [r5], #1
 8008c7a:	9e02      	ldr	r6, [sp, #8]
 8008c7c:	1bae      	subs	r6, r5, r6
 8008c7e:	42b7      	cmp	r7, r6
 8008c80:	4602      	mov	r2, r0
 8008c82:	460b      	mov	r3, r1
 8008c84:	d138      	bne.n	8008cf8 <_dtoa_r+0x6d0>
 8008c86:	f7f7 fb01 	bl	800028c <__adddf3>
 8008c8a:	4606      	mov	r6, r0
 8008c8c:	460f      	mov	r7, r1
 8008c8e:	4602      	mov	r2, r0
 8008c90:	460b      	mov	r3, r1
 8008c92:	4640      	mov	r0, r8
 8008c94:	4649      	mov	r1, r9
 8008c96:	f7f7 ff1d 	bl	8000ad4 <__aeabi_dcmplt>
 8008c9a:	b9c8      	cbnz	r0, 8008cd0 <_dtoa_r+0x6a8>
 8008c9c:	4632      	mov	r2, r6
 8008c9e:	463b      	mov	r3, r7
 8008ca0:	4640      	mov	r0, r8
 8008ca2:	4649      	mov	r1, r9
 8008ca4:	f7f7 ff0c 	bl	8000ac0 <__aeabi_dcmpeq>
 8008ca8:	b110      	cbz	r0, 8008cb0 <_dtoa_r+0x688>
 8008caa:	9b00      	ldr	r3, [sp, #0]
 8008cac:	07db      	lsls	r3, r3, #31
 8008cae:	d40f      	bmi.n	8008cd0 <_dtoa_r+0x6a8>
 8008cb0:	4651      	mov	r1, sl
 8008cb2:	4620      	mov	r0, r4
 8008cb4:	f000 fcb0 	bl	8009618 <_Bfree>
 8008cb8:	2300      	movs	r3, #0
 8008cba:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008cbc:	702b      	strb	r3, [r5, #0]
 8008cbe:	f10b 0301 	add.w	r3, fp, #1
 8008cc2:	6013      	str	r3, [r2, #0]
 8008cc4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	f43f acf8 	beq.w	80086bc <_dtoa_r+0x94>
 8008ccc:	601d      	str	r5, [r3, #0]
 8008cce:	e4f5      	b.n	80086bc <_dtoa_r+0x94>
 8008cd0:	465f      	mov	r7, fp
 8008cd2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008cd6:	2a39      	cmp	r2, #57	; 0x39
 8008cd8:	f105 33ff 	add.w	r3, r5, #4294967295
 8008cdc:	d106      	bne.n	8008cec <_dtoa_r+0x6c4>
 8008cde:	9a02      	ldr	r2, [sp, #8]
 8008ce0:	429a      	cmp	r2, r3
 8008ce2:	d107      	bne.n	8008cf4 <_dtoa_r+0x6cc>
 8008ce4:	2330      	movs	r3, #48	; 0x30
 8008ce6:	7013      	strb	r3, [r2, #0]
 8008ce8:	3701      	adds	r7, #1
 8008cea:	4613      	mov	r3, r2
 8008cec:	781a      	ldrb	r2, [r3, #0]
 8008cee:	3201      	adds	r2, #1
 8008cf0:	701a      	strb	r2, [r3, #0]
 8008cf2:	e78d      	b.n	8008c10 <_dtoa_r+0x5e8>
 8008cf4:	461d      	mov	r5, r3
 8008cf6:	e7ec      	b.n	8008cd2 <_dtoa_r+0x6aa>
 8008cf8:	2200      	movs	r2, #0
 8008cfa:	4ba4      	ldr	r3, [pc, #656]	; (8008f8c <_dtoa_r+0x964>)
 8008cfc:	f7f7 fc78 	bl	80005f0 <__aeabi_dmul>
 8008d00:	2200      	movs	r2, #0
 8008d02:	2300      	movs	r3, #0
 8008d04:	4606      	mov	r6, r0
 8008d06:	460f      	mov	r7, r1
 8008d08:	f7f7 feda 	bl	8000ac0 <__aeabi_dcmpeq>
 8008d0c:	2800      	cmp	r0, #0
 8008d0e:	d09a      	beq.n	8008c46 <_dtoa_r+0x61e>
 8008d10:	e7ce      	b.n	8008cb0 <_dtoa_r+0x688>
 8008d12:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008d14:	2a00      	cmp	r2, #0
 8008d16:	f000 80cd 	beq.w	8008eb4 <_dtoa_r+0x88c>
 8008d1a:	9a07      	ldr	r2, [sp, #28]
 8008d1c:	2a01      	cmp	r2, #1
 8008d1e:	f300 80af 	bgt.w	8008e80 <_dtoa_r+0x858>
 8008d22:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008d24:	2a00      	cmp	r2, #0
 8008d26:	f000 80a7 	beq.w	8008e78 <_dtoa_r+0x850>
 8008d2a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008d2e:	9e08      	ldr	r6, [sp, #32]
 8008d30:	9d05      	ldr	r5, [sp, #20]
 8008d32:	9a05      	ldr	r2, [sp, #20]
 8008d34:	441a      	add	r2, r3
 8008d36:	9205      	str	r2, [sp, #20]
 8008d38:	9a06      	ldr	r2, [sp, #24]
 8008d3a:	2101      	movs	r1, #1
 8008d3c:	441a      	add	r2, r3
 8008d3e:	4620      	mov	r0, r4
 8008d40:	9206      	str	r2, [sp, #24]
 8008d42:	f000 fd09 	bl	8009758 <__i2b>
 8008d46:	4607      	mov	r7, r0
 8008d48:	2d00      	cmp	r5, #0
 8008d4a:	dd0c      	ble.n	8008d66 <_dtoa_r+0x73e>
 8008d4c:	9b06      	ldr	r3, [sp, #24]
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	dd09      	ble.n	8008d66 <_dtoa_r+0x73e>
 8008d52:	42ab      	cmp	r3, r5
 8008d54:	9a05      	ldr	r2, [sp, #20]
 8008d56:	bfa8      	it	ge
 8008d58:	462b      	movge	r3, r5
 8008d5a:	1ad2      	subs	r2, r2, r3
 8008d5c:	9205      	str	r2, [sp, #20]
 8008d5e:	9a06      	ldr	r2, [sp, #24]
 8008d60:	1aed      	subs	r5, r5, r3
 8008d62:	1ad3      	subs	r3, r2, r3
 8008d64:	9306      	str	r3, [sp, #24]
 8008d66:	9b08      	ldr	r3, [sp, #32]
 8008d68:	b1f3      	cbz	r3, 8008da8 <_dtoa_r+0x780>
 8008d6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	f000 80a5 	beq.w	8008ebc <_dtoa_r+0x894>
 8008d72:	2e00      	cmp	r6, #0
 8008d74:	dd10      	ble.n	8008d98 <_dtoa_r+0x770>
 8008d76:	4639      	mov	r1, r7
 8008d78:	4632      	mov	r2, r6
 8008d7a:	4620      	mov	r0, r4
 8008d7c:	f000 fd82 	bl	8009884 <__pow5mult>
 8008d80:	4652      	mov	r2, sl
 8008d82:	4601      	mov	r1, r0
 8008d84:	4607      	mov	r7, r0
 8008d86:	4620      	mov	r0, r4
 8008d88:	f000 fcef 	bl	800976a <__multiply>
 8008d8c:	4651      	mov	r1, sl
 8008d8e:	4680      	mov	r8, r0
 8008d90:	4620      	mov	r0, r4
 8008d92:	f000 fc41 	bl	8009618 <_Bfree>
 8008d96:	46c2      	mov	sl, r8
 8008d98:	9b08      	ldr	r3, [sp, #32]
 8008d9a:	1b9a      	subs	r2, r3, r6
 8008d9c:	d004      	beq.n	8008da8 <_dtoa_r+0x780>
 8008d9e:	4651      	mov	r1, sl
 8008da0:	4620      	mov	r0, r4
 8008da2:	f000 fd6f 	bl	8009884 <__pow5mult>
 8008da6:	4682      	mov	sl, r0
 8008da8:	2101      	movs	r1, #1
 8008daa:	4620      	mov	r0, r4
 8008dac:	f000 fcd4 	bl	8009758 <__i2b>
 8008db0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	4606      	mov	r6, r0
 8008db6:	f340 8083 	ble.w	8008ec0 <_dtoa_r+0x898>
 8008dba:	461a      	mov	r2, r3
 8008dbc:	4601      	mov	r1, r0
 8008dbe:	4620      	mov	r0, r4
 8008dc0:	f000 fd60 	bl	8009884 <__pow5mult>
 8008dc4:	9b07      	ldr	r3, [sp, #28]
 8008dc6:	2b01      	cmp	r3, #1
 8008dc8:	4606      	mov	r6, r0
 8008dca:	dd7c      	ble.n	8008ec6 <_dtoa_r+0x89e>
 8008dcc:	f04f 0800 	mov.w	r8, #0
 8008dd0:	6933      	ldr	r3, [r6, #16]
 8008dd2:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008dd6:	6918      	ldr	r0, [r3, #16]
 8008dd8:	f000 fc70 	bl	80096bc <__hi0bits>
 8008ddc:	f1c0 0020 	rsb	r0, r0, #32
 8008de0:	9b06      	ldr	r3, [sp, #24]
 8008de2:	4418      	add	r0, r3
 8008de4:	f010 001f 	ands.w	r0, r0, #31
 8008de8:	f000 8096 	beq.w	8008f18 <_dtoa_r+0x8f0>
 8008dec:	f1c0 0320 	rsb	r3, r0, #32
 8008df0:	2b04      	cmp	r3, #4
 8008df2:	f340 8087 	ble.w	8008f04 <_dtoa_r+0x8dc>
 8008df6:	9b05      	ldr	r3, [sp, #20]
 8008df8:	f1c0 001c 	rsb	r0, r0, #28
 8008dfc:	4403      	add	r3, r0
 8008dfe:	9305      	str	r3, [sp, #20]
 8008e00:	9b06      	ldr	r3, [sp, #24]
 8008e02:	4405      	add	r5, r0
 8008e04:	4403      	add	r3, r0
 8008e06:	9306      	str	r3, [sp, #24]
 8008e08:	9b05      	ldr	r3, [sp, #20]
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	dd05      	ble.n	8008e1a <_dtoa_r+0x7f2>
 8008e0e:	4651      	mov	r1, sl
 8008e10:	461a      	mov	r2, r3
 8008e12:	4620      	mov	r0, r4
 8008e14:	f000 fd84 	bl	8009920 <__lshift>
 8008e18:	4682      	mov	sl, r0
 8008e1a:	9b06      	ldr	r3, [sp, #24]
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	dd05      	ble.n	8008e2c <_dtoa_r+0x804>
 8008e20:	4631      	mov	r1, r6
 8008e22:	461a      	mov	r2, r3
 8008e24:	4620      	mov	r0, r4
 8008e26:	f000 fd7b 	bl	8009920 <__lshift>
 8008e2a:	4606      	mov	r6, r0
 8008e2c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d074      	beq.n	8008f1c <_dtoa_r+0x8f4>
 8008e32:	4631      	mov	r1, r6
 8008e34:	4650      	mov	r0, sl
 8008e36:	f000 fdc4 	bl	80099c2 <__mcmp>
 8008e3a:	2800      	cmp	r0, #0
 8008e3c:	da6e      	bge.n	8008f1c <_dtoa_r+0x8f4>
 8008e3e:	2300      	movs	r3, #0
 8008e40:	4651      	mov	r1, sl
 8008e42:	220a      	movs	r2, #10
 8008e44:	4620      	mov	r0, r4
 8008e46:	f000 fbfe 	bl	8009646 <__multadd>
 8008e4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e4c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008e50:	4682      	mov	sl, r0
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	f000 81a8 	beq.w	80091a8 <_dtoa_r+0xb80>
 8008e58:	2300      	movs	r3, #0
 8008e5a:	4639      	mov	r1, r7
 8008e5c:	220a      	movs	r2, #10
 8008e5e:	4620      	mov	r0, r4
 8008e60:	f000 fbf1 	bl	8009646 <__multadd>
 8008e64:	9b04      	ldr	r3, [sp, #16]
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	4607      	mov	r7, r0
 8008e6a:	f300 80c8 	bgt.w	8008ffe <_dtoa_r+0x9d6>
 8008e6e:	9b07      	ldr	r3, [sp, #28]
 8008e70:	2b02      	cmp	r3, #2
 8008e72:	f340 80c4 	ble.w	8008ffe <_dtoa_r+0x9d6>
 8008e76:	e059      	b.n	8008f2c <_dtoa_r+0x904>
 8008e78:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008e7a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008e7e:	e756      	b.n	8008d2e <_dtoa_r+0x706>
 8008e80:	9b03      	ldr	r3, [sp, #12]
 8008e82:	1e5e      	subs	r6, r3, #1
 8008e84:	9b08      	ldr	r3, [sp, #32]
 8008e86:	42b3      	cmp	r3, r6
 8008e88:	bfbf      	itttt	lt
 8008e8a:	9b08      	ldrlt	r3, [sp, #32]
 8008e8c:	9608      	strlt	r6, [sp, #32]
 8008e8e:	1af2      	sublt	r2, r6, r3
 8008e90:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 8008e92:	bfb6      	itet	lt
 8008e94:	189b      	addlt	r3, r3, r2
 8008e96:	1b9e      	subge	r6, r3, r6
 8008e98:	930b      	strlt	r3, [sp, #44]	; 0x2c
 8008e9a:	9b03      	ldr	r3, [sp, #12]
 8008e9c:	bfb8      	it	lt
 8008e9e:	2600      	movlt	r6, #0
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	bfb9      	ittee	lt
 8008ea4:	9b05      	ldrlt	r3, [sp, #20]
 8008ea6:	9a03      	ldrlt	r2, [sp, #12]
 8008ea8:	9d05      	ldrge	r5, [sp, #20]
 8008eaa:	9b03      	ldrge	r3, [sp, #12]
 8008eac:	bfbc      	itt	lt
 8008eae:	1a9d      	sublt	r5, r3, r2
 8008eb0:	2300      	movlt	r3, #0
 8008eb2:	e73e      	b.n	8008d32 <_dtoa_r+0x70a>
 8008eb4:	9e08      	ldr	r6, [sp, #32]
 8008eb6:	9d05      	ldr	r5, [sp, #20]
 8008eb8:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8008eba:	e745      	b.n	8008d48 <_dtoa_r+0x720>
 8008ebc:	9a08      	ldr	r2, [sp, #32]
 8008ebe:	e76e      	b.n	8008d9e <_dtoa_r+0x776>
 8008ec0:	9b07      	ldr	r3, [sp, #28]
 8008ec2:	2b01      	cmp	r3, #1
 8008ec4:	dc19      	bgt.n	8008efa <_dtoa_r+0x8d2>
 8008ec6:	9b00      	ldr	r3, [sp, #0]
 8008ec8:	b9bb      	cbnz	r3, 8008efa <_dtoa_r+0x8d2>
 8008eca:	9b01      	ldr	r3, [sp, #4]
 8008ecc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008ed0:	b99b      	cbnz	r3, 8008efa <_dtoa_r+0x8d2>
 8008ed2:	9b01      	ldr	r3, [sp, #4]
 8008ed4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008ed8:	0d1b      	lsrs	r3, r3, #20
 8008eda:	051b      	lsls	r3, r3, #20
 8008edc:	b183      	cbz	r3, 8008f00 <_dtoa_r+0x8d8>
 8008ede:	9b05      	ldr	r3, [sp, #20]
 8008ee0:	3301      	adds	r3, #1
 8008ee2:	9305      	str	r3, [sp, #20]
 8008ee4:	9b06      	ldr	r3, [sp, #24]
 8008ee6:	3301      	adds	r3, #1
 8008ee8:	9306      	str	r3, [sp, #24]
 8008eea:	f04f 0801 	mov.w	r8, #1
 8008eee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	f47f af6d 	bne.w	8008dd0 <_dtoa_r+0x7a8>
 8008ef6:	2001      	movs	r0, #1
 8008ef8:	e772      	b.n	8008de0 <_dtoa_r+0x7b8>
 8008efa:	f04f 0800 	mov.w	r8, #0
 8008efe:	e7f6      	b.n	8008eee <_dtoa_r+0x8c6>
 8008f00:	4698      	mov	r8, r3
 8008f02:	e7f4      	b.n	8008eee <_dtoa_r+0x8c6>
 8008f04:	d080      	beq.n	8008e08 <_dtoa_r+0x7e0>
 8008f06:	9a05      	ldr	r2, [sp, #20]
 8008f08:	331c      	adds	r3, #28
 8008f0a:	441a      	add	r2, r3
 8008f0c:	9205      	str	r2, [sp, #20]
 8008f0e:	9a06      	ldr	r2, [sp, #24]
 8008f10:	441a      	add	r2, r3
 8008f12:	441d      	add	r5, r3
 8008f14:	4613      	mov	r3, r2
 8008f16:	e776      	b.n	8008e06 <_dtoa_r+0x7de>
 8008f18:	4603      	mov	r3, r0
 8008f1a:	e7f4      	b.n	8008f06 <_dtoa_r+0x8de>
 8008f1c:	9b03      	ldr	r3, [sp, #12]
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	dc36      	bgt.n	8008f90 <_dtoa_r+0x968>
 8008f22:	9b07      	ldr	r3, [sp, #28]
 8008f24:	2b02      	cmp	r3, #2
 8008f26:	dd33      	ble.n	8008f90 <_dtoa_r+0x968>
 8008f28:	9b03      	ldr	r3, [sp, #12]
 8008f2a:	9304      	str	r3, [sp, #16]
 8008f2c:	9b04      	ldr	r3, [sp, #16]
 8008f2e:	b963      	cbnz	r3, 8008f4a <_dtoa_r+0x922>
 8008f30:	4631      	mov	r1, r6
 8008f32:	2205      	movs	r2, #5
 8008f34:	4620      	mov	r0, r4
 8008f36:	f000 fb86 	bl	8009646 <__multadd>
 8008f3a:	4601      	mov	r1, r0
 8008f3c:	4606      	mov	r6, r0
 8008f3e:	4650      	mov	r0, sl
 8008f40:	f000 fd3f 	bl	80099c2 <__mcmp>
 8008f44:	2800      	cmp	r0, #0
 8008f46:	f73f adb6 	bgt.w	8008ab6 <_dtoa_r+0x48e>
 8008f4a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f4c:	9d02      	ldr	r5, [sp, #8]
 8008f4e:	ea6f 0b03 	mvn.w	fp, r3
 8008f52:	2300      	movs	r3, #0
 8008f54:	9303      	str	r3, [sp, #12]
 8008f56:	4631      	mov	r1, r6
 8008f58:	4620      	mov	r0, r4
 8008f5a:	f000 fb5d 	bl	8009618 <_Bfree>
 8008f5e:	2f00      	cmp	r7, #0
 8008f60:	f43f aea6 	beq.w	8008cb0 <_dtoa_r+0x688>
 8008f64:	9b03      	ldr	r3, [sp, #12]
 8008f66:	b12b      	cbz	r3, 8008f74 <_dtoa_r+0x94c>
 8008f68:	42bb      	cmp	r3, r7
 8008f6a:	d003      	beq.n	8008f74 <_dtoa_r+0x94c>
 8008f6c:	4619      	mov	r1, r3
 8008f6e:	4620      	mov	r0, r4
 8008f70:	f000 fb52 	bl	8009618 <_Bfree>
 8008f74:	4639      	mov	r1, r7
 8008f76:	4620      	mov	r0, r4
 8008f78:	f000 fb4e 	bl	8009618 <_Bfree>
 8008f7c:	e698      	b.n	8008cb0 <_dtoa_r+0x688>
 8008f7e:	2600      	movs	r6, #0
 8008f80:	4637      	mov	r7, r6
 8008f82:	e7e2      	b.n	8008f4a <_dtoa_r+0x922>
 8008f84:	46bb      	mov	fp, r7
 8008f86:	4637      	mov	r7, r6
 8008f88:	e595      	b.n	8008ab6 <_dtoa_r+0x48e>
 8008f8a:	bf00      	nop
 8008f8c:	40240000 	.word	0x40240000
 8008f90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f92:	bb93      	cbnz	r3, 8008ffa <_dtoa_r+0x9d2>
 8008f94:	9b03      	ldr	r3, [sp, #12]
 8008f96:	9304      	str	r3, [sp, #16]
 8008f98:	9d02      	ldr	r5, [sp, #8]
 8008f9a:	4631      	mov	r1, r6
 8008f9c:	4650      	mov	r0, sl
 8008f9e:	f7ff fab7 	bl	8008510 <quorem>
 8008fa2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008fa6:	f805 9b01 	strb.w	r9, [r5], #1
 8008faa:	9b02      	ldr	r3, [sp, #8]
 8008fac:	9a04      	ldr	r2, [sp, #16]
 8008fae:	1aeb      	subs	r3, r5, r3
 8008fb0:	429a      	cmp	r2, r3
 8008fb2:	f300 80dc 	bgt.w	800916e <_dtoa_r+0xb46>
 8008fb6:	9b02      	ldr	r3, [sp, #8]
 8008fb8:	2a01      	cmp	r2, #1
 8008fba:	bfac      	ite	ge
 8008fbc:	189b      	addge	r3, r3, r2
 8008fbe:	3301      	addlt	r3, #1
 8008fc0:	4698      	mov	r8, r3
 8008fc2:	2300      	movs	r3, #0
 8008fc4:	9303      	str	r3, [sp, #12]
 8008fc6:	4651      	mov	r1, sl
 8008fc8:	2201      	movs	r2, #1
 8008fca:	4620      	mov	r0, r4
 8008fcc:	f000 fca8 	bl	8009920 <__lshift>
 8008fd0:	4631      	mov	r1, r6
 8008fd2:	4682      	mov	sl, r0
 8008fd4:	f000 fcf5 	bl	80099c2 <__mcmp>
 8008fd8:	2800      	cmp	r0, #0
 8008fda:	f300 808d 	bgt.w	80090f8 <_dtoa_r+0xad0>
 8008fde:	d103      	bne.n	8008fe8 <_dtoa_r+0x9c0>
 8008fe0:	f019 0f01 	tst.w	r9, #1
 8008fe4:	f040 8088 	bne.w	80090f8 <_dtoa_r+0xad0>
 8008fe8:	4645      	mov	r5, r8
 8008fea:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008fee:	2b30      	cmp	r3, #48	; 0x30
 8008ff0:	f105 32ff 	add.w	r2, r5, #4294967295
 8008ff4:	d1af      	bne.n	8008f56 <_dtoa_r+0x92e>
 8008ff6:	4615      	mov	r5, r2
 8008ff8:	e7f7      	b.n	8008fea <_dtoa_r+0x9c2>
 8008ffa:	9b03      	ldr	r3, [sp, #12]
 8008ffc:	9304      	str	r3, [sp, #16]
 8008ffe:	2d00      	cmp	r5, #0
 8009000:	dd05      	ble.n	800900e <_dtoa_r+0x9e6>
 8009002:	4639      	mov	r1, r7
 8009004:	462a      	mov	r2, r5
 8009006:	4620      	mov	r0, r4
 8009008:	f000 fc8a 	bl	8009920 <__lshift>
 800900c:	4607      	mov	r7, r0
 800900e:	f1b8 0f00 	cmp.w	r8, #0
 8009012:	d04c      	beq.n	80090ae <_dtoa_r+0xa86>
 8009014:	6879      	ldr	r1, [r7, #4]
 8009016:	4620      	mov	r0, r4
 8009018:	f000 faca 	bl	80095b0 <_Balloc>
 800901c:	693a      	ldr	r2, [r7, #16]
 800901e:	3202      	adds	r2, #2
 8009020:	4605      	mov	r5, r0
 8009022:	0092      	lsls	r2, r2, #2
 8009024:	f107 010c 	add.w	r1, r7, #12
 8009028:	300c      	adds	r0, #12
 800902a:	f7fe fca1 	bl	8007970 <memcpy>
 800902e:	2201      	movs	r2, #1
 8009030:	4629      	mov	r1, r5
 8009032:	4620      	mov	r0, r4
 8009034:	f000 fc74 	bl	8009920 <__lshift>
 8009038:	9b00      	ldr	r3, [sp, #0]
 800903a:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800903e:	9703      	str	r7, [sp, #12]
 8009040:	f003 0301 	and.w	r3, r3, #1
 8009044:	4607      	mov	r7, r0
 8009046:	9305      	str	r3, [sp, #20]
 8009048:	4631      	mov	r1, r6
 800904a:	4650      	mov	r0, sl
 800904c:	f7ff fa60 	bl	8008510 <quorem>
 8009050:	9903      	ldr	r1, [sp, #12]
 8009052:	4605      	mov	r5, r0
 8009054:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009058:	4650      	mov	r0, sl
 800905a:	f000 fcb2 	bl	80099c2 <__mcmp>
 800905e:	463a      	mov	r2, r7
 8009060:	9000      	str	r0, [sp, #0]
 8009062:	4631      	mov	r1, r6
 8009064:	4620      	mov	r0, r4
 8009066:	f000 fcc6 	bl	80099f6 <__mdiff>
 800906a:	68c3      	ldr	r3, [r0, #12]
 800906c:	4602      	mov	r2, r0
 800906e:	bb03      	cbnz	r3, 80090b2 <_dtoa_r+0xa8a>
 8009070:	4601      	mov	r1, r0
 8009072:	9006      	str	r0, [sp, #24]
 8009074:	4650      	mov	r0, sl
 8009076:	f000 fca4 	bl	80099c2 <__mcmp>
 800907a:	9a06      	ldr	r2, [sp, #24]
 800907c:	4603      	mov	r3, r0
 800907e:	4611      	mov	r1, r2
 8009080:	4620      	mov	r0, r4
 8009082:	9306      	str	r3, [sp, #24]
 8009084:	f000 fac8 	bl	8009618 <_Bfree>
 8009088:	9b06      	ldr	r3, [sp, #24]
 800908a:	b9a3      	cbnz	r3, 80090b6 <_dtoa_r+0xa8e>
 800908c:	9a07      	ldr	r2, [sp, #28]
 800908e:	b992      	cbnz	r2, 80090b6 <_dtoa_r+0xa8e>
 8009090:	9a05      	ldr	r2, [sp, #20]
 8009092:	b982      	cbnz	r2, 80090b6 <_dtoa_r+0xa8e>
 8009094:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009098:	d029      	beq.n	80090ee <_dtoa_r+0xac6>
 800909a:	9b00      	ldr	r3, [sp, #0]
 800909c:	2b00      	cmp	r3, #0
 800909e:	dd01      	ble.n	80090a4 <_dtoa_r+0xa7c>
 80090a0:	f105 0931 	add.w	r9, r5, #49	; 0x31
 80090a4:	f108 0501 	add.w	r5, r8, #1
 80090a8:	f888 9000 	strb.w	r9, [r8]
 80090ac:	e753      	b.n	8008f56 <_dtoa_r+0x92e>
 80090ae:	4638      	mov	r0, r7
 80090b0:	e7c2      	b.n	8009038 <_dtoa_r+0xa10>
 80090b2:	2301      	movs	r3, #1
 80090b4:	e7e3      	b.n	800907e <_dtoa_r+0xa56>
 80090b6:	9a00      	ldr	r2, [sp, #0]
 80090b8:	2a00      	cmp	r2, #0
 80090ba:	db04      	blt.n	80090c6 <_dtoa_r+0xa9e>
 80090bc:	d125      	bne.n	800910a <_dtoa_r+0xae2>
 80090be:	9a07      	ldr	r2, [sp, #28]
 80090c0:	bb1a      	cbnz	r2, 800910a <_dtoa_r+0xae2>
 80090c2:	9a05      	ldr	r2, [sp, #20]
 80090c4:	bb0a      	cbnz	r2, 800910a <_dtoa_r+0xae2>
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	ddec      	ble.n	80090a4 <_dtoa_r+0xa7c>
 80090ca:	4651      	mov	r1, sl
 80090cc:	2201      	movs	r2, #1
 80090ce:	4620      	mov	r0, r4
 80090d0:	f000 fc26 	bl	8009920 <__lshift>
 80090d4:	4631      	mov	r1, r6
 80090d6:	4682      	mov	sl, r0
 80090d8:	f000 fc73 	bl	80099c2 <__mcmp>
 80090dc:	2800      	cmp	r0, #0
 80090de:	dc03      	bgt.n	80090e8 <_dtoa_r+0xac0>
 80090e0:	d1e0      	bne.n	80090a4 <_dtoa_r+0xa7c>
 80090e2:	f019 0f01 	tst.w	r9, #1
 80090e6:	d0dd      	beq.n	80090a4 <_dtoa_r+0xa7c>
 80090e8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80090ec:	d1d8      	bne.n	80090a0 <_dtoa_r+0xa78>
 80090ee:	2339      	movs	r3, #57	; 0x39
 80090f0:	f888 3000 	strb.w	r3, [r8]
 80090f4:	f108 0801 	add.w	r8, r8, #1
 80090f8:	4645      	mov	r5, r8
 80090fa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80090fe:	2b39      	cmp	r3, #57	; 0x39
 8009100:	f105 32ff 	add.w	r2, r5, #4294967295
 8009104:	d03b      	beq.n	800917e <_dtoa_r+0xb56>
 8009106:	3301      	adds	r3, #1
 8009108:	e040      	b.n	800918c <_dtoa_r+0xb64>
 800910a:	2b00      	cmp	r3, #0
 800910c:	f108 0501 	add.w	r5, r8, #1
 8009110:	dd05      	ble.n	800911e <_dtoa_r+0xaf6>
 8009112:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009116:	d0ea      	beq.n	80090ee <_dtoa_r+0xac6>
 8009118:	f109 0901 	add.w	r9, r9, #1
 800911c:	e7c4      	b.n	80090a8 <_dtoa_r+0xa80>
 800911e:	9b02      	ldr	r3, [sp, #8]
 8009120:	9a04      	ldr	r2, [sp, #16]
 8009122:	f805 9c01 	strb.w	r9, [r5, #-1]
 8009126:	1aeb      	subs	r3, r5, r3
 8009128:	4293      	cmp	r3, r2
 800912a:	46a8      	mov	r8, r5
 800912c:	f43f af4b 	beq.w	8008fc6 <_dtoa_r+0x99e>
 8009130:	4651      	mov	r1, sl
 8009132:	2300      	movs	r3, #0
 8009134:	220a      	movs	r2, #10
 8009136:	4620      	mov	r0, r4
 8009138:	f000 fa85 	bl	8009646 <__multadd>
 800913c:	9b03      	ldr	r3, [sp, #12]
 800913e:	9903      	ldr	r1, [sp, #12]
 8009140:	42bb      	cmp	r3, r7
 8009142:	4682      	mov	sl, r0
 8009144:	f04f 0300 	mov.w	r3, #0
 8009148:	f04f 020a 	mov.w	r2, #10
 800914c:	4620      	mov	r0, r4
 800914e:	d104      	bne.n	800915a <_dtoa_r+0xb32>
 8009150:	f000 fa79 	bl	8009646 <__multadd>
 8009154:	9003      	str	r0, [sp, #12]
 8009156:	4607      	mov	r7, r0
 8009158:	e776      	b.n	8009048 <_dtoa_r+0xa20>
 800915a:	f000 fa74 	bl	8009646 <__multadd>
 800915e:	2300      	movs	r3, #0
 8009160:	9003      	str	r0, [sp, #12]
 8009162:	220a      	movs	r2, #10
 8009164:	4639      	mov	r1, r7
 8009166:	4620      	mov	r0, r4
 8009168:	f000 fa6d 	bl	8009646 <__multadd>
 800916c:	e7f3      	b.n	8009156 <_dtoa_r+0xb2e>
 800916e:	4651      	mov	r1, sl
 8009170:	2300      	movs	r3, #0
 8009172:	220a      	movs	r2, #10
 8009174:	4620      	mov	r0, r4
 8009176:	f000 fa66 	bl	8009646 <__multadd>
 800917a:	4682      	mov	sl, r0
 800917c:	e70d      	b.n	8008f9a <_dtoa_r+0x972>
 800917e:	9b02      	ldr	r3, [sp, #8]
 8009180:	4293      	cmp	r3, r2
 8009182:	d105      	bne.n	8009190 <_dtoa_r+0xb68>
 8009184:	9a02      	ldr	r2, [sp, #8]
 8009186:	f10b 0b01 	add.w	fp, fp, #1
 800918a:	2331      	movs	r3, #49	; 0x31
 800918c:	7013      	strb	r3, [r2, #0]
 800918e:	e6e2      	b.n	8008f56 <_dtoa_r+0x92e>
 8009190:	4615      	mov	r5, r2
 8009192:	e7b2      	b.n	80090fa <_dtoa_r+0xad2>
 8009194:	4b09      	ldr	r3, [pc, #36]	; (80091bc <_dtoa_r+0xb94>)
 8009196:	f7ff baae 	b.w	80086f6 <_dtoa_r+0xce>
 800919a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800919c:	2b00      	cmp	r3, #0
 800919e:	f47f aa88 	bne.w	80086b2 <_dtoa_r+0x8a>
 80091a2:	4b07      	ldr	r3, [pc, #28]	; (80091c0 <_dtoa_r+0xb98>)
 80091a4:	f7ff baa7 	b.w	80086f6 <_dtoa_r+0xce>
 80091a8:	9b04      	ldr	r3, [sp, #16]
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	f73f aef4 	bgt.w	8008f98 <_dtoa_r+0x970>
 80091b0:	9b07      	ldr	r3, [sp, #28]
 80091b2:	2b02      	cmp	r3, #2
 80091b4:	f77f aef0 	ble.w	8008f98 <_dtoa_r+0x970>
 80091b8:	e6b8      	b.n	8008f2c <_dtoa_r+0x904>
 80091ba:	bf00      	nop
 80091bc:	0800a396 	.word	0x0800a396
 80091c0:	0800a521 	.word	0x0800a521

080091c4 <__sflush_r>:
 80091c4:	898a      	ldrh	r2, [r1, #12]
 80091c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80091ca:	4605      	mov	r5, r0
 80091cc:	0710      	lsls	r0, r2, #28
 80091ce:	460c      	mov	r4, r1
 80091d0:	d45a      	bmi.n	8009288 <__sflush_r+0xc4>
 80091d2:	684b      	ldr	r3, [r1, #4]
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	dc05      	bgt.n	80091e4 <__sflush_r+0x20>
 80091d8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80091da:	2b00      	cmp	r3, #0
 80091dc:	dc02      	bgt.n	80091e4 <__sflush_r+0x20>
 80091de:	2000      	movs	r0, #0
 80091e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80091e4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80091e6:	2e00      	cmp	r6, #0
 80091e8:	d0f9      	beq.n	80091de <__sflush_r+0x1a>
 80091ea:	2300      	movs	r3, #0
 80091ec:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80091f0:	682f      	ldr	r7, [r5, #0]
 80091f2:	602b      	str	r3, [r5, #0]
 80091f4:	d033      	beq.n	800925e <__sflush_r+0x9a>
 80091f6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80091f8:	89a3      	ldrh	r3, [r4, #12]
 80091fa:	075a      	lsls	r2, r3, #29
 80091fc:	d505      	bpl.n	800920a <__sflush_r+0x46>
 80091fe:	6863      	ldr	r3, [r4, #4]
 8009200:	1ac0      	subs	r0, r0, r3
 8009202:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009204:	b10b      	cbz	r3, 800920a <__sflush_r+0x46>
 8009206:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009208:	1ac0      	subs	r0, r0, r3
 800920a:	2300      	movs	r3, #0
 800920c:	4602      	mov	r2, r0
 800920e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009210:	6a21      	ldr	r1, [r4, #32]
 8009212:	4628      	mov	r0, r5
 8009214:	47b0      	blx	r6
 8009216:	1c43      	adds	r3, r0, #1
 8009218:	89a3      	ldrh	r3, [r4, #12]
 800921a:	d106      	bne.n	800922a <__sflush_r+0x66>
 800921c:	6829      	ldr	r1, [r5, #0]
 800921e:	291d      	cmp	r1, #29
 8009220:	d84b      	bhi.n	80092ba <__sflush_r+0xf6>
 8009222:	4a2b      	ldr	r2, [pc, #172]	; (80092d0 <__sflush_r+0x10c>)
 8009224:	40ca      	lsrs	r2, r1
 8009226:	07d6      	lsls	r6, r2, #31
 8009228:	d547      	bpl.n	80092ba <__sflush_r+0xf6>
 800922a:	2200      	movs	r2, #0
 800922c:	6062      	str	r2, [r4, #4]
 800922e:	04d9      	lsls	r1, r3, #19
 8009230:	6922      	ldr	r2, [r4, #16]
 8009232:	6022      	str	r2, [r4, #0]
 8009234:	d504      	bpl.n	8009240 <__sflush_r+0x7c>
 8009236:	1c42      	adds	r2, r0, #1
 8009238:	d101      	bne.n	800923e <__sflush_r+0x7a>
 800923a:	682b      	ldr	r3, [r5, #0]
 800923c:	b903      	cbnz	r3, 8009240 <__sflush_r+0x7c>
 800923e:	6560      	str	r0, [r4, #84]	; 0x54
 8009240:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009242:	602f      	str	r7, [r5, #0]
 8009244:	2900      	cmp	r1, #0
 8009246:	d0ca      	beq.n	80091de <__sflush_r+0x1a>
 8009248:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800924c:	4299      	cmp	r1, r3
 800924e:	d002      	beq.n	8009256 <__sflush_r+0x92>
 8009250:	4628      	mov	r0, r5
 8009252:	f000 fc8b 	bl	8009b6c <_free_r>
 8009256:	2000      	movs	r0, #0
 8009258:	6360      	str	r0, [r4, #52]	; 0x34
 800925a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800925e:	6a21      	ldr	r1, [r4, #32]
 8009260:	2301      	movs	r3, #1
 8009262:	4628      	mov	r0, r5
 8009264:	47b0      	blx	r6
 8009266:	1c41      	adds	r1, r0, #1
 8009268:	d1c6      	bne.n	80091f8 <__sflush_r+0x34>
 800926a:	682b      	ldr	r3, [r5, #0]
 800926c:	2b00      	cmp	r3, #0
 800926e:	d0c3      	beq.n	80091f8 <__sflush_r+0x34>
 8009270:	2b1d      	cmp	r3, #29
 8009272:	d001      	beq.n	8009278 <__sflush_r+0xb4>
 8009274:	2b16      	cmp	r3, #22
 8009276:	d101      	bne.n	800927c <__sflush_r+0xb8>
 8009278:	602f      	str	r7, [r5, #0]
 800927a:	e7b0      	b.n	80091de <__sflush_r+0x1a>
 800927c:	89a3      	ldrh	r3, [r4, #12]
 800927e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009282:	81a3      	strh	r3, [r4, #12]
 8009284:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009288:	690f      	ldr	r7, [r1, #16]
 800928a:	2f00      	cmp	r7, #0
 800928c:	d0a7      	beq.n	80091de <__sflush_r+0x1a>
 800928e:	0793      	lsls	r3, r2, #30
 8009290:	680e      	ldr	r6, [r1, #0]
 8009292:	bf08      	it	eq
 8009294:	694b      	ldreq	r3, [r1, #20]
 8009296:	600f      	str	r7, [r1, #0]
 8009298:	bf18      	it	ne
 800929a:	2300      	movne	r3, #0
 800929c:	eba6 0807 	sub.w	r8, r6, r7
 80092a0:	608b      	str	r3, [r1, #8]
 80092a2:	f1b8 0f00 	cmp.w	r8, #0
 80092a6:	dd9a      	ble.n	80091de <__sflush_r+0x1a>
 80092a8:	4643      	mov	r3, r8
 80092aa:	463a      	mov	r2, r7
 80092ac:	6a21      	ldr	r1, [r4, #32]
 80092ae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80092b0:	4628      	mov	r0, r5
 80092b2:	47b0      	blx	r6
 80092b4:	2800      	cmp	r0, #0
 80092b6:	dc07      	bgt.n	80092c8 <__sflush_r+0x104>
 80092b8:	89a3      	ldrh	r3, [r4, #12]
 80092ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80092be:	81a3      	strh	r3, [r4, #12]
 80092c0:	f04f 30ff 	mov.w	r0, #4294967295
 80092c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80092c8:	4407      	add	r7, r0
 80092ca:	eba8 0800 	sub.w	r8, r8, r0
 80092ce:	e7e8      	b.n	80092a2 <__sflush_r+0xde>
 80092d0:	20400001 	.word	0x20400001

080092d4 <_fflush_r>:
 80092d4:	b538      	push	{r3, r4, r5, lr}
 80092d6:	690b      	ldr	r3, [r1, #16]
 80092d8:	4605      	mov	r5, r0
 80092da:	460c      	mov	r4, r1
 80092dc:	b1db      	cbz	r3, 8009316 <_fflush_r+0x42>
 80092de:	b118      	cbz	r0, 80092e8 <_fflush_r+0x14>
 80092e0:	6983      	ldr	r3, [r0, #24]
 80092e2:	b90b      	cbnz	r3, 80092e8 <_fflush_r+0x14>
 80092e4:	f000 f860 	bl	80093a8 <__sinit>
 80092e8:	4b0c      	ldr	r3, [pc, #48]	; (800931c <_fflush_r+0x48>)
 80092ea:	429c      	cmp	r4, r3
 80092ec:	d109      	bne.n	8009302 <_fflush_r+0x2e>
 80092ee:	686c      	ldr	r4, [r5, #4]
 80092f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80092f4:	b17b      	cbz	r3, 8009316 <_fflush_r+0x42>
 80092f6:	4621      	mov	r1, r4
 80092f8:	4628      	mov	r0, r5
 80092fa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80092fe:	f7ff bf61 	b.w	80091c4 <__sflush_r>
 8009302:	4b07      	ldr	r3, [pc, #28]	; (8009320 <_fflush_r+0x4c>)
 8009304:	429c      	cmp	r4, r3
 8009306:	d101      	bne.n	800930c <_fflush_r+0x38>
 8009308:	68ac      	ldr	r4, [r5, #8]
 800930a:	e7f1      	b.n	80092f0 <_fflush_r+0x1c>
 800930c:	4b05      	ldr	r3, [pc, #20]	; (8009324 <_fflush_r+0x50>)
 800930e:	429c      	cmp	r4, r3
 8009310:	bf08      	it	eq
 8009312:	68ec      	ldreq	r4, [r5, #12]
 8009314:	e7ec      	b.n	80092f0 <_fflush_r+0x1c>
 8009316:	2000      	movs	r0, #0
 8009318:	bd38      	pop	{r3, r4, r5, pc}
 800931a:	bf00      	nop
 800931c:	0800a550 	.word	0x0800a550
 8009320:	0800a570 	.word	0x0800a570
 8009324:	0800a530 	.word	0x0800a530

08009328 <_cleanup_r>:
 8009328:	4901      	ldr	r1, [pc, #4]	; (8009330 <_cleanup_r+0x8>)
 800932a:	f000 b8a9 	b.w	8009480 <_fwalk_reent>
 800932e:	bf00      	nop
 8009330:	080092d5 	.word	0x080092d5

08009334 <std.isra.0>:
 8009334:	2300      	movs	r3, #0
 8009336:	b510      	push	{r4, lr}
 8009338:	4604      	mov	r4, r0
 800933a:	6003      	str	r3, [r0, #0]
 800933c:	6043      	str	r3, [r0, #4]
 800933e:	6083      	str	r3, [r0, #8]
 8009340:	8181      	strh	r1, [r0, #12]
 8009342:	6643      	str	r3, [r0, #100]	; 0x64
 8009344:	81c2      	strh	r2, [r0, #14]
 8009346:	6103      	str	r3, [r0, #16]
 8009348:	6143      	str	r3, [r0, #20]
 800934a:	6183      	str	r3, [r0, #24]
 800934c:	4619      	mov	r1, r3
 800934e:	2208      	movs	r2, #8
 8009350:	305c      	adds	r0, #92	; 0x5c
 8009352:	f7fe fb18 	bl	8007986 <memset>
 8009356:	4b05      	ldr	r3, [pc, #20]	; (800936c <std.isra.0+0x38>)
 8009358:	6263      	str	r3, [r4, #36]	; 0x24
 800935a:	4b05      	ldr	r3, [pc, #20]	; (8009370 <std.isra.0+0x3c>)
 800935c:	62a3      	str	r3, [r4, #40]	; 0x28
 800935e:	4b05      	ldr	r3, [pc, #20]	; (8009374 <std.isra.0+0x40>)
 8009360:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009362:	4b05      	ldr	r3, [pc, #20]	; (8009378 <std.isra.0+0x44>)
 8009364:	6224      	str	r4, [r4, #32]
 8009366:	6323      	str	r3, [r4, #48]	; 0x30
 8009368:	bd10      	pop	{r4, pc}
 800936a:	bf00      	nop
 800936c:	08009f85 	.word	0x08009f85
 8009370:	08009fa7 	.word	0x08009fa7
 8009374:	08009fdf 	.word	0x08009fdf
 8009378:	0800a003 	.word	0x0800a003

0800937c <__sfmoreglue>:
 800937c:	b570      	push	{r4, r5, r6, lr}
 800937e:	1e4a      	subs	r2, r1, #1
 8009380:	2568      	movs	r5, #104	; 0x68
 8009382:	4355      	muls	r5, r2
 8009384:	460e      	mov	r6, r1
 8009386:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800938a:	f000 fc3d 	bl	8009c08 <_malloc_r>
 800938e:	4604      	mov	r4, r0
 8009390:	b140      	cbz	r0, 80093a4 <__sfmoreglue+0x28>
 8009392:	2100      	movs	r1, #0
 8009394:	e880 0042 	stmia.w	r0, {r1, r6}
 8009398:	300c      	adds	r0, #12
 800939a:	60a0      	str	r0, [r4, #8]
 800939c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80093a0:	f7fe faf1 	bl	8007986 <memset>
 80093a4:	4620      	mov	r0, r4
 80093a6:	bd70      	pop	{r4, r5, r6, pc}

080093a8 <__sinit>:
 80093a8:	6983      	ldr	r3, [r0, #24]
 80093aa:	b510      	push	{r4, lr}
 80093ac:	4604      	mov	r4, r0
 80093ae:	bb33      	cbnz	r3, 80093fe <__sinit+0x56>
 80093b0:	6483      	str	r3, [r0, #72]	; 0x48
 80093b2:	64c3      	str	r3, [r0, #76]	; 0x4c
 80093b4:	6503      	str	r3, [r0, #80]	; 0x50
 80093b6:	4b12      	ldr	r3, [pc, #72]	; (8009400 <__sinit+0x58>)
 80093b8:	4a12      	ldr	r2, [pc, #72]	; (8009404 <__sinit+0x5c>)
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	6282      	str	r2, [r0, #40]	; 0x28
 80093be:	4298      	cmp	r0, r3
 80093c0:	bf04      	itt	eq
 80093c2:	2301      	moveq	r3, #1
 80093c4:	6183      	streq	r3, [r0, #24]
 80093c6:	f000 f81f 	bl	8009408 <__sfp>
 80093ca:	6060      	str	r0, [r4, #4]
 80093cc:	4620      	mov	r0, r4
 80093ce:	f000 f81b 	bl	8009408 <__sfp>
 80093d2:	60a0      	str	r0, [r4, #8]
 80093d4:	4620      	mov	r0, r4
 80093d6:	f000 f817 	bl	8009408 <__sfp>
 80093da:	2200      	movs	r2, #0
 80093dc:	60e0      	str	r0, [r4, #12]
 80093de:	2104      	movs	r1, #4
 80093e0:	6860      	ldr	r0, [r4, #4]
 80093e2:	f7ff ffa7 	bl	8009334 <std.isra.0>
 80093e6:	2201      	movs	r2, #1
 80093e8:	2109      	movs	r1, #9
 80093ea:	68a0      	ldr	r0, [r4, #8]
 80093ec:	f7ff ffa2 	bl	8009334 <std.isra.0>
 80093f0:	2202      	movs	r2, #2
 80093f2:	2112      	movs	r1, #18
 80093f4:	68e0      	ldr	r0, [r4, #12]
 80093f6:	f7ff ff9d 	bl	8009334 <std.isra.0>
 80093fa:	2301      	movs	r3, #1
 80093fc:	61a3      	str	r3, [r4, #24]
 80093fe:	bd10      	pop	{r4, pc}
 8009400:	0800a590 	.word	0x0800a590
 8009404:	08009329 	.word	0x08009329

08009408 <__sfp>:
 8009408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800940a:	4b1c      	ldr	r3, [pc, #112]	; (800947c <__sfp+0x74>)
 800940c:	681e      	ldr	r6, [r3, #0]
 800940e:	69b3      	ldr	r3, [r6, #24]
 8009410:	4607      	mov	r7, r0
 8009412:	b913      	cbnz	r3, 800941a <__sfp+0x12>
 8009414:	4630      	mov	r0, r6
 8009416:	f7ff ffc7 	bl	80093a8 <__sinit>
 800941a:	3648      	adds	r6, #72	; 0x48
 800941c:	68b4      	ldr	r4, [r6, #8]
 800941e:	6873      	ldr	r3, [r6, #4]
 8009420:	3b01      	subs	r3, #1
 8009422:	d503      	bpl.n	800942c <__sfp+0x24>
 8009424:	6833      	ldr	r3, [r6, #0]
 8009426:	b133      	cbz	r3, 8009436 <__sfp+0x2e>
 8009428:	6836      	ldr	r6, [r6, #0]
 800942a:	e7f7      	b.n	800941c <__sfp+0x14>
 800942c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009430:	b16d      	cbz	r5, 800944e <__sfp+0x46>
 8009432:	3468      	adds	r4, #104	; 0x68
 8009434:	e7f4      	b.n	8009420 <__sfp+0x18>
 8009436:	2104      	movs	r1, #4
 8009438:	4638      	mov	r0, r7
 800943a:	f7ff ff9f 	bl	800937c <__sfmoreglue>
 800943e:	6030      	str	r0, [r6, #0]
 8009440:	2800      	cmp	r0, #0
 8009442:	d1f1      	bne.n	8009428 <__sfp+0x20>
 8009444:	230c      	movs	r3, #12
 8009446:	603b      	str	r3, [r7, #0]
 8009448:	4604      	mov	r4, r0
 800944a:	4620      	mov	r0, r4
 800944c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800944e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009452:	81e3      	strh	r3, [r4, #14]
 8009454:	2301      	movs	r3, #1
 8009456:	81a3      	strh	r3, [r4, #12]
 8009458:	6665      	str	r5, [r4, #100]	; 0x64
 800945a:	6025      	str	r5, [r4, #0]
 800945c:	60a5      	str	r5, [r4, #8]
 800945e:	6065      	str	r5, [r4, #4]
 8009460:	6125      	str	r5, [r4, #16]
 8009462:	6165      	str	r5, [r4, #20]
 8009464:	61a5      	str	r5, [r4, #24]
 8009466:	2208      	movs	r2, #8
 8009468:	4629      	mov	r1, r5
 800946a:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800946e:	f7fe fa8a 	bl	8007986 <memset>
 8009472:	6365      	str	r5, [r4, #52]	; 0x34
 8009474:	63a5      	str	r5, [r4, #56]	; 0x38
 8009476:	64a5      	str	r5, [r4, #72]	; 0x48
 8009478:	64e5      	str	r5, [r4, #76]	; 0x4c
 800947a:	e7e6      	b.n	800944a <__sfp+0x42>
 800947c:	0800a590 	.word	0x0800a590

08009480 <_fwalk_reent>:
 8009480:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009484:	4680      	mov	r8, r0
 8009486:	4689      	mov	r9, r1
 8009488:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800948c:	2600      	movs	r6, #0
 800948e:	b914      	cbnz	r4, 8009496 <_fwalk_reent+0x16>
 8009490:	4630      	mov	r0, r6
 8009492:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009496:	68a5      	ldr	r5, [r4, #8]
 8009498:	6867      	ldr	r7, [r4, #4]
 800949a:	3f01      	subs	r7, #1
 800949c:	d501      	bpl.n	80094a2 <_fwalk_reent+0x22>
 800949e:	6824      	ldr	r4, [r4, #0]
 80094a0:	e7f5      	b.n	800948e <_fwalk_reent+0xe>
 80094a2:	89ab      	ldrh	r3, [r5, #12]
 80094a4:	2b01      	cmp	r3, #1
 80094a6:	d907      	bls.n	80094b8 <_fwalk_reent+0x38>
 80094a8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80094ac:	3301      	adds	r3, #1
 80094ae:	d003      	beq.n	80094b8 <_fwalk_reent+0x38>
 80094b0:	4629      	mov	r1, r5
 80094b2:	4640      	mov	r0, r8
 80094b4:	47c8      	blx	r9
 80094b6:	4306      	orrs	r6, r0
 80094b8:	3568      	adds	r5, #104	; 0x68
 80094ba:	e7ee      	b.n	800949a <_fwalk_reent+0x1a>

080094bc <_localeconv_r>:
 80094bc:	4b04      	ldr	r3, [pc, #16]	; (80094d0 <_localeconv_r+0x14>)
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	6a18      	ldr	r0, [r3, #32]
 80094c2:	4b04      	ldr	r3, [pc, #16]	; (80094d4 <_localeconv_r+0x18>)
 80094c4:	2800      	cmp	r0, #0
 80094c6:	bf08      	it	eq
 80094c8:	4618      	moveq	r0, r3
 80094ca:	30f0      	adds	r0, #240	; 0xf0
 80094cc:	4770      	bx	lr
 80094ce:	bf00      	nop
 80094d0:	2000050c 	.word	0x2000050c
 80094d4:	20000570 	.word	0x20000570

080094d8 <__swhatbuf_r>:
 80094d8:	b570      	push	{r4, r5, r6, lr}
 80094da:	460e      	mov	r6, r1
 80094dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80094e0:	2900      	cmp	r1, #0
 80094e2:	b090      	sub	sp, #64	; 0x40
 80094e4:	4614      	mov	r4, r2
 80094e6:	461d      	mov	r5, r3
 80094e8:	da07      	bge.n	80094fa <__swhatbuf_r+0x22>
 80094ea:	2300      	movs	r3, #0
 80094ec:	602b      	str	r3, [r5, #0]
 80094ee:	89b3      	ldrh	r3, [r6, #12]
 80094f0:	061a      	lsls	r2, r3, #24
 80094f2:	d410      	bmi.n	8009516 <__swhatbuf_r+0x3e>
 80094f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80094f8:	e00e      	b.n	8009518 <__swhatbuf_r+0x40>
 80094fa:	aa01      	add	r2, sp, #4
 80094fc:	f000 fda8 	bl	800a050 <_fstat_r>
 8009500:	2800      	cmp	r0, #0
 8009502:	dbf2      	blt.n	80094ea <__swhatbuf_r+0x12>
 8009504:	9a02      	ldr	r2, [sp, #8]
 8009506:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800950a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800950e:	425a      	negs	r2, r3
 8009510:	415a      	adcs	r2, r3
 8009512:	602a      	str	r2, [r5, #0]
 8009514:	e7ee      	b.n	80094f4 <__swhatbuf_r+0x1c>
 8009516:	2340      	movs	r3, #64	; 0x40
 8009518:	2000      	movs	r0, #0
 800951a:	6023      	str	r3, [r4, #0]
 800951c:	b010      	add	sp, #64	; 0x40
 800951e:	bd70      	pop	{r4, r5, r6, pc}

08009520 <__smakebuf_r>:
 8009520:	898b      	ldrh	r3, [r1, #12]
 8009522:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009524:	079d      	lsls	r5, r3, #30
 8009526:	4606      	mov	r6, r0
 8009528:	460c      	mov	r4, r1
 800952a:	d507      	bpl.n	800953c <__smakebuf_r+0x1c>
 800952c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009530:	6023      	str	r3, [r4, #0]
 8009532:	6123      	str	r3, [r4, #16]
 8009534:	2301      	movs	r3, #1
 8009536:	6163      	str	r3, [r4, #20]
 8009538:	b002      	add	sp, #8
 800953a:	bd70      	pop	{r4, r5, r6, pc}
 800953c:	ab01      	add	r3, sp, #4
 800953e:	466a      	mov	r2, sp
 8009540:	f7ff ffca 	bl	80094d8 <__swhatbuf_r>
 8009544:	9900      	ldr	r1, [sp, #0]
 8009546:	4605      	mov	r5, r0
 8009548:	4630      	mov	r0, r6
 800954a:	f000 fb5d 	bl	8009c08 <_malloc_r>
 800954e:	b948      	cbnz	r0, 8009564 <__smakebuf_r+0x44>
 8009550:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009554:	059a      	lsls	r2, r3, #22
 8009556:	d4ef      	bmi.n	8009538 <__smakebuf_r+0x18>
 8009558:	f023 0303 	bic.w	r3, r3, #3
 800955c:	f043 0302 	orr.w	r3, r3, #2
 8009560:	81a3      	strh	r3, [r4, #12]
 8009562:	e7e3      	b.n	800952c <__smakebuf_r+0xc>
 8009564:	4b0d      	ldr	r3, [pc, #52]	; (800959c <__smakebuf_r+0x7c>)
 8009566:	62b3      	str	r3, [r6, #40]	; 0x28
 8009568:	89a3      	ldrh	r3, [r4, #12]
 800956a:	6020      	str	r0, [r4, #0]
 800956c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009570:	81a3      	strh	r3, [r4, #12]
 8009572:	9b00      	ldr	r3, [sp, #0]
 8009574:	6163      	str	r3, [r4, #20]
 8009576:	9b01      	ldr	r3, [sp, #4]
 8009578:	6120      	str	r0, [r4, #16]
 800957a:	b15b      	cbz	r3, 8009594 <__smakebuf_r+0x74>
 800957c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009580:	4630      	mov	r0, r6
 8009582:	f000 fd77 	bl	800a074 <_isatty_r>
 8009586:	b128      	cbz	r0, 8009594 <__smakebuf_r+0x74>
 8009588:	89a3      	ldrh	r3, [r4, #12]
 800958a:	f023 0303 	bic.w	r3, r3, #3
 800958e:	f043 0301 	orr.w	r3, r3, #1
 8009592:	81a3      	strh	r3, [r4, #12]
 8009594:	89a3      	ldrh	r3, [r4, #12]
 8009596:	431d      	orrs	r5, r3
 8009598:	81a5      	strh	r5, [r4, #12]
 800959a:	e7cd      	b.n	8009538 <__smakebuf_r+0x18>
 800959c:	08009329 	.word	0x08009329

080095a0 <malloc>:
 80095a0:	4b02      	ldr	r3, [pc, #8]	; (80095ac <malloc+0xc>)
 80095a2:	4601      	mov	r1, r0
 80095a4:	6818      	ldr	r0, [r3, #0]
 80095a6:	f000 bb2f 	b.w	8009c08 <_malloc_r>
 80095aa:	bf00      	nop
 80095ac:	2000050c 	.word	0x2000050c

080095b0 <_Balloc>:
 80095b0:	b570      	push	{r4, r5, r6, lr}
 80095b2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80095b4:	4604      	mov	r4, r0
 80095b6:	460e      	mov	r6, r1
 80095b8:	b93d      	cbnz	r5, 80095ca <_Balloc+0x1a>
 80095ba:	2010      	movs	r0, #16
 80095bc:	f7ff fff0 	bl	80095a0 <malloc>
 80095c0:	6260      	str	r0, [r4, #36]	; 0x24
 80095c2:	6045      	str	r5, [r0, #4]
 80095c4:	6085      	str	r5, [r0, #8]
 80095c6:	6005      	str	r5, [r0, #0]
 80095c8:	60c5      	str	r5, [r0, #12]
 80095ca:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80095cc:	68eb      	ldr	r3, [r5, #12]
 80095ce:	b183      	cbz	r3, 80095f2 <_Balloc+0x42>
 80095d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80095d2:	68db      	ldr	r3, [r3, #12]
 80095d4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80095d8:	b9b8      	cbnz	r0, 800960a <_Balloc+0x5a>
 80095da:	2101      	movs	r1, #1
 80095dc:	fa01 f506 	lsl.w	r5, r1, r6
 80095e0:	1d6a      	adds	r2, r5, #5
 80095e2:	0092      	lsls	r2, r2, #2
 80095e4:	4620      	mov	r0, r4
 80095e6:	f000 fab3 	bl	8009b50 <_calloc_r>
 80095ea:	b160      	cbz	r0, 8009606 <_Balloc+0x56>
 80095ec:	6046      	str	r6, [r0, #4]
 80095ee:	6085      	str	r5, [r0, #8]
 80095f0:	e00e      	b.n	8009610 <_Balloc+0x60>
 80095f2:	2221      	movs	r2, #33	; 0x21
 80095f4:	2104      	movs	r1, #4
 80095f6:	4620      	mov	r0, r4
 80095f8:	f000 faaa 	bl	8009b50 <_calloc_r>
 80095fc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80095fe:	60e8      	str	r0, [r5, #12]
 8009600:	68db      	ldr	r3, [r3, #12]
 8009602:	2b00      	cmp	r3, #0
 8009604:	d1e4      	bne.n	80095d0 <_Balloc+0x20>
 8009606:	2000      	movs	r0, #0
 8009608:	bd70      	pop	{r4, r5, r6, pc}
 800960a:	6802      	ldr	r2, [r0, #0]
 800960c:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8009610:	2300      	movs	r3, #0
 8009612:	6103      	str	r3, [r0, #16]
 8009614:	60c3      	str	r3, [r0, #12]
 8009616:	bd70      	pop	{r4, r5, r6, pc}

08009618 <_Bfree>:
 8009618:	b570      	push	{r4, r5, r6, lr}
 800961a:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800961c:	4606      	mov	r6, r0
 800961e:	460d      	mov	r5, r1
 8009620:	b93c      	cbnz	r4, 8009632 <_Bfree+0x1a>
 8009622:	2010      	movs	r0, #16
 8009624:	f7ff ffbc 	bl	80095a0 <malloc>
 8009628:	6270      	str	r0, [r6, #36]	; 0x24
 800962a:	6044      	str	r4, [r0, #4]
 800962c:	6084      	str	r4, [r0, #8]
 800962e:	6004      	str	r4, [r0, #0]
 8009630:	60c4      	str	r4, [r0, #12]
 8009632:	b13d      	cbz	r5, 8009644 <_Bfree+0x2c>
 8009634:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8009636:	686a      	ldr	r2, [r5, #4]
 8009638:	68db      	ldr	r3, [r3, #12]
 800963a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800963e:	6029      	str	r1, [r5, #0]
 8009640:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8009644:	bd70      	pop	{r4, r5, r6, pc}

08009646 <__multadd>:
 8009646:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800964a:	690d      	ldr	r5, [r1, #16]
 800964c:	461f      	mov	r7, r3
 800964e:	4606      	mov	r6, r0
 8009650:	460c      	mov	r4, r1
 8009652:	f101 0e14 	add.w	lr, r1, #20
 8009656:	2300      	movs	r3, #0
 8009658:	f8de 0000 	ldr.w	r0, [lr]
 800965c:	b281      	uxth	r1, r0
 800965e:	fb02 7101 	mla	r1, r2, r1, r7
 8009662:	0c0f      	lsrs	r7, r1, #16
 8009664:	0c00      	lsrs	r0, r0, #16
 8009666:	fb02 7000 	mla	r0, r2, r0, r7
 800966a:	b289      	uxth	r1, r1
 800966c:	3301      	adds	r3, #1
 800966e:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8009672:	429d      	cmp	r5, r3
 8009674:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8009678:	f84e 1b04 	str.w	r1, [lr], #4
 800967c:	dcec      	bgt.n	8009658 <__multadd+0x12>
 800967e:	b1d7      	cbz	r7, 80096b6 <__multadd+0x70>
 8009680:	68a3      	ldr	r3, [r4, #8]
 8009682:	429d      	cmp	r5, r3
 8009684:	db12      	blt.n	80096ac <__multadd+0x66>
 8009686:	6861      	ldr	r1, [r4, #4]
 8009688:	4630      	mov	r0, r6
 800968a:	3101      	adds	r1, #1
 800968c:	f7ff ff90 	bl	80095b0 <_Balloc>
 8009690:	6922      	ldr	r2, [r4, #16]
 8009692:	3202      	adds	r2, #2
 8009694:	f104 010c 	add.w	r1, r4, #12
 8009698:	4680      	mov	r8, r0
 800969a:	0092      	lsls	r2, r2, #2
 800969c:	300c      	adds	r0, #12
 800969e:	f7fe f967 	bl	8007970 <memcpy>
 80096a2:	4621      	mov	r1, r4
 80096a4:	4630      	mov	r0, r6
 80096a6:	f7ff ffb7 	bl	8009618 <_Bfree>
 80096aa:	4644      	mov	r4, r8
 80096ac:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80096b0:	3501      	adds	r5, #1
 80096b2:	615f      	str	r7, [r3, #20]
 80096b4:	6125      	str	r5, [r4, #16]
 80096b6:	4620      	mov	r0, r4
 80096b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080096bc <__hi0bits>:
 80096bc:	0c02      	lsrs	r2, r0, #16
 80096be:	0412      	lsls	r2, r2, #16
 80096c0:	4603      	mov	r3, r0
 80096c2:	b9b2      	cbnz	r2, 80096f2 <__hi0bits+0x36>
 80096c4:	0403      	lsls	r3, r0, #16
 80096c6:	2010      	movs	r0, #16
 80096c8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80096cc:	bf04      	itt	eq
 80096ce:	021b      	lsleq	r3, r3, #8
 80096d0:	3008      	addeq	r0, #8
 80096d2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80096d6:	bf04      	itt	eq
 80096d8:	011b      	lsleq	r3, r3, #4
 80096da:	3004      	addeq	r0, #4
 80096dc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80096e0:	bf04      	itt	eq
 80096e2:	009b      	lsleq	r3, r3, #2
 80096e4:	3002      	addeq	r0, #2
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	db06      	blt.n	80096f8 <__hi0bits+0x3c>
 80096ea:	005b      	lsls	r3, r3, #1
 80096ec:	d503      	bpl.n	80096f6 <__hi0bits+0x3a>
 80096ee:	3001      	adds	r0, #1
 80096f0:	4770      	bx	lr
 80096f2:	2000      	movs	r0, #0
 80096f4:	e7e8      	b.n	80096c8 <__hi0bits+0xc>
 80096f6:	2020      	movs	r0, #32
 80096f8:	4770      	bx	lr

080096fa <__lo0bits>:
 80096fa:	6803      	ldr	r3, [r0, #0]
 80096fc:	f013 0207 	ands.w	r2, r3, #7
 8009700:	4601      	mov	r1, r0
 8009702:	d00b      	beq.n	800971c <__lo0bits+0x22>
 8009704:	07da      	lsls	r2, r3, #31
 8009706:	d423      	bmi.n	8009750 <__lo0bits+0x56>
 8009708:	0798      	lsls	r0, r3, #30
 800970a:	bf49      	itett	mi
 800970c:	085b      	lsrmi	r3, r3, #1
 800970e:	089b      	lsrpl	r3, r3, #2
 8009710:	2001      	movmi	r0, #1
 8009712:	600b      	strmi	r3, [r1, #0]
 8009714:	bf5c      	itt	pl
 8009716:	600b      	strpl	r3, [r1, #0]
 8009718:	2002      	movpl	r0, #2
 800971a:	4770      	bx	lr
 800971c:	b298      	uxth	r0, r3
 800971e:	b9a8      	cbnz	r0, 800974c <__lo0bits+0x52>
 8009720:	0c1b      	lsrs	r3, r3, #16
 8009722:	2010      	movs	r0, #16
 8009724:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009728:	bf04      	itt	eq
 800972a:	0a1b      	lsreq	r3, r3, #8
 800972c:	3008      	addeq	r0, #8
 800972e:	071a      	lsls	r2, r3, #28
 8009730:	bf04      	itt	eq
 8009732:	091b      	lsreq	r3, r3, #4
 8009734:	3004      	addeq	r0, #4
 8009736:	079a      	lsls	r2, r3, #30
 8009738:	bf04      	itt	eq
 800973a:	089b      	lsreq	r3, r3, #2
 800973c:	3002      	addeq	r0, #2
 800973e:	07da      	lsls	r2, r3, #31
 8009740:	d402      	bmi.n	8009748 <__lo0bits+0x4e>
 8009742:	085b      	lsrs	r3, r3, #1
 8009744:	d006      	beq.n	8009754 <__lo0bits+0x5a>
 8009746:	3001      	adds	r0, #1
 8009748:	600b      	str	r3, [r1, #0]
 800974a:	4770      	bx	lr
 800974c:	4610      	mov	r0, r2
 800974e:	e7e9      	b.n	8009724 <__lo0bits+0x2a>
 8009750:	2000      	movs	r0, #0
 8009752:	4770      	bx	lr
 8009754:	2020      	movs	r0, #32
 8009756:	4770      	bx	lr

08009758 <__i2b>:
 8009758:	b510      	push	{r4, lr}
 800975a:	460c      	mov	r4, r1
 800975c:	2101      	movs	r1, #1
 800975e:	f7ff ff27 	bl	80095b0 <_Balloc>
 8009762:	2201      	movs	r2, #1
 8009764:	6144      	str	r4, [r0, #20]
 8009766:	6102      	str	r2, [r0, #16]
 8009768:	bd10      	pop	{r4, pc}

0800976a <__multiply>:
 800976a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800976e:	4614      	mov	r4, r2
 8009770:	690a      	ldr	r2, [r1, #16]
 8009772:	6923      	ldr	r3, [r4, #16]
 8009774:	429a      	cmp	r2, r3
 8009776:	bfb8      	it	lt
 8009778:	460b      	movlt	r3, r1
 800977a:	4689      	mov	r9, r1
 800977c:	bfbc      	itt	lt
 800977e:	46a1      	movlt	r9, r4
 8009780:	461c      	movlt	r4, r3
 8009782:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009786:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800978a:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800978e:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009792:	eb07 060a 	add.w	r6, r7, sl
 8009796:	429e      	cmp	r6, r3
 8009798:	bfc8      	it	gt
 800979a:	3101      	addgt	r1, #1
 800979c:	f7ff ff08 	bl	80095b0 <_Balloc>
 80097a0:	f100 0514 	add.w	r5, r0, #20
 80097a4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80097a8:	462b      	mov	r3, r5
 80097aa:	2200      	movs	r2, #0
 80097ac:	4543      	cmp	r3, r8
 80097ae:	d316      	bcc.n	80097de <__multiply+0x74>
 80097b0:	f104 0214 	add.w	r2, r4, #20
 80097b4:	f109 0114 	add.w	r1, r9, #20
 80097b8:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 80097bc:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80097c0:	9301      	str	r3, [sp, #4]
 80097c2:	9c01      	ldr	r4, [sp, #4]
 80097c4:	4294      	cmp	r4, r2
 80097c6:	4613      	mov	r3, r2
 80097c8:	d80c      	bhi.n	80097e4 <__multiply+0x7a>
 80097ca:	2e00      	cmp	r6, #0
 80097cc:	dd03      	ble.n	80097d6 <__multiply+0x6c>
 80097ce:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d054      	beq.n	8009880 <__multiply+0x116>
 80097d6:	6106      	str	r6, [r0, #16]
 80097d8:	b003      	add	sp, #12
 80097da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097de:	f843 2b04 	str.w	r2, [r3], #4
 80097e2:	e7e3      	b.n	80097ac <__multiply+0x42>
 80097e4:	f8b3 a000 	ldrh.w	sl, [r3]
 80097e8:	3204      	adds	r2, #4
 80097ea:	f1ba 0f00 	cmp.w	sl, #0
 80097ee:	d020      	beq.n	8009832 <__multiply+0xc8>
 80097f0:	46ae      	mov	lr, r5
 80097f2:	4689      	mov	r9, r1
 80097f4:	f04f 0c00 	mov.w	ip, #0
 80097f8:	f859 4b04 	ldr.w	r4, [r9], #4
 80097fc:	f8be b000 	ldrh.w	fp, [lr]
 8009800:	b2a3      	uxth	r3, r4
 8009802:	fb0a b303 	mla	r3, sl, r3, fp
 8009806:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 800980a:	f8de 4000 	ldr.w	r4, [lr]
 800980e:	4463      	add	r3, ip
 8009810:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8009814:	fb0a c40b 	mla	r4, sl, fp, ip
 8009818:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800981c:	b29b      	uxth	r3, r3
 800981e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8009822:	454f      	cmp	r7, r9
 8009824:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8009828:	f84e 3b04 	str.w	r3, [lr], #4
 800982c:	d8e4      	bhi.n	80097f8 <__multiply+0x8e>
 800982e:	f8ce c000 	str.w	ip, [lr]
 8009832:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 8009836:	f1b9 0f00 	cmp.w	r9, #0
 800983a:	d01f      	beq.n	800987c <__multiply+0x112>
 800983c:	682b      	ldr	r3, [r5, #0]
 800983e:	46ae      	mov	lr, r5
 8009840:	468c      	mov	ip, r1
 8009842:	f04f 0a00 	mov.w	sl, #0
 8009846:	f8bc 4000 	ldrh.w	r4, [ip]
 800984a:	f8be b002 	ldrh.w	fp, [lr, #2]
 800984e:	fb09 b404 	mla	r4, r9, r4, fp
 8009852:	44a2      	add	sl, r4
 8009854:	b29b      	uxth	r3, r3
 8009856:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 800985a:	f84e 3b04 	str.w	r3, [lr], #4
 800985e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009862:	f8be 4000 	ldrh.w	r4, [lr]
 8009866:	0c1b      	lsrs	r3, r3, #16
 8009868:	fb09 4303 	mla	r3, r9, r3, r4
 800986c:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 8009870:	4567      	cmp	r7, ip
 8009872:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009876:	d8e6      	bhi.n	8009846 <__multiply+0xdc>
 8009878:	f8ce 3000 	str.w	r3, [lr]
 800987c:	3504      	adds	r5, #4
 800987e:	e7a0      	b.n	80097c2 <__multiply+0x58>
 8009880:	3e01      	subs	r6, #1
 8009882:	e7a2      	b.n	80097ca <__multiply+0x60>

08009884 <__pow5mult>:
 8009884:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009888:	4615      	mov	r5, r2
 800988a:	f012 0203 	ands.w	r2, r2, #3
 800988e:	4606      	mov	r6, r0
 8009890:	460f      	mov	r7, r1
 8009892:	d007      	beq.n	80098a4 <__pow5mult+0x20>
 8009894:	3a01      	subs	r2, #1
 8009896:	4c21      	ldr	r4, [pc, #132]	; (800991c <__pow5mult+0x98>)
 8009898:	2300      	movs	r3, #0
 800989a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800989e:	f7ff fed2 	bl	8009646 <__multadd>
 80098a2:	4607      	mov	r7, r0
 80098a4:	10ad      	asrs	r5, r5, #2
 80098a6:	d035      	beq.n	8009914 <__pow5mult+0x90>
 80098a8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80098aa:	b93c      	cbnz	r4, 80098bc <__pow5mult+0x38>
 80098ac:	2010      	movs	r0, #16
 80098ae:	f7ff fe77 	bl	80095a0 <malloc>
 80098b2:	6270      	str	r0, [r6, #36]	; 0x24
 80098b4:	6044      	str	r4, [r0, #4]
 80098b6:	6084      	str	r4, [r0, #8]
 80098b8:	6004      	str	r4, [r0, #0]
 80098ba:	60c4      	str	r4, [r0, #12]
 80098bc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80098c0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80098c4:	b94c      	cbnz	r4, 80098da <__pow5mult+0x56>
 80098c6:	f240 2171 	movw	r1, #625	; 0x271
 80098ca:	4630      	mov	r0, r6
 80098cc:	f7ff ff44 	bl	8009758 <__i2b>
 80098d0:	2300      	movs	r3, #0
 80098d2:	f8c8 0008 	str.w	r0, [r8, #8]
 80098d6:	4604      	mov	r4, r0
 80098d8:	6003      	str	r3, [r0, #0]
 80098da:	f04f 0800 	mov.w	r8, #0
 80098de:	07eb      	lsls	r3, r5, #31
 80098e0:	d50a      	bpl.n	80098f8 <__pow5mult+0x74>
 80098e2:	4639      	mov	r1, r7
 80098e4:	4622      	mov	r2, r4
 80098e6:	4630      	mov	r0, r6
 80098e8:	f7ff ff3f 	bl	800976a <__multiply>
 80098ec:	4639      	mov	r1, r7
 80098ee:	4681      	mov	r9, r0
 80098f0:	4630      	mov	r0, r6
 80098f2:	f7ff fe91 	bl	8009618 <_Bfree>
 80098f6:	464f      	mov	r7, r9
 80098f8:	106d      	asrs	r5, r5, #1
 80098fa:	d00b      	beq.n	8009914 <__pow5mult+0x90>
 80098fc:	6820      	ldr	r0, [r4, #0]
 80098fe:	b938      	cbnz	r0, 8009910 <__pow5mult+0x8c>
 8009900:	4622      	mov	r2, r4
 8009902:	4621      	mov	r1, r4
 8009904:	4630      	mov	r0, r6
 8009906:	f7ff ff30 	bl	800976a <__multiply>
 800990a:	6020      	str	r0, [r4, #0]
 800990c:	f8c0 8000 	str.w	r8, [r0]
 8009910:	4604      	mov	r4, r0
 8009912:	e7e4      	b.n	80098de <__pow5mult+0x5a>
 8009914:	4638      	mov	r0, r7
 8009916:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800991a:	bf00      	nop
 800991c:	0800a688 	.word	0x0800a688

08009920 <__lshift>:
 8009920:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009924:	460c      	mov	r4, r1
 8009926:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800992a:	6923      	ldr	r3, [r4, #16]
 800992c:	6849      	ldr	r1, [r1, #4]
 800992e:	eb0a 0903 	add.w	r9, sl, r3
 8009932:	68a3      	ldr	r3, [r4, #8]
 8009934:	4607      	mov	r7, r0
 8009936:	4616      	mov	r6, r2
 8009938:	f109 0501 	add.w	r5, r9, #1
 800993c:	42ab      	cmp	r3, r5
 800993e:	db31      	blt.n	80099a4 <__lshift+0x84>
 8009940:	4638      	mov	r0, r7
 8009942:	f7ff fe35 	bl	80095b0 <_Balloc>
 8009946:	2200      	movs	r2, #0
 8009948:	4680      	mov	r8, r0
 800994a:	f100 0314 	add.w	r3, r0, #20
 800994e:	4611      	mov	r1, r2
 8009950:	4552      	cmp	r2, sl
 8009952:	db2a      	blt.n	80099aa <__lshift+0x8a>
 8009954:	6920      	ldr	r0, [r4, #16]
 8009956:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800995a:	f104 0114 	add.w	r1, r4, #20
 800995e:	f016 021f 	ands.w	r2, r6, #31
 8009962:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8009966:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 800996a:	d022      	beq.n	80099b2 <__lshift+0x92>
 800996c:	f1c2 0c20 	rsb	ip, r2, #32
 8009970:	2000      	movs	r0, #0
 8009972:	680e      	ldr	r6, [r1, #0]
 8009974:	4096      	lsls	r6, r2
 8009976:	4330      	orrs	r0, r6
 8009978:	f843 0b04 	str.w	r0, [r3], #4
 800997c:	f851 0b04 	ldr.w	r0, [r1], #4
 8009980:	458e      	cmp	lr, r1
 8009982:	fa20 f00c 	lsr.w	r0, r0, ip
 8009986:	d8f4      	bhi.n	8009972 <__lshift+0x52>
 8009988:	6018      	str	r0, [r3, #0]
 800998a:	b108      	cbz	r0, 8009990 <__lshift+0x70>
 800998c:	f109 0502 	add.w	r5, r9, #2
 8009990:	3d01      	subs	r5, #1
 8009992:	4638      	mov	r0, r7
 8009994:	f8c8 5010 	str.w	r5, [r8, #16]
 8009998:	4621      	mov	r1, r4
 800999a:	f7ff fe3d 	bl	8009618 <_Bfree>
 800999e:	4640      	mov	r0, r8
 80099a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80099a4:	3101      	adds	r1, #1
 80099a6:	005b      	lsls	r3, r3, #1
 80099a8:	e7c8      	b.n	800993c <__lshift+0x1c>
 80099aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80099ae:	3201      	adds	r2, #1
 80099b0:	e7ce      	b.n	8009950 <__lshift+0x30>
 80099b2:	3b04      	subs	r3, #4
 80099b4:	f851 2b04 	ldr.w	r2, [r1], #4
 80099b8:	f843 2f04 	str.w	r2, [r3, #4]!
 80099bc:	458e      	cmp	lr, r1
 80099be:	d8f9      	bhi.n	80099b4 <__lshift+0x94>
 80099c0:	e7e6      	b.n	8009990 <__lshift+0x70>

080099c2 <__mcmp>:
 80099c2:	6903      	ldr	r3, [r0, #16]
 80099c4:	690a      	ldr	r2, [r1, #16]
 80099c6:	1a9b      	subs	r3, r3, r2
 80099c8:	b530      	push	{r4, r5, lr}
 80099ca:	d10c      	bne.n	80099e6 <__mcmp+0x24>
 80099cc:	0092      	lsls	r2, r2, #2
 80099ce:	3014      	adds	r0, #20
 80099d0:	3114      	adds	r1, #20
 80099d2:	1884      	adds	r4, r0, r2
 80099d4:	4411      	add	r1, r2
 80099d6:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80099da:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80099de:	4295      	cmp	r5, r2
 80099e0:	d003      	beq.n	80099ea <__mcmp+0x28>
 80099e2:	d305      	bcc.n	80099f0 <__mcmp+0x2e>
 80099e4:	2301      	movs	r3, #1
 80099e6:	4618      	mov	r0, r3
 80099e8:	bd30      	pop	{r4, r5, pc}
 80099ea:	42a0      	cmp	r0, r4
 80099ec:	d3f3      	bcc.n	80099d6 <__mcmp+0x14>
 80099ee:	e7fa      	b.n	80099e6 <__mcmp+0x24>
 80099f0:	f04f 33ff 	mov.w	r3, #4294967295
 80099f4:	e7f7      	b.n	80099e6 <__mcmp+0x24>

080099f6 <__mdiff>:
 80099f6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80099fa:	460d      	mov	r5, r1
 80099fc:	4607      	mov	r7, r0
 80099fe:	4611      	mov	r1, r2
 8009a00:	4628      	mov	r0, r5
 8009a02:	4614      	mov	r4, r2
 8009a04:	f7ff ffdd 	bl	80099c2 <__mcmp>
 8009a08:	1e06      	subs	r6, r0, #0
 8009a0a:	d108      	bne.n	8009a1e <__mdiff+0x28>
 8009a0c:	4631      	mov	r1, r6
 8009a0e:	4638      	mov	r0, r7
 8009a10:	f7ff fdce 	bl	80095b0 <_Balloc>
 8009a14:	2301      	movs	r3, #1
 8009a16:	6103      	str	r3, [r0, #16]
 8009a18:	6146      	str	r6, [r0, #20]
 8009a1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a1e:	bfa4      	itt	ge
 8009a20:	4623      	movge	r3, r4
 8009a22:	462c      	movge	r4, r5
 8009a24:	4638      	mov	r0, r7
 8009a26:	6861      	ldr	r1, [r4, #4]
 8009a28:	bfa6      	itte	ge
 8009a2a:	461d      	movge	r5, r3
 8009a2c:	2600      	movge	r6, #0
 8009a2e:	2601      	movlt	r6, #1
 8009a30:	f7ff fdbe 	bl	80095b0 <_Balloc>
 8009a34:	692b      	ldr	r3, [r5, #16]
 8009a36:	60c6      	str	r6, [r0, #12]
 8009a38:	6926      	ldr	r6, [r4, #16]
 8009a3a:	f105 0914 	add.w	r9, r5, #20
 8009a3e:	f104 0214 	add.w	r2, r4, #20
 8009a42:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8009a46:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8009a4a:	f100 0514 	add.w	r5, r0, #20
 8009a4e:	f04f 0c00 	mov.w	ip, #0
 8009a52:	f852 ab04 	ldr.w	sl, [r2], #4
 8009a56:	f859 4b04 	ldr.w	r4, [r9], #4
 8009a5a:	fa1c f18a 	uxtah	r1, ip, sl
 8009a5e:	b2a3      	uxth	r3, r4
 8009a60:	1ac9      	subs	r1, r1, r3
 8009a62:	0c23      	lsrs	r3, r4, #16
 8009a64:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8009a68:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8009a6c:	b289      	uxth	r1, r1
 8009a6e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8009a72:	45c8      	cmp	r8, r9
 8009a74:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8009a78:	4696      	mov	lr, r2
 8009a7a:	f845 3b04 	str.w	r3, [r5], #4
 8009a7e:	d8e8      	bhi.n	8009a52 <__mdiff+0x5c>
 8009a80:	45be      	cmp	lr, r7
 8009a82:	d305      	bcc.n	8009a90 <__mdiff+0x9a>
 8009a84:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8009a88:	b18b      	cbz	r3, 8009aae <__mdiff+0xb8>
 8009a8a:	6106      	str	r6, [r0, #16]
 8009a8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a90:	f85e 1b04 	ldr.w	r1, [lr], #4
 8009a94:	fa1c f381 	uxtah	r3, ip, r1
 8009a98:	141a      	asrs	r2, r3, #16
 8009a9a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009a9e:	b29b      	uxth	r3, r3
 8009aa0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009aa4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009aa8:	f845 3b04 	str.w	r3, [r5], #4
 8009aac:	e7e8      	b.n	8009a80 <__mdiff+0x8a>
 8009aae:	3e01      	subs	r6, #1
 8009ab0:	e7e8      	b.n	8009a84 <__mdiff+0x8e>

08009ab2 <__d2b>:
 8009ab2:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009ab6:	460e      	mov	r6, r1
 8009ab8:	2101      	movs	r1, #1
 8009aba:	ec59 8b10 	vmov	r8, r9, d0
 8009abe:	4615      	mov	r5, r2
 8009ac0:	f7ff fd76 	bl	80095b0 <_Balloc>
 8009ac4:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8009ac8:	4607      	mov	r7, r0
 8009aca:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009ace:	bb34      	cbnz	r4, 8009b1e <__d2b+0x6c>
 8009ad0:	9301      	str	r3, [sp, #4]
 8009ad2:	f1b8 0f00 	cmp.w	r8, #0
 8009ad6:	d027      	beq.n	8009b28 <__d2b+0x76>
 8009ad8:	a802      	add	r0, sp, #8
 8009ada:	f840 8d08 	str.w	r8, [r0, #-8]!
 8009ade:	f7ff fe0c 	bl	80096fa <__lo0bits>
 8009ae2:	9900      	ldr	r1, [sp, #0]
 8009ae4:	b1f0      	cbz	r0, 8009b24 <__d2b+0x72>
 8009ae6:	9a01      	ldr	r2, [sp, #4]
 8009ae8:	f1c0 0320 	rsb	r3, r0, #32
 8009aec:	fa02 f303 	lsl.w	r3, r2, r3
 8009af0:	430b      	orrs	r3, r1
 8009af2:	40c2      	lsrs	r2, r0
 8009af4:	617b      	str	r3, [r7, #20]
 8009af6:	9201      	str	r2, [sp, #4]
 8009af8:	9b01      	ldr	r3, [sp, #4]
 8009afa:	61bb      	str	r3, [r7, #24]
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	bf14      	ite	ne
 8009b00:	2102      	movne	r1, #2
 8009b02:	2101      	moveq	r1, #1
 8009b04:	6139      	str	r1, [r7, #16]
 8009b06:	b1c4      	cbz	r4, 8009b3a <__d2b+0x88>
 8009b08:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8009b0c:	4404      	add	r4, r0
 8009b0e:	6034      	str	r4, [r6, #0]
 8009b10:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009b14:	6028      	str	r0, [r5, #0]
 8009b16:	4638      	mov	r0, r7
 8009b18:	b003      	add	sp, #12
 8009b1a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009b1e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009b22:	e7d5      	b.n	8009ad0 <__d2b+0x1e>
 8009b24:	6179      	str	r1, [r7, #20]
 8009b26:	e7e7      	b.n	8009af8 <__d2b+0x46>
 8009b28:	a801      	add	r0, sp, #4
 8009b2a:	f7ff fde6 	bl	80096fa <__lo0bits>
 8009b2e:	9b01      	ldr	r3, [sp, #4]
 8009b30:	617b      	str	r3, [r7, #20]
 8009b32:	2101      	movs	r1, #1
 8009b34:	6139      	str	r1, [r7, #16]
 8009b36:	3020      	adds	r0, #32
 8009b38:	e7e5      	b.n	8009b06 <__d2b+0x54>
 8009b3a:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8009b3e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009b42:	6030      	str	r0, [r6, #0]
 8009b44:	6918      	ldr	r0, [r3, #16]
 8009b46:	f7ff fdb9 	bl	80096bc <__hi0bits>
 8009b4a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8009b4e:	e7e1      	b.n	8009b14 <__d2b+0x62>

08009b50 <_calloc_r>:
 8009b50:	b538      	push	{r3, r4, r5, lr}
 8009b52:	fb02 f401 	mul.w	r4, r2, r1
 8009b56:	4621      	mov	r1, r4
 8009b58:	f000 f856 	bl	8009c08 <_malloc_r>
 8009b5c:	4605      	mov	r5, r0
 8009b5e:	b118      	cbz	r0, 8009b68 <_calloc_r+0x18>
 8009b60:	4622      	mov	r2, r4
 8009b62:	2100      	movs	r1, #0
 8009b64:	f7fd ff0f 	bl	8007986 <memset>
 8009b68:	4628      	mov	r0, r5
 8009b6a:	bd38      	pop	{r3, r4, r5, pc}

08009b6c <_free_r>:
 8009b6c:	b538      	push	{r3, r4, r5, lr}
 8009b6e:	4605      	mov	r5, r0
 8009b70:	2900      	cmp	r1, #0
 8009b72:	d045      	beq.n	8009c00 <_free_r+0x94>
 8009b74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009b78:	1f0c      	subs	r4, r1, #4
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	bfb8      	it	lt
 8009b7e:	18e4      	addlt	r4, r4, r3
 8009b80:	f000 fac6 	bl	800a110 <__malloc_lock>
 8009b84:	4a1f      	ldr	r2, [pc, #124]	; (8009c04 <_free_r+0x98>)
 8009b86:	6813      	ldr	r3, [r2, #0]
 8009b88:	4610      	mov	r0, r2
 8009b8a:	b933      	cbnz	r3, 8009b9a <_free_r+0x2e>
 8009b8c:	6063      	str	r3, [r4, #4]
 8009b8e:	6014      	str	r4, [r2, #0]
 8009b90:	4628      	mov	r0, r5
 8009b92:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009b96:	f000 babc 	b.w	800a112 <__malloc_unlock>
 8009b9a:	42a3      	cmp	r3, r4
 8009b9c:	d90c      	bls.n	8009bb8 <_free_r+0x4c>
 8009b9e:	6821      	ldr	r1, [r4, #0]
 8009ba0:	1862      	adds	r2, r4, r1
 8009ba2:	4293      	cmp	r3, r2
 8009ba4:	bf04      	itt	eq
 8009ba6:	681a      	ldreq	r2, [r3, #0]
 8009ba8:	685b      	ldreq	r3, [r3, #4]
 8009baa:	6063      	str	r3, [r4, #4]
 8009bac:	bf04      	itt	eq
 8009bae:	1852      	addeq	r2, r2, r1
 8009bb0:	6022      	streq	r2, [r4, #0]
 8009bb2:	6004      	str	r4, [r0, #0]
 8009bb4:	e7ec      	b.n	8009b90 <_free_r+0x24>
 8009bb6:	4613      	mov	r3, r2
 8009bb8:	685a      	ldr	r2, [r3, #4]
 8009bba:	b10a      	cbz	r2, 8009bc0 <_free_r+0x54>
 8009bbc:	42a2      	cmp	r2, r4
 8009bbe:	d9fa      	bls.n	8009bb6 <_free_r+0x4a>
 8009bc0:	6819      	ldr	r1, [r3, #0]
 8009bc2:	1858      	adds	r0, r3, r1
 8009bc4:	42a0      	cmp	r0, r4
 8009bc6:	d10b      	bne.n	8009be0 <_free_r+0x74>
 8009bc8:	6820      	ldr	r0, [r4, #0]
 8009bca:	4401      	add	r1, r0
 8009bcc:	1858      	adds	r0, r3, r1
 8009bce:	4282      	cmp	r2, r0
 8009bd0:	6019      	str	r1, [r3, #0]
 8009bd2:	d1dd      	bne.n	8009b90 <_free_r+0x24>
 8009bd4:	6810      	ldr	r0, [r2, #0]
 8009bd6:	6852      	ldr	r2, [r2, #4]
 8009bd8:	605a      	str	r2, [r3, #4]
 8009bda:	4401      	add	r1, r0
 8009bdc:	6019      	str	r1, [r3, #0]
 8009bde:	e7d7      	b.n	8009b90 <_free_r+0x24>
 8009be0:	d902      	bls.n	8009be8 <_free_r+0x7c>
 8009be2:	230c      	movs	r3, #12
 8009be4:	602b      	str	r3, [r5, #0]
 8009be6:	e7d3      	b.n	8009b90 <_free_r+0x24>
 8009be8:	6820      	ldr	r0, [r4, #0]
 8009bea:	1821      	adds	r1, r4, r0
 8009bec:	428a      	cmp	r2, r1
 8009bee:	bf04      	itt	eq
 8009bf0:	6811      	ldreq	r1, [r2, #0]
 8009bf2:	6852      	ldreq	r2, [r2, #4]
 8009bf4:	6062      	str	r2, [r4, #4]
 8009bf6:	bf04      	itt	eq
 8009bf8:	1809      	addeq	r1, r1, r0
 8009bfa:	6021      	streq	r1, [r4, #0]
 8009bfc:	605c      	str	r4, [r3, #4]
 8009bfe:	e7c7      	b.n	8009b90 <_free_r+0x24>
 8009c00:	bd38      	pop	{r3, r4, r5, pc}
 8009c02:	bf00      	nop
 8009c04:	2000073c 	.word	0x2000073c

08009c08 <_malloc_r>:
 8009c08:	b570      	push	{r4, r5, r6, lr}
 8009c0a:	1ccd      	adds	r5, r1, #3
 8009c0c:	f025 0503 	bic.w	r5, r5, #3
 8009c10:	3508      	adds	r5, #8
 8009c12:	2d0c      	cmp	r5, #12
 8009c14:	bf38      	it	cc
 8009c16:	250c      	movcc	r5, #12
 8009c18:	2d00      	cmp	r5, #0
 8009c1a:	4606      	mov	r6, r0
 8009c1c:	db01      	blt.n	8009c22 <_malloc_r+0x1a>
 8009c1e:	42a9      	cmp	r1, r5
 8009c20:	d903      	bls.n	8009c2a <_malloc_r+0x22>
 8009c22:	230c      	movs	r3, #12
 8009c24:	6033      	str	r3, [r6, #0]
 8009c26:	2000      	movs	r0, #0
 8009c28:	bd70      	pop	{r4, r5, r6, pc}
 8009c2a:	f000 fa71 	bl	800a110 <__malloc_lock>
 8009c2e:	4a23      	ldr	r2, [pc, #140]	; (8009cbc <_malloc_r+0xb4>)
 8009c30:	6814      	ldr	r4, [r2, #0]
 8009c32:	4621      	mov	r1, r4
 8009c34:	b991      	cbnz	r1, 8009c5c <_malloc_r+0x54>
 8009c36:	4c22      	ldr	r4, [pc, #136]	; (8009cc0 <_malloc_r+0xb8>)
 8009c38:	6823      	ldr	r3, [r4, #0]
 8009c3a:	b91b      	cbnz	r3, 8009c44 <_malloc_r+0x3c>
 8009c3c:	4630      	mov	r0, r6
 8009c3e:	f000 f991 	bl	8009f64 <_sbrk_r>
 8009c42:	6020      	str	r0, [r4, #0]
 8009c44:	4629      	mov	r1, r5
 8009c46:	4630      	mov	r0, r6
 8009c48:	f000 f98c 	bl	8009f64 <_sbrk_r>
 8009c4c:	1c43      	adds	r3, r0, #1
 8009c4e:	d126      	bne.n	8009c9e <_malloc_r+0x96>
 8009c50:	230c      	movs	r3, #12
 8009c52:	6033      	str	r3, [r6, #0]
 8009c54:	4630      	mov	r0, r6
 8009c56:	f000 fa5c 	bl	800a112 <__malloc_unlock>
 8009c5a:	e7e4      	b.n	8009c26 <_malloc_r+0x1e>
 8009c5c:	680b      	ldr	r3, [r1, #0]
 8009c5e:	1b5b      	subs	r3, r3, r5
 8009c60:	d41a      	bmi.n	8009c98 <_malloc_r+0x90>
 8009c62:	2b0b      	cmp	r3, #11
 8009c64:	d90f      	bls.n	8009c86 <_malloc_r+0x7e>
 8009c66:	600b      	str	r3, [r1, #0]
 8009c68:	50cd      	str	r5, [r1, r3]
 8009c6a:	18cc      	adds	r4, r1, r3
 8009c6c:	4630      	mov	r0, r6
 8009c6e:	f000 fa50 	bl	800a112 <__malloc_unlock>
 8009c72:	f104 000b 	add.w	r0, r4, #11
 8009c76:	1d23      	adds	r3, r4, #4
 8009c78:	f020 0007 	bic.w	r0, r0, #7
 8009c7c:	1ac3      	subs	r3, r0, r3
 8009c7e:	d01b      	beq.n	8009cb8 <_malloc_r+0xb0>
 8009c80:	425a      	negs	r2, r3
 8009c82:	50e2      	str	r2, [r4, r3]
 8009c84:	bd70      	pop	{r4, r5, r6, pc}
 8009c86:	428c      	cmp	r4, r1
 8009c88:	bf0d      	iteet	eq
 8009c8a:	6863      	ldreq	r3, [r4, #4]
 8009c8c:	684b      	ldrne	r3, [r1, #4]
 8009c8e:	6063      	strne	r3, [r4, #4]
 8009c90:	6013      	streq	r3, [r2, #0]
 8009c92:	bf18      	it	ne
 8009c94:	460c      	movne	r4, r1
 8009c96:	e7e9      	b.n	8009c6c <_malloc_r+0x64>
 8009c98:	460c      	mov	r4, r1
 8009c9a:	6849      	ldr	r1, [r1, #4]
 8009c9c:	e7ca      	b.n	8009c34 <_malloc_r+0x2c>
 8009c9e:	1cc4      	adds	r4, r0, #3
 8009ca0:	f024 0403 	bic.w	r4, r4, #3
 8009ca4:	42a0      	cmp	r0, r4
 8009ca6:	d005      	beq.n	8009cb4 <_malloc_r+0xac>
 8009ca8:	1a21      	subs	r1, r4, r0
 8009caa:	4630      	mov	r0, r6
 8009cac:	f000 f95a 	bl	8009f64 <_sbrk_r>
 8009cb0:	3001      	adds	r0, #1
 8009cb2:	d0cd      	beq.n	8009c50 <_malloc_r+0x48>
 8009cb4:	6025      	str	r5, [r4, #0]
 8009cb6:	e7d9      	b.n	8009c6c <_malloc_r+0x64>
 8009cb8:	bd70      	pop	{r4, r5, r6, pc}
 8009cba:	bf00      	nop
 8009cbc:	2000073c 	.word	0x2000073c
 8009cc0:	20000740 	.word	0x20000740

08009cc4 <__ssputs_r>:
 8009cc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009cc8:	688e      	ldr	r6, [r1, #8]
 8009cca:	429e      	cmp	r6, r3
 8009ccc:	4682      	mov	sl, r0
 8009cce:	460c      	mov	r4, r1
 8009cd0:	4691      	mov	r9, r2
 8009cd2:	4698      	mov	r8, r3
 8009cd4:	d835      	bhi.n	8009d42 <__ssputs_r+0x7e>
 8009cd6:	898a      	ldrh	r2, [r1, #12]
 8009cd8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009cdc:	d031      	beq.n	8009d42 <__ssputs_r+0x7e>
 8009cde:	6825      	ldr	r5, [r4, #0]
 8009ce0:	6909      	ldr	r1, [r1, #16]
 8009ce2:	1a6f      	subs	r7, r5, r1
 8009ce4:	6965      	ldr	r5, [r4, #20]
 8009ce6:	2302      	movs	r3, #2
 8009ce8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009cec:	fb95 f5f3 	sdiv	r5, r5, r3
 8009cf0:	f108 0301 	add.w	r3, r8, #1
 8009cf4:	443b      	add	r3, r7
 8009cf6:	429d      	cmp	r5, r3
 8009cf8:	bf38      	it	cc
 8009cfa:	461d      	movcc	r5, r3
 8009cfc:	0553      	lsls	r3, r2, #21
 8009cfe:	d531      	bpl.n	8009d64 <__ssputs_r+0xa0>
 8009d00:	4629      	mov	r1, r5
 8009d02:	f7ff ff81 	bl	8009c08 <_malloc_r>
 8009d06:	4606      	mov	r6, r0
 8009d08:	b950      	cbnz	r0, 8009d20 <__ssputs_r+0x5c>
 8009d0a:	230c      	movs	r3, #12
 8009d0c:	f8ca 3000 	str.w	r3, [sl]
 8009d10:	89a3      	ldrh	r3, [r4, #12]
 8009d12:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009d16:	81a3      	strh	r3, [r4, #12]
 8009d18:	f04f 30ff 	mov.w	r0, #4294967295
 8009d1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d20:	463a      	mov	r2, r7
 8009d22:	6921      	ldr	r1, [r4, #16]
 8009d24:	f7fd fe24 	bl	8007970 <memcpy>
 8009d28:	89a3      	ldrh	r3, [r4, #12]
 8009d2a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009d2e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009d32:	81a3      	strh	r3, [r4, #12]
 8009d34:	6126      	str	r6, [r4, #16]
 8009d36:	6165      	str	r5, [r4, #20]
 8009d38:	443e      	add	r6, r7
 8009d3a:	1bed      	subs	r5, r5, r7
 8009d3c:	6026      	str	r6, [r4, #0]
 8009d3e:	60a5      	str	r5, [r4, #8]
 8009d40:	4646      	mov	r6, r8
 8009d42:	4546      	cmp	r6, r8
 8009d44:	bf28      	it	cs
 8009d46:	4646      	movcs	r6, r8
 8009d48:	4632      	mov	r2, r6
 8009d4a:	4649      	mov	r1, r9
 8009d4c:	6820      	ldr	r0, [r4, #0]
 8009d4e:	f000 f9c5 	bl	800a0dc <memmove>
 8009d52:	68a3      	ldr	r3, [r4, #8]
 8009d54:	1b9b      	subs	r3, r3, r6
 8009d56:	60a3      	str	r3, [r4, #8]
 8009d58:	6823      	ldr	r3, [r4, #0]
 8009d5a:	441e      	add	r6, r3
 8009d5c:	6026      	str	r6, [r4, #0]
 8009d5e:	2000      	movs	r0, #0
 8009d60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d64:	462a      	mov	r2, r5
 8009d66:	f000 f9d5 	bl	800a114 <_realloc_r>
 8009d6a:	4606      	mov	r6, r0
 8009d6c:	2800      	cmp	r0, #0
 8009d6e:	d1e1      	bne.n	8009d34 <__ssputs_r+0x70>
 8009d70:	6921      	ldr	r1, [r4, #16]
 8009d72:	4650      	mov	r0, sl
 8009d74:	f7ff fefa 	bl	8009b6c <_free_r>
 8009d78:	e7c7      	b.n	8009d0a <__ssputs_r+0x46>
	...

08009d7c <_svfiprintf_r>:
 8009d7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d80:	b09d      	sub	sp, #116	; 0x74
 8009d82:	4680      	mov	r8, r0
 8009d84:	9303      	str	r3, [sp, #12]
 8009d86:	898b      	ldrh	r3, [r1, #12]
 8009d88:	061c      	lsls	r4, r3, #24
 8009d8a:	460d      	mov	r5, r1
 8009d8c:	4616      	mov	r6, r2
 8009d8e:	d50f      	bpl.n	8009db0 <_svfiprintf_r+0x34>
 8009d90:	690b      	ldr	r3, [r1, #16]
 8009d92:	b96b      	cbnz	r3, 8009db0 <_svfiprintf_r+0x34>
 8009d94:	2140      	movs	r1, #64	; 0x40
 8009d96:	f7ff ff37 	bl	8009c08 <_malloc_r>
 8009d9a:	6028      	str	r0, [r5, #0]
 8009d9c:	6128      	str	r0, [r5, #16]
 8009d9e:	b928      	cbnz	r0, 8009dac <_svfiprintf_r+0x30>
 8009da0:	230c      	movs	r3, #12
 8009da2:	f8c8 3000 	str.w	r3, [r8]
 8009da6:	f04f 30ff 	mov.w	r0, #4294967295
 8009daa:	e0c5      	b.n	8009f38 <_svfiprintf_r+0x1bc>
 8009dac:	2340      	movs	r3, #64	; 0x40
 8009dae:	616b      	str	r3, [r5, #20]
 8009db0:	2300      	movs	r3, #0
 8009db2:	9309      	str	r3, [sp, #36]	; 0x24
 8009db4:	2320      	movs	r3, #32
 8009db6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009dba:	2330      	movs	r3, #48	; 0x30
 8009dbc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009dc0:	f04f 0b01 	mov.w	fp, #1
 8009dc4:	4637      	mov	r7, r6
 8009dc6:	463c      	mov	r4, r7
 8009dc8:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d13c      	bne.n	8009e4a <_svfiprintf_r+0xce>
 8009dd0:	ebb7 0a06 	subs.w	sl, r7, r6
 8009dd4:	d00b      	beq.n	8009dee <_svfiprintf_r+0x72>
 8009dd6:	4653      	mov	r3, sl
 8009dd8:	4632      	mov	r2, r6
 8009dda:	4629      	mov	r1, r5
 8009ddc:	4640      	mov	r0, r8
 8009dde:	f7ff ff71 	bl	8009cc4 <__ssputs_r>
 8009de2:	3001      	adds	r0, #1
 8009de4:	f000 80a3 	beq.w	8009f2e <_svfiprintf_r+0x1b2>
 8009de8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009dea:	4453      	add	r3, sl
 8009dec:	9309      	str	r3, [sp, #36]	; 0x24
 8009dee:	783b      	ldrb	r3, [r7, #0]
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	f000 809c 	beq.w	8009f2e <_svfiprintf_r+0x1b2>
 8009df6:	2300      	movs	r3, #0
 8009df8:	f04f 32ff 	mov.w	r2, #4294967295
 8009dfc:	9304      	str	r3, [sp, #16]
 8009dfe:	9307      	str	r3, [sp, #28]
 8009e00:	9205      	str	r2, [sp, #20]
 8009e02:	9306      	str	r3, [sp, #24]
 8009e04:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009e08:	931a      	str	r3, [sp, #104]	; 0x68
 8009e0a:	2205      	movs	r2, #5
 8009e0c:	7821      	ldrb	r1, [r4, #0]
 8009e0e:	4850      	ldr	r0, [pc, #320]	; (8009f50 <_svfiprintf_r+0x1d4>)
 8009e10:	f7f6 f9e6 	bl	80001e0 <memchr>
 8009e14:	1c67      	adds	r7, r4, #1
 8009e16:	9b04      	ldr	r3, [sp, #16]
 8009e18:	b9d8      	cbnz	r0, 8009e52 <_svfiprintf_r+0xd6>
 8009e1a:	06d9      	lsls	r1, r3, #27
 8009e1c:	bf44      	itt	mi
 8009e1e:	2220      	movmi	r2, #32
 8009e20:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009e24:	071a      	lsls	r2, r3, #28
 8009e26:	bf44      	itt	mi
 8009e28:	222b      	movmi	r2, #43	; 0x2b
 8009e2a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009e2e:	7822      	ldrb	r2, [r4, #0]
 8009e30:	2a2a      	cmp	r2, #42	; 0x2a
 8009e32:	d016      	beq.n	8009e62 <_svfiprintf_r+0xe6>
 8009e34:	9a07      	ldr	r2, [sp, #28]
 8009e36:	2100      	movs	r1, #0
 8009e38:	200a      	movs	r0, #10
 8009e3a:	4627      	mov	r7, r4
 8009e3c:	3401      	adds	r4, #1
 8009e3e:	783b      	ldrb	r3, [r7, #0]
 8009e40:	3b30      	subs	r3, #48	; 0x30
 8009e42:	2b09      	cmp	r3, #9
 8009e44:	d951      	bls.n	8009eea <_svfiprintf_r+0x16e>
 8009e46:	b1c9      	cbz	r1, 8009e7c <_svfiprintf_r+0x100>
 8009e48:	e011      	b.n	8009e6e <_svfiprintf_r+0xf2>
 8009e4a:	2b25      	cmp	r3, #37	; 0x25
 8009e4c:	d0c0      	beq.n	8009dd0 <_svfiprintf_r+0x54>
 8009e4e:	4627      	mov	r7, r4
 8009e50:	e7b9      	b.n	8009dc6 <_svfiprintf_r+0x4a>
 8009e52:	4a3f      	ldr	r2, [pc, #252]	; (8009f50 <_svfiprintf_r+0x1d4>)
 8009e54:	1a80      	subs	r0, r0, r2
 8009e56:	fa0b f000 	lsl.w	r0, fp, r0
 8009e5a:	4318      	orrs	r0, r3
 8009e5c:	9004      	str	r0, [sp, #16]
 8009e5e:	463c      	mov	r4, r7
 8009e60:	e7d3      	b.n	8009e0a <_svfiprintf_r+0x8e>
 8009e62:	9a03      	ldr	r2, [sp, #12]
 8009e64:	1d11      	adds	r1, r2, #4
 8009e66:	6812      	ldr	r2, [r2, #0]
 8009e68:	9103      	str	r1, [sp, #12]
 8009e6a:	2a00      	cmp	r2, #0
 8009e6c:	db01      	blt.n	8009e72 <_svfiprintf_r+0xf6>
 8009e6e:	9207      	str	r2, [sp, #28]
 8009e70:	e004      	b.n	8009e7c <_svfiprintf_r+0x100>
 8009e72:	4252      	negs	r2, r2
 8009e74:	f043 0302 	orr.w	r3, r3, #2
 8009e78:	9207      	str	r2, [sp, #28]
 8009e7a:	9304      	str	r3, [sp, #16]
 8009e7c:	783b      	ldrb	r3, [r7, #0]
 8009e7e:	2b2e      	cmp	r3, #46	; 0x2e
 8009e80:	d10e      	bne.n	8009ea0 <_svfiprintf_r+0x124>
 8009e82:	787b      	ldrb	r3, [r7, #1]
 8009e84:	2b2a      	cmp	r3, #42	; 0x2a
 8009e86:	f107 0101 	add.w	r1, r7, #1
 8009e8a:	d132      	bne.n	8009ef2 <_svfiprintf_r+0x176>
 8009e8c:	9b03      	ldr	r3, [sp, #12]
 8009e8e:	1d1a      	adds	r2, r3, #4
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	9203      	str	r2, [sp, #12]
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	bfb8      	it	lt
 8009e98:	f04f 33ff 	movlt.w	r3, #4294967295
 8009e9c:	3702      	adds	r7, #2
 8009e9e:	9305      	str	r3, [sp, #20]
 8009ea0:	4c2c      	ldr	r4, [pc, #176]	; (8009f54 <_svfiprintf_r+0x1d8>)
 8009ea2:	7839      	ldrb	r1, [r7, #0]
 8009ea4:	2203      	movs	r2, #3
 8009ea6:	4620      	mov	r0, r4
 8009ea8:	f7f6 f99a 	bl	80001e0 <memchr>
 8009eac:	b138      	cbz	r0, 8009ebe <_svfiprintf_r+0x142>
 8009eae:	2340      	movs	r3, #64	; 0x40
 8009eb0:	1b00      	subs	r0, r0, r4
 8009eb2:	fa03 f000 	lsl.w	r0, r3, r0
 8009eb6:	9b04      	ldr	r3, [sp, #16]
 8009eb8:	4303      	orrs	r3, r0
 8009eba:	9304      	str	r3, [sp, #16]
 8009ebc:	3701      	adds	r7, #1
 8009ebe:	7839      	ldrb	r1, [r7, #0]
 8009ec0:	4825      	ldr	r0, [pc, #148]	; (8009f58 <_svfiprintf_r+0x1dc>)
 8009ec2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009ec6:	2206      	movs	r2, #6
 8009ec8:	1c7e      	adds	r6, r7, #1
 8009eca:	f7f6 f989 	bl	80001e0 <memchr>
 8009ece:	2800      	cmp	r0, #0
 8009ed0:	d035      	beq.n	8009f3e <_svfiprintf_r+0x1c2>
 8009ed2:	4b22      	ldr	r3, [pc, #136]	; (8009f5c <_svfiprintf_r+0x1e0>)
 8009ed4:	b9fb      	cbnz	r3, 8009f16 <_svfiprintf_r+0x19a>
 8009ed6:	9b03      	ldr	r3, [sp, #12]
 8009ed8:	3307      	adds	r3, #7
 8009eda:	f023 0307 	bic.w	r3, r3, #7
 8009ede:	3308      	adds	r3, #8
 8009ee0:	9303      	str	r3, [sp, #12]
 8009ee2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ee4:	444b      	add	r3, r9
 8009ee6:	9309      	str	r3, [sp, #36]	; 0x24
 8009ee8:	e76c      	b.n	8009dc4 <_svfiprintf_r+0x48>
 8009eea:	fb00 3202 	mla	r2, r0, r2, r3
 8009eee:	2101      	movs	r1, #1
 8009ef0:	e7a3      	b.n	8009e3a <_svfiprintf_r+0xbe>
 8009ef2:	2300      	movs	r3, #0
 8009ef4:	9305      	str	r3, [sp, #20]
 8009ef6:	4618      	mov	r0, r3
 8009ef8:	240a      	movs	r4, #10
 8009efa:	460f      	mov	r7, r1
 8009efc:	3101      	adds	r1, #1
 8009efe:	783a      	ldrb	r2, [r7, #0]
 8009f00:	3a30      	subs	r2, #48	; 0x30
 8009f02:	2a09      	cmp	r2, #9
 8009f04:	d903      	bls.n	8009f0e <_svfiprintf_r+0x192>
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d0ca      	beq.n	8009ea0 <_svfiprintf_r+0x124>
 8009f0a:	9005      	str	r0, [sp, #20]
 8009f0c:	e7c8      	b.n	8009ea0 <_svfiprintf_r+0x124>
 8009f0e:	fb04 2000 	mla	r0, r4, r0, r2
 8009f12:	2301      	movs	r3, #1
 8009f14:	e7f1      	b.n	8009efa <_svfiprintf_r+0x17e>
 8009f16:	ab03      	add	r3, sp, #12
 8009f18:	9300      	str	r3, [sp, #0]
 8009f1a:	462a      	mov	r2, r5
 8009f1c:	4b10      	ldr	r3, [pc, #64]	; (8009f60 <_svfiprintf_r+0x1e4>)
 8009f1e:	a904      	add	r1, sp, #16
 8009f20:	4640      	mov	r0, r8
 8009f22:	f7fd fdcf 	bl	8007ac4 <_printf_float>
 8009f26:	f1b0 3fff 	cmp.w	r0, #4294967295
 8009f2a:	4681      	mov	r9, r0
 8009f2c:	d1d9      	bne.n	8009ee2 <_svfiprintf_r+0x166>
 8009f2e:	89ab      	ldrh	r3, [r5, #12]
 8009f30:	065b      	lsls	r3, r3, #25
 8009f32:	f53f af38 	bmi.w	8009da6 <_svfiprintf_r+0x2a>
 8009f36:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009f38:	b01d      	add	sp, #116	; 0x74
 8009f3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f3e:	ab03      	add	r3, sp, #12
 8009f40:	9300      	str	r3, [sp, #0]
 8009f42:	462a      	mov	r2, r5
 8009f44:	4b06      	ldr	r3, [pc, #24]	; (8009f60 <_svfiprintf_r+0x1e4>)
 8009f46:	a904      	add	r1, sp, #16
 8009f48:	4640      	mov	r0, r8
 8009f4a:	f7fe f871 	bl	8008030 <_printf_i>
 8009f4e:	e7ea      	b.n	8009f26 <_svfiprintf_r+0x1aa>
 8009f50:	0800a694 	.word	0x0800a694
 8009f54:	0800a69a 	.word	0x0800a69a
 8009f58:	0800a69e 	.word	0x0800a69e
 8009f5c:	08007ac5 	.word	0x08007ac5
 8009f60:	08009cc5 	.word	0x08009cc5

08009f64 <_sbrk_r>:
 8009f64:	b538      	push	{r3, r4, r5, lr}
 8009f66:	4c06      	ldr	r4, [pc, #24]	; (8009f80 <_sbrk_r+0x1c>)
 8009f68:	2300      	movs	r3, #0
 8009f6a:	4605      	mov	r5, r0
 8009f6c:	4608      	mov	r0, r1
 8009f6e:	6023      	str	r3, [r4, #0]
 8009f70:	f000 f946 	bl	800a200 <_sbrk>
 8009f74:	1c43      	adds	r3, r0, #1
 8009f76:	d102      	bne.n	8009f7e <_sbrk_r+0x1a>
 8009f78:	6823      	ldr	r3, [r4, #0]
 8009f7a:	b103      	cbz	r3, 8009f7e <_sbrk_r+0x1a>
 8009f7c:	602b      	str	r3, [r5, #0]
 8009f7e:	bd38      	pop	{r3, r4, r5, pc}
 8009f80:	20000f58 	.word	0x20000f58

08009f84 <__sread>:
 8009f84:	b510      	push	{r4, lr}
 8009f86:	460c      	mov	r4, r1
 8009f88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f8c:	f000 f8e8 	bl	800a160 <_read_r>
 8009f90:	2800      	cmp	r0, #0
 8009f92:	bfab      	itete	ge
 8009f94:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009f96:	89a3      	ldrhlt	r3, [r4, #12]
 8009f98:	181b      	addge	r3, r3, r0
 8009f9a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009f9e:	bfac      	ite	ge
 8009fa0:	6563      	strge	r3, [r4, #84]	; 0x54
 8009fa2:	81a3      	strhlt	r3, [r4, #12]
 8009fa4:	bd10      	pop	{r4, pc}

08009fa6 <__swrite>:
 8009fa6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009faa:	461f      	mov	r7, r3
 8009fac:	898b      	ldrh	r3, [r1, #12]
 8009fae:	05db      	lsls	r3, r3, #23
 8009fb0:	4605      	mov	r5, r0
 8009fb2:	460c      	mov	r4, r1
 8009fb4:	4616      	mov	r6, r2
 8009fb6:	d505      	bpl.n	8009fc4 <__swrite+0x1e>
 8009fb8:	2302      	movs	r3, #2
 8009fba:	2200      	movs	r2, #0
 8009fbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009fc0:	f000 f868 	bl	800a094 <_lseek_r>
 8009fc4:	89a3      	ldrh	r3, [r4, #12]
 8009fc6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009fca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009fce:	81a3      	strh	r3, [r4, #12]
 8009fd0:	4632      	mov	r2, r6
 8009fd2:	463b      	mov	r3, r7
 8009fd4:	4628      	mov	r0, r5
 8009fd6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009fda:	f000 b817 	b.w	800a00c <_write_r>

08009fde <__sseek>:
 8009fde:	b510      	push	{r4, lr}
 8009fe0:	460c      	mov	r4, r1
 8009fe2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009fe6:	f000 f855 	bl	800a094 <_lseek_r>
 8009fea:	1c43      	adds	r3, r0, #1
 8009fec:	89a3      	ldrh	r3, [r4, #12]
 8009fee:	bf15      	itete	ne
 8009ff0:	6560      	strne	r0, [r4, #84]	; 0x54
 8009ff2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009ff6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009ffa:	81a3      	strheq	r3, [r4, #12]
 8009ffc:	bf18      	it	ne
 8009ffe:	81a3      	strhne	r3, [r4, #12]
 800a000:	bd10      	pop	{r4, pc}

0800a002 <__sclose>:
 800a002:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a006:	f000 b813 	b.w	800a030 <_close_r>
	...

0800a00c <_write_r>:
 800a00c:	b538      	push	{r3, r4, r5, lr}
 800a00e:	4c07      	ldr	r4, [pc, #28]	; (800a02c <_write_r+0x20>)
 800a010:	4605      	mov	r5, r0
 800a012:	4608      	mov	r0, r1
 800a014:	4611      	mov	r1, r2
 800a016:	2200      	movs	r2, #0
 800a018:	6022      	str	r2, [r4, #0]
 800a01a:	461a      	mov	r2, r3
 800a01c:	f000 f8fe 	bl	800a21c <_write>
 800a020:	1c43      	adds	r3, r0, #1
 800a022:	d102      	bne.n	800a02a <_write_r+0x1e>
 800a024:	6823      	ldr	r3, [r4, #0]
 800a026:	b103      	cbz	r3, 800a02a <_write_r+0x1e>
 800a028:	602b      	str	r3, [r5, #0]
 800a02a:	bd38      	pop	{r3, r4, r5, pc}
 800a02c:	20000f58 	.word	0x20000f58

0800a030 <_close_r>:
 800a030:	b538      	push	{r3, r4, r5, lr}
 800a032:	4c06      	ldr	r4, [pc, #24]	; (800a04c <_close_r+0x1c>)
 800a034:	2300      	movs	r3, #0
 800a036:	4605      	mov	r5, r0
 800a038:	4608      	mov	r0, r1
 800a03a:	6023      	str	r3, [r4, #0]
 800a03c:	f000 f8b8 	bl	800a1b0 <_close>
 800a040:	1c43      	adds	r3, r0, #1
 800a042:	d102      	bne.n	800a04a <_close_r+0x1a>
 800a044:	6823      	ldr	r3, [r4, #0]
 800a046:	b103      	cbz	r3, 800a04a <_close_r+0x1a>
 800a048:	602b      	str	r3, [r5, #0]
 800a04a:	bd38      	pop	{r3, r4, r5, pc}
 800a04c:	20000f58 	.word	0x20000f58

0800a050 <_fstat_r>:
 800a050:	b538      	push	{r3, r4, r5, lr}
 800a052:	4c07      	ldr	r4, [pc, #28]	; (800a070 <_fstat_r+0x20>)
 800a054:	2300      	movs	r3, #0
 800a056:	4605      	mov	r5, r0
 800a058:	4608      	mov	r0, r1
 800a05a:	4611      	mov	r1, r2
 800a05c:	6023      	str	r3, [r4, #0]
 800a05e:	f000 f8af 	bl	800a1c0 <_fstat>
 800a062:	1c43      	adds	r3, r0, #1
 800a064:	d102      	bne.n	800a06c <_fstat_r+0x1c>
 800a066:	6823      	ldr	r3, [r4, #0]
 800a068:	b103      	cbz	r3, 800a06c <_fstat_r+0x1c>
 800a06a:	602b      	str	r3, [r5, #0]
 800a06c:	bd38      	pop	{r3, r4, r5, pc}
 800a06e:	bf00      	nop
 800a070:	20000f58 	.word	0x20000f58

0800a074 <_isatty_r>:
 800a074:	b538      	push	{r3, r4, r5, lr}
 800a076:	4c06      	ldr	r4, [pc, #24]	; (800a090 <_isatty_r+0x1c>)
 800a078:	2300      	movs	r3, #0
 800a07a:	4605      	mov	r5, r0
 800a07c:	4608      	mov	r0, r1
 800a07e:	6023      	str	r3, [r4, #0]
 800a080:	f000 f8a6 	bl	800a1d0 <_isatty>
 800a084:	1c43      	adds	r3, r0, #1
 800a086:	d102      	bne.n	800a08e <_isatty_r+0x1a>
 800a088:	6823      	ldr	r3, [r4, #0]
 800a08a:	b103      	cbz	r3, 800a08e <_isatty_r+0x1a>
 800a08c:	602b      	str	r3, [r5, #0]
 800a08e:	bd38      	pop	{r3, r4, r5, pc}
 800a090:	20000f58 	.word	0x20000f58

0800a094 <_lseek_r>:
 800a094:	b538      	push	{r3, r4, r5, lr}
 800a096:	4c07      	ldr	r4, [pc, #28]	; (800a0b4 <_lseek_r+0x20>)
 800a098:	4605      	mov	r5, r0
 800a09a:	4608      	mov	r0, r1
 800a09c:	4611      	mov	r1, r2
 800a09e:	2200      	movs	r2, #0
 800a0a0:	6022      	str	r2, [r4, #0]
 800a0a2:	461a      	mov	r2, r3
 800a0a4:	f000 f89c 	bl	800a1e0 <_lseek>
 800a0a8:	1c43      	adds	r3, r0, #1
 800a0aa:	d102      	bne.n	800a0b2 <_lseek_r+0x1e>
 800a0ac:	6823      	ldr	r3, [r4, #0]
 800a0ae:	b103      	cbz	r3, 800a0b2 <_lseek_r+0x1e>
 800a0b0:	602b      	str	r3, [r5, #0]
 800a0b2:	bd38      	pop	{r3, r4, r5, pc}
 800a0b4:	20000f58 	.word	0x20000f58

0800a0b8 <__ascii_mbtowc>:
 800a0b8:	b082      	sub	sp, #8
 800a0ba:	b901      	cbnz	r1, 800a0be <__ascii_mbtowc+0x6>
 800a0bc:	a901      	add	r1, sp, #4
 800a0be:	b142      	cbz	r2, 800a0d2 <__ascii_mbtowc+0x1a>
 800a0c0:	b14b      	cbz	r3, 800a0d6 <__ascii_mbtowc+0x1e>
 800a0c2:	7813      	ldrb	r3, [r2, #0]
 800a0c4:	600b      	str	r3, [r1, #0]
 800a0c6:	7812      	ldrb	r2, [r2, #0]
 800a0c8:	1c10      	adds	r0, r2, #0
 800a0ca:	bf18      	it	ne
 800a0cc:	2001      	movne	r0, #1
 800a0ce:	b002      	add	sp, #8
 800a0d0:	4770      	bx	lr
 800a0d2:	4610      	mov	r0, r2
 800a0d4:	e7fb      	b.n	800a0ce <__ascii_mbtowc+0x16>
 800a0d6:	f06f 0001 	mvn.w	r0, #1
 800a0da:	e7f8      	b.n	800a0ce <__ascii_mbtowc+0x16>

0800a0dc <memmove>:
 800a0dc:	4288      	cmp	r0, r1
 800a0de:	b510      	push	{r4, lr}
 800a0e0:	eb01 0302 	add.w	r3, r1, r2
 800a0e4:	d803      	bhi.n	800a0ee <memmove+0x12>
 800a0e6:	1e42      	subs	r2, r0, #1
 800a0e8:	4299      	cmp	r1, r3
 800a0ea:	d10c      	bne.n	800a106 <memmove+0x2a>
 800a0ec:	bd10      	pop	{r4, pc}
 800a0ee:	4298      	cmp	r0, r3
 800a0f0:	d2f9      	bcs.n	800a0e6 <memmove+0xa>
 800a0f2:	1881      	adds	r1, r0, r2
 800a0f4:	1ad2      	subs	r2, r2, r3
 800a0f6:	42d3      	cmn	r3, r2
 800a0f8:	d100      	bne.n	800a0fc <memmove+0x20>
 800a0fa:	bd10      	pop	{r4, pc}
 800a0fc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a100:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800a104:	e7f7      	b.n	800a0f6 <memmove+0x1a>
 800a106:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a10a:	f802 4f01 	strb.w	r4, [r2, #1]!
 800a10e:	e7eb      	b.n	800a0e8 <memmove+0xc>

0800a110 <__malloc_lock>:
 800a110:	4770      	bx	lr

0800a112 <__malloc_unlock>:
 800a112:	4770      	bx	lr

0800a114 <_realloc_r>:
 800a114:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a116:	4607      	mov	r7, r0
 800a118:	4614      	mov	r4, r2
 800a11a:	460e      	mov	r6, r1
 800a11c:	b921      	cbnz	r1, 800a128 <_realloc_r+0x14>
 800a11e:	4611      	mov	r1, r2
 800a120:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a124:	f7ff bd70 	b.w	8009c08 <_malloc_r>
 800a128:	b922      	cbnz	r2, 800a134 <_realloc_r+0x20>
 800a12a:	f7ff fd1f 	bl	8009b6c <_free_r>
 800a12e:	4625      	mov	r5, r4
 800a130:	4628      	mov	r0, r5
 800a132:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a134:	f000 f833 	bl	800a19e <_malloc_usable_size_r>
 800a138:	4284      	cmp	r4, r0
 800a13a:	d90f      	bls.n	800a15c <_realloc_r+0x48>
 800a13c:	4621      	mov	r1, r4
 800a13e:	4638      	mov	r0, r7
 800a140:	f7ff fd62 	bl	8009c08 <_malloc_r>
 800a144:	4605      	mov	r5, r0
 800a146:	2800      	cmp	r0, #0
 800a148:	d0f2      	beq.n	800a130 <_realloc_r+0x1c>
 800a14a:	4631      	mov	r1, r6
 800a14c:	4622      	mov	r2, r4
 800a14e:	f7fd fc0f 	bl	8007970 <memcpy>
 800a152:	4631      	mov	r1, r6
 800a154:	4638      	mov	r0, r7
 800a156:	f7ff fd09 	bl	8009b6c <_free_r>
 800a15a:	e7e9      	b.n	800a130 <_realloc_r+0x1c>
 800a15c:	4635      	mov	r5, r6
 800a15e:	e7e7      	b.n	800a130 <_realloc_r+0x1c>

0800a160 <_read_r>:
 800a160:	b538      	push	{r3, r4, r5, lr}
 800a162:	4c07      	ldr	r4, [pc, #28]	; (800a180 <_read_r+0x20>)
 800a164:	4605      	mov	r5, r0
 800a166:	4608      	mov	r0, r1
 800a168:	4611      	mov	r1, r2
 800a16a:	2200      	movs	r2, #0
 800a16c:	6022      	str	r2, [r4, #0]
 800a16e:	461a      	mov	r2, r3
 800a170:	f000 f83e 	bl	800a1f0 <_read>
 800a174:	1c43      	adds	r3, r0, #1
 800a176:	d102      	bne.n	800a17e <_read_r+0x1e>
 800a178:	6823      	ldr	r3, [r4, #0]
 800a17a:	b103      	cbz	r3, 800a17e <_read_r+0x1e>
 800a17c:	602b      	str	r3, [r5, #0]
 800a17e:	bd38      	pop	{r3, r4, r5, pc}
 800a180:	20000f58 	.word	0x20000f58

0800a184 <__ascii_wctomb>:
 800a184:	b149      	cbz	r1, 800a19a <__ascii_wctomb+0x16>
 800a186:	2aff      	cmp	r2, #255	; 0xff
 800a188:	bf85      	ittet	hi
 800a18a:	238a      	movhi	r3, #138	; 0x8a
 800a18c:	6003      	strhi	r3, [r0, #0]
 800a18e:	700a      	strbls	r2, [r1, #0]
 800a190:	f04f 30ff 	movhi.w	r0, #4294967295
 800a194:	bf98      	it	ls
 800a196:	2001      	movls	r0, #1
 800a198:	4770      	bx	lr
 800a19a:	4608      	mov	r0, r1
 800a19c:	4770      	bx	lr

0800a19e <_malloc_usable_size_r>:
 800a19e:	f851 0c04 	ldr.w	r0, [r1, #-4]
 800a1a2:	2800      	cmp	r0, #0
 800a1a4:	f1a0 0004 	sub.w	r0, r0, #4
 800a1a8:	bfbc      	itt	lt
 800a1aa:	580b      	ldrlt	r3, [r1, r0]
 800a1ac:	18c0      	addlt	r0, r0, r3
 800a1ae:	4770      	bx	lr

0800a1b0 <_close>:
 800a1b0:	4b02      	ldr	r3, [pc, #8]	; (800a1bc <_close+0xc>)
 800a1b2:	2258      	movs	r2, #88	; 0x58
 800a1b4:	601a      	str	r2, [r3, #0]
 800a1b6:	f04f 30ff 	mov.w	r0, #4294967295
 800a1ba:	4770      	bx	lr
 800a1bc:	20000f58 	.word	0x20000f58

0800a1c0 <_fstat>:
 800a1c0:	4b02      	ldr	r3, [pc, #8]	; (800a1cc <_fstat+0xc>)
 800a1c2:	2258      	movs	r2, #88	; 0x58
 800a1c4:	601a      	str	r2, [r3, #0]
 800a1c6:	f04f 30ff 	mov.w	r0, #4294967295
 800a1ca:	4770      	bx	lr
 800a1cc:	20000f58 	.word	0x20000f58

0800a1d0 <_isatty>:
 800a1d0:	4b02      	ldr	r3, [pc, #8]	; (800a1dc <_isatty+0xc>)
 800a1d2:	2258      	movs	r2, #88	; 0x58
 800a1d4:	601a      	str	r2, [r3, #0]
 800a1d6:	2000      	movs	r0, #0
 800a1d8:	4770      	bx	lr
 800a1da:	bf00      	nop
 800a1dc:	20000f58 	.word	0x20000f58

0800a1e0 <_lseek>:
 800a1e0:	4b02      	ldr	r3, [pc, #8]	; (800a1ec <_lseek+0xc>)
 800a1e2:	2258      	movs	r2, #88	; 0x58
 800a1e4:	601a      	str	r2, [r3, #0]
 800a1e6:	f04f 30ff 	mov.w	r0, #4294967295
 800a1ea:	4770      	bx	lr
 800a1ec:	20000f58 	.word	0x20000f58

0800a1f0 <_read>:
 800a1f0:	4b02      	ldr	r3, [pc, #8]	; (800a1fc <_read+0xc>)
 800a1f2:	2258      	movs	r2, #88	; 0x58
 800a1f4:	601a      	str	r2, [r3, #0]
 800a1f6:	f04f 30ff 	mov.w	r0, #4294967295
 800a1fa:	4770      	bx	lr
 800a1fc:	20000f58 	.word	0x20000f58

0800a200 <_sbrk>:
 800a200:	4b04      	ldr	r3, [pc, #16]	; (800a214 <_sbrk+0x14>)
 800a202:	6819      	ldr	r1, [r3, #0]
 800a204:	4602      	mov	r2, r0
 800a206:	b909      	cbnz	r1, 800a20c <_sbrk+0xc>
 800a208:	4903      	ldr	r1, [pc, #12]	; (800a218 <_sbrk+0x18>)
 800a20a:	6019      	str	r1, [r3, #0]
 800a20c:	6818      	ldr	r0, [r3, #0]
 800a20e:	4402      	add	r2, r0
 800a210:	601a      	str	r2, [r3, #0]
 800a212:	4770      	bx	lr
 800a214:	20000744 	.word	0x20000744
 800a218:	20000f5c 	.word	0x20000f5c

0800a21c <_write>:
 800a21c:	4b02      	ldr	r3, [pc, #8]	; (800a228 <_write+0xc>)
 800a21e:	2258      	movs	r2, #88	; 0x58
 800a220:	601a      	str	r2, [r3, #0]
 800a222:	f04f 30ff 	mov.w	r0, #4294967295
 800a226:	4770      	bx	lr
 800a228:	20000f58 	.word	0x20000f58

0800a22c <_init>:
 800a22c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a22e:	bf00      	nop
 800a230:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a232:	bc08      	pop	{r3}
 800a234:	469e      	mov	lr, r3
 800a236:	4770      	bx	lr

0800a238 <_fini>:
 800a238:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a23a:	bf00      	nop
 800a23c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a23e:	bc08      	pop	{r3}
 800a240:	469e      	mov	lr, r3
 800a242:	4770      	bx	lr
