// Seed: 4210990941
module module_0;
  wand id_1 = -1'b0;
endmodule
module module_1 (
    input  tri1  id_0,
    output wire  id_1,
    output tri1  id_2#(.id_11(1)),
    input  tri   id_3,
    input  tri0  id_4,
    output tri1  id_5,
    input  uwire id_6,
    output wor   id_7,
    output wire  id_8,
    output wand  id_9
);
  logic [-1 'b0 : 1] id_12;
  wire id_13;
  module_0 modCall_1 ();
  assign id_1 = id_12;
  assign id_2 = -1;
  logic id_14 = -1;
  logic id_15;
  ;
  wire id_16;
  wire id_17;
  wire id_18;
endmodule
