vhdl camera_interface_v1_00_a C:\FPGA_leet\pcores\camera_interface_v1_00_a/hdl/vhdl/ram_block3P.vhd
vhdl camera_interface_v1_00_a C:\FPGA_leet\pcores\camera_interface_v1_00_a/hdl/vhdl/QVGA_to_128x64.vhd
vhdl camera_interface_v1_00_a C:\FPGA_leet\pcores\camera_interface_v1_00_a/hdl/vhdl/Shift_register.vhd
vhdl camera_interface_v1_00_a C:\FPGA_leet\pcores\camera_interface_v1_00_a/hdl/vhdl/camera_config.vhd
vhdl camera_interface_v1_00_a C:\FPGA_leet\pcores\camera_interface_v1_00_a/hdl/vhdl/camera_interface.vhd
vhdl camera_interface_v1_00_a C:\FPGA_leet\pcores\camera_interface_v1_00_a/hdl/vhdl/camera_sync.vhd
vhdl camera_interface_v1_00_a C:\FPGA_leet\pcores\camera_interface_v1_00_a/hdl/vhdl/gen_start.vhd
vhdl camera_interface_v1_00_a C:\FPGA_leet\pcores\camera_interface_v1_00_a/hdl/vhdl/gen_stop1.vhd
vhdl camera_interface_v1_00_a C:\FPGA_leet\pcores\camera_interface_v1_00_a/hdl/vhdl/image_capture.vhd
vhdl camera_interface_v1_00_a C:\FPGA_leet\pcores\camera_interface_v1_00_a/hdl/vhdl/program_regs_OV9650.vhd
vhdl camera_interface_v1_00_a C:\FPGA_leet\pcores\camera_interface_v1_00_a/hdl/vhdl/ram_block2P.vhd
vhdl camera_interface_v1_00_a C:\FPGA_leet\pcores\camera_interface_v1_00_a/hdl/vhdl/read_cycle.vhd
vhdl camera_interface_v1_00_a C:\FPGA_leet\pcores\camera_interface_v1_00_a/hdl/vhdl/read_data.vhd
vhdl camera_interface_v1_00_a C:\FPGA_leet\pcores\camera_interface_v1_00_a/hdl/vhdl/types.vhd
vhdl camera_interface_v1_00_a C:\FPGA_leet\pcores\camera_interface_v1_00_a/hdl/vhdl/write_cycle.vhd
vhdl camera_interface_v1_00_a C:\FPGA_leet\pcores\camera_interface_v1_00_a/hdl/vhdl/write_data.vhd
vhdl work ../hdl/system_camera_interface_0_wrapper.vhd
