

================================================================
== Vitis HLS Report for 'v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3'
================================================================
* Date:           Thu Jul 18 12:04:22 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.142 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  |                    Pipeline                   |
    |   min   |   max   |    min   |    max    | min |  max |                      Type                     |
    +---------+---------+----------+-----------+-----+------+-----------------------------------------------+
    |       67|     3843|  0.670 us|  38.430 us|   65|  3841|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+-----------+-----+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_465_3  |       65|     3841|         3|          1|          1|  64 ~ 3840|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     69|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     76|    -|
|Register         |        -|    -|      67|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      67|    145|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln465_fu_149_p2               |         +|   0|  0|  12|          12|           1|
    |and_ln476_1_fu_193_p2             |       and|   0|  0|   1|           1|           1|
    |and_ln476_2_fu_187_p2             |       and|   0|  0|   1|           1|           1|
    |and_ln476_4_fu_199_p2             |       and|   0|  0|   1|           1|           1|
    |and_ln476_fu_181_p2               |       and|   0|  0|   1|           1|           1|
    |ap_condition_126                  |       and|   0|  0|   1|           1|           1|
    |ap_predicate_op38_read_state2     |       and|   0|  0|   1|           1|           1|
    |icmp_ln465_fu_143_p2              |      icmp|   0|  0|  12|          12|          12|
    |icmp_ln477_fu_163_p2              |      icmp|   0|  0|  16|          16|          16|
    |icmp_ln478_fu_175_p2              |      icmp|   0|  0|  17|          17|          17|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   1|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   1|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln477_fu_169_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  69|          67|          58|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                         |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125  |  13|          3|   24|         72|
    |ap_sig_allocacmp_x_13                           |   9|          2|   12|         24|
    |outLayer1_blk_n                                 |   9|          2|    1|          2|
    |outLayer2_blk_n                                 |   9|          2|    1|          2|
    |srcLayer2x_blk_n                                |   9|          2|    1|          2|
    |x_fu_66                                         |   9|          2|   12|         24|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           |  76|         17|   53|        130|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |and_ln476_4_reg_221                             |   1|   0|    1|          0|
    |ap_CS_fsm                                       |   1|   0|    1|          0|
    |ap_done_reg                                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_p_0_0_0_218_in_in_reg_125  |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter2_p_0_0_0_218_in_in_reg_125  |  24|   0|   24|          0|
    |icmp_ln465_reg_217                              |   1|   0|    1|          0|
    |x_fu_66                                         |  12|   0|   12|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           |  67|   0|   67|          0|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+---------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  v_mix_core_alpha<false, false>.10_Pipeline_VITIS_LOOP_465_3|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  v_mix_core_alpha<false, false>.10_Pipeline_VITIS_LOOP_465_3|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  v_mix_core_alpha<false, false>.10_Pipeline_VITIS_LOOP_465_3|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  v_mix_core_alpha<false, false>.10_Pipeline_VITIS_LOOP_465_3|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  v_mix_core_alpha<false, false>.10_Pipeline_VITIS_LOOP_465_3|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  v_mix_core_alpha<false, false>.10_Pipeline_VITIS_LOOP_465_3|  return value|
|outLayer1_dout             |   in|   24|     ap_fifo|                                                    outLayer1|       pointer|
|outLayer1_num_data_valid   |   in|    3|     ap_fifo|                                                    outLayer1|       pointer|
|outLayer1_fifo_cap         |   in|    3|     ap_fifo|                                                    outLayer1|       pointer|
|outLayer1_empty_n          |   in|    1|     ap_fifo|                                                    outLayer1|       pointer|
|outLayer1_read             |  out|    1|     ap_fifo|                                                    outLayer1|       pointer|
|srcLayer2x_dout            |   in|   24|     ap_fifo|                                                   srcLayer2x|       pointer|
|srcLayer2x_num_data_valid  |   in|    3|     ap_fifo|                                                   srcLayer2x|       pointer|
|srcLayer2x_fifo_cap        |   in|    3|     ap_fifo|                                                   srcLayer2x|       pointer|
|srcLayer2x_empty_n         |   in|    1|     ap_fifo|                                                   srcLayer2x|       pointer|
|srcLayer2x_read            |  out|    1|     ap_fifo|                                                   srcLayer2x|       pointer|
|outLayer2_din              |  out|   24|     ap_fifo|                                                    outLayer2|       pointer|
|outLayer2_num_data_valid   |   in|    3|     ap_fifo|                                                    outLayer2|       pointer|
|outLayer2_fifo_cap         |   in|    3|     ap_fifo|                                                    outLayer2|       pointer|
|outLayer2_full_n           |   in|    1|     ap_fifo|                                                    outLayer2|       pointer|
|outLayer2_write            |  out|    1|     ap_fifo|                                                    outLayer2|       pointer|
|hwReg_0_val                |   in|   12|   ap_stable|                                                  hwReg_0_val|        scalar|
|layerStartX                |   in|   16|     ap_none|                                                  layerStartX|        scalar|
|add71                      |   in|   17|     ap_none|                                                        add71|        scalar|
|notrhs                     |   in|    1|     ap_none|                                                       notrhs|        scalar|
|rev5                       |   in|    1|     ap_none|                                                         rev5|        scalar|
|empty                      |   in|    1|     ap_none|                                                        empty|        scalar|
+---------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.14>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:440]   --->   Operation 6 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i12 %hwReg_0_val, void "   --->   Operation 7 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %outLayer1, void @empty_17, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcLayer2x, void @empty_17, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %outLayer2, void @empty_17, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %empty" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:445]   --->   Operation 11 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%rev5_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %rev5" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:445]   --->   Operation 12 'read' 'rev5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%notrhs_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %notrhs" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:445]   --->   Operation 13 'read' 'notrhs_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%add71_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %add71" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:445]   --->   Operation 14 'read' 'add71_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%layerStartX_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layerStartX" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:445]   --->   Operation 15 'read' 'layerStartX_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%hwReg_0_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %hwReg_0_val" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:445]   --->   Operation 16 'read' 'hwReg_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.29ns)   --->   "%store_ln440 = store i12 0, i12 %x" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:440]   --->   Operation 17 'store' 'store_ln440' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln465 = br void %for.body51" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:465]   --->   Operation 18 'br' 'br_ln465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_13 = load i12 %x" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:465]   --->   Operation 19 'load' 'x_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.54ns)   --->   "%icmp_ln465 = icmp_eq  i12 %x_13, i12 %hwReg_0_val_read" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:465]   --->   Operation 20 'icmp' 'icmp_ln465' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 3840, i64 0"   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.54ns)   --->   "%add_ln465 = add i12 %x_13, i12 1" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:465]   --->   Operation 22 'add' 'add_ln465' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln465 = br i1 %icmp_ln465, void %for.body51.split, void %for.inc111.loopexit.exitStub" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:465]   --->   Operation 23 'br' 'br_ln465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln465 = zext i12 %x_13" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:465]   --->   Operation 24 'zext' 'zext_ln465' <Predicate = (!icmp_ln465)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln465_1 = zext i12 %x_13" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:465]   --->   Operation 25 'zext' 'zext_ln465_1' <Predicate = (!icmp_ln465)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.54ns)   --->   "%icmp_ln477 = icmp_ult  i16 %zext_ln465_1, i16 %layerStartX_read" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:477]   --->   Operation 26 'icmp' 'icmp_ln477' <Predicate = (!icmp_ln465)> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node and_ln476_4)   --->   "%xor_ln477 = xor i1 %icmp_ln477, i1 1" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:477]   --->   Operation 27 'xor' 'xor_ln477' <Predicate = (!icmp_ln465)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.55ns)   --->   "%icmp_ln478 = icmp_ugt  i17 %add71_read, i17 %zext_ln465" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:478]   --->   Operation 28 'icmp' 'icmp_ln478' <Predicate = (!icmp_ln465)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node and_ln476_4)   --->   "%and_ln476 = and i1 %notrhs_read, i1 %rev5_read" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:476]   --->   Operation 29 'and' 'and_ln476' <Predicate = (!icmp_ln465)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node and_ln476_4)   --->   "%and_ln476_2 = and i1 %tmp, i1 %and_ln476" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:476]   --->   Operation 30 'and' 'and_ln476_2' <Predicate = (!icmp_ln465)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node and_ln476_4)   --->   "%and_ln476_1 = and i1 %xor_ln477, i1 %and_ln476_2" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:476]   --->   Operation 31 'and' 'and_ln476_1' <Predicate = (!icmp_ln465)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln476_4 = and i1 %and_ln476_1, i1 %icmp_ln478" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:476]   --->   Operation 32 'and' 'and_ln476_4' <Predicate = (!icmp_ln465)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.29ns)   --->   "%store_ln440 = store i12 %add_ln465, i12 %x" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:440]   --->   Operation 33 'store' 'store_ln440' <Predicate = (!icmp_ln465)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 3.40>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln468 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_48" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:468]   --->   Operation 34 'specpipeline' 'specpipeline_ln468' <Predicate = (!icmp_ln465)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln465 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:465]   --->   Operation 35 'specloopname' 'specloopname_ln465' <Predicate = (!icmp_ln465)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (3.40ns)   --->   "%outLayer1_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %outLayer1" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:470]   --->   Operation 36 'read' 'outLayer1_read' <Predicate = (!icmp_ln465)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_2 : Operation 37 [1/1] (1.29ns)   --->   "%br_ln476 = br i1 %and_ln476_4, void %for.inc102, void %if.then80" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:476]   --->   Operation 37 'br' 'br_ln476' <Predicate = (!icmp_ln465)> <Delay = 1.29>
ST_2 : Operation 38 [1/1] (3.40ns)   --->   "%srcLayer2x_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %srcLayer2x" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:482]   --->   Operation 38 'read' 'srcLayer2x_read' <Predicate = (!icmp_ln465 & and_ln476_4)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_2 : Operation 39 [1/1] (1.29ns)   --->   "%br_ln483 = br void %for.inc102" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:483]   --->   Operation 39 'br' 'br_ln483' <Predicate = (!icmp_ln465 & and_ln476_4)> <Delay = 1.29>
ST_2 : Operation 43 [1/1] (1.29ns)   --->   "%ret_ln0 = ret"   --->   Operation 43 'ret' 'ret_ln0' <Predicate = (icmp_ln465)> <Delay = 1.29>

State 3 <SV = 2> <Delay = 3.40>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%p_0_0_0_218_in_in = phi i24 %srcLayer2x_read, void %if.then80, i24 %outLayer1_read, void %for.body51.split" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:482]   --->   Operation 40 'phi' 'p_0_0_0_218_in_in' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (3.40ns)   --->   "%write_ln493 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %outLayer2, i24 %p_0_0_0_218_in_in" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:493]   --->   Operation 41 'write' 'write_ln493' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln465 = br void %for.body51" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:465]   --->   Operation 42 'br' 'br_ln465' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ hwReg_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ outLayer2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ srcLayer2x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outLayer1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layerStartX]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add71]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ notrhs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rev5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                     (alloca           ) [ 0100]
specstablecontent_ln0 (specstablecontent) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
tmp                   (read             ) [ 0000]
rev5_read             (read             ) [ 0000]
notrhs_read           (read             ) [ 0000]
add71_read            (read             ) [ 0000]
layerStartX_read      (read             ) [ 0000]
hwReg_0_val_read      (read             ) [ 0000]
store_ln440           (store            ) [ 0000]
br_ln465              (br               ) [ 0000]
x_13                  (load             ) [ 0000]
icmp_ln465            (icmp             ) [ 0111]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
add_ln465             (add              ) [ 0000]
br_ln465              (br               ) [ 0000]
zext_ln465            (zext             ) [ 0000]
zext_ln465_1          (zext             ) [ 0000]
icmp_ln477            (icmp             ) [ 0000]
xor_ln477             (xor              ) [ 0000]
icmp_ln478            (icmp             ) [ 0000]
and_ln476             (and              ) [ 0000]
and_ln476_2           (and              ) [ 0000]
and_ln476_1           (and              ) [ 0000]
and_ln476_4           (and              ) [ 0111]
store_ln440           (store            ) [ 0000]
specpipeline_ln468    (specpipeline     ) [ 0000]
specloopname_ln465    (specloopname     ) [ 0000]
outLayer1_read        (read             ) [ 0111]
br_ln476              (br               ) [ 0111]
srcLayer2x_read       (read             ) [ 0111]
br_ln483              (br               ) [ 0111]
p_0_0_0_218_in_in     (phi              ) [ 0101]
write_ln493           (write            ) [ 0000]
br_ln465              (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="hwReg_0_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hwReg_0_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="outLayer2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outLayer2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="srcLayer2x">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcLayer2x"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="outLayer1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outLayer1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layerStartX">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layerStartX"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="add71">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add71"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="notrhs">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="notrhs"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="rev5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rev5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="empty">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_48"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="x_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="rev5_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rev5_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="notrhs_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="notrhs_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="add71_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="17" slack="0"/>
<pin id="90" dir="0" index="1" bw="17" slack="0"/>
<pin id="91" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add71_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="layerStartX_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="0" index="1" bw="16" slack="0"/>
<pin id="97" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layerStartX_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="hwReg_0_val_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="12" slack="0"/>
<pin id="102" dir="0" index="1" bw="12" slack="0"/>
<pin id="103" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="hwReg_0_val_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="outLayer1_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="24" slack="0"/>
<pin id="108" dir="0" index="1" bw="24" slack="0"/>
<pin id="109" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outLayer1_read/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="srcLayer2x_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="24" slack="0"/>
<pin id="114" dir="0" index="1" bw="24" slack="0"/>
<pin id="115" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="srcLayer2x_read/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="write_ln493_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="24" slack="0"/>
<pin id="121" dir="0" index="2" bw="24" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln493/3 "/>
</bind>
</comp>

<comp id="125" class="1005" name="p_0_0_0_218_in_in_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="127" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0_0_0_218_in_in (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="p_0_0_0_218_in_in_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="24" slack="1"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="24" slack="1"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_0_0_218_in_in/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln440_store_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="12" slack="0"/>
<pin id="138" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln440/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="x_13_load_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="12" slack="0"/>
<pin id="142" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_13/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="icmp_ln465_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="12" slack="0"/>
<pin id="145" dir="0" index="1" bw="12" slack="0"/>
<pin id="146" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln465/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="add_ln465_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="12" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln465/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="zext_ln465_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="12" slack="0"/>
<pin id="157" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln465/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="zext_ln465_1_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="12" slack="0"/>
<pin id="161" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln465_1/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="icmp_ln477_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="16" slack="0"/>
<pin id="165" dir="0" index="1" bw="16" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln477/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="xor_ln477_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln477/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="icmp_ln478_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="17" slack="0"/>
<pin id="177" dir="0" index="1" bw="17" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln478/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="and_ln476_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln476/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="and_ln476_2_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln476_2/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="and_ln476_1_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln476_1/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="and_ln476_4_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln476_4/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln440_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="12" slack="0"/>
<pin id="207" dir="0" index="1" bw="12" slack="0"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln440/1 "/>
</bind>
</comp>

<comp id="210" class="1005" name="x_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="12" slack="0"/>
<pin id="212" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="217" class="1005" name="icmp_ln465_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="1"/>
<pin id="219" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln465 "/>
</bind>
</comp>

<comp id="221" class="1005" name="and_ln476_4_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="1"/>
<pin id="223" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln476_4 "/>
</bind>
</comp>

<comp id="225" class="1005" name="outLayer1_read_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="24" slack="1"/>
<pin id="227" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="outLayer1_read "/>
</bind>
</comp>

<comp id="230" class="1005" name="srcLayer2x_read_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="24" slack="1"/>
<pin id="232" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="srcLayer2x_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="34" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="16" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="34" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="14" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="34" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="36" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="38" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="40" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="62" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="62" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="64" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="134"><net_src comp="128" pin="4"/><net_sink comp="118" pin=2"/></net>

<net id="139"><net_src comp="42" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="147"><net_src comp="140" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="100" pin="2"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="140" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="52" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="158"><net_src comp="140" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="140" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="159" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="94" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="163" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="54" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="88" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="155" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="82" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="76" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="70" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="181" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="169" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="187" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="193" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="175" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="149" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="66" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="215"><net_src comp="210" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="216"><net_src comp="210" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="220"><net_src comp="143" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="199" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="106" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="233"><net_src comp="112" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="128" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outLayer2 | {3 }
	Port: srcLayer2x | {}
	Port: outLayer1 | {}
 - Input state : 
	Port: v_mix_core_alpha<false, false>.10_Pipeline_VITIS_LOOP_465_3 : hwReg_0_val | {1 }
	Port: v_mix_core_alpha<false, false>.10_Pipeline_VITIS_LOOP_465_3 : outLayer2 | {}
	Port: v_mix_core_alpha<false, false>.10_Pipeline_VITIS_LOOP_465_3 : srcLayer2x | {2 }
	Port: v_mix_core_alpha<false, false>.10_Pipeline_VITIS_LOOP_465_3 : outLayer1 | {2 }
	Port: v_mix_core_alpha<false, false>.10_Pipeline_VITIS_LOOP_465_3 : layerStartX | {1 }
	Port: v_mix_core_alpha<false, false>.10_Pipeline_VITIS_LOOP_465_3 : add71 | {1 }
	Port: v_mix_core_alpha<false, false>.10_Pipeline_VITIS_LOOP_465_3 : notrhs | {1 }
	Port: v_mix_core_alpha<false, false>.10_Pipeline_VITIS_LOOP_465_3 : rev5 | {1 }
	Port: v_mix_core_alpha<false, false>.10_Pipeline_VITIS_LOOP_465_3 : empty | {1 }
  - Chain level:
	State 1
		store_ln440 : 1
		x_13 : 1
		icmp_ln465 : 2
		add_ln465 : 2
		br_ln465 : 3
		zext_ln465 : 2
		zext_ln465_1 : 2
		icmp_ln477 : 3
		xor_ln477 : 4
		icmp_ln478 : 3
		and_ln476_1 : 4
		and_ln476_4 : 4
		store_ln440 : 3
	State 2
	State 3
		write_ln493 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |       icmp_ln465_fu_143      |    0    |    12   |
|   icmp   |       icmp_ln477_fu_163      |    0    |    16   |
|          |       icmp_ln478_fu_175      |    0    |    17   |
|----------|------------------------------|---------|---------|
|    add   |       add_ln465_fu_149       |    0    |    12   |
|----------|------------------------------|---------|---------|
|          |       and_ln476_fu_181       |    0    |    1    |
|    and   |      and_ln476_2_fu_187      |    0    |    1    |
|          |      and_ln476_1_fu_193      |    0    |    1    |
|          |      and_ln476_4_fu_199      |    0    |    1    |
|----------|------------------------------|---------|---------|
|    xor   |       xor_ln477_fu_169       |    0    |    1    |
|----------|------------------------------|---------|---------|
|          |        tmp_read_fu_70        |    0    |    0    |
|          |     rev5_read_read_fu_76     |    0    |    0    |
|          |    notrhs_read_read_fu_82    |    0    |    0    |
|   read   |     add71_read_read_fu_88    |    0    |    0    |
|          |  layerStartX_read_read_fu_94 |    0    |    0    |
|          | hwReg_0_val_read_read_fu_100 |    0    |    0    |
|          |  outLayer1_read_read_fu_106  |    0    |    0    |
|          |  srcLayer2x_read_read_fu_112 |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |   write_ln493_write_fu_118   |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |       zext_ln465_fu_155      |    0    |    0    |
|          |      zext_ln465_1_fu_159     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    62   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   and_ln476_4_reg_221   |    1   |
|    icmp_ln465_reg_217   |    1   |
|  outLayer1_read_reg_225 |   24   |
|p_0_0_0_218_in_in_reg_125|   24   |
| srcLayer2x_read_reg_230 |   24   |
|        x_reg_210        |   12   |
+-------------------------+--------+
|          Total          |   86   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   62   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   86   |    -   |
+-----------+--------+--------+
|   Total   |   86   |   62   |
+-----------+--------+--------+
