INFO:sim:172 - Generating IP...
WARNING:sim:100 - The Simulation File Type <Behavioral> is not valid for this
   core. Overriding with File Type <structural>.
Customizing IP...
Qt: Untested Windows version 6.2 detected!
Release 14.7 - Xilinx CORE Generator IP GUI Launcher P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Finished Customizing.
Generating IP...
Configuring files for data_vio root...
Gathering HDL files for data_vio root...
Creating XST project for data_vio...
Creating XST script file for data_vio...
Creating XST instantiation file for data_vio...
Running XST for data_vio...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating VHDL wrapper
Generating Verilog wrapper
Skipping VHDL instantiation template for data_vio...
Creating ISE instantiation template for data_vio...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'data_vio'...
Generating metadata file...
Generating ISE project...
XCO file found: data_vio.xco
XMDF file found: data_vio_xmdf.tcl
Adding C:/Users/Jerry
Xu/Desktop/OTMB/OTMB_2013_PRBS_Checker_USB/ipcore_dir/tmp/_cg/data_vio.asy -view
all -origin_type imported
Adding C:/Users/Jerry
Xu/Desktop/OTMB/OTMB_2013_PRBS_Checker_USB/ipcore_dir/tmp/_cg/data_vio.ngc -view
all -origin_type created
Checking file "C:/Users/Jerry
Xu/Desktop/OTMB/OTMB_2013_PRBS_Checker_USB/ipcore_dir/tmp/_cg/data_vio.ngc" for
project device match ...
File "C:/Users/Jerry
Xu/Desktop/OTMB/OTMB_2013_PRBS_Checker_USB/ipcore_dir/tmp/_cg/data_vio.ngc"
device information matches project device.
Adding C:/Users/Jerry
Xu/Desktop/OTMB/OTMB_2013_PRBS_Checker_USB/ipcore_dir/tmp/_cg/data_vio.v -view
all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file "C:/Users/Jerry
   Xu/Desktop/OTMB/OTMB_2013_PRBS_Checker_USB/ipcore_dir/tmp/_cg/data_vio.v"
   into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding C:/Users/Jerry
Xu/Desktop/OTMB/OTMB_2013_PRBS_Checker_USB/ipcore_dir/tmp/_cg/data_vio.veo -view
all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/data_vio"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'data_vio'.
