Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec90331b1a4f487e8989cb5a9ab326b8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ddu_sim_behav xil_defaultlib.ddu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port ra0 [F:/COD/lab6/MUL_MIPS_CPU_cache/MUL_MIPS_CPU.srcs/sources_1/new/cpu.v:162]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port ra1 [F:/COD/lab6/MUL_MIPS_CPU_cache/MUL_MIPS_CPU.srcs/sources_1/new/cpu.v:163]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port wa [F:/COD/lab6/MUL_MIPS_CPU_cache/MUL_MIPS_CPU.srcs/sources_1/new/cpu.v:165]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port ddu_rd [F:/COD/lab6/MUL_MIPS_CPU_cache/MUL_MIPS_CPU.srcs/sources_1/new/cpu.v:173]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seg
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.next_PC
Compiling module xil_defaultlib.PC1
Compiling module xil_defaultlib.MEM
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM128X1D
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.dist_mem_gen_0_dpram
Compiling module xil_defaultlib.dist_mem_gen_0_dist_mem_gen_v8_0...
Compiling module xil_defaultlib.dist_mem_gen_0_dist_mem_gen_v8_0...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.cache_memory_module
Compiling module xil_defaultlib.cache_control
Compiling module xil_defaultlib.IRnMDR
Compiling module xil_defaultlib.con_IR_RF
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.RFout_AB
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU_Operands
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_out
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.DDU
Compiling module xil_defaultlib.ddu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot ddu_sim_behav
