Cadence Genus(TM) Synthesis Solution.
Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[19:47:24.206297] Configured Lic search path (21.01-s002): 5280@ip-10-0-87-58.eu-central-1.compute.internal

Version: 21.15-s080_1, built Fri Sep 23 05:57:55 PDT 2022
Options: 
Date:    Wed Aug 07 19:47:24 2024
Host:    ip-10-0-109-137.eu-central-1.compute.internal (x86_64 w/Linux 4.14.336-255.557.amzn2.x86_64) (1core*2cpus*1physical cpu*AMD EPYC 7571 512KB) (7896820KB)
PID:     8134
OS:      CentOS Linux release 7.9.2009 (Core)


[19:47:24.427898] Periodic Lic check successful
[19:47:24.427936] Feature usage summary:
[19:47:24.427938] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (15 seconds elapsed).

WARNING: This version of the tool is 684 days old.
@genus:root: 1> source ../scripts/genus_fm.tcl
Sourcing '../scripts/genus_fm.tcl' (Wed Aug 07 19:47:53 UTC 2024)...
#@ Begin verbose source ../scripts/genus_fm.tcl
@file(genus_fm.tcl) 2: set debug_file "debug.txt"
@file(genus_fm.tcl) 3: set design(TOPLEVEL) "proj_fm" 
@file(genus_fm.tcl) 4: set runtype "synthesis"
@file(genus_fm.tcl) 7: set mmmc_or_simple "simple"; # "simple" - using "read_libs"
@file(genus_fm.tcl) 9: set phys_synth_type "lef" ;  # "none"   - don't read any physical data
@file(genus_fm.tcl) 15: source ../scripts/procedures.tcl -quiet
@file(genus_fm.tcl) 16: enics_start_stage "start"
*****************************************
*****************************************
**   ENICSINFO: Starting stage start   **
*****************************************
*****************************************
ENICSINFO: Current time is: 07/08/2024 19:47
ENICSINFO: This session is running on Hostname : ip-10-0-109-137.eu-central-1.compute.internal
ENICSINFO: The log file is genus.log16 and the command file is genus.cmd16
ENICSINFO: ----------------------------------
@file(genus_fm.tcl) 20: source ../inputs/$design(TOPLEVEL).defines -quiet
@file(genus_fm.tcl) 23: source ../inputs/libraries.$TECHNOLOGY.tcl -quiet
  Setting attribute of root '/': 'design_process_node' = 65
@file(genus_fm.tcl) 24: source ../inputs/libraries.$SC_TECHNOLOGY.tcl -quiet
  Setting attribute of root '/': 'route_design_with_via_in_pin' = true
@file(genus_fm.tcl) 25: source ../inputs/libraries.$SRAM_TECHNOLOGY.tcl -quiet
@file(genus_fm.tcl) 26: if {$design(FULLCHIP_OR_MACRO)=="FULLCHIP"} {
    source ../inputs/libraries.$IO_TECHNOLOGY.tcl -quiet
}
@file(genus_fm.tcl) 34: set df [open $debug_file a]
@file(genus_fm.tcl) 35: puts $df "\n******************************************"
@file(genus_fm.tcl) 36: puts $df "* Debug values after everything was loaded *"
@file(genus_fm.tcl) 37: puts $df "******************************************"
@file(genus_fm.tcl) 38: foreach dic {paths tech tech_files design} {
    foreach key [array names $dic] {
        puts $df "${dic}(${key}) = \t[set ${dic}([set key])]"
    }
}
@file(genus_fm.tcl) 44: close $df
@file(genus_fm.tcl) 50: set_db source_verbose true ; # Sourcing files will be reported as verbose
  Setting attribute of root '/': 'source_verbose' = true
@file(genus_fm.tcl) 51: set_db information_level 9 ; # The log file will report everything
  Setting attribute of root '/': 'information_level' = 9
@file(genus_fm.tcl) 52: suppress_messages "PHYS-90"
  Setting attribute of message 'PHYS-90': 'max_print' = 0
@file(genus_fm.tcl) 57: enics_start_stage "init_design"
***********************************************
***********************************************
**   ENICSINFO: Starting stage init_design   **
***********************************************
***********************************************
ENICSINFO: Current time is: 07/08/2024 19:47
ENICSINFO: ----------------------------------
@file(genus_fm.tcl) 59: if {$mmmc_or_simple=="mmmc"} {
    read_mmmc $design(mmmc_view_file)
} else {
    set_db init_lib_search_path $paths(LIB_paths) 
    suppress_messages $tech(SC_LIB_SUPPRESS_MESSAGES_GENUS)
    read_libs $tech_files(ALL_WC_LIBS)
}
  Setting attribute of root '/': 'init_lib_search_path' = /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/ /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/ /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/
  Setting attribute of message 'LBR-9': 'max_print' = 0
  Setting attribute of message 'LBR-76': 'max_print' = 0
  Setting attribute of message 'LBR-40': 'max_print' = 0
  Setting attribute of message 'LBR-436': 'max_print' = 0
  Setting attribute of message 'LBR-170': 'max_print' = 0

Threads Configured:2

  Message Summary for Library all 3 libraries:
  ********************************************
  An unsupported construct was detected in this library. [LBR-40]: 258
  ********************************************
 
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib'
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c.lib'
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c.lib'
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c.lib'.
@file(genus_fm.tcl) 67: suppress_messages "LBR-415"
  Setting attribute of message 'LBR-415': 'max_print' = 0
@file(genus_fm.tcl) 72: if {$phys_synth_type == "none"} {
   enics_message "Physical Synthesis is disabled"
   read_qrc $tech_files(QRCTECH_FILE_WC)
} else {
    suppress_messages $tech(SC_LEF_SUPPRESS_MESSAGES_GENUS)
    read_physical -lef $tech_files(ALL_LEFS)
    if {$phys_synth_type == "floorplan"} { 
        # You need to read a .def file for the floorplan to enable physical synthesis 
        read_def $design(floorplan_def)
    }
}
  Setting attribute of message 'PHYS-279': 'max_print' = 0
  Setting attribute of message 'PHYS-129': 'max_print' = 0
  Setting attribute of message 'PHYS-15': 'max_print' = 0
  Setting attribute of message 'PHYS-12': 'max_print' = 0
  Setting attribute of message 'LBR-162': 'max_print' = 0
  Setting attribute of message 'LBR-155': 'max_print' = 0
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'sc9_cln65lp' read already, this site in file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lef/sc9_cln65lp_base_lvt.lef' is ignored.
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'sc9_cln65lp' read already, this site in file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lef/sc9_cln65lp_base_hvt.lef' is ignored.

  According to lef_library, there are total 10 routing layers [ V(5) / H(5) ]

Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
  Libraries have 1950 usable logic and 582 usable sequential lib-cells.
@file(genus_fm.tcl) 87: enics_start_stage "read_rtl"
********************************************
********************************************
**   ENICSINFO: Starting stage read_rtl   **
********************************************
********************************************
ENICSINFO: Current time is: 07/08/2024 19:48
ENICSINFO: ----------------------------------
@file(genus_fm.tcl) 89: set_db init_hdl_search_path $design(hdl_search_paths)
  Setting attribute of root '/': 'init_hdl_search_path' = . /data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl
@file(genus_fm.tcl) 90: set_db hdl_language v2001 -quiet
@file(genus_fm.tcl) 93: suppress_messages "CDFG-250"
  Setting attribute of message 'CDFG-250': 'max_print' = 0
@file(genus_fm.tcl) 95: suppress_messages "CWD-19 CWD-36"
  Setting attribute of message 'CWD-19': 'max_print' = 0
  Setting attribute of message 'CWD-36': 'max_print' = 0
@file(genus_fm.tcl) 97: suppress_messages "CDFG-771"
  Setting attribute of message 'CDFG-771': 'max_print' = 0
@file(genus_fm.tcl) 98: read_hdl -language sv -f $design(read_hdl_list)
            Reading Verilog file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_counter.sv'
            Reading Verilog file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv'
@file(genus_fm.tcl) 103: enics_start_stage "elaborate"
*********************************************
*********************************************
**   ENICSINFO: Starting stage elaborate   **
*********************************************
*********************************************
ENICSINFO: Current time is: 07/08/2024 19:48
ENICSINFO: ----------------------------------
@file(genus_fm.tcl) 105: set_db hdl_track_filename_row_col true -quiet; # helps with debug
Info   : Enabled hdl_track_filename_row_col attribute.
       : Setting this attribute to 'true' can have an impact on the run time. Use this attribute only when filename, line number, and column information are needed in reports.
@file(genus_fm.tcl) 106: set_db lp_insert_clock_gating true 
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
@file(genus_fm.tcl) 108: elaborate $design(TOPLEVEL) ;#-update
                  INLINE_INFO: Skipping marking small hierarchies inline as the variable 'hdl_dissolve_primitive_instance_hierarchy_threshold' has not been set to a positive value.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'proj_fm' from file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'proj_fm' with default parameters value.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
        : A relational expression can evaluate to a constant when a variable is compared to a value which is outside the bounds of the variable.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N2079' at line 79 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N2367' at line 81 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N3294' at line 79 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N3586' at line 81 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N4523' at line 79 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N4815' at line 81 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N5752' at line 79 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N6044' at line 81 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N6981' at line 79 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N7273' at line 81 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N8210' at line 79 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N8502' at line 81 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N9439' at line 79 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N9731' at line 81 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N10668' at line 79 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N10960' at line 81 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N11897' at line 79 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N12189' at line 81 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N13126' at line 79 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N13418' at line 81 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-893'.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-738'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-739'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_48'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_56'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_61'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_68'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_73'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_80'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_85'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_92'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_97'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_104'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_109'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_116'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_121'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_128'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_133'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_140'.
Warning : Signal or variable has multiple drivers, including a constant driver. [CDFG2G-623]
        : 'padded_fragment' in module 'proj_fm' in file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 47, column 24.
        : Some tools may not accept this HDL.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[0]' in module 'proj_fm'.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[1]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[2]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[3]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[4]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[5]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[6]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[7]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[8]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[9]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[10]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[11]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[12]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[13]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[14]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[15]' in module 'proj_fm'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'proj_fm'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: proj_fm, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: proj_fm, recur: true)
Completed clip the non-user hierarchies (accepts: 1, rejects: 0, runtime: 0.009s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         1.00 | 
| hlo_clip           |       1 |       0 |         9.00 | 
---------------------------------------------------------
Info    : To insure proper verification, preserved netlist point(s) because they are involved in combinational loop(s). To disable this, set the 'cb_preserve_ports_nets' root attribute to 'false'. [ELABUTL-133]
        : Preserved 1 user net(s)  Set the 'print_ports_nets_preserved_for_cb' root attribute to 'true' to print out the affected nets and hierarchical instances.

        Computing net loads.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(genus_fm.tcl) 110: enics_start_stage "post_elaboration"
****************************************************
****************************************************
**   ENICSINFO: Starting stage post_elaboration   **
****************************************************
****************************************************
ENICSINFO: Current time is: 07/08/2024 19:48
ENICSINFO: ----------------------------------
@file(genus_fm.tcl) 112: check_design -unresolved


 	 Check Design Report (c)
	 ------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'proj_fm'

No empty modules in design 'proj_fm'

  Done Checking the design.
@file(genus_fm.tcl) 113: check_design -all > $design(synthesis_reports)/post_elaboration/check_design_post_elab.rpt

@file(genus_fm.tcl) 114: if {[check_design -status]} {
    Puts "ENICSINFO: ############# There is an issue with check_design. You better look at it! ###########"
}
@file(genus_fm.tcl) 118: write_design -base_name $design(export_dir)/post_elaboartion/$design(TOPLEVEL)
(write_design): Writing Genus content. Constraint interface is 'smsc'
Warning : The design is not fully mapped. [PHYS-93]
        : The original design intent derived from the RTL may no longer be available upon restoration.
Exporting design data for 'proj_fm' to /data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../export/post_elaboartion/proj_fm...
%# Begin write_design (08/07 19:48:22, mem=1349.49M)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
File /data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../export/post_elaboartion/proj_fm.mmmc.tcl has been written.
Info    : Multimode clock gating check is disabled. [TIM-1000]
Finished SDC export (command execution time mm:ss (real) = 00:01).
Info: file /data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../export/post_elaboartion/proj_fm.default_emulate_constraint_mode.sdc has been written
Info: file /data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../export/post_elaboartion/proj_fm.default_emulate_constraint_mode.sdc has been written
** To load the database source /data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../export/post_elaboartion/proj_fm.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'proj_fm' (command execution time mm:ss cpu = 00:01, real = 00:03).
.
%# End write_design (08/07 19:48:25, total cpu=08:00:01, real=08:00:03, peak res=723.70M, current mem=1352.49M)
@file(genus_fm.tcl) 126: set_db detailed_sdc_messages true ; # helps read_sdc debug
  Setting attribute of root '/': 'detailed_sdc_messages' = true
@file(genus_fm.tcl) 127: read_sdc $design(functional_sdc) -stop_on_errors 
            Reading file '/data/project/tsmc65/users/itaerg/ws/Final-Project/Minhash/synthesis/workspace/../inputs/proj_fm.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      4 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      3 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.01)
 "current_design"           - successful      2 , failed      0 (runtime  0.01)
 "get_lib_pins"             - successful      1 , failed      0 (runtime  0.02)
 "get_ports"                - successful      3 , failed      0 (runtime  0.01)
 "remove_from_collection"   - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.01)
 "set_driving_cell"         - successful      1 , failed      0 (runtime  0.01)
 "set_ideal_network"        - successful      2 , failed      0 (runtime  0.01)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.01)
 "set_input_transition"     - successful      1 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.01)
 "set_max_delay"            - successful      1 , failed      0 (runtime  0.01)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.01)
 "set_max_transition"       - successful      1 , failed      0 (runtime  0.01)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
@file(genus_fm.tcl) 128: check_timing_intent
        Computing net loads.
        Tracing clock networks.
Info    : Multimode clock gating check is disabled. [TIM-1000]
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 07 2024  07:48:25 pm
  Module:                 proj_fm
  Technology libraries:   sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 1
                          sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 1
                          sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 1
                          physical_cells 
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

-------------------------------------------------------------------------------
Nets with multiple drivers

The following nets have multiple drivers and at least one of the drivers is     
non-tristate:                                                                   

hnet:proj_fm/out_rdata[0]
hnet:proj_fm/out_rdata[10]
hnet:proj_fm/out_rdata[11]
  ... 13 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                      16
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        0
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:         16

@file(genus_fm.tcl) 129: check_timing_intent -verbose > $design(synthesis_reports)/post_elaboration/check_timing_post_elab.rpt
@file(genus_fm.tcl) 134: enics_default_cost_groups
@file(genus_fm.tcl) 135: enics_report_timing $design(synthesis_reports)
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing arrivals and requireds.
@file(genus_fm.tcl) 142: set_db [get_db design:$design(TOPLEVEL)] .lp_clock_gating_min_flops 8
  Setting attribute of design 'proj_fm': 'lp_clock_gating_min_flops' = 8
@file(genus_fm.tcl) 143: set_db [get_db design:$design(TOPLEVEL)] .lp_clock_gating_style latch 
  Setting attribute of design 'proj_fm': 'lp_clock_gating_style' = latch
@file(genus_fm.tcl) 148: enics_start_stage "synthesis"
*********************************************
*********************************************
**   ENICSINFO: Starting stage synthesis   **
*********************************************
*********************************************
ENICSINFO: Current time is: 07/08/2024 19:48
ENICSINFO: ----------------------------------
@file(genus_fm.tcl) 151: set_db syn_generic_effort low
  Setting attribute of root '/': 'syn_generic_effort' = low
@file(genus_fm.tcl) 152: set_db syn_map_effort low
  Setting attribute of root '/': 'syn_map_effort' = low
@file(genus_fm.tcl) 153: set_db syn_opt_effort low
  Setting attribute of root '/': 'syn_opt_effort' = low
@file(genus_fm.tcl) 154: suppress_messages "ST-110 ST-112"
  Setting attribute of message 'ST-110': 'max_print' = 0
  Setting attribute of message 'ST-112': 'max_print' = 0
@file(genus_fm.tcl) 156: if {$phys_synth_type == "floorplan"} {
    # Synthesize to generics and place generics in floorplan
    enics_start_stage "syn_generic"
    syn_generic -physical
    # Map to technology
    enics_start_stage "technology_mapping"
    syn_map -physical
    enics_report_timing $design(synthesis_reports) 
    # Post synthesis optimization
    enics_start_stage "post_syn_opt"
    syn_opt -physical
} else {
    # Synthesize to generics (non physical-aware)
    enics_start_stage "syn_generic"
    syn_generic 
    # Map to technology (non physical-aware)
    enics_start_stage "technology_mapping"
    syn_map 
    enics_report_timing $design(synthesis_reports)
    enics_start_stage "post_syn_opt"
    if {$phys_synth_type == "lef"} {
        syn_opt -physical
    } else {
        syn_opt 
    }
}
***********************************************
***********************************************
**   ENICSINFO: Starting stage syn_generic   **
***********************************************
***********************************************
ENICSINFO: Current time is: 07/08/2024 19:48
ENICSINFO: ----------------------------------
      Running additional step before syn_gen...


Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 100.2 ps std_slew: 29.9 ps std_load: 3.8 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: proj_fm, recur: true)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_79_87_I3]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_79_87_I3]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_79_87_I4]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_79_87_I4]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_79_87_I5]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_79_87_I5]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_79_87_I6]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_79_87_I6]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_79_87_I7]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_79_87_I7]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_79_87_I8]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_79_87_I8]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_79_87_I9]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_79_87_I9]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_79_87_I10]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_79_87_I10]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_79_87_I11]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_79_87_I11]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_79_87_I12]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_79_87_I12]_79_63
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'GLO-34'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_79_87_I13]_79_63
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_79_87_I13]_79_63
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_79_87_I14]_79_63
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_79_87_I14]_79_63
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_79_87_I15]_79_63
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_79_87_I15]_79_63
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_79_87_I16]_79_63
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_79_87_I16]_79_63
Completed mux data reorder optimization (accepts: 28, rejects: 0, runtime: 1.139s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |      28 |       0 |      1139.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'proj_fm' to generic gates using 'low' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:01:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:48:35 (Aug07) |  737.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: proj_fm, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.011s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        11.00 | 
------------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: proj_fm, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.008s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         8.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 74, runtime: 0.012s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.001s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.003s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.016s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 8, runtime: 0.004s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.002s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.003s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: pre_rtlopt
----------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------------
| hlo_infer_macro           |       0 |      74 |        12.00 | 
| hlo_decode_mux_sandwich   |       0 |       0 |         1.00 | 
| hlo_mux_decode            |       0 |       0 |         0.00 | 
| hlo_chop_mux              |       0 |       0 |         1.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         1.00 | 
| hlo_mux_consolidation     |       0 |       0 |         3.00 | 
| hlo_constant_mux_opt      |       0 |       0 |         1.00 | 
| hlo_inequality_transform  |       0 |       0 |        16.00 | 
| hlo_reconv_opt            |       0 |       0 |         1.00 | 
| hlo_restructure           |       0 |       0 |         1.00 | 
| hlo_common_select_muxopto |       0 |       8 |         4.00 | 
| hlo_identity_transform    |       0 |       0 |         2.00 | 
| hlo_reduce_operator_chain |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         1.00 | 
| hlo_mux_consolidation     |       0 |       0 |         3.00 | 
| hlo_optimize_datapath     |       0 |       0 |         0.00 | 
| hlo_datapath_recast       |       0 |       0 |         1.00 | 
| hlo_clip_mux_input        |       0 |       0 |         0.00 | 
| hlo_clip                  |       0 |       0 |         1.00 | 
----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         0.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 18
              Info: total 169 bmuxes found, 168 are converted to onehot form, and 1 are kept as binary form
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'proj_fm':
          live_trim(10) 
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'GB-6'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'proj_fm'.
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_FMbuffers[rd_idx]_79_410' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_FMbuffers[rd_idx]_79_410 mux_FMbuffers[rd_idx]_79_392 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_FMbuffers[rd_idx]_79_444' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_FMbuffers[rd_idx]_79_444 mux_FMbuffers[rd_idx]_79_428 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_FMbuffers[rd_idx]_79_474' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_FMbuffers[rd_idx]_79_474 mux_FMbuffers[rd_idx]_79_460 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_FMbuffers[rd_idx]_79_500' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_FMbuffers[rd_idx]_79_500 mux_FMbuffers[rd_idx]_79_488 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_FMbuffers[rd_idx]_79_522' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_FMbuffers[rd_idx]_79_522 mux_FMbuffers[rd_idx]_79_512 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_FMbuffers[rd_idx]_79_540' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_FMbuffers[rd_idx]_79_540 mux_FMbuffers[rd_idx]_79_532 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_FMbuffers[rd_idx]_79_554' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_FMbuffers[rd_idx]_79_554 mux_FMbuffers[rd_idx]_79_548 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_FMbuffers[rd_idx]_79_372' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_FMbuffers[rd_idx]_79_372 mux_FMbuffers[rd_idx]_79_63 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_FMbuffers[rd_idx]_79_411' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_FMbuffers[rd_idx]_79_411 mux_FMbuffers[rd_idx]_79_393 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_FMbuffers[rd_idx]_79_445' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_FMbuffers[rd_idx]_79_445 mux_FMbuffers[rd_idx]_79_429 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_FMbuffers[rd_idx]_79_475' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_FMbuffers[rd_idx]_79_475 mux_FMbuffers[rd_idx]_79_461 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_FMbuffers[rd_idx]_79_501' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_FMbuffers[rd_idx]_79_501 mux_FMbuffers[rd_idx]_79_489 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_FMbuffers[rd_idx]_79_523' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_FMbuffers[rd_idx]_79_523 mux_FMbuffers[rd_idx]_79_513 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_FMbuffers[rd_idx]_79_541' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_FMbuffers[rd_idx]_79_541 mux_FMbuffers[rd_idx]_79_533 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_FMbuffers[rd_idx]_79_373' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_FMbuffers[rd_idx]_79_373 mux_FMbuffers[rd_idx]_79_21 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_mux_waddr_99_17' in design 'CDN_DP_region_0_0'.
	The following set of instances are flattened ( mux_waddr_99_17 mux_waddr_101_26 mux_52_25 ).

Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:24 Speculation: 0
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_78_29_I1 -> SUB_UNS_OP.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_78_29_I1 -> SUB_UNS_OP1.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_78_29_I1 -> SUB_UNS_OP2.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_78_29_I1 -> SUB_UNS_OP3.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_78_29_I1 -> SUB_UNS_OP4.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_78_29_I1 -> SUB_UNS_OP5.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_78_29_I1 -> SUB_UNS_OP6.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_78_29_I1 -> SUB_UNS_OP7.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_78_29_I1 -> SUB_UNS_OP8.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_78_29_I1 -> SUB_UNS_OP9.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_78_29_I1 -> SUB_UNS_OP10.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_78_29_I1 -> SUB_UNS_OP11.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_78_29_I1 -> SUB_UNS_OP12.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_78_29_I1 -> SUB_UNS_OP13.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_78_29_I1 -> SUB_UNS_OP14.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_78_29_I1 -> SUB_UNS_OP15.B
    MaxCSA: weighted_instance_count is 10 
MaxCSA: Successfully built Maximal CSA Expression Expr0
    MaxCSA: weighted_instance_count is 12 
MaxCSA: Successfully built Maximal CSA Expression Expr1
    MaxCSA: weighted_instance_count is 219 
MaxCSA: Successfully built Maximal CSA Expression Expr2
    MaxCSA: weighted_instance_count is 1120 
MaxCSA: Successfully built Maximal CSA Expression Expr3
      Timing increment_unsigned...
        Done timing increment_unsigned.
      Timing increment_unsigned_242...
        Done timing increment_unsigned_242.
      Timing csa_tree...
        Done timing csa_tree.
      Timing add_signed_carry...
        Done timing add_signed_carry.
      Timing csa_tree_248...
        Done timing csa_tree_248.
      Timing add_signed_carry_253...
        Done timing add_signed_carry_253.
      Timing csa_tree_255...
        Done timing csa_tree_255.
      Timing csa_tree_262...
        Done timing csa_tree_262.
      Timing csa_tree_269...
        Done timing csa_tree_269.
      Timing csa_tree_276...
        Done timing csa_tree_276.
      Timing csa_tree_283...
        Done timing csa_tree_283.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 16 datapath macros in module 'CDN_DP_region_0_0_c7' to a form more suitable for further optimization.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP542' and 'SUB_TC_OP545' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP539' and 'SUB_TC_OP542_Y_SUB_TC_OP545' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP536' and 'SUB_TC_OP539_Y_SUB_TC_OP542_Y_SUB_TC_OP545' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP533' and 'SUB_TC_OP536_Y_SUB_TC_OP539_Y_SUB_TC_OP542_Y_SUB_TC_OP545' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP530' and 'SUB_TC_OP533_Y_SUB_TC_OP536_Y_SUB_TC_OP539_Y_SUB_TC_OP542_Y_SUB_TC_OP545' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP527' and 'SUB_TC_OP530_Y_SUB_TC_OP533_Y_SUB_TC_OP536_Y_SUB_TC_OP539_Y_SUB_TC_OP542_Y_SUB_TC_OP545' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP524' and 'SUB_TC_OP527_Y_SUB_TC_OP530_Y_SUB_TC_OP533_Y_SUB_TC_OP536_Y_SUB_TC_OP539_Y_SUB_TC_OP542_Y_SUB_TC_OP545' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP521' and 'SUB_TC_OP524_Y_SUB_TC_OP527_Y_SUB_TC_OP530_Y_SUB_TC_OP533_Y_SUB_TC_OP536_Y_SUB_TC_OP539_Y_SUB_TC_OP542_Y_SUB_TC_OP545' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP518' and 'SUB_TC_OP521_Y_SUB_TC_OP524_Y_SUB_TC_OP527_Y_SUB_TC_OP530_Y_SUB_TC_OP533_Y_SUB_TC_OP536_Y_SUB_TC_OP539_Y_SUB_TC_OP542_Y_SUB_TC_OP545' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP515' and 'SUB_TC_OP518_Y_SUB_TC_OP521_Y_SUB_TC_OP524_Y_SUB_TC_OP527_Y_SUB_TC_OP530_Y_SUB_TC_OP533_Y_SUB_TC_OP536_Y_SUB_TC_OP539_Y_SUB_TC_OP542_Y_SUB_TC_OP545' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP512' and 'SUB_TC_OP515_Y_SUB_TC_OP518_Y_SUB_TC_OP521_Y_SUB_TC_OP524_Y_SUB_TC_OP527_Y_SUB_TC_OP530_Y_SUB_TC_OP533_Y_SUB_TC_OP536_Y_SUB_TC_OP539_Y_SUB_TC_OP542_Y_SUB_TC_OP545' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP509' and 'SUB_TC_OP512_Y_SUB_TC_OP515_Y_SUB_TC_OP518_Y_SUB_TC_OP521_Y_SUB_TC_OP524_Y_SUB_TC_OP527_Y_SUB_TC_OP530_Y_SUB_TC_OP533_Y_SUB_TC_OP536_Y_SUB_TC_OP539_Y_SUB_TC_OP542_Y_SUB_TC_OP545' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP506' and 'SUB_TC_OP509_Y_SUB_TC_OP512_Y_SUB_TC_OP515_Y_SUB_TC_OP518_Y_SUB_TC_OP521_Y_SUB_TC_OP524_Y_SUB_TC_OP527_Y_SUB_TC_OP530_Y_SUB_TC_OP533_Y_SUB_TC_OP536_Y_SUB_TC_OP539_Y_SUB_TC_OP542_Y_SUB_TC_OP545' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP503' and 'SUB_TC_OP506_Y_SUB_TC_OP509_Y_SUB_TC_OP512_Y_SUB_TC_OP515_Y_SUB_TC_OP518_Y_SUB_TC_OP521_Y_SUB_TC_OP524_Y_SUB_TC_OP527_Y_SUB_TC_OP530_Y_SUB_TC_OP533_Y_SUB_TC_OP536_Y_SUB_TC_OP539_Y_SUB_TC_OP542_Y_SUB_TC_OP545' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP' and 'SUB_TC_OP503_Y_SUB_TC_OP506_Y_SUB_TC_OP509_Y_SUB_TC_OP512_Y_SUB_TC_OP515_Y_SUB_TC_OP518_Y_SUB_TC_OP521_Y_SUB_TC_OP524_Y_SUB_TC_OP527_Y_SUB_TC_OP530_Y_SUB_TC_OP533_Y_SUB_TC_OP536_Y_SUB_TC_OP539_Y_SUB_TC_OP542_Y_SUB_TC_OP545' in 'CDN_DP_region_0_0_c7 in proj_fm'.
      Timing increment_unsigned_686_741...
        Done timing increment_unsigned_686_741.
      Timing increment_unsigned_671_742...
        Done timing increment_unsigned_671_742.
      Timing increment_unsigned_686_878...
        Done timing increment_unsigned_686_878.
      Timing increment_unsigned_671_879...
        Done timing increment_unsigned_671_879.
      Timing lt_unsigned_668_rtlopto_model_880...
        Done timing lt_unsigned_668_rtlopto_model_880.
      Timing lt_unsigned_666_rtlopto_model_881...
        Done timing lt_unsigned_666_rtlopto_model_881.
      Timing lt_unsigned_664_rtlopto_model_882...
        Done timing lt_unsigned_664_rtlopto_model_882.
      Timing lt_unsigned_662_rtlopto_model_883...
        Done timing lt_unsigned_662_rtlopto_model_883.
      Timing lt_unsigned_660_rtlopto_model_884...
        Done timing lt_unsigned_660_rtlopto_model_884.
      Timing lt_unsigned_658_rtlopto_model_885...
        Done timing lt_unsigned_658_rtlopto_model_885.
      Timing lt_unsigned_656_rtlopto_model_886...
        Done timing lt_unsigned_656_rtlopto_model_886.
      Timing lt_unsigned_654_rtlopto_model_887...
        Done timing lt_unsigned_654_rtlopto_model_887.
      Timing lt_unsigned_652_rtlopto_model_888...
        Done timing lt_unsigned_652_rtlopto_model_888.
      Timing lt_unsigned_650_rtlopto_model_889...
        Done timing lt_unsigned_650_rtlopto_model_889.
      Timing lt_unsigned_648_rtlopto_model_890...
        Done timing lt_unsigned_648_rtlopto_model_890.
      Timing lt_unsigned_646_rtlopto_model_891...
        Done timing lt_unsigned_646_rtlopto_model_891.
      Timing lt_unsigned_644_rtlopto_model_892...
        Done timing lt_unsigned_644_rtlopto_model_892.
      Timing lt_unsigned_642_rtlopto_model_893...
        Done timing lt_unsigned_642_rtlopto_model_893.
      Timing lt_unsigned_640_rtlopto_model_894...
        Done timing lt_unsigned_640_rtlopto_model_894.
      Timing lt_unsigned_638_rtlopto_model_895...
        Done timing lt_unsigned_638_rtlopto_model_895.
      Timing lt_unsigned_632_rtlopto_model_897...
        Done timing lt_unsigned_632_rtlopto_model_897.
      Timing increment_unsigned_686_959...
        Done timing increment_unsigned_686_959.
      Timing increment_unsigned_671_960...
        Done timing increment_unsigned_671_960.
      Timing lt_unsigned_668_rtlopto_model_961...
        Done timing lt_unsigned_668_rtlopto_model_961.
      Timing lt_unsigned_666_rtlopto_model_962...
        Done timing lt_unsigned_666_rtlopto_model_962.
      Timing lt_unsigned_664_rtlopto_model_963...
        Done timing lt_unsigned_664_rtlopto_model_963.
      Timing lt_unsigned_662_rtlopto_model_964...
        Done timing lt_unsigned_662_rtlopto_model_964.
      Timing lt_unsigned_660_rtlopto_model_965...
        Done timing lt_unsigned_660_rtlopto_model_965.
      Timing lt_unsigned_658_rtlopto_model_966...
        Done timing lt_unsigned_658_rtlopto_model_966.
      Timing lt_unsigned_656_rtlopto_model_967...
        Done timing lt_unsigned_656_rtlopto_model_967.
      Timing lt_unsigned_654_rtlopto_model_968...
        Done timing lt_unsigned_654_rtlopto_model_968.
      Timing lt_unsigned_652_rtlopto_model_969...
        Done timing lt_unsigned_652_rtlopto_model_969.
      Timing lt_unsigned_650_rtlopto_model_970...
        Done timing lt_unsigned_650_rtlopto_model_970.
      Timing lt_unsigned_648_rtlopto_model_971...
        Done timing lt_unsigned_648_rtlopto_model_971.
      Timing lt_unsigned_646_rtlopto_model_972...
        Done timing lt_unsigned_646_rtlopto_model_972.
      Timing lt_unsigned_644_rtlopto_model_973...
        Done timing lt_unsigned_644_rtlopto_model_973.
      Timing lt_unsigned_642_rtlopto_model_974...
        Done timing lt_unsigned_642_rtlopto_model_974.
      Timing lt_unsigned_640_rtlopto_model_975...
        Done timing lt_unsigned_640_rtlopto_model_975.
      Timing lt_unsigned_638_rtlopto_model_976...
        Done timing lt_unsigned_638_rtlopto_model_976.
      Timing lt_unsigned_632_rtlopto_model_978...
        Done timing lt_unsigned_632_rtlopto_model_978.
      Timing increment_unsigned_686_1040...
        Done timing increment_unsigned_686_1040.
      Timing increment_unsigned_671_1041...
        Done timing increment_unsigned_671_1041.
      Timing lt_unsigned_668_rtlopto_model_1042...
        Done timing lt_unsigned_668_rtlopto_model_1042.
      Timing lt_unsigned_666_rtlopto_model_1043...
        Done timing lt_unsigned_666_rtlopto_model_1043.
      Timing lt_unsigned_664_rtlopto_model_1044...
        Done timing lt_unsigned_664_rtlopto_model_1044.
      Timing lt_unsigned_662_rtlopto_model_1045...
        Done timing lt_unsigned_662_rtlopto_model_1045.
      Timing lt_unsigned_660_rtlopto_model_1046...
        Done timing lt_unsigned_660_rtlopto_model_1046.
      Timing lt_unsigned_658_rtlopto_model_1047...
        Done timing lt_unsigned_658_rtlopto_model_1047.
      Timing lt_unsigned_656_rtlopto_model_1048...
        Done timing lt_unsigned_656_rtlopto_model_1048.
      Timing lt_unsigned_654_rtlopto_model_1049...
        Done timing lt_unsigned_654_rtlopto_model_1049.
      Timing lt_unsigned_652_rtlopto_model_1050...
        Done timing lt_unsigned_652_rtlopto_model_1050.
      Timing lt_unsigned_650_rtlopto_model_1051...
        Done timing lt_unsigned_650_rtlopto_model_1051.
      Timing lt_unsigned_648_rtlopto_model_1052...
        Done timing lt_unsigned_648_rtlopto_model_1052.
      Timing lt_unsigned_646_rtlopto_model_1053...
        Done timing lt_unsigned_646_rtlopto_model_1053.
      Timing lt_unsigned_644_rtlopto_model_1054...
        Done timing lt_unsigned_644_rtlopto_model_1054.
      Timing lt_unsigned_642_rtlopto_model_1055...
        Done timing lt_unsigned_642_rtlopto_model_1055.
      Timing lt_unsigned_640_rtlopto_model_1056...
        Done timing lt_unsigned_640_rtlopto_model_1056.
      Timing lt_unsigned_638_rtlopto_model_1057...
        Done timing lt_unsigned_638_rtlopto_model_1057.
      Timing lt_unsigned_632_rtlopto_model_1059...
        Done timing lt_unsigned_632_rtlopto_model_1059.
      Timing increment_unsigned_686_1121...
        Done timing increment_unsigned_686_1121.
      Timing increment_unsigned_671_1122...
        Done timing increment_unsigned_671_1122.
      Timing lt_unsigned_668_rtlopto_model_1123...
        Done timing lt_unsigned_668_rtlopto_model_1123.
      Timing lt_unsigned_666_rtlopto_model_1124...
        Done timing lt_unsigned_666_rtlopto_model_1124.
      Timing lt_unsigned_664_rtlopto_model_1125...
        Done timing lt_unsigned_664_rtlopto_model_1125.
      Timing lt_unsigned_662_rtlopto_model_1126...
        Done timing lt_unsigned_662_rtlopto_model_1126.
      Timing lt_unsigned_660_rtlopto_model_1127...
        Done timing lt_unsigned_660_rtlopto_model_1127.
      Timing lt_unsigned_658_rtlopto_model_1128...
        Done timing lt_unsigned_658_rtlopto_model_1128.
      Timing lt_unsigned_656_rtlopto_model_1129...
        Done timing lt_unsigned_656_rtlopto_model_1129.
      Timing lt_unsigned_654_rtlopto_model_1130...
        Done timing lt_unsigned_654_rtlopto_model_1130.
      Timing lt_unsigned_652_rtlopto_model_1131...
        Done timing lt_unsigned_652_rtlopto_model_1131.
      Timing lt_unsigned_650_rtlopto_model_1132...
        Done timing lt_unsigned_650_rtlopto_model_1132.
      Timing lt_unsigned_648_rtlopto_model_1133...
        Done timing lt_unsigned_648_rtlopto_model_1133.
      Timing lt_unsigned_646_rtlopto_model_1134...
        Done timing lt_unsigned_646_rtlopto_model_1134.
      Timing lt_unsigned_644_rtlopto_model_1135...
        Done timing lt_unsigned_644_rtlopto_model_1135.
      Timing lt_unsigned_642_rtlopto_model_1136...
        Done timing lt_unsigned_642_rtlopto_model_1136.
      Timing lt_unsigned_640_rtlopto_model_1137...
        Done timing lt_unsigned_640_rtlopto_model_1137.
      Timing lt_unsigned_638_rtlopto_model_1138...
        Done timing lt_unsigned_638_rtlopto_model_1138.
      Timing lt_unsigned_632_rtlopto_model_1140...
        Done timing lt_unsigned_632_rtlopto_model_1140.
      Timing increment_unsigned_686_1202...
        Done timing increment_unsigned_686_1202.
      Timing increment_unsigned_671_1203...
        Done timing increment_unsigned_671_1203.
      Timing lt_unsigned_668_rtlopto_model_1204...
        Done timing lt_unsigned_668_rtlopto_model_1204.
      Timing lt_unsigned_666_rtlopto_model_1205...
        Done timing lt_unsigned_666_rtlopto_model_1205.
      Timing lt_unsigned_664_rtlopto_model_1206...
        Done timing lt_unsigned_664_rtlopto_model_1206.
      Timing lt_unsigned_662_rtlopto_model_1207...
        Done timing lt_unsigned_662_rtlopto_model_1207.
      Timing lt_unsigned_660_rtlopto_model_1208...
        Done timing lt_unsigned_660_rtlopto_model_1208.
      Timing lt_unsigned_658_rtlopto_model_1209...
        Done timing lt_unsigned_658_rtlopto_model_1209.
      Timing lt_unsigned_656_rtlopto_model_1210...
        Done timing lt_unsigned_656_rtlopto_model_1210.
      Timing lt_unsigned_654_rtlopto_model_1211...
        Done timing lt_unsigned_654_rtlopto_model_1211.
      Timing lt_unsigned_652_rtlopto_model_1212...
        Done timing lt_unsigned_652_rtlopto_model_1212.
      Timing lt_unsigned_650_rtlopto_model_1213...
        Done timing lt_unsigned_650_rtlopto_model_1213.
      Timing lt_unsigned_648_rtlopto_model_1214...
        Done timing lt_unsigned_648_rtlopto_model_1214.
      Timing lt_unsigned_646_rtlopto_model_1215...
        Done timing lt_unsigned_646_rtlopto_model_1215.
      Timing lt_unsigned_644_rtlopto_model_1216...
        Done timing lt_unsigned_644_rtlopto_model_1216.
      Timing lt_unsigned_642_rtlopto_model_1217...
        Done timing lt_unsigned_642_rtlopto_model_1217.
      Timing lt_unsigned_640_rtlopto_model_1218...
        Done timing lt_unsigned_640_rtlopto_model_1218.
      Timing lt_unsigned_638_rtlopto_model_1219...
        Done timing lt_unsigned_638_rtlopto_model_1219.
      Timing lt_unsigned_632_rtlopto_model_1221...
        Done timing lt_unsigned_632_rtlopto_model_1221.
      Timing increment_unsigned_686_1283...
        Done timing increment_unsigned_686_1283.
      Timing increment_unsigned_671_1284...
        Done timing increment_unsigned_671_1284.
      Timing lt_unsigned_668_rtlopto_model_1285...
        Done timing lt_unsigned_668_rtlopto_model_1285.
      Timing lt_unsigned_666_rtlopto_model_1286...
        Done timing lt_unsigned_666_rtlopto_model_1286.
      Timing lt_unsigned_664_rtlopto_model_1287...
        Done timing lt_unsigned_664_rtlopto_model_1287.
      Timing lt_unsigned_662_rtlopto_model_1288...
        Done timing lt_unsigned_662_rtlopto_model_1288.
      Timing lt_unsigned_660_rtlopto_model_1289...
        Done timing lt_unsigned_660_rtlopto_model_1289.
      Timing lt_unsigned_658_rtlopto_model_1290...
        Done timing lt_unsigned_658_rtlopto_model_1290.
      Timing lt_unsigned_656_rtlopto_model_1291...
        Done timing lt_unsigned_656_rtlopto_model_1291.
      Timing lt_unsigned_654_rtlopto_model_1292...
        Done timing lt_unsigned_654_rtlopto_model_1292.
      Timing lt_unsigned_652_rtlopto_model_1293...
        Done timing lt_unsigned_652_rtlopto_model_1293.
      Timing lt_unsigned_650_rtlopto_model_1294...
        Done timing lt_unsigned_650_rtlopto_model_1294.
      Timing lt_unsigned_648_rtlopto_model_1295...
        Done timing lt_unsigned_648_rtlopto_model_1295.
      Timing lt_unsigned_646_rtlopto_model_1296...
        Done timing lt_unsigned_646_rtlopto_model_1296.
      Timing lt_unsigned_644_rtlopto_model_1297...
        Done timing lt_unsigned_644_rtlopto_model_1297.
      Timing lt_unsigned_642_rtlopto_model_1298...
        Done timing lt_unsigned_642_rtlopto_model_1298.
      Timing lt_unsigned_640_rtlopto_model_1299...
        Done timing lt_unsigned_640_rtlopto_model_1299.
      Timing lt_unsigned_638_rtlopto_model_1300...
        Done timing lt_unsigned_638_rtlopto_model_1300.
      Timing lt_unsigned_632_rtlopto_model_1302...
        Done timing lt_unsigned_632_rtlopto_model_1302.
CDN_DP_region_0_0 level = 0 loads = 1 drivers = 0
CDN_DP_region_0_0_c0 in proj_fm: area: 48428914968 ,dp = 47 mux = 169 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_0_c1 in proj_fm: area: 34766270784 ,dp = 29 mux = 169 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c2 in proj_fm: area: 34766270784 ,dp = 29 mux = 169 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c3 in proj_fm: area: 34766270784 ,dp = 29 mux = 169 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c4 in proj_fm: area: 34766270784 ,dp = 29 mux = 169 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c5 in proj_fm: area: 34766270784 ,dp = 29 mux = 169 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c6 in proj_fm: area: 34766270784 ,dp = 29 mux = 169 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c7 in proj_fm: area: 31131757314 ,dp = 29 mux = 169 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_0_0_c7 in proj_fm: area: 31131757314 ,dp = 29 mux = 169 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 31131757314.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area      48428914968        34766270784        34766270784        34766270784        34766270784        34766270784        34766270784        31131757314  
##>            WNS          +152.70            +146.90            +146.90            +146.90            +146.90            +146.90            +146.90            +146.90  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                 40  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                 15  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  1                  1                  1                  1                  1                  1                 31  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START            48428914968 (      )      152.70 (        )             0 (        )              
##> rewrite                        START            48428914968 ( +0.00)      152.70 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END            50109388938 ( +3.47)      152.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START            50109388938 ( +0.00)      152.70 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END            51782046750 ( +3.34)      152.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START            51782046750 ( +0.00)      152.70 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END            53478153036 ( +3.28)      152.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START            53478153036 ( +0.00)      152.70 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END            55119546216 ( +3.07)      152.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START            55119546216 ( +0.00)      152.70 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END            56792204028 ( +3.03)      152.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START            56792204028 ( +0.00)      152.70 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END            58457045682 ( +2.93)      152.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START            58457045682 ( +0.00)      152.70 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END            60153151968 ( +2.90)      152.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START            60153151968 ( +0.00)      152.70 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END            61778912832 ( +2.70)      152.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START            61778912832 ( +0.00)      152.70 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END            63443754486 ( +2.69)      152.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START            63443754486 ( +0.00)      152.70 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END            65100779982 ( +2.61)      152.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START            65100779982 ( +0.00)      152.70 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END            66781253952 ( +2.58)      152.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START            66781253952 ( +0.00)      152.70 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END            68430463290 ( +2.47)      152.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START            68430463290 ( +0.00)      152.70 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END            70103121102 ( +2.44)      152.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START            70103121102 ( +0.00)      152.70 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END            71767962756 ( +2.37)      152.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START            71767962756 ( +0.00)      152.70 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END            73448436726 ( +2.34)      152.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START            73448436726 ( +0.00)      152.70 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END            74996036010 ( +2.11)      152.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START            74996036010 ( +0.00)      152.70 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END            74996036010 ( +0.00)      152.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START            74996036010 ( +0.00)      152.70 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END            75035116800 ( +0.05)      152.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START            75035116800 ( +0.00)      152.70 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END            75074197590 ( +0.05)      152.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START            75074197590 ( +0.00)      152.70 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END            75113278380 ( +0.05)      152.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START            75113278380 ( +0.00)      152.70 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END            75152359170 ( +0.05)      152.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START            75152359170 ( +0.00)      152.70 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END            75191439960 ( +0.05)      152.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START            75191439960 ( +0.00)      152.70 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END            75230520750 ( +0.05)      152.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START            75230520750 ( +0.00)      152.70 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END            75269601540 ( +0.05)      152.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START           106393542696 (+41.35)       59.90 (  -92.80)             0 (       0)              (a,ar) Expr0_from --> Expr0_to
##>                                  END           106729637490 ( +0.32)       73.60 (  +13.70)             0 (       0)           0  
##> rewrite                        START           106729637490 ( +0.00)       73.60 (   +0.00)             0 (       0)              (a,ar) Expr1_from --> Expr1_to
##>                                  END           107120445390 ( +0.37)       73.60 (   +0.00)             0 (       0)           0  
##> rewrite                        START           107120445390 ( +0.00)       73.60 (   +0.00)             0 (       0)              (a,ar) Expr2_from --> Expr2_to
##>                                  END           124394154570 (+16.13)       73.60 (   +0.00)             0 (       0)           0  
##> rewrite                        START           124394154570 ( +0.00)       73.60 (   +0.00)             0 (       0)              (a,ar) Expr3_from --> Expr3_to
##>                                  END           203517122004 (+63.61)       73.60 (   +0.00)             0 (       0)           2  
##>                                  END           166468533084 (+243.74)      152.70 (   +0.00)             0 (       0)          11  
##>createMaxCarrySave              START           151641281358 ( -8.91)      152.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START           151641281358 ( +0.00)      152.70 (   +0.00)             0 (       0)              
##>                                  END           151641281358 ( +0.00)      152.70 (   +0.00)             0 (       0)           0  
##> speculate_in_gdef              START           151641281358 ( +0.00)      152.70 (   +0.00)             0 (       0)              
##>  pre_speculate_mux_merge       START           151641281358 ( +0.00)      152.70 (   +0.00)             0 (       0)              
##>                                  END           151641281358 ( +0.00)      152.70 (   +0.00)             0 (       0)           0  
##>                                  END           151641281358 ( +0.00)      152.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START           151641281358 ( +0.00)      152.70 (   +0.00)             0 (       0)              
##>                                  END           150367247604 ( -0.84)      152.70 (   +0.00)             0 (       0)           1  
##>                                  END           150367247604 ( -0.84)      152.70 (   +0.00)             0 (       0)           1  
##>canonicalize_by_names           START           150367247604 ( +0.00)      152.70 (   +0.00)             0 (       0)              
##>                                  END           150367247604 ( +0.00)      152.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START           150367247604 ( +0.00)      152.70 (   +0.00)             0 (       0)              
##> rewrite                        START           150367247604 ( +0.00)      152.70 (   +0.00)             0 (       0)              (a,csaa) base_comb_signed_sub_exs_p_sub_from --> comb_signed_sub_exs_smis_p_sub_to
##>                                  END           144481680630 ( -3.91)      152.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START           144481680630 ( +0.00)      152.70 (   +0.00)             0 (       0)              (a,csaa) base_comb_signed_sub_exs_p_sub_from --> comb_signed_sub_exs_smis_p_sub_to
##>                                  END           138549216708 ( -4.11)      152.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START           138549216708 ( +0.00)      152.70 (   +0.00)             0 (       0)              (a,csaa) base_comb_signed_sub_exs_p_sub_from --> comb_signed_sub_exs_smis_p_sub_to
##>                                  END           132663649734 ( -4.25)      152.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START           132663649734 ( +0.00)      152.70 (   +0.00)             0 (       0)              (a,csaa) base_comb_signed_sub_exs_p_sub_from --> comb_signed_sub_exs_smis_p_sub_to
##>                                  END           126731185812 ( -4.47)      152.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START           126731185812 ( +0.00)      152.70 (   +0.00)             0 (       0)              (a,csaa) base_comb_signed_sub_exs_p_sub_from --> comb_signed_sub_exs_smis_p_sub_to
##>                                  END           120829986522 ( -4.66)      152.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START           120829986522 ( +0.00)      152.70 (   +0.00)             0 (       0)              (a,csaa) base_comb_signed_sub_exs_p_sub_from --> comb_signed_sub_exs_smis_p_sub_to
##>                                  END           114975684180 ( -4.85)      152.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START           114975684180 ( +0.00)      152.70 (   +0.00)             0 (       0)              (a,csaa) base_comb_signed_sub_exs_p_sub_from --> comb_signed_sub_exs_smis_p_sub_to
##>                                  END           108996323310 ( -5.20)      152.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START           108996323310 ( +0.00)      152.70 (   +0.00)             0 (       0)              (a,csaa) base_comb_signed_sub_exs_p_sub_from --> comb_signed_sub_exs_smis_p_sub_to
##>                                  END           103118572494 ( -5.39)      152.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START           103118572494 ( +0.00)      152.70 (   +0.00)             0 (       0)              (a,csaa) base_comb_signed_sub_exs_p_sub_from --> comb_signed_sub_exs_smis_p_sub_to
##>                                  END            97201740888 ( -5.74)      152.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START            97201740888 ( +0.00)      152.70 (   +0.00)             0 (       0)              (a,csaa) base_comb_signed_sub_exs_p_sub_from --> comb_signed_sub_exs_smis_p_sub_to
##>                                  END            91331806230 ( -6.04)      152.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START            91331806230 ( +0.00)      152.70 (   +0.00)             0 (       0)              (a,csaa) base_comb_signed_sub_exs_p_sub_from --> comb_signed_sub_exs_smis_p_sub_to
##>                                  END            85258651464 ( -6.65)      152.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START            85258651464 ( +0.00)      152.70 (   +0.00)             0 (       0)              (a,csaa) base_comb_signed_sub_exs_p_sub_from --> comb_signed_sub_exs_smis_p_sub_to
##>                                  END            79271474436 ( -7.02)      152.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START            79271474436 ( +0.00)      152.70 (   +0.00)             0 (       0)              (a,csaa) base_comb_signed_sub_exs_p_sub_from --> comb_signed_sub_exs_smis_p_sub_to
##>                                  END            73378091304 ( -7.43)      152.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START            73378091304 ( +0.00)      152.70 (   +0.00)             0 (       0)              (a,csaa) base_comb_signed_sub_exs_p_sub_from --> comb_signed_sub_exs_smis_p_sub_to
##>                                  END            67492524330 ( -8.02)      152.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START            67492524330 ( +0.00)      152.70 (   +0.00)             0 (       0)              (a,csaa) base_comb_signed_sub_exs_p_sub_from --> comb_signed_sub_exs_smis_p_sub_to
##>                                  END            61466266512 ( -8.93)      152.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START            61466266512 ( +0.00)      152.70 (   +0.00)             0 (       0)              (a,csaa) base_comb_signed_sub_exs_p_sub_from --> comb_signed_sub_exs_smis_p_sub_to
##>                                  END            54720922158 (-10.97)      152.70 (   +0.00)             0 (       0)           0  
##>                                  END            54720922158 (-63.61)      152.70 (   +0.00)             0 (       0)           6  
##>datapath_csa_factoring_one_gde  START            54720922158 ( +0.00)      152.70 (   +0.00)             0 (       0)              
##>                                  END            54720922158 ( +0.00)      152.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START            54720922158 ( +0.00)      152.70 (   +0.00)             0 (       0)              
##>                                  END            50500196838 ( -7.71)      152.70 (   +0.00)             0 (       0)           1  
##>datapath_rewrite_post_share     START            50500196838 ( +0.00)      152.70 (   +0.00)             0 (       0)              
##>                                  END            50500196838 ( +0.00)      152.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START            50500196838 ( +0.00)      152.70 (   +0.00)             0 (       0)              
##>                                  END            50500196838 ( +0.00)      152.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START            50500196838 ( +0.00)      152.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START            50500196838 ( +0.00)      152.70 (   +0.00)             0 (       0)              
##>                                  END            50500196838 ( +0.00)      152.70 (   +0.00)             0 (       0)           0  
##>                                  END            50500196838 ( +0.00)      152.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START            50500196838 ( +0.00)      152.70 (   +0.00)             0 (       0)              
##>                                  END            50500196838 ( +0.00)      152.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START            50500196838 ( +0.00)      152.70 (   +0.00)             0 (       0)              
##>                                  END            50461116048 ( -0.08)      152.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START            50461116048 ( +0.00)      152.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START            50461116048 ( +0.00)      152.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            50461116048 ( +0.00)      152.70 (   +0.00)             0 (       0)              
##>                                  END            37830204720 (-25.03)      146.90 (   -5.80)             0 (       0)           0  
##>  fast_cse_elim                 START            37830204720 ( +0.00)      146.90 (   +0.00)             0 (       0)              
##>                                  END            37830204720 ( +0.00)      146.90 (   +0.00)             0 (       0)           0  
##>                                  END            37830204720 (-25.03)      146.90 (   -5.80)             0 (       0)           0  
##> speculate_in_gdef              START            37830204720 ( +0.00)      146.90 (   +0.00)             0 (       0)              
##>  pre_speculate_mux_merge       START            37830204720 ( +0.00)      146.90 (   +0.00)             0 (       0)              
##>                                  END            37830204720 ( +0.00)      146.90 (   +0.00)             0 (       0)           0  
##>                                  END            37830204720 ( +0.00)      146.90 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            37830204720 ( +0.00)      146.90 (   +0.00)             0 (       0)              
##>                                  END            37830204720 ( +0.00)      146.90 (   +0.00)             0 (       0)           0  
##>                                  END            37830204720 (-25.03)      146.90 (   -5.80)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START            37830204720 ( +0.00)      146.90 (   +0.00)             0 (       0)              
##>                                  END            37830204720 ( +0.00)      146.90 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START            37830204720 ( +0.00)      146.90 (   +0.00)             0 (       0)              
##>                                  END            37830204720 ( +0.00)      146.90 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START            37830204720 ( +0.00)      146.90 (   +0.00)             0 (       0)              
##>                                  END            37830204720 ( +0.00)      146.90 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START            37830204720 ( +0.00)      146.90 (   +0.00)             0 (       0)              
##>                                  END            37830204720 ( +0.00)      146.90 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START            37830204720 ( +0.00)      146.90 (   +0.00)             0 (       0)              
##>                                  END            37830204720 ( +0.00)      146.90 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START            37830204720 ( +0.00)      146.90 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START            37830204720 ( +0.00)      146.90 (   +0.00)             0 (       0)              
##>                                  END            37830204720 ( +0.00)      146.90 (   +0.00)             0 (       0)           0  
##>                                  END            37830204720 ( +0.00)      146.90 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START            37830204720 ( +0.00)      146.90 (   +0.00)             0 (       0)              
##>                                  END            37830204720 ( +0.00)      146.90 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START            37830204720 ( +0.00)      146.90 (   +0.00)             0 (       0)              
##>                                  END            37830204720 ( +0.00)      146.90 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START            37830204720 ( +0.00)      146.90 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START            37830204720 ( +0.00)      146.90 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            37830204720 ( +0.00)      146.90 (   +0.00)             0 (       0)              
##>                                  END            37830204720 ( +0.00)      146.90 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            37830204720 ( +0.00)      146.90 (   +0.00)             0 (       0)              
##>                                  END            37830204720 ( +0.00)      146.90 (   +0.00)             0 (       0)           0  
##>                                  END            37830204720 ( +0.00)      146.90 (   +0.00)             0 (       0)           0  
##> speculate_in_gdef              START            37830204720 ( +0.00)      146.90 (   +0.00)             0 (       0)              
##>  pre_speculate_mux_merge       START            37830204720 ( +0.00)      146.90 (   +0.00)             0 (       0)              
##>                                  END            37830204720 ( +0.00)      146.90 (   +0.00)             0 (       0)           0  
##>                                  END            37830204720 ( +0.00)      146.90 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            37830204720 ( +0.00)      146.90 (   +0.00)             0 (       0)              
##>                                  END            37830204720 ( +0.00)      146.90 (   +0.00)             0 (       0)           0  
##>                                  END            37830204720 ( +0.00)      146.90 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START            31202102736 (-17.52)      146.90 (   +0.00)             0 (       0)              
##>                                  END            31131757314 ( -0.23)      146.90 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START            31131757314 ( +0.00)      146.90 (   +0.00)             0 (       0)              
##>                                  END           140573601630 (+351.54)      146.90 (   +0.00)             0 (       0)           2  
##>dpopt_flatten_critical_muxes_i  START           140573601630 ( +0.00)      146.90 (   +0.00)             0 (       0)              
##>                                  END           140573601630 ( +0.00)      146.90 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START           140573601630 ( +0.00)      146.90 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START           140573601630 ( +0.00)      146.90 (   +0.00)             0 (       0)              
##>                                  END           140573601630 ( +0.00)      146.90 (   +0.00)             0 (       0)           0  
##>                                  END           140573601630 ( +0.00)      146.90 (   +0.00)             0 (       0)           0  
##>create_score                    START            31131757314 (-77.85)      146.90 (   +0.00)             0 (       0)              
##>                                  END            31131757314 ( +0.00)      146.90 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_0_0_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(40), factoring(0), sharing(15), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_1'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 224 
MaxCSA: Successfully built Maximal CSA Expression Expr4
      Timing csa_tree_1431...
        Done timing csa_tree_1431.
      Timing lt_unsigned_632_rtlopto_model_1519...
        Done timing lt_unsigned_632_rtlopto_model_1519.
      Timing lt_unsigned_632_rtlopto_model_1521...
        Done timing lt_unsigned_632_rtlopto_model_1521.
      Timing lt_unsigned_632_rtlopto_model_1523...
        Done timing lt_unsigned_632_rtlopto_model_1523.
      Timing lt_unsigned_632_rtlopto_model_1525...
        Done timing lt_unsigned_632_rtlopto_model_1525.
      Timing lt_unsigned_632_rtlopto_model_1527...
        Done timing lt_unsigned_632_rtlopto_model_1527.
      Timing lt_unsigned_632_rtlopto_model_1529...
        Done timing lt_unsigned_632_rtlopto_model_1529.
CDN_DP_region_0_1 level = 1 loads = 0 drivers = 1 is driven by : CDN_DP_region_0_0 
CDN_DP_region_0_1_c0 in proj_fm: area: 562763376 ,dp = 8 mux = 0 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_1_c1 in proj_fm: area: 437704848 ,dp = 8 mux = 0 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c2 in proj_fm: area: 437704848 ,dp = 8 mux = 0 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c3 in proj_fm: area: 437704848 ,dp = 8 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c4 in proj_fm: area: 437704848 ,dp = 8 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c5 in proj_fm: area: 437704848 ,dp = 8 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c6 in proj_fm: area: 437704848 ,dp = 8 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c7 in proj_fm: area: 476785638 ,dp = 8 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

Best config: CDN_DP_region_0_1_c6 in proj_fm: area: 437704848 ,dp = 8 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 437704848.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_1_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        562763376          437704848          437704848          437704848          437704848          437704848          437704848          476785638  
##>            WNS    +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  3  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_1_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START              562763376 (      )    214748364.70 (        )             0 (        )              
##> datapath_rewrite_one_def       START              562763376 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START              562763376 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              562763376 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START              562763376 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              562763376 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END              562763376 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START              562763376 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              562763376 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              562763376 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              562763376 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END              562763376 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START              562763376 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              562763376 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START              562763376 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              562763376 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START              562763376 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              562763376 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START              562763376 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              562763376 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START              562763376 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              562763376 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START              562763376 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              562763376 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START              562763376 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              562763376 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START              562763376 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              562763376 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              562763376 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              562763376 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START              562763376 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              562763376 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START              562763376 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              562763376 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END              562763376 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START              562763376 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              562763376 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              562763376 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              562763376 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END              562763376 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START              562763376 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              437704848 (-22.22)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START              437704848 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              437704848 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START              437704848 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              437704848 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START              437704848 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              437704848 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_1_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_0_1_c6'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
              Prepare netlist for verification ...
              Prepare netlist for verification Done.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'proj_fm'.
      Removing temporary intermediate hierarchies under proj_fm
Number of big hc bmuxes after = 18
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: proj_fm, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: proj_fm, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.011s)

Stage: post_rtlopt
----------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |         1.00 | 
| hlo_mux_reorder     |       0 |       0 |        11.00 | 
----------------------------------------------------------
              Optimizing muxes in design 'proj_fm'.
              Post blast muxes in design 'proj_fm'.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: proj_fm, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.078s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |        78.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------------------------------------------------------------------
|     Id      |  Sev   |Count |                                                  Message Text                                                    |
--------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-479    |Info    |   16 |Constant relational expression.                                                                                   |
|             |        |      |A relational expression can evaluate to a constant when a variable is compared to a value which is outside the    |
|             |        |      | bounds of the variable.                                                                                          |
| CDFG-738    |Info    |  340 |Common subexpression eliminated.                                                                                  |
| CDFG-739    |Info    |  340 |Common subexpression kept.                                                                                        |
| CDFG-818    |Warning |    1 |Using default parameter value for module elaboration.                                                             |
| CDFG-893    |Info    |   32 |Optimized the MUX created for array read / write or variable shifter.                                             |
| CDFG2G-622  |Warning |   16 |Signal or variable has multiple drivers.                                                                          |
|             |        |      |This may cause simulation mismatches between the original and synthesized designs.                                |
| CDFG2G-623  |Warning |    1 |Signal or variable has multiple drivers, including a constant driver.                                             |
|             |        |      |Some tools may not accept this HDL.                                                                               |
| DPOPT-1     |Info    |    1 |Optimizing datapath logic.                                                                                        |
| DPOPT-2     |Info    |    1 |Done optimizing datapath logic.                                                                                   |
| DPOPT-3     |Info    |    2 |Implementing datapath configurations.                                                                             |
| DPOPT-4     |Info    |    2 |Done implementing datapath configurations.                                                                        |
| DPOPT-6     |Info    |    1 |Pre-processed datapath logic.                                                                                     |
| DPOPT-10    |Info    |   16 |Optimized a mux chain.                                                                                            |
| ELAB-1      |Info    |    1 |Elaborating Design.                                                                                               |
| ELAB-3      |Info    |    1 |Done Elaborating Design.                                                                                          |
| ELABUTL-133 |Info    |    1 |To insure proper verification, preserved netlist point(s) because they are involved in combinational loop(s)      |
|             |        |      | . To disable this, set the 'cb_preserve_ports_nets' root attribute to 'false'.                                   |
| GB-6        |Info    |   32 |A datapath component has been ungrouped.                                                                          |
| GLO-34      |Info    |   30 |Deleting instances not driving any primary outputs.                                                               |
|             |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical   |
|             |        |      | instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the  |
|             |        |      | 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to |
|             |        |      | false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign     |
|             |        |      | attribute to 'false' or 'preserve' instance attribute to 'true'.                                                 |
| LBR-161     |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.                        |
| LBR-412     |Info    |    3 |Created nominal operating condition.                                                                              |
|             |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source  |
|             |        |      | (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).      |
| PHYS-93     |Warning |    1 |The design is not fully mapped.                                                                                   |
|             |        |      |The original design intent derived from the RTL may no longer be available upon restoration.                      |
| PHYS-106    |Warning |    2 |Site already defined before, duplicated site will be ignored.                                                     |
| PHYS-752    |Info    |    1 |Partition Based Synthesis execution skipped.                                                                      |
| RTLOPT-30   |Info    |   15 |Accepted resource sharing opportunity.                                                                            |
| RTLOPT-40   |Info    |    1 |Transformed datapath macro.                                                                                       |
| SYNTH-1     |Info    |    1 |Synthesizing.                                                                                                     |
| TIM-1000    |Info    |    1 |Multimode clock gating check is disabled.                                                                         |
--------------------------------------------------------------------------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
      Mapping 'proj_fm'...
        Preparing the circuit
          Pruning unused logic
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 2 cpu machine.
        : The requested number of cpus are not available on machine.
Multi-threaded constant propagation [1|0] ...
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'SUB_TC_OP_19' of datapath component 'sub_signed_688'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'SUB_TC_OP_Y_SUB_TC_OP503_Y_SUB_TC_OP506_Y_SUB_TC_OP509_Y_SUB_TC_OP512_Y_SUB_TC_OP515_Y_SUB_TC_OP518_Y_SUB_TC_OP521_Y_SUB_TC_OP524_Y_SUB_TC_OP527_Y_SUB_TC_OP530_Y_SUB_TC_OP533_Y_SUB_TC_OP536_Y_SUB_TC_OP539_Y_SUB_TC_OP542_Y_SUB_TC_OP545' of datapath component 'sub_signed_296'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'WALLACE_CSA_DUMMY_OP504_groupi' of datapath component 'WALLACE_CSA_DUMMY_OP504_group_779'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'WALLACE_CSA_DUMMY_OP507_groupi' of datapath component 'WALLACE_CSA_DUMMY_OP507_group_781'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'WALLACE_CSA_DUMMY_OP510_groupi' of datapath component 'WALLACE_CSA_DUMMY_OP510_group_782'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'WALLACE_CSA_DUMMY_OP513_groupi' of datapath component 'WALLACE_CSA_DUMMY_OP513_group_784'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'WALLACE_CSA_DUMMY_OP516_groupi' of datapath component 'WALLACE_CSA_DUMMY_OP516_group_786'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'WALLACE_CSA_DUMMY_OP519_groupi' of datapath component 'WALLACE_CSA_DUMMY_OP519_group_787'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'WALLACE_CSA_DUMMY_OP522_groupi' of datapath component 'WALLACE_CSA_DUMMY_OP522_group_789'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'WALLACE_CSA_DUMMY_OP525_groupi' of datapath component 'WALLACE_CSA_DUMMY_OP525_group_790'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'WALLACE_CSA_DUMMY_OP528_groupi' of datapath component 'WALLACE_CSA_DUMMY_OP528_group_791'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'WALLACE_CSA_DUMMY_OP531_groupi' of datapath component 'WALLACE_CSA_DUMMY_OP531_group_792'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'WALLACE_CSA_DUMMY_OP534_groupi' of datapath component 'WALLACE_CSA_DUMMY_OP534_group_794'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'WALLACE_CSA_DUMMY_OP537_groupi' of datapath component 'WALLACE_CSA_DUMMY_OP537_group_796'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'WALLACE_CSA_DUMMY_OP540_groupi' of datapath component 'WALLACE_CSA_DUMMY_OP540_group_797'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'WALLACE_CSA_DUMMY_OP543_groupi' of datapath component 'WALLACE_CSA_DUMMY_OP543_group_798'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'WALLACE_CSA_DUMMY_OP546_groupi' of datapath component 'WALLACE_CSA_DUMMY_OP546_group_800'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'WALLACE_CSA_DUMMY_OP_groupi' of datapath component 'WALLACE_CSA_DUMMY_OP_group_777'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'csa_tree_SUB_TC_OP_5_pad_pad_groupi' of datapath component 'csa_tree_SUB_TC_OP_5_pad_pad_group_808'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'csa_tree_SUB_TC_OP_8_pad_pad_groupi' of datapath component 'csa_tree_SUB_TC_OP_8_pad_pad_group_810'.
Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        0		  0%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Timing exception in enable logic      0		  0%
  Register bank width too small         134		100%
Total flip-flops                        134		100%
Total CG Modules                        0
    Automatically cost grouped 0 clock gate paths.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) proj_fm...
          Done structuring (delay-based) proj_fm
Multi-threaded Virtual Mapping    (2 threads per ST process, 2 of 2 CPUs usable)
          Structuring (delay-based) cb_part_1018...
          Done structuring (delay-based) cb_part_1018
        Mapping component cb_part_1018...
          Structuring (delay-based) logic partition in proj_fm...
          Done structuring (delay-based) logic partition in proj_fm
        Mapping logic partition in proj_fm...
          Structuring (delay-based) cb_seq...
          Done structuring (delay-based) cb_seq
        Mapping component cb_seq...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------
|   Id   |  Sev   |Count |                       Message Text                        |
--------------------------------------------------------------------------------------
| GB-6   |Info    |   35 |A datapath component has been ungrouped.                   |
| ST-136 |Warning |    1 |Not obtained requested number of super thread servers.     |
|        |        |      |The requested number of cpus are not available on machine. |
--------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'reg2out' target slack:    20 ps
Target path end-point (Port: proj_fm/out_wait)

           Pin                      Type         Fanout Load Arrival   
                                                        (fF)   (ps)    
-----------------------------------------------------------------------
(clock clk)                <<<  launch                             0 R 
cb_seqi
  waddr_reg[1]/clk                                                     
  waddr_reg[1]/q           (u)  unmapped_d_flop      21 79.8           
cb_seqi/F_mux_waddr_99_17_g4_data0 
cb_parti5376/cb_seqi_F_mux_waddr_99_17_g4_data0 
  g11215/in_4                                                          
  g11215/z                 (u)  unmapped_nand5        6 22.2           
  g11142/in_0                                                          
  g11142/z                 (u)  unmapped_or2         10 37.0           
  g18/in_0                                                             
  g18/z                    (u)  unmapped_not          1  4.9           
cb_parti5376/out_wait 
out_wait                   <<<  interconnect                           
                                out port                               
(proj_fm.sdc_line_17_25_1)      ext delay                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                     capture                         1650 R 
                                uncertainty                            
-----------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : cb_seqi/waddr_reg[1]/clk
End-point    : out_wait

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 504ps.
 
Cost Group 'in2out' target slack:    20 ps
Target path end-point (Port: proj_fm/out_wait)

           Pin                     Type       Fanout Load Arrival  
                                                     (fF)   (ps)   
-------------------------------------------------------------------
(proj_fm.sdc_line_15_3_1)       ext delay                          
chg_idx                    (u)  in port            2 11.4          
cb_parti5376/chg_idx 
  g11142/in_1                                                      
  g11142/z                 (u)  unmapped_or2      10 38.0          
  g18/in_0                                                         
  g18/z                    (u)  unmapped_not       1  4.9          
cb_parti5376/out_wait 
out_wait                   <<<  interconnect                       
                                out port                           
(proj_fm.sdc_line_17_25_1)      ext delay                          
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                path_delay                         
                                uncertainty                        
-------------------------------------------------------------------
Exception    : 'path_delays/proj_fm.sdc_line_18'    1650ps
Cost Group   : 'in2out' (path_group 'in2out')
Start-point  : chg_idx
End-point    : out_wait

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 621ps.
 
Cost Group 'reg2reg' target slack:    29 ps
Target path end-point (Pin: FMbuffers_reg[1][31][1]/d)

            Pin                         Type          Fanout Load Arrival   
                                                             (fF)   (ps)    
----------------------------------------------------------------------------
(clock clk)                   <<<  launch                               0 R 
cb_seqi
  waddr_reg[1]/clk                                                          
  waddr_reg[1]/q              (u)  unmapped_d_flop        21 79.8           
cb_seqi/F_mux_waddr_99_17_g4_data0 
cb_parti5376/cb_seqi_F_mux_waddr_99_17_g4_data0 
  g11215/in_4                                                               
  g11215/z                    (u)  unmapped_nand5          6 22.2           
  g11142/in_0                                                               
  g11142/z                    (u)  unmapped_or2           10 37.0           
  g9145/in_0                                                                
  g9145/z                     (u)  unmapped_or2            2  7.4           
  g8604/in_0                                                                
  g8604/z                     (u)  unmapped_complex2       1  3.7           
  g8605/in_2                                                                
  g8605/z                     (u)  unmapped_nand3         64 30.4           
cb_parti5376/cb_seqi_g4695_z 
cb_seqi/g4695_z 
  g5376/data1                                                               
  g5376/z                     (u)  unmapped_bmux3          1  3.8           
  FMbuffers_reg[1][31][1]/d   <<<  unmapped_d_flop                          
  FMbuffers_reg[1][31][1]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                        capture                           1650 R 
                                   uncertainty                              
----------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : cb_seqi/waddr_reg[1]/clk
End-point    : cb_seqi/FMbuffers_reg[1][31][1]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 485ps.
 
Cost Group 'in2reg' target slack:    29 ps
Target path end-point (Pin: FMbuffers_reg[1][31][1]/d)

            Pin                         Type          Fanout Load Arrival   
                                                             (fF)   (ps)    
----------------------------------------------------------------------------
(clock clk)                   <<<  launch                               0 R 
(proj_fm.sdc_line_15_3_1)          ext delay                                
chg_idx                       (u)  in port                 2 11.4           
cb_parti5376/chg_idx 
  g11142/in_1                                                               
  g11142/z                    (u)  unmapped_or2           10 38.0           
  g9145/in_0                                                                
  g9145/z                     (u)  unmapped_or2            2  7.6           
  g8604/in_0                                                                
  g8604/z                     (u)  unmapped_complex2       1  3.8           
  g8605/in_2                                                                
  g8605/z                     (u)  unmapped_nand3         64 29.6           
cb_parti5376/cb_seqi_g4695_z 
cb_seqi/g4695_z 
  g5377/data1                                                               
  g5377/z                     (u)  unmapped_bmux3          1  3.7           
  FMbuffers_reg[1][31][1]/d   <<<  unmapped_d_flop                          
  FMbuffers_reg[1][31][1]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                        capture                           1650 R 
                                   uncertainty                              
----------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : chg_idx
End-point    : cb_seqi/FMbuffers_reg[1][31][1]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 601ps.
 

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                   134        100.0
Excluded from State Retention     134        100.0
    - Will not convert            134        100.0
      - Preserved                   0          0.0
      - Power intent excluded     134        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 65, CPU_Time 62.825725
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:01:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:48:35 (Aug07) |  737.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:59(00:02:08) |  00:01:02(00:01:05) | 100.0(100.0) |   19:49:40 (Aug07) |   1.15 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:01:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:48:35 (Aug07) |  737.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:59(00:02:08) |  00:01:02(00:01:05) | 100.0(100.0) |   19:49:40 (Aug07) |   1.15 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:59(00:02:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:49:40 (Aug07) |   1.15 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            1         -         -      2309     15204       737
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -      3737     16914      1146
##>G:Misc                              65
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       66
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'proj_fm' to generic gates.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
******************************************************
******************************************************
**   ENICSINFO: Starting stage technology_mapping   **
******************************************************
******************************************************
ENICSINFO: Current time is: 07/08/2024 19:49
ENICSINFO: ----------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 100.2 ps std_slew: 29.9 ps std_load: 3.8 fF
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Mapping. [SYNTH-4]
        : Mapping 'proj_fm' using 'low' effort.
Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:01:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:48:35 (Aug07) |  737.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:59(00:02:08) |  00:01:02(00:01:05) |  90.0( 90.3) |   19:49:40 (Aug07) |   1.15 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:59(00:02:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:49:40 (Aug07) |   1.15 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:06(00:02:15) |  00:00:07(00:00:07) |  10.0(  9.7) |   19:49:47 (Aug07) |   1.14 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:01:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:48:35 (Aug07) |  737.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:59(00:02:08) |  00:01:02(00:01:05) |  88.7( 89.0) |   19:49:40 (Aug07) |   1.15 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:59(00:02:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:49:40 (Aug07) |   1.15 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:06(00:02:15) |  00:00:07(00:00:07) |   9.9(  9.6) |   19:49:47 (Aug07) |   1.14 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:07(00:02:16) |  00:00:01(00:00:01) |   1.4(  1.4) |   19:49:48 (Aug07) |   1.14 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
      Mapping 'proj_fm'...
        Preparing the circuit
          Pruning unused logic
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 2 cpu machine.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) proj_fm...
          Done structuring (delay-based) proj_fm
Multi-threaded Virtual Mapping    (2 threads per ST process, 2 of 2 CPUs usable)
          Structuring (delay-based) cb_part_1019...
          Done structuring (delay-based) cb_part_1019
        Mapping component cb_part_1019...
          Structuring (delay-based) logic partition in proj_fm...
          Done structuring (delay-based) logic partition in proj_fm
        Mapping logic partition in proj_fm...
          Structuring (delay-based) cb_seq...
          Done structuring (delay-based) cb_seq
        Mapping component cb_seq...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                       Message Text                        |
----------------------------------------------------------------------------------------
| PHYS-752 |Info    |    1 |Partition Based Synthesis execution skipped.               |
| ST-136   |Warning |    1 |Not obtained requested number of super thread servers.     |
|          |        |      |The requested number of cpus are not available on machine. |
| SYNTH-2  |Info    |    1 |Done synthesizing.                                         |
| SYNTH-4  |Info    |    1 |Mapping.                                                   |
----------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'reg2out' target slack:    21 ps
Target path end-point (Port: proj_fm/out_wait)

           Pin                      Type         Fanout Load Arrival   
                                                        (fF)   (ps)    
-----------------------------------------------------------------------
(clock clk)                <<<  launch                             0 R 
cb_seqi
  waddr_reg[1]/clk                                                     
  waddr_reg[1]/q           (u)  unmapped_d_flop      20 76.0           
cb_seqi/g11215_in_4 
cb_parti12604/cb_seqi_g11215_in_4 
  g17845/in_4                                                          
  g17845/z                 (u)  unmapped_nand5        6 22.2           
  g11142/in_0                                                          
  g11142/z                 (u)  unmapped_or2         10 37.0           
cb_parti12604/cb_seqi_g11142_z 
g12605/in_0                                                            
g12605/z                   (u)  unmapped_not          1  4.9           
out_wait                   <<<  interconnect                           
                                out port                               
(proj_fm.sdc_line_17_25_1)      ext delay                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                     capture                         1650 R 
                                uncertainty                            
-----------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : cb_seqi/waddr_reg[1]/clk
End-point    : out_wait

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 458ps.
 
Cost Group 'in2out' target slack:    21 ps
Target path end-point (Port: proj_fm/out_wait)

           Pin                     Type       Fanout Load Arrival  
                                                     (fF)   (ps)   
-------------------------------------------------------------------
(proj_fm.sdc_line_15_3_1)       ext delay                          
chg_idx                    (u)  in port            2 11.4          
cb_parti12604/chg_idx 
  g11142/in_1                                                      
  g11142/z                 (u)  unmapped_or2      10 38.0          
cb_parti12604/cb_seqi_g11142_z 
g12605/in_0                                                        
g12605/z                   (u)  unmapped_not       1  4.9          
out_wait                   <<<  interconnect                       
                                out port                           
(proj_fm.sdc_line_17_25_1)      ext delay                          
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                path_delay                         
                                uncertainty                        
-------------------------------------------------------------------
Exception    : 'path_delays/proj_fm.sdc_line_18'    1650ps
Cost Group   : 'in2out' (path_group 'in2out')
Start-point  : chg_idx
End-point    : out_wait

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 568ps.
 
Cost Group 'reg2reg' target slack:    30 ps
Target path end-point (Pin: FMbuffers_reg[1][31][1]/d)

            Pin                         Type          Fanout Load Arrival   
                                                             (fF)   (ps)    
----------------------------------------------------------------------------
(clock clk)                   <<<  launch                               0 R 
cb_seqi
  waddr_reg[1]/clk                                                          
  waddr_reg[1]/q              (u)  unmapped_d_flop        20 76.0           
cb_seqi/g11215_in_4 
cb_parti12604/cb_seqi_g11215_in_4 
  g17845/in_4                                                               
  g17845/z                    (u)  unmapped_nand5          6 22.2           
  g11142/in_0                                                               
  g11142/z                    (u)  unmapped_or2           10 37.0           
cb_parti12604/cb_seqi_g11142_z 
cb_seqi/g11142_z 
  g9145/in_0                                                                
  g9145/z                     (u)  unmapped_or2            2  7.4           
  g12662/in_1                                                               
  g12662/z                    (u)  unmapped_complex2       1  3.7           
  g12663/in_2                                                               
  g12663/z                    (u)  unmapped_nand3         64 30.4           
  g12881/data1                                                              
  g12881/z                    (u)  unmapped_bmux3          1  3.8           
  FMbuffers_reg[1][31][1]/d   <<<  unmapped_d_flop                          
  FMbuffers_reg[1][31][1]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                        capture                           1650 R 
                                   uncertainty                              
----------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : cb_seqi/waddr_reg[1]/clk
End-point    : cb_seqi/FMbuffers_reg[1][31][1]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 461ps.
 
Cost Group 'in2reg' target slack:    30 ps
Target path end-point (Pin: FMbuffers_reg[1][31][1]/d)

            Pin                         Type          Fanout Load Arrival   
                                                             (fF)   (ps)    
----------------------------------------------------------------------------
(clock clk)                   <<<  launch                               0 R 
(proj_fm.sdc_line_15_3_1)          ext delay                                
chg_idx                       (u)  in port                 2 11.4           
cb_parti12604/chg_idx 
  g11142/in_1                                                               
  g11142/z                    (u)  unmapped_or2           10 38.0           
cb_parti12604/cb_seqi_g11142_z 
cb_seqi/g11142_z 
  g9145/in_0                                                                
  g9145/z                     (u)  unmapped_or2            2  7.6           
  g12662/in_1                                                               
  g12662/z                    (u)  unmapped_complex2       1  3.8           
  g12663/in_2                                                               
  g12663/z                    (u)  unmapped_nand3         64 29.6           
  g12882/data1                                                              
  g12882/z                    (u)  unmapped_bmux3          1  3.7           
  FMbuffers_reg[1][31][1]/d   <<<  unmapped_d_flop                          
  FMbuffers_reg[1][31][1]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                        capture                           1650 R 
                                   uncertainty                              
----------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : chg_idx
End-point    : cb_seqi/FMbuffers_reg[1][31][1]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 570ps.
 
Multi-threaded Technology Mapping (2 threads per ST process, 2 of 2 CPUs usable)
          Restructuring (delay-based) cb_seq...
          Done restructuring (delay-based) cb_seq
        Optimizing component cb_seq...
          Restructuring (delay-based) logic partition in proj_fm...
          Done restructuring (delay-based) logic partition in proj_fm
        Optimizing logic partition in proj_fm...
          Restructuring (delay-based) cb_part_1019...
          Done restructuring (delay-based) cb_part_1019
        Optimizing component cb_part_1019...
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
           Pin                      Type         Fanout Load Slew Delay Arrival   
                                                        (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------
(clock clk)                     launch                                        0 R 
cb_seqi
  waddr_reg[3]/CK                                               0    +0       0 R 
  waddr_reg[3]/Q                DFFRPQ_X4M_A9TL       2 16.3   76  +296     296 R 
cb_seqi/g11215_in_1 
cb_parti12604/cb_seqi_g11215_in_1 
  g24993/B                                                           +0     296   
  g24993/Y                      NAND2_X4M_A9TL        2 11.7   61   +66     362 F 
  g24378/D                                                           +0     362   
  g24378/Y                      OR4_X8M_A9TL         10 30.5   83  +160     522 F 
cb_parti12604/cb_seqi_g11142_z 
g12606/A                                                             +0     522   
g12606/Y                        INV_X2M_A9TL          1  4.9   53   +58     580 R 
out_wait                   <<<  interconnect                   53    +0     580 R 
                                out port                             +0     580 R 
(proj_fm.sdc_line_17_25_1)      ext delay                          +412     992 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                     capture                                    1650 R 
                                uncertainty                        -125    1525 R 
----------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Timing slack :     533ps 
Start-point  : cb_seqi/waddr_reg[3]/CK
End-point    : out_wait

           Pin                     Type       Fanout Load Slew Delay Arrival   
                                                     (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------
(proj_fm.sdc_line_15_3_1)       ext delay                       +412     412 F 
chg_idx                         in port            2 10.9   57   +18     431 F 
cb_parti12604/chg_idx 
  g24378/A                                                        +0     431   
  g24378/Y                      OR4_X8M_A9TL      10 30.5   83  +135     566 F 
cb_parti12604/cb_seqi_g11142_z 
g12606/A                                                          +0     566   
g12606/Y                        INV_X2M_A9TL       1  4.9   53   +58     623 R 
out_wait                   <<<  interconnect                53    +0     623 R 
                                out port                          +0     623 R 
(proj_fm.sdc_line_17_25_1)      ext delay                       +412    1036 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                path_delay                              1650   
                                uncertainty                     -125    1525 R 
-------------------------------------------------------------------------------
Exception    : 'path_delays/proj_fm.sdc_line_18'    1650ps
Cost Group   : 'in2out' (path_group 'in2out')
Timing slack :     489ps 
Start-point  : chg_idx
End-point    : out_wait

           Pin                       Type         Fanout  Load Slew Delay Arrival   
                                                          (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------
(clock clk)                      launch                                         0 R 
cb_seqi
  waddr_reg[3]/CK                                                 0    +0       0 R 
  waddr_reg[3]/Q                 DFFRPQ_X4M_A9TL       2  16.3   76  +296     296 R 
cb_seqi/g11215_in_1 
cb_parti12604/cb_seqi_g11215_in_1 
  g24993/B                                                             +0     296   
  g24993/Y                       NAND2_X4M_A9TL        2  11.7   61   +66     362 F 
  g24378/D                                                             +0     362   
  g24378/Y                       OR4_X8M_A9TL         10  30.5   83  +160     522 F 
cb_parti12604/cb_seqi_g11142_z 
cb_seqi/g11142_z 
  g13442/B                                                             +0     522   
  g13442/Y                       NOR2_X1A_A9TL         2   7.6  246  +184     706 R 
  g13422/B                                                             +0     706   
  g13422/Y                       NAND2_X1B_A9TL        1  12.3  246  +226     932 F 
  g13379/A                                                             +0     932   
  g13379/Y                       NAND2_X8A_A9TL       64 160.5  292  +263    1194 R 
  FMbuffers_reg[0][0][0]/D  <<<  SDFFQ_X2M_A9TL                        +0    1194   
  FMbuffers_reg[0][0][0]/CK      setup                            0  +184    1378 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                      capture                                     1650 R 
                                 uncertainty                         -125    1525 R 
------------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Timing slack :     147ps 
Start-point  : cb_seqi/waddr_reg[3]/CK
End-point    : cb_seqi/FMbuffers_reg[0][0][0]/D

           Pin                       Type        Fanout  Load Slew Delay Arrival   
                                                         (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------
(clock clk)                      launch                                        0 R 
(proj_fm.sdc_line_15_3_1)        ext delay                          +412     412 F 
chg_idx                          in port              2  10.9   57   +18     431 F 
cb_parti12604/chg_idx 
  g24378/A                                                            +0     431   
  g24378/Y                       OR4_X8M_A9TL        10  30.5   83  +135     566 F 
cb_parti12604/cb_seqi_g11142_z 
cb_seqi/g11142_z 
  g13442/B                                                            +0     566   
  g13442/Y                       NOR2_X1A_A9TL        2   7.6  246  +184     750 R 
  g13422/B                                                            +0     750   
  g13422/Y                       NAND2_X1B_A9TL       1  12.3  246  +226     975 F 
  g13379/A                                                            +0     975   
  g13379/Y                       NAND2_X8A_A9TL      64 160.5  292  +263    1238 R 
  FMbuffers_reg[0][0][0]/D  <<<  SDFFQ_X2M_A9TL                       +0    1238   
  FMbuffers_reg[0][0][0]/CK      setup                           0  +184    1422 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                      capture                                    1650 R 
                                 uncertainty                        -125    1525 R 
-----------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Timing slack :     103ps 
Start-point  : chg_idx
End-point    : cb_seqi/FMbuffers_reg[0][0][0]/D

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                 9918        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
        in2reg                30      103              1650 
       reg2reg                30      147              1650 
        in2out                21      489              1650 
       reg2out                21      533              1650 

 
Global incremental target info
==============================
Cost Group 'reg2out' target slack:    14 ps
Target path end-point (Port: proj_fm/out_wait)

           Pin                      Type         Fanout Load Arrival   
                                                        (fF)   (ps)    
-----------------------------------------------------------------------
(clock clk)                <<<  launch                             0 R 
cb_seqi
  waddr_reg[3]/CK                                                      
  waddr_reg[3]/Q                DFFRPQ_X4M_A9TL       2 16.3           
cb_seqi/g11215_in_1 
cb_parti12604/cb_seqi_g11215_in_1 
  g24993/B                                                             
  g24993/Y                      NAND2_X4M_A9TL        2 11.7           
  g24378/D                                                             
  g24378/Y                      OR4_X8M_A9TL         10 30.5           
cb_parti12604/cb_seqi_g11142_z 
g12606/A                                                               
g12606/Y                        INV_X2M_A9TL          1  4.9           
out_wait                   <<<  interconnect                           
                                out port                               
(proj_fm.sdc_line_17_25_1)      ext delay                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                     capture                         1650 R 
                                uncertainty                            
-----------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : cb_seqi/waddr_reg[3]/CK
End-point    : out_wait

The global mapper estimates a slack for this path of 492ps.
 
Cost Group 'in2out' target slack:    14 ps
Target path end-point (Port: proj_fm/out_wait)

           Pin                     Type       Fanout Load Arrival  
                                                     (fF)   (ps)   
-------------------------------------------------------------------
(proj_fm.sdc_line_15_3_1)       ext delay                          
chg_idx                         in port            2 10.9          
cb_parti12604/chg_idx 
  g24378/A                                                         
  g24378/Y                      OR4_X8M_A9TL      10 30.5          
cb_parti12604/cb_seqi_g11142_z 
g12606/A                                                           
g12606/Y                        INV_X2M_A9TL       1  4.9          
out_wait                   <<<  interconnect                       
                                out port                           
(proj_fm.sdc_line_17_25_1)      ext delay                          
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                path_delay                         
                                uncertainty                        
-------------------------------------------------------------------
Exception    : 'path_delays/proj_fm.sdc_line_18'    1650ps
Cost Group   : 'in2out' (path_group 'in2out')
Start-point  : chg_idx
End-point    : out_wait

The global mapper estimates a slack for this path of 492ps.
 
Cost Group 'in2reg' target slack:    19 ps
Target path end-point (Pin: FMbuffers_reg[1][30][1]/D (SDFFQ_X2M_A9TL/D))

            Pin                       Type        Fanout  Load Arrival   
                                                          (fF)   (ps)    
-------------------------------------------------------------------------
(clock clk)                  <<<  launch                             0 R 
(proj_fm.sdc_line_15_3_1)         ext delay                              
chg_idx                           in port              2  10.9           
cb_parti12604/chg_idx 
  g24378/A                                                               
  g24378/Y                        OR4_X8M_A9TL        10  30.5           
cb_parti12604/cb_seqi_g11142_z 
cb_seqi/g11142_z 
  g13441/B                                                               
  g13441/Y                        NOR2_X1A_A9TL        2   7.6           
  g13423/B                                                               
  g13423/Y                        NAND2_X1B_A9TL       1  12.3           
  g13380/A                                                               
  g13380/Y                        NAND2_X8A_A9TL      64 160.5           
  FMbuffers_reg[1][30][1]/D  <<<  SDFFQ_X2M_A9TL                         
  FMbuffers_reg[1][30][1]/CK      setup                                  
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                       capture                         1650 R 
                                  uncertainty                            
-------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : chg_idx
End-point    : cb_seqi/FMbuffers_reg[1][30][1]/D

The global mapper estimates a slack for this path of 89ps.
 
Cost Group 'reg2reg' target slack:    19 ps
Target path end-point (Pin: FMbuffers_reg[1][30][1]/D (SDFFQ_X2M_A9TL/D))

            Pin                       Type         Fanout  Load Arrival   
                                                           (fF)   (ps)    
--------------------------------------------------------------------------
(clock clk)                  <<<  launch                              0 R 
cb_seqi
  waddr_reg[3]/CK                                                         
  waddr_reg[3]/Q                  DFFRPQ_X4M_A9TL       2  16.3           
cb_seqi/g11215_in_1 
cb_parti12604/cb_seqi_g11215_in_1 
  g24993/B                                                                
  g24993/Y                        NAND2_X4M_A9TL        2  11.7           
  g24378/D                                                                
  g24378/Y                        OR4_X8M_A9TL         10  30.5           
cb_parti12604/cb_seqi_g11142_z 
cb_seqi/g11142_z 
  g13441/B                                                                
  g13441/Y                        NOR2_X1A_A9TL         2   7.6           
  g13423/B                                                                
  g13423/Y                        NAND2_X1B_A9TL        1  12.3           
  g13380/A                                                                
  g13380/Y                        NAND2_X8A_A9TL       64 160.5           
  FMbuffers_reg[1][30][1]/D  <<<  SDFFQ_X2M_A9TL                          
  FMbuffers_reg[1][30][1]/CK      setup                                   
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                       capture                          1650 R 
                                  uncertainty                             
--------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : cb_seqi/waddr_reg[3]/CK
End-point    : cb_seqi/FMbuffers_reg[1][30][1]/D

The global mapper estimates a slack for this path of 89ps.
 
 
Global incremental timing result
================================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
           Pin                     Type       Fanout Load Slew Delay Arrival   
                                                     (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------
(proj_fm.sdc_line_15_3_1)       ext delay                       +412     412 F 
chg_idx                         in port            2  8.7   52   +15     427 F 
cb_parti12604/chg_idx 
  g24378/A                                                        +0     427   
  g24378/Y                      OR4_X4M_A9TL      10 25.7  121  +162     589 F 
cb_parti12604/cb_seqi_g11142_z 
g12606/A                                                          +0     589   
g12606/Y                        INV_X1M_A9TL       1  4.9   95   +97     685 R 
out_wait                   <<<  interconnect                95    +0     685 R 
                                out port                          +0     685 R 
(proj_fm.sdc_line_17_25_1)      ext delay                       +412    1098 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                path_delay                              1650   
                                uncertainty                     -125    1525 R 
-------------------------------------------------------------------------------
Exception    : 'path_delays/proj_fm.sdc_line_18'    1650ps
Cost Group   : 'in2out' (path_group 'in2out')
Timing slack :     427ps 
Start-point  : chg_idx
End-point    : out_wait

           Pin                      Type         Fanout Load Slew Delay Arrival   
                                                        (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------
(clock clk)                     launch                                        0 R 
cb_seqi
  waddr_reg[3]/CK                                               0    +0       0 R 
  waddr_reg[3]/Q                DFFRPQ_X4M_A9TL      10 30.6  122  +323     323 R 
cb_seqi/g11215_in_1 
cb_parti12604/cb_seqi_g11215_in_1 
  g24993/B                                                           +0     323   
  g24993/Y                      NAND2_X2A_A9TL        2  9.0  101  +102     425 F 
  g24378/D                                                           +0     425   
  g24378/Y                      OR4_X4M_A9TL         10 25.7  121  +194     619 F 
cb_parti12604/cb_seqi_g11142_z 
g12606/A                                                             +0     619   
g12606/Y                        INV_X1M_A9TL          1  4.9   95   +97     716 R 
out_wait                   <<<  interconnect                   95    +0     716 R 
                                out port                             +0     716 R 
(proj_fm.sdc_line_17_25_1)      ext delay                          +412    1128 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                     capture                                    1650 R 
                                uncertainty                        -125    1525 R 
----------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Timing slack :     397ps 
Start-point  : cb_seqi/waddr_reg[3]/CK
End-point    : out_wait

           Pin                       Type        Fanout Load Slew Delay Arrival   
                                                        (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------
(clock clk)                      launch                                       0 R 
(proj_fm.sdc_line_15_3_1)        ext delay                         +412     412 R 
chg_idx                          in port              2  8.9   56   +18     430 R 
cb_parti12604/chg_idx 
  g24378/A                                                           +0     430   
  g24378/Y                       OR4_X4M_A9TL        10 26.1  158  +154     584 R 
cb_parti12604/cb_seqi_g11142_z 
cb_seqi/g11142_z 
  g13442/B                                                           +0     584   
  g13442/Y                       NOR2_X1A_A9TL        2  6.2  140  +123     707 F 
  g13421/A1                                                          +0     707   
  g13421/Y                       AOI22_X1M_A9TL       1  4.8  204  +199     906 R 
  g13573/B                                                           +0     906   
  g13573/Y                       AND2_X3M_A9TL        4 45.6  223  +240    1146 R 
  fopt13512_0/A                                                      +0    1146   
  fopt13512_0/Y                  INV_X7P5M_A9TL      16 36.6   92   +97    1244 F 
  FMbuffers_reg[0][1][1]/D  <<<  SDFFQ_X1M_A9TL                      +0    1244   
  FMbuffers_reg[0][1][1]/CK      setup                          0  +183    1427 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                      capture                                   1650 R 
                                 uncertainty                       -125    1525 R 
----------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Timing slack :      98ps 
Start-point  : chg_idx
End-point    : cb_seqi/FMbuffers_reg[0][1][1]/D

           Pin                        Type         Fanout Load Slew Delay Arrival   
                                                          (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------
(clock clk)                      launch                                         0 R 
cb_seqi
  waddr_reg[0]/CK                                                 0    +0       0 R 
  waddr_reg[0]/Q                 SDFFRPQ_X2M_A9TL       3 11.6   73  +302     302 F 
cb_seqi/g11215_in_2 
cb_parti12604/cb_seqi_g11215_in_2 
  g24994/A                                                             +0     302   
  g24994/Y                       NAND2_X1P4M_A9TL       2  8.6  149  +112     415 R 
  g24378/B                                                             +0     415   
  g24378/Y                       OR4_X4M_A9TL          10 26.1  158  +190     604 R 
cb_parti12604/cb_seqi_g11142_z 
cb_seqi/g11142_z 
  g13442/B                                                             +0     604   
  g13442/Y                       NOR2_X1A_A9TL          2  6.2  140  +123     727 F 
  g13421/A1                                                            +0     727   
  g13421/Y                       AOI22_X1M_A9TL         1  4.8  204  +199     926 R 
  g13573/B                                                             +0     926   
  g13573/Y                       AND2_X3M_A9TL          4 45.6  223  +240    1167 R 
  fopt13512_0/A                                                        +0    1167   
  fopt13512_0/Y                  INV_X7P5M_A9TL        16 36.6   92   +97    1264 F 
  FMbuffers_reg[0][1][1]/D  <<<  SDFFQ_X1M_A9TL                        +0    1264   
  FMbuffers_reg[0][1][1]/CK      setup                            0  +183    1447 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                      capture                                     1650 R 
                                 uncertainty                         -125    1525 R 
------------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Timing slack :      78ps 
Start-point  : cb_seqi/waddr_reg[0]/CK
End-point    : cb_seqi/FMbuffers_reg[0][1][1]/D

 
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------
|  Id  |Sev  |Count |                 Message Text                  |
---------------------------------------------------------------------
| PA-7 |Info |    6 |Resetting power analysis results.              |
|      |     |      |All computed switching activities are removed. |
---------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr                9747        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
        in2reg                19       98              1650 
       reg2reg                19       78              1650 
        in2out                14      427              1650 
       reg2out                14      397              1650 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                   134        100.0
Excluded from State Retention     134        100.0
    - Will not convert            134        100.0
      - Preserved                   0          0.0
      - Power intent excluded     134        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 49, CPU_Time 48.399782000000016
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:01:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:48:35 (Aug07) |  737.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:59(00:02:08) |  00:01:02(00:01:05) |  52.7( 53.3) |   19:49:40 (Aug07) |   1.15 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:59(00:02:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:49:40 (Aug07) |   1.15 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:06(00:02:15) |  00:00:07(00:00:07) |   5.9(  5.7) |   19:49:47 (Aug07) |   1.14 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:07(00:02:16) |  00:00:01(00:00:01) |   0.8(  0.8) |   19:49:48 (Aug07) |   1.14 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:56(00:03:05) |  00:00:48(00:00:49) |  40.6( 40.2) |   19:50:37 (Aug07) |   1.15 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/proj_fm/fv_map.fv.json' for netlist 'fv/proj_fm/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/proj_fm/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 2, CPU_Time 2.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:01:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:48:35 (Aug07) |  737.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:59(00:02:08) |  00:01:02(00:01:05) |  51.8( 52.4) |   19:49:40 (Aug07) |   1.15 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:59(00:02:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:49:40 (Aug07) |   1.15 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:06(00:02:15) |  00:00:07(00:00:07) |   5.8(  5.6) |   19:49:47 (Aug07) |   1.14 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:07(00:02:16) |  00:00:01(00:00:01) |   0.8(  0.8) |   19:49:48 (Aug07) |   1.14 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:56(00:03:05) |  00:00:48(00:00:49) |  39.9( 39.5) |   19:50:37 (Aug07) |   1.15 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:58(00:03:07) |  00:00:02(00:00:02) |   1.6(  1.6) |   19:50:39 (Aug07) |   1.15 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 1, CPU_Time -0.005475000000018326
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:01:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:48:35 (Aug07) |  737.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:59(00:02:08) |  00:01:02(00:01:05) |  51.8( 52.0) |   19:49:40 (Aug07) |   1.15 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:59(00:02:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:49:40 (Aug07) |   1.15 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:06(00:02:15) |  00:00:07(00:00:07) |   5.8(  5.6) |   19:49:47 (Aug07) |   1.14 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:07(00:02:16) |  00:00:01(00:00:01) |   0.8(  0.8) |   19:49:48 (Aug07) |   1.14 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:56(00:03:05) |  00:00:48(00:00:49) |  39.9( 39.2) |   19:50:37 (Aug07) |   1.15 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:58(00:03:07) |  00:00:02(00:00:02) |   1.6(  1.6) |   19:50:39 (Aug07) |   1.15 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:58(00:03:08) |  00:00:00(00:00:01) |  -0.0(  0.8) |   19:50:40 (Aug07) |   1.15 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:proj_fm ... 

    Automatically cost grouped 0 clock gate paths.
  Decloning clock-gating logic from design:proj_fm
Info    : Could not declone clock-gating instances. [POPT-51]
        : There are no clock-gating instances in the design 'design:proj_fm'.
        : The design should have 2 or more clock-gating instances for decloning.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
Time taken by ConstProp Step: 00:00:00
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:01:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:48:35 (Aug07) |  737.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:59(00:02:08) |  00:01:02(00:01:05) |  51.8( 52.0) |   19:49:40 (Aug07) |   1.15 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:59(00:02:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:49:40 (Aug07) |   1.15 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:06(00:02:15) |  00:00:07(00:00:07) |   5.8(  5.6) |   19:49:47 (Aug07) |   1.14 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:07(00:02:16) |  00:00:01(00:00:01) |   0.8(  0.8) |   19:49:48 (Aug07) |   1.14 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:56(00:03:05) |  00:00:48(00:00:49) |  39.9( 39.2) |   19:50:37 (Aug07) |   1.15 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:58(00:03:07) |  00:00:02(00:00:02) |   1.6(  1.6) |   19:50:39 (Aug07) |   1.15 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:58(00:03:08) |  00:00:00(00:00:01) |  -0.0(  0.8) |   19:50:40 (Aug07) |   1.15 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:58(00:03:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:50:40 (Aug07) |   1.15 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                  9318        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                 9318        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_tns                   9318        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 7, CPU_Time 6.993870000000015
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:01:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:48:35 (Aug07) |  737.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:59(00:02:08) |  00:01:02(00:01:05) |  49.0( 49.2) |   19:49:40 (Aug07) |   1.15 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:59(00:02:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:49:40 (Aug07) |   1.15 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:06(00:02:15) |  00:00:07(00:00:07) |   5.5(  5.3) |   19:49:47 (Aug07) |   1.14 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:07(00:02:16) |  00:00:01(00:00:01) |   0.8(  0.8) |   19:49:48 (Aug07) |   1.14 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:56(00:03:05) |  00:00:48(00:00:49) |  37.7( 37.1) |   19:50:37 (Aug07) |   1.15 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:58(00:03:07) |  00:00:02(00:00:02) |   1.6(  1.5) |   19:50:39 (Aug07) |   1.15 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:58(00:03:08) |  00:00:00(00:00:01) |  -0.0(  0.8) |   19:50:40 (Aug07) |   1.15 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:58(00:03:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:50:40 (Aug07) |   1.15 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:05(00:03:15) |  00:00:06(00:00:07) |   5.5(  5.3) |   19:50:47 (Aug07) |   1.15 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:01:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:48:35 (Aug07) |  737.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:59(00:02:08) |  00:01:02(00:01:05) |  49.0( 49.2) |   19:49:40 (Aug07) |   1.15 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:59(00:02:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:49:40 (Aug07) |   1.15 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:06(00:02:15) |  00:00:07(00:00:07) |   5.5(  5.3) |   19:49:47 (Aug07) |   1.14 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:07(00:02:16) |  00:00:01(00:00:01) |   0.8(  0.8) |   19:49:48 (Aug07) |   1.14 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:56(00:03:05) |  00:00:48(00:00:49) |  37.7( 37.1) |   19:50:37 (Aug07) |   1.15 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:58(00:03:07) |  00:00:02(00:00:02) |   1.6(  1.5) |   19:50:39 (Aug07) |   1.15 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:58(00:03:08) |  00:00:00(00:00:01) |  -0.0(  0.8) |   19:50:40 (Aug07) |   1.15 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:58(00:03:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:50:40 (Aug07) |   1.15 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:05(00:03:15) |  00:00:06(00:00:07) |   5.5(  5.3) |   19:50:47 (Aug07) |   1.15 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:05(00:03:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:50:47 (Aug07) |   1.15 GB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -      3737     16914      1142
##>M:Pre Cleanup                        1         -         -      3737     16914      1142
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      2         -         -      1936      5749      1149
##>M:Const Prop                         0        78         0      1936      5749      1149
##>M:Cleanup                            7        78         0      1927      5717      1151
##>M:MBCI                               0         -         -      1927      5717      1151
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                              50
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       60
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'proj_fm'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
************************************************
************************************************
**   ENICSINFO: Starting stage post_syn_opt   **
************************************************
************************************************
ENICSINFO: Current time is: 07/08/2024 19:50
ENICSINFO: ----------------------------------
Error   : The selected flow setting has been removed. [SYNTH-29] [syn_opt]
        : The 'syn_opt -physical' flow is obsolete.
        : Contact Cadence support to understand current flows.
#@ End verbose source ../scripts/genus_fm.tcl
1
@genus:root: 2> exit

Lic Summary:
[19:51:03.139824] Cdslmd servers: ip-10-0-87-58
[19:51:03.139840] Feature usage summary:
[19:51:03.139841] Genus_Synthesis

Normal exit.