/* Copyright Statement:
 *
 * This software/firmware and related documentation ("MediaTek Software") are
 * protected under relevant copyright laws. The information contained herein
 * is confidential and proprietary to MediaTek Inc. and/or its licensors.
 * Without the prior written permission of MediaTek inc. and/or its licensors,
 * any reproduction, modification, use or disclosure of MediaTek Software,
 * and information contained herein, in whole or in part, shall be strictly prohibited.
 */
/* MediaTek Inc. (C) 2012. All rights reserved.
 *
 * BY OPENING THIS FILE, RECEIVER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
 * THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
 * RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO RECEIVER ON
 * AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,
 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
 * NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
 * SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
 * SUPPLIED WITH THE MEDIATEK SOFTWARE, AND RECEIVER AGREES TO LOOK ONLY TO SUCH
 * THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. RECEIVER EXPRESSLY ACKNOWLEDGES
 * THAT IT IS RECEIVER'S SOLE RESPONSIBILITY TO OBTAIN FROM ANY THIRD PARTY ALL PROPER LICENSES
 * CONTAINED IN MEDIATEK SOFTWARE. MEDIATEK SHALL ALSO NOT BE RESPONSIBLE FOR ANY MEDIATEK
 * SOFTWARE RELEASES MADE TO RECEIVER'S SPECIFICATION OR TO CONFORM TO A PARTICULAR
 * STANDARD OR OPEN FORUM. RECEIVER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND
 * CUMULATIVE LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
 * AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE,
 * OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY RECEIVER TO
 * MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE.
 *
 * The following software/firmware and/or related documentation ("MediaTek Software")
 * have been modified by MediaTek Inc. All revisions are subject to any receiver's
 * applicable license agreements with MediaTek Inc.
 */

/*****************************************************************************
*  Copyright Statement:
*  --------------------
*  This software is protected by Copyright and the information contained
*  herein is confidential. The software may not be copied and the information
*  contained herein may not be used or disclosed except with the written
*  permission of MediaTek Inc. (C) 2009
*
*  BY OPENING THIS FILE, BUYER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
*  THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
*  RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO BUYER ON
*  AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,
*  EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
*  MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
*  NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
*  SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
*  SUPPLIED WITH THE MEDIATEK SOFTWARE, AND BUYER AGREES TO LOOK ONLY TO SUCH
*  THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. MEDIATEK SHALL ALSO
*  NOT BE RESPONSIBLE FOR ANY MEDIATEK SOFTWARE RELEASES MADE TO BUYER'S
*  SPECIFICATION OR TO CONFORM TO A PARTICULAR STANDARD OR OPEN FORUM.
*
*  BUYER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND CUMULATIVE
*  LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
*  AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE,
*  OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY BUYER TO
*  MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE. 
*
*  THE TRANSACTION CONTEMPLATED HEREUNDER SHALL BE CONSTRUED IN ACCORDANCE
*  WITH THE LAWS OF THE STATE OF CALIFORNIA, USA, EXCLUDING ITS CONFLICT OF
*  LAWS PRINCIPLES.  ANY DISPUTES, CONTROVERSIES OR CLAIMS ARISING THEREOF AND
*  RELATED THERETO SHALL BE SETTLED BY ARBITRATION IN SAN FRANCISCO, CA, UNDER
*  THE RULES OF THE INTERNATIONAL CHAMBER OF COMMERCE (ICC).
*
*****************************************************************************/
#ifndef __DDP_DRV_H__
#define __DDP_DRV_H__
#include <linux/ioctl.h>

#include "ddp_aal.h"

typedef enum DISP_MODULE_ENUM_
{
    DISP_MODULE_ROT = 0,
    DISP_MODULE_SCL,
    DISP_MODULE_OVL,
    DISP_MODULE_OVL_PQ,
    DISP_MODULE_COLOR,
    DISP_MODULE_TDSHP,  // 5
    DISP_MODULE_BLS,
    DISP_MODULE_WDMA0, 
    DISP_MODULE_WDMA1,
    DISP_MODULE_RDMA0,
    DISP_MODULE_RDMA1,  // 10
    DISP_MODULE_GAMMA,
    DISP_MODULE_DBI,
    DISP_MODULE_DPI0,
    DISP_MODULE_DSI,
    DISP_MODULE_DPI1,   // 15
    DISP_MODULE_CONFIG,
    DISP_MODULE_CMDQ,
    DISP_MODULE_DSI_VDO,
    DISP_MODULE_DSI_CMD,
    DISP_MODULE_G2D,	//20
    DISP_MODULE_MUTEX,  // For interrupt handling
    DISP_MODULE_SMI,  // For interrupt handling
    DISP_MODULE_MUTEX0,
    DISP_MODULE_MUTEX1,
    DISP_MODULE_MUTEX2,
    DISP_MODULE_MUTEX3,
    DISP_MODULE_MAX
} DISP_MODULE_ENUM;


typedef struct 
{
    unsigned int reg;
    unsigned int val;
    unsigned int mask;
} DISP_WRITE_REG;

typedef struct 
{
    unsigned int reg;
    unsigned int *val;
    unsigned int mask;
} DISP_READ_REG;

struct DISP_REGION
{
    unsigned int x;
    unsigned int y;
    unsigned int width;
    unsigned int height;
};

typedef enum
{
    DDP_YUYV ,
    DDP_UYVY ,
    DDP_YVYU ,
    DDP_VYUY ,

    DDP_YUV444   ,

    DDP_RGB565    ,  // 14
    DDP_RGB888    ,  // 15
    DDP_ARGB8888  ,  // 16
    DDP_ABGR8888  ,  // 17

    DDP_RGBA8888,
    DDP_BGRA8888,

    DDP_PARGB8888 ,
    DDP_XARGB8888 ,
    DDP_NONE_FMT
} DDP_OVL_FORMAT;

typedef struct
{
    int layer;
    
    unsigned int addr;
    DDP_OVL_FORMAT fmt;
    
    int x; 
    int y; 
    int w; 
    int h;                  // clip region
    int pitch;
} DISP_OVL_INFO;


//PQ
#define COLOR_TUNING_INDEX 10
#define THSHP_PARAM_MAX 174
#define THSHP_TUNING_INDEX 10


#define PARTIAL_Y_SIZE 28
#define PQ_HUE_ADJ_PHASE_CNT 4
#define PQ_SAT_ADJ_PHASE_CNT 4
#define PQ_PARTIALS_CONTROL 5
#define PURP_TONE_SIZE 3
#define SKIN_TONE_SIZE 14
#define GRASS_TONE_SIZE 8
#define SKY_TONE_SIZE 3

typedef struct {
    unsigned long u4SHPGain;// 0 : min , 9 : max.
    unsigned long u4SatGain;// 0 : min , 9 : max.
    unsigned long u4HueAdj[PQ_HUE_ADJ_PHASE_CNT];
    unsigned long u4SatAdj[PQ_SAT_ADJ_PHASE_CNT];
} DISP_PQ_PARAM;

typedef struct{

    unsigned char GLOBAL_SAT   [COLOR_TUNING_INDEX];
    unsigned char PARTIAL_Y    [PARTIAL_Y_SIZE];
    unsigned char PURP_TONE_S  [COLOR_TUNING_INDEX][PQ_PARTIALS_CONTROL][PURP_TONE_SIZE];
    unsigned char SKIN_TONE_S  [COLOR_TUNING_INDEX][PQ_PARTIALS_CONTROL][SKIN_TONE_SIZE];
    unsigned char GRASS_TONE_S [COLOR_TUNING_INDEX][PQ_PARTIALS_CONTROL][GRASS_TONE_SIZE];
    unsigned char SKY_TONE_S   [COLOR_TUNING_INDEX][PQ_PARTIALS_CONTROL][SKY_TONE_SIZE];
    unsigned char PURP_TONE_H  [COLOR_TUNING_INDEX][PURP_TONE_SIZE];
    unsigned char SKIN_TONE_H  [COLOR_TUNING_INDEX][SKIN_TONE_SIZE];
    unsigned char GRASS_TONE_H [COLOR_TUNING_INDEX][GRASS_TONE_SIZE];
    unsigned char SKY_TONE_H   [COLOR_TUNING_INDEX][SKY_TONE_SIZE];

} DISPLAY_PQ_T;

typedef struct{

    unsigned long entry[3][256]; //may change structure after 1302 due to NCSTool rework

} DISPLAY_GAMMA_T;

typedef struct{

    unsigned int entry[THSHP_TUNING_INDEX][THSHP_PARAM_MAX]; 

} DISPLAY_TDSHP_T;



#define PWM_LUT_ENTRY       33
#define PWM_LUT_ENTRY_BIT   16
typedef struct{
    unsigned long entry[PWM_LUT_ENTRY][PWM_LUT_ENTRY];
} DISPLAY_PWM_T;


typedef enum
{
    DISP_INTERLACE_FORMAT_NONE,
    DISP_INTERLACE_FORMAT_TOP_FIELD,
    DISP_INTERLACE_FORMAT_BOTTOM_FIELD
}DISP_INTERLACE_FORMAT;

typedef enum
{
    DISP_COLOR_FORMAT_YUV_420_3P      , // 0
    DISP_COLOR_FORMAT_YUV_420_2P_YUYV ,
    DISP_COLOR_FORMAT_YUV_420_2P_UYVY ,
    DISP_COLOR_FORMAT_YUV_420_2P_YVYU ,
    DISP_COLOR_FORMAT_YUV_420_2P_VYUY ,
    DISP_COLOR_FORMAT_YUV_420_2P_ISP_BLK  , // 5
    DISP_COLOR_FORMAT_YUV_420_2P_VDO_BLK  ,
    DISP_COLOR_FORMAT_YUV_422_3P    ,
    DISP_COLOR_FORMAT_YUV_422_2P    ,
    DISP_COLOR_FORMAT_YUV_422_I     ,
    DISP_COLOR_FORMAT_YUV_422_I_BLK , // 10
    DISP_COLOR_FORMAT_YUV_444_3P    ,
    DISP_COLOR_FORMAT_YUV_444_2P    ,
    DISP_COLOR_FORMAT_YUV_444_1P    ,

    DISP_COLOR_FORMAT_RGB565    ,  // 14
    DISP_COLOR_FORMAT_RGB888    ,  // 15
    DISP_COLOR_FORMAT_ARGB8888  ,  // 16
    DISP_COLOR_FORMAT_ABGR8888  ,  // 17

    DISP_COLOR_FORMAT_RGBA8888,
    DISP_COLOR_FORMAT_BGRA8888,

    DISP_COLOR_FORMAT_PARGB8888 ,
    DISP_COLOR_FORMAT_XARGB8888 ,

    DISP_COLOR_FORMAT_MTKYUV,
    DISP_COLOR_FORMAT_YUV_420_3P_YVU
}DISP_COLOR_FORMAT;

/*-----------------------------------------------------------------------------
    DDP Kernel Mode API  (for Kernel Trap)
  -----------------------------------------------------------------------------*/
typedef struct
{
    unsigned int srcX;
    unsigned int srcY;
    unsigned int srcW;
    unsigned int srcWStride;
    unsigned int srcH;
    unsigned int srcHStride;
    unsigned int srcAddr[3];
    unsigned int srcFormat;
    unsigned int srcBufferSize[3];     //Note:Kernel Mdpk Api Only
//    MDPK_BITBLT_MEMTYPE srcMemType; //Note:Kernel Mdpk Api Only
    unsigned int srcPlaneNum;

    unsigned int dstX;
    unsigned int dstY;
    unsigned int dstW;
    unsigned int dstWStride;
    unsigned int dstH;
    unsigned int dstHStride;
    unsigned int dstAddr[3];
    unsigned int dstFormat;
    unsigned int pitch;
    unsigned int dstBufferSize[3];     //Note:Kernel Mdpk Api Only
    unsigned int dstPlaneNum;
//    MDPK_BITBLT_MEMTYPE dstMemType; //Note:Kernel Mdpk Api Only

    unsigned int orientation;

    unsigned int srcMemType; //Note:Kernel Mdpk Api Only
    unsigned int dstMemType; //Note:Kernel Mdpk Api Only

//    unsigned int doImageProcess;


//    unsigned int u4SrcOffsetXFloat;//0x100 stands for 1, 0x40 stands for 0.25 , etc...
//    unsigned int u4SrcOffsetYFloat;//0x100 stands for 1, 0x40 stands for 0.25 , etc...

} DdpkBitbltConfig;
typedef enum
{
    DISP_MEMTYPE_NORMAL     = 0,
    DISP_MEMTYPE_MVA        = 3
}DISP_MEMTYPE;



typedef struct {
    int                 out_channel;            //[out] Bitblt channel
    int                 out_b_src_addr_dirty;   //[out] if b_addr_dirty , need to remap
    int                 out_b_dst_addr_dirty;   //[out] if b_addr_dirty , need to remap
    DdpkBitbltConfig    out_config;             //[out] Config return

} DDPIOCTL_DdpkBitbltConfig;

typedef struct {
    int                 in_channel;             //[in] Bitblt channel
    int                 in_ret_val;             //[in] return value of user mode bitblt
} DDPIOCTL_DdpkBitbltInformDone;


#define DISP_IOCTL_MAGIC        'x'

#define DISP_IOCTL_WRITE_REG       _IOW     (DISP_IOCTL_MAGIC, 1, DISP_WRITE_REG)
#define DISP_IOCTL_READ_REG        _IOWR    (DISP_IOCTL_MAGIC, 2, DISP_READ_REG)
#define DISP_IOCTL_WAIT_IRQ        _IOR     (DISP_IOCTL_MAGIC, 3, disp_wait_irq_struct)
#define DISP_IOCTL_DUMP_REG        _IOR     (DISP_IOCTL_MAGIC, 4, int)
#define DISP_IOCTL_LOCK_THREAD     _IOR     (DISP_IOCTL_MAGIC, 5, int)
#define DISP_IOCTL_UNLOCK_THREAD   _IOR     (DISP_IOCTL_MAGIC, 6, int)
#define DISP_IOCTL_MARK_CMQ        _IOR     (DISP_IOCTL_MAGIC, 7, int)
#define DISP_IOCTL_WAIT_CMQ        _IOR     (DISP_IOCTL_MAGIC, 8, int)
#define DISP_IOCTL_SYNC_REG        _IOR     (DISP_IOCTL_MAGIC, 9, int)

#define DISP_IOCTL_LOCK_MUTEX      _IOW     (DISP_IOCTL_MAGIC, 20, int)
#define DISP_IOCTL_UNLOCK_MUTEX    _IOR     (DISP_IOCTL_MAGIC, 21, int) 

#define DISP_IOCTL_LOCK_RESOURCE   _IOW     (DISP_IOCTL_MAGIC, 25, int)
#define DISP_IOCTL_UNLOCK_RESOURCE _IOR     (DISP_IOCTL_MAGIC, 26, int) 

#define DISP_IOCTL_SET_INTR        _IOR     (DISP_IOCTL_MAGIC, 10, int)
#define DISP_IOCTL_TEST_PATH       _IOR     (DISP_IOCTL_MAGIC, 11, int)

#define DISP_IOCTL_CLOCK_ON        _IOR     (DISP_IOCTL_MAGIC, 12, int)
#define DISP_IOCTL_CLOCK_OFF       _IOR     (DISP_IOCTL_MAGIC, 13, int)

#define DISP_IOCTL_RUN_DPF         _IOW     (DISP_IOCTL_MAGIC, 30, int)
#define DISP_IOCTL_CHECK_OVL       _IOR     (DISP_IOCTL_MAGIC, 31, int)
#define DISP_IOCTL_GET_OVL         _IOWR    (DISP_IOCTL_MAGIC, 32, DISP_OVL_INFO)

//Add for AAL control - S
//0 : disable AAL event, 1 : enable AAL event
#define DISP_IOCTL_AAL_EVENTCTL    _IOW    (DISP_IOCTL_MAGIC, 15 , int)
//Get AAL statistics data.
#define DISP_IOCTL_GET_AALSTATISTICS  _IOR  (DISP_IOCTL_MAGIC, 16 , DISP_AAL_STATISTICS)
//Update AAL setting
#define DISP_IOCTL_SET_AALPARAM    _IOW    (DISP_IOCTL_MAGIC, 17 , DISP_AAL_PARAM)
//Update PQ setting
#define DISP_IOCTL_SET_PQPARAM     _IOW    (DISP_IOCTL_MAGIC, 18 , DISP_PQ_PARAM)
#define DISP_IOCTL_SET_PQINDEX     _IOW    (DISP_IOCTL_MAGIC, 19 , DISPLAY_PQ_T)
#define DISP_IOCTL_SET_GAMMALUT    _IOW    (DISP_IOCTL_MAGIC, 20 , DISPLAY_GAMMA_T)
//Update BLS setting
#define DISP_IOCTL_SET_PWMLUT      _IOW    (DISP_IOCTL_MAGIC, 22 , DISPLAY_PWM_T)

//Add for AAL control - E
/*-----------------------------------------------------------------------------
    DDP Kernel Mode API  (for Kernel Trap)
  -----------------------------------------------------------------------------*/
//DDPK Bitblit
#define DISP_IOCTL_G_WAIT_REQUEST  _IOR     (DISP_IOCTL_MAGIC , 40 , DDPIOCTL_DdpkBitbltConfig)
#define DISP_IOCTL_T_INFORM_DONE   _IOW     (DISP_IOCTL_MAGIC , 41 , DDPIOCTL_DdpkBitbltInformDone)

#define DISP_IOCTL_SET_CLKON _IOW (DISP_IOCTL_MAGIC, 50 , DISP_MODULE_ENUM)
#define DISP_IOCTL_SET_CLKOFF _IOW (DISP_IOCTL_MAGIC, 51 , DISP_MODULE_ENUM)

//Get PQ setting
#define DISP_IOCTL_GET_PQPARAM  _IOR  (DISP_IOCTL_MAGIC, 52 , DISP_PQ_PARAM)
#define DISP_IOCTL_SET_TDSHPINDEX     _IOW    (DISP_IOCTL_MAGIC, 53 , DISPLAY_TDSHP_T)
#define DISP_IOCTL_GET_TDSHPINDEX     _IOR    (DISP_IOCTL_MAGIC, 54 , DISPLAY_TDSHP_T)
#define DISP_IOCTL_MUTEX_CONTROL     _IOW    (DISP_IOCTL_MAGIC, 55 , int)
#define DISP_IOCTL_GET_LCMINDEX     _IOR    (DISP_IOCTL_MAGIC, 56 , int)
#define DISP_IOCTL_SET_PQ_CAM_PARAM     _IOW    (DISP_IOCTL_MAGIC, 57 , DISP_PQ_PARAM)
#define DISP_IOCTL_GET_PQ_CAM_PARAM     _IOR    (DISP_IOCTL_MAGIC, 58 , DISP_PQ_PARAM)
#define DISP_IOCTL_SET_PQ_GAL_PARAM     _IOW    (DISP_IOCTL_MAGIC, 59 , DISP_PQ_PARAM)
#define DISP_IOCTL_GET_PQ_GAL_PARAM     _IOR    (DISP_IOCTL_MAGIC, 60 , DISP_PQ_PARAM)
typedef struct
{
    DISP_MODULE_ENUM module;
    unsigned int timeout_ms;  //timeout, unit is ms
} disp_wait_irq_struct;

#ifdef __KERNEL__
typedef void (*DDP_IRQ_CALLBACK)(unsigned int param);

//-------------------------------------------------------
// functions
//-------------------------------------------------------
int disp_wait_intr(DISP_MODULE_ENUM module, unsigned int timeout_ms);
int disp_dump_reg(DISP_MODULE_ENUM module);

int disp_set_overlay_roi(int layer, int x, int y, int w, int h, int pitch);
int disp_set_overlay_addr(int layer, unsigned int addr, DDP_OVL_FORMAT fmt);
int disp_set_overlay(int layer, int enable);
int disp_is_dp_framework_run(void);

int disp_set_mutex_status(int enable);
int disp_get_mutex_status(void);
int disp_register_irq(DISP_MODULE_ENUM module, DDP_IRQ_CALLBACK cb);
int disp_unregister_irq(DISP_MODULE_ENUM module, DDP_IRQ_CALLBACK cb);
int disp_set_needupdate(DISP_MODULE_ENUM eModule , unsigned long u4En);
void disp_power_off(DISP_MODULE_ENUM eModule , unsigned int * pu4Record);
void disp_power_on(DISP_MODULE_ENUM eModule , unsigned int * pu4Record);
DISPLAY_TDSHP_T *get_TDSHP_index(void);


void disp_aal_lock(void);
void disp_aal_unlock(void);

int disp_module_clock_on(DISP_MODULE_ENUM module, char* caller_name);
int disp_module_clock_off(DISP_MODULE_ENUM module, char* caller_name);

#endif

#endif
