

================================================================
== Vitis HLS Report for 'Write_Output_F'
================================================================
* Date:           Thu May  9 17:19:47 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Conv_Tile129
* Solution:       solution9 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.80 ns|  3.504 ns|     1.30 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- relu_Out_Tr_relu_Out_Tc  |     2351|     2351|         3|          3|          1|      784|       yes|
        |- Out_Tr_Out_Tm            |        ?|        ?|     6 ~ ?|          -|          -|  0 ~ 896|        no|
        +---------------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 1
  Pipeline-0 : II = 3, D = 3, States = { 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 21 18 
18 --> 19 
19 --> 20 
20 --> 21 18 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 37 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 26 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.91>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%layer_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %layer"   --->   Operation 38 'read' 'layer_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.91ns)   --->   "%icmp_ln246 = icmp_eq  i10 %layer_read, i10 1" [Conv_Tile129/Conv_core.cpp:246]   --->   Operation 39 'icmp' 'icmp_ln246' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.90>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%Tm_Loops_now_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %Tm_Loops_now"   --->   Operation 40 'read' 'Tm_Loops_now_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%CHout_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %CHout"   --->   Operation 41 'read' 'CHout_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%CHout_cast = zext i10 %CHout_read"   --->   Operation 42 'zext' 'CHout_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.36ns)   --->   "%select_ln245 = select i1 %icmp_ln246, i32 4, i32 32" [Conv_Tile129/Conv_core.cpp:245]   --->   Operation 43 'select' 'select_ln245' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%st = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %Tm_Loops_now_read, i2 0" [Conv_Tile129/Conv_core.cpp:254]   --->   Operation 44 'bitconcatenate' 'st' <Predicate = (icmp_ln246)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln254 = trunc i30 %Tm_Loops_now_read" [Conv_Tile129/Conv_core.cpp:254]   --->   Operation 45 'trunc' 'trunc_ln254' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sf = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i27.i5, i27 %trunc_ln254, i5 0" [Conv_Tile129/Conv_core.cpp:254]   --->   Operation 46 'bitconcatenate' 'sf' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.44ns)   --->   "%select_ln254 = select i1 %icmp_ln246, i32 %st, i32 %sf" [Conv_Tile129/Conv_core.cpp:254]   --->   Operation 47 'select' 'select_ln254' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.01ns)   --->   "%sub_ln254 = sub i32 %CHout_cast, i32 %select_ln254" [Conv_Tile129/Conv_core.cpp:254]   --->   Operation 48 'sub' 'sub_ln254' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.99ns)   --->   "%icmp_ln254 = icmp_slt  i32 %select_ln245, i32 %sub_ln254" [Conv_Tile129/Conv_core.cpp:254]   --->   Operation 49 'icmp' 'icmp_ln254' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.44ns)   --->   "%Out_Tm_Min = select i1 %icmp_ln254, i32 %select_ln245, i32 %sub_ln254" [Conv_Tile129/Conv_core.cpp:254]   --->   Operation 50 'select' 'Out_Tm_Min' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.22>
ST_3 : Operation 51 [6/6] (3.22ns)   --->   "%conv = sitofp i32 %Out_Tm_Min" [Conv_Tile129/Conv_core.cpp:255]   --->   Operation 51 'sitofp' 'conv' <Predicate = true> <Delay = 3.22> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.22>
ST_4 : Operation 52 [5/6] (3.22ns)   --->   "%conv = sitofp i32 %Out_Tm_Min" [Conv_Tile129/Conv_core.cpp:255]   --->   Operation 52 'sitofp' 'conv' <Predicate = true> <Delay = 3.22> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.22>
ST_5 : Operation 53 [4/6] (3.22ns)   --->   "%conv = sitofp i32 %Out_Tm_Min" [Conv_Tile129/Conv_core.cpp:255]   --->   Operation 53 'sitofp' 'conv' <Predicate = true> <Delay = 3.22> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.22>
ST_6 : Operation 54 [3/6] (3.22ns)   --->   "%conv = sitofp i32 %Out_Tm_Min" [Conv_Tile129/Conv_core.cpp:255]   --->   Operation 54 'sitofp' 'conv' <Predicate = true> <Delay = 3.22> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.22>
ST_7 : Operation 55 [2/6] (3.22ns)   --->   "%conv = sitofp i32 %Out_Tm_Min" [Conv_Tile129/Conv_core.cpp:255]   --->   Operation 55 'sitofp' 'conv' <Predicate = true> <Delay = 3.22> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.22>
ST_8 : Operation 56 [1/6] (3.22ns)   --->   "%conv = sitofp i32 %Out_Tm_Min" [Conv_Tile129/Conv_core.cpp:255]   --->   Operation 56 'sitofp' 'conv' <Predicate = true> <Delay = 3.22> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.17>
ST_9 : Operation 57 [5/5] (3.17ns)   --->   "%dc = fmul i32 %conv, i32 0.25" [Conv_Tile129/Conv_core.cpp:255]   --->   Operation 57 'fmul' 'dc' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.17>
ST_10 : Operation 58 [4/5] (3.17ns)   --->   "%dc = fmul i32 %conv, i32 0.25" [Conv_Tile129/Conv_core.cpp:255]   --->   Operation 58 'fmul' 'dc' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.17>
ST_11 : Operation 59 [3/5] (3.17ns)   --->   "%dc = fmul i32 %conv, i32 0.25" [Conv_Tile129/Conv_core.cpp:255]   --->   Operation 59 'fmul' 'dc' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.17>
ST_12 : Operation 60 [2/5] (3.17ns)   --->   "%dc = fmul i32 %conv, i32 0.25" [Conv_Tile129/Conv_core.cpp:255]   --->   Operation 60 'fmul' 'dc' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.17>
ST_13 : Operation 61 [1/5] (3.17ns)   --->   "%dc = fmul i32 %conv, i32 0.25" [Conv_Tile129/Conv_core.cpp:255]   --->   Operation 61 'fmul' 'dc' <Predicate = true> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.05>
ST_14 : Operation 62 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 62 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 63 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 63 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 64 [1/1] (0.00ns)   --->   "%xs_exp_V_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 64 'partselect' 'xs_exp_V_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln21)   --->   "%trunc_ln21 = trunc i32 %data_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:21->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 65 'trunc' 'trunc_ln21' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln21)   --->   "%or_ln21 = or i8 %trunc_ln21, i8 %xs_exp_V_7" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:21->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 66 'or' 'or_ln21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln21)   --->   "%tmp_1_i = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %data_V, i32 8, i32 22" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:21->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 67 'partselect' 'tmp_1_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln21)   --->   "%tmp_2_i = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %tmp_1_i, i8 %or_ln21" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:21->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 68 'bitconcatenate' 'tmp_2_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 69 [1/1] (1.05ns) (out node of the LUT)   --->   "%icmp_ln21 = icmp_eq  i23 %tmp_2_i, i23 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:21->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 69 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 70 [1/1] (0.00ns)   --->   "%index = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %data_V, i32 23, i32 27"   --->   Operation 70 'partselect' 'index' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i5 %index"   --->   Operation 71 'zext' 'zext_ln541' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 72 [1/1] (0.00ns)   --->   "%mask_table_addr = getelementptr i23 %mask_table, i64 0, i64 %zext_ln541" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:34->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 72 'getelementptr' 'mask_table_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 73 [2/2] (0.67ns)   --->   "%mask = load i5 %mask_table_addr" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:41->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 73 'load' 'mask' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 32> <ROM>
ST_14 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln368 = trunc i32 %data_V"   --->   Operation 74 'trunc' 'trunc_ln368' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 2.98>
ST_15 : Operation 75 [1/1] (0.84ns)   --->   "%icmp_ln1035 = icmp_ult  i8 %xs_exp_V_7, i8 127"   --->   Operation 75 'icmp' 'icmp_ln1035' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 76 [1/1] (0.84ns)   --->   "%icmp_ln1035_2 = icmp_ugt  i8 %xs_exp_V_7, i8 150"   --->   Operation 76 'icmp' 'icmp_ln1035_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 77 [1/2] (0.67ns)   --->   "%mask = load i5 %mask_table_addr" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:41->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 77 'load' 'mask' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 32> <ROM>
ST_15 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i23 %mask" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:30->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 78 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln21)   --->   "%p_Result_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %p_Result_s, i31 0"   --->   Operation 79 'bitconcatenate' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln21)   --->   "%bitcast_ln356 = bitcast i32 %p_Result_5" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:356]   --->   Operation 80 'bitcast' 'bitcast_ln356' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 81 [1/1] (0.00ns)   --->   "%p_Result_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln368"   --->   Operation 81 'bitconcatenate' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 82 [1/1] (1.01ns)   --->   "%data_V_2 = add i32 %zext_ln30, i32 %p_Result_6"   --->   Operation 82 'add' 'data_V_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln356_2)   --->   "%xs_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_2, i32 23, i32 30"   --->   Operation 83 'partselect' 'xs_exp_V' <Predicate = (!p_Result_s)> <Delay = 0.00>
ST_15 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln356_2)   --->   "%or_ln779 = or i32 %data_V, i32 %data_V_2"   --->   Operation 84 'or' 'or_ln779' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln356_2)   --->   "%xs_sign_V_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %or_ln779, i32 31"   --->   Operation 85 'bitselect' 'xs_sign_V_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln356_2)   --->   "%xs_exp_V_8 = select i1 %p_Result_s, i8 %xs_exp_V_7, i8 %xs_exp_V"   --->   Operation 86 'select' 'xs_exp_V_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln356_2)   --->   "%trunc_ln779 = trunc i32 %data_V"   --->   Operation 87 'trunc' 'trunc_ln779' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_15 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln356_2)   --->   "%trunc_ln779_2 = trunc i32 %data_V_2"   --->   Operation 88 'trunc' 'trunc_ln779_2' <Predicate = (!p_Result_s)> <Delay = 0.00>
ST_15 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln356_2)   --->   "%xs_sig_V = select i1 %p_Result_s, i23 %trunc_ln779, i23 %trunc_ln779_2"   --->   Operation 89 'select' 'xs_sig_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln356_2)   --->   "%xor_ln1497 = xor i23 %mask, i23 8388607"   --->   Operation 90 'xor' 'xor_ln1497' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln356_2)   --->   "%xs_sig_V_4 = and i23 %xs_sig_V, i23 %xor_ln1497"   --->   Operation 91 'and' 'xs_sig_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln356_2)   --->   "%p_Result_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23, i1 %xs_sign_V_2, i8 %xs_exp_V_8, i23 %xs_sig_V_4"   --->   Operation 92 'bitconcatenate' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 93 [1/1] (0.39ns) (out node of the LUT)   --->   "%bitcast_ln356_2 = bitcast i32 %p_Result_7" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:356]   --->   Operation 93 'bitcast' 'bitcast_ln356_2' <Predicate = true> <Delay = 0.39>
ST_15 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln21)   --->   "%or_ln21_2 = or i1 %p_Result_s, i1 %icmp_ln21" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:21->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 94 'or' 'or_ln21_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln21)   --->   "%and_ln21 = and i1 %icmp_ln1035, i1 %or_ln21_2" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:21->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 95 'and' 'and_ln21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 96 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln21 = select i1 %and_ln21, i32 %bitcast_ln356, i32 1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:21->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 96 'select' 'select_ln21' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln1035)   --->   "%or_ln1035 = or i1 %icmp_ln1035, i1 %icmp_ln1035_2"   --->   Operation 97 'or' 'or_ln1035' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 98 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln1035 = select i1 %or_ln1035, i32 %select_ln21, i32 %bitcast_ln356_2"   --->   Operation 98 'select' 'select_ln1035' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node dc_1)   --->   "%xor_ln1035 = xor i1 %icmp_ln1035, i1 1"   --->   Operation 99 'xor' 'xor_ln1035' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node dc_1)   --->   "%and_ln1035 = and i1 %icmp_ln1035_2, i1 %xor_ln1035"   --->   Operation 100 'and' 'and_ln1035' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 101 [1/1] (0.44ns) (out node of the LUT)   --->   "%dc_1 = select i1 %and_ln1035, i32 %dc, i32 %select_ln1035"   --->   Operation 101 'select' 'dc_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.55>
ST_16 : Operation 102 [1/1] (0.00ns)   --->   "%C_Loops_now_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %C_Loops_now"   --->   Operation 102 'read' 'C_Loops_now_read' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 103 [1/1] (0.00ns)   --->   "%R_Loops_now_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %R_Loops_now"   --->   Operation 103 'read' 'R_Loops_now_read' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln252 = trunc i31 %R_Loops_now_read" [Conv_Tile129/Conv_core.cpp:252]   --->   Operation 104 'trunc' 'trunc_ln252' <Predicate = (icmp_ln246)> <Delay = 0.00>
ST_16 : Operation 105 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %trunc_ln252, i4 0" [Conv_Tile129/Conv_core.cpp:252]   --->   Operation 105 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln246)> <Delay = 0.00>
ST_16 : Operation 106 [1/1] (0.00ns)   --->   "%shl_ln252_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %R_Loops_now_read, i1 0" [Conv_Tile129/Conv_core.cpp:252]   --->   Operation 106 'bitconcatenate' 'shl_ln252_1' <Predicate = (icmp_ln246)> <Delay = 0.00>
ST_16 : Operation 107 [1/1] (1.01ns)   --->   "%sub_ln252_1 = sub i32 %shl_ln, i32 %shl_ln252_1" [Conv_Tile129/Conv_core.cpp:252]   --->   Operation 107 'sub' 'sub_ln252_1' <Predicate = (icmp_ln246)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln252_1 = trunc i31 %R_Loops_now_read" [Conv_Tile129/Conv_core.cpp:252]   --->   Operation 108 'trunc' 'trunc_ln252_1' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_16 : Operation 109 [1/1] (0.00ns)   --->   "%shl_ln252_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i27.i5, i27 %trunc_ln252_1, i5 0" [Conv_Tile129/Conv_core.cpp:252]   --->   Operation 109 'bitconcatenate' 'shl_ln252_2' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_16 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln252_2 = trunc i31 %R_Loops_now_read" [Conv_Tile129/Conv_core.cpp:252]   --->   Operation 110 'trunc' 'trunc_ln252_2' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_16 : Operation 111 [1/1] (0.00ns)   --->   "%shl_ln252_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %trunc_ln252_2, i2 0" [Conv_Tile129/Conv_core.cpp:252]   --->   Operation 111 'bitconcatenate' 'shl_ln252_3' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_16 : Operation 112 [1/1] (1.01ns)   --->   "%sub_ln252_2 = sub i32 %shl_ln252_2, i32 %shl_ln252_3" [Conv_Tile129/Conv_core.cpp:252]   --->   Operation 112 'sub' 'sub_ln252_2' <Predicate = (!icmp_ln246)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 113 [1/1] (0.44ns)   --->   "%select_ln252 = select i1 %icmp_ln246, i32 %sub_ln252_1, i32 %sub_ln252_2" [Conv_Tile129/Conv_core.cpp:252]   --->   Operation 113 'select' 'select_ln252' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln253 = trunc i31 %C_Loops_now_read" [Conv_Tile129/Conv_core.cpp:253]   --->   Operation 114 'trunc' 'trunc_ln253' <Predicate = (icmp_ln246)> <Delay = 0.00>
ST_16 : Operation 115 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %trunc_ln253, i4 0" [Conv_Tile129/Conv_core.cpp:253]   --->   Operation 115 'bitconcatenate' 'shl_ln1' <Predicate = (icmp_ln246)> <Delay = 0.00>
ST_16 : Operation 116 [1/1] (0.00ns)   --->   "%shl_ln253_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %C_Loops_now_read, i1 0" [Conv_Tile129/Conv_core.cpp:253]   --->   Operation 116 'bitconcatenate' 'shl_ln253_1' <Predicate = (icmp_ln246)> <Delay = 0.00>
ST_16 : Operation 117 [1/1] (1.01ns)   --->   "%sub_ln253_1 = sub i32 %shl_ln1, i32 %shl_ln253_1" [Conv_Tile129/Conv_core.cpp:253]   --->   Operation 117 'sub' 'sub_ln253_1' <Predicate = (icmp_ln246)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln253_1 = trunc i31 %C_Loops_now_read" [Conv_Tile129/Conv_core.cpp:253]   --->   Operation 118 'trunc' 'trunc_ln253_1' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_16 : Operation 119 [1/1] (0.00ns)   --->   "%shl_ln253_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i27.i5, i27 %trunc_ln253_1, i5 0" [Conv_Tile129/Conv_core.cpp:253]   --->   Operation 119 'bitconcatenate' 'shl_ln253_2' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_16 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln253_2 = trunc i31 %C_Loops_now_read" [Conv_Tile129/Conv_core.cpp:253]   --->   Operation 120 'trunc' 'trunc_ln253_2' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_16 : Operation 121 [1/1] (0.00ns)   --->   "%shl_ln253_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %trunc_ln253_2, i2 0" [Conv_Tile129/Conv_core.cpp:253]   --->   Operation 121 'bitconcatenate' 'shl_ln253_3' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_16 : Operation 122 [1/1] (1.01ns)   --->   "%sub_ln253_2 = sub i32 %shl_ln253_2, i32 %shl_ln253_3" [Conv_Tile129/Conv_core.cpp:253]   --->   Operation 122 'sub' 'sub_ln253_2' <Predicate = (!icmp_ln246)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 123 [1/1] (0.44ns)   --->   "%select_ln253 = select i1 %icmp_ln246, i32 %sub_ln253_1, i32 %sub_ln253_2" [Conv_Tile129/Conv_core.cpp:253]   --->   Operation 123 'select' 'select_ln253' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 124 [1/1] (0.00ns)   --->   "%data_V_3 = bitcast i32 %dc_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 124 'bitcast' 'data_V_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "%p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_3, i32 31"   --->   Operation 125 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "%xs_exp_V_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_3, i32 23, i32 30"   --->   Operation 126 'partselect' 'xs_exp_V_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "%p_Result_9 = trunc i32 %data_V_3"   --->   Operation 127 'trunc' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_9, i1 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 128 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 129 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i8 %xs_exp_V_6" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 130 'zext' 'zext_ln346' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 131 [1/1] (0.76ns)   --->   "%add_ln346 = add i9 %zext_ln346, i9 385" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 131 'add' 'add_ln346' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 132 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346, i32 8"   --->   Operation 132 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 133 [1/1] (0.76ns)   --->   "%sub_ln1512 = sub i8 127, i8 %xs_exp_V_6"   --->   Operation 133 'sub' 'sub_ln1512' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln1512 = sext i8 %sub_ln1512"   --->   Operation 134 'sext' 'sext_ln1512' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 135 [1/1] (0.39ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1512, i9 %add_ln346"   --->   Operation 135 'select' 'ush' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln1488 = sext i9 %ush"   --->   Operation 136 'sext' 'sext_ln1488' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i32 %sext_ln1488"   --->   Operation 137 'zext' 'zext_ln1488' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i79 %zext_ln15, i79 %zext_ln1488"   --->   Operation 138 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_2 = shl i79 %zext_ln15, i79 %zext_ln1488"   --->   Operation 139 'shl' 'r_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V, i32 24"   --->   Operation 140 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln818 = zext i1 %tmp"   --->   Operation 141 'zext' 'zext_ln818' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_2, i32 24, i32 55"   --->   Operation 142 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 143 [1/1] (1.38ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i32 %zext_ln818, i32 %tmp_s"   --->   Operation 143 'select' 'val' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.45>
ST_17 : Operation 144 [1/1] (0.00ns)   --->   "%relu_en_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %relu_en"   --->   Operation 144 'read' 'relu_en_read' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 145 [1/1] (0.00ns)   --->   "%Wout_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %Wout"   --->   Operation 145 'read' 'Wout_read' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 146 [1/1] (0.00ns)   --->   "%Hout_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %Hout"   --->   Operation 146 'read' 'Hout_read' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 147 [1/1] (0.00ns)   --->   "%feature_out4_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %feature_out4"   --->   Operation 147 'read' 'feature_out4_read' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 148 [1/1] (0.00ns)   --->   "%feature_out3_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %feature_out3"   --->   Operation 148 'read' 'feature_out3_read' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 149 [1/1] (0.00ns)   --->   "%feature_out2_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %feature_out2"   --->   Operation 149 'read' 'feature_out2_read' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 150 [1/1] (0.00ns)   --->   "%feature_out1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %feature_out1"   --->   Operation 150 'read' 'feature_out1_read' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 151 [1/1] (0.00ns)   --->   "%Wout_cast25 = sext i14 %Wout_read"   --->   Operation 151 'sext' 'Wout_cast25' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 152 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 152 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 153 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 153 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 154 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 154 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 155 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 155 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 156 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 156 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 157 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 157 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 158 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 158 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 159 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 159 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 160 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 160 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 161 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 161 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 162 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 162 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 163 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 163 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 164 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 164 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 165 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 165 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 166 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 166 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 167 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 167 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 168 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_16, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 168 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 169 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_17, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 169 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 170 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_18, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 170 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 171 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_19, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 171 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 172 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_20, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 172 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 173 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_21, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 173 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 174 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_22, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 174 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 175 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_23, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 175 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 176 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_24, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 176 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 177 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_25, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 177 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 178 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_26, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 178 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 179 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_27, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 179 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 180 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_28, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 180 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 181 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_29, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 181 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 182 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_30, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 182 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 183 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_31, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 183 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 184 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %OUT4, void @empty_36, i32 0, i32 0, void @empty_39, i32 0, i32 512, void @empty_26, void @empty_37, void @empty_39, i32 16, i32 16, i32 256, i32 256, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 184 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 185 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %OUT3, void @empty_36, i32 0, i32 0, void @empty_39, i32 0, i32 512, void @empty_31, void @empty_37, void @empty_39, i32 16, i32 16, i32 256, i32 256, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 185 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 186 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %OUT2, void @empty_36, i32 0, i32 0, void @empty_39, i32 0, i32 512, void @empty_29, void @empty_37, void @empty_39, i32 16, i32 16, i32 256, i32 256, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 186 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 187 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %OUT1, void @empty_36, i32 0, i32 0, void @empty_39, i32 0, i32 512, void @empty_8, void @empty_37, void @empty_39, i32 16, i32 16, i32 256, i32 256, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 187 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 188 [1/1] (0.38ns)   --->   "%select_ln245_1 = select i1 %icmp_ln246, i32 14, i32 28" [Conv_Tile129/Conv_core.cpp:245]   --->   Operation 188 'select' 'select_ln245_1' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node Out_Tc_Min)   --->   "%select_ln252_1 = select i1 %icmp_ln246, i31 14, i31 28" [Conv_Tile129/Conv_core.cpp:252]   --->   Operation 189 'select' 'select_ln252_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 190 [1/1] (1.01ns)   --->   "%sub_ln252 = sub i32 %Hout_read, i32 %select_ln252" [Conv_Tile129/Conv_core.cpp:252]   --->   Operation 190 'sub' 'sub_ln252' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 191 [1/1] (0.99ns)   --->   "%icmp_ln252 = icmp_slt  i32 %select_ln245_1, i32 %sub_ln252" [Conv_Tile129/Conv_core.cpp:252]   --->   Operation 191 'icmp' 'icmp_ln252' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 192 [1/1] (0.44ns)   --->   "%Out_Tr_Min = select i1 %icmp_ln252, i32 %select_ln245_1, i32 %sub_ln252" [Conv_Tile129/Conv_core.cpp:252]   --->   Operation 192 'select' 'Out_Tr_Min' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 193 [1/1] (1.01ns)   --->   "%sub_ln253 = sub i32 %Wout_cast25, i32 %select_ln253" [Conv_Tile129/Conv_core.cpp:253]   --->   Operation 193 'sub' 'sub_ln253' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node Out_Tc_Min)   --->   "%trunc_ln253_3 = trunc i32 %sub_ln253" [Conv_Tile129/Conv_core.cpp:253]   --->   Operation 194 'trunc' 'trunc_ln253_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 195 [1/1] (0.99ns)   --->   "%icmp_ln253 = icmp_slt  i32 %select_ln245_1, i32 %sub_ln253" [Conv_Tile129/Conv_core.cpp:253]   --->   Operation 195 'icmp' 'icmp_ln253' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 196 [1/1] (0.41ns) (out node of the LUT)   --->   "%Out_Tc_Min = select i1 %icmp_ln253, i31 %select_ln252_1, i31 %trunc_ln253_3" [Conv_Tile129/Conv_core.cpp:253]   --->   Operation 196 'select' 'Out_Tc_Min' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 197 [1/1] (1.01ns)   --->   "%result_V_4 = sub i32 0, i32 %val"   --->   Operation 197 'sub' 'result_V_4' <Predicate = (p_Result_8)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 198 [1/1] (0.44ns)   --->   "%result_V = select i1 %p_Result_8, i32 %result_V_4, i32 %val" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 198 'select' 'result_V' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 199 [1/1] (0.91ns)   --->   "%icmp_ln259 = icmp_eq  i10 %relu_en_read, i10 0" [Conv_Tile129/Conv_core.cpp:259]   --->   Operation 199 'icmp' 'icmp_ln259' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln259 = br i1 %icmp_ln259, void %for.inc51.preheader, void %Out_Tr" [Conv_Tile129/Conv_core.cpp:259]   --->   Operation 200 'br' 'br_ln259' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 201 [1/1] (0.42ns)   --->   "%br_ln261 = br void %for.inc51" [Conv_Tile129/Conv_core.cpp:261]   --->   Operation 201 'br' 'br_ln261' <Predicate = (!icmp_ln259)> <Delay = 0.42>

State 18 <SV = 17> <Delay = 3.44>
ST_18 : Operation 202 [1/1] (0.00ns)   --->   "%icmp_ln263597 = phi i1 %icmp_ln263, void %for.inc51, i1 0, void %for.inc51.preheader" [Conv_Tile129/Conv_core.cpp:263]   --->   Operation 202 'phi' 'icmp_ln263597' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 203 [1/1] (0.00ns)   --->   "%Out_Tc_tp596 = phi i5 %Out_Tc_tp, void %for.inc51, i5 0, void %for.inc51.preheader"   --->   Operation 203 'phi' 'Out_Tc_tp596' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 204 [1/1] (0.00ns)   --->   "%Out_Tr_tp595 = phi i5 %Out_Tr_tp_1, void %for.inc51, i5 0, void %for.inc51.preheader"   --->   Operation 204 'phi' 'Out_Tr_tp595' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 205 [1/1] (0.78ns)   --->   "%add_ln261 = add i5 %Out_Tr_tp595, i5 1" [Conv_Tile129/Conv_core.cpp:261]   --->   Operation 205 'add' 'add_ln261' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 206 [1/1] (0.41ns)   --->   "%select_ln261 = select i1 %icmp_ln263597, i5 0, i5 %Out_Tc_tp596" [Conv_Tile129/Conv_core.cpp:261]   --->   Operation 206 'select' 'select_ln261' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 207 [1/1] (0.41ns)   --->   "%Out_Tr_tp_1 = select i1 %icmp_ln263597, i5 %add_ln261, i5 %Out_Tr_tp595" [Conv_Tile129/Conv_core.cpp:261]   --->   Operation 207 'select' 'Out_Tr_tp_1' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %Out_Tr_tp_1, i4 0" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 208 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %Out_Tr_tp_1, i1 0" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 209 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln268 = zext i6 %tmp_10" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 210 'zext' 'zext_ln268' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 211 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln268 = sub i9 %tmp_9, i9 %zext_ln268" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 211 'sub' 'sub_ln268' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln268 = trunc i5 %select_ln261" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 212 'trunc' 'trunc_ln268' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 213 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %select_ln261, i32 1, i32 4" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 213 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln268_1 = zext i4 %lshr_ln" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 214 'zext' 'zext_ln268_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 215 [1/1] (1.00ns) (root node of TernaryAdder)   --->   "%add_ln268 = add i9 %sub_ln268, i9 %zext_ln268_1" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 215 'add' 'add_ln268' <Predicate = true> <Delay = 1.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln268_2 = zext i9 %add_ln268" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 216 'zext' 'zext_ln268_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 217 [1/1] (0.00ns)   --->   "%output_buffer_0_addr = getelementptr i32 %output_buffer_0, i64 0, i64 %zext_ln268_2" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 217 'getelementptr' 'output_buffer_0_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 218 [1/1] (0.00ns)   --->   "%output_buffer_1_addr = getelementptr i32 %output_buffer_1, i64 0, i64 %zext_ln268_2" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 218 'getelementptr' 'output_buffer_1_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 219 [1/1] (0.00ns)   --->   "%output_buffer_2_addr = getelementptr i32 %output_buffer_2, i64 0, i64 %zext_ln268_2" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 219 'getelementptr' 'output_buffer_2_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 220 [1/1] (0.00ns)   --->   "%output_buffer_3_addr = getelementptr i32 %output_buffer_3, i64 0, i64 %zext_ln268_2" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 220 'getelementptr' 'output_buffer_3_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 221 [1/1] (0.00ns)   --->   "%output_buffer_4_addr = getelementptr i32 %output_buffer_4, i64 0, i64 %zext_ln268_2" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 221 'getelementptr' 'output_buffer_4_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 222 [1/1] (0.00ns)   --->   "%output_buffer_5_addr = getelementptr i32 %output_buffer_5, i64 0, i64 %zext_ln268_2" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 222 'getelementptr' 'output_buffer_5_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 223 [1/1] (0.00ns)   --->   "%output_buffer_6_addr = getelementptr i32 %output_buffer_6, i64 0, i64 %zext_ln268_2" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 223 'getelementptr' 'output_buffer_6_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 224 [1/1] (0.00ns)   --->   "%output_buffer_7_addr = getelementptr i32 %output_buffer_7, i64 0, i64 %zext_ln268_2" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 224 'getelementptr' 'output_buffer_7_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 225 [1/1] (0.00ns)   --->   "%output_buffer_8_addr = getelementptr i32 %output_buffer_8, i64 0, i64 %zext_ln268_2" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 225 'getelementptr' 'output_buffer_8_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 226 [1/1] (0.00ns)   --->   "%output_buffer_9_addr = getelementptr i32 %output_buffer_9, i64 0, i64 %zext_ln268_2" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 226 'getelementptr' 'output_buffer_9_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 227 [1/1] (0.00ns)   --->   "%output_buffer_10_addr = getelementptr i32 %output_buffer_10, i64 0, i64 %zext_ln268_2" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 227 'getelementptr' 'output_buffer_10_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 228 [1/1] (0.00ns)   --->   "%output_buffer_11_addr = getelementptr i32 %output_buffer_11, i64 0, i64 %zext_ln268_2" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 228 'getelementptr' 'output_buffer_11_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 229 [1/1] (0.00ns)   --->   "%output_buffer_12_addr = getelementptr i32 %output_buffer_12, i64 0, i64 %zext_ln268_2" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 229 'getelementptr' 'output_buffer_12_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 230 [1/1] (0.00ns)   --->   "%output_buffer_13_addr = getelementptr i32 %output_buffer_13, i64 0, i64 %zext_ln268_2" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 230 'getelementptr' 'output_buffer_13_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 231 [1/1] (0.00ns)   --->   "%output_buffer_14_addr = getelementptr i32 %output_buffer_14, i64 0, i64 %zext_ln268_2" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 231 'getelementptr' 'output_buffer_14_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 232 [1/1] (0.00ns)   --->   "%output_buffer_15_addr = getelementptr i32 %output_buffer_15, i64 0, i64 %zext_ln268_2" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 232 'getelementptr' 'output_buffer_15_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 233 [1/1] (0.00ns)   --->   "%output_buffer_16_addr = getelementptr i32 %output_buffer_16, i64 0, i64 %zext_ln268_2" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 233 'getelementptr' 'output_buffer_16_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 234 [1/1] (0.00ns)   --->   "%output_buffer_17_addr = getelementptr i32 %output_buffer_17, i64 0, i64 %zext_ln268_2" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 234 'getelementptr' 'output_buffer_17_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 235 [1/1] (0.00ns)   --->   "%output_buffer_18_addr = getelementptr i32 %output_buffer_18, i64 0, i64 %zext_ln268_2" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 235 'getelementptr' 'output_buffer_18_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 236 [1/1] (0.00ns)   --->   "%output_buffer_19_addr = getelementptr i32 %output_buffer_19, i64 0, i64 %zext_ln268_2" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 236 'getelementptr' 'output_buffer_19_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 237 [1/1] (0.00ns)   --->   "%output_buffer_20_addr = getelementptr i32 %output_buffer_20, i64 0, i64 %zext_ln268_2" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 237 'getelementptr' 'output_buffer_20_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 238 [1/1] (0.00ns)   --->   "%output_buffer_21_addr = getelementptr i32 %output_buffer_21, i64 0, i64 %zext_ln268_2" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 238 'getelementptr' 'output_buffer_21_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 239 [1/1] (0.00ns)   --->   "%output_buffer_22_addr = getelementptr i32 %output_buffer_22, i64 0, i64 %zext_ln268_2" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 239 'getelementptr' 'output_buffer_22_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 240 [1/1] (0.00ns)   --->   "%output_buffer_23_addr = getelementptr i32 %output_buffer_23, i64 0, i64 %zext_ln268_2" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 240 'getelementptr' 'output_buffer_23_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 241 [1/1] (0.00ns)   --->   "%output_buffer_24_addr = getelementptr i32 %output_buffer_24, i64 0, i64 %zext_ln268_2" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 241 'getelementptr' 'output_buffer_24_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 242 [1/1] (0.00ns)   --->   "%output_buffer_25_addr = getelementptr i32 %output_buffer_25, i64 0, i64 %zext_ln268_2" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 242 'getelementptr' 'output_buffer_25_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 243 [1/1] (0.00ns)   --->   "%output_buffer_26_addr = getelementptr i32 %output_buffer_26, i64 0, i64 %zext_ln268_2" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 243 'getelementptr' 'output_buffer_26_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 244 [1/1] (0.00ns)   --->   "%output_buffer_27_addr = getelementptr i32 %output_buffer_27, i64 0, i64 %zext_ln268_2" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 244 'getelementptr' 'output_buffer_27_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 245 [1/1] (0.00ns)   --->   "%output_buffer_28_addr = getelementptr i32 %output_buffer_28, i64 0, i64 %zext_ln268_2" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 245 'getelementptr' 'output_buffer_28_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 246 [1/1] (0.00ns)   --->   "%output_buffer_29_addr = getelementptr i32 %output_buffer_29, i64 0, i64 %zext_ln268_2" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 246 'getelementptr' 'output_buffer_29_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 247 [1/1] (0.00ns)   --->   "%output_buffer_30_addr = getelementptr i32 %output_buffer_30, i64 0, i64 %zext_ln268_2" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 247 'getelementptr' 'output_buffer_30_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 248 [1/1] (0.00ns)   --->   "%output_buffer_31_addr = getelementptr i32 %output_buffer_31, i64 0, i64 %zext_ln268_2" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 248 'getelementptr' 'output_buffer_31_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 249 [2/2] (1.23ns)   --->   "%output_buffer_0_load = load i9 %output_buffer_0_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 249 'load' 'output_buffer_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_18 : Operation 250 [1/1] (0.00ns)   --->   "%udiv_cast_cast = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln268, i1 0" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 250 'bitconcatenate' 'udiv_cast_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln269_2 = zext i2 %udiv_cast_cast" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 251 'zext' 'zext_ln269_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 252 [1/1] (0.56ns)   --->   "%shl_ln269_1 = shl i4 3, i4 %zext_ln269_2" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 252 'shl' 'shl_ln269_1' <Predicate = true> <Delay = 0.56> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 253 [2/2] (1.23ns)   --->   "%output_buffer_1_load = load i9 %output_buffer_1_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 253 'load' 'output_buffer_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_18 : Operation 254 [2/2] (1.23ns)   --->   "%output_buffer_2_load = load i9 %output_buffer_2_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 254 'load' 'output_buffer_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_18 : Operation 255 [2/2] (1.23ns)   --->   "%output_buffer_3_load = load i9 %output_buffer_3_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 255 'load' 'output_buffer_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_18 : Operation 256 [2/2] (1.23ns)   --->   "%output_buffer_4_load = load i9 %output_buffer_4_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 256 'load' 'output_buffer_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_18 : Operation 257 [2/2] (1.23ns)   --->   "%output_buffer_5_load = load i9 %output_buffer_5_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 257 'load' 'output_buffer_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_18 : Operation 258 [2/2] (1.23ns)   --->   "%output_buffer_6_load = load i9 %output_buffer_6_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 258 'load' 'output_buffer_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_18 : Operation 259 [2/2] (1.23ns)   --->   "%output_buffer_7_load = load i9 %output_buffer_7_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 259 'load' 'output_buffer_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_18 : Operation 260 [2/2] (1.23ns)   --->   "%output_buffer_8_load = load i9 %output_buffer_8_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 260 'load' 'output_buffer_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_18 : Operation 261 [2/2] (1.23ns)   --->   "%output_buffer_9_load = load i9 %output_buffer_9_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 261 'load' 'output_buffer_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_18 : Operation 262 [2/2] (1.23ns)   --->   "%output_buffer_10_load = load i9 %output_buffer_10_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 262 'load' 'output_buffer_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_18 : Operation 263 [2/2] (1.23ns)   --->   "%output_buffer_11_load = load i9 %output_buffer_11_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 263 'load' 'output_buffer_11_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_18 : Operation 264 [2/2] (1.23ns)   --->   "%output_buffer_12_load = load i9 %output_buffer_12_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 264 'load' 'output_buffer_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_18 : Operation 265 [2/2] (1.23ns)   --->   "%output_buffer_13_load = load i9 %output_buffer_13_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 265 'load' 'output_buffer_13_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_18 : Operation 266 [2/2] (1.23ns)   --->   "%output_buffer_14_load = load i9 %output_buffer_14_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 266 'load' 'output_buffer_14_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_18 : Operation 267 [2/2] (1.23ns)   --->   "%output_buffer_15_load = load i9 %output_buffer_15_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 267 'load' 'output_buffer_15_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_18 : Operation 268 [2/2] (1.23ns)   --->   "%output_buffer_16_load = load i9 %output_buffer_16_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 268 'load' 'output_buffer_16_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_18 : Operation 269 [2/2] (1.23ns)   --->   "%output_buffer_17_load = load i9 %output_buffer_17_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 269 'load' 'output_buffer_17_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_18 : Operation 270 [2/2] (1.23ns)   --->   "%output_buffer_18_load = load i9 %output_buffer_18_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 270 'load' 'output_buffer_18_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_18 : Operation 271 [2/2] (1.23ns)   --->   "%output_buffer_19_load = load i9 %output_buffer_19_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 271 'load' 'output_buffer_19_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_18 : Operation 272 [2/2] (1.23ns)   --->   "%output_buffer_20_load = load i9 %output_buffer_20_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 272 'load' 'output_buffer_20_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_18 : Operation 273 [2/2] (1.23ns)   --->   "%output_buffer_21_load = load i9 %output_buffer_21_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 273 'load' 'output_buffer_21_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_18 : Operation 274 [2/2] (1.23ns)   --->   "%output_buffer_22_load = load i9 %output_buffer_22_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 274 'load' 'output_buffer_22_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_18 : Operation 275 [2/2] (1.23ns)   --->   "%output_buffer_23_load = load i9 %output_buffer_23_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 275 'load' 'output_buffer_23_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_18 : Operation 276 [2/2] (1.23ns)   --->   "%output_buffer_24_load = load i9 %output_buffer_24_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 276 'load' 'output_buffer_24_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_18 : Operation 277 [2/2] (1.23ns)   --->   "%output_buffer_25_load = load i9 %output_buffer_25_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 277 'load' 'output_buffer_25_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_18 : Operation 278 [2/2] (1.23ns)   --->   "%output_buffer_26_load = load i9 %output_buffer_26_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 278 'load' 'output_buffer_26_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_18 : Operation 279 [2/2] (1.23ns)   --->   "%output_buffer_27_load = load i9 %output_buffer_27_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 279 'load' 'output_buffer_27_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_18 : Operation 280 [2/2] (1.23ns)   --->   "%output_buffer_28_load = load i9 %output_buffer_28_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 280 'load' 'output_buffer_28_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_18 : Operation 281 [2/2] (1.23ns)   --->   "%output_buffer_29_load = load i9 %output_buffer_29_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 281 'load' 'output_buffer_29_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_18 : Operation 282 [2/2] (1.23ns)   --->   "%output_buffer_30_load = load i9 %output_buffer_30_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 282 'load' 'output_buffer_30_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_18 : Operation 283 [2/2] (1.23ns)   --->   "%output_buffer_31_load = load i9 %output_buffer_31_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 283 'load' 'output_buffer_31_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>

State 19 <SV = 18> <Delay = 2.62>
ST_19 : Operation 284 [1/1] (0.00ns)   --->   "%shl_ln268 = shl i5 %select_ln261, i5 4" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 284 'shl' 'shl_ln268' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 285 [1/2] (1.23ns)   --->   "%output_buffer_0_load = load i9 %output_buffer_0_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 285 'load' 'output_buffer_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_19 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln268_3 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 286 'zext' 'zext_ln268_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 287 [1/1] (1.38ns)   --->   "%lshr_ln268 = lshr i32 %output_buffer_0_load, i32 %zext_ln268_3" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 287 'lshr' 'lshr_ln268' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 288 [1/1] (0.00ns)   --->   "%out_tp1_V = trunc i32 %lshr_ln268" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 288 'trunc' 'out_tp1_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 289 [1/2] (1.23ns)   --->   "%output_buffer_1_load = load i9 %output_buffer_1_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 289 'load' 'output_buffer_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_19 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln268_4 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 290 'zext' 'zext_ln268_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 291 [1/1] (1.38ns)   --->   "%lshr_ln268_1 = lshr i32 %output_buffer_1_load, i32 %zext_ln268_4" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 291 'lshr' 'lshr_ln268_1' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 292 [1/1] (0.00ns)   --->   "%out_tp1_V_1 = trunc i32 %lshr_ln268_1" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 292 'trunc' 'out_tp1_V_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 293 [1/2] (1.23ns)   --->   "%output_buffer_2_load = load i9 %output_buffer_2_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 293 'load' 'output_buffer_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_19 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln268_5 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 294 'zext' 'zext_ln268_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 295 [1/1] (1.38ns)   --->   "%lshr_ln268_2 = lshr i32 %output_buffer_2_load, i32 %zext_ln268_5" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 295 'lshr' 'lshr_ln268_2' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 296 [1/1] (0.00ns)   --->   "%out_tp1_V_2 = trunc i32 %lshr_ln268_2" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 296 'trunc' 'out_tp1_V_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 297 [1/2] (1.23ns)   --->   "%output_buffer_3_load = load i9 %output_buffer_3_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 297 'load' 'output_buffer_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_19 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln268_6 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 298 'zext' 'zext_ln268_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 299 [1/1] (1.38ns)   --->   "%lshr_ln268_3 = lshr i32 %output_buffer_3_load, i32 %zext_ln268_6" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 299 'lshr' 'lshr_ln268_3' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 300 [1/1] (0.00ns)   --->   "%out_tp1_V_3 = trunc i32 %lshr_ln268_3" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 300 'trunc' 'out_tp1_V_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 301 [1/2] (1.23ns)   --->   "%output_buffer_4_load = load i9 %output_buffer_4_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 301 'load' 'output_buffer_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_19 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln268_7 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 302 'zext' 'zext_ln268_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 303 [1/1] (1.38ns)   --->   "%lshr_ln268_4 = lshr i32 %output_buffer_4_load, i32 %zext_ln268_7" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 303 'lshr' 'lshr_ln268_4' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 304 [1/1] (0.00ns)   --->   "%out_tp1_V_4 = trunc i32 %lshr_ln268_4" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 304 'trunc' 'out_tp1_V_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 305 [1/2] (1.23ns)   --->   "%output_buffer_5_load = load i9 %output_buffer_5_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 305 'load' 'output_buffer_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_19 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln268_8 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 306 'zext' 'zext_ln268_8' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 307 [1/1] (1.38ns)   --->   "%lshr_ln268_5 = lshr i32 %output_buffer_5_load, i32 %zext_ln268_8" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 307 'lshr' 'lshr_ln268_5' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 308 [1/1] (0.00ns)   --->   "%out_tp1_V_5 = trunc i32 %lshr_ln268_5" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 308 'trunc' 'out_tp1_V_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 309 [1/2] (1.23ns)   --->   "%output_buffer_6_load = load i9 %output_buffer_6_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 309 'load' 'output_buffer_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_19 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln268_9 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 310 'zext' 'zext_ln268_9' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 311 [1/1] (1.38ns)   --->   "%lshr_ln268_6 = lshr i32 %output_buffer_6_load, i32 %zext_ln268_9" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 311 'lshr' 'lshr_ln268_6' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 312 [1/1] (0.00ns)   --->   "%out_tp1_V_6 = trunc i32 %lshr_ln268_6" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 312 'trunc' 'out_tp1_V_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 313 [1/2] (1.23ns)   --->   "%output_buffer_7_load = load i9 %output_buffer_7_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 313 'load' 'output_buffer_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_19 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln268_10 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 314 'zext' 'zext_ln268_10' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 315 [1/1] (1.38ns)   --->   "%lshr_ln268_7 = lshr i32 %output_buffer_7_load, i32 %zext_ln268_10" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 315 'lshr' 'lshr_ln268_7' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 316 [1/1] (0.00ns)   --->   "%out_tp1_V_7 = trunc i32 %lshr_ln268_7" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 316 'trunc' 'out_tp1_V_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 317 [1/2] (1.23ns)   --->   "%output_buffer_8_load = load i9 %output_buffer_8_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 317 'load' 'output_buffer_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_19 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln268_11 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 318 'zext' 'zext_ln268_11' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 319 [1/1] (1.38ns)   --->   "%lshr_ln268_8 = lshr i32 %output_buffer_8_load, i32 %zext_ln268_11" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 319 'lshr' 'lshr_ln268_8' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 320 [1/1] (0.00ns)   --->   "%out_tp1_V_8 = trunc i32 %lshr_ln268_8" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 320 'trunc' 'out_tp1_V_8' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 321 [1/2] (1.23ns)   --->   "%output_buffer_9_load = load i9 %output_buffer_9_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 321 'load' 'output_buffer_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_19 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln268_12 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 322 'zext' 'zext_ln268_12' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 323 [1/1] (1.38ns)   --->   "%lshr_ln268_9 = lshr i32 %output_buffer_9_load, i32 %zext_ln268_12" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 323 'lshr' 'lshr_ln268_9' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 324 [1/1] (0.00ns)   --->   "%out_tp1_V_9 = trunc i32 %lshr_ln268_9" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 324 'trunc' 'out_tp1_V_9' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 325 [1/2] (1.23ns)   --->   "%output_buffer_10_load = load i9 %output_buffer_10_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 325 'load' 'output_buffer_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_19 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln268_13 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 326 'zext' 'zext_ln268_13' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 327 [1/1] (1.38ns)   --->   "%lshr_ln268_10 = lshr i32 %output_buffer_10_load, i32 %zext_ln268_13" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 327 'lshr' 'lshr_ln268_10' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 328 [1/1] (0.00ns)   --->   "%out_tp1_V_10 = trunc i32 %lshr_ln268_10" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 328 'trunc' 'out_tp1_V_10' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 329 [1/2] (1.23ns)   --->   "%output_buffer_11_load = load i9 %output_buffer_11_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 329 'load' 'output_buffer_11_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_19 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln268_14 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 330 'zext' 'zext_ln268_14' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 331 [1/1] (1.38ns)   --->   "%lshr_ln268_11 = lshr i32 %output_buffer_11_load, i32 %zext_ln268_14" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 331 'lshr' 'lshr_ln268_11' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 332 [1/1] (0.00ns)   --->   "%out_tp1_V_11 = trunc i32 %lshr_ln268_11" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 332 'trunc' 'out_tp1_V_11' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 333 [1/2] (1.23ns)   --->   "%output_buffer_12_load = load i9 %output_buffer_12_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 333 'load' 'output_buffer_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_19 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln268_15 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 334 'zext' 'zext_ln268_15' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 335 [1/1] (1.38ns)   --->   "%lshr_ln268_12 = lshr i32 %output_buffer_12_load, i32 %zext_ln268_15" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 335 'lshr' 'lshr_ln268_12' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 336 [1/1] (0.00ns)   --->   "%out_tp1_V_12 = trunc i32 %lshr_ln268_12" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 336 'trunc' 'out_tp1_V_12' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 337 [1/2] (1.23ns)   --->   "%output_buffer_13_load = load i9 %output_buffer_13_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 337 'load' 'output_buffer_13_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_19 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln268_16 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 338 'zext' 'zext_ln268_16' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 339 [1/1] (1.38ns)   --->   "%lshr_ln268_13 = lshr i32 %output_buffer_13_load, i32 %zext_ln268_16" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 339 'lshr' 'lshr_ln268_13' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 340 [1/1] (0.00ns)   --->   "%out_tp1_V_13 = trunc i32 %lshr_ln268_13" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 340 'trunc' 'out_tp1_V_13' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 341 [1/2] (1.23ns)   --->   "%output_buffer_14_load = load i9 %output_buffer_14_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 341 'load' 'output_buffer_14_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_19 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln268_17 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 342 'zext' 'zext_ln268_17' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 343 [1/1] (1.38ns)   --->   "%lshr_ln268_14 = lshr i32 %output_buffer_14_load, i32 %zext_ln268_17" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 343 'lshr' 'lshr_ln268_14' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 344 [1/1] (0.00ns)   --->   "%out_tp1_V_14 = trunc i32 %lshr_ln268_14" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 344 'trunc' 'out_tp1_V_14' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 345 [1/2] (1.23ns)   --->   "%output_buffer_15_load = load i9 %output_buffer_15_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 345 'load' 'output_buffer_15_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_19 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln268_18 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 346 'zext' 'zext_ln268_18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 347 [1/1] (1.38ns)   --->   "%lshr_ln268_15 = lshr i32 %output_buffer_15_load, i32 %zext_ln268_18" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 347 'lshr' 'lshr_ln268_15' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 348 [1/1] (0.00ns)   --->   "%out_tp1_V_15 = trunc i32 %lshr_ln268_15" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 348 'trunc' 'out_tp1_V_15' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 349 [1/2] (1.23ns)   --->   "%output_buffer_16_load = load i9 %output_buffer_16_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 349 'load' 'output_buffer_16_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_19 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln268_19 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 350 'zext' 'zext_ln268_19' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 351 [1/1] (1.38ns)   --->   "%lshr_ln268_16 = lshr i32 %output_buffer_16_load, i32 %zext_ln268_19" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 351 'lshr' 'lshr_ln268_16' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 352 [1/1] (0.00ns)   --->   "%out_tp1_V_16 = trunc i32 %lshr_ln268_16" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 352 'trunc' 'out_tp1_V_16' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 353 [1/2] (1.23ns)   --->   "%output_buffer_17_load = load i9 %output_buffer_17_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 353 'load' 'output_buffer_17_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_19 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln268_20 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 354 'zext' 'zext_ln268_20' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 355 [1/1] (1.38ns)   --->   "%lshr_ln268_17 = lshr i32 %output_buffer_17_load, i32 %zext_ln268_20" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 355 'lshr' 'lshr_ln268_17' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 356 [1/1] (0.00ns)   --->   "%out_tp1_V_17 = trunc i32 %lshr_ln268_17" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 356 'trunc' 'out_tp1_V_17' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 357 [1/2] (1.23ns)   --->   "%output_buffer_18_load = load i9 %output_buffer_18_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 357 'load' 'output_buffer_18_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_19 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln268_21 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 358 'zext' 'zext_ln268_21' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 359 [1/1] (1.38ns)   --->   "%lshr_ln268_18 = lshr i32 %output_buffer_18_load, i32 %zext_ln268_21" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 359 'lshr' 'lshr_ln268_18' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 360 [1/1] (0.00ns)   --->   "%out_tp1_V_18 = trunc i32 %lshr_ln268_18" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 360 'trunc' 'out_tp1_V_18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 361 [1/2] (1.23ns)   --->   "%output_buffer_19_load = load i9 %output_buffer_19_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 361 'load' 'output_buffer_19_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_19 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln268_22 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 362 'zext' 'zext_ln268_22' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 363 [1/1] (1.38ns)   --->   "%lshr_ln268_19 = lshr i32 %output_buffer_19_load, i32 %zext_ln268_22" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 363 'lshr' 'lshr_ln268_19' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 364 [1/1] (0.00ns)   --->   "%out_tp1_V_19 = trunc i32 %lshr_ln268_19" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 364 'trunc' 'out_tp1_V_19' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 365 [1/2] (1.23ns)   --->   "%output_buffer_20_load = load i9 %output_buffer_20_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 365 'load' 'output_buffer_20_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_19 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln268_23 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 366 'zext' 'zext_ln268_23' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 367 [1/1] (1.38ns)   --->   "%lshr_ln268_20 = lshr i32 %output_buffer_20_load, i32 %zext_ln268_23" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 367 'lshr' 'lshr_ln268_20' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 368 [1/1] (0.00ns)   --->   "%out_tp1_V_20 = trunc i32 %lshr_ln268_20" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 368 'trunc' 'out_tp1_V_20' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 369 [1/2] (1.23ns)   --->   "%output_buffer_21_load = load i9 %output_buffer_21_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 369 'load' 'output_buffer_21_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_19 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln268_24 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 370 'zext' 'zext_ln268_24' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 371 [1/1] (1.38ns)   --->   "%lshr_ln268_21 = lshr i32 %output_buffer_21_load, i32 %zext_ln268_24" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 371 'lshr' 'lshr_ln268_21' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 372 [1/1] (0.00ns)   --->   "%out_tp1_V_21 = trunc i32 %lshr_ln268_21" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 372 'trunc' 'out_tp1_V_21' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 373 [1/2] (1.23ns)   --->   "%output_buffer_22_load = load i9 %output_buffer_22_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 373 'load' 'output_buffer_22_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_19 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln268_25 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 374 'zext' 'zext_ln268_25' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 375 [1/1] (1.38ns)   --->   "%lshr_ln268_22 = lshr i32 %output_buffer_22_load, i32 %zext_ln268_25" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 375 'lshr' 'lshr_ln268_22' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 376 [1/1] (0.00ns)   --->   "%out_tp1_V_22 = trunc i32 %lshr_ln268_22" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 376 'trunc' 'out_tp1_V_22' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 377 [1/2] (1.23ns)   --->   "%output_buffer_23_load = load i9 %output_buffer_23_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 377 'load' 'output_buffer_23_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_19 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln268_26 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 378 'zext' 'zext_ln268_26' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 379 [1/1] (1.38ns)   --->   "%lshr_ln268_23 = lshr i32 %output_buffer_23_load, i32 %zext_ln268_26" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 379 'lshr' 'lshr_ln268_23' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 380 [1/1] (0.00ns)   --->   "%out_tp1_V_23 = trunc i32 %lshr_ln268_23" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 380 'trunc' 'out_tp1_V_23' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 381 [1/2] (1.23ns)   --->   "%output_buffer_24_load = load i9 %output_buffer_24_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 381 'load' 'output_buffer_24_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_19 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln268_27 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 382 'zext' 'zext_ln268_27' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 383 [1/1] (1.38ns)   --->   "%lshr_ln268_24 = lshr i32 %output_buffer_24_load, i32 %zext_ln268_27" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 383 'lshr' 'lshr_ln268_24' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 384 [1/1] (0.00ns)   --->   "%out_tp1_V_24 = trunc i32 %lshr_ln268_24" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 384 'trunc' 'out_tp1_V_24' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 385 [1/2] (1.23ns)   --->   "%output_buffer_25_load = load i9 %output_buffer_25_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 385 'load' 'output_buffer_25_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_19 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln268_28 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 386 'zext' 'zext_ln268_28' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 387 [1/1] (1.38ns)   --->   "%lshr_ln268_25 = lshr i32 %output_buffer_25_load, i32 %zext_ln268_28" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 387 'lshr' 'lshr_ln268_25' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 388 [1/1] (0.00ns)   --->   "%out_tp1_V_25 = trunc i32 %lshr_ln268_25" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 388 'trunc' 'out_tp1_V_25' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 389 [1/2] (1.23ns)   --->   "%output_buffer_26_load = load i9 %output_buffer_26_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 389 'load' 'output_buffer_26_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_19 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln268_29 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 390 'zext' 'zext_ln268_29' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 391 [1/1] (1.38ns)   --->   "%lshr_ln268_26 = lshr i32 %output_buffer_26_load, i32 %zext_ln268_29" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 391 'lshr' 'lshr_ln268_26' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 392 [1/1] (0.00ns)   --->   "%out_tp1_V_26 = trunc i32 %lshr_ln268_26" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 392 'trunc' 'out_tp1_V_26' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 393 [1/2] (1.23ns)   --->   "%output_buffer_27_load = load i9 %output_buffer_27_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 393 'load' 'output_buffer_27_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_19 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln268_30 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 394 'zext' 'zext_ln268_30' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 395 [1/1] (1.38ns)   --->   "%lshr_ln268_27 = lshr i32 %output_buffer_27_load, i32 %zext_ln268_30" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 395 'lshr' 'lshr_ln268_27' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 396 [1/1] (0.00ns)   --->   "%out_tp1_V_27 = trunc i32 %lshr_ln268_27" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 396 'trunc' 'out_tp1_V_27' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 397 [1/2] (1.23ns)   --->   "%output_buffer_28_load = load i9 %output_buffer_28_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 397 'load' 'output_buffer_28_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_19 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln268_31 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 398 'zext' 'zext_ln268_31' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 399 [1/1] (1.38ns)   --->   "%lshr_ln268_28 = lshr i32 %output_buffer_28_load, i32 %zext_ln268_31" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 399 'lshr' 'lshr_ln268_28' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 400 [1/1] (0.00ns)   --->   "%out_tp1_V_28 = trunc i32 %lshr_ln268_28" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 400 'trunc' 'out_tp1_V_28' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 401 [1/2] (1.23ns)   --->   "%output_buffer_29_load = load i9 %output_buffer_29_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 401 'load' 'output_buffer_29_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_19 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln268_32 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 402 'zext' 'zext_ln268_32' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 403 [1/1] (1.38ns)   --->   "%lshr_ln268_29 = lshr i32 %output_buffer_29_load, i32 %zext_ln268_32" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 403 'lshr' 'lshr_ln268_29' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 404 [1/1] (0.00ns)   --->   "%out_tp1_V_29 = trunc i32 %lshr_ln268_29" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 404 'trunc' 'out_tp1_V_29' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 405 [1/2] (1.23ns)   --->   "%output_buffer_30_load = load i9 %output_buffer_30_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 405 'load' 'output_buffer_30_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_19 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln268_33 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 406 'zext' 'zext_ln268_33' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 407 [1/1] (1.38ns)   --->   "%lshr_ln268_30 = lshr i32 %output_buffer_30_load, i32 %zext_ln268_33" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 407 'lshr' 'lshr_ln268_30' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 408 [1/1] (0.00ns)   --->   "%out_tp1_V_30 = trunc i32 %lshr_ln268_30" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 408 'trunc' 'out_tp1_V_30' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 409 [1/2] (1.23ns)   --->   "%output_buffer_31_load = load i9 %output_buffer_31_addr" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 409 'load' 'output_buffer_31_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_19 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln268_34 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 410 'zext' 'zext_ln268_34' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 411 [1/1] (1.38ns)   --->   "%lshr_ln268_31 = lshr i32 %output_buffer_31_load, i32 %zext_ln268_34" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 411 'lshr' 'lshr_ln268_31' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 412 [1/1] (0.00ns)   --->   "%out_tp1_V_31 = trunc i32 %lshr_ln268_31" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 412 'trunc' 'out_tp1_V_31' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 3.50>
ST_20 : Operation 413 [1/1] (0.00ns)   --->   "%indvar_flatten594 = phi i10 %add_ln261_1, void %for.inc51, i10 0, void %for.inc51.preheader" [Conv_Tile129/Conv_core.cpp:261]   --->   Operation 413 'phi' 'indvar_flatten594' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 414 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @relu_Out_Tr_relu_Out_Tc_str"   --->   Operation 414 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 415 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784"   --->   Operation 415 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 416 [1/1] (0.00ns)   --->   "%specpipeline_ln264 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_39" [Conv_Tile129/Conv_core.cpp:264]   --->   Operation 416 'specpipeline' 'specpipeline_ln264' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 417 [1/1] (0.00ns)   --->   "%specloopname_ln263 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [Conv_Tile129/Conv_core.cpp:263]   --->   Operation 417 'specloopname' 'specloopname_ln263' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269)   --->   "%trunc_ln268_2 = trunc i32 %lshr_ln268" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 418 'trunc' 'trunc_ln268_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 419 [1/1] (1.10ns)   --->   "%icmp_ln1695 = icmp_sgt  i16 %out_tp1_V, i16 0"   --->   Operation 419 'icmp' 'icmp_ln1695' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269)   --->   "%select_ln269 = select i1 %icmp_ln1695, i15 %trunc_ln268_2, i15 0" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 420 'select' 'select_ln269' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269)   --->   "%zext_ln269 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 421 'zext' 'zext_ln269' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269)   --->   "%zext_ln269_1 = zext i15 %select_ln269" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 422 'zext' 'zext_ln269_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 423 [1/1] (1.16ns) (out node of the LUT)   --->   "%shl_ln269 = shl i32 %zext_ln269_1, i32 %zext_ln269" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 423 'shl' 'shl_ln269' <Predicate = true> <Delay = 1.16> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 424 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_0" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 424 'specbramwithbyteenable' 'specbramwithbyteenable_ln269' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 425 [1/1] (1.23ns)   --->   "%store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_0_addr, i32 %shl_ln269, i4 %shl_ln269_1" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 425 'store' 'store_ln269' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_20 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_2)   --->   "%trunc_ln268_4 = trunc i32 %lshr_ln268_1" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 426 'trunc' 'trunc_ln268_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 427 [1/1] (1.10ns)   --->   "%icmp_ln1695_1 = icmp_sgt  i16 %out_tp1_V_1, i16 0"   --->   Operation 427 'icmp' 'icmp_ln1695_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_2)   --->   "%select_ln269_1 = select i1 %icmp_ln1695_1, i15 %trunc_ln268_4, i15 0" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 428 'select' 'select_ln269_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_2)   --->   "%zext_ln269_3 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 429 'zext' 'zext_ln269_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_2)   --->   "%zext_ln269_4 = zext i15 %select_ln269_1" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 430 'zext' 'zext_ln269_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 431 [1/1] (1.16ns) (out node of the LUT)   --->   "%shl_ln269_2 = shl i32 %zext_ln269_4, i32 %zext_ln269_3" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 431 'shl' 'shl_ln269_2' <Predicate = true> <Delay = 1.16> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 432 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_1" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 432 'specbramwithbyteenable' 'specbramwithbyteenable_ln269' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 433 [1/1] (1.23ns)   --->   "%store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_1_addr, i32 %shl_ln269_2, i4 %shl_ln269_1" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 433 'store' 'store_ln269' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_20 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_3)   --->   "%trunc_ln268_6 = trunc i32 %lshr_ln268_2" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 434 'trunc' 'trunc_ln268_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 435 [1/1] (1.10ns)   --->   "%icmp_ln1695_2 = icmp_sgt  i16 %out_tp1_V_2, i16 0"   --->   Operation 435 'icmp' 'icmp_ln1695_2' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_3)   --->   "%select_ln269_2 = select i1 %icmp_ln1695_2, i15 %trunc_ln268_6, i15 0" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 436 'select' 'select_ln269_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_3)   --->   "%zext_ln269_5 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 437 'zext' 'zext_ln269_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_3)   --->   "%zext_ln269_6 = zext i15 %select_ln269_2" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 438 'zext' 'zext_ln269_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 439 [1/1] (1.16ns) (out node of the LUT)   --->   "%shl_ln269_3 = shl i32 %zext_ln269_6, i32 %zext_ln269_5" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 439 'shl' 'shl_ln269_3' <Predicate = true> <Delay = 1.16> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 440 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_2" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 440 'specbramwithbyteenable' 'specbramwithbyteenable_ln269' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 441 [1/1] (1.23ns)   --->   "%store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_2_addr, i32 %shl_ln269_3, i4 %shl_ln269_1" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 441 'store' 'store_ln269' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_20 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_4)   --->   "%trunc_ln268_8 = trunc i32 %lshr_ln268_3" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 442 'trunc' 'trunc_ln268_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 443 [1/1] (1.10ns)   --->   "%icmp_ln1695_3 = icmp_sgt  i16 %out_tp1_V_3, i16 0"   --->   Operation 443 'icmp' 'icmp_ln1695_3' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_4)   --->   "%select_ln269_3 = select i1 %icmp_ln1695_3, i15 %trunc_ln268_8, i15 0" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 444 'select' 'select_ln269_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_4)   --->   "%zext_ln269_7 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 445 'zext' 'zext_ln269_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_4)   --->   "%zext_ln269_8 = zext i15 %select_ln269_3" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 446 'zext' 'zext_ln269_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 447 [1/1] (1.16ns) (out node of the LUT)   --->   "%shl_ln269_4 = shl i32 %zext_ln269_8, i32 %zext_ln269_7" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 447 'shl' 'shl_ln269_4' <Predicate = true> <Delay = 1.16> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 448 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_3" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 448 'specbramwithbyteenable' 'specbramwithbyteenable_ln269' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 449 [1/1] (1.23ns)   --->   "%store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_3_addr, i32 %shl_ln269_4, i4 %shl_ln269_1" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 449 'store' 'store_ln269' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_20 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_5)   --->   "%trunc_ln268_10 = trunc i32 %lshr_ln268_4" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 450 'trunc' 'trunc_ln268_10' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 451 [1/1] (1.10ns)   --->   "%icmp_ln1695_4 = icmp_sgt  i16 %out_tp1_V_4, i16 0"   --->   Operation 451 'icmp' 'icmp_ln1695_4' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_5)   --->   "%select_ln269_4 = select i1 %icmp_ln1695_4, i15 %trunc_ln268_10, i15 0" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 452 'select' 'select_ln269_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_5)   --->   "%zext_ln269_9 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 453 'zext' 'zext_ln269_9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_5)   --->   "%zext_ln269_10 = zext i15 %select_ln269_4" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 454 'zext' 'zext_ln269_10' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 455 [1/1] (1.16ns) (out node of the LUT)   --->   "%shl_ln269_5 = shl i32 %zext_ln269_10, i32 %zext_ln269_9" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 455 'shl' 'shl_ln269_5' <Predicate = true> <Delay = 1.16> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 456 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_4" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 456 'specbramwithbyteenable' 'specbramwithbyteenable_ln269' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 457 [1/1] (1.23ns)   --->   "%store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_4_addr, i32 %shl_ln269_5, i4 %shl_ln269_1" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 457 'store' 'store_ln269' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_20 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_6)   --->   "%trunc_ln268_12 = trunc i32 %lshr_ln268_5" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 458 'trunc' 'trunc_ln268_12' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 459 [1/1] (1.10ns)   --->   "%icmp_ln1695_5 = icmp_sgt  i16 %out_tp1_V_5, i16 0"   --->   Operation 459 'icmp' 'icmp_ln1695_5' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_6)   --->   "%select_ln269_5 = select i1 %icmp_ln1695_5, i15 %trunc_ln268_12, i15 0" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 460 'select' 'select_ln269_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_6)   --->   "%zext_ln269_11 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 461 'zext' 'zext_ln269_11' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_6)   --->   "%zext_ln269_12 = zext i15 %select_ln269_5" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 462 'zext' 'zext_ln269_12' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 463 [1/1] (1.16ns) (out node of the LUT)   --->   "%shl_ln269_6 = shl i32 %zext_ln269_12, i32 %zext_ln269_11" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 463 'shl' 'shl_ln269_6' <Predicate = true> <Delay = 1.16> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 464 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_5" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 464 'specbramwithbyteenable' 'specbramwithbyteenable_ln269' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 465 [1/1] (1.23ns)   --->   "%store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_5_addr, i32 %shl_ln269_6, i4 %shl_ln269_1" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 465 'store' 'store_ln269' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_20 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_7)   --->   "%trunc_ln268_14 = trunc i32 %lshr_ln268_6" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 466 'trunc' 'trunc_ln268_14' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 467 [1/1] (1.10ns)   --->   "%icmp_ln1695_6 = icmp_sgt  i16 %out_tp1_V_6, i16 0"   --->   Operation 467 'icmp' 'icmp_ln1695_6' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_7)   --->   "%select_ln269_6 = select i1 %icmp_ln1695_6, i15 %trunc_ln268_14, i15 0" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 468 'select' 'select_ln269_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_7)   --->   "%zext_ln269_13 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 469 'zext' 'zext_ln269_13' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_7)   --->   "%zext_ln269_14 = zext i15 %select_ln269_6" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 470 'zext' 'zext_ln269_14' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 471 [1/1] (1.16ns) (out node of the LUT)   --->   "%shl_ln269_7 = shl i32 %zext_ln269_14, i32 %zext_ln269_13" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 471 'shl' 'shl_ln269_7' <Predicate = true> <Delay = 1.16> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 472 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_6" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 472 'specbramwithbyteenable' 'specbramwithbyteenable_ln269' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 473 [1/1] (1.23ns)   --->   "%store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_6_addr, i32 %shl_ln269_7, i4 %shl_ln269_1" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 473 'store' 'store_ln269' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_20 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_8)   --->   "%trunc_ln268_16 = trunc i32 %lshr_ln268_7" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 474 'trunc' 'trunc_ln268_16' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 475 [1/1] (1.10ns)   --->   "%icmp_ln1695_7 = icmp_sgt  i16 %out_tp1_V_7, i16 0"   --->   Operation 475 'icmp' 'icmp_ln1695_7' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_8)   --->   "%select_ln269_7 = select i1 %icmp_ln1695_7, i15 %trunc_ln268_16, i15 0" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 476 'select' 'select_ln269_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_8)   --->   "%zext_ln269_15 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 477 'zext' 'zext_ln269_15' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_8)   --->   "%zext_ln269_16 = zext i15 %select_ln269_7" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 478 'zext' 'zext_ln269_16' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 479 [1/1] (1.16ns) (out node of the LUT)   --->   "%shl_ln269_8 = shl i32 %zext_ln269_16, i32 %zext_ln269_15" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 479 'shl' 'shl_ln269_8' <Predicate = true> <Delay = 1.16> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 480 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_7" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 480 'specbramwithbyteenable' 'specbramwithbyteenable_ln269' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 481 [1/1] (1.23ns)   --->   "%store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_7_addr, i32 %shl_ln269_8, i4 %shl_ln269_1" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 481 'store' 'store_ln269' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_20 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_9)   --->   "%trunc_ln268_18 = trunc i32 %lshr_ln268_8" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 482 'trunc' 'trunc_ln268_18' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 483 [1/1] (1.10ns)   --->   "%icmp_ln1695_8 = icmp_sgt  i16 %out_tp1_V_8, i16 0"   --->   Operation 483 'icmp' 'icmp_ln1695_8' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_9)   --->   "%select_ln269_8 = select i1 %icmp_ln1695_8, i15 %trunc_ln268_18, i15 0" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 484 'select' 'select_ln269_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_9)   --->   "%zext_ln269_17 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 485 'zext' 'zext_ln269_17' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_9)   --->   "%zext_ln269_18 = zext i15 %select_ln269_8" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 486 'zext' 'zext_ln269_18' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 487 [1/1] (1.16ns) (out node of the LUT)   --->   "%shl_ln269_9 = shl i32 %zext_ln269_18, i32 %zext_ln269_17" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 487 'shl' 'shl_ln269_9' <Predicate = true> <Delay = 1.16> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 488 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_8" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 488 'specbramwithbyteenable' 'specbramwithbyteenable_ln269' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 489 [1/1] (1.23ns)   --->   "%store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_8_addr, i32 %shl_ln269_9, i4 %shl_ln269_1" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 489 'store' 'store_ln269' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_20 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_10)   --->   "%trunc_ln268_20 = trunc i32 %lshr_ln268_9" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 490 'trunc' 'trunc_ln268_20' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 491 [1/1] (1.10ns)   --->   "%icmp_ln1695_9 = icmp_sgt  i16 %out_tp1_V_9, i16 0"   --->   Operation 491 'icmp' 'icmp_ln1695_9' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_10)   --->   "%select_ln269_9 = select i1 %icmp_ln1695_9, i15 %trunc_ln268_20, i15 0" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 492 'select' 'select_ln269_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_10)   --->   "%zext_ln269_19 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 493 'zext' 'zext_ln269_19' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_10)   --->   "%zext_ln269_20 = zext i15 %select_ln269_9" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 494 'zext' 'zext_ln269_20' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 495 [1/1] (1.16ns) (out node of the LUT)   --->   "%shl_ln269_10 = shl i32 %zext_ln269_20, i32 %zext_ln269_19" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 495 'shl' 'shl_ln269_10' <Predicate = true> <Delay = 1.16> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 496 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_9" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 496 'specbramwithbyteenable' 'specbramwithbyteenable_ln269' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 497 [1/1] (1.23ns)   --->   "%store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_9_addr, i32 %shl_ln269_10, i4 %shl_ln269_1" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 497 'store' 'store_ln269' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_20 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_11)   --->   "%trunc_ln268_22 = trunc i32 %lshr_ln268_10" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 498 'trunc' 'trunc_ln268_22' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 499 [1/1] (1.10ns)   --->   "%icmp_ln1695_10 = icmp_sgt  i16 %out_tp1_V_10, i16 0"   --->   Operation 499 'icmp' 'icmp_ln1695_10' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_11)   --->   "%select_ln269_10 = select i1 %icmp_ln1695_10, i15 %trunc_ln268_22, i15 0" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 500 'select' 'select_ln269_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_11)   --->   "%zext_ln269_21 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 501 'zext' 'zext_ln269_21' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_11)   --->   "%zext_ln269_22 = zext i15 %select_ln269_10" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 502 'zext' 'zext_ln269_22' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 503 [1/1] (1.16ns) (out node of the LUT)   --->   "%shl_ln269_11 = shl i32 %zext_ln269_22, i32 %zext_ln269_21" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 503 'shl' 'shl_ln269_11' <Predicate = true> <Delay = 1.16> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 504 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_10" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 504 'specbramwithbyteenable' 'specbramwithbyteenable_ln269' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 505 [1/1] (1.23ns)   --->   "%store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_10_addr, i32 %shl_ln269_11, i4 %shl_ln269_1" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 505 'store' 'store_ln269' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_20 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_12)   --->   "%trunc_ln268_24 = trunc i32 %lshr_ln268_11" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 506 'trunc' 'trunc_ln268_24' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 507 [1/1] (1.10ns)   --->   "%icmp_ln1695_11 = icmp_sgt  i16 %out_tp1_V_11, i16 0"   --->   Operation 507 'icmp' 'icmp_ln1695_11' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_12)   --->   "%select_ln269_11 = select i1 %icmp_ln1695_11, i15 %trunc_ln268_24, i15 0" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 508 'select' 'select_ln269_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_12)   --->   "%zext_ln269_23 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 509 'zext' 'zext_ln269_23' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_12)   --->   "%zext_ln269_24 = zext i15 %select_ln269_11" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 510 'zext' 'zext_ln269_24' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 511 [1/1] (1.16ns) (out node of the LUT)   --->   "%shl_ln269_12 = shl i32 %zext_ln269_24, i32 %zext_ln269_23" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 511 'shl' 'shl_ln269_12' <Predicate = true> <Delay = 1.16> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 512 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_11" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 512 'specbramwithbyteenable' 'specbramwithbyteenable_ln269' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 513 [1/1] (1.23ns)   --->   "%store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_11_addr, i32 %shl_ln269_12, i4 %shl_ln269_1" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 513 'store' 'store_ln269' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_20 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_13)   --->   "%trunc_ln268_26 = trunc i32 %lshr_ln268_12" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 514 'trunc' 'trunc_ln268_26' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 515 [1/1] (1.10ns)   --->   "%icmp_ln1695_12 = icmp_sgt  i16 %out_tp1_V_12, i16 0"   --->   Operation 515 'icmp' 'icmp_ln1695_12' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_13)   --->   "%select_ln269_12 = select i1 %icmp_ln1695_12, i15 %trunc_ln268_26, i15 0" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 516 'select' 'select_ln269_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_13)   --->   "%zext_ln269_25 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 517 'zext' 'zext_ln269_25' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_13)   --->   "%zext_ln269_26 = zext i15 %select_ln269_12" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 518 'zext' 'zext_ln269_26' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 519 [1/1] (1.16ns) (out node of the LUT)   --->   "%shl_ln269_13 = shl i32 %zext_ln269_26, i32 %zext_ln269_25" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 519 'shl' 'shl_ln269_13' <Predicate = true> <Delay = 1.16> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 520 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_12" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 520 'specbramwithbyteenable' 'specbramwithbyteenable_ln269' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 521 [1/1] (1.23ns)   --->   "%store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_12_addr, i32 %shl_ln269_13, i4 %shl_ln269_1" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 521 'store' 'store_ln269' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_20 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_14)   --->   "%trunc_ln268_28 = trunc i32 %lshr_ln268_13" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 522 'trunc' 'trunc_ln268_28' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 523 [1/1] (1.10ns)   --->   "%icmp_ln1695_13 = icmp_sgt  i16 %out_tp1_V_13, i16 0"   --->   Operation 523 'icmp' 'icmp_ln1695_13' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_14)   --->   "%select_ln269_13 = select i1 %icmp_ln1695_13, i15 %trunc_ln268_28, i15 0" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 524 'select' 'select_ln269_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_14)   --->   "%zext_ln269_27 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 525 'zext' 'zext_ln269_27' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_14)   --->   "%zext_ln269_28 = zext i15 %select_ln269_13" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 526 'zext' 'zext_ln269_28' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 527 [1/1] (1.16ns) (out node of the LUT)   --->   "%shl_ln269_14 = shl i32 %zext_ln269_28, i32 %zext_ln269_27" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 527 'shl' 'shl_ln269_14' <Predicate = true> <Delay = 1.16> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 528 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_13" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 528 'specbramwithbyteenable' 'specbramwithbyteenable_ln269' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 529 [1/1] (1.23ns)   --->   "%store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_13_addr, i32 %shl_ln269_14, i4 %shl_ln269_1" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 529 'store' 'store_ln269' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_20 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_15)   --->   "%trunc_ln268_30 = trunc i32 %lshr_ln268_14" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 530 'trunc' 'trunc_ln268_30' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 531 [1/1] (1.10ns)   --->   "%icmp_ln1695_14 = icmp_sgt  i16 %out_tp1_V_14, i16 0"   --->   Operation 531 'icmp' 'icmp_ln1695_14' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_15)   --->   "%select_ln269_14 = select i1 %icmp_ln1695_14, i15 %trunc_ln268_30, i15 0" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 532 'select' 'select_ln269_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_15)   --->   "%zext_ln269_29 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 533 'zext' 'zext_ln269_29' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_15)   --->   "%zext_ln269_30 = zext i15 %select_ln269_14" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 534 'zext' 'zext_ln269_30' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 535 [1/1] (1.16ns) (out node of the LUT)   --->   "%shl_ln269_15 = shl i32 %zext_ln269_30, i32 %zext_ln269_29" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 535 'shl' 'shl_ln269_15' <Predicate = true> <Delay = 1.16> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 536 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_14" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 536 'specbramwithbyteenable' 'specbramwithbyteenable_ln269' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 537 [1/1] (1.23ns)   --->   "%store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_14_addr, i32 %shl_ln269_15, i4 %shl_ln269_1" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 537 'store' 'store_ln269' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_20 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_16)   --->   "%trunc_ln268_32 = trunc i32 %lshr_ln268_15" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 538 'trunc' 'trunc_ln268_32' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 539 [1/1] (1.10ns)   --->   "%icmp_ln1695_15 = icmp_sgt  i16 %out_tp1_V_15, i16 0"   --->   Operation 539 'icmp' 'icmp_ln1695_15' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_16)   --->   "%select_ln269_15 = select i1 %icmp_ln1695_15, i15 %trunc_ln268_32, i15 0" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 540 'select' 'select_ln269_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_16)   --->   "%zext_ln269_31 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 541 'zext' 'zext_ln269_31' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_16)   --->   "%zext_ln269_32 = zext i15 %select_ln269_15" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 542 'zext' 'zext_ln269_32' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 543 [1/1] (1.16ns) (out node of the LUT)   --->   "%shl_ln269_16 = shl i32 %zext_ln269_32, i32 %zext_ln269_31" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 543 'shl' 'shl_ln269_16' <Predicate = true> <Delay = 1.16> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 544 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_15" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 544 'specbramwithbyteenable' 'specbramwithbyteenable_ln269' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 545 [1/1] (1.23ns)   --->   "%store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_15_addr, i32 %shl_ln269_16, i4 %shl_ln269_1" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 545 'store' 'store_ln269' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_20 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_17)   --->   "%trunc_ln268_34 = trunc i32 %lshr_ln268_16" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 546 'trunc' 'trunc_ln268_34' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 547 [1/1] (1.10ns)   --->   "%icmp_ln1695_16 = icmp_sgt  i16 %out_tp1_V_16, i16 0"   --->   Operation 547 'icmp' 'icmp_ln1695_16' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_17)   --->   "%select_ln269_16 = select i1 %icmp_ln1695_16, i15 %trunc_ln268_34, i15 0" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 548 'select' 'select_ln269_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_17)   --->   "%zext_ln269_33 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 549 'zext' 'zext_ln269_33' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_17)   --->   "%zext_ln269_34 = zext i15 %select_ln269_16" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 550 'zext' 'zext_ln269_34' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 551 [1/1] (1.16ns) (out node of the LUT)   --->   "%shl_ln269_17 = shl i32 %zext_ln269_34, i32 %zext_ln269_33" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 551 'shl' 'shl_ln269_17' <Predicate = true> <Delay = 1.16> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 552 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_16" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 552 'specbramwithbyteenable' 'specbramwithbyteenable_ln269' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 553 [1/1] (1.23ns)   --->   "%store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_16_addr, i32 %shl_ln269_17, i4 %shl_ln269_1" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 553 'store' 'store_ln269' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_20 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_18)   --->   "%trunc_ln268_36 = trunc i32 %lshr_ln268_17" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 554 'trunc' 'trunc_ln268_36' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 555 [1/1] (1.10ns)   --->   "%icmp_ln1695_17 = icmp_sgt  i16 %out_tp1_V_17, i16 0"   --->   Operation 555 'icmp' 'icmp_ln1695_17' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_18)   --->   "%select_ln269_17 = select i1 %icmp_ln1695_17, i15 %trunc_ln268_36, i15 0" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 556 'select' 'select_ln269_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_18)   --->   "%zext_ln269_35 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 557 'zext' 'zext_ln269_35' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_18)   --->   "%zext_ln269_36 = zext i15 %select_ln269_17" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 558 'zext' 'zext_ln269_36' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 559 [1/1] (1.16ns) (out node of the LUT)   --->   "%shl_ln269_18 = shl i32 %zext_ln269_36, i32 %zext_ln269_35" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 559 'shl' 'shl_ln269_18' <Predicate = true> <Delay = 1.16> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 560 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_17" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 560 'specbramwithbyteenable' 'specbramwithbyteenable_ln269' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 561 [1/1] (1.23ns)   --->   "%store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_17_addr, i32 %shl_ln269_18, i4 %shl_ln269_1" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 561 'store' 'store_ln269' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_20 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_19)   --->   "%trunc_ln268_38 = trunc i32 %lshr_ln268_18" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 562 'trunc' 'trunc_ln268_38' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 563 [1/1] (1.10ns)   --->   "%icmp_ln1695_18 = icmp_sgt  i16 %out_tp1_V_18, i16 0"   --->   Operation 563 'icmp' 'icmp_ln1695_18' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_19)   --->   "%select_ln269_18 = select i1 %icmp_ln1695_18, i15 %trunc_ln268_38, i15 0" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 564 'select' 'select_ln269_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_19)   --->   "%zext_ln269_37 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 565 'zext' 'zext_ln269_37' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_19)   --->   "%zext_ln269_38 = zext i15 %select_ln269_18" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 566 'zext' 'zext_ln269_38' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 567 [1/1] (1.16ns) (out node of the LUT)   --->   "%shl_ln269_19 = shl i32 %zext_ln269_38, i32 %zext_ln269_37" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 567 'shl' 'shl_ln269_19' <Predicate = true> <Delay = 1.16> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 568 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_18" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 568 'specbramwithbyteenable' 'specbramwithbyteenable_ln269' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 569 [1/1] (1.23ns)   --->   "%store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_18_addr, i32 %shl_ln269_19, i4 %shl_ln269_1" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 569 'store' 'store_ln269' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_20 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_20)   --->   "%trunc_ln268_40 = trunc i32 %lshr_ln268_19" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 570 'trunc' 'trunc_ln268_40' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 571 [1/1] (1.10ns)   --->   "%icmp_ln1695_19 = icmp_sgt  i16 %out_tp1_V_19, i16 0"   --->   Operation 571 'icmp' 'icmp_ln1695_19' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_20)   --->   "%select_ln269_19 = select i1 %icmp_ln1695_19, i15 %trunc_ln268_40, i15 0" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 572 'select' 'select_ln269_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_20)   --->   "%zext_ln269_39 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 573 'zext' 'zext_ln269_39' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_20)   --->   "%zext_ln269_40 = zext i15 %select_ln269_19" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 574 'zext' 'zext_ln269_40' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 575 [1/1] (1.16ns) (out node of the LUT)   --->   "%shl_ln269_20 = shl i32 %zext_ln269_40, i32 %zext_ln269_39" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 575 'shl' 'shl_ln269_20' <Predicate = true> <Delay = 1.16> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 576 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_19" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 576 'specbramwithbyteenable' 'specbramwithbyteenable_ln269' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 577 [1/1] (1.23ns)   --->   "%store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_19_addr, i32 %shl_ln269_20, i4 %shl_ln269_1" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 577 'store' 'store_ln269' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_20 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_21)   --->   "%trunc_ln268_42 = trunc i32 %lshr_ln268_20" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 578 'trunc' 'trunc_ln268_42' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 579 [1/1] (1.10ns)   --->   "%icmp_ln1695_20 = icmp_sgt  i16 %out_tp1_V_20, i16 0"   --->   Operation 579 'icmp' 'icmp_ln1695_20' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_21)   --->   "%select_ln269_20 = select i1 %icmp_ln1695_20, i15 %trunc_ln268_42, i15 0" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 580 'select' 'select_ln269_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_21)   --->   "%zext_ln269_41 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 581 'zext' 'zext_ln269_41' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_21)   --->   "%zext_ln269_42 = zext i15 %select_ln269_20" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 582 'zext' 'zext_ln269_42' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 583 [1/1] (1.16ns) (out node of the LUT)   --->   "%shl_ln269_21 = shl i32 %zext_ln269_42, i32 %zext_ln269_41" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 583 'shl' 'shl_ln269_21' <Predicate = true> <Delay = 1.16> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 584 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_20" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 584 'specbramwithbyteenable' 'specbramwithbyteenable_ln269' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 585 [1/1] (1.23ns)   --->   "%store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_20_addr, i32 %shl_ln269_21, i4 %shl_ln269_1" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 585 'store' 'store_ln269' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_20 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_22)   --->   "%trunc_ln268_44 = trunc i32 %lshr_ln268_21" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 586 'trunc' 'trunc_ln268_44' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 587 [1/1] (1.10ns)   --->   "%icmp_ln1695_21 = icmp_sgt  i16 %out_tp1_V_21, i16 0"   --->   Operation 587 'icmp' 'icmp_ln1695_21' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_22)   --->   "%select_ln269_21 = select i1 %icmp_ln1695_21, i15 %trunc_ln268_44, i15 0" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 588 'select' 'select_ln269_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_22)   --->   "%zext_ln269_43 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 589 'zext' 'zext_ln269_43' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_22)   --->   "%zext_ln269_44 = zext i15 %select_ln269_21" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 590 'zext' 'zext_ln269_44' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 591 [1/1] (1.16ns) (out node of the LUT)   --->   "%shl_ln269_22 = shl i32 %zext_ln269_44, i32 %zext_ln269_43" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 591 'shl' 'shl_ln269_22' <Predicate = true> <Delay = 1.16> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 592 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_21" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 592 'specbramwithbyteenable' 'specbramwithbyteenable_ln269' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 593 [1/1] (1.23ns)   --->   "%store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_21_addr, i32 %shl_ln269_22, i4 %shl_ln269_1" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 593 'store' 'store_ln269' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_20 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_23)   --->   "%trunc_ln268_46 = trunc i32 %lshr_ln268_22" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 594 'trunc' 'trunc_ln268_46' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 595 [1/1] (1.10ns)   --->   "%icmp_ln1695_22 = icmp_sgt  i16 %out_tp1_V_22, i16 0"   --->   Operation 595 'icmp' 'icmp_ln1695_22' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_23)   --->   "%select_ln269_22 = select i1 %icmp_ln1695_22, i15 %trunc_ln268_46, i15 0" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 596 'select' 'select_ln269_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_23)   --->   "%zext_ln269_45 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 597 'zext' 'zext_ln269_45' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_23)   --->   "%zext_ln269_46 = zext i15 %select_ln269_22" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 598 'zext' 'zext_ln269_46' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 599 [1/1] (1.16ns) (out node of the LUT)   --->   "%shl_ln269_23 = shl i32 %zext_ln269_46, i32 %zext_ln269_45" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 599 'shl' 'shl_ln269_23' <Predicate = true> <Delay = 1.16> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 600 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_22" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 600 'specbramwithbyteenable' 'specbramwithbyteenable_ln269' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 601 [1/1] (1.23ns)   --->   "%store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_22_addr, i32 %shl_ln269_23, i4 %shl_ln269_1" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 601 'store' 'store_ln269' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_20 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_24)   --->   "%trunc_ln268_48 = trunc i32 %lshr_ln268_23" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 602 'trunc' 'trunc_ln268_48' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 603 [1/1] (1.10ns)   --->   "%icmp_ln1695_23 = icmp_sgt  i16 %out_tp1_V_23, i16 0"   --->   Operation 603 'icmp' 'icmp_ln1695_23' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_24)   --->   "%select_ln269_23 = select i1 %icmp_ln1695_23, i15 %trunc_ln268_48, i15 0" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 604 'select' 'select_ln269_23' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_24)   --->   "%zext_ln269_47 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 605 'zext' 'zext_ln269_47' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_24)   --->   "%zext_ln269_48 = zext i15 %select_ln269_23" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 606 'zext' 'zext_ln269_48' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 607 [1/1] (1.16ns) (out node of the LUT)   --->   "%shl_ln269_24 = shl i32 %zext_ln269_48, i32 %zext_ln269_47" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 607 'shl' 'shl_ln269_24' <Predicate = true> <Delay = 1.16> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 608 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_23" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 608 'specbramwithbyteenable' 'specbramwithbyteenable_ln269' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 609 [1/1] (1.23ns)   --->   "%store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_23_addr, i32 %shl_ln269_24, i4 %shl_ln269_1" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 609 'store' 'store_ln269' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_20 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_25)   --->   "%trunc_ln268_50 = trunc i32 %lshr_ln268_24" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 610 'trunc' 'trunc_ln268_50' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 611 [1/1] (1.10ns)   --->   "%icmp_ln1695_24 = icmp_sgt  i16 %out_tp1_V_24, i16 0"   --->   Operation 611 'icmp' 'icmp_ln1695_24' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_25)   --->   "%select_ln269_24 = select i1 %icmp_ln1695_24, i15 %trunc_ln268_50, i15 0" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 612 'select' 'select_ln269_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_25)   --->   "%zext_ln269_49 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 613 'zext' 'zext_ln269_49' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_25)   --->   "%zext_ln269_50 = zext i15 %select_ln269_24" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 614 'zext' 'zext_ln269_50' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 615 [1/1] (1.16ns) (out node of the LUT)   --->   "%shl_ln269_25 = shl i32 %zext_ln269_50, i32 %zext_ln269_49" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 615 'shl' 'shl_ln269_25' <Predicate = true> <Delay = 1.16> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 616 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_24" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 616 'specbramwithbyteenable' 'specbramwithbyteenable_ln269' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 617 [1/1] (1.23ns)   --->   "%store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_24_addr, i32 %shl_ln269_25, i4 %shl_ln269_1" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 617 'store' 'store_ln269' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_20 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_26)   --->   "%trunc_ln268_52 = trunc i32 %lshr_ln268_25" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 618 'trunc' 'trunc_ln268_52' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 619 [1/1] (1.10ns)   --->   "%icmp_ln1695_25 = icmp_sgt  i16 %out_tp1_V_25, i16 0"   --->   Operation 619 'icmp' 'icmp_ln1695_25' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_26)   --->   "%select_ln269_25 = select i1 %icmp_ln1695_25, i15 %trunc_ln268_52, i15 0" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 620 'select' 'select_ln269_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_26)   --->   "%zext_ln269_51 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 621 'zext' 'zext_ln269_51' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_26)   --->   "%zext_ln269_52 = zext i15 %select_ln269_25" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 622 'zext' 'zext_ln269_52' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 623 [1/1] (1.16ns) (out node of the LUT)   --->   "%shl_ln269_26 = shl i32 %zext_ln269_52, i32 %zext_ln269_51" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 623 'shl' 'shl_ln269_26' <Predicate = true> <Delay = 1.16> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 624 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_25" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 624 'specbramwithbyteenable' 'specbramwithbyteenable_ln269' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 625 [1/1] (1.23ns)   --->   "%store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_25_addr, i32 %shl_ln269_26, i4 %shl_ln269_1" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 625 'store' 'store_ln269' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_20 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_27)   --->   "%trunc_ln268_54 = trunc i32 %lshr_ln268_26" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 626 'trunc' 'trunc_ln268_54' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 627 [1/1] (1.10ns)   --->   "%icmp_ln1695_26 = icmp_sgt  i16 %out_tp1_V_26, i16 0"   --->   Operation 627 'icmp' 'icmp_ln1695_26' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_27)   --->   "%select_ln269_26 = select i1 %icmp_ln1695_26, i15 %trunc_ln268_54, i15 0" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 628 'select' 'select_ln269_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_27)   --->   "%zext_ln269_53 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 629 'zext' 'zext_ln269_53' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_27)   --->   "%zext_ln269_54 = zext i15 %select_ln269_26" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 630 'zext' 'zext_ln269_54' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 631 [1/1] (1.16ns) (out node of the LUT)   --->   "%shl_ln269_27 = shl i32 %zext_ln269_54, i32 %zext_ln269_53" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 631 'shl' 'shl_ln269_27' <Predicate = true> <Delay = 1.16> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 632 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_26" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 632 'specbramwithbyteenable' 'specbramwithbyteenable_ln269' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 633 [1/1] (1.23ns)   --->   "%store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_26_addr, i32 %shl_ln269_27, i4 %shl_ln269_1" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 633 'store' 'store_ln269' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_20 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_28)   --->   "%trunc_ln268_56 = trunc i32 %lshr_ln268_27" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 634 'trunc' 'trunc_ln268_56' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 635 [1/1] (1.10ns)   --->   "%icmp_ln1695_27 = icmp_sgt  i16 %out_tp1_V_27, i16 0"   --->   Operation 635 'icmp' 'icmp_ln1695_27' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_28)   --->   "%select_ln269_27 = select i1 %icmp_ln1695_27, i15 %trunc_ln268_56, i15 0" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 636 'select' 'select_ln269_27' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_28)   --->   "%zext_ln269_55 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 637 'zext' 'zext_ln269_55' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_28)   --->   "%zext_ln269_56 = zext i15 %select_ln269_27" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 638 'zext' 'zext_ln269_56' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 639 [1/1] (1.16ns) (out node of the LUT)   --->   "%shl_ln269_28 = shl i32 %zext_ln269_56, i32 %zext_ln269_55" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 639 'shl' 'shl_ln269_28' <Predicate = true> <Delay = 1.16> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 640 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_27" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 640 'specbramwithbyteenable' 'specbramwithbyteenable_ln269' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 641 [1/1] (1.23ns)   --->   "%store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_27_addr, i32 %shl_ln269_28, i4 %shl_ln269_1" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 641 'store' 'store_ln269' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_20 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_29)   --->   "%trunc_ln268_58 = trunc i32 %lshr_ln268_28" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 642 'trunc' 'trunc_ln268_58' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 643 [1/1] (1.10ns)   --->   "%icmp_ln1695_28 = icmp_sgt  i16 %out_tp1_V_28, i16 0"   --->   Operation 643 'icmp' 'icmp_ln1695_28' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_29)   --->   "%select_ln269_28 = select i1 %icmp_ln1695_28, i15 %trunc_ln268_58, i15 0" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 644 'select' 'select_ln269_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_29)   --->   "%zext_ln269_57 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 645 'zext' 'zext_ln269_57' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_29)   --->   "%zext_ln269_58 = zext i15 %select_ln269_28" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 646 'zext' 'zext_ln269_58' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 647 [1/1] (1.16ns) (out node of the LUT)   --->   "%shl_ln269_29 = shl i32 %zext_ln269_58, i32 %zext_ln269_57" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 647 'shl' 'shl_ln269_29' <Predicate = true> <Delay = 1.16> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 648 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_28" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 648 'specbramwithbyteenable' 'specbramwithbyteenable_ln269' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 649 [1/1] (1.23ns)   --->   "%store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_28_addr, i32 %shl_ln269_29, i4 %shl_ln269_1" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 649 'store' 'store_ln269' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_20 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_30)   --->   "%trunc_ln268_60 = trunc i32 %lshr_ln268_29" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 650 'trunc' 'trunc_ln268_60' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 651 [1/1] (1.10ns)   --->   "%icmp_ln1695_29 = icmp_sgt  i16 %out_tp1_V_29, i16 0"   --->   Operation 651 'icmp' 'icmp_ln1695_29' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_30)   --->   "%select_ln269_29 = select i1 %icmp_ln1695_29, i15 %trunc_ln268_60, i15 0" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 652 'select' 'select_ln269_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_30)   --->   "%zext_ln269_59 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 653 'zext' 'zext_ln269_59' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_30)   --->   "%zext_ln269_60 = zext i15 %select_ln269_29" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 654 'zext' 'zext_ln269_60' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 655 [1/1] (1.16ns) (out node of the LUT)   --->   "%shl_ln269_30 = shl i32 %zext_ln269_60, i32 %zext_ln269_59" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 655 'shl' 'shl_ln269_30' <Predicate = true> <Delay = 1.16> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 656 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_29" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 656 'specbramwithbyteenable' 'specbramwithbyteenable_ln269' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 657 [1/1] (1.23ns)   --->   "%store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_29_addr, i32 %shl_ln269_30, i4 %shl_ln269_1" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 657 'store' 'store_ln269' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_20 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_31)   --->   "%trunc_ln268_62 = trunc i32 %lshr_ln268_30" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 658 'trunc' 'trunc_ln268_62' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 659 [1/1] (1.10ns)   --->   "%icmp_ln1695_30 = icmp_sgt  i16 %out_tp1_V_30, i16 0"   --->   Operation 659 'icmp' 'icmp_ln1695_30' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_31)   --->   "%select_ln269_30 = select i1 %icmp_ln1695_30, i15 %trunc_ln268_62, i15 0" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 660 'select' 'select_ln269_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_31)   --->   "%zext_ln269_61 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 661 'zext' 'zext_ln269_61' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_31)   --->   "%zext_ln269_62 = zext i15 %select_ln269_30" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 662 'zext' 'zext_ln269_62' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 663 [1/1] (1.16ns) (out node of the LUT)   --->   "%shl_ln269_31 = shl i32 %zext_ln269_62, i32 %zext_ln269_61" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 663 'shl' 'shl_ln269_31' <Predicate = true> <Delay = 1.16> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 664 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_30" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 664 'specbramwithbyteenable' 'specbramwithbyteenable_ln269' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 665 [1/1] (1.23ns)   --->   "%store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_30_addr, i32 %shl_ln269_31, i4 %shl_ln269_1" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 665 'store' 'store_ln269' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_20 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_32)   --->   "%trunc_ln268_64 = trunc i32 %lshr_ln268_31" [Conv_Tile129/Conv_core.cpp:268]   --->   Operation 666 'trunc' 'trunc_ln268_64' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 667 [1/1] (1.10ns)   --->   "%icmp_ln1695_31 = icmp_sgt  i16 %out_tp1_V_31, i16 0"   --->   Operation 667 'icmp' 'icmp_ln1695_31' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_32)   --->   "%select_ln269_31 = select i1 %icmp_ln1695_31, i15 %trunc_ln268_64, i15 0" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 668 'select' 'select_ln269_31' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_32)   --->   "%zext_ln269_63 = zext i5 %shl_ln268" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 669 'zext' 'zext_ln269_63' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node shl_ln269_32)   --->   "%zext_ln269_64 = zext i15 %select_ln269_31" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 670 'zext' 'zext_ln269_64' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 671 [1/1] (1.16ns) (out node of the LUT)   --->   "%shl_ln269_32 = shl i32 %zext_ln269_64, i32 %zext_ln269_63" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 671 'shl' 'shl_ln269_32' <Predicate = true> <Delay = 1.16> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 672 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_31" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 672 'specbramwithbyteenable' 'specbramwithbyteenable_ln269' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 673 [1/1] (1.23ns)   --->   "%store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_31_addr, i32 %shl_ln269_32, i4 %shl_ln269_1" [Conv_Tile129/Conv_core.cpp:269]   --->   Operation 673 'store' 'store_ln269' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 392> <RAM>
ST_20 : Operation 674 [1/1] (0.78ns)   --->   "%Out_Tc_tp = add i5 %select_ln261, i5 1" [Conv_Tile129/Conv_core.cpp:263]   --->   Operation 674 'add' 'Out_Tc_tp' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 675 [1/1] (0.78ns)   --->   "%add_ln261_1 = add i10 %indvar_flatten594, i10 1" [Conv_Tile129/Conv_core.cpp:261]   --->   Operation 675 'add' 'add_ln261_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 676 [1/1] (0.75ns)   --->   "%icmp_ln263 = icmp_eq  i5 %Out_Tc_tp, i5 28" [Conv_Tile129/Conv_core.cpp:263]   --->   Operation 676 'icmp' 'icmp_ln263' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 677 [1/1] (0.91ns)   --->   "%icmp_ln261 = icmp_eq  i10 %indvar_flatten594, i10 783" [Conv_Tile129/Conv_core.cpp:261]   --->   Operation 677 'icmp' 'icmp_ln261' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 678 [1/1] (0.00ns)   --->   "%br_ln261 = br i1 %icmp_ln261, void %for.inc51, void %Out_Tr.loopexit" [Conv_Tile129/Conv_core.cpp:261]   --->   Operation 678 'br' 'br_ln261' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 3.42>
ST_21 : Operation 679 [1/1] (0.00ns)   --->   "%br_ln0 = br void %Out_Tr"   --->   Operation 679 'br' 'br_ln0' <Predicate = (!icmp_ln259)> <Delay = 0.00>
ST_21 : Operation 680 [1/1] (0.00ns)   --->   "%Tm_Tp = alloca i32 1"   --->   Operation 680 'alloca' 'Tm_Tp' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 681 [1/1] (0.00ns)   --->   "%Out_Tr_tp = alloca i32 1"   --->   Operation 681 'alloca' 'Out_Tr_tp' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 682 [1/1] (0.00ns)   --->   "%indvar_flatten9 = alloca i32 1"   --->   Operation 682 'alloca' 'indvar_flatten9' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 683 [1/1] (0.00ns)   --->   "%sext_ln278 = sext i32 %select_ln254" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 683 'sext' 'sext_ln278' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 684 [1/1] (0.00ns)   --->   "%sext_ln278_3 = sext i32 %Hout_read" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 684 'sext' 'sext_ln278_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 685 [1/1] (3.42ns)   --->   "%mul_ln278 = mul i63 %sext_ln278, i63 %sext_ln278_3" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 685 'mul' 'mul_ln278' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 686 [1/1] (0.42ns)   --->   "%store_ln278 = store i64 0, i64 %indvar_flatten9" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 686 'store' 'store_ln278' <Predicate = true> <Delay = 0.42>
ST_21 : Operation 687 [1/1] (0.42ns)   --->   "%store_ln278 = store i5 0, i5 %Out_Tr_tp" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 687 'store' 'store_ln278' <Predicate = true> <Delay = 0.42>
ST_21 : Operation 688 [1/1] (0.42ns)   --->   "%store_ln278 = store i32 0, i32 %Tm_Tp" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 688 'store' 'store_ln278' <Predicate = true> <Delay = 0.42>

State 22 <SV = 21> <Delay = 3.25>
ST_22 : Operation 689 [1/1] (0.00ns)   --->   "%sext_ln278_2 = sext i32 %Hout_read" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 689 'sext' 'sext_ln278_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 690 [1/1] (0.00ns)   --->   "%sext_ln278_8 = sext i32 %select_ln252" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 690 'sext' 'sext_ln278_8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 691 [1/1] (0.00ns)   --->   "%sext_ln278_9 = sext i32 %select_ln252" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 691 'sext' 'sext_ln278_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 692 [1/1] (1.08ns)   --->   "%add_ln278 = add i63 %mul_ln278, i63 %sext_ln278_9" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 692 'add' 'add_ln278' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 693 [1/1] (1.08ns)   --->   "%add_ln278_1 = add i63 %mul_ln278, i63 %sext_ln278_3" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 693 'add' 'add_ln278_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 694 [1/1] (1.08ns)   --->   "%add_ln278_2 = add i63 %add_ln278_1, i63 %sext_ln278_9" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 694 'add' 'add_ln278_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 695 [1/1] (1.08ns)   --->   "%add_ln278_3 = add i63 %add_ln278_1, i63 %sext_ln278_3" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 695 'add' 'add_ln278_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 696 [1/1] (1.08ns)   --->   "%add_ln278_4 = add i63 %add_ln278_3, i63 %sext_ln278_9" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 696 'add' 'add_ln278_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 697 [1/1] (1.01ns)   --->   "%add_ln278_5 = add i33 %sext_ln278_8, i33 %sext_ln278_2" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 697 'add' 'add_ln278_5' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 698 [1/1] (0.00ns)   --->   "%sext_ln278_10 = sext i33 %add_ln278_5" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 698 'sext' 'sext_ln278_10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 699 [1/1] (1.08ns)   --->   "%add_ln278_6 = add i63 %sext_ln278_10, i63 %add_ln278_3" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 699 'add' 'add_ln278_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.41>
ST_23 : Operation 700 [1/1] (0.00ns)   --->   "%sext_ln278_6 = sext i14 %Wout_read" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 700 'sext' 'sext_ln278_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 701 [3/3] (3.41ns)   --->   "%mul_ln278_1 = mul i63 %add_ln278, i63 %sext_ln278_6" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 701 'mul' 'mul_ln278_1' <Predicate = true> <Delay = 3.41> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 702 [3/3] (3.41ns)   --->   "%mul_ln278_2 = mul i63 %add_ln278_2, i63 %sext_ln278_6" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 702 'mul' 'mul_ln278_2' <Predicate = true> <Delay = 3.41> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 703 [3/3] (3.41ns)   --->   "%mul_ln278_3 = mul i63 %add_ln278_4, i63 %sext_ln278_6" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 703 'mul' 'mul_ln278_3' <Predicate = true> <Delay = 3.41> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 704 [3/3] (3.41ns)   --->   "%mul_ln278_4 = mul i63 %add_ln278_6, i63 %sext_ln278_6" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 704 'mul' 'mul_ln278_4' <Predicate = true> <Delay = 3.41> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.41>
ST_24 : Operation 705 [2/3] (3.41ns)   --->   "%mul_ln278_1 = mul i63 %add_ln278, i63 %sext_ln278_6" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 705 'mul' 'mul_ln278_1' <Predicate = true> <Delay = 3.41> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 706 [2/3] (3.41ns)   --->   "%mul_ln278_2 = mul i63 %add_ln278_2, i63 %sext_ln278_6" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 706 'mul' 'mul_ln278_2' <Predicate = true> <Delay = 3.41> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 707 [2/3] (3.41ns)   --->   "%mul_ln278_3 = mul i63 %add_ln278_4, i63 %sext_ln278_6" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 707 'mul' 'mul_ln278_3' <Predicate = true> <Delay = 3.41> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 708 [2/3] (3.41ns)   --->   "%mul_ln278_4 = mul i63 %add_ln278_6, i63 %sext_ln278_6" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 708 'mul' 'mul_ln278_4' <Predicate = true> <Delay = 3.41> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.42>
ST_25 : Operation 709 [1/1] (0.99ns)   --->   "%empty = icmp_eq  i31 %Out_Tc_Min, i31 0" [Conv_Tile129/Conv_core.cpp:253]   --->   Operation 709 'icmp' 'empty' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 710 [1/1] (0.00ns)   --->   "%sext_ln278_1 = sext i32 %Hout_read" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 710 'sext' 'sext_ln278_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 711 [1/1] (0.00ns)   --->   "%sext_ln278_4 = sext i14 %Wout_read" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 711 'sext' 'sext_ln278_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 712 [1/1] (0.00ns)   --->   "%sext_ln278_5 = sext i14 %Wout_read" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 712 'sext' 'sext_ln278_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 713 [1/1] (0.00ns)   --->   "%sext_ln278_7 = sext i32 %select_ln253" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 713 'sext' 'sext_ln278_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 714 [1/3] (3.41ns)   --->   "%mul_ln278_1 = mul i63 %add_ln278, i63 %sext_ln278_6" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 714 'mul' 'mul_ln278_1' <Predicate = true> <Delay = 3.41> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 715 [1/3] (3.41ns)   --->   "%mul_ln278_2 = mul i63 %add_ln278_2, i63 %sext_ln278_6" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 715 'mul' 'mul_ln278_2' <Predicate = true> <Delay = 3.41> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 716 [1/3] (3.41ns)   --->   "%mul_ln278_3 = mul i63 %add_ln278_4, i63 %sext_ln278_6" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 716 'mul' 'mul_ln278_3' <Predicate = true> <Delay = 3.41> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 717 [1/3] (3.41ns)   --->   "%mul_ln278_4 = mul i63 %add_ln278_6, i63 %sext_ln278_6" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 717 'mul' 'mul_ln278_4' <Predicate = true> <Delay = 3.41> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 718 [1/1] (0.00ns)   --->   "%Out_Tc_Min_cast27 = sext i31 %Out_Tc_Min" [Conv_Tile129/Conv_core.cpp:253]   --->   Operation 718 'sext' 'Out_Tc_Min_cast27' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 719 [1/1] (3.42ns)   --->   "%mul_ln283 = mul i46 %sext_ln278_1, i46 %sext_ln278_4" [Conv_Tile129/Conv_core.cpp:283]   --->   Operation 719 'mul' 'mul_ln283' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 720 [1/1] (0.00ns)   --->   "%sext_ln283 = sext i46 %mul_ln283" [Conv_Tile129/Conv_core.cpp:283]   --->   Operation 720 'sext' 'sext_ln283' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 721 [1/1] (0.00ns)   --->   "%cast2 = zext i32 %Out_Tr_Min" [Conv_Tile129/Conv_core.cpp:252]   --->   Operation 721 'zext' 'cast2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 722 [1/1] (0.00ns)   --->   "%cast3 = zext i32 %result_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 722 'zext' 'cast3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 723 [1/1] (3.42ns)   --->   "%bound4 = mul i64 %cast2, i64 %cast3" [Conv_Tile129/Conv_core.cpp:252]   --->   Operation 723 'mul' 'bound4' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 724 [1/1] (0.00ns)   --->   "%br_ln278 = br void %for.body65" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 724 'br' 'br_ln278' <Predicate = true> <Delay = 0.00>

State 26 <SV = 25> <Delay = 2.40>
ST_26 : Operation 725 [1/1] (0.00ns)   --->   "%indvar_flatten9_load = load i64 %indvar_flatten9" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 725 'load' 'indvar_flatten9_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 726 [1/1] (1.13ns)   --->   "%icmp_ln278 = icmp_eq  i64 %indvar_flatten9_load, i64 %bound4" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 726 'icmp' 'icmp_ln278' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 727 [1/1] (1.08ns)   --->   "%add_ln278_13 = add i64 %indvar_flatten9_load, i64 1" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 727 'add' 'add_ln278_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 728 [1/1] (0.00ns)   --->   "%br_ln278 = br i1 %icmp_ln278, void %for.inc197.loopexit, void %for.end199.loopexit" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 728 'br' 'br_ln278' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 729 [1/1] (0.00ns)   --->   "%Tm_Tp_load = load i32 %Tm_Tp" [Conv_Tile129/Conv_core.cpp:281]   --->   Operation 729 'load' 'Tm_Tp_load' <Predicate = (!icmp_ln278)> <Delay = 0.00>
ST_26 : Operation 730 [1/1] (0.00ns)   --->   "%Out_Tr_tp_load = load i5 %Out_Tr_tp" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 730 'load' 'Out_Tr_tp_load' <Predicate = (!icmp_ln278)> <Delay = 0.00>
ST_26 : Operation 731 [1/1] (0.78ns)   --->   "%add_ln278_7 = add i5 %Out_Tr_tp_load, i5 1" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 731 'add' 'add_ln278_7' <Predicate = (!icmp_ln278)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 732 [1/1] (0.99ns)   --->   "%icmp_ln281 = icmp_eq  i32 %Tm_Tp_load, i32 %result_V" [Conv_Tile129/Conv_core.cpp:281]   --->   Operation 732 'icmp' 'icmp_ln281' <Predicate = (!icmp_ln278)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 733 [1/1] (0.44ns)   --->   "%select_ln278 = select i1 %icmp_ln281, i32 0, i32 %Tm_Tp_load" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 733 'select' 'select_ln278' <Predicate = (!icmp_ln278)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 734 [1/1] (0.41ns)   --->   "%select_ln278_1 = select i1 %icmp_ln281, i5 %add_ln278_7, i5 %Out_Tr_tp_load" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 734 'select' 'select_ln278_1' <Predicate = (!icmp_ln278)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 735 [1/1] (0.00ns)   --->   "%zext_ln278 = zext i5 %select_ln278_1" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 735 'zext' 'zext_ln278' <Predicate = (!icmp_ln278)> <Delay = 0.00>
ST_26 : Operation 736 [3/3] (0.99ns) (grouped into DSP with root node add_ln278_8)   --->   "%mul_ln278_5 = mul i19 %zext_ln278, i19 %sext_ln278_5" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 736 'mul' 'mul_ln278_5' <Predicate = (!icmp_ln278)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 737 [1/1] (0.00ns)   --->   "%ret_ln340 = ret" [Conv_Tile129/Conv_core.cpp:340]   --->   Operation 737 'ret' 'ret_ln340' <Predicate = (icmp_ln278)> <Delay = 0.00>

State 27 <SV = 26> <Delay = 3.01>
ST_27 : Operation 738 [2/3] (0.99ns) (grouped into DSP with root node add_ln278_8)   --->   "%mul_ln278_5 = mul i19 %zext_ln278, i19 %sext_ln278_5" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 738 'mul' 'mul_ln278_5' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 739 [1/1] (0.00ns)   --->   "%zext_ln281 = zext i32 %select_ln278" [Conv_Tile129/Conv_core.cpp:281]   --->   Operation 739 'zext' 'zext_ln281' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 740 [2/2] (3.01ns)   --->   "%mul_ln283_1 = mul i61 %sext_ln283, i61 %zext_ln281" [Conv_Tile129/Conv_core.cpp:283]   --->   Operation 740 'mul' 'mul_ln283_1' <Predicate = true> <Delay = 3.01> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.01> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.01>
ST_28 : Operation 741 [1/3] (0.00ns) (grouped into DSP with root node add_ln278_8)   --->   "%mul_ln278_5 = mul i19 %zext_ln278, i19 %sext_ln278_5" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 741 'mul' 'mul_ln278_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 742 [1/1] (0.00ns) (grouped into DSP with root node add_ln278_8)   --->   "%sext_ln278_11 = sext i19 %mul_ln278_5" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 742 'sext' 'sext_ln278_11' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 743 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln278_8 = add i33 %sext_ln278_11, i33 %sext_ln278_7" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 743 'add' 'add_ln278_8' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 744 [1/2] (3.01ns)   --->   "%mul_ln283_1 = mul i61 %sext_ln283, i61 %zext_ln281" [Conv_Tile129/Conv_core.cpp:283]   --->   Operation 744 'mul' 'mul_ln283_1' <Predicate = true> <Delay = 3.01> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.01> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.54>
ST_29 : Operation 745 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln278_8 = add i33 %sext_ln278_11, i33 %sext_ln278_7" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 745 'add' 'add_ln278_8' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 746 [1/1] (0.00ns)   --->   "%sext_ln278_12 = sext i33 %add_ln278_8" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 746 'sext' 'sext_ln278_12' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 747 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln278_9 = add i63 %sext_ln278_12, i63 %mul_ln278_4" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 747 'add' 'add_ln278_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 748 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln278_10 = add i63 %sext_ln278_12, i63 %mul_ln278_3" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 748 'add' 'add_ln278_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 749 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln278_11 = add i63 %sext_ln278_12, i63 %mul_ln278_2" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 749 'add' 'add_ln278_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 750 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln278_12 = add i63 %sext_ln278_12, i63 %mul_ln278_1" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 750 'add' 'add_ln278_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 751 [1/1] (0.00ns)   --->   "%shl_ln283_1 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i61.i2, i61 %mul_ln283_1, i2 0" [Conv_Tile129/Conv_core.cpp:283]   --->   Operation 751 'bitconcatenate' 'shl_ln283_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 752 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln283 = add i63 %add_ln278_9, i63 %shl_ln283_1" [Conv_Tile129/Conv_core.cpp:283]   --->   Operation 752 'add' 'add_ln283' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 753 [1/1] (0.00ns)   --->   "%shl_ln283_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %add_ln283, i1 0" [Conv_Tile129/Conv_core.cpp:283]   --->   Operation 753 'bitconcatenate' 'shl_ln283_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 754 [1/1] (1.08ns)   --->   "%add_ln283_1 = add i64 %shl_ln283_2, i64 %feature_out4_read" [Conv_Tile129/Conv_core.cpp:283]   --->   Operation 754 'add' 'add_ln283_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 755 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln283_2 = add i63 %add_ln278_10, i63 %shl_ln283_1" [Conv_Tile129/Conv_core.cpp:283]   --->   Operation 755 'add' 'add_ln283_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 756 [1/1] (0.00ns)   --->   "%shl_ln283_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %add_ln283_2, i1 0" [Conv_Tile129/Conv_core.cpp:283]   --->   Operation 756 'bitconcatenate' 'shl_ln283_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 757 [1/1] (1.08ns)   --->   "%add_ln283_3 = add i64 %shl_ln283_3, i64 %feature_out3_read" [Conv_Tile129/Conv_core.cpp:283]   --->   Operation 757 'add' 'add_ln283_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 758 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln283_4 = add i63 %add_ln278_11, i63 %shl_ln283_1" [Conv_Tile129/Conv_core.cpp:283]   --->   Operation 758 'add' 'add_ln283_4' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 759 [1/1] (0.00ns)   --->   "%shl_ln283_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %add_ln283_4, i1 0" [Conv_Tile129/Conv_core.cpp:283]   --->   Operation 759 'bitconcatenate' 'shl_ln283_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 760 [1/1] (1.08ns)   --->   "%add_ln283_5 = add i64 %shl_ln283_4, i64 %feature_out2_read" [Conv_Tile129/Conv_core.cpp:283]   --->   Operation 760 'add' 'add_ln283_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 761 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln283_6 = add i63 %add_ln278_12, i63 %shl_ln283_1" [Conv_Tile129/Conv_core.cpp:283]   --->   Operation 761 'add' 'add_ln283_6' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 762 [1/1] (0.00ns)   --->   "%shl_ln283_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %add_ln283_6, i1 0" [Conv_Tile129/Conv_core.cpp:283]   --->   Operation 762 'bitconcatenate' 'shl_ln283_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 763 [1/1] (1.08ns)   --->   "%add_ln283_7 = add i64 %shl_ln283_5, i64 %feature_out1_read" [Conv_Tile129/Conv_core.cpp:283]   --->   Operation 763 'add' 'add_ln283_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.50>
ST_30 : Operation 764 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Out_Tr_Out_Tm_str"   --->   Operation 764 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 765 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 896, i64 224"   --->   Operation 765 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 766 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %select_ln278_1, i4 0" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 766 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 767 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %select_ln278_1, i1 0" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 767 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 768 [1/1] (0.00ns)   --->   "%tmp_113_cast = zext i6 %tmp_12" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 768 'zext' 'tmp_113_cast' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 769 [1/1] (0.77ns)   --->   "%empty_388 = sub i9 %tmp_11, i9 %tmp_113_cast" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 769 'sub' 'empty_388' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 770 [1/1] (0.00ns)   --->   "%specloopname_ln281 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [Conv_Tile129/Conv_core.cpp:281]   --->   Operation 770 'specloopname' 'specloopname_ln281' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 771 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %select_ln278, i2 0" [Conv_Tile129/Conv_core.cpp:283]   --->   Operation 771 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 772 [1/1] (0.00ns)   --->   "%br_ln296 = br i1 %empty, void %loop-memcpy-expansion120.preheader, void %for.inc194" [Conv_Tile129/Conv_core.cpp:296]   --->   Operation 772 'br' 'br_ln296' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 773 [1/1] (0.00ns)   --->   "%p_cast8 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln283_7, i32 1, i32 63" [Conv_Tile129/Conv_core.cpp:283]   --->   Operation 773 'partselect' 'p_cast8' <Predicate = (!empty)> <Delay = 0.00>
ST_30 : Operation 774 [1/1] (0.00ns)   --->   "%p_cast8_cast = sext i63 %p_cast8" [Conv_Tile129/Conv_core.cpp:283]   --->   Operation 774 'sext' 'p_cast8_cast' <Predicate = (!empty)> <Delay = 0.00>
ST_30 : Operation 775 [1/1] (0.00ns)   --->   "%OUT1_addr = getelementptr i16 %OUT1, i64 %p_cast8_cast" [Conv_Tile129/Conv_core.cpp:283]   --->   Operation 775 'getelementptr' 'OUT1_addr' <Predicate = (!empty)> <Delay = 0.00>
ST_30 : Operation 776 [1/1] (3.50ns)   --->   "%empty_378 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %OUT1_addr, i32 %Out_Tc_Min_cast27" [Conv_Tile129/Conv_core.cpp:283]   --->   Operation 776 'writereq' 'empty_378' <Predicate = (!empty)> <Delay = 3.50> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 777 [1/1] (0.00ns)   --->   "%p_cast = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln283_5, i32 1, i32 63" [Conv_Tile129/Conv_core.cpp:283]   --->   Operation 777 'partselect' 'p_cast' <Predicate = (!empty)> <Delay = 0.00>
ST_30 : Operation 778 [1/1] (0.00ns)   --->   "%p_cast13_cast = sext i63 %p_cast" [Conv_Tile129/Conv_core.cpp:283]   --->   Operation 778 'sext' 'p_cast13_cast' <Predicate = (!empty)> <Delay = 0.00>
ST_30 : Operation 779 [1/1] (0.00ns)   --->   "%OUT2_addr = getelementptr i16 %OUT2, i64 %p_cast13_cast" [Conv_Tile129/Conv_core.cpp:283]   --->   Operation 779 'getelementptr' 'OUT2_addr' <Predicate = (!empty)> <Delay = 0.00>
ST_30 : Operation 780 [1/1] (3.50ns)   --->   "%empty_380 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %OUT2_addr, i32 %Out_Tc_Min_cast27" [Conv_Tile129/Conv_core.cpp:283]   --->   Operation 780 'writereq' 'empty_380' <Predicate = (!empty)> <Delay = 3.50> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 781 [1/1] (0.00ns)   --->   "%p_cast1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln283_3, i32 1, i32 63" [Conv_Tile129/Conv_core.cpp:283]   --->   Operation 781 'partselect' 'p_cast1' <Predicate = (!empty)> <Delay = 0.00>
ST_30 : Operation 782 [1/1] (0.00ns)   --->   "%p_cast15_cast = sext i63 %p_cast1" [Conv_Tile129/Conv_core.cpp:283]   --->   Operation 782 'sext' 'p_cast15_cast' <Predicate = (!empty)> <Delay = 0.00>
ST_30 : Operation 783 [1/1] (0.00ns)   --->   "%OUT3_addr = getelementptr i16 %OUT3, i64 %p_cast15_cast" [Conv_Tile129/Conv_core.cpp:283]   --->   Operation 783 'getelementptr' 'OUT3_addr' <Predicate = (!empty)> <Delay = 0.00>
ST_30 : Operation 784 [1/1] (3.50ns)   --->   "%empty_382 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %OUT3_addr, i32 %Out_Tc_Min_cast27" [Conv_Tile129/Conv_core.cpp:283]   --->   Operation 784 'writereq' 'empty_382' <Predicate = (!empty)> <Delay = 3.50> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 785 [1/1] (0.00ns)   --->   "%p_cast2 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln283_1, i32 1, i32 63" [Conv_Tile129/Conv_core.cpp:283]   --->   Operation 785 'partselect' 'p_cast2' <Predicate = (!empty)> <Delay = 0.00>
ST_30 : Operation 786 [1/1] (0.00ns)   --->   "%p_cast19_cast = sext i63 %p_cast2" [Conv_Tile129/Conv_core.cpp:283]   --->   Operation 786 'sext' 'p_cast19_cast' <Predicate = (!empty)> <Delay = 0.00>
ST_30 : Operation 787 [1/1] (0.00ns)   --->   "%OUT4_addr = getelementptr i16 %OUT4, i64 %p_cast19_cast" [Conv_Tile129/Conv_core.cpp:283]   --->   Operation 787 'getelementptr' 'OUT4_addr' <Predicate = (!empty)> <Delay = 0.00>
ST_30 : Operation 788 [1/1] (3.50ns)   --->   "%empty_384 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %OUT4_addr, i32 %Out_Tc_Min_cast27" [Conv_Tile129/Conv_core.cpp:283]   --->   Operation 788 'writereq' 'empty_384' <Predicate = (!empty)> <Delay = 3.50> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 0.00>
ST_31 : Operation 789 [2/2] (0.00ns)   --->   "%call_ln283 = call void @Write_Output_F_Pipeline_1, i16 %OUT1, i63 %p_cast8, i9 %empty_388, i32 %output_buffer_0, i32 %output_buffer_4, i32 %output_buffer_8, i32 %output_buffer_12, i32 %output_buffer_16, i32 %output_buffer_20, i32 %output_buffer_24, i32 %output_buffer_28, i34 %shl_ln3, i31 %Out_Tc_Min" [Conv_Tile129/Conv_core.cpp:283]   --->   Operation 789 'call' 'call_ln283' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 790 [2/2] (0.00ns)   --->   "%call_ln283 = call void @Write_Output_F_Pipeline_2, i16 %OUT2, i63 %p_cast, i9 %empty_388, i32 %output_buffer_1, i32 %output_buffer_5, i32 %output_buffer_9, i32 %output_buffer_13, i32 %output_buffer_17, i32 %output_buffer_21, i32 %output_buffer_25, i32 %output_buffer_29, i34 %shl_ln3, i31 %Out_Tc_Min" [Conv_Tile129/Conv_core.cpp:283]   --->   Operation 790 'call' 'call_ln283' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 791 [2/2] (0.00ns)   --->   "%call_ln283 = call void @Write_Output_F_Pipeline_3, i16 %OUT3, i63 %p_cast1, i9 %empty_388, i32 %output_buffer_2, i32 %output_buffer_6, i32 %output_buffer_10, i32 %output_buffer_14, i32 %output_buffer_18, i32 %output_buffer_22, i32 %output_buffer_26, i32 %output_buffer_30, i34 %shl_ln3, i31 %Out_Tc_Min" [Conv_Tile129/Conv_core.cpp:283]   --->   Operation 791 'call' 'call_ln283' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 792 [2/2] (0.00ns)   --->   "%call_ln283 = call void @Write_Output_F_Pipeline_4, i16 %OUT4, i63 %p_cast2, i9 %empty_388, i32 %output_buffer_3, i32 %output_buffer_7, i32 %output_buffer_11, i32 %output_buffer_15, i32 %output_buffer_19, i32 %output_buffer_23, i32 %output_buffer_27, i32 %output_buffer_31, i34 %shl_ln3, i31 %Out_Tc_Min" [Conv_Tile129/Conv_core.cpp:283]   --->   Operation 792 'call' 'call_ln283' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 793 [1/2] (0.00ns)   --->   "%call_ln283 = call void @Write_Output_F_Pipeline_1, i16 %OUT1, i63 %p_cast8, i9 %empty_388, i32 %output_buffer_0, i32 %output_buffer_4, i32 %output_buffer_8, i32 %output_buffer_12, i32 %output_buffer_16, i32 %output_buffer_20, i32 %output_buffer_24, i32 %output_buffer_28, i34 %shl_ln3, i31 %Out_Tc_Min" [Conv_Tile129/Conv_core.cpp:283]   --->   Operation 793 'call' 'call_ln283' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 794 [1/2] (0.00ns)   --->   "%call_ln283 = call void @Write_Output_F_Pipeline_2, i16 %OUT2, i63 %p_cast, i9 %empty_388, i32 %output_buffer_1, i32 %output_buffer_5, i32 %output_buffer_9, i32 %output_buffer_13, i32 %output_buffer_17, i32 %output_buffer_21, i32 %output_buffer_25, i32 %output_buffer_29, i34 %shl_ln3, i31 %Out_Tc_Min" [Conv_Tile129/Conv_core.cpp:283]   --->   Operation 794 'call' 'call_ln283' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 795 [1/2] (0.00ns)   --->   "%call_ln283 = call void @Write_Output_F_Pipeline_3, i16 %OUT3, i63 %p_cast1, i9 %empty_388, i32 %output_buffer_2, i32 %output_buffer_6, i32 %output_buffer_10, i32 %output_buffer_14, i32 %output_buffer_18, i32 %output_buffer_22, i32 %output_buffer_26, i32 %output_buffer_30, i34 %shl_ln3, i31 %Out_Tc_Min" [Conv_Tile129/Conv_core.cpp:283]   --->   Operation 795 'call' 'call_ln283' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 796 [1/2] (0.00ns)   --->   "%call_ln283 = call void @Write_Output_F_Pipeline_4, i16 %OUT4, i63 %p_cast2, i9 %empty_388, i32 %output_buffer_3, i32 %output_buffer_7, i32 %output_buffer_11, i32 %output_buffer_15, i32 %output_buffer_19, i32 %output_buffer_23, i32 %output_buffer_27, i32 %output_buffer_31, i34 %shl_ln3, i31 %Out_Tc_Min" [Conv_Tile129/Conv_core.cpp:283]   --->   Operation 796 'call' 'call_ln283' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 3.50>
ST_33 : Operation 797 [5/5] (3.50ns)   --->   "%empty_379 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %OUT1_addr" [Conv_Tile129/Conv_core.cpp:283]   --->   Operation 797 'writeresp' 'empty_379' <Predicate = true> <Delay = 3.50> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 798 [5/5] (3.50ns)   --->   "%empty_381 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %OUT2_addr" [Conv_Tile129/Conv_core.cpp:283]   --->   Operation 798 'writeresp' 'empty_381' <Predicate = true> <Delay = 3.50> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 799 [5/5] (3.50ns)   --->   "%empty_383 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %OUT3_addr" [Conv_Tile129/Conv_core.cpp:283]   --->   Operation 799 'writeresp' 'empty_383' <Predicate = true> <Delay = 3.50> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 800 [5/5] (3.50ns)   --->   "%empty_385 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %OUT4_addr" [Conv_Tile129/Conv_core.cpp:301]   --->   Operation 800 'writeresp' 'empty_385' <Predicate = true> <Delay = 3.50> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 801 [1/1] (0.00ns)   --->   "%empty_386 = trunc i32 %select_ln278" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 801 'trunc' 'empty_386' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 802 [1/1] (0.12ns)   --->   "%empty_387 = xor i3 %empty_386, i3 4" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 802 'xor' 'empty_387' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 803 [2/2] (0.00ns)   --->   "%call_ln278 = call void @Write_Output_F_Pipeline_5, i9 %empty_388, i32 %output_buffer_0, i32 %output_buffer_4, i32 %output_buffer_8, i32 %output_buffer_12, i32 %output_buffer_16, i32 %output_buffer_20, i32 %output_buffer_24, i32 %output_buffer_28, i3 %empty_387, i31 %Out_Tc_Min" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 803 'call' 'call_ln278' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 804 [2/2] (0.00ns)   --->   "%call_ln278 = call void @Write_Output_F_Pipeline_6, i9 %empty_388, i32 %output_buffer_1, i32 %output_buffer_5, i32 %output_buffer_9, i32 %output_buffer_13, i32 %output_buffer_17, i32 %output_buffer_21, i32 %output_buffer_25, i32 %output_buffer_29, i3 %empty_387, i31 %Out_Tc_Min" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 804 'call' 'call_ln278' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 805 [2/2] (0.00ns)   --->   "%call_ln278 = call void @Write_Output_F_Pipeline_7, i9 %empty_388, i32 %output_buffer_2, i32 %output_buffer_6, i32 %output_buffer_10, i32 %output_buffer_14, i32 %output_buffer_18, i32 %output_buffer_22, i32 %output_buffer_26, i32 %output_buffer_30, i3 %empty_387, i31 %Out_Tc_Min" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 805 'call' 'call_ln278' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 806 [2/2] (0.00ns)   --->   "%call_ln278 = call void @Write_Output_F_Pipeline_8, i9 %empty_388, i32 %output_buffer_3, i32 %output_buffer_7, i32 %output_buffer_11, i32 %output_buffer_15, i32 %output_buffer_19, i32 %output_buffer_23, i32 %output_buffer_27, i32 %output_buffer_31, i3 %empty_387, i31 %Out_Tc_Min" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 806 'call' 'call_ln278' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 3.50>
ST_34 : Operation 807 [4/5] (3.50ns)   --->   "%empty_379 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %OUT1_addr" [Conv_Tile129/Conv_core.cpp:283]   --->   Operation 807 'writeresp' 'empty_379' <Predicate = true> <Delay = 3.50> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 808 [4/5] (3.50ns)   --->   "%empty_381 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %OUT2_addr" [Conv_Tile129/Conv_core.cpp:283]   --->   Operation 808 'writeresp' 'empty_381' <Predicate = true> <Delay = 3.50> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 809 [4/5] (3.50ns)   --->   "%empty_383 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %OUT3_addr" [Conv_Tile129/Conv_core.cpp:283]   --->   Operation 809 'writeresp' 'empty_383' <Predicate = true> <Delay = 3.50> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 810 [4/5] (3.50ns)   --->   "%empty_385 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %OUT4_addr" [Conv_Tile129/Conv_core.cpp:301]   --->   Operation 810 'writeresp' 'empty_385' <Predicate = true> <Delay = 3.50> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 811 [1/2] (0.00ns)   --->   "%call_ln278 = call void @Write_Output_F_Pipeline_5, i9 %empty_388, i32 %output_buffer_0, i32 %output_buffer_4, i32 %output_buffer_8, i32 %output_buffer_12, i32 %output_buffer_16, i32 %output_buffer_20, i32 %output_buffer_24, i32 %output_buffer_28, i3 %empty_387, i31 %Out_Tc_Min" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 811 'call' 'call_ln278' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 812 [1/2] (0.00ns)   --->   "%call_ln278 = call void @Write_Output_F_Pipeline_6, i9 %empty_388, i32 %output_buffer_1, i32 %output_buffer_5, i32 %output_buffer_9, i32 %output_buffer_13, i32 %output_buffer_17, i32 %output_buffer_21, i32 %output_buffer_25, i32 %output_buffer_29, i3 %empty_387, i31 %Out_Tc_Min" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 812 'call' 'call_ln278' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 813 [1/2] (0.00ns)   --->   "%call_ln278 = call void @Write_Output_F_Pipeline_7, i9 %empty_388, i32 %output_buffer_2, i32 %output_buffer_6, i32 %output_buffer_10, i32 %output_buffer_14, i32 %output_buffer_18, i32 %output_buffer_22, i32 %output_buffer_26, i32 %output_buffer_30, i3 %empty_387, i31 %Out_Tc_Min" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 813 'call' 'call_ln278' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 814 [1/2] (0.00ns)   --->   "%call_ln278 = call void @Write_Output_F_Pipeline_8, i9 %empty_388, i32 %output_buffer_3, i32 %output_buffer_7, i32 %output_buffer_11, i32 %output_buffer_15, i32 %output_buffer_19, i32 %output_buffer_23, i32 %output_buffer_27, i32 %output_buffer_31, i3 %empty_387, i31 %Out_Tc_Min" [Conv_Tile129/Conv_core.cpp:278]   --->   Operation 814 'call' 'call_ln278' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 3.50>
ST_35 : Operation 815 [3/5] (3.50ns)   --->   "%empty_379 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %OUT1_addr" [Conv_Tile129/Conv_core.cpp:283]   --->   Operation 815 'writeresp' 'empty_379' <Predicate = true> <Delay = 3.50> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 816 [3/5] (3.50ns)   --->   "%empty_381 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %OUT2_addr" [Conv_Tile129/Conv_core.cpp:283]   --->   Operation 816 'writeresp' 'empty_381' <Predicate = true> <Delay = 3.50> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 817 [3/5] (3.50ns)   --->   "%empty_383 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %OUT3_addr" [Conv_Tile129/Conv_core.cpp:283]   --->   Operation 817 'writeresp' 'empty_383' <Predicate = true> <Delay = 3.50> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 818 [3/5] (3.50ns)   --->   "%empty_385 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %OUT4_addr" [Conv_Tile129/Conv_core.cpp:301]   --->   Operation 818 'writeresp' 'empty_385' <Predicate = true> <Delay = 3.50> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 3.50>
ST_36 : Operation 819 [2/5] (3.50ns)   --->   "%empty_379 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %OUT1_addr" [Conv_Tile129/Conv_core.cpp:283]   --->   Operation 819 'writeresp' 'empty_379' <Predicate = true> <Delay = 3.50> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 820 [2/5] (3.50ns)   --->   "%empty_381 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %OUT2_addr" [Conv_Tile129/Conv_core.cpp:283]   --->   Operation 820 'writeresp' 'empty_381' <Predicate = true> <Delay = 3.50> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 821 [2/5] (3.50ns)   --->   "%empty_383 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %OUT3_addr" [Conv_Tile129/Conv_core.cpp:283]   --->   Operation 821 'writeresp' 'empty_383' <Predicate = true> <Delay = 3.50> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 822 [2/5] (3.50ns)   --->   "%empty_385 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %OUT4_addr" [Conv_Tile129/Conv_core.cpp:301]   --->   Operation 822 'writeresp' 'empty_385' <Predicate = true> <Delay = 3.50> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 3.50>
ST_37 : Operation 823 [1/5] (3.50ns)   --->   "%empty_379 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %OUT1_addr" [Conv_Tile129/Conv_core.cpp:283]   --->   Operation 823 'writeresp' 'empty_379' <Predicate = (!empty)> <Delay = 3.50> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 824 [1/5] (3.50ns)   --->   "%empty_381 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %OUT2_addr" [Conv_Tile129/Conv_core.cpp:283]   --->   Operation 824 'writeresp' 'empty_381' <Predicate = (!empty)> <Delay = 3.50> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 825 [1/5] (3.50ns)   --->   "%empty_383 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %OUT3_addr" [Conv_Tile129/Conv_core.cpp:283]   --->   Operation 825 'writeresp' 'empty_383' <Predicate = (!empty)> <Delay = 3.50> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 826 [1/5] (3.50ns)   --->   "%empty_385 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %OUT4_addr" [Conv_Tile129/Conv_core.cpp:301]   --->   Operation 826 'writeresp' 'empty_385' <Predicate = (!empty)> <Delay = 3.50> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 827 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc194"   --->   Operation 827 'br' 'br_ln0' <Predicate = (!empty)> <Delay = 0.00>
ST_37 : Operation 828 [1/1] (1.01ns)   --->   "%add_ln281 = add i32 %select_ln278, i32 1" [Conv_Tile129/Conv_core.cpp:281]   --->   Operation 828 'add' 'add_ln281' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 829 [1/1] (0.42ns)   --->   "%store_ln281 = store i64 %add_ln278_13, i64 %indvar_flatten9" [Conv_Tile129/Conv_core.cpp:281]   --->   Operation 829 'store' 'store_ln281' <Predicate = true> <Delay = 0.42>
ST_37 : Operation 830 [1/1] (0.42ns)   --->   "%store_ln281 = store i5 %select_ln278_1, i5 %Out_Tr_tp" [Conv_Tile129/Conv_core.cpp:281]   --->   Operation 830 'store' 'store_ln281' <Predicate = true> <Delay = 0.42>
ST_37 : Operation 831 [1/1] (0.42ns)   --->   "%store_ln281 = store i32 %add_ln281, i32 %Tm_Tp" [Conv_Tile129/Conv_core.cpp:281]   --->   Operation 831 'store' 'store_ln281' <Predicate = true> <Delay = 0.42>
ST_37 : Operation 832 [1/1] (0.00ns)   --->   "%br_ln281 = br void %for.body65" [Conv_Tile129/Conv_core.cpp:281]   --->   Operation 832 'br' 'br_ln281' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.8ns, clock uncertainty: 1.3ns.

 <State 1>: 0.912ns
The critical path consists of the following:
	wire read operation ('layer_read') on port 'layer' [50]  (0 ns)
	'icmp' operation ('icmp_ln246', Conv_Tile129/Conv_core.cpp:246) [100]  (0.912 ns)

 <State 2>: 2.9ns
The critical path consists of the following:
	wire read operation ('Tm_Loops_now_read') on port 'Tm_Loops_now' [52]  (0 ns)
	'select' operation ('select_ln254', Conv_Tile129/Conv_core.cpp:254) [134]  (0.449 ns)
	'sub' operation ('sub_ln254', Conv_Tile129/Conv_core.cpp:254) [135]  (1.02 ns)
	'icmp' operation ('icmp_ln254', Conv_Tile129/Conv_core.cpp:254) [136]  (0.991 ns)
	'select' operation ('Out_Tm_Min', Conv_Tile129/Conv_core.cpp:254) [137]  (0.449 ns)

 <State 3>: 3.22ns
The critical path consists of the following:
	'sitofp' operation ('conv', Conv_Tile129/Conv_core.cpp:255) [138]  (3.22 ns)

 <State 4>: 3.22ns
The critical path consists of the following:
	'sitofp' operation ('conv', Conv_Tile129/Conv_core.cpp:255) [138]  (3.22 ns)

 <State 5>: 3.22ns
The critical path consists of the following:
	'sitofp' operation ('conv', Conv_Tile129/Conv_core.cpp:255) [138]  (3.22 ns)

 <State 6>: 3.22ns
The critical path consists of the following:
	'sitofp' operation ('conv', Conv_Tile129/Conv_core.cpp:255) [138]  (3.22 ns)

 <State 7>: 3.22ns
The critical path consists of the following:
	'sitofp' operation ('conv', Conv_Tile129/Conv_core.cpp:255) [138]  (3.22 ns)

 <State 8>: 3.22ns
The critical path consists of the following:
	'sitofp' operation ('conv', Conv_Tile129/Conv_core.cpp:255) [138]  (3.22 ns)

 <State 9>: 3.18ns
The critical path consists of the following:
	'fmul' operation ('__x', Conv_Tile129/Conv_core.cpp:255) [139]  (3.18 ns)

 <State 10>: 3.18ns
The critical path consists of the following:
	'fmul' operation ('__x', Conv_Tile129/Conv_core.cpp:255) [139]  (3.18 ns)

 <State 11>: 3.18ns
The critical path consists of the following:
	'fmul' operation ('__x', Conv_Tile129/Conv_core.cpp:255) [139]  (3.18 ns)

 <State 12>: 3.18ns
The critical path consists of the following:
	'fmul' operation ('__x', Conv_Tile129/Conv_core.cpp:255) [139]  (3.18 ns)

 <State 13>: 3.18ns
The critical path consists of the following:
	'fmul' operation ('__x', Conv_Tile129/Conv_core.cpp:255) [139]  (3.18 ns)

 <State 14>: 1.05ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln21', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:21->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7) [149]  (1.05 ns)

 <State 15>: 2.98ns
The critical path consists of the following:
	'load' operation ('mask', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:41->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7) on array 'mask_table' [153]  (0.677 ns)
	'add' operation ('data.V') [159]  (1.02 ns)
	'select' operation ('xs.exp.V') [163]  (0 ns)
	'select' operation ('select_ln1035') [175]  (0.449 ns)
	'select' operation ('x') [178]  (0.449 ns)
	blocking operation 0.393 ns on control path)

 <State 16>: 2.55ns
The critical path consists of the following:
	'add' operation ('sh', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346) [186]  (0.765 ns)
	'select' operation ('ush') [190]  (0.398 ns)
	'shl' operation ('r.V') [194]  (0 ns)
	'select' operation ('val') [198]  (1.39 ns)

 <State 17>: 2.46ns
The critical path consists of the following:
	wire read operation ('Hout_read') on port 'Hout' [57]  (0 ns)
	'sub' operation ('sub_ln252', Conv_Tile129/Conv_core.cpp:252) [114]  (1.02 ns)
	'icmp' operation ('icmp_ln252', Conv_Tile129/Conv_core.cpp:252) [115]  (0.991 ns)
	'select' operation ('Out_Tr_Min', Conv_Tile129/Conv_core.cpp:252) [116]  (0.449 ns)

 <State 18>: 3.45ns
The critical path consists of the following:
	'phi' operation ('Out_Tr_tp') with incoming values : ('Out_Tr_tp_1', Conv_Tile129/Conv_core.cpp:261) [208]  (0 ns)
	'add' operation ('add_ln261', Conv_Tile129/Conv_core.cpp:261) [210]  (0.789 ns)
	'select' operation ('Out_Tr_tp_1', Conv_Tile129/Conv_core.cpp:261) [214]  (0.414 ns)
	'sub' operation ('sub_ln268', Conv_Tile129/Conv_core.cpp:268) [218]  (0 ns)
	'add' operation ('add_ln268', Conv_Tile129/Conv_core.cpp:268) [225]  (1.01 ns)
	'getelementptr' operation ('output_buffer_0_addr', Conv_Tile129/Conv_core.cpp:268) [227]  (0 ns)
	'load' operation ('output_buffer_0_load', Conv_Tile129/Conv_core.cpp:268) on array 'output_buffer_0' [259]  (1.24 ns)

 <State 19>: 2.62ns
The critical path consists of the following:
	'load' operation ('output_buffer_0_load', Conv_Tile129/Conv_core.cpp:268) on array 'output_buffer_0' [259]  (1.24 ns)
	'lshr' operation ('lshr_ln268', Conv_Tile129/Conv_core.cpp:268) [261]  (1.39 ns)

 <State 20>: 3.5ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1695') [264]  (1.1 ns)
	'select' operation ('select_ln269', Conv_Tile129/Conv_core.cpp:269) [265]  (0 ns)
	'shl' operation ('shl_ln269', Conv_Tile129/Conv_core.cpp:269) [268]  (1.16 ns)
	'store' operation ('store_ln269', Conv_Tile129/Conv_core.cpp:269) of constant <constant:_ssdm_op_Write.bram.i32> on array 'output_buffer_0' [273]  (1.24 ns)

 <State 21>: 3.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln278', Conv_Tile129/Conv_core.cpp:278) [668]  (3.42 ns)

 <State 22>: 3.26ns
The critical path consists of the following:
	'add' operation ('add_ln278_1', Conv_Tile129/Conv_core.cpp:278) [671]  (1.09 ns)
	'add' operation ('add_ln278_3', Conv_Tile129/Conv_core.cpp:278) [674]  (1.09 ns)
	'add' operation ('add_ln278_4', Conv_Tile129/Conv_core.cpp:278) [675]  (1.09 ns)

 <State 23>: 3.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln278_1', Conv_Tile129/Conv_core.cpp:278) [670]  (3.42 ns)

 <State 24>: 3.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln278_1', Conv_Tile129/Conv_core.cpp:278) [670]  (3.42 ns)

 <State 25>: 3.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln283', Conv_Tile129/Conv_core.cpp:283) [682]  (3.42 ns)

 <State 26>: 2.4ns
The critical path consists of the following:
	'load' operation ('Tm_Tp_load', Conv_Tile129/Conv_core.cpp:281) on local variable 'Tm_Tp' [697]  (0 ns)
	'icmp' operation ('icmp_ln281', Conv_Tile129/Conv_core.cpp:281) [702]  (0.991 ns)
	'select' operation ('select_ln278_1', Conv_Tile129/Conv_core.cpp:278) [704]  (0.414 ns)
	'mul' operation of DSP[712] ('mul_ln278_5', Conv_Tile129/Conv_core.cpp:278) [710]  (0.996 ns)

 <State 27>: 3.02ns
The critical path consists of the following:
	'mul' operation ('mul_ln283_1', Conv_Tile129/Conv_core.cpp:283) [720]  (3.02 ns)

 <State 28>: 3.02ns
The critical path consists of the following:
	'mul' operation ('mul_ln283_1', Conv_Tile129/Conv_core.cpp:283) [720]  (3.02 ns)

 <State 29>: 2.55ns
The critical path consists of the following:
	'add' operation of DSP[712] ('add_ln278_8', Conv_Tile129/Conv_core.cpp:278) [712]  (0.645 ns)
	'add' operation ('add_ln278_9', Conv_Tile129/Conv_core.cpp:278) [714]  (0 ns)
	'add' operation ('add_ln283', Conv_Tile129/Conv_core.cpp:283) [722]  (0.816 ns)
	'add' operation ('add_ln283_1', Conv_Tile129/Conv_core.cpp:283) [724]  (1.08 ns)

 <State 30>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('OUT1_addr', Conv_Tile129/Conv_core.cpp:283) [739]  (0 ns)
	bus request operation ('empty_378', Conv_Tile129/Conv_core.cpp:283) on port 'OUT1' (Conv_Tile129/Conv_core.cpp:283) [740]  (3.5 ns)

 <State 31>: 0ns
The critical path consists of the following:

 <State 32>: 0ns
The critical path consists of the following:

 <State 33>: 3.5ns
The critical path consists of the following:
	bus response operation ('empty_379', Conv_Tile129/Conv_core.cpp:283) on port 'OUT1' (Conv_Tile129/Conv_core.cpp:283) [742]  (3.5 ns)

 <State 34>: 3.5ns
The critical path consists of the following:
	bus response operation ('empty_379', Conv_Tile129/Conv_core.cpp:283) on port 'OUT1' (Conv_Tile129/Conv_core.cpp:283) [742]  (3.5 ns)

 <State 35>: 3.5ns
The critical path consists of the following:
	bus response operation ('empty_379', Conv_Tile129/Conv_core.cpp:283) on port 'OUT1' (Conv_Tile129/Conv_core.cpp:283) [742]  (3.5 ns)

 <State 36>: 3.5ns
The critical path consists of the following:
	bus response operation ('empty_379', Conv_Tile129/Conv_core.cpp:283) on port 'OUT1' (Conv_Tile129/Conv_core.cpp:283) [742]  (3.5 ns)

 <State 37>: 3.5ns
The critical path consists of the following:
	bus response operation ('empty_379', Conv_Tile129/Conv_core.cpp:283) on port 'OUT1' (Conv_Tile129/Conv_core.cpp:283) [742]  (3.5 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
