strict digraph "" {
	"controller_i.debug_mode_o"	 [complexity=0,
		importance=0.00385363748482,
		rank=0.0];
	debug_mode_o	 [complexity=0,
		importance=0.00228185682916,
		rank=0.0];
	"controller_i.debug_mode_o" -> debug_mode_o;
	"[1]decoder_i.instr_rdata_i"	 [complexity=14,
		importance=0.0246198869063,
		rank=0.00175856335045];
	"[1]decoder_i.instr"	 [complexity=12,
		importance=0.0227499251248,
		rank=0.00189582709374];
	"[1]decoder_i.instr_rdata_i" -> "[1]decoder_i.instr";
	"[1]controller_i.debug_mode_q"	 [complexity=6,
		importance=0.0115561773246,
		rank=0.0019260295541];
	"[1]controller_i.debug_mode_d"	 [complexity=4,
		importance=0.00882568674728,
		rank=0.00220642168682];
	"[1]controller_i.debug_mode_q" -> "[1]controller_i.debug_mode_d";
	"[1]debug_single_step_i"	 [complexity=6,
		importance=0.0213912970575,
		rank=0.00356521617624];
	"[1]controller_i.debug_single_step_i"	 [complexity=6,
		importance=0.019895334367,
		rank=0.00331588906117];
	"[1]debug_single_step_i" -> "[1]controller_i.debug_single_step_i";
	"[1]controller_i.store_err_q"	 [complexity=7,
		importance=0.0114636617914,
		rank=0.0016376659702];
	"[1]controller_i.store_err_q" -> "[1]controller_i.debug_mode_d";
	"controller_i.debug_mode_q"	 [complexity=2,
		importance=0.00658412806212,
		rank=0.00329206403106];
	"controller_i.debug_mode_q" -> "controller_i.debug_mode_o";
	"[1]decoder_i.dret_insn_o"	 [complexity=8,
		importance=0.018071061631,
		rank=0.00225888270388];
	"[1]dret_insn_dec"	 [complexity=8,
		importance=0.0165642729822,
		rank=0.00207053412277];
	"[1]decoder_i.dret_insn_o" -> "[1]dret_insn_dec";
	"[1]controller_i.debug_single_step_i" -> "[1]controller_i.debug_mode_d";
	"[1]instr_valid_i"	 [complexity=8,
		importance=0.0150602149679,
		rank=0.00188252687099];
	"[1]controller_i.instr_valid_i"	 [complexity=8,
		importance=0.0135642522775,
		rank=0.00169553153469];
	"[1]instr_valid_i" -> "[1]controller_i.instr_valid_i";
	"[1]controller_i.mret_insn"	 [complexity=5,
		importance=0.011694290496,
		rank=0.00233885809921];
	"[1]controller_i.instr_valid_i" -> "[1]controller_i.mret_insn";
	"[1]controller_i.dret_insn"	 [complexity=5,
		importance=0.011694290496,
		rank=0.00233885809921];
	"[1]controller_i.instr_valid_i" -> "[1]controller_i.dret_insn";
	"[1]decoder_i.mret_insn_o"	 [complexity=8,
		importance=0.018071061631,
		rank=0.00225888270388];
	"[1]mret_insn_dec"	 [complexity=8,
		importance=0.0165642729822,
		rank=0.00207053412277];
	"[1]decoder_i.mret_insn_o" -> "[1]mret_insn_dec";
	"[1]debug_req_i"	 [complexity=6,
		importance=0.0213912970575,
		rank=0.00356521617624];
	"[1]controller_i.debug_req_i"	 [complexity=6,
		importance=0.019895334367,
		rank=0.00331588906117];
	"[1]debug_req_i" -> "[1]controller_i.debug_req_i";
	"[1]controller_i.load_err_q"	 [complexity=7,
		importance=0.0114169067406,
		rank=0.00163098667722];
	"[1]controller_i.load_err_q" -> "[1]controller_i.debug_mode_d";
	"[1]instr_rdata_i"	 [complexity=14,
		importance=0.0261158495967,
		rank=0.00186541782834];
	"[1]instr_rdata_i" -> "[1]decoder_i.instr_rdata_i";
	"[1]rst_ni"	 [complexity=3,
		importance=0.0162536812779,
		rank=0.00541789375929];
	"[1]controller_i.rst_ni"	 [complexity=3,
		importance=0.0147577185874,
		rank=0.00491923952914];
	"[1]rst_ni" -> "[1]controller_i.rst_ni";
	"[1]controller_i.mret_insn_i"	 [complexity=8,
		importance=0.0143148987278,
		rank=0.00178936234098];
	"[1]controller_i.mret_insn_i" -> "[1]controller_i.mret_insn";
	"[1]decoder_i.sv2v_cast_DB892"	 [complexity=12,
		importance=0.0218149572452,
		rank=0.00181791310376];
	"[1]decoder_i.opcode"	 [complexity=9,
		importance=0.0203189945547,
		rank=0.00225766606164];
	"[1]decoder_i.sv2v_cast_DB892" -> "[1]decoder_i.opcode";
	"[1]controller_i.dret_insn_i"	 [complexity=8,
		importance=0.0143148987278,
		rank=0.00178936234098];
	"[1]dret_insn_dec" -> "[1]controller_i.dret_insn_i";
	"[1]controller_i.exc_req_q"	 [complexity=7,
		importance=0.0113455951819,
		rank=0.0016207993117];
	"[1]controller_i.exc_req_q" -> "[1]controller_i.debug_mode_d";
	"[1]decoder_i.opcode" -> "[1]decoder_i.dret_insn_o";
	"[1]decoder_i.opcode" -> "[1]decoder_i.mret_insn_o";
	"[1]controller_i.ctrl_fsm_cs"	 [complexity=5,
		importance=0.0459949149994,
		rank=0.00919898299989];
	"[1]controller_i.ctrl_fsm_cs" -> "[1]controller_i.debug_mode_d";
	"[1]controller_i.debug_req_i" -> "[1]controller_i.debug_mode_d";
	"[1]decoder_i.instr" -> "[1]decoder_i.dret_insn_o";
	"[1]decoder_i.instr" -> "[1]decoder_i.mret_insn_o";
	"[1]decoder_i.instr" -> "[1]decoder_i.opcode";
	"[1]controller_i.rst_ni" -> "controller_i.debug_mode_q";
	"[1]controller_i.debug_mode_d" -> "controller_i.debug_mode_q";
	"[1]mret_insn_dec" -> "[1]controller_i.mret_insn_i";
	"[1]controller_i.dret_insn_i" -> "[1]controller_i.dret_insn";
	"[1]controller_i.mret_insn" -> "[1]controller_i.debug_mode_d";
	"[1]controller_i.dret_insn" -> "[1]controller_i.debug_mode_d";
}
