//https://www.edaplayground.com/x/2WVU

//Benjamin Nguyen

`timescale 1ns/1ps

module testbench();
  reg a1;
  reg b1;
  reg c1;
  wire y1;
  
  inverter inv1 (a1,b1,c1,y1);
  
  initial begin
    $dumpfile("dump.vcd");
    $dumpvars(1, testbench);
    a1 = 0'b1;
    $display ("a=%b", a1);
    b1 = 0'b1;
    $display ("b=%b",b1);
    c1 = 1'b1;
    $display (c"=%b", c1);
    #1
    $display ("y=%b", y1);
  end
endmodule