\t (00:00:01) allegro 16.6-2015 S066 (v16-6-112FJ) Windows 32
\t (00:00:01)     Journal start - Thu Nov 16 16:34:17 2017
\t (00:00:01)         Host=DESKTOP-9H8V99M User=Dawn Pid=9196 CPUs=8
\t (00:00:01) CmdLine= H:\Cadence\Cadence_SPB_16.6-2015\tools\pcb\bin\allegro.exe
\t (00:00:01) 
   (00:00:01) Loading axlcore.cxt 
\t (00:00:03) Opening existing design...
\d (00:00:03) Design opened: F:/IMLab_Git/AllegroLib/Packages/Chips/SOP14P530X1020.dra
\t (00:00:03) Grids are drawn 0.2032, 0.2032 apart for enhanced viewability.
\i (00:00:03) trapsize 1388
\i (00:00:03) trapsize 1363
\i (00:00:03) trapsize 1393
\t (00:00:03) Grids are drawn 0.1016, 0.1016 apart for enhanced viewability.
\i (00:00:03) trapsize 1230
\t (00:00:03) Grids are drawn 0.1016, 0.1016 apart for enhanced viewability.
\i (00:00:03) trapsize 1230
\i (00:00:05) exit 
\t (00:00:05)     Journal end - Thu Nov 16 16:34:21 2017
