Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,87
design__inferred_latch__count,0
design__instance__count,3353
design__instance__area,53450.4
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0016172616742551327
power__switching__total,0.0003591566055547446
power__leakage__total,0.000004947963589074789
power__total,0.001981366192921996
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,0.0
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.0
timing__hold__ws__corner:nom_fast_1p32V_m40C,8.066145313321044
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.407002776334796
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,0.0
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.0
timing__hold__ws__corner:nom_slow_1p08V_125C,8.511383838638405
timing__setup__ws__corner:nom_slow_1p08V_125C,10.920267665897024
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,0.0
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.0
timing__hold__ws__corner:nom_typ_1p20V_25C,8.225951708183644
timing__setup__ws__corner:nom_typ_1p20V_25C,11.223259084205868
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,0.0
clock__skew__worst_setup,0.0
timing__hold__ws,8.066145313321044
timing__setup__ws,10.920267665897024
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,inf
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 419.52 313.74
design__core__bbox,2.88 3.78 416.64 309.96
design__io,45
design__die__area,131620
design__core__area,126685
design__instance__count__stdcell,3353
design__instance__area__stdcell,53450.4
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.421916
design__instance__utilization__stdcell,0.421916
design__rows,81
design__rows:CoreSite,81
design__sites,69822
design__sites:CoreSite,69822
design__instance__count__class:buffer,4
design__instance__area__class:buffer,30.8448
design__instance__count__class:inverter,271
design__instance__area__class:inverter,1476.92
design__instance__count__class:sequential_cell,504
design__instance__area__class:sequential_cell,23775.9
design__instance__count__class:multi_input_combinational_cell,2316
design__instance__area__class:multi_input_combinational_cell,25358.1
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,258
design__instance__area__class:timing_repair_buffer,2808.69
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,55948.8
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,3876
route__net__special,2
route__drc_errors__iter:0,1191
route__wirelength__iter:0,62258
route__drc_errors__iter:1,480
route__wirelength__iter:1,61449
route__drc_errors__iter:2,466
route__wirelength__iter:2,61335
route__drc_errors__iter:3,82
route__wirelength__iter:3,61239
route__drc_errors__iter:4,10
route__wirelength__iter:4,61236
route__drc_errors__iter:5,0
route__wirelength__iter:5,61230
route__drc_errors,0
route__wirelength,61230
route__vias,18978
route__vias__singlecut,18978
route__vias__multicut,0
design__disconnected_pin__count,14
design__critical_disconnected_pin__count,0
route__wirelength__max,355.92
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,514
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,514
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,514
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,514
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000011824
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000145821
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000450689
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000145821
design_powergrid__voltage__worst,0.0000145821
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000145821
design_powergrid__drop__worst__net:VPWR,0.000011824
design_powergrid__voltage__worst__net:VGND,0.0000145821
design_powergrid__drop__worst__net:VGND,0.0000145821
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000052299999999999999009754787782089380243633058853447437286376953125
ir__drop__worst,0.000011800000000000000524818903613333276325647602789103984832763671875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
