{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542819081033 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542819081034 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 21 11:51:20 2018 " "Processing started: Wed Nov 21 11:51:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542819081034 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542819081034 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Principal -c Principal " "Command: quartus_map --read_settings_files=on --write_settings_files=off Principal -c Principal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542819081034 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1542819081788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randomsegmento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file randomsegmento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 randomSegmento-random_arq " "Found design unit 1: randomSegmento-random_arq" {  } { { "randomSegmento.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/randomSegmento.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542819082567 ""} { "Info" "ISGN_ENTITY_NAME" "1 randomSegmento " "Found entity 1: randomSegmento" {  } { { "randomSegmento.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/randomSegmento.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542819082567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542819082567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mostrar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mostrar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mostrar-Behavioral " "Found design unit 1: mostrar-Behavioral" {  } { { "mostrar.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/mostrar.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542819082572 ""} { "Info" "ISGN_ENTITY_NAME" "1 mostrar " "Found entity 1: mostrar" {  } { { "mostrar.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/mostrar.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542819082572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542819082572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UC-UC_arc " "Found design unit 1: UC-UC_arc" {  } { { "UC.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/UC.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542819082579 ""} { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "UC.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/UC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542819082579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542819082579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sietes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sietes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sieteS-sieteS_arq " "Found design unit 1: sieteS-sieteS_arq" {  } { { "sieteS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/sieteS.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542819082587 ""} { "Info" "ISGN_ENTITY_NAME" "1 sieteS " "Found entity 1: sieteS" {  } { { "sieteS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/sieteS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542819082587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542819082587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registefile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registefile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registefile-registefile_arc " "Found design unit 1: registefile-registefile_arc" {  } { { "registefile.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/registefile.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542819082598 ""} { "Info" "ISGN_ENTITY_NAME" "1 registefile " "Found entity 1: registefile" {  } { { "registefile.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/registefile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542819082598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542819082598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registro-Registro_arc " "Found design unit 1: Registro-Registro_arc" {  } { { "Registro.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/Registro.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542819082604 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registro " "Found entity 1: Registro" {  } { { "Registro.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/Registro.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542819082604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542819082604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux14-Mux14_arc " "Found design unit 1: Mux14-Mux14_arc" {  } { { "Mux14.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/Mux14.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542819082610 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux14 " "Found entity 1: Mux14" {  } { { "Mux14.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/Mux14.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542819082610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542819082610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux12-Mux12_arc " "Found design unit 1: Mux12-Mux12_arc" {  } { { "Mux12.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/Mux12.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542819082615 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux12 " "Found entity 1: Mux12" {  } { { "Mux12.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/Mux12.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542819082615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542819082615 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style memoriaram.vhd(21) " "Unrecognized synthesis attribute \"ram_style\" at memoriaram.vhd(21)" {  } { { "memoriaram.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/memoriaram.vhd" 21 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819082621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaram-mem_arc " "Found design unit 1: memoriaram-mem_arc" {  } { { "memoriaram.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/memoriaram.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542819082622 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaram " "Found entity 1: memoriaram" {  } { { "memoriaram.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/memoriaram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542819082622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542819082622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-mem_arc " "Found design unit 1: memoria-mem_arc" {  } { { "memoria.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/memoria.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542819082629 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/memoria.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542819082629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542819082629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-IR_arc " "Found design unit 1: IR-IR_arc" {  } { { "IR.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/IR.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542819082635 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/IR.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542819082635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542819082635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ALU_arq " "Found design unit 1: ALU-ALU_arq" {  } { { "ALU.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/ALU.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542819082642 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/ALU.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542819082642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542819082642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file principal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 principal-Principal_arch " "Found design unit 1: principal-Principal_arch" {  } { { "Principal.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/Principal.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542819082648 ""} { "Info" "ISGN_ENTITY_NAME" "1 Principal " "Found entity 1: Principal" {  } { { "Principal.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/Principal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542819082648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542819082648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCounter-PCounter_arc " "Found design unit 1: PCounter-PCounter_arc" {  } { { "PCounter.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/PCounter.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542819082654 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCounter " "Found entity 1: PCounter" {  } { { "PCounter.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/PCounter.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542819082654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542819082654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumpc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumPC-sumPC_arc " "Found design unit 1: sumPC-sumPC_arc" {  } { { "sumPC.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/sumPC.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542819082661 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumPC " "Found entity 1: sumPC" {  } { { "sumPC.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/sumPC.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542819082661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542819082661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxss.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxss.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxSS-MuxSS_arc " "Found design unit 1: MuxSS-MuxSS_arc" {  } { { "MuxSS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/MuxSS.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542819082670 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxSS " "Found entity 1: MuxSS" {  } { { "MuxSS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/MuxSS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542819082670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542819082670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divfrecl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divfrecl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divFrec-divFrec_arc " "Found design unit 1: divFrec-divFrec_arc" {  } { { "divFrecl.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/divFrecl.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542819082676 ""} { "Info" "ISGN_ENTITY_NAME" "1 divFrec " "Found entity 1: divFrec" {  } { { "divFrecl.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/divFrecl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542819082676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542819082676 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Principal " "Elaborating entity \"Principal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1542819082896 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "nclk Principal.vhd(16) " "VHDL Signal Declaration warning at Principal.vhd(16): used implicit default value for signal \"nclk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Principal.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/Principal.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1542819082898 "|Principal"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Jump Principal.vhd(199) " "Verilog HDL or VHDL warning at Principal.vhd(199): object \"Jump\" assigned a value but never read" {  } { { "Principal.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/Principal.vhd" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1542819082899 "|Principal"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "muldatos Principal.vhd(211) " "VHDL Signal Declaration warning at Principal.vhd(211): used implicit default value for signal \"muldatos\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Principal.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/Principal.vhd" 211 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1542819082899 "|Principal"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DatosRF Principal.vhd(217) " "Verilog HDL or VHDL warning at Principal.vhd(217): object \"DatosRF\" assigned a value but never read" {  } { { "Principal.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/Principal.vhd" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1542819082900 "|Principal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divFrec divFrec:newclock " "Elaborating entity \"divFrec\" for hierarchy \"divFrec:newclock\"" {  } { { "Principal.vhd" "newclock" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/Principal.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542819082957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:memoriaIns " "Elaborating entity \"memoria\" for hierarchy \"memoria:memoriaIns\"" {  } { { "Principal.vhd" "memoriaIns" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/Principal.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542819082962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:irP " "Elaborating entity \"IR\" for hierarchy \"IR:irP\"" {  } { { "Principal.vhd" "irP" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/Principal.vhd" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542819082966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registefile registefile:RegisterF " "Elaborating entity \"registefile\" for hierarchy \"registefile:RegisterF\"" {  } { { "Principal.vhd" "RegisterF" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/Principal.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542819082970 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addrR1 registefile.vhd(44) " "VHDL Process Statement warning at registefile.vhd(44): signal \"addrR1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/registefile.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542819082972 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addrR2 registefile.vhd(45) " "VHDL Process Statement warning at registefile.vhd(45): signal \"addrR2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/registefile.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542819082972 "|Principal|registefile:RegisterF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registro Registro:RegistroA " "Elaborating entity \"Registro\" for hierarchy \"Registro:RegistroA\"" {  } { { "Principal.vhd" "RegistroA" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/Principal.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542819082974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux14 Mux14:MuxA " "Elaborating entity \"Mux14\" for hierarchy \"Mux14:MuxA\"" {  } { { "Principal.vhd" "MuxA" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/Principal.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542819082979 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[0\] Mux14.vhd(32) " "Inferred latch for \"Output\[0\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819082981 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[1\] Mux14.vhd(32) " "Inferred latch for \"Output\[1\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819082981 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[2\] Mux14.vhd(32) " "Inferred latch for \"Output\[2\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819082981 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[3\] Mux14.vhd(32) " "Inferred latch for \"Output\[3\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819082981 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[4\] Mux14.vhd(32) " "Inferred latch for \"Output\[4\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819082981 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[5\] Mux14.vhd(32) " "Inferred latch for \"Output\[5\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819082981 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[6\] Mux14.vhd(32) " "Inferred latch for \"Output\[6\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819082981 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[7\] Mux14.vhd(32) " "Inferred latch for \"Output\[7\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819082981 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[8\] Mux14.vhd(32) " "Inferred latch for \"Output\[8\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819082981 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[9\] Mux14.vhd(32) " "Inferred latch for \"Output\[9\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819082981 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[10\] Mux14.vhd(32) " "Inferred latch for \"Output\[10\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819082981 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[11\] Mux14.vhd(32) " "Inferred latch for \"Output\[11\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819082982 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[12\] Mux14.vhd(32) " "Inferred latch for \"Output\[12\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819082982 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[13\] Mux14.vhd(32) " "Inferred latch for \"Output\[13\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819082982 "|Principal|Mux14:MuxA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU1\"" {  } { { "Principal.vhd" "ALU1" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/Principal.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542819082984 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[0\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[0\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819082985 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[1\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[1\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819082985 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[2\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[2\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819082985 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[3\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[3\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819082986 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[4\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[4\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819082986 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[5\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[5\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819082986 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[6\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[6\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819082986 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[7\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[7\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819082986 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[8\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[8\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819082986 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[9\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[9\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819082986 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[10\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[10\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819082986 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[11\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[11\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819082986 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[12\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[12\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819082986 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[13\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[13\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819082986 "|Principal|ALU:ALU1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaram memoriaram:MemDatos " "Elaborating entity \"memoriaram\" for hierarchy \"memoriaram:MemDatos\"" {  } { { "Principal.vhd" "MemDatos" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/Principal.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542819082992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux12 Mux12:MuxPC " "Elaborating entity \"Mux12\" for hierarchy \"Mux12:MuxPC\"" {  } { { "Principal.vhd" "MuxPC" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/Principal.vhd" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542819082997 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[0\] Mux12.vhd(32) " "Inferred latch for \"Output\[0\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819082998 "|Principal|Mux12:MuxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[1\] Mux12.vhd(32) " "Inferred latch for \"Output\[1\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819082998 "|Principal|Mux12:MuxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[2\] Mux12.vhd(32) " "Inferred latch for \"Output\[2\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819082998 "|Principal|Mux12:MuxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[3\] Mux12.vhd(32) " "Inferred latch for \"Output\[3\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819082998 "|Principal|Mux12:MuxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[4\] Mux12.vhd(32) " "Inferred latch for \"Output\[4\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819082998 "|Principal|Mux12:MuxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[5\] Mux12.vhd(32) " "Inferred latch for \"Output\[5\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819082998 "|Principal|Mux12:MuxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[6\] Mux12.vhd(32) " "Inferred latch for \"Output\[6\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819082999 "|Principal|Mux12:MuxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[7\] Mux12.vhd(32) " "Inferred latch for \"Output\[7\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819082999 "|Principal|Mux12:MuxPC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCounter PCounter:PC " "Elaborating entity \"PCounter\" for hierarchy \"PCounter:PC\"" {  } { { "Principal.vhd" "PC" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/Principal.vhd" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542819083001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumPC sumPC:PCsum " "Elaborating entity \"sumPC\" for hierarchy \"sumPC:PCsum\"" {  } { { "Principal.vhd" "PCsum" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/Principal.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542819083004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC UC:UnidadControl " "Elaborating entity \"UC\" for hierarchy \"UC:UnidadControl\"" {  } { { "Principal.vhd" "UnidadControl" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/Principal.vhd" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542819083007 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "botonEnter UC.vhd(273) " "VHDL Process Statement warning at UC.vhd(273): signal \"botonEnter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/UC.vhd" 273 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542819083009 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "botonEnter UC.vhd(381) " "VHDL Process Statement warning at UC.vhd(381): signal \"botonEnter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/UC.vhd" 381 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542819083010 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(403) " "VHDL Process Statement warning at UC.vhd(403): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/UC.vhd" 403 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542819083010 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(406) " "VHDL Process Statement warning at UC.vhd(406): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/UC.vhd" 406 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542819083010 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(409) " "VHDL Process Statement warning at UC.vhd(409): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/UC.vhd" 409 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542819083010 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(412) " "VHDL Process Statement warning at UC.vhd(412): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/UC.vhd" 412 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542819083011 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(415) " "VHDL Process Statement warning at UC.vhd(415): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/UC.vhd" 415 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542819083011 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(418) " "VHDL Process Statement warning at UC.vhd(418): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/UC.vhd" 418 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542819083011 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(421) " "VHDL Process Statement warning at UC.vhd(421): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/UC.vhd" 421 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542819083011 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(424) " "VHDL Process Statement warning at UC.vhd(424): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/UC.vhd" 424 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542819083011 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(427) " "VHDL Process Statement warning at UC.vhd(427): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/UC.vhd" 427 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542819083012 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(430) " "VHDL Process Statement warning at UC.vhd(430): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/UC.vhd" 430 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542819083012 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(433) " "VHDL Process Statement warning at UC.vhd(433): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/UC.vhd" 433 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542819083012 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(436) " "VHDL Process Statement warning at UC.vhd(436): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/UC.vhd" 436 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542819083012 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(439) " "VHDL Process Statement warning at UC.vhd(439): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/UC.vhd" 439 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542819083012 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "botonEnter UC.vhd(462) " "VHDL Process Statement warning at UC.vhd(462): signal \"botonEnter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/UC.vhd" 462 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542819083013 "|Principal|UC:UnidadControl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mostrar mostrar:mostrarNum " "Elaborating entity \"mostrar\" for hierarchy \"mostrar:mostrarNum\"" {  } { { "Principal.vhd" "mostrarNum" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/Principal.vhd" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542819083049 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vector_tmp mostrar.vhd(26) " "VHDL Process Statement warning at mostrar.vhd(26): signal \"vector_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mostrar.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/mostrar.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542819083054 "|Principal|mostrar:mostrarNum"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomSegmento randomSegmento:ranSeg " "Elaborating entity \"randomSegmento\" for hierarchy \"randomSegmento:ranSeg\"" {  } { { "Principal.vhd" "ranSeg" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/Principal.vhd" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542819083057 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_i1 randomSegmento.vhd(39) " "VHDL Process Statement warning at randomSegmento.vhd(39): signal \"count_i1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/randomSegmento.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542819083060 "|Principal|randomSegmento:Rand"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_i2 randomSegmento.vhd(43) " "VHDL Process Statement warning at randomSegmento.vhd(43): signal \"count_i2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/randomSegmento.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542819083061 "|Principal|randomSegmento:Rand"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_i3 randomSegmento.vhd(48) " "VHDL Process Statement warning at randomSegmento.vhd(48): signal \"count_i3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/randomSegmento.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542819083061 "|Principal|randomSegmento:Rand"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg1 randomSegmento.vhd(53) " "VHDL Process Statement warning at randomSegmento.vhd(53): signal \"seg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/randomSegmento.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542819083061 "|Principal|randomSegmento:Rand"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg2 randomSegmento.vhd(72) " "VHDL Process Statement warning at randomSegmento.vhd(72): signal \"seg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/randomSegmento.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542819083061 "|Principal|randomSegmento:Rand"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg3 randomSegmento.vhd(91) " "VHDL Process Statement warning at randomSegmento.vhd(91): signal \"seg3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/randomSegmento.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542819083061 "|Principal|randomSegmento:Rand"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE randomSegmento.vhd(110) " "VHDL warning at randomSegmento.vhd(110): comparison between unequal length operands always returns FALSE" {  } { { "randomSegmento.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/randomSegmento.vhd" 110 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1542819083061 "|Principal|randomSegmento:Rand"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sieteS sieteS:apuestaOIngreso " "Elaborating entity \"sieteS\" for hierarchy \"sieteS:apuestaOIngreso\"" {  } { { "Principal.vhd" "apuestaOIngreso" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/Principal.vhd" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542819083064 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switches0 sieteS.vhd(31) " "VHDL Process Statement warning at sieteS.vhd(31): signal \"switches0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sieteS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/sieteS.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542819083069 "|Principal|sieteS:apuestaOIngreso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switches1 sieteS.vhd(44) " "VHDL Process Statement warning at sieteS.vhd(44): signal \"switches1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sieteS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/sieteS.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542819083069 "|Principal|sieteS:apuestaOIngreso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switches2 sieteS.vhd(57) " "VHDL Process Statement warning at sieteS.vhd(57): signal \"switches2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sieteS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/sieteS.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542819083069 "|Principal|sieteS:apuestaOIngreso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bot sieteS.vhd(143) " "VHDL Process Statement warning at sieteS.vhd(143): signal \"bot\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sieteS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/sieteS.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542819083069 "|Principal|sieteS:apuestaOIngreso"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "iSS0 sieteS.vhd(25) " "VHDL Process Statement warning at sieteS.vhd(25): inferring latch(es) for signal or variable \"iSS0\", which holds its previous value in one or more paths through the process" {  } { { "sieteS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/sieteS.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1542819083069 "|Principal|sieteS:apuestaOIngreso"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "iSS1 sieteS.vhd(25) " "VHDL Process Statement warning at sieteS.vhd(25): inferring latch(es) for signal or variable \"iSS1\", which holds its previous value in one or more paths through the process" {  } { { "sieteS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/sieteS.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1542819083070 "|Principal|sieteS:apuestaOIngreso"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "iSS2 sieteS.vhd(25) " "VHDL Process Statement warning at sieteS.vhd(25): inferring latch(es) for signal or variable \"iSS2\", which holds its previous value in one or more paths through the process" {  } { { "sieteS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/sieteS.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1542819083070 "|Principal|sieteS:apuestaOIngreso"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Output sieteS.vhd(25) " "VHDL Process Statement warning at sieteS.vhd(25): inferring latch(es) for signal or variable \"Output\", which holds its previous value in one or more paths through the process" {  } { { "sieteS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/sieteS.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1542819083070 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[0\] sieteS.vhd(25) " "Inferred latch for \"Output\[0\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083070 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[1\] sieteS.vhd(25) " "Inferred latch for \"Output\[1\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083070 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[2\] sieteS.vhd(25) " "Inferred latch for \"Output\[2\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083070 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[3\] sieteS.vhd(25) " "Inferred latch for \"Output\[3\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083070 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[4\] sieteS.vhd(25) " "Inferred latch for \"Output\[4\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083070 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[5\] sieteS.vhd(25) " "Inferred latch for \"Output\[5\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083070 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[6\] sieteS.vhd(25) " "Inferred latch for \"Output\[6\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083070 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[7\] sieteS.vhd(25) " "Inferred latch for \"Output\[7\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083070 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[8\] sieteS.vhd(25) " "Inferred latch for \"Output\[8\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083071 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[9\] sieteS.vhd(25) " "Inferred latch for \"Output\[9\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083071 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[10\] sieteS.vhd(25) " "Inferred latch for \"Output\[10\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083071 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[11\] sieteS.vhd(25) " "Inferred latch for \"Output\[11\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083071 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[12\] sieteS.vhd(25) " "Inferred latch for \"Output\[12\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083071 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[13\] sieteS.vhd(25) " "Inferred latch for \"Output\[13\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083071 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS2\[0\] sieteS.vhd(25) " "Inferred latch for \"iSS2\[0\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083071 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS2\[1\] sieteS.vhd(25) " "Inferred latch for \"iSS2\[1\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083071 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS2\[2\] sieteS.vhd(25) " "Inferred latch for \"iSS2\[2\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083071 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS2\[3\] sieteS.vhd(25) " "Inferred latch for \"iSS2\[3\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083071 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS2\[4\] sieteS.vhd(25) " "Inferred latch for \"iSS2\[4\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083071 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS2\[5\] sieteS.vhd(25) " "Inferred latch for \"iSS2\[5\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083071 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS2\[6\] sieteS.vhd(25) " "Inferred latch for \"iSS2\[6\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083071 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS1\[0\] sieteS.vhd(25) " "Inferred latch for \"iSS1\[0\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083072 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS1\[1\] sieteS.vhd(25) " "Inferred latch for \"iSS1\[1\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083072 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS1\[2\] sieteS.vhd(25) " "Inferred latch for \"iSS1\[2\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083072 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS1\[3\] sieteS.vhd(25) " "Inferred latch for \"iSS1\[3\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083072 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS1\[4\] sieteS.vhd(25) " "Inferred latch for \"iSS1\[4\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083072 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS1\[5\] sieteS.vhd(25) " "Inferred latch for \"iSS1\[5\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083072 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS1\[6\] sieteS.vhd(25) " "Inferred latch for \"iSS1\[6\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083072 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS0\[0\] sieteS.vhd(25) " "Inferred latch for \"iSS0\[0\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083072 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS0\[1\] sieteS.vhd(25) " "Inferred latch for \"iSS0\[1\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083072 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS0\[2\] sieteS.vhd(25) " "Inferred latch for \"iSS0\[2\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083072 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS0\[3\] sieteS.vhd(25) " "Inferred latch for \"iSS0\[3\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083072 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS0\[4\] sieteS.vhd(25) " "Inferred latch for \"iSS0\[4\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083072 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS0\[5\] sieteS.vhd(25) " "Inferred latch for \"iSS0\[5\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083072 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS0\[6\] sieteS.vhd(25) " "Inferred latch for \"iSS0\[6\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083073 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxSS MuxSS:MuxSevenSeg " "Elaborating entity \"MuxSS\" for hierarchy \"MuxSS:MuxSevenSeg\"" {  } { { "Principal.vhd" "MuxSevenSeg" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/Principal.vhd" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542819083075 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3\[0\] MuxSS.vhd(34) " "Inferred latch for \"S3\[0\]\" at MuxSS.vhd(34)" {  } { { "MuxSS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/MuxSS.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083077 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3\[1\] MuxSS.vhd(34) " "Inferred latch for \"S3\[1\]\" at MuxSS.vhd(34)" {  } { { "MuxSS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/MuxSS.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083078 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3\[2\] MuxSS.vhd(34) " "Inferred latch for \"S3\[2\]\" at MuxSS.vhd(34)" {  } { { "MuxSS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/MuxSS.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083078 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3\[3\] MuxSS.vhd(34) " "Inferred latch for \"S3\[3\]\" at MuxSS.vhd(34)" {  } { { "MuxSS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/MuxSS.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083078 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3\[4\] MuxSS.vhd(34) " "Inferred latch for \"S3\[4\]\" at MuxSS.vhd(34)" {  } { { "MuxSS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/MuxSS.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083078 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3\[5\] MuxSS.vhd(34) " "Inferred latch for \"S3\[5\]\" at MuxSS.vhd(34)" {  } { { "MuxSS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/MuxSS.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083078 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3\[6\] MuxSS.vhd(34) " "Inferred latch for \"S3\[6\]\" at MuxSS.vhd(34)" {  } { { "MuxSS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/MuxSS.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083078 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2\[0\] MuxSS.vhd(30) " "Inferred latch for \"S2\[0\]\" at MuxSS.vhd(30)" {  } { { "MuxSS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/MuxSS.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083078 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2\[1\] MuxSS.vhd(30) " "Inferred latch for \"S2\[1\]\" at MuxSS.vhd(30)" {  } { { "MuxSS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/MuxSS.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083078 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2\[2\] MuxSS.vhd(30) " "Inferred latch for \"S2\[2\]\" at MuxSS.vhd(30)" {  } { { "MuxSS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/MuxSS.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083078 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2\[3\] MuxSS.vhd(30) " "Inferred latch for \"S2\[3\]\" at MuxSS.vhd(30)" {  } { { "MuxSS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/MuxSS.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083078 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2\[4\] MuxSS.vhd(30) " "Inferred latch for \"S2\[4\]\" at MuxSS.vhd(30)" {  } { { "MuxSS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/MuxSS.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083078 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2\[5\] MuxSS.vhd(30) " "Inferred latch for \"S2\[5\]\" at MuxSS.vhd(30)" {  } { { "MuxSS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/MuxSS.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083078 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2\[6\] MuxSS.vhd(30) " "Inferred latch for \"S2\[6\]\" at MuxSS.vhd(30)" {  } { { "MuxSS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/MuxSS.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083078 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[0\] MuxSS.vhd(26) " "Inferred latch for \"S1\[0\]\" at MuxSS.vhd(26)" {  } { { "MuxSS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/MuxSS.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083079 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[1\] MuxSS.vhd(26) " "Inferred latch for \"S1\[1\]\" at MuxSS.vhd(26)" {  } { { "MuxSS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/MuxSS.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083079 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[2\] MuxSS.vhd(26) " "Inferred latch for \"S1\[2\]\" at MuxSS.vhd(26)" {  } { { "MuxSS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/MuxSS.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083079 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[3\] MuxSS.vhd(26) " "Inferred latch for \"S1\[3\]\" at MuxSS.vhd(26)" {  } { { "MuxSS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/MuxSS.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083079 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[4\] MuxSS.vhd(26) " "Inferred latch for \"S1\[4\]\" at MuxSS.vhd(26)" {  } { { "MuxSS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/MuxSS.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083079 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[5\] MuxSS.vhd(26) " "Inferred latch for \"S1\[5\]\" at MuxSS.vhd(26)" {  } { { "MuxSS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/MuxSS.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083079 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[6\] MuxSS.vhd(26) " "Inferred latch for \"S1\[6\]\" at MuxSS.vhd(26)" {  } { { "MuxSS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/MuxSS.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083079 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[0\] MuxSS.vhd(22) " "Inferred latch for \"S0\[0\]\" at MuxSS.vhd(22)" {  } { { "MuxSS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/MuxSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083079 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[1\] MuxSS.vhd(22) " "Inferred latch for \"S0\[1\]\" at MuxSS.vhd(22)" {  } { { "MuxSS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/MuxSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083079 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[2\] MuxSS.vhd(22) " "Inferred latch for \"S0\[2\]\" at MuxSS.vhd(22)" {  } { { "MuxSS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/MuxSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083079 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[3\] MuxSS.vhd(22) " "Inferred latch for \"S0\[3\]\" at MuxSS.vhd(22)" {  } { { "MuxSS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/MuxSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083079 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[4\] MuxSS.vhd(22) " "Inferred latch for \"S0\[4\]\" at MuxSS.vhd(22)" {  } { { "MuxSS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/MuxSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083079 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[5\] MuxSS.vhd(22) " "Inferred latch for \"S0\[5\]\" at MuxSS.vhd(22)" {  } { { "MuxSS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/MuxSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083079 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[6\] MuxSS.vhd(22) " "Inferred latch for \"S0\[6\]\" at MuxSS.vhd(22)" {  } { { "MuxSS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/MuxSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542819083079 "|Principal|MuxSS:MuxSevenSeg"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S0\[0\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S0\[0\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/MuxSS.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542819083415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S0\[1\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S0\[1\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/MuxSS.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542819083415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S0\[2\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S0\[2\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/MuxSS.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542819083415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S0\[3\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S0\[3\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/MuxSS.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542819083416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S0\[4\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S0\[4\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/MuxSS.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542819083416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S0\[5\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S0\[5\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/MuxSS.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542819083416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S0\[6\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S0\[6\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/MuxSS.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542819083416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S1\[0\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S1\[0\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/MuxSS.vhd" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542819083416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S1\[1\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S1\[1\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/MuxSS.vhd" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542819083416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S1\[2\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S1\[2\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/MuxSS.vhd" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542819083416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S1\[3\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S1\[3\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/MuxSS.vhd" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542819083416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S1\[4\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S1\[4\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/MuxSS.vhd" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542819083416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S1\[5\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S1\[5\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/MuxSS.vhd" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542819083416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S1\[6\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S1\[6\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/MuxSS.vhd" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542819083416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S2\[0\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S2\[0\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/MuxSS.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542819083417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S2\[1\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S2\[1\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/MuxSS.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542819083417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S2\[2\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S2\[2\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/MuxSS.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542819083417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S2\[3\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S2\[3\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/MuxSS.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542819083417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S2\[4\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S2\[4\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/MuxSS.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542819083417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S2\[5\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S2\[5\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/MuxSS.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542819083417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S2\[6\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S2\[6\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/MuxSS.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542819083417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S3\[0\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S3\[0\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/MuxSS.vhd" 34 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542819083417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S3\[2\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S3\[2\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/MuxSS.vhd" 34 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542819083417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S3\[3\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S3\[3\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/MuxSS.vhd" 34 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542819083417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S3\[4\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S3\[4\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/MuxSS.vhd" 34 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542819083418 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S3\[5\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S3\[5\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/MuxSS.vhd" 34 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542819083418 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S3\[6\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S3\[6\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/MuxSS.vhd" 34 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542819083418 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memoria:memoriaIns\|my_rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memoria:memoriaIns\|my_rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542819083647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 26 " "Parameter WIDTH_A set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542819083647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542819083647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542819083647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542819083647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542819083647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542819083647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542819083647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542819083647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Principal.ram0_memoria_21abfed.hdl.mif " "Parameter INIT_FILE set to db/Principal.ram0_memoria_21abfed.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542819083647 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1542819083647 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "registefile:RegisterF\|registef_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"registefile:RegisterF\|registef_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542819083647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 14 " "Parameter WIDTH_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542819083647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542819083647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542819083647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 14 " "Parameter WIDTH_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542819083647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542819083647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542819083647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542819083647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542819083647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542819083647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542819083647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542819083647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542819083647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542819083647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Principal.ram0_registefile_c7691833.hdl.mif " "Parameter INIT_FILE set to db/Principal.ram0_registefile_c7691833.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542819083647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542819083647 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1542819083647 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "registefile:RegisterF\|registef_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"registefile:RegisterF\|registef_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542819083647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 14 " "Parameter WIDTH_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542819083647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542819083647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542819083647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 14 " "Parameter WIDTH_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542819083647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542819083647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542819083647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542819083647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542819083647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542819083647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542819083647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542819083647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542819083647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542819083647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Principal.ram0_registefile_c7691833.hdl.mif " "Parameter INIT_FILE set to db/Principal.ram0_registefile_c7691833.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542819083647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542819083647 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1542819083647 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1542819083647 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "randomSegmento:ranSeg\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"randomSegmento:ranSeg\|Mod0\"" {  } { { "randomSegmento.vhd" "Mod0" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/randomSegmento.vhd" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542819083650 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "randomSegmento:ranSeg\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"randomSegmento:ranSeg\|Mult0\"" {  } { { "randomSegmento.vhd" "Mult0" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/randomSegmento.vhd" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542819083650 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1542819083650 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memoria:memoriaIns\|altsyncram:my_rom_rtl_0 " "Elaborated megafunction instantiation \"memoria:memoriaIns\|altsyncram:my_rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542819083756 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memoria:memoriaIns\|altsyncram:my_rom_rtl_0 " "Instantiated megafunction \"memoria:memoriaIns\|altsyncram:my_rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542819083757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 26 " "Parameter \"WIDTH_A\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542819083757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542819083757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542819083757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542819083757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542819083757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542819083757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542819083757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542819083757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Principal.ram0_memoria_21abfed.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Principal.ram0_memoria_21abfed.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542819083757 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542819083757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ks71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ks71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ks71 " "Found entity 1: altsyncram_ks71" {  } { { "db/altsyncram_ks71.tdf" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/db/altsyncram_ks71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542819083855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542819083855 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "registefile:RegisterF\|altsyncram:registef_rtl_0 " "Elaborated megafunction instantiation \"registefile:RegisterF\|altsyncram:registef_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542819083879 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "registefile:RegisterF\|altsyncram:registef_rtl_0 " "Instantiated megafunction \"registefile:RegisterF\|altsyncram:registef_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542819083879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 14 " "Parameter \"WIDTH_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542819083879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542819083879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542819083879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 14 " "Parameter \"WIDTH_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542819083879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542819083879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542819083879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542819083879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542819083879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542819083879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542819083879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542819083879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542819083879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542819083879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Principal.ram0_registefile_c7691833.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Principal.ram0_registefile_c7691833.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542819083879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542819083879 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542819083879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0tl1 " "Found entity 1: altsyncram_0tl1" {  } { { "db/altsyncram_0tl1.tdf" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/db/altsyncram_0tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542819083993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542819083993 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "randomSegmento:ranSeg\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"randomSegmento:ranSeg\|lpm_divide:Mod0\"" {  } { { "randomSegmento.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/randomSegmento.vhd" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542819084051 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "randomSegmento:ranSeg\|lpm_divide:Mod0 " "Instantiated megafunction \"randomSegmento:ranSeg\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542819084051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 20 " "Parameter \"LPM_WIDTHD\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542819084051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542819084051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542819084051 ""}  } { { "randomSegmento.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/randomSegmento.vhd" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542819084051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_s7m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_s7m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_s7m " "Found entity 1: lpm_divide_s7m" {  } { { "db/lpm_divide_s7m.tdf" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/db/lpm_divide_s7m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542819084142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542819084142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3nh " "Found entity 1: sign_div_unsign_3nh" {  } { { "db/sign_div_unsign_3nh.tdf" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/db/sign_div_unsign_3nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542819084161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542819084161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_85f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_85f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_85f " "Found entity 1: alt_u_div_85f" {  } { { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/db/alt_u_div_85f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542819084224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542819084224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542819084328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542819084328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542819084419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542819084419 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "randomSegmento:ranSeg\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"randomSegmento:ranSeg\|lpm_mult:Mult0\"" {  } { { "randomSegmento.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/randomSegmento.vhd" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542819084473 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "randomSegmento:ranSeg\|lpm_mult:Mult0 " "Instantiated megafunction \"randomSegmento:ranSeg\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542819084473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 3 " "Parameter \"LPM_WIDTHB\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542819084473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 6 " "Parameter \"LPM_WIDTHP\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542819084473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 6 " "Parameter \"LPM_WIDTHR\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542819084473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542819084473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542819084473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542819084473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542819084473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542819084473 ""}  } { { "randomSegmento.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/randomSegmento.vhd" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542819084473 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "randomSegmento:ranSeg\|lpm_mult:Mult0\|multcore:mult_core randomSegmento:ranSeg\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"randomSegmento:ranSeg\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"randomSegmento:ranSeg\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "randomSegmento.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/randomSegmento.vhd" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542819084533 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "randomSegmento:ranSeg\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder randomSegmento:ranSeg\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"randomSegmento:ranSeg\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"randomSegmento:ranSeg\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "randomSegmento.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/randomSegmento.vhd" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542819084562 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "randomSegmento:ranSeg\|lpm_mult:Mult0\|altshift:external_latency_ffs randomSegmento:ranSeg\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"randomSegmento:ranSeg\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"randomSegmento:ranSeg\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "randomSegmento.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/randomSegmento.vhd" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542819084585 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "nclk GND " "Pin \"nclk\" is stuck at GND" {  } { { "Principal.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/Principal.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542819088561 "|Principal|nclk"} { "Warning" "WMLS_MLS_STUCK_PIN" "SS3\[1\] VCC " "Pin \"SS3\[1\]\" is stuck at VCC" {  } { { "Principal.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/Principal.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542819088561 "|Principal|SS3[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1542819088561 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1542819089383 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542819089383 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "920 " "Implemented 920 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1542819089558 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1542819089558 ""} { "Info" "ICUT_CUT_TM_LCELLS" "807 " "Implemented 807 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1542819089558 ""} { "Info" "ICUT_CUT_TM_RAMS" "54 " "Implemented 54 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1542819089558 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1542819089558 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "517 " "Peak virtual memory: 517 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542819089615 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 21 11:51:29 2018 " "Processing ended: Wed Nov 21 11:51:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542819089615 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542819089615 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542819089615 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542819089615 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542819091516 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542819091517 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 21 11:51:30 2018 " "Processing started: Wed Nov 21 11:51:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542819091517 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1542819091517 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Principal -c Principal " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Principal -c Principal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1542819091518 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1542819091695 ""}
{ "Info" "0" "" "Project  = Principal" {  } {  } 0 0 "Project  = Principal" 0 0 "Fitter" 0 0 1542819091696 ""}
{ "Info" "0" "" "Revision = Principal" {  } {  } 0 0 "Revision = Principal" 0 0 "Fitter" 0 0 1542819091696 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1542819091879 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Principal EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"Principal\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1542819091904 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542819091955 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542819091955 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1542819092089 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1542819092107 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1542819092659 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1542819092659 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1542819092659 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1542819092659 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/" { { 0 { 0 ""} 0 2208 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1542819092662 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/" { { 0 { 0 ""} 0 2209 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1542819092662 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/" { { 0 { 0 ""} 0 2210 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1542819092662 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1542819092662 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1542819092667 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 59 " "No exact pin location assignment(s) for 1 pins of 59 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nclk " "Pin nclk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { nclk } } } { "Principal.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/Principal.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1542819092771 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1542819092771 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Principal.sdc " "Synopsys Design Constraints File file not found: 'Principal.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1542819093008 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1542819093009 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1542819093023 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1542819093090 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "Principal.vhd" "" { Text "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/Principal.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542819093090 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1542819093294 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1542819093295 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1542819093295 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542819093297 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542819093298 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1542819093299 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1542819093299 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1542819093300 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1542819093335 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "28 EC " "Packed 28 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1542819093336 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1542819093336 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1542819093354 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1542819093354 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1542819093354 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542819093355 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 32 1 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 32 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542819093355 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542819093355 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542819093355 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 37 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542819093355 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 21 15 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 21 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542819093355 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 2 38 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542819093355 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 2 41 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1542819093355 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1542819093355 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1542819093355 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542819093409 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1542819094962 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542819095433 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1542819095451 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1542819097340 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542819097340 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1542819097554 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X38_Y0 X50_Y13 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13" {  } { { "loc" "" { Generic "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13"} 38 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1542819100408 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1542819100408 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542819101121 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1542819101124 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1542819101124 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.03 " "Total time spent on timing analysis during the Fitter is 2.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1542819101164 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1542819101169 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "47 " "Found 47 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nclk 0 " "Pin \"nclk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542819101212 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS0\[0\] 0 " "Pin \"SS0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542819101212 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS0\[1\] 0 " "Pin \"SS0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542819101212 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS0\[2\] 0 " "Pin \"SS0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542819101212 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS0\[3\] 0 " "Pin \"SS0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542819101212 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS0\[4\] 0 " "Pin \"SS0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542819101212 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS0\[5\] 0 " "Pin \"SS0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542819101212 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS0\[6\] 0 " "Pin \"SS0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542819101212 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS1\[0\] 0 " "Pin \"SS1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542819101212 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS1\[1\] 0 " "Pin \"SS1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542819101212 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS1\[2\] 0 " "Pin \"SS1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542819101212 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS1\[3\] 0 " "Pin \"SS1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542819101212 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS1\[4\] 0 " "Pin \"SS1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542819101212 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS1\[5\] 0 " "Pin \"SS1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542819101212 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS1\[6\] 0 " "Pin \"SS1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542819101212 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS2\[0\] 0 " "Pin \"SS2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542819101212 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS2\[1\] 0 " "Pin \"SS2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542819101212 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS2\[2\] 0 " "Pin \"SS2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542819101212 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS2\[3\] 0 " "Pin \"SS2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542819101212 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS2\[4\] 0 " "Pin \"SS2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542819101212 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS2\[5\] 0 " "Pin \"SS2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542819101212 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS2\[6\] 0 " "Pin \"SS2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542819101212 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS3\[0\] 0 " "Pin \"SS3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542819101212 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS3\[1\] 0 " "Pin \"SS3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542819101212 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS3\[2\] 0 " "Pin \"SS3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542819101212 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS3\[3\] 0 " "Pin \"SS3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542819101212 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS3\[4\] 0 " "Pin \"SS3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542819101212 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS3\[5\] 0 " "Pin \"SS3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542819101212 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS3\[6\] 0 " "Pin \"SS3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542819101212 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledsR\[0\] 0 " "Pin \"ledsR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542819101212 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledsR\[1\] 0 " "Pin \"ledsR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542819101212 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledsR\[2\] 0 " "Pin \"ledsR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542819101212 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledsR\[3\] 0 " "Pin \"ledsR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542819101212 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledsR\[4\] 0 " "Pin \"ledsR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542819101212 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledsR\[5\] 0 " "Pin \"ledsR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542819101212 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledsR\[6\] 0 " "Pin \"ledsR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542819101212 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledsR\[7\] 0 " "Pin \"ledsR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542819101212 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledsR\[8\] 0 " "Pin \"ledsR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542819101212 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledsR\[9\] 0 " "Pin \"ledsR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542819101212 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledsV\[0\] 0 " "Pin \"ledsV\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542819101212 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledsV\[1\] 0 " "Pin \"ledsV\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542819101212 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledsV\[2\] 0 " "Pin \"ledsV\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542819101212 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledsV\[3\] 0 " "Pin \"ledsV\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542819101212 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledsV\[4\] 0 " "Pin \"ledsV\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542819101212 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledsV\[5\] 0 " "Pin \"ledsV\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542819101212 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledsV\[6\] 0 " "Pin \"ledsV\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542819101212 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledsV\[7\] 0 " "Pin \"ledsV\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542819101212 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1542819101212 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1542819101608 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1542819101663 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1542819102059 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542819102414 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1542819102428 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1542819102529 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/output_files/Principal.fit.smsg " "Generated suppressed messages file C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/output_files/Principal.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1542819102703 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "630 " "Peak virtual memory: 630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542819103230 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 21 11:51:43 2018 " "Processing ended: Wed Nov 21 11:51:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542819103230 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542819103230 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542819103230 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1542819103230 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1542819104418 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542819104419 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 21 11:51:44 2018 " "Processing started: Wed Nov 21 11:51:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542819104419 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1542819104419 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Principal -c Principal " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Principal -c Principal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1542819104419 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1542819105679 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1542819105730 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "416 " "Peak virtual memory: 416 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542819106387 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 21 11:51:46 2018 " "Processing ended: Wed Nov 21 11:51:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542819106387 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542819106387 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542819106387 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1542819106387 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1542819107034 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1542819107832 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542819107833 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 21 11:51:47 2018 " "Processing started: Wed Nov 21 11:51:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542819107833 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542819107833 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Principal -c Principal " "Command: quartus_sta Principal -c Principal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542819107833 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1542819108006 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1542819108307 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1542819108375 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1542819108376 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Principal.sdc " "Synopsys Design Constraints File file not found: 'Principal.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1542819108578 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1542819108579 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name EnterButton EnterButton " "create_clock -period 1.000 -name EnterButton EnterButton" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1542819108584 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1542819108584 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1542819108584 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1542819108591 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1542819108609 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1542819108636 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.992 " "Worst-case setup slack is -9.992" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542819108641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542819108641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.992      -378.542 clk  " "   -9.992      -378.542 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542819108641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.105        -0.369 EnterButton  " "   -0.105        -0.369 EnterButton " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542819108641 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542819108641 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.211 " "Worst-case hold slack is 0.211" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542819108651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542819108651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.211         0.000 clk  " "    0.211         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542819108651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 EnterButton  " "    0.445         0.000 EnterButton " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542819108651 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542819108651 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1542819108657 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1542819108663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.064 " "Worst-case minimum pulse width slack is -2.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542819108670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542819108670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.064      -527.171 clk  " "   -2.064      -527.171 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542819108670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.469       -25.909 EnterButton  " "   -1.469       -25.909 EnterButton " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542819108670 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542819108670 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1542819108806 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1542819108809 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1542819108864 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.960 " "Worst-case setup slack is -3.960" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542819108870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542819108870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.960      -153.809 clk  " "   -3.960      -153.809 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542819108870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.546         0.000 EnterButton  " "    0.546         0.000 EnterButton " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542819108870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542819108870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.495 " "Worst-case hold slack is -0.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542819108879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542819108879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.495        -2.266 clk  " "   -0.495        -2.266 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542819108879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 EnterButton  " "    0.215         0.000 EnterButton " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542819108879 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542819108879 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1542819108888 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1542819108896 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.627 " "Worst-case minimum pulse width slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542819108904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542819108904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627      -416.824 clk  " "   -1.627      -416.824 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542819108904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -21.222 EnterButton  " "   -1.222       -21.222 EnterButton " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542819108904 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542819108904 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1542819109024 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1542819109087 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1542819109088 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "410 " "Peak virtual memory: 410 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542819109226 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 21 11:51:49 2018 " "Processing ended: Wed Nov 21 11:51:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542819109226 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542819109226 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542819109226 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542819109226 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542819110413 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542819110414 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 21 11:51:50 2018 " "Processing started: Wed Nov 21 11:51:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542819110414 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542819110414 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Principal -c Principal " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Principal -c Principal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542819110414 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Principal.vo C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/simulation/modelsim/ simulation " "Generated file Principal.vo in folder \"C:/Users/1v4nd4llos.JAVERIANA.000/Desktop/LastBreath/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV9/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1542819111211 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "384 " "Peak virtual memory: 384 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542819111291 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 21 11:51:51 2018 " "Processing ended: Wed Nov 21 11:51:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542819111291 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542819111291 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542819111291 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542819111291 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 80 s " "Quartus II Full Compilation was successful. 0 errors, 80 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542819111960 ""}
