============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.11-s087_1
  Generated on:           Aug 10 2022  06:02:11 pm
  Module:                 mtm_riscv_chip
  Operating conditions:   WCCOM 
  Operating conditions:   WCLCOM 
  Operating conditions:   WCZCOM 
  Operating conditions:   MLCOM 
  Operating conditions:   LTCOM 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (1 ps) Setup Check with Pin u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom_data_bus_rdata_reg[26]/CP->D
           View: WCL_av
          Group: Tclk
     Startpoint: (R) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_if_stage_i/instr_rdata_alu_id_o_reg[2]/CP
          Clock: (R) Tclk
       Endpoint: (F) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom_data_bus_rdata_reg[26]/D
          Clock: (R) Tclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-      44                  
       Uncertainty:-     100                  
     Required Time:=   19856                  
      Launch Clock:-       0                  
         Data Path:-   19855                  
             Slack:=       1                  

#-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                              Timing Point                                                Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_if_stage_i/instr_rdata_alu_id_o_reg[2]/CP                 -       -      R     (arrival)     11891    -   100     -       0    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_if_stage_i/instr_rdata_alu_id_o_reg[2]/Q                  -       CP->Q  R     EDFQD1BWP         1  2.9    74   271     271    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/g821/Z                                                           -       I->Z   R     BUFFD4BWP         9 15.9    88   114     386    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_id_stage_i/decoder_i/g13089/ZN                            -       I->ZN  F     INVD3BWP          5  8.6    55    73     458    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_id_stage_i/decoder_i/g13083/Z                             -       A1->Z  F     AN2D4BWP          9 14.5    60   109     567    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_id_stage_i/decoder_i/g13061/ZN                            -       I->ZN  R     CKND1BWP          3  5.7   126   104     671    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_id_stage_i/decoder_i/g13027/ZN                            -       A1->ZN F     NR2XD1BWP         4  6.8   115   126     797    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_id_stage_i/decoder_i/g13008/ZN                            -       I->ZN  R     INVD1BWP          7 11.5   242   195     992    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_id_stage_i/decoder_i/g12844/ZN                            -       A2->ZN F     OAI31D1BWP        1  2.4   130   174    1166    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_id_stage_i/decoder_i/g12795/ZN                            -       C->ZN  R     AOI211XD0BWP      1  2.3   238   235    1401    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_id_stage_i/decoder_i/g12773/Z                             -       A1->Z  R     AN4D0BWP          1  5.3   221   422    1824    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_id_stage_i/decoder_i/g12725/ZN                            -       A2->ZN F     CKND2D8BWP       16 24.7   118   183    2006    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_ex_block_i_alu_i/g62919/ZN                                -       I->ZN  R     CKND2BWP          4  6.7    92   106    2112    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_ex_block_i_alu_i/g62879/Z                                 -       A3->Z  R     OR3XD1BWP         5  8.2   172   174    2286    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_ex_block_i_alu_i/g62874/Z                                 -       C->Z   R     OA211D1BWP        1  3.0    83   246    2532    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_ex_block_i_alu_i/g62873/Z                                 -       A1->Z  R     AN4D4BWP         33 44.9   246   311    2843    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_ex_block_i_alu_i/g62871/Z                                 -       A1->Z  R     AN2D4BWP         33 50.7   259   310    3153    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_ex_block_i_alu_i/g62870/ZN                                -       I->ZN  F     CKND1BWP          1  2.9    94   155    3308    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_ex_block_i_alu_i/add_621_53_g794/CO                       -       A->CO  F     FA1D1BWP          1  2.9    65   325    3632    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_ex_block_i_alu_i/add_621_53_g793/CO                       -       CI->CO F     FA1D1BWP          1  2.9    65   166    3798    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_ex_block_i_alu_i/add_621_53_g792/CO                       -       CI->CO F     FA1D2BWP          1  2.9    60   170    3968    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_ex_block_i_alu_i/add_621_53_g791/CO                       -       CI->CO F     FA1D2BWP          1  2.9    60   167    4136    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_ex_block_i_alu_i/add_621_53_g790/CO                       -       CI->CO F     FA1D2BWP          1  2.9    60   168    4303    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_ex_block_i_alu_i/add_621_53_g789/CO                       -       CI->CO F     FA1D2BWP          1  2.9    60   167    4471    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_ex_block_i_alu_i/add_621_53_g788/CO                       -       CI->CO F     FA1D2BWP          1  2.9    60   167    4638    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_ex_block_i_alu_i/add_621_53_g787/CO                       -       CI->CO F     FA1D2BWP          1  2.9    60   167    4805    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_ex_block_i_alu_i/add_621_53_g786/CO                       -       CI->CO F     FA1D2BWP          1  2.9    60   167    4973    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_ex_block_i_alu_i/add_621_53_g785/CO                       -       CI->CO F     FA1D2BWP          1  2.9    60   167    5140    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_ex_block_i_alu_i/add_621_53_g784/CO                       -       CI->CO F     FA1D1BWP          1  2.9    65   163    5303    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_ex_block_i_alu_i/add_621_53_g783/CO                       -       CI->CO F     FA1D1BWP          1  2.9    65   166    5469    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_ex_block_i_alu_i/add_621_53_g782/CO                       -       CI->CO F     FA1D1BWP          1  2.9    65   166    5635    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_ex_block_i_alu_i/add_621_53_g781/CO                       -       CI->CO F     FA1D1BWP          1  2.9    65   166    5801    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_ex_block_i_alu_i/add_621_53_g780/CO                       -       CI->CO F     FA1D1BWP          1  2.9    65   166    5967    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_ex_block_i_alu_i/add_621_53_g779/CO                       -       CI->CO F     FA1D1BWP          1  2.9    65   166    6133    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_ex_block_i_alu_i/add_621_53_g778/CO                       -       CI->CO F     FA1D1BWP          1  2.9    65   166    6299    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_ex_block_i_alu_i/add_621_53_g777/CO                       -       CI->CO F     FA1D1BWP          1  2.9    65   166    6465    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_ex_block_i_alu_i/add_621_53_g776/CO                       -       CI->CO F     FA1D1BWP          1  2.9    65   166    6630    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_ex_block_i_alu_i/add_621_53_g775/CO                       -       CI->CO F     FA1D1BWP          1  2.9    65   166    6796    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_ex_block_i_alu_i/add_621_53_g774/CO                       -       CI->CO F     FA1D1BWP          1  2.9    65   166    6962    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_ex_block_i_alu_i/add_621_53_g773/CO                       -       CI->CO F     FA1D1BWP          1  2.9    65   166    7128    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_ex_block_i_alu_i/add_621_53_g772/CO                       -       CI->CO F     FA1D1BWP          1  2.9    65   166    7294    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_ex_block_i_alu_i/add_621_53_g771/CO                       -       CI->CO F     FA1D1BWP          1  2.9    65   166    7460    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_ex_block_i_alu_i/add_621_53_g770/CO                       -       CI->CO F     FA1D1BWP          1  2.9    65   166    7626    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_ex_block_i_alu_i/add_621_53_g769/CO                       -       CI->CO F     FA1D1BWP          1  2.9    65   166    7792    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_ex_block_i_alu_i/add_621_53_g768/CO                       -       CI->CO F     FA1D1BWP          1  2.9    65   166    7958    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_ex_block_i_alu_i/add_621_53_g767/CO                       -       CI->CO F     FA1D1BWP          1  2.9    65   166    8124    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_ex_block_i_alu_i/add_621_53_g766/CO                       -       CI->CO F     FA1D1BWP          1  2.9    65   166    8290    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_ex_block_i_alu_i/add_621_53_g765/CO                       -       CI->CO F     FA1D1BWP          1  2.9    65   166    8455    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_ex_block_i_alu_i/add_621_53_g764/S                        -       CI->S  F     FA1D2BWP          9 14.1   117   229    8685    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_ex_block_i_alu_i/g121776/Z                                -       A4->Z  F     OR4D1BWP          1  2.4    80   255    8939    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_ex_block_i_alu_i/g121010/Z                                -       A4->Z  F     OR4D1BWP          1  2.4    80   238    9178    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_ex_block_i_alu_i/g120795/Z                                -       A4->Z  F     OR4D1BWP          1  2.4    81   238    9416    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_ex_block_i_alu_i/g120740/Z                                -       A4->Z  F     OR4D1BWP          1  2.4    80   239    9655    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_ex_block_i_alu_i/g120626/ZN                               -       A1->ZN R     NR4D0BWP          1  2.5   334   232    9888    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_ex_block_i_alu_i/g120583/Z                                -       A1->Z  R     AN3XD1BWP         5  8.0   171   327   10214    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_ex_block_i_alu_i/g120523/Z                                -       A1->Z  R     AN4D1BWP          1  2.5   104   329   10544    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_ex_block_i_alu_i/g120486/Z                                -       C->Z   R     AO211D1BWP        4  7.4   163   184   10728    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_id_stage_i/g3082/ZN                                       -       B3->ZN F     IND4D1BWP         2  3.8   276   241   10969    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_id_stage_i/g3080/ZN                                       -       A1->ZN R     NR2XD0BWP         1  2.4   166   208   11176    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_id_stage_i/controller_i/g5544/ZN                          -       A1->ZN F     NR3D0BWP          1  2.4   124   144   11320    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_id_stage_i/controller_i/g5537/ZN                          -       A1->ZN R     OAI221D4BWP      34 55.6   281   389   11709    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/g3275/ZN -       I->ZN  F     INVD8BWP         32 50.1   128   194   11903    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/g3212/ZN -       B->ZN  R     OAI211D1BWP       1  2.5   175   117   12020    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/g3195/ZN -       B2->ZN F     IND3D1BWP         3  6.8   322   274   12294    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/g3180/ZN -       A1->ZN R     ND2D1BWP          3  5.3   180   230   12524    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/g4758/ZN                                           -       B1->ZN F     IND2D1BWP         1  2.4   105   136   12659    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/g4754/ZN                                           -       A1->ZN R     NR3D0BWP          1  2.4   222   186   12845    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/g4753/ZN                                           -       A1->ZN R     INR3D0BWP         1  2.3   210   293   13138    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/g4752/Z                                            -       A1->Z  R     AN4D1BWP          2  3.9   128   366   13504    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/g4751/ZN                                           -       B->ZN  F     OAI21D1BWP        3  5.2   173   178   13682    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/g4749/ZN                                           -       A1->ZN F     IND2D1BWP         2  4.5   164   225   13907    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/g4748/ZN                                           -       A1->ZN R     NR2D2BWP         10 15.6   381   299   14206    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/g4745/Z                                            -       A1->Z  R     AO22D2BWP        34 52.5   516   516   14723    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom_u_boot_mem/g66119/ZN                    -       I->ZN  F     INVD3BWP         37 55.5   312   406   15129    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom_u_boot_mem/g66113/Z                     -       A2->Z  F     AN2D1BWP         20 30.2   375   414   15543    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom_u_boot_mem/g66095/ZN                    -       I->ZN  R     CKND1BWP         17 26.4   565   497   16040    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom_u_boot_mem/g66053/Z                     -       A1->Z  R     OR2D1BWP         15 23.4   460   561   16601    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom_u_boot_mem/g65208/ZN                    -       B2->ZN F     OAI22D1BWP        1  2.5   135   298   16899    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom_u_boot_mem/g65106/ZN                    -       B->ZN  R     AOI31D1BWP        1  2.5   220   201   17100    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom_u_boot_mem/g64948/ZN                    -       A3->ZN F     ND4D1BWP          1  2.5   227   248   17348    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom_u_boot_mem/g64892/ZN                    -       B->ZN  R     AOI21D1BWP        1  2.5   185   227   17575    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom_u_boot_mem/g64882/ZN                    -       C->ZN  F     OAI221D1BWP       1  2.4   182   235   17810    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom_u_boot_mem/g64818/ZN                    -       A1->ZN R     NR4D0BWP          1  2.3   310   265   18075    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom_u_boot_mem/g64781/Z                     -       A1->Z  R     AN4D1BWP          1  2.5   107   391   18466    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom_u_boot_mem/g64776/ZN                    -       B->ZN  F     OAI211D1BWP       1  2.4   200   169   18635    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom_u_boot_mem/g64756/Z                     -       A4->Z  F     OR4D1BWP          1  2.4    80   290   18925    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom_u_boot_mem/g64721/ZN                    -       A1->ZN R     NR4D0BWP          1  2.4   316   227   19152    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom_u_boot_mem/g64701/ZN                    -       A1->ZN F     CKND2D1BWP        1  2.4   128   190   19342    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom_u_boot_mem/g64679/ZN                    -       A1->ZN R     NR4D0BWP          1  2.5   321   253   19595    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom_u_boot_mem/g64669/ZN                    -       A1->ZN F     ND4D1BWP          1  2.4   225   259   19854    (-,-) 
  u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_boot_rom_data_bus_rdata_reg[26]/D                <<<     -      F     DFCNQD1BWP        1    -     -     0   19855    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


