
*** Running vivado
    with args -log Main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Main.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Main.tcl -notrace
Command: synth_design -top Main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14832
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1034.883 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Main' [D:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/new/Main.vhd:20]
INFO: [Synth 8-3491] module 'debounce' declared at 'D:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/new/debounce.vhd:6' bound to instance 'debouncer1' of component 'debounce' [D:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/new/Main.vhd:195]
INFO: [Synth 8-638] synthesizing module 'debounce' [D:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/new/debounce.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'debounce' (1#1) [D:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/new/debounce.vhd:13]
INFO: [Synth 8-3491] module 'debounce' declared at 'D:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/new/debounce.vhd:6' bound to instance 'debouncer2' of component 'debounce' [D:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/new/Main.vhd:196]
INFO: [Synth 8-3491] module 'debounce' declared at 'D:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/new/debounce.vhd:6' bound to instance 'debouncer3' of component 'debounce' [D:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/new/Main.vhd:197]
INFO: [Synth 8-3491] module 'debounce' declared at 'D:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/new/debounce.vhd:6' bound to instance 'debouncer4' of component 'debounce' [D:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/new/Main.vhd:198]
INFO: [Synth 8-3491] module 'ROM' declared at 'D:/SSC-LAB/ProiectBun/ProiectBun.runs/synth_1/.Xil/Vivado-20060-DESKTOP-SH7FL3Q/realtime/ROM_stub.v:6' bound to instance 'ROmul' of component 'ROM' [D:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/new/Main.vhd:200]
INFO: [Synth 8-6157] synthesizing module 'ROM' [D:/SSC-LAB/ProiectBun/ProiectBun.runs/synth_1/.Xil/Vivado-20060-DESKTOP-SH7FL3Q/realtime/ROM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ROM' (2#1) [D:/SSC-LAB/ProiectBun/ProiectBun.runs/synth_1/.Xil/Vivado-20060-DESKTOP-SH7FL3Q/realtime/ROM_stub.v:6]
INFO: [Synth 8-3491] module 'mem_filter' declared at 'D:/SSC-LAB/ProiectBun/ProiectBun.runs/synth_1/.Xil/Vivado-20060-DESKTOP-SH7FL3Q/realtime/mem_filter_stub.v:6' bound to instance 'Memorie' of component 'mem_filter' [D:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/new/Main.vhd:202]
INFO: [Synth 8-6157] synthesizing module 'mem_filter' [D:/SSC-LAB/ProiectBun/ProiectBun.runs/synth_1/.Xil/Vivado-20060-DESKTOP-SH7FL3Q/realtime/mem_filter_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_filter' (3#1) [D:/SSC-LAB/ProiectBun/ProiectBun.runs/synth_1/.Xil/Vivado-20060-DESKTOP-SH7FL3Q/realtime/mem_filter_stub.v:6]
INFO: [Synth 8-3491] module 'D_FlipFlop' declared at 'D:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/new/flipflop.vhd:34' bound to instance 'D1' of component 'D_FlipFlop' [D:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/new/Main.vhd:215]
INFO: [Synth 8-638] synthesizing module 'D_FlipFlop' [D:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/new/flipflop.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'D_FlipFlop' (4#1) [D:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/new/flipflop.vhd:42]
INFO: [Synth 8-3491] module 'D_FlipFlop' declared at 'D:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/new/flipflop.vhd:34' bound to instance 'D2' of component 'D_FlipFlop' [D:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/new/Main.vhd:216]
INFO: [Synth 8-3491] module 'VGA' declared at 'D:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/new/VGA.vhd:15' bound to instance 'VGA1' of component 'VGA' [D:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/new/Main.vhd:219]
INFO: [Synth 8-638] synthesizing module 'VGA' [D:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/new/VGA.vhd:32]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'D:/SSC-LAB/ProiectBun/ProiectBun.runs/synth_1/.Xil/Vivado-20060-DESKTOP-SH7FL3Q/realtime/blk_mem_gen_0_stub.v:6' bound to instance 'U3' of component 'blk_mem_gen_0' [D:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/new/VGA.vhd:83]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [D:/SSC-LAB/ProiectBun/ProiectBun.runs/synth_1/.Xil/Vivado-20060-DESKTOP-SH7FL3Q/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (5#1) [D:/SSC-LAB/ProiectBun/ProiectBun.runs/synth_1/.Xil/Vivado-20060-DESKTOP-SH7FL3Q/realtime/blk_mem_gen_0_stub.v:6]
WARNING: [Synth 8-614] signal 'en' is read in the process but is not in the sensitivity list [D:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/new/VGA.vhd:85]
WARNING: [Synth 8-614] signal 'en' is read in the process but is not in the sensitivity list [D:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/new/VGA.vhd:100]
WARNING: [Synth 8-614] signal 'en' is read in the process but is not in the sensitivity list [D:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/new/VGA.vhd:117]
WARNING: [Synth 8-614] signal 'en' is read in the process but is not in the sensitivity list [D:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/new/VGA.vhd:130]
WARNING: [Synth 8-614] signal 'en' is read in the process but is not in the sensitivity list [D:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/new/VGA.vhd:143]
WARNING: [Synth 8-614] signal 'addr1' is read in the process but is not in the sensitivity list [D:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/new/VGA.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'VGA' (6#1) [D:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/new/VGA.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Main' (7#1) [D:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/new/Main.vhd:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1055.141 ; gain = 20.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1055.141 ; gain = 20.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1055.141 ; gain = 20.258
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1055.141 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/ip/blk_mem_gen_0_3/blk_mem_gen_0/mem_filter_in_context.xdc] for cell 'VGA1/U3'
Finished Parsing XDC File [d:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/ip/blk_mem_gen_0_3/blk_mem_gen_0/mem_filter_in_context.xdc] for cell 'VGA1/U3'
Parsing XDC File [d:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/ip/mem_filter_1/mem_filter/mem_filter_in_context.xdc] for cell 'Memorie'
Finished Parsing XDC File [d:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/ip/mem_filter_1/mem_filter/mem_filter_in_context.xdc] for cell 'Memorie'
Parsing XDC File [d:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/ip/ROM/ROM/ROM_in_context.xdc] for cell 'ROmul'
Finished Parsing XDC File [d:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/ip/ROM/ROM/ROM_in_context.xdc] for cell 'ROmul'
Parsing XDC File [D:/SSC-LAB/ProiectBun/ProiectBun.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [D:/SSC-LAB/ProiectBun/ProiectBun.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/SSC-LAB/ProiectBun/ProiectBun.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/SSC-LAB/ProiectBun/ProiectBun.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/SSC-LAB/ProiectBun/ProiectBun.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1168.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1168.766 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1168.766 ; gain = 133.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1168.766 ; gain = 133.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for VGA1/U3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Memorie. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ROmul. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1168.766 ; gain = 133.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1168.766 ; gain = 133.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 7     
	   2 Input   31 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 9     
	   3 Input    6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               24 Bit    Registers := 2     
	               14 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   3 Input   32 Bit        Muxes := 3     
	  36 Input   32 Bit        Muxes := 5     
	   2 Input   24 Bit        Muxes := 3     
	  36 Input   24 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 11    
	  10 Input   14 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 5     
	   2 Input    4 Bit        Muxes := 6     
	  36 Input    4 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	  36 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 1     
	  36 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1168.766 ; gain = 133.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|Main        | sumar      | 64x1          | LUT            | 
|Main        | we_ram     | 64x1          | LUT            | 
|Main        | sumar      | 64x1          | LUT            | 
|Main        | we_ram     | 64x1          | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1168.766 ; gain = 133.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1168.766 ; gain = 133.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1186.059 ; gain = 151.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1191.746 ; gain = 156.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1191.746 ; gain = 156.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1191.746 ; gain = 156.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1191.746 ; gain = 156.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1191.746 ; gain = 156.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1191.746 ; gain = 156.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ROM           |         1|
|2     |mem_filter    |         1|
|3     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |ROM         |     1|
|2     |blk_mem_gen |     1|
|3     |mem_filter  |     1|
|4     |BUFG        |     2|
|5     |CARRY4      |   122|
|6     |LUT1        |    48|
|7     |LUT2        |   407|
|8     |LUT3        |    69|
|9     |LUT4        |    54|
|10    |LUT5        |    92|
|11    |LUT6        |   173|
|12    |FDCE        |    78|
|13    |FDPE        |    14|
|14    |FDRE        |   206|
|15    |LDC         |    14|
|16    |IBUF        |     5|
|17    |OBUF        |    14|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1191.746 ; gain = 156.863
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 1191.746 ; gain = 43.238
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1191.746 ; gain = 156.863
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1203.809 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 136 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1203.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  LDC => LDCE: 14 instances

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 1203.809 ; gain = 168.926
INFO: [Common 17-1381] The checkpoint 'D:/SSC-LAB/ProiectBun/ProiectBun.runs/synth_1/Main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Main_utilization_synth.rpt -pb Main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan  5 13:23:32 2021...
