
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//fincore_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401788 <.init>:
  401788:	stp	x29, x30, [sp, #-16]!
  40178c:	mov	x29, sp
  401790:	bl	401c40 <ferror@plt+0x60>
  401794:	ldp	x29, x30, [sp], #16
  401798:	ret

Disassembly of section .plt:

00000000004017a0 <memcpy@plt-0x20>:
  4017a0:	stp	x16, x30, [sp, #-16]!
  4017a4:	adrp	x16, 416000 <ferror@plt+0x14420>
  4017a8:	ldr	x17, [x16, #4088]
  4017ac:	add	x16, x16, #0xff8
  4017b0:	br	x17
  4017b4:	nop
  4017b8:	nop
  4017bc:	nop

00000000004017c0 <memcpy@plt>:
  4017c0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4017c4:	ldr	x17, [x16]
  4017c8:	add	x16, x16, #0x0
  4017cc:	br	x17

00000000004017d0 <scols_column_set_json_type@plt>:
  4017d0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4017d4:	ldr	x17, [x16, #8]
  4017d8:	add	x16, x16, #0x8
  4017dc:	br	x17

00000000004017e0 <_exit@plt>:
  4017e0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4017e4:	ldr	x17, [x16, #16]
  4017e8:	add	x16, x16, #0x10
  4017ec:	br	x17

00000000004017f0 <strtoul@plt>:
  4017f0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4017f4:	ldr	x17, [x16, #24]
  4017f8:	add	x16, x16, #0x18
  4017fc:	br	x17

0000000000401800 <strlen@plt>:
  401800:	adrp	x16, 417000 <ferror@plt+0x15420>
  401804:	ldr	x17, [x16, #32]
  401808:	add	x16, x16, #0x20
  40180c:	br	x17

0000000000401810 <fputs@plt>:
  401810:	adrp	x16, 417000 <ferror@plt+0x15420>
  401814:	ldr	x17, [x16, #40]
  401818:	add	x16, x16, #0x28
  40181c:	br	x17

0000000000401820 <scols_line_set_data@plt>:
  401820:	adrp	x16, 417000 <ferror@plt+0x15420>
  401824:	ldr	x17, [x16, #48]
  401828:	add	x16, x16, #0x30
  40182c:	br	x17

0000000000401830 <exit@plt>:
  401830:	adrp	x16, 417000 <ferror@plt+0x15420>
  401834:	ldr	x17, [x16, #56]
  401838:	add	x16, x16, #0x38
  40183c:	br	x17

0000000000401840 <dup@plt>:
  401840:	adrp	x16, 417000 <ferror@plt+0x15420>
  401844:	ldr	x17, [x16, #64]
  401848:	add	x16, x16, #0x40
  40184c:	br	x17

0000000000401850 <scols_line_refer_data@plt>:
  401850:	adrp	x16, 417000 <ferror@plt+0x15420>
  401854:	ldr	x17, [x16, #72]
  401858:	add	x16, x16, #0x48
  40185c:	br	x17

0000000000401860 <strtoimax@plt>:
  401860:	adrp	x16, 417000 <ferror@plt+0x15420>
  401864:	ldr	x17, [x16, #80]
  401868:	add	x16, x16, #0x50
  40186c:	br	x17

0000000000401870 <scols_table_set_name@plt>:
  401870:	adrp	x16, 417000 <ferror@plt+0x15420>
  401874:	ldr	x17, [x16, #88]
  401878:	add	x16, x16, #0x58
  40187c:	br	x17

0000000000401880 <strtod@plt>:
  401880:	adrp	x16, 417000 <ferror@plt+0x15420>
  401884:	ldr	x17, [x16, #96]
  401888:	add	x16, x16, #0x60
  40188c:	br	x17

0000000000401890 <scols_table_enable_noheadings@plt>:
  401890:	adrp	x16, 417000 <ferror@plt+0x15420>
  401894:	ldr	x17, [x16, #104]
  401898:	add	x16, x16, #0x68
  40189c:	br	x17

00000000004018a0 <scols_table_new_column@plt>:
  4018a0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4018a4:	ldr	x17, [x16, #112]
  4018a8:	add	x16, x16, #0x70
  4018ac:	br	x17

00000000004018b0 <__cxa_atexit@plt>:
  4018b0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4018b4:	ldr	x17, [x16, #120]
  4018b8:	add	x16, x16, #0x78
  4018bc:	br	x17

00000000004018c0 <fputc@plt>:
  4018c0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4018c4:	ldr	x17, [x16, #128]
  4018c8:	add	x16, x16, #0x80
  4018cc:	br	x17

00000000004018d0 <scols_table_enable_raw@plt>:
  4018d0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4018d4:	ldr	x17, [x16, #136]
  4018d8:	add	x16, x16, #0x88
  4018dc:	br	x17

00000000004018e0 <snprintf@plt>:
  4018e0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4018e4:	ldr	x17, [x16, #144]
  4018e8:	add	x16, x16, #0x90
  4018ec:	br	x17

00000000004018f0 <localeconv@plt>:
  4018f0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4018f4:	ldr	x17, [x16, #152]
  4018f8:	add	x16, x16, #0x98
  4018fc:	br	x17

0000000000401900 <fileno@plt>:
  401900:	adrp	x16, 417000 <ferror@plt+0x15420>
  401904:	ldr	x17, [x16, #160]
  401908:	add	x16, x16, #0xa0
  40190c:	br	x17

0000000000401910 <malloc@plt>:
  401910:	adrp	x16, 417000 <ferror@plt+0x15420>
  401914:	ldr	x17, [x16, #168]
  401918:	add	x16, x16, #0xa8
  40191c:	br	x17

0000000000401920 <open@plt>:
  401920:	adrp	x16, 417000 <ferror@plt+0x15420>
  401924:	ldr	x17, [x16, #176]
  401928:	add	x16, x16, #0xb0
  40192c:	br	x17

0000000000401930 <strncmp@plt>:
  401930:	adrp	x16, 417000 <ferror@plt+0x15420>
  401934:	ldr	x17, [x16, #184]
  401938:	add	x16, x16, #0xb8
  40193c:	br	x17

0000000000401940 <bindtextdomain@plt>:
  401940:	adrp	x16, 417000 <ferror@plt+0x15420>
  401944:	ldr	x17, [x16, #192]
  401948:	add	x16, x16, #0xc0
  40194c:	br	x17

0000000000401950 <__libc_start_main@plt>:
  401950:	adrp	x16, 417000 <ferror@plt+0x15420>
  401954:	ldr	x17, [x16, #200]
  401958:	add	x16, x16, #0xc8
  40195c:	br	x17

0000000000401960 <fgetc@plt>:
  401960:	adrp	x16, 417000 <ferror@plt+0x15420>
  401964:	ldr	x17, [x16, #208]
  401968:	add	x16, x16, #0xd0
  40196c:	br	x17

0000000000401970 <scols_new_table@plt>:
  401970:	adrp	x16, 417000 <ferror@plt+0x15420>
  401974:	ldr	x17, [x16, #216]
  401978:	add	x16, x16, #0xd8
  40197c:	br	x17

0000000000401980 <mincore@plt>:
  401980:	adrp	x16, 417000 <ferror@plt+0x15420>
  401984:	ldr	x17, [x16, #224]
  401988:	add	x16, x16, #0xe0
  40198c:	br	x17

0000000000401990 <getpagesize@plt>:
  401990:	adrp	x16, 417000 <ferror@plt+0x15420>
  401994:	ldr	x17, [x16, #232]
  401998:	add	x16, x16, #0xe8
  40199c:	br	x17

00000000004019a0 <strdup@plt>:
  4019a0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4019a4:	ldr	x17, [x16, #240]
  4019a8:	add	x16, x16, #0xf0
  4019ac:	br	x17

00000000004019b0 <scols_table_new_line@plt>:
  4019b0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4019b4:	ldr	x17, [x16, #248]
  4019b8:	add	x16, x16, #0xf8
  4019bc:	br	x17

00000000004019c0 <scols_unref_table@plt>:
  4019c0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4019c4:	ldr	x17, [x16, #256]
  4019c8:	add	x16, x16, #0x100
  4019cc:	br	x17

00000000004019d0 <close@plt>:
  4019d0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4019d4:	ldr	x17, [x16, #264]
  4019d8:	add	x16, x16, #0x108
  4019dc:	br	x17

00000000004019e0 <__gmon_start__@plt>:
  4019e0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4019e4:	ldr	x17, [x16, #272]
  4019e8:	add	x16, x16, #0x110
  4019ec:	br	x17

00000000004019f0 <strtoumax@plt>:
  4019f0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4019f4:	ldr	x17, [x16, #280]
  4019f8:	add	x16, x16, #0x118
  4019fc:	br	x17

0000000000401a00 <abort@plt>:
  401a00:	adrp	x16, 417000 <ferror@plt+0x15420>
  401a04:	ldr	x17, [x16, #288]
  401a08:	add	x16, x16, #0x120
  401a0c:	br	x17

0000000000401a10 <textdomain@plt>:
  401a10:	adrp	x16, 417000 <ferror@plt+0x15420>
  401a14:	ldr	x17, [x16, #296]
  401a18:	add	x16, x16, #0x128
  401a1c:	br	x17

0000000000401a20 <getopt_long@plt>:
  401a20:	adrp	x16, 417000 <ferror@plt+0x15420>
  401a24:	ldr	x17, [x16, #304]
  401a28:	add	x16, x16, #0x130
  401a2c:	br	x17

0000000000401a30 <strcmp@plt>:
  401a30:	adrp	x16, 417000 <ferror@plt+0x15420>
  401a34:	ldr	x17, [x16, #312]
  401a38:	add	x16, x16, #0x138
  401a3c:	br	x17

0000000000401a40 <warn@plt>:
  401a40:	adrp	x16, 417000 <ferror@plt+0x15420>
  401a44:	ldr	x17, [x16, #320]
  401a48:	add	x16, x16, #0x140
  401a4c:	br	x17

0000000000401a50 <__ctype_b_loc@plt>:
  401a50:	adrp	x16, 417000 <ferror@plt+0x15420>
  401a54:	ldr	x17, [x16, #328]
  401a58:	add	x16, x16, #0x148
  401a5c:	br	x17

0000000000401a60 <mmap@plt>:
  401a60:	adrp	x16, 417000 <ferror@plt+0x15420>
  401a64:	ldr	x17, [x16, #336]
  401a68:	add	x16, x16, #0x150
  401a6c:	br	x17

0000000000401a70 <strtol@plt>:
  401a70:	adrp	x16, 417000 <ferror@plt+0x15420>
  401a74:	ldr	x17, [x16, #344]
  401a78:	add	x16, x16, #0x158
  401a7c:	br	x17

0000000000401a80 <free@plt>:
  401a80:	adrp	x16, 417000 <ferror@plt+0x15420>
  401a84:	ldr	x17, [x16, #352]
  401a88:	add	x16, x16, #0x160
  401a8c:	br	x17

0000000000401a90 <scols_table_enable_json@plt>:
  401a90:	adrp	x16, 417000 <ferror@plt+0x15420>
  401a94:	ldr	x17, [x16, #360]
  401a98:	add	x16, x16, #0x168
  401a9c:	br	x17

0000000000401aa0 <strncasecmp@plt>:
  401aa0:	adrp	x16, 417000 <ferror@plt+0x15420>
  401aa4:	ldr	x17, [x16, #368]
  401aa8:	add	x16, x16, #0x170
  401aac:	br	x17

0000000000401ab0 <vasprintf@plt>:
  401ab0:	adrp	x16, 417000 <ferror@plt+0x15420>
  401ab4:	ldr	x17, [x16, #376]
  401ab8:	add	x16, x16, #0x178
  401abc:	br	x17

0000000000401ac0 <strndup@plt>:
  401ac0:	adrp	x16, 417000 <ferror@plt+0x15420>
  401ac4:	ldr	x17, [x16, #384]
  401ac8:	add	x16, x16, #0x180
  401acc:	br	x17

0000000000401ad0 <strspn@plt>:
  401ad0:	adrp	x16, 417000 <ferror@plt+0x15420>
  401ad4:	ldr	x17, [x16, #392]
  401ad8:	add	x16, x16, #0x188
  401adc:	br	x17

0000000000401ae0 <strchr@plt>:
  401ae0:	adrp	x16, 417000 <ferror@plt+0x15420>
  401ae4:	ldr	x17, [x16, #400]
  401ae8:	add	x16, x16, #0x190
  401aec:	br	x17

0000000000401af0 <munmap@plt>:
  401af0:	adrp	x16, 417000 <ferror@plt+0x15420>
  401af4:	ldr	x17, [x16, #408]
  401af8:	add	x16, x16, #0x198
  401afc:	br	x17

0000000000401b00 <fflush@plt>:
  401b00:	adrp	x16, 417000 <ferror@plt+0x15420>
  401b04:	ldr	x17, [x16, #416]
  401b08:	add	x16, x16, #0x1a0
  401b0c:	br	x17

0000000000401b10 <scols_print_table@plt>:
  401b10:	adrp	x16, 417000 <ferror@plt+0x15420>
  401b14:	ldr	x17, [x16, #424]
  401b18:	add	x16, x16, #0x1a8
  401b1c:	br	x17

0000000000401b20 <warnx@plt>:
  401b20:	adrp	x16, 417000 <ferror@plt+0x15420>
  401b24:	ldr	x17, [x16, #432]
  401b28:	add	x16, x16, #0x1b0
  401b2c:	br	x17

0000000000401b30 <__fxstat@plt>:
  401b30:	adrp	x16, 417000 <ferror@plt+0x15420>
  401b34:	ldr	x17, [x16, #440]
  401b38:	add	x16, x16, #0x1b8
  401b3c:	br	x17

0000000000401b40 <errx@plt>:
  401b40:	adrp	x16, 417000 <ferror@plt+0x15420>
  401b44:	ldr	x17, [x16, #448]
  401b48:	add	x16, x16, #0x1c0
  401b4c:	br	x17

0000000000401b50 <strcspn@plt>:
  401b50:	adrp	x16, 417000 <ferror@plt+0x15420>
  401b54:	ldr	x17, [x16, #456]
  401b58:	add	x16, x16, #0x1c8
  401b5c:	br	x17

0000000000401b60 <printf@plt>:
  401b60:	adrp	x16, 417000 <ferror@plt+0x15420>
  401b64:	ldr	x17, [x16, #464]
  401b68:	add	x16, x16, #0x1d0
  401b6c:	br	x17

0000000000401b70 <__assert_fail@plt>:
  401b70:	adrp	x16, 417000 <ferror@plt+0x15420>
  401b74:	ldr	x17, [x16, #472]
  401b78:	add	x16, x16, #0x1d8
  401b7c:	br	x17

0000000000401b80 <__errno_location@plt>:
  401b80:	adrp	x16, 417000 <ferror@plt+0x15420>
  401b84:	ldr	x17, [x16, #480]
  401b88:	add	x16, x16, #0x1e0
  401b8c:	br	x17

0000000000401b90 <gettext@plt>:
  401b90:	adrp	x16, 417000 <ferror@plt+0x15420>
  401b94:	ldr	x17, [x16, #488]
  401b98:	add	x16, x16, #0x1e8
  401b9c:	br	x17

0000000000401ba0 <fprintf@plt>:
  401ba0:	adrp	x16, 417000 <ferror@plt+0x15420>
  401ba4:	ldr	x17, [x16, #496]
  401ba8:	add	x16, x16, #0x1f0
  401bac:	br	x17

0000000000401bb0 <scols_init_debug@plt>:
  401bb0:	adrp	x16, 417000 <ferror@plt+0x15420>
  401bb4:	ldr	x17, [x16, #504]
  401bb8:	add	x16, x16, #0x1f8
  401bbc:	br	x17

0000000000401bc0 <err@plt>:
  401bc0:	adrp	x16, 417000 <ferror@plt+0x15420>
  401bc4:	ldr	x17, [x16, #512]
  401bc8:	add	x16, x16, #0x200
  401bcc:	br	x17

0000000000401bd0 <setlocale@plt>:
  401bd0:	adrp	x16, 417000 <ferror@plt+0x15420>
  401bd4:	ldr	x17, [x16, #520]
  401bd8:	add	x16, x16, #0x208
  401bdc:	br	x17

0000000000401be0 <ferror@plt>:
  401be0:	adrp	x16, 417000 <ferror@plt+0x15420>
  401be4:	ldr	x17, [x16, #528]
  401be8:	add	x16, x16, #0x210
  401bec:	br	x17

Disassembly of section .text:

0000000000401bf0 <.text>:
  401bf0:	mov	x29, #0x0                   	// #0
  401bf4:	mov	x30, #0x0                   	// #0
  401bf8:	mov	x5, x0
  401bfc:	ldr	x1, [sp]
  401c00:	add	x2, sp, #0x8
  401c04:	mov	x6, sp
  401c08:	movz	x0, #0x0, lsl #48
  401c0c:	movk	x0, #0x0, lsl #32
  401c10:	movk	x0, #0x40, lsl #16
  401c14:	movk	x0, #0x28e4
  401c18:	movz	x3, #0x0, lsl #48
  401c1c:	movk	x3, #0x0, lsl #32
  401c20:	movk	x3, #0x40, lsl #16
  401c24:	movk	x3, #0x5a98
  401c28:	movz	x4, #0x0, lsl #48
  401c2c:	movk	x4, #0x0, lsl #32
  401c30:	movk	x4, #0x40, lsl #16
  401c34:	movk	x4, #0x5b18
  401c38:	bl	401950 <__libc_start_main@plt>
  401c3c:	bl	401a00 <abort@plt>
  401c40:	adrp	x0, 416000 <ferror@plt+0x14420>
  401c44:	ldr	x0, [x0, #4064]
  401c48:	cbz	x0, 401c50 <ferror@plt+0x70>
  401c4c:	b	4019e0 <__gmon_start__@plt>
  401c50:	ret
  401c54:	stp	x29, x30, [sp, #-32]!
  401c58:	mov	x29, sp
  401c5c:	adrp	x0, 417000 <ferror@plt+0x15420>
  401c60:	add	x0, x0, #0x2e0
  401c64:	str	x0, [sp, #24]
  401c68:	ldr	x0, [sp, #24]
  401c6c:	str	x0, [sp, #24]
  401c70:	ldr	x1, [sp, #24]
  401c74:	adrp	x0, 417000 <ferror@plt+0x15420>
  401c78:	add	x0, x0, #0x2e0
  401c7c:	cmp	x1, x0
  401c80:	b.eq	401cbc <ferror@plt+0xdc>  // b.none
  401c84:	adrp	x0, 405000 <ferror@plt+0x3420>
  401c88:	add	x0, x0, #0xb58
  401c8c:	ldr	x0, [x0]
  401c90:	str	x0, [sp, #16]
  401c94:	ldr	x0, [sp, #16]
  401c98:	str	x0, [sp, #16]
  401c9c:	ldr	x0, [sp, #16]
  401ca0:	cmp	x0, #0x0
  401ca4:	b.eq	401cc0 <ferror@plt+0xe0>  // b.none
  401ca8:	ldr	x1, [sp, #16]
  401cac:	adrp	x0, 417000 <ferror@plt+0x15420>
  401cb0:	add	x0, x0, #0x2e0
  401cb4:	blr	x1
  401cb8:	b	401cc0 <ferror@plt+0xe0>
  401cbc:	nop
  401cc0:	ldp	x29, x30, [sp], #32
  401cc4:	ret
  401cc8:	stp	x29, x30, [sp, #-48]!
  401ccc:	mov	x29, sp
  401cd0:	adrp	x0, 417000 <ferror@plt+0x15420>
  401cd4:	add	x0, x0, #0x2e0
  401cd8:	str	x0, [sp, #40]
  401cdc:	ldr	x0, [sp, #40]
  401ce0:	str	x0, [sp, #40]
  401ce4:	ldr	x1, [sp, #40]
  401ce8:	adrp	x0, 417000 <ferror@plt+0x15420>
  401cec:	add	x0, x0, #0x2e0
  401cf0:	sub	x0, x1, x0
  401cf4:	asr	x0, x0, #3
  401cf8:	lsr	x1, x0, #63
  401cfc:	add	x0, x1, x0
  401d00:	asr	x0, x0, #1
  401d04:	str	x0, [sp, #32]
  401d08:	ldr	x0, [sp, #32]
  401d0c:	cmp	x0, #0x0
  401d10:	b.eq	401d50 <ferror@plt+0x170>  // b.none
  401d14:	adrp	x0, 405000 <ferror@plt+0x3420>
  401d18:	add	x0, x0, #0xb60
  401d1c:	ldr	x0, [x0]
  401d20:	str	x0, [sp, #24]
  401d24:	ldr	x0, [sp, #24]
  401d28:	str	x0, [sp, #24]
  401d2c:	ldr	x0, [sp, #24]
  401d30:	cmp	x0, #0x0
  401d34:	b.eq	401d54 <ferror@plt+0x174>  // b.none
  401d38:	ldr	x2, [sp, #24]
  401d3c:	ldr	x1, [sp, #32]
  401d40:	adrp	x0, 417000 <ferror@plt+0x15420>
  401d44:	add	x0, x0, #0x2e0
  401d48:	blr	x2
  401d4c:	b	401d54 <ferror@plt+0x174>
  401d50:	nop
  401d54:	ldp	x29, x30, [sp], #48
  401d58:	ret
  401d5c:	stp	x29, x30, [sp, #-16]!
  401d60:	mov	x29, sp
  401d64:	adrp	x0, 417000 <ferror@plt+0x15420>
  401d68:	add	x0, x0, #0x308
  401d6c:	ldrb	w0, [x0]
  401d70:	and	x0, x0, #0xff
  401d74:	cmp	x0, #0x0
  401d78:	b.ne	401d94 <ferror@plt+0x1b4>  // b.any
  401d7c:	bl	401c54 <ferror@plt+0x74>
  401d80:	adrp	x0, 417000 <ferror@plt+0x15420>
  401d84:	add	x0, x0, #0x308
  401d88:	mov	w1, #0x1                   	// #1
  401d8c:	strb	w1, [x0]
  401d90:	b	401d98 <ferror@plt+0x1b8>
  401d94:	nop
  401d98:	ldp	x29, x30, [sp], #16
  401d9c:	ret
  401da0:	stp	x29, x30, [sp, #-16]!
  401da4:	mov	x29, sp
  401da8:	bl	401cc8 <ferror@plt+0xe8>
  401dac:	nop
  401db0:	ldp	x29, x30, [sp], #16
  401db4:	ret
  401db8:	stp	x29, x30, [sp, #-48]!
  401dbc:	mov	x29, sp
  401dc0:	str	x0, [sp, #24]
  401dc4:	bl	401b80 <__errno_location@plt>
  401dc8:	str	wzr, [x0]
  401dcc:	ldr	x0, [sp, #24]
  401dd0:	bl	401be0 <ferror@plt>
  401dd4:	cmp	w0, #0x0
  401dd8:	b.ne	401e34 <ferror@plt+0x254>  // b.any
  401ddc:	ldr	x0, [sp, #24]
  401de0:	bl	401b00 <fflush@plt>
  401de4:	cmp	w0, #0x0
  401de8:	b.ne	401e34 <ferror@plt+0x254>  // b.any
  401dec:	ldr	x0, [sp, #24]
  401df0:	bl	401900 <fileno@plt>
  401df4:	str	w0, [sp, #44]
  401df8:	ldr	w0, [sp, #44]
  401dfc:	cmp	w0, #0x0
  401e00:	b.lt	401e3c <ferror@plt+0x25c>  // b.tstop
  401e04:	ldr	w0, [sp, #44]
  401e08:	bl	401840 <dup@plt>
  401e0c:	str	w0, [sp, #44]
  401e10:	ldr	w0, [sp, #44]
  401e14:	cmp	w0, #0x0
  401e18:	b.lt	401e3c <ferror@plt+0x25c>  // b.tstop
  401e1c:	ldr	w0, [sp, #44]
  401e20:	bl	4019d0 <close@plt>
  401e24:	cmp	w0, #0x0
  401e28:	b.ne	401e3c <ferror@plt+0x25c>  // b.any
  401e2c:	mov	w0, #0x0                   	// #0
  401e30:	b	401e5c <ferror@plt+0x27c>
  401e34:	nop
  401e38:	b	401e40 <ferror@plt+0x260>
  401e3c:	nop
  401e40:	bl	401b80 <__errno_location@plt>
  401e44:	ldr	w0, [x0]
  401e48:	cmp	w0, #0x9
  401e4c:	b.ne	401e58 <ferror@plt+0x278>  // b.any
  401e50:	mov	w0, #0x0                   	// #0
  401e54:	b	401e5c <ferror@plt+0x27c>
  401e58:	mov	w0, #0xffffffff            	// #-1
  401e5c:	ldp	x29, x30, [sp], #48
  401e60:	ret
  401e64:	stp	x29, x30, [sp, #-16]!
  401e68:	mov	x29, sp
  401e6c:	adrp	x0, 417000 <ferror@plt+0x15420>
  401e70:	add	x0, x0, #0x2f8
  401e74:	ldr	x0, [x0]
  401e78:	bl	401db8 <ferror@plt+0x1d8>
  401e7c:	cmp	w0, #0x0
  401e80:	b.eq	401ed0 <ferror@plt+0x2f0>  // b.none
  401e84:	bl	401b80 <__errno_location@plt>
  401e88:	ldr	w0, [x0]
  401e8c:	cmp	w0, #0x20
  401e90:	b.eq	401ed0 <ferror@plt+0x2f0>  // b.none
  401e94:	bl	401b80 <__errno_location@plt>
  401e98:	ldr	w0, [x0]
  401e9c:	cmp	w0, #0x0
  401ea0:	b.eq	401eb8 <ferror@plt+0x2d8>  // b.none
  401ea4:	adrp	x0, 405000 <ferror@plt+0x3420>
  401ea8:	add	x0, x0, #0xb68
  401eac:	bl	401b90 <gettext@plt>
  401eb0:	bl	401a40 <warn@plt>
  401eb4:	b	401ec8 <ferror@plt+0x2e8>
  401eb8:	adrp	x0, 405000 <ferror@plt+0x3420>
  401ebc:	add	x0, x0, #0xb68
  401ec0:	bl	401b90 <gettext@plt>
  401ec4:	bl	401b20 <warnx@plt>
  401ec8:	mov	w0, #0x1                   	// #1
  401ecc:	bl	4017e0 <_exit@plt>
  401ed0:	adrp	x0, 417000 <ferror@plt+0x15420>
  401ed4:	add	x0, x0, #0x2e0
  401ed8:	ldr	x0, [x0]
  401edc:	bl	401db8 <ferror@plt+0x1d8>
  401ee0:	cmp	w0, #0x0
  401ee4:	b.eq	401ef0 <ferror@plt+0x310>  // b.none
  401ee8:	mov	w0, #0x1                   	// #1
  401eec:	bl	4017e0 <_exit@plt>
  401ef0:	nop
  401ef4:	ldp	x29, x30, [sp], #16
  401ef8:	ret
  401efc:	stp	x29, x30, [sp, #-16]!
  401f00:	mov	x29, sp
  401f04:	adrp	x0, 401000 <memcpy@plt-0x7c0>
  401f08:	add	x0, x0, #0xe64
  401f0c:	bl	405b20 <ferror@plt+0x3f40>
  401f10:	nop
  401f14:	ldp	x29, x30, [sp], #16
  401f18:	ret
  401f1c:	stp	x29, x30, [sp, #-288]!
  401f20:	mov	x29, sp
  401f24:	str	x0, [sp, #56]
  401f28:	str	x1, [sp, #48]
  401f2c:	str	x2, [sp, #240]
  401f30:	str	x3, [sp, #248]
  401f34:	str	x4, [sp, #256]
  401f38:	str	x5, [sp, #264]
  401f3c:	str	x6, [sp, #272]
  401f40:	str	x7, [sp, #280]
  401f44:	str	q0, [sp, #112]
  401f48:	str	q1, [sp, #128]
  401f4c:	str	q2, [sp, #144]
  401f50:	str	q3, [sp, #160]
  401f54:	str	q4, [sp, #176]
  401f58:	str	q5, [sp, #192]
  401f5c:	str	q6, [sp, #208]
  401f60:	str	q7, [sp, #224]
  401f64:	add	x0, sp, #0x120
  401f68:	str	x0, [sp, #72]
  401f6c:	add	x0, sp, #0x120
  401f70:	str	x0, [sp, #80]
  401f74:	add	x0, sp, #0xf0
  401f78:	str	x0, [sp, #88]
  401f7c:	mov	w0, #0xffffffd0            	// #-48
  401f80:	str	w0, [sp, #96]
  401f84:	mov	w0, #0xffffff80            	// #-128
  401f88:	str	w0, [sp, #100]
  401f8c:	add	x2, sp, #0x10
  401f90:	add	x3, sp, #0x48
  401f94:	ldp	x0, x1, [x3]
  401f98:	stp	x0, x1, [x2]
  401f9c:	ldp	x0, x1, [x3, #16]
  401fa0:	stp	x0, x1, [x2, #16]
  401fa4:	add	x0, sp, #0x10
  401fa8:	mov	x2, x0
  401fac:	ldr	x1, [sp, #48]
  401fb0:	ldr	x0, [sp, #56]
  401fb4:	bl	401ab0 <vasprintf@plt>
  401fb8:	str	w0, [sp, #108]
  401fbc:	ldr	w0, [sp, #108]
  401fc0:	cmp	w0, #0x0
  401fc4:	b.ge	401fd8 <ferror@plt+0x3f8>  // b.tcont
  401fc8:	adrp	x0, 405000 <ferror@plt+0x3420>
  401fcc:	add	x1, x0, #0xb78
  401fd0:	mov	w0, #0x1                   	// #1
  401fd4:	bl	401bc0 <err@plt>
  401fd8:	ldr	w0, [sp, #108]
  401fdc:	ldp	x29, x30, [sp], #288
  401fe0:	ret
  401fe4:	stp	x29, x30, [sp, #-48]!
  401fe8:	mov	x29, sp
  401fec:	str	x0, [sp, #24]
  401ff0:	str	x1, [sp, #16]
  401ff4:	str	xzr, [sp, #40]
  401ff8:	b	40205c <ferror@plt+0x47c>
  401ffc:	adrp	x0, 417000 <ferror@plt+0x15420>
  402000:	add	x1, x0, #0x228
  402004:	ldr	x0, [sp, #40]
  402008:	lsl	x0, x0, #5
  40200c:	add	x0, x1, x0
  402010:	ldr	x0, [x0]
  402014:	str	x0, [sp, #32]
  402018:	ldr	x2, [sp, #16]
  40201c:	ldr	x1, [sp, #32]
  402020:	ldr	x0, [sp, #24]
  402024:	bl	401aa0 <strncasecmp@plt>
  402028:	cmp	w0, #0x0
  40202c:	b.ne	402050 <ferror@plt+0x470>  // b.any
  402030:	ldr	x1, [sp, #32]
  402034:	ldr	x0, [sp, #16]
  402038:	add	x0, x1, x0
  40203c:	ldrsb	w0, [x0]
  402040:	cmp	w0, #0x0
  402044:	b.ne	402050 <ferror@plt+0x470>  // b.any
  402048:	ldr	x0, [sp, #40]
  40204c:	b	402080 <ferror@plt+0x4a0>
  402050:	ldr	x0, [sp, #40]
  402054:	add	x0, x0, #0x1
  402058:	str	x0, [sp, #40]
  40205c:	ldr	x0, [sp, #40]
  402060:	cmp	x0, #0x3
  402064:	b.ls	401ffc <ferror@plt+0x41c>  // b.plast
  402068:	adrp	x0, 405000 <ferror@plt+0x3420>
  40206c:	add	x0, x0, #0xc28
  402070:	bl	401b90 <gettext@plt>
  402074:	ldr	x1, [sp, #24]
  402078:	bl	401b20 <warnx@plt>
  40207c:	mov	w0, #0xffffffff            	// #-1
  402080:	ldp	x29, x30, [sp], #48
  402084:	ret
  402088:	stp	x29, x30, [sp, #-32]!
  40208c:	mov	x29, sp
  402090:	str	w0, [sp, #28]
  402094:	ldr	w0, [sp, #28]
  402098:	cmp	w0, #0x0
  40209c:	b.ge	4020c0 <ferror@plt+0x4e0>  // b.tcont
  4020a0:	adrp	x0, 406000 <ferror@plt+0x4420>
  4020a4:	add	x3, x0, #0x70
  4020a8:	mov	w2, #0x62                  	// #98
  4020ac:	adrp	x0, 405000 <ferror@plt+0x3420>
  4020b0:	add	x1, x0, #0xc40
  4020b4:	adrp	x0, 405000 <ferror@plt+0x3420>
  4020b8:	add	x0, x0, #0xc58
  4020bc:	bl	401b70 <__assert_fail@plt>
  4020c0:	ldrsw	x1, [sp, #28]
  4020c4:	adrp	x0, 417000 <ferror@plt+0x15420>
  4020c8:	add	x0, x0, #0x310
  4020cc:	ldr	x0, [x0]
  4020d0:	cmp	x1, x0
  4020d4:	b.cc	4020f8 <ferror@plt+0x518>  // b.lo, b.ul, b.last
  4020d8:	adrp	x0, 406000 <ferror@plt+0x4420>
  4020dc:	add	x3, x0, #0x70
  4020e0:	mov	w2, #0x63                  	// #99
  4020e4:	adrp	x0, 405000 <ferror@plt+0x3420>
  4020e8:	add	x1, x0, #0xc40
  4020ec:	adrp	x0, 405000 <ferror@plt+0x3420>
  4020f0:	add	x0, x0, #0xc68
  4020f4:	bl	401b70 <__assert_fail@plt>
  4020f8:	adrp	x0, 417000 <ferror@plt+0x15420>
  4020fc:	add	x0, x0, #0x2a8
  402100:	ldrsw	x1, [sp, #28]
  402104:	ldr	w0, [x0, x1, lsl #2]
  402108:	cmp	w0, #0x3
  40210c:	b.le	402130 <ferror@plt+0x550>
  402110:	adrp	x0, 406000 <ferror@plt+0x4420>
  402114:	add	x3, x0, #0x70
  402118:	mov	w2, #0x64                  	// #100
  40211c:	adrp	x0, 405000 <ferror@plt+0x3420>
  402120:	add	x1, x0, #0xc40
  402124:	adrp	x0, 405000 <ferror@plt+0x3420>
  402128:	add	x0, x0, #0xc80
  40212c:	bl	401b70 <__assert_fail@plt>
  402130:	adrp	x0, 417000 <ferror@plt+0x15420>
  402134:	add	x0, x0, #0x2a8
  402138:	ldrsw	x1, [sp, #28]
  40213c:	ldr	w0, [x0, x1, lsl #2]
  402140:	ldp	x29, x30, [sp], #32
  402144:	ret
  402148:	stp	x29, x30, [sp, #-32]!
  40214c:	mov	x29, sp
  402150:	str	w0, [sp, #28]
  402154:	ldr	w0, [sp, #28]
  402158:	bl	402088 <ferror@plt+0x4a8>
  40215c:	sxtw	x0, w0
  402160:	lsl	x1, x0, #5
  402164:	adrp	x0, 417000 <ferror@plt+0x15420>
  402168:	add	x0, x0, #0x228
  40216c:	add	x0, x1, x0
  402170:	ldp	x29, x30, [sp], #32
  402174:	ret
  402178:	stp	x29, x30, [sp, #-96]!
  40217c:	mov	x29, sp
  402180:	str	x0, [sp, #40]
  402184:	str	x1, [sp, #32]
  402188:	str	x2, [sp, #24]
  40218c:	str	x3, [sp, #16]
  402190:	ldr	x0, [sp, #40]
  402194:	cmp	x0, #0x0
  402198:	b.ne	4021bc <ferror@plt+0x5dc>  // b.any
  40219c:	adrp	x0, 406000 <ferror@plt+0x4420>
  4021a0:	add	x3, x0, #0x80
  4021a4:	mov	w2, #0x76                  	// #118
  4021a8:	adrp	x0, 405000 <ferror@plt+0x3420>
  4021ac:	add	x1, x0, #0xc40
  4021b0:	adrp	x0, 405000 <ferror@plt+0x3420>
  4021b4:	add	x0, x0, #0xca8
  4021b8:	bl	401b70 <__assert_fail@plt>
  4021bc:	ldr	x0, [sp, #40]
  4021c0:	ldr	x0, [x0, #8]
  4021c4:	cmp	x0, #0x0
  4021c8:	b.ne	4021ec <ferror@plt+0x60c>  // b.any
  4021cc:	adrp	x0, 406000 <ferror@plt+0x4420>
  4021d0:	add	x3, x0, #0x80
  4021d4:	mov	w2, #0x77                  	// #119
  4021d8:	adrp	x0, 405000 <ferror@plt+0x3420>
  4021dc:	add	x1, x0, #0xc40
  4021e0:	adrp	x0, 405000 <ferror@plt+0x3420>
  4021e4:	add	x0, x0, #0xcb0
  4021e8:	bl	401b70 <__assert_fail@plt>
  4021ec:	ldr	x0, [sp, #40]
  4021f0:	ldr	x0, [x0, #8]
  4021f4:	mov	x1, #0x0                   	// #0
  4021f8:	bl	4019b0 <scols_table_new_line@plt>
  4021fc:	str	x0, [sp, #72]
  402200:	ldr	x0, [sp, #72]
  402204:	cmp	x0, #0x0
  402208:	b.ne	402224 <ferror@plt+0x644>  // b.any
  40220c:	adrp	x0, 405000 <ferror@plt+0x3420>
  402210:	add	x0, x0, #0xcb8
  402214:	bl	401b90 <gettext@plt>
  402218:	mov	x1, x0
  40221c:	mov	w0, #0x1                   	// #1
  402220:	bl	401bc0 <err@plt>
  402224:	str	xzr, [sp, #88]
  402228:	b	4023c8 <ferror@plt+0x7e8>
  40222c:	str	wzr, [sp, #84]
  402230:	ldr	x0, [sp, #88]
  402234:	bl	402088 <ferror@plt+0x4a8>
  402238:	cmp	w0, #0x3
  40223c:	b.eq	4022b8 <ferror@plt+0x6d8>  // b.none
  402240:	cmp	w0, #0x3
  402244:	b.gt	402390 <ferror@plt+0x7b0>
  402248:	cmp	w0, #0x2
  40224c:	b.eq	40226c <ferror@plt+0x68c>  // b.none
  402250:	cmp	w0, #0x2
  402254:	b.gt	402390 <ferror@plt+0x7b0>
  402258:	cmp	w0, #0x0
  40225c:	b.eq	402284 <ferror@plt+0x6a4>  // b.none
  402260:	cmp	w0, #0x1
  402264:	b.eq	40232c <ferror@plt+0x74c>  // b.none
  402268:	b	402390 <ferror@plt+0x7b0>
  40226c:	ldr	x2, [sp, #32]
  402270:	ldr	x1, [sp, #88]
  402274:	ldr	x0, [sp, #72]
  402278:	bl	401820 <scols_line_set_data@plt>
  40227c:	str	w0, [sp, #84]
  402280:	b	402398 <ferror@plt+0x7b8>
  402284:	add	x3, sp, #0x38
  402288:	ldr	x2, [sp, #16]
  40228c:	adrp	x0, 405000 <ferror@plt+0x3420>
  402290:	add	x1, x0, #0xcd8
  402294:	mov	x0, x3
  402298:	bl	401f1c <ferror@plt+0x33c>
  40229c:	ldr	x0, [sp, #56]
  4022a0:	mov	x2, x0
  4022a4:	ldr	x1, [sp, #88]
  4022a8:	ldr	x0, [sp, #72]
  4022ac:	bl	401850 <scols_line_refer_data@plt>
  4022b0:	str	w0, [sp, #84]
  4022b4:	b	402398 <ferror@plt+0x7b8>
  4022b8:	ldr	x0, [sp, #40]
  4022bc:	ldr	x1, [x0]
  4022c0:	ldr	x0, [sp, #16]
  4022c4:	mul	x0, x1, x0
  4022c8:	str	x0, [sp, #64]
  4022cc:	ldr	x0, [sp, #40]
  4022d0:	ldrb	w0, [x0, #16]
  4022d4:	and	w0, w0, #0x1
  4022d8:	and	w0, w0, #0xff
  4022dc:	cmp	w0, #0x0
  4022e0:	b.eq	402300 <ferror@plt+0x720>  // b.none
  4022e4:	add	x3, sp, #0x38
  4022e8:	ldr	x2, [sp, #64]
  4022ec:	adrp	x0, 405000 <ferror@plt+0x3420>
  4022f0:	add	x1, x0, #0xce0
  4022f4:	mov	x0, x3
  4022f8:	bl	401f1c <ferror@plt+0x33c>
  4022fc:	b	402310 <ferror@plt+0x730>
  402300:	ldr	x1, [sp, #64]
  402304:	mov	w0, #0x0                   	// #0
  402308:	bl	404734 <ferror@plt+0x2b54>
  40230c:	str	x0, [sp, #56]
  402310:	ldr	x0, [sp, #56]
  402314:	mov	x2, x0
  402318:	ldr	x1, [sp, #88]
  40231c:	ldr	x0, [sp, #72]
  402320:	bl	401850 <scols_line_refer_data@plt>
  402324:	str	w0, [sp, #84]
  402328:	b	402398 <ferror@plt+0x7b8>
  40232c:	ldr	x0, [sp, #40]
  402330:	ldrb	w0, [x0, #16]
  402334:	and	w0, w0, #0x1
  402338:	and	w0, w0, #0xff
  40233c:	cmp	w0, #0x0
  402340:	b.eq	402360 <ferror@plt+0x780>  // b.none
  402344:	add	x3, sp, #0x38
  402348:	ldr	x2, [sp, #24]
  40234c:	adrp	x0, 405000 <ferror@plt+0x3420>
  402350:	add	x1, x0, #0xcd8
  402354:	mov	x0, x3
  402358:	bl	401f1c <ferror@plt+0x33c>
  40235c:	b	402374 <ferror@plt+0x794>
  402360:	ldr	x0, [sp, #24]
  402364:	mov	x1, x0
  402368:	mov	w0, #0x0                   	// #0
  40236c:	bl	404734 <ferror@plt+0x2b54>
  402370:	str	x0, [sp, #56]
  402374:	ldr	x0, [sp, #56]
  402378:	mov	x2, x0
  40237c:	ldr	x1, [sp, #88]
  402380:	ldr	x0, [sp, #72]
  402384:	bl	401850 <scols_line_refer_data@plt>
  402388:	str	w0, [sp, #84]
  40238c:	b	402398 <ferror@plt+0x7b8>
  402390:	mov	w0, #0xffffffea            	// #-22
  402394:	b	4023e4 <ferror@plt+0x804>
  402398:	ldr	w0, [sp, #84]
  40239c:	cmp	w0, #0x0
  4023a0:	b.eq	4023bc <ferror@plt+0x7dc>  // b.none
  4023a4:	adrp	x0, 405000 <ferror@plt+0x3420>
  4023a8:	add	x0, x0, #0xce8
  4023ac:	bl	401b90 <gettext@plt>
  4023b0:	mov	x1, x0
  4023b4:	mov	w0, #0x1                   	// #1
  4023b8:	bl	401bc0 <err@plt>
  4023bc:	ldr	x0, [sp, #88]
  4023c0:	add	x0, x0, #0x1
  4023c4:	str	x0, [sp, #88]
  4023c8:	adrp	x0, 417000 <ferror@plt+0x15420>
  4023cc:	add	x0, x0, #0x310
  4023d0:	ldr	x0, [x0]
  4023d4:	ldr	x1, [sp, #88]
  4023d8:	cmp	x1, x0
  4023dc:	b.cc	40222c <ferror@plt+0x64c>  // b.lo, b.ul, b.last
  4023e0:	mov	w0, #0x0                   	// #0
  4023e4:	ldp	x29, x30, [sp], #96
  4023e8:	ret
  4023ec:	stp	x29, x30, [sp, #-80]!
  4023f0:	mov	x29, sp
  4023f4:	str	x0, [sp, #56]
  4023f8:	str	x1, [sp, #48]
  4023fc:	str	x2, [sp, #40]
  402400:	str	x3, [sp, #32]
  402404:	str	x4, [sp, #24]
  402408:	ldr	x0, [sp, #56]
  40240c:	ldr	x0, [x0]
  402410:	ldr	x1, [sp, #40]
  402414:	udiv	x0, x1, x0
  402418:	mov	w3, w0
  40241c:	ldr	x0, [sp, #56]
  402420:	ldr	x1, [x0]
  402424:	ldr	x0, [sp, #40]
  402428:	udiv	x2, x0, x1
  40242c:	mul	x1, x2, x1
  402430:	sub	x0, x0, x1
  402434:	cmp	x0, #0x0
  402438:	b.eq	402444 <ferror@plt+0x864>  // b.none
  40243c:	mov	w0, #0x1                   	// #1
  402440:	b	402448 <ferror@plt+0x868>
  402444:	mov	w0, #0x0                   	// #0
  402448:	add	w0, w0, w3
  40244c:	str	w0, [sp, #76]
  402450:	adrp	x0, 417000 <ferror@plt+0x15420>
  402454:	add	x2, x0, #0x318
  402458:	ldr	x1, [sp, #40]
  40245c:	ldr	x0, [sp, #48]
  402460:	bl	401980 <mincore@plt>
  402464:	cmp	w0, #0x0
  402468:	b.ge	4024dc <ferror@plt+0x8fc>  // b.tcont
  40246c:	adrp	x0, 405000 <ferror@plt+0x3420>
  402470:	add	x0, x0, #0xd08
  402474:	bl	401b90 <gettext@plt>
  402478:	ldr	x1, [sp, #32]
  40247c:	bl	401a40 <warn@plt>
  402480:	bl	401b80 <__errno_location@plt>
  402484:	ldr	w0, [x0]
  402488:	neg	w0, w0
  40248c:	b	4024ec <ferror@plt+0x90c>
  402490:	ldr	w0, [sp, #76]
  402494:	sub	w0, w0, #0x1
  402498:	str	w0, [sp, #76]
  40249c:	adrp	x0, 417000 <ferror@plt+0x15420>
  4024a0:	add	x1, x0, #0x318
  4024a4:	ldrsw	x0, [sp, #76]
  4024a8:	ldrb	w0, [x1, x0]
  4024ac:	and	w0, w0, #0x1
  4024b0:	cmp	w0, #0x0
  4024b4:	b.eq	4024dc <ferror@plt+0x8fc>  // b.none
  4024b8:	adrp	x0, 417000 <ferror@plt+0x15420>
  4024bc:	add	x1, x0, #0x318
  4024c0:	ldrsw	x0, [sp, #76]
  4024c4:	strb	wzr, [x1, x0]
  4024c8:	ldr	x0, [sp, #24]
  4024cc:	ldr	x0, [x0]
  4024d0:	add	x1, x0, #0x1
  4024d4:	ldr	x0, [sp, #24]
  4024d8:	str	x1, [x0]
  4024dc:	ldr	w0, [sp, #76]
  4024e0:	cmp	w0, #0x0
  4024e4:	b.gt	402490 <ferror@plt+0x8b0>
  4024e8:	mov	w0, #0x0                   	// #0
  4024ec:	ldp	x29, x30, [sp], #80
  4024f0:	ret
  4024f4:	stp	x29, x30, [sp, #-112]!
  4024f8:	mov	x29, sp
  4024fc:	str	x0, [sp, #56]
  402500:	str	w1, [sp, #52]
  402504:	str	x2, [sp, #40]
  402508:	str	x3, [sp, #32]
  40250c:	str	x4, [sp, #24]
  402510:	ldr	x0, [sp, #56]
  402514:	ldr	x0, [x0]
  402518:	lsl	x0, x0, #15
  40251c:	str	x0, [sp, #80]
  402520:	str	wzr, [sp, #92]
  402524:	str	xzr, [sp, #104]
  402528:	b	4025f4 <ferror@plt+0xa14>
  40252c:	str	xzr, [sp, #72]
  402530:	ldr	x1, [sp, #32]
  402534:	ldr	x0, [sp, #104]
  402538:	sub	x0, x1, x0
  40253c:	str	x0, [sp, #96]
  402540:	ldr	x0, [sp, #80]
  402544:	ldr	x1, [sp, #96]
  402548:	cmp	x1, x0
  40254c:	b.lt	402558 <ferror@plt+0x978>  // b.tstop
  402550:	ldr	x0, [sp, #80]
  402554:	str	x0, [sp, #96]
  402558:	ldr	x0, [sp, #96]
  40255c:	ldr	x5, [sp, #104]
  402560:	ldr	w4, [sp, #52]
  402564:	mov	w3, #0x2                   	// #2
  402568:	mov	w2, #0x0                   	// #0
  40256c:	mov	x1, x0
  402570:	ldr	x0, [sp, #72]
  402574:	bl	401a60 <mmap@plt>
  402578:	str	x0, [sp, #72]
  40257c:	ldr	x0, [sp, #72]
  402580:	cmn	x0, #0x1
  402584:	b.ne	4025a8 <ferror@plt+0x9c8>  // b.any
  402588:	mov	w0, #0xffffffea            	// #-22
  40258c:	str	w0, [sp, #92]
  402590:	adrp	x0, 405000 <ferror@plt+0x3420>
  402594:	add	x0, x0, #0xd28
  402598:	bl	401b90 <gettext@plt>
  40259c:	ldr	x1, [sp, #40]
  4025a0:	bl	401a40 <warn@plt>
  4025a4:	b	40260c <ferror@plt+0xa2c>
  4025a8:	ldr	x0, [sp, #96]
  4025ac:	ldr	x4, [sp, #24]
  4025b0:	ldr	x3, [sp, #40]
  4025b4:	mov	x2, x0
  4025b8:	ldr	x1, [sp, #72]
  4025bc:	ldr	x0, [sp, #56]
  4025c0:	bl	4023ec <ferror@plt+0x80c>
  4025c4:	str	w0, [sp, #92]
  4025c8:	ldr	w0, [sp, #92]
  4025cc:	cmp	w0, #0x0
  4025d0:	b.ne	402608 <ferror@plt+0xa28>  // b.any
  4025d4:	ldr	x0, [sp, #96]
  4025d8:	mov	x1, x0
  4025dc:	ldr	x0, [sp, #72]
  4025e0:	bl	401af0 <munmap@plt>
  4025e4:	ldr	x1, [sp, #104]
  4025e8:	ldr	x0, [sp, #96]
  4025ec:	add	x0, x1, x0
  4025f0:	str	x0, [sp, #104]
  4025f4:	ldr	x1, [sp, #104]
  4025f8:	ldr	x0, [sp, #32]
  4025fc:	cmp	x1, x0
  402600:	b.lt	40252c <ferror@plt+0x94c>  // b.tstop
  402604:	b	40260c <ferror@plt+0xa2c>
  402608:	nop
  40260c:	ldr	w0, [sp, #92]
  402610:	ldp	x29, x30, [sp], #112
  402614:	ret
  402618:	stp	x29, x30, [sp, #-64]!
  40261c:	mov	x29, sp
  402620:	str	x0, [sp, #40]
  402624:	str	x1, [sp, #32]
  402628:	str	x2, [sp, #24]
  40262c:	str	x3, [sp, #16]
  402630:	str	wzr, [sp, #60]
  402634:	mov	w1, #0x0                   	// #0
  402638:	ldr	x0, [sp, #32]
  40263c:	bl	401920 <open@plt>
  402640:	str	w0, [sp, #56]
  402644:	ldr	w0, [sp, #56]
  402648:	cmp	w0, #0x0
  40264c:	b.ge	402674 <ferror@plt+0xa94>  // b.tcont
  402650:	adrp	x0, 405000 <ferror@plt+0x3420>
  402654:	add	x0, x0, #0xd40
  402658:	bl	401b90 <gettext@plt>
  40265c:	ldr	x1, [sp, #32]
  402660:	bl	401a40 <warn@plt>
  402664:	bl	401b80 <__errno_location@plt>
  402668:	ldr	w0, [x0]
  40266c:	neg	w0, w0
  402670:	b	402714 <ferror@plt+0xb34>
  402674:	ldr	x1, [sp, #24]
  402678:	ldr	w0, [sp, #56]
  40267c:	bl	405b30 <ferror@plt+0x3f50>
  402680:	cmp	w0, #0x0
  402684:	b.ge	4026b4 <ferror@plt+0xad4>  // b.tcont
  402688:	adrp	x0, 405000 <ferror@plt+0x3420>
  40268c:	add	x0, x0, #0xd58
  402690:	bl	401b90 <gettext@plt>
  402694:	ldr	x1, [sp, #32]
  402698:	bl	401a40 <warn@plt>
  40269c:	ldr	w0, [sp, #56]
  4026a0:	bl	4019d0 <close@plt>
  4026a4:	bl	401b80 <__errno_location@plt>
  4026a8:	ldr	w0, [x0]
  4026ac:	neg	w0, w0
  4026b0:	b	402714 <ferror@plt+0xb34>
  4026b4:	ldr	x0, [sp, #24]
  4026b8:	ldr	w0, [x0, #16]
  4026bc:	and	w0, w0, #0xf000
  4026c0:	cmp	w0, #0x4, lsl #12
  4026c4:	b.ne	4026d4 <ferror@plt+0xaf4>  // b.any
  4026c8:	mov	w0, #0x1                   	// #1
  4026cc:	str	w0, [sp, #60]
  4026d0:	b	402708 <ferror@plt+0xb28>
  4026d4:	ldr	x0, [sp, #24]
  4026d8:	ldr	x0, [x0, #48]
  4026dc:	cmp	x0, #0x0
  4026e0:	b.eq	402708 <ferror@plt+0xb28>  // b.none
  4026e4:	ldr	x0, [sp, #24]
  4026e8:	ldr	x0, [x0, #48]
  4026ec:	ldr	x4, [sp, #16]
  4026f0:	mov	x3, x0
  4026f4:	ldr	x2, [sp, #32]
  4026f8:	ldr	w1, [sp, #56]
  4026fc:	ldr	x0, [sp, #40]
  402700:	bl	4024f4 <ferror@plt+0x914>
  402704:	str	w0, [sp, #60]
  402708:	ldr	w0, [sp, #56]
  40270c:	bl	4019d0 <close@plt>
  402710:	ldr	w0, [sp, #60]
  402714:	ldp	x29, x30, [sp], #64
  402718:	ret
  40271c:	stp	x29, x30, [sp, #-48]!
  402720:	mov	x29, sp
  402724:	str	x19, [sp, #16]
  402728:	adrp	x0, 417000 <ferror@plt+0x15420>
  40272c:	add	x0, x0, #0x2f8
  402730:	ldr	x0, [x0]
  402734:	str	x0, [sp, #32]
  402738:	adrp	x0, 405000 <ferror@plt+0x3420>
  40273c:	add	x0, x0, #0xd70
  402740:	bl	401b90 <gettext@plt>
  402744:	ldr	x1, [sp, #32]
  402748:	bl	401810 <fputs@plt>
  40274c:	adrp	x0, 405000 <ferror@plt+0x3420>
  402750:	add	x0, x0, #0xd80
  402754:	bl	401b90 <gettext@plt>
  402758:	mov	x1, x0
  40275c:	adrp	x0, 417000 <ferror@plt+0x15420>
  402760:	add	x0, x0, #0x300
  402764:	ldr	x0, [x0]
  402768:	mov	x2, x0
  40276c:	ldr	x0, [sp, #32]
  402770:	bl	401ba0 <fprintf@plt>
  402774:	adrp	x0, 405000 <ferror@plt+0x3420>
  402778:	add	x0, x0, #0xd98
  40277c:	bl	401b90 <gettext@plt>
  402780:	ldr	x1, [sp, #32]
  402784:	bl	401810 <fputs@plt>
  402788:	adrp	x0, 405000 <ferror@plt+0x3420>
  40278c:	add	x0, x0, #0xda8
  402790:	bl	401b90 <gettext@plt>
  402794:	ldr	x1, [sp, #32]
  402798:	bl	401810 <fputs@plt>
  40279c:	adrp	x0, 405000 <ferror@plt+0x3420>
  4027a0:	add	x0, x0, #0xdd8
  4027a4:	bl	401b90 <gettext@plt>
  4027a8:	ldr	x1, [sp, #32]
  4027ac:	bl	401810 <fputs@plt>
  4027b0:	adrp	x0, 405000 <ferror@plt+0x3420>
  4027b4:	add	x0, x0, #0xe30
  4027b8:	bl	401b90 <gettext@plt>
  4027bc:	ldr	x1, [sp, #32]
  4027c0:	bl	401810 <fputs@plt>
  4027c4:	adrp	x0, 405000 <ferror@plt+0x3420>
  4027c8:	add	x0, x0, #0xe60
  4027cc:	bl	401b90 <gettext@plt>
  4027d0:	ldr	x1, [sp, #32]
  4027d4:	bl	401810 <fputs@plt>
  4027d8:	adrp	x0, 405000 <ferror@plt+0x3420>
  4027dc:	add	x0, x0, #0xe88
  4027e0:	bl	401b90 <gettext@plt>
  4027e4:	ldr	x1, [sp, #32]
  4027e8:	bl	401810 <fputs@plt>
  4027ec:	ldr	x1, [sp, #32]
  4027f0:	mov	w0, #0xa                   	// #10
  4027f4:	bl	4018c0 <fputc@plt>
  4027f8:	adrp	x0, 405000 <ferror@plt+0x3420>
  4027fc:	add	x0, x0, #0xeb8
  402800:	bl	401b90 <gettext@plt>
  402804:	mov	x19, x0
  402808:	adrp	x0, 405000 <ferror@plt+0x3420>
  40280c:	add	x0, x0, #0xed0
  402810:	bl	401b90 <gettext@plt>
  402814:	mov	x4, x0
  402818:	adrp	x0, 405000 <ferror@plt+0x3420>
  40281c:	add	x3, x0, #0xee0
  402820:	mov	x2, x19
  402824:	adrp	x0, 405000 <ferror@plt+0x3420>
  402828:	add	x1, x0, #0xef0
  40282c:	adrp	x0, 405000 <ferror@plt+0x3420>
  402830:	add	x0, x0, #0xf00
  402834:	bl	401b60 <printf@plt>
  402838:	adrp	x0, 405000 <ferror@plt+0x3420>
  40283c:	add	x0, x0, #0xf18
  402840:	bl	401b90 <gettext@plt>
  402844:	mov	x1, x0
  402848:	ldr	x0, [sp, #32]
  40284c:	bl	401ba0 <fprintf@plt>
  402850:	str	xzr, [sp, #40]
  402854:	b	4028b0 <ferror@plt+0xcd0>
  402858:	adrp	x0, 417000 <ferror@plt+0x15420>
  40285c:	add	x1, x0, #0x228
  402860:	ldr	x0, [sp, #40]
  402864:	lsl	x0, x0, #5
  402868:	add	x0, x1, x0
  40286c:	ldr	x19, [x0]
  402870:	adrp	x0, 417000 <ferror@plt+0x15420>
  402874:	add	x1, x0, #0x228
  402878:	ldr	x0, [sp, #40]
  40287c:	lsl	x0, x0, #5
  402880:	add	x0, x1, x0
  402884:	ldr	x0, [x0, #24]
  402888:	bl	401b90 <gettext@plt>
  40288c:	mov	x3, x0
  402890:	mov	x2, x19
  402894:	adrp	x0, 405000 <ferror@plt+0x3420>
  402898:	add	x1, x0, #0xf38
  40289c:	ldr	x0, [sp, #32]
  4028a0:	bl	401ba0 <fprintf@plt>
  4028a4:	ldr	x0, [sp, #40]
  4028a8:	add	x0, x0, #0x1
  4028ac:	str	x0, [sp, #40]
  4028b0:	ldr	x0, [sp, #40]
  4028b4:	cmp	x0, #0x3
  4028b8:	b.ls	402858 <ferror@plt+0xc78>  // b.plast
  4028bc:	adrp	x0, 405000 <ferror@plt+0x3420>
  4028c0:	add	x0, x0, #0xf48
  4028c4:	bl	401b90 <gettext@plt>
  4028c8:	mov	x2, x0
  4028cc:	adrp	x0, 405000 <ferror@plt+0x3420>
  4028d0:	add	x1, x0, #0xf68
  4028d4:	mov	x0, x2
  4028d8:	bl	401b60 <printf@plt>
  4028dc:	mov	w0, #0x0                   	// #0
  4028e0:	bl	401830 <exit@plt>
  4028e4:	stp	x29, x30, [sp, #-272]!
  4028e8:	mov	x29, sp
  4028ec:	str	x19, [sp, #16]
  4028f0:	str	w0, [sp, #44]
  4028f4:	str	x1, [sp, #32]
  4028f8:	str	wzr, [sp, #260]
  4028fc:	str	xzr, [sp, #248]
  402900:	stp	xzr, xzr, [sp, #184]
  402904:	str	xzr, [sp, #200]
  402908:	bl	401990 <getpagesize@plt>
  40290c:	sxtw	x0, w0
  402910:	str	x0, [sp, #184]
  402914:	adrp	x0, 405000 <ferror@plt+0x3420>
  402918:	add	x1, x0, #0xf78
  40291c:	mov	w0, #0x6                   	// #6
  402920:	bl	401bd0 <setlocale@plt>
  402924:	adrp	x0, 405000 <ferror@plt+0x3420>
  402928:	add	x1, x0, #0xf80
  40292c:	adrp	x0, 405000 <ferror@plt+0x3420>
  402930:	add	x0, x0, #0xf98
  402934:	bl	401940 <bindtextdomain@plt>
  402938:	adrp	x0, 405000 <ferror@plt+0x3420>
  40293c:	add	x0, x0, #0xf98
  402940:	bl	401a10 <textdomain@plt>
  402944:	bl	401efc <ferror@plt+0x31c>
  402948:	b	402aa8 <ferror@plt+0xec8>
  40294c:	ldr	w0, [sp, #244]
  402950:	cmp	w0, #0x72
  402954:	b.eq	402a24 <ferror@plt+0xe44>  // b.none
  402958:	ldr	w0, [sp, #244]
  40295c:	cmp	w0, #0x72
  402960:	b.gt	402a6c <ferror@plt+0xe8c>
  402964:	ldr	w0, [sp, #244]
  402968:	cmp	w0, #0x6f
  40296c:	b.eq	402a00 <ferror@plt+0xe20>  // b.none
  402970:	ldr	w0, [sp, #244]
  402974:	cmp	w0, #0x6f
  402978:	b.gt	402a6c <ferror@plt+0xe8c>
  40297c:	ldr	w0, [sp, #244]
  402980:	cmp	w0, #0x6e
  402984:	b.eq	4029f0 <ferror@plt+0xe10>  // b.none
  402988:	ldr	w0, [sp, #244]
  40298c:	cmp	w0, #0x6e
  402990:	b.gt	402a6c <ferror@plt+0xe8c>
  402994:	ldr	w0, [sp, #244]
  402998:	cmp	w0, #0x68
  40299c:	b.eq	402a68 <ferror@plt+0xe88>  // b.none
  4029a0:	ldr	w0, [sp, #244]
  4029a4:	cmp	w0, #0x68
  4029a8:	b.gt	402a6c <ferror@plt+0xe8c>
  4029ac:	ldr	w0, [sp, #244]
  4029b0:	cmp	w0, #0x62
  4029b4:	b.eq	4029e0 <ferror@plt+0xe00>  // b.none
  4029b8:	ldr	w0, [sp, #244]
  4029bc:	cmp	w0, #0x62
  4029c0:	b.gt	402a6c <ferror@plt+0xe8c>
  4029c4:	ldr	w0, [sp, #244]
  4029c8:	cmp	w0, #0x4a
  4029cc:	b.eq	402a14 <ferror@plt+0xe34>  // b.none
  4029d0:	ldr	w0, [sp, #244]
  4029d4:	cmp	w0, #0x56
  4029d8:	b.eq	402a34 <ferror@plt+0xe54>  // b.none
  4029dc:	b	402a6c <ferror@plt+0xe8c>
  4029e0:	ldrb	w0, [sp, #200]
  4029e4:	orr	w0, w0, #0x1
  4029e8:	strb	w0, [sp, #200]
  4029ec:	b	402aa8 <ferror@plt+0xec8>
  4029f0:	ldrb	w0, [sp, #200]
  4029f4:	orr	w0, w0, #0x2
  4029f8:	strb	w0, [sp, #200]
  4029fc:	b	402aa8 <ferror@plt+0xec8>
  402a00:	adrp	x0, 417000 <ferror@plt+0x15420>
  402a04:	add	x0, x0, #0x2e8
  402a08:	ldr	x0, [x0]
  402a0c:	str	x0, [sp, #248]
  402a10:	b	402aa8 <ferror@plt+0xec8>
  402a14:	ldrb	w0, [sp, #200]
  402a18:	orr	w0, w0, #0x8
  402a1c:	strb	w0, [sp, #200]
  402a20:	b	402aa8 <ferror@plt+0xec8>
  402a24:	ldrb	w0, [sp, #200]
  402a28:	orr	w0, w0, #0x4
  402a2c:	strb	w0, [sp, #200]
  402a30:	b	402aa8 <ferror@plt+0xec8>
  402a34:	adrp	x0, 405000 <ferror@plt+0x3420>
  402a38:	add	x0, x0, #0xfa8
  402a3c:	bl	401b90 <gettext@plt>
  402a40:	mov	x3, x0
  402a44:	adrp	x0, 417000 <ferror@plt+0x15420>
  402a48:	add	x0, x0, #0x300
  402a4c:	ldr	x1, [x0]
  402a50:	adrp	x0, 405000 <ferror@plt+0x3420>
  402a54:	add	x2, x0, #0xfb8
  402a58:	mov	x0, x3
  402a5c:	bl	401b60 <printf@plt>
  402a60:	mov	w0, #0x0                   	// #0
  402a64:	bl	401830 <exit@plt>
  402a68:	bl	40271c <ferror@plt+0xb3c>
  402a6c:	adrp	x0, 417000 <ferror@plt+0x15420>
  402a70:	add	x0, x0, #0x2e0
  402a74:	ldr	x19, [x0]
  402a78:	adrp	x0, 405000 <ferror@plt+0x3420>
  402a7c:	add	x0, x0, #0xfd0
  402a80:	bl	401b90 <gettext@plt>
  402a84:	mov	x1, x0
  402a88:	adrp	x0, 417000 <ferror@plt+0x15420>
  402a8c:	add	x0, x0, #0x300
  402a90:	ldr	x0, [x0]
  402a94:	mov	x2, x0
  402a98:	mov	x0, x19
  402a9c:	bl	401ba0 <fprintf@plt>
  402aa0:	mov	w0, #0x1                   	// #1
  402aa4:	bl	401830 <exit@plt>
  402aa8:	mov	x4, #0x0                   	// #0
  402aac:	adrp	x0, 406000 <ferror@plt+0x4420>
  402ab0:	add	x3, x0, #0xd0
  402ab4:	adrp	x0, 405000 <ferror@plt+0x3420>
  402ab8:	add	x2, x0, #0xff8
  402abc:	ldr	x1, [sp, #32]
  402ac0:	ldr	w0, [sp, #44]
  402ac4:	bl	401a20 <getopt_long@plt>
  402ac8:	str	w0, [sp, #244]
  402acc:	ldr	w0, [sp, #244]
  402ad0:	cmn	w0, #0x1
  402ad4:	b.ne	40294c <ferror@plt+0xd6c>  // b.any
  402ad8:	adrp	x0, 417000 <ferror@plt+0x15420>
  402adc:	add	x0, x0, #0x2f0
  402ae0:	ldr	w0, [x0]
  402ae4:	ldr	w1, [sp, #44]
  402ae8:	cmp	w1, w0
  402aec:	b.ne	402b3c <ferror@plt+0xf5c>  // b.any
  402af0:	adrp	x0, 406000 <ferror@plt+0x4420>
  402af4:	add	x0, x0, #0x8
  402af8:	bl	401b90 <gettext@plt>
  402afc:	bl	401b20 <warnx@plt>
  402b00:	adrp	x0, 417000 <ferror@plt+0x15420>
  402b04:	add	x0, x0, #0x2e0
  402b08:	ldr	x19, [x0]
  402b0c:	adrp	x0, 405000 <ferror@plt+0x3420>
  402b10:	add	x0, x0, #0xfd0
  402b14:	bl	401b90 <gettext@plt>
  402b18:	mov	x1, x0
  402b1c:	adrp	x0, 417000 <ferror@plt+0x15420>
  402b20:	add	x0, x0, #0x300
  402b24:	ldr	x0, [x0]
  402b28:	mov	x2, x0
  402b2c:	mov	x0, x19
  402b30:	bl	401ba0 <fprintf@plt>
  402b34:	mov	w0, #0x1                   	// #1
  402b38:	bl	401830 <exit@plt>
  402b3c:	adrp	x0, 417000 <ferror@plt+0x15420>
  402b40:	add	x0, x0, #0x310
  402b44:	ldr	x0, [x0]
  402b48:	cmp	x0, #0x0
  402b4c:	b.ne	402bfc <ferror@plt+0x101c>  // b.any
  402b50:	adrp	x0, 417000 <ferror@plt+0x15420>
  402b54:	add	x0, x0, #0x310
  402b58:	ldr	x0, [x0]
  402b5c:	add	x2, x0, #0x1
  402b60:	adrp	x1, 417000 <ferror@plt+0x15420>
  402b64:	add	x1, x1, #0x310
  402b68:	str	x2, [x1]
  402b6c:	adrp	x1, 417000 <ferror@plt+0x15420>
  402b70:	add	x1, x1, #0x2a8
  402b74:	mov	w2, #0x3                   	// #3
  402b78:	str	w2, [x1, x0, lsl #2]
  402b7c:	adrp	x0, 417000 <ferror@plt+0x15420>
  402b80:	add	x0, x0, #0x310
  402b84:	ldr	x0, [x0]
  402b88:	add	x2, x0, #0x1
  402b8c:	adrp	x1, 417000 <ferror@plt+0x15420>
  402b90:	add	x1, x1, #0x310
  402b94:	str	x2, [x1]
  402b98:	adrp	x1, 417000 <ferror@plt+0x15420>
  402b9c:	add	x1, x1, #0x2a8
  402ba0:	str	wzr, [x1, x0, lsl #2]
  402ba4:	adrp	x0, 417000 <ferror@plt+0x15420>
  402ba8:	add	x0, x0, #0x310
  402bac:	ldr	x0, [x0]
  402bb0:	add	x2, x0, #0x1
  402bb4:	adrp	x1, 417000 <ferror@plt+0x15420>
  402bb8:	add	x1, x1, #0x310
  402bbc:	str	x2, [x1]
  402bc0:	adrp	x1, 417000 <ferror@plt+0x15420>
  402bc4:	add	x1, x1, #0x2a8
  402bc8:	mov	w2, #0x1                   	// #1
  402bcc:	str	w2, [x1, x0, lsl #2]
  402bd0:	adrp	x0, 417000 <ferror@plt+0x15420>
  402bd4:	add	x0, x0, #0x310
  402bd8:	ldr	x0, [x0]
  402bdc:	add	x2, x0, #0x1
  402be0:	adrp	x1, 417000 <ferror@plt+0x15420>
  402be4:	add	x1, x1, #0x310
  402be8:	str	x2, [x1]
  402bec:	adrp	x1, 417000 <ferror@plt+0x15420>
  402bf0:	add	x1, x1, #0x2a8
  402bf4:	mov	w2, #0x2                   	// #2
  402bf8:	str	w2, [x1, x0, lsl #2]
  402bfc:	ldr	x0, [sp, #248]
  402c00:	cmp	x0, #0x0
  402c04:	b.eq	402c3c <ferror@plt+0x105c>  // b.none
  402c08:	adrp	x0, 401000 <memcpy@plt-0x7c0>
  402c0c:	add	x4, x0, #0xfe4
  402c10:	adrp	x0, 417000 <ferror@plt+0x15420>
  402c14:	add	x3, x0, #0x310
  402c18:	mov	x2, #0x8                   	// #8
  402c1c:	adrp	x0, 417000 <ferror@plt+0x15420>
  402c20:	add	x1, x0, #0x2a8
  402c24:	ldr	x0, [sp, #248]
  402c28:	bl	404be8 <ferror@plt+0x3008>
  402c2c:	cmp	w0, #0x0
  402c30:	b.ge	402c3c <ferror@plt+0x105c>  // b.tcont
  402c34:	mov	w0, #0x1                   	// #1
  402c38:	b	402ed8 <ferror@plt+0x12f8>
  402c3c:	mov	w0, #0x0                   	// #0
  402c40:	bl	401bb0 <scols_init_debug@plt>
  402c44:	bl	401970 <scols_new_table@plt>
  402c48:	str	x0, [sp, #192]
  402c4c:	ldr	x0, [sp, #192]
  402c50:	cmp	x0, #0x0
  402c54:	b.ne	402c70 <ferror@plt+0x1090>  // b.any
  402c58:	adrp	x0, 406000 <ferror@plt+0x4420>
  402c5c:	add	x0, x0, #0x20
  402c60:	bl	401b90 <gettext@plt>
  402c64:	mov	x1, x0
  402c68:	mov	w0, #0x1                   	// #1
  402c6c:	bl	401bc0 <err@plt>
  402c70:	ldr	x2, [sp, #192]
  402c74:	ldrb	w0, [sp, #200]
  402c78:	ubfx	x0, x0, #1, #1
  402c7c:	and	w0, w0, #0xff
  402c80:	mov	w1, w0
  402c84:	mov	x0, x2
  402c88:	bl	401890 <scols_table_enable_noheadings@plt>
  402c8c:	ldr	x2, [sp, #192]
  402c90:	ldrb	w0, [sp, #200]
  402c94:	ubfx	x0, x0, #2, #1
  402c98:	and	w0, w0, #0xff
  402c9c:	mov	w1, w0
  402ca0:	mov	x0, x2
  402ca4:	bl	4018d0 <scols_table_enable_raw@plt>
  402ca8:	ldr	x2, [sp, #192]
  402cac:	ldrb	w0, [sp, #200]
  402cb0:	ubfx	x0, x0, #3, #1
  402cb4:	and	w0, w0, #0xff
  402cb8:	mov	w1, w0
  402cbc:	mov	x0, x2
  402cc0:	bl	401a90 <scols_table_enable_json@plt>
  402cc4:	ldrb	w0, [sp, #200]
  402cc8:	and	w0, w0, #0x8
  402ccc:	and	w0, w0, #0xff
  402cd0:	cmp	w0, #0x0
  402cd4:	b.eq	402cec <ferror@plt+0x110c>  // b.none
  402cd8:	ldr	x2, [sp, #192]
  402cdc:	adrp	x0, 406000 <ferror@plt+0x4420>
  402ce0:	add	x1, x0, #0x40
  402ce4:	mov	x0, x2
  402ce8:	bl	401870 <scols_table_set_name@plt>
  402cec:	str	xzr, [sp, #264]
  402cf0:	b	402dec <ferror@plt+0x120c>
  402cf4:	ldr	x0, [sp, #264]
  402cf8:	bl	402148 <ferror@plt+0x568>
  402cfc:	str	x0, [sp, #224]
  402d00:	ldr	x3, [sp, #192]
  402d04:	ldr	x0, [sp, #224]
  402d08:	ldr	x1, [x0]
  402d0c:	ldr	x0, [sp, #224]
  402d10:	ldr	d0, [x0, #8]
  402d14:	ldr	x0, [sp, #224]
  402d18:	ldr	w0, [x0, #16]
  402d1c:	mov	w2, w0
  402d20:	mov	x0, x3
  402d24:	bl	4018a0 <scols_table_new_column@plt>
  402d28:	str	x0, [sp, #216]
  402d2c:	ldr	x0, [sp, #216]
  402d30:	cmp	x0, #0x0
  402d34:	b.ne	402d50 <ferror@plt+0x1170>  // b.any
  402d38:	adrp	x0, 406000 <ferror@plt+0x4420>
  402d3c:	add	x0, x0, #0x48
  402d40:	bl	401b90 <gettext@plt>
  402d44:	mov	x1, x0
  402d48:	mov	w0, #0x1                   	// #1
  402d4c:	bl	401bc0 <err@plt>
  402d50:	ldrb	w0, [sp, #200]
  402d54:	and	w0, w0, #0x8
  402d58:	and	w0, w0, #0xff
  402d5c:	cmp	w0, #0x0
  402d60:	b.eq	402dd4 <ferror@plt+0x11f4>  // b.none
  402d64:	ldr	x0, [sp, #264]
  402d68:	bl	402088 <ferror@plt+0x4a8>
  402d6c:	str	w0, [sp, #212]
  402d70:	ldr	w0, [sp, #212]
  402d74:	cmp	w0, #0x3
  402d78:	b.eq	402db0 <ferror@plt+0x11d0>  // b.none
  402d7c:	ldr	w0, [sp, #212]
  402d80:	cmp	w0, #0x3
  402d84:	b.gt	402dc4 <ferror@plt+0x11e4>
  402d88:	ldr	w0, [sp, #212]
  402d8c:	cmp	w0, #0x1
  402d90:	b.eq	402db0 <ferror@plt+0x11d0>  // b.none
  402d94:	ldr	w0, [sp, #212]
  402d98:	cmp	w0, #0x2
  402d9c:	b.ne	402dc4 <ferror@plt+0x11e4>  // b.any
  402da0:	mov	w1, #0x0                   	// #0
  402da4:	ldr	x0, [sp, #216]
  402da8:	bl	4017d0 <scols_column_set_json_type@plt>
  402dac:	b	402de0 <ferror@plt+0x1200>
  402db0:	ldrb	w0, [sp, #200]
  402db4:	and	w0, w0, #0x1
  402db8:	and	w0, w0, #0xff
  402dbc:	cmp	w0, #0x0
  402dc0:	b.eq	402ddc <ferror@plt+0x11fc>  // b.none
  402dc4:	mov	w1, #0x1                   	// #1
  402dc8:	ldr	x0, [sp, #216]
  402dcc:	bl	4017d0 <scols_column_set_json_type@plt>
  402dd0:	b	402de0 <ferror@plt+0x1200>
  402dd4:	nop
  402dd8:	b	402de0 <ferror@plt+0x1200>
  402ddc:	nop
  402de0:	ldr	x0, [sp, #264]
  402de4:	add	x0, x0, #0x1
  402de8:	str	x0, [sp, #264]
  402dec:	adrp	x0, 417000 <ferror@plt+0x15420>
  402df0:	add	x0, x0, #0x310
  402df4:	ldr	x0, [x0]
  402df8:	ldr	x1, [sp, #264]
  402dfc:	cmp	x1, x0
  402e00:	b.cc	402cf4 <ferror@plt+0x1114>  // b.lo, b.ul, b.last
  402e04:	b	402eac <ferror@plt+0x12cc>
  402e08:	adrp	x0, 417000 <ferror@plt+0x15420>
  402e0c:	add	x0, x0, #0x2f0
  402e10:	ldr	w0, [x0]
  402e14:	sxtw	x0, w0
  402e18:	lsl	x0, x0, #3
  402e1c:	ldr	x1, [sp, #32]
  402e20:	add	x0, x1, x0
  402e24:	ldr	x0, [x0]
  402e28:	str	x0, [sp, #232]
  402e2c:	str	xzr, [sp, #176]
  402e30:	add	x2, sp, #0xb0
  402e34:	add	x1, sp, #0x30
  402e38:	add	x0, sp, #0xb8
  402e3c:	mov	x3, x2
  402e40:	mov	x2, x1
  402e44:	ldr	x1, [sp, #232]
  402e48:	bl	402618 <ferror@plt+0xa38>
  402e4c:	cmp	w0, #0x0
  402e50:	b.eq	402e60 <ferror@plt+0x1280>  // b.none
  402e54:	cmp	w0, #0x1
  402e58:	b.eq	402e8c <ferror@plt+0x12ac>  // b.none
  402e5c:	b	402e80 <ferror@plt+0x12a0>
  402e60:	ldr	x1, [sp, #96]
  402e64:	ldr	x2, [sp, #176]
  402e68:	add	x0, sp, #0xb8
  402e6c:	mov	x3, x2
  402e70:	mov	x2, x1
  402e74:	ldr	x1, [sp, #232]
  402e78:	bl	402178 <ferror@plt+0x598>
  402e7c:	b	402e90 <ferror@plt+0x12b0>
  402e80:	mov	w0, #0x1                   	// #1
  402e84:	str	w0, [sp, #260]
  402e88:	b	402e90 <ferror@plt+0x12b0>
  402e8c:	nop
  402e90:	adrp	x0, 417000 <ferror@plt+0x15420>
  402e94:	add	x0, x0, #0x2f0
  402e98:	ldr	w0, [x0]
  402e9c:	add	w1, w0, #0x1
  402ea0:	adrp	x0, 417000 <ferror@plt+0x15420>
  402ea4:	add	x0, x0, #0x2f0
  402ea8:	str	w1, [x0]
  402eac:	adrp	x0, 417000 <ferror@plt+0x15420>
  402eb0:	add	x0, x0, #0x2f0
  402eb4:	ldr	w0, [x0]
  402eb8:	ldr	w1, [sp, #44]
  402ebc:	cmp	w1, w0
  402ec0:	b.gt	402e08 <ferror@plt+0x1228>
  402ec4:	ldr	x0, [sp, #192]
  402ec8:	bl	401b10 <scols_print_table@plt>
  402ecc:	ldr	x0, [sp, #192]
  402ed0:	bl	4019c0 <scols_unref_table@plt>
  402ed4:	ldr	w0, [sp, #260]
  402ed8:	ldr	x19, [sp, #16]
  402edc:	ldp	x29, x30, [sp], #272
  402ee0:	ret
  402ee4:	sub	sp, sp, #0x10
  402ee8:	str	w0, [sp, #12]
  402eec:	adrp	x0, 417000 <ferror@plt+0x15420>
  402ef0:	add	x0, x0, #0x2c8
  402ef4:	ldr	w1, [sp, #12]
  402ef8:	str	w1, [x0]
  402efc:	nop
  402f00:	add	sp, sp, #0x10
  402f04:	ret
  402f08:	sub	sp, sp, #0x10
  402f0c:	str	x0, [sp, #8]
  402f10:	str	w1, [sp, #4]
  402f14:	str	w2, [sp]
  402f18:	b	402f68 <ferror@plt+0x1388>
  402f1c:	ldr	x0, [sp, #8]
  402f20:	ldr	x1, [x0]
  402f24:	ldrsw	x0, [sp, #4]
  402f28:	mov	x2, #0x0                   	// #0
  402f2c:	umulh	x0, x1, x0
  402f30:	cmp	x0, #0x0
  402f34:	b.eq	402f3c <ferror@plt+0x135c>  // b.none
  402f38:	mov	x2, #0x1                   	// #1
  402f3c:	mov	x0, x2
  402f40:	cmp	x0, #0x0
  402f44:	b.eq	402f50 <ferror@plt+0x1370>  // b.none
  402f48:	mov	w0, #0xffffffde            	// #-34
  402f4c:	b	402f80 <ferror@plt+0x13a0>
  402f50:	ldr	x0, [sp, #8]
  402f54:	ldr	x1, [x0]
  402f58:	ldrsw	x0, [sp, #4]
  402f5c:	mul	x1, x1, x0
  402f60:	ldr	x0, [sp, #8]
  402f64:	str	x1, [x0]
  402f68:	ldr	w0, [sp]
  402f6c:	sub	w1, w0, #0x1
  402f70:	str	w1, [sp]
  402f74:	cmp	w0, #0x0
  402f78:	b.ne	402f1c <ferror@plt+0x133c>  // b.any
  402f7c:	mov	w0, #0x0                   	// #0
  402f80:	add	sp, sp, #0x10
  402f84:	ret
  402f88:	stp	x29, x30, [sp, #-192]!
  402f8c:	mov	x29, sp
  402f90:	str	x0, [sp, #40]
  402f94:	str	x1, [sp, #32]
  402f98:	str	x2, [sp, #24]
  402f9c:	str	xzr, [sp, #176]
  402fa0:	mov	w0, #0x400                 	// #1024
  402fa4:	str	w0, [sp, #172]
  402fa8:	str	wzr, [sp, #168]
  402fac:	str	wzr, [sp, #164]
  402fb0:	str	wzr, [sp, #160]
  402fb4:	ldr	x0, [sp, #32]
  402fb8:	str	xzr, [x0]
  402fbc:	ldr	x0, [sp, #40]
  402fc0:	cmp	x0, #0x0
  402fc4:	b.eq	402fd8 <ferror@plt+0x13f8>  // b.none
  402fc8:	ldr	x0, [sp, #40]
  402fcc:	ldrsb	w0, [x0]
  402fd0:	cmp	w0, #0x0
  402fd4:	b.ne	402fe4 <ferror@plt+0x1404>  // b.any
  402fd8:	mov	w0, #0xffffffea            	// #-22
  402fdc:	str	w0, [sp, #168]
  402fe0:	b	4035cc <ferror@plt+0x19ec>
  402fe4:	ldr	x0, [sp, #40]
  402fe8:	str	x0, [sp, #184]
  402fec:	b	402ffc <ferror@plt+0x141c>
  402ff0:	ldr	x0, [sp, #184]
  402ff4:	add	x0, x0, #0x1
  402ff8:	str	x0, [sp, #184]
  402ffc:	bl	401a50 <__ctype_b_loc@plt>
  403000:	ldr	x1, [x0]
  403004:	ldr	x0, [sp, #184]
  403008:	ldrsb	w0, [x0]
  40300c:	and	w0, w0, #0xff
  403010:	and	x0, x0, #0xff
  403014:	lsl	x0, x0, #1
  403018:	add	x0, x1, x0
  40301c:	ldrh	w0, [x0]
  403020:	and	w0, w0, #0x2000
  403024:	cmp	w0, #0x0
  403028:	b.ne	402ff0 <ferror@plt+0x1410>  // b.any
  40302c:	ldr	x0, [sp, #184]
  403030:	ldrsb	w0, [x0]
  403034:	cmp	w0, #0x2d
  403038:	b.ne	403048 <ferror@plt+0x1468>  // b.any
  40303c:	mov	w0, #0xffffffea            	// #-22
  403040:	str	w0, [sp, #168]
  403044:	b	4035cc <ferror@plt+0x19ec>
  403048:	bl	401b80 <__errno_location@plt>
  40304c:	str	wzr, [x0]
  403050:	str	xzr, [sp, #72]
  403054:	add	x0, sp, #0x48
  403058:	mov	w2, #0x0                   	// #0
  40305c:	mov	x1, x0
  403060:	ldr	x0, [sp, #40]
  403064:	bl	4019f0 <strtoumax@plt>
  403068:	str	x0, [sp, #64]
  40306c:	ldr	x0, [sp, #72]
  403070:	ldr	x1, [sp, #40]
  403074:	cmp	x1, x0
  403078:	b.eq	4030a4 <ferror@plt+0x14c4>  // b.none
  40307c:	bl	401b80 <__errno_location@plt>
  403080:	ldr	w0, [x0]
  403084:	cmp	w0, #0x0
  403088:	b.eq	4030d0 <ferror@plt+0x14f0>  // b.none
  40308c:	ldr	x0, [sp, #64]
  403090:	cmn	x0, #0x1
  403094:	b.eq	4030a4 <ferror@plt+0x14c4>  // b.none
  403098:	ldr	x0, [sp, #64]
  40309c:	cmp	x0, #0x0
  4030a0:	b.ne	4030d0 <ferror@plt+0x14f0>  // b.any
  4030a4:	bl	401b80 <__errno_location@plt>
  4030a8:	ldr	w0, [x0]
  4030ac:	cmp	w0, #0x0
  4030b0:	b.eq	4030c4 <ferror@plt+0x14e4>  // b.none
  4030b4:	bl	401b80 <__errno_location@plt>
  4030b8:	ldr	w0, [x0]
  4030bc:	neg	w0, w0
  4030c0:	b	4030c8 <ferror@plt+0x14e8>
  4030c4:	mov	w0, #0xffffffea            	// #-22
  4030c8:	str	w0, [sp, #168]
  4030cc:	b	4035cc <ferror@plt+0x19ec>
  4030d0:	ldr	x0, [sp, #72]
  4030d4:	cmp	x0, #0x0
  4030d8:	b.eq	4035b4 <ferror@plt+0x19d4>  // b.none
  4030dc:	ldr	x0, [sp, #72]
  4030e0:	ldrsb	w0, [x0]
  4030e4:	cmp	w0, #0x0
  4030e8:	b.eq	4035b4 <ferror@plt+0x19d4>  // b.none
  4030ec:	ldr	x0, [sp, #72]
  4030f0:	str	x0, [sp, #184]
  4030f4:	ldr	x0, [sp, #184]
  4030f8:	add	x0, x0, #0x1
  4030fc:	ldrsb	w0, [x0]
  403100:	cmp	w0, #0x69
  403104:	b.ne	403150 <ferror@plt+0x1570>  // b.any
  403108:	ldr	x0, [sp, #184]
  40310c:	add	x0, x0, #0x2
  403110:	ldrsb	w0, [x0]
  403114:	cmp	w0, #0x42
  403118:	b.eq	403130 <ferror@plt+0x1550>  // b.none
  40311c:	ldr	x0, [sp, #184]
  403120:	add	x0, x0, #0x2
  403124:	ldrsb	w0, [x0]
  403128:	cmp	w0, #0x62
  40312c:	b.ne	403150 <ferror@plt+0x1570>  // b.any
  403130:	ldr	x0, [sp, #184]
  403134:	add	x0, x0, #0x3
  403138:	ldrsb	w0, [x0]
  40313c:	cmp	w0, #0x0
  403140:	b.ne	403150 <ferror@plt+0x1570>  // b.any
  403144:	mov	w0, #0x400                 	// #1024
  403148:	str	w0, [sp, #172]
  40314c:	b	403388 <ferror@plt+0x17a8>
  403150:	ldr	x0, [sp, #184]
  403154:	add	x0, x0, #0x1
  403158:	ldrsb	w0, [x0]
  40315c:	cmp	w0, #0x42
  403160:	b.eq	403178 <ferror@plt+0x1598>  // b.none
  403164:	ldr	x0, [sp, #184]
  403168:	add	x0, x0, #0x1
  40316c:	ldrsb	w0, [x0]
  403170:	cmp	w0, #0x62
  403174:	b.ne	403198 <ferror@plt+0x15b8>  // b.any
  403178:	ldr	x0, [sp, #184]
  40317c:	add	x0, x0, #0x2
  403180:	ldrsb	w0, [x0]
  403184:	cmp	w0, #0x0
  403188:	b.ne	403198 <ferror@plt+0x15b8>  // b.any
  40318c:	mov	w0, #0x3e8                 	// #1000
  403190:	str	w0, [sp, #172]
  403194:	b	403388 <ferror@plt+0x17a8>
  403198:	ldr	x0, [sp, #184]
  40319c:	add	x0, x0, #0x1
  4031a0:	ldrsb	w0, [x0]
  4031a4:	cmp	w0, #0x0
  4031a8:	b.eq	403388 <ferror@plt+0x17a8>  // b.none
  4031ac:	bl	4018f0 <localeconv@plt>
  4031b0:	str	x0, [sp, #128]
  4031b4:	ldr	x0, [sp, #128]
  4031b8:	cmp	x0, #0x0
  4031bc:	b.eq	4031cc <ferror@plt+0x15ec>  // b.none
  4031c0:	ldr	x0, [sp, #128]
  4031c4:	ldr	x0, [x0]
  4031c8:	b	4031d0 <ferror@plt+0x15f0>
  4031cc:	mov	x0, #0x0                   	// #0
  4031d0:	str	x0, [sp, #120]
  4031d4:	ldr	x0, [sp, #120]
  4031d8:	cmp	x0, #0x0
  4031dc:	b.eq	4031ec <ferror@plt+0x160c>  // b.none
  4031e0:	ldr	x0, [sp, #120]
  4031e4:	bl	401800 <strlen@plt>
  4031e8:	b	4031f0 <ferror@plt+0x1610>
  4031ec:	mov	x0, #0x0                   	// #0
  4031f0:	str	x0, [sp, #112]
  4031f4:	ldr	x0, [sp, #176]
  4031f8:	cmp	x0, #0x0
  4031fc:	b.ne	40337c <ferror@plt+0x179c>  // b.any
  403200:	ldr	x0, [sp, #184]
  403204:	ldrsb	w0, [x0]
  403208:	cmp	w0, #0x0
  40320c:	b.eq	40337c <ferror@plt+0x179c>  // b.none
  403210:	ldr	x0, [sp, #120]
  403214:	cmp	x0, #0x0
  403218:	b.eq	40337c <ferror@plt+0x179c>  // b.none
  40321c:	ldr	x2, [sp, #112]
  403220:	ldr	x1, [sp, #184]
  403224:	ldr	x0, [sp, #120]
  403228:	bl	401930 <strncmp@plt>
  40322c:	cmp	w0, #0x0
  403230:	b.ne	40337c <ferror@plt+0x179c>  // b.any
  403234:	ldr	x1, [sp, #184]
  403238:	ldr	x0, [sp, #112]
  40323c:	add	x0, x1, x0
  403240:	str	x0, [sp, #104]
  403244:	ldr	x0, [sp, #104]
  403248:	str	x0, [sp, #184]
  40324c:	b	403268 <ferror@plt+0x1688>
  403250:	ldr	w0, [sp, #160]
  403254:	add	w0, w0, #0x1
  403258:	str	w0, [sp, #160]
  40325c:	ldr	x0, [sp, #184]
  403260:	add	x0, x0, #0x1
  403264:	str	x0, [sp, #184]
  403268:	ldr	x0, [sp, #184]
  40326c:	ldrsb	w0, [x0]
  403270:	cmp	w0, #0x30
  403274:	b.eq	403250 <ferror@plt+0x1670>  // b.none
  403278:	ldr	x0, [sp, #184]
  40327c:	str	x0, [sp, #104]
  403280:	bl	401a50 <__ctype_b_loc@plt>
  403284:	ldr	x1, [x0]
  403288:	ldr	x0, [sp, #104]
  40328c:	ldrsb	w0, [x0]
  403290:	sxtb	x0, w0
  403294:	lsl	x0, x0, #1
  403298:	add	x0, x1, x0
  40329c:	ldrh	w0, [x0]
  4032a0:	and	w0, w0, #0x800
  4032a4:	cmp	w0, #0x0
  4032a8:	b.eq	403334 <ferror@plt+0x1754>  // b.none
  4032ac:	bl	401b80 <__errno_location@plt>
  4032b0:	str	wzr, [x0]
  4032b4:	str	xzr, [sp, #72]
  4032b8:	add	x0, sp, #0x48
  4032bc:	mov	w2, #0x0                   	// #0
  4032c0:	mov	x1, x0
  4032c4:	ldr	x0, [sp, #104]
  4032c8:	bl	4019f0 <strtoumax@plt>
  4032cc:	str	x0, [sp, #176]
  4032d0:	ldr	x0, [sp, #72]
  4032d4:	ldr	x1, [sp, #104]
  4032d8:	cmp	x1, x0
  4032dc:	b.eq	403308 <ferror@plt+0x1728>  // b.none
  4032e0:	bl	401b80 <__errno_location@plt>
  4032e4:	ldr	w0, [x0]
  4032e8:	cmp	w0, #0x0
  4032ec:	b.eq	40333c <ferror@plt+0x175c>  // b.none
  4032f0:	ldr	x0, [sp, #176]
  4032f4:	cmn	x0, #0x1
  4032f8:	b.eq	403308 <ferror@plt+0x1728>  // b.none
  4032fc:	ldr	x0, [sp, #176]
  403300:	cmp	x0, #0x0
  403304:	b.ne	40333c <ferror@plt+0x175c>  // b.any
  403308:	bl	401b80 <__errno_location@plt>
  40330c:	ldr	w0, [x0]
  403310:	cmp	w0, #0x0
  403314:	b.eq	403328 <ferror@plt+0x1748>  // b.none
  403318:	bl	401b80 <__errno_location@plt>
  40331c:	ldr	w0, [x0]
  403320:	neg	w0, w0
  403324:	b	40332c <ferror@plt+0x174c>
  403328:	mov	w0, #0xffffffea            	// #-22
  40332c:	str	w0, [sp, #168]
  403330:	b	4035cc <ferror@plt+0x19ec>
  403334:	ldr	x0, [sp, #184]
  403338:	str	x0, [sp, #72]
  40333c:	ldr	x0, [sp, #176]
  403340:	cmp	x0, #0x0
  403344:	b.eq	403370 <ferror@plt+0x1790>  // b.none
  403348:	ldr	x0, [sp, #72]
  40334c:	cmp	x0, #0x0
  403350:	b.eq	403364 <ferror@plt+0x1784>  // b.none
  403354:	ldr	x0, [sp, #72]
  403358:	ldrsb	w0, [x0]
  40335c:	cmp	w0, #0x0
  403360:	b.ne	403370 <ferror@plt+0x1790>  // b.any
  403364:	mov	w0, #0xffffffea            	// #-22
  403368:	str	w0, [sp, #168]
  40336c:	b	4035cc <ferror@plt+0x19ec>
  403370:	ldr	x0, [sp, #72]
  403374:	str	x0, [sp, #184]
  403378:	b	4030f4 <ferror@plt+0x1514>
  40337c:	mov	w0, #0xffffffea            	// #-22
  403380:	str	w0, [sp, #168]
  403384:	b	4035cc <ferror@plt+0x19ec>
  403388:	adrp	x0, 417000 <ferror@plt+0x15420>
  40338c:	add	x0, x0, #0x2d0
  403390:	ldr	x2, [x0]
  403394:	ldr	x0, [sp, #184]
  403398:	ldrsb	w0, [x0]
  40339c:	mov	w1, w0
  4033a0:	mov	x0, x2
  4033a4:	bl	401ae0 <strchr@plt>
  4033a8:	str	x0, [sp, #96]
  4033ac:	ldr	x0, [sp, #96]
  4033b0:	cmp	x0, #0x0
  4033b4:	b.eq	4033d8 <ferror@plt+0x17f8>  // b.none
  4033b8:	adrp	x0, 417000 <ferror@plt+0x15420>
  4033bc:	add	x0, x0, #0x2d0
  4033c0:	ldr	x0, [x0]
  4033c4:	ldr	x1, [sp, #96]
  4033c8:	sub	x0, x1, x0
  4033cc:	add	w0, w0, #0x1
  4033d0:	str	w0, [sp, #164]
  4033d4:	b	403434 <ferror@plt+0x1854>
  4033d8:	adrp	x0, 417000 <ferror@plt+0x15420>
  4033dc:	add	x0, x0, #0x2d8
  4033e0:	ldr	x2, [x0]
  4033e4:	ldr	x0, [sp, #184]
  4033e8:	ldrsb	w0, [x0]
  4033ec:	mov	w1, w0
  4033f0:	mov	x0, x2
  4033f4:	bl	401ae0 <strchr@plt>
  4033f8:	str	x0, [sp, #96]
  4033fc:	ldr	x0, [sp, #96]
  403400:	cmp	x0, #0x0
  403404:	b.eq	403428 <ferror@plt+0x1848>  // b.none
  403408:	adrp	x0, 417000 <ferror@plt+0x15420>
  40340c:	add	x0, x0, #0x2d8
  403410:	ldr	x0, [x0]
  403414:	ldr	x1, [sp, #96]
  403418:	sub	x0, x1, x0
  40341c:	add	w0, w0, #0x1
  403420:	str	w0, [sp, #164]
  403424:	b	403434 <ferror@plt+0x1854>
  403428:	mov	w0, #0xffffffea            	// #-22
  40342c:	str	w0, [sp, #168]
  403430:	b	4035cc <ferror@plt+0x19ec>
  403434:	add	x0, sp, #0x40
  403438:	ldr	w2, [sp, #164]
  40343c:	ldr	w1, [sp, #172]
  403440:	bl	402f08 <ferror@plt+0x1328>
  403444:	str	w0, [sp, #168]
  403448:	ldr	x0, [sp, #24]
  40344c:	cmp	x0, #0x0
  403450:	b.eq	403460 <ferror@plt+0x1880>  // b.none
  403454:	ldr	x0, [sp, #24]
  403458:	ldr	w1, [sp, #164]
  40345c:	str	w1, [x0]
  403460:	ldr	x0, [sp, #176]
  403464:	cmp	x0, #0x0
  403468:	b.eq	4035bc <ferror@plt+0x19dc>  // b.none
  40346c:	ldr	w0, [sp, #164]
  403470:	cmp	w0, #0x0
  403474:	b.eq	4035bc <ferror@plt+0x19dc>  // b.none
  403478:	mov	x0, #0xa                   	// #10
  40347c:	str	x0, [sp, #144]
  403480:	mov	x0, #0x1                   	// #1
  403484:	str	x0, [sp, #136]
  403488:	mov	x0, #0x1                   	// #1
  40348c:	str	x0, [sp, #56]
  403490:	add	x0, sp, #0x38
  403494:	ldr	w2, [sp, #164]
  403498:	ldr	w1, [sp, #172]
  40349c:	bl	402f08 <ferror@plt+0x1328>
  4034a0:	b	4034bc <ferror@plt+0x18dc>
  4034a4:	ldr	x1, [sp, #144]
  4034a8:	mov	x0, x1
  4034ac:	lsl	x0, x0, #2
  4034b0:	add	x0, x0, x1
  4034b4:	lsl	x0, x0, #1
  4034b8:	str	x0, [sp, #144]
  4034bc:	ldr	x1, [sp, #144]
  4034c0:	ldr	x0, [sp, #176]
  4034c4:	cmp	x1, x0
  4034c8:	b.cc	4034a4 <ferror@plt+0x18c4>  // b.lo, b.ul, b.last
  4034cc:	str	wzr, [sp, #156]
  4034d0:	b	4034f8 <ferror@plt+0x1918>
  4034d4:	ldr	x1, [sp, #144]
  4034d8:	mov	x0, x1
  4034dc:	lsl	x0, x0, #2
  4034e0:	add	x0, x0, x1
  4034e4:	lsl	x0, x0, #1
  4034e8:	str	x0, [sp, #144]
  4034ec:	ldr	w0, [sp, #156]
  4034f0:	add	w0, w0, #0x1
  4034f4:	str	w0, [sp, #156]
  4034f8:	ldr	w1, [sp, #156]
  4034fc:	ldr	w0, [sp, #160]
  403500:	cmp	w1, w0
  403504:	b.lt	4034d4 <ferror@plt+0x18f4>  // b.tstop
  403508:	ldr	x2, [sp, #176]
  40350c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  403510:	movk	x0, #0xcccd
  403514:	umulh	x0, x2, x0
  403518:	lsr	x1, x0, #3
  40351c:	mov	x0, x1
  403520:	lsl	x0, x0, #2
  403524:	add	x0, x0, x1
  403528:	lsl	x0, x0, #1
  40352c:	sub	x1, x2, x0
  403530:	mov	w0, w1
  403534:	str	w0, [sp, #92]
  403538:	ldr	x1, [sp, #144]
  40353c:	ldr	x0, [sp, #136]
  403540:	udiv	x0, x1, x0
  403544:	str	x0, [sp, #80]
  403548:	ldr	x1, [sp, #176]
  40354c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  403550:	movk	x0, #0xcccd
  403554:	umulh	x0, x1, x0
  403558:	lsr	x0, x0, #3
  40355c:	str	x0, [sp, #176]
  403560:	ldr	x1, [sp, #136]
  403564:	mov	x0, x1
  403568:	lsl	x0, x0, #2
  40356c:	add	x0, x0, x1
  403570:	lsl	x0, x0, #1
  403574:	str	x0, [sp, #136]
  403578:	ldr	w0, [sp, #92]
  40357c:	cmp	w0, #0x0
  403580:	b.eq	4035a4 <ferror@plt+0x19c4>  // b.none
  403584:	ldr	x1, [sp, #56]
  403588:	ldr	w0, [sp, #92]
  40358c:	ldr	x2, [sp, #80]
  403590:	udiv	x0, x2, x0
  403594:	udiv	x1, x1, x0
  403598:	ldr	x0, [sp, #64]
  40359c:	add	x0, x1, x0
  4035a0:	str	x0, [sp, #64]
  4035a4:	ldr	x0, [sp, #176]
  4035a8:	cmp	x0, #0x0
  4035ac:	b.ne	403508 <ferror@plt+0x1928>  // b.any
  4035b0:	b	4035c0 <ferror@plt+0x19e0>
  4035b4:	nop
  4035b8:	b	4035c0 <ferror@plt+0x19e0>
  4035bc:	nop
  4035c0:	ldr	x1, [sp, #64]
  4035c4:	ldr	x0, [sp, #32]
  4035c8:	str	x1, [x0]
  4035cc:	ldr	w0, [sp, #168]
  4035d0:	cmp	w0, #0x0
  4035d4:	b.ge	4035ec <ferror@plt+0x1a0c>  // b.tcont
  4035d8:	bl	401b80 <__errno_location@plt>
  4035dc:	mov	x1, x0
  4035e0:	ldr	w0, [sp, #168]
  4035e4:	neg	w0, w0
  4035e8:	str	w0, [x1]
  4035ec:	ldr	w0, [sp, #168]
  4035f0:	ldp	x29, x30, [sp], #192
  4035f4:	ret
  4035f8:	stp	x29, x30, [sp, #-32]!
  4035fc:	mov	x29, sp
  403600:	str	x0, [sp, #24]
  403604:	str	x1, [sp, #16]
  403608:	mov	x2, #0x0                   	// #0
  40360c:	ldr	x1, [sp, #16]
  403610:	ldr	x0, [sp, #24]
  403614:	bl	402f88 <ferror@plt+0x13a8>
  403618:	ldp	x29, x30, [sp], #32
  40361c:	ret
  403620:	stp	x29, x30, [sp, #-48]!
  403624:	mov	x29, sp
  403628:	str	x0, [sp, #24]
  40362c:	str	x1, [sp, #16]
  403630:	ldr	x0, [sp, #24]
  403634:	str	x0, [sp, #40]
  403638:	b	403648 <ferror@plt+0x1a68>
  40363c:	ldr	x0, [sp, #40]
  403640:	add	x0, x0, #0x1
  403644:	str	x0, [sp, #40]
  403648:	ldr	x0, [sp, #40]
  40364c:	cmp	x0, #0x0
  403650:	b.eq	403694 <ferror@plt+0x1ab4>  // b.none
  403654:	ldr	x0, [sp, #40]
  403658:	ldrsb	w0, [x0]
  40365c:	cmp	w0, #0x0
  403660:	b.eq	403694 <ferror@plt+0x1ab4>  // b.none
  403664:	bl	401a50 <__ctype_b_loc@plt>
  403668:	ldr	x1, [x0]
  40366c:	ldr	x0, [sp, #40]
  403670:	ldrsb	w0, [x0]
  403674:	and	w0, w0, #0xff
  403678:	and	x0, x0, #0xff
  40367c:	lsl	x0, x0, #1
  403680:	add	x0, x1, x0
  403684:	ldrh	w0, [x0]
  403688:	and	w0, w0, #0x800
  40368c:	cmp	w0, #0x0
  403690:	b.ne	40363c <ferror@plt+0x1a5c>  // b.any
  403694:	ldr	x0, [sp, #16]
  403698:	cmp	x0, #0x0
  40369c:	b.eq	4036ac <ferror@plt+0x1acc>  // b.none
  4036a0:	ldr	x0, [sp, #16]
  4036a4:	ldr	x1, [sp, #40]
  4036a8:	str	x1, [x0]
  4036ac:	ldr	x0, [sp, #40]
  4036b0:	cmp	x0, #0x0
  4036b4:	b.eq	4036e0 <ferror@plt+0x1b00>  // b.none
  4036b8:	ldr	x1, [sp, #40]
  4036bc:	ldr	x0, [sp, #24]
  4036c0:	cmp	x1, x0
  4036c4:	b.ls	4036e0 <ferror@plt+0x1b00>  // b.plast
  4036c8:	ldr	x0, [sp, #40]
  4036cc:	ldrsb	w0, [x0]
  4036d0:	cmp	w0, #0x0
  4036d4:	b.ne	4036e0 <ferror@plt+0x1b00>  // b.any
  4036d8:	mov	w0, #0x1                   	// #1
  4036dc:	b	4036e4 <ferror@plt+0x1b04>
  4036e0:	mov	w0, #0x0                   	// #0
  4036e4:	ldp	x29, x30, [sp], #48
  4036e8:	ret
  4036ec:	stp	x29, x30, [sp, #-48]!
  4036f0:	mov	x29, sp
  4036f4:	str	x0, [sp, #24]
  4036f8:	str	x1, [sp, #16]
  4036fc:	ldr	x0, [sp, #24]
  403700:	str	x0, [sp, #40]
  403704:	b	403714 <ferror@plt+0x1b34>
  403708:	ldr	x0, [sp, #40]
  40370c:	add	x0, x0, #0x1
  403710:	str	x0, [sp, #40]
  403714:	ldr	x0, [sp, #40]
  403718:	cmp	x0, #0x0
  40371c:	b.eq	403760 <ferror@plt+0x1b80>  // b.none
  403720:	ldr	x0, [sp, #40]
  403724:	ldrsb	w0, [x0]
  403728:	cmp	w0, #0x0
  40372c:	b.eq	403760 <ferror@plt+0x1b80>  // b.none
  403730:	bl	401a50 <__ctype_b_loc@plt>
  403734:	ldr	x1, [x0]
  403738:	ldr	x0, [sp, #40]
  40373c:	ldrsb	w0, [x0]
  403740:	and	w0, w0, #0xff
  403744:	and	x0, x0, #0xff
  403748:	lsl	x0, x0, #1
  40374c:	add	x0, x1, x0
  403750:	ldrh	w0, [x0]
  403754:	and	w0, w0, #0x1000
  403758:	cmp	w0, #0x0
  40375c:	b.ne	403708 <ferror@plt+0x1b28>  // b.any
  403760:	ldr	x0, [sp, #16]
  403764:	cmp	x0, #0x0
  403768:	b.eq	403778 <ferror@plt+0x1b98>  // b.none
  40376c:	ldr	x0, [sp, #16]
  403770:	ldr	x1, [sp, #40]
  403774:	str	x1, [x0]
  403778:	ldr	x0, [sp, #40]
  40377c:	cmp	x0, #0x0
  403780:	b.eq	4037ac <ferror@plt+0x1bcc>  // b.none
  403784:	ldr	x1, [sp, #40]
  403788:	ldr	x0, [sp, #24]
  40378c:	cmp	x1, x0
  403790:	b.ls	4037ac <ferror@plt+0x1bcc>  // b.plast
  403794:	ldr	x0, [sp, #40]
  403798:	ldrsb	w0, [x0]
  40379c:	cmp	w0, #0x0
  4037a0:	b.ne	4037ac <ferror@plt+0x1bcc>  // b.any
  4037a4:	mov	w0, #0x1                   	// #1
  4037a8:	b	4037b0 <ferror@plt+0x1bd0>
  4037ac:	mov	w0, #0x0                   	// #0
  4037b0:	ldp	x29, x30, [sp], #48
  4037b4:	ret
  4037b8:	stp	x29, x30, [sp, #-256]!
  4037bc:	mov	x29, sp
  4037c0:	str	x0, [sp, #24]
  4037c4:	str	x1, [sp, #16]
  4037c8:	str	x2, [sp, #208]
  4037cc:	str	x3, [sp, #216]
  4037d0:	str	x4, [sp, #224]
  4037d4:	str	x5, [sp, #232]
  4037d8:	str	x6, [sp, #240]
  4037dc:	str	x7, [sp, #248]
  4037e0:	str	q0, [sp, #80]
  4037e4:	str	q1, [sp, #96]
  4037e8:	str	q2, [sp, #112]
  4037ec:	str	q3, [sp, #128]
  4037f0:	str	q4, [sp, #144]
  4037f4:	str	q5, [sp, #160]
  4037f8:	str	q6, [sp, #176]
  4037fc:	str	q7, [sp, #192]
  403800:	add	x0, sp, #0x100
  403804:	str	x0, [sp, #32]
  403808:	add	x0, sp, #0x100
  40380c:	str	x0, [sp, #40]
  403810:	add	x0, sp, #0xd0
  403814:	str	x0, [sp, #48]
  403818:	mov	w0, #0xffffffd0            	// #-48
  40381c:	str	w0, [sp, #56]
  403820:	mov	w0, #0xffffff80            	// #-128
  403824:	str	w0, [sp, #60]
  403828:	ldr	w1, [sp, #56]
  40382c:	ldr	x0, [sp, #32]
  403830:	cmp	w1, #0x0
  403834:	b.lt	403848 <ferror@plt+0x1c68>  // b.tstop
  403838:	add	x1, x0, #0xf
  40383c:	and	x1, x1, #0xfffffffffffffff8
  403840:	str	x1, [sp, #32]
  403844:	b	403878 <ferror@plt+0x1c98>
  403848:	add	w2, w1, #0x8
  40384c:	str	w2, [sp, #56]
  403850:	ldr	w2, [sp, #56]
  403854:	cmp	w2, #0x0
  403858:	b.le	40386c <ferror@plt+0x1c8c>
  40385c:	add	x1, x0, #0xf
  403860:	and	x1, x1, #0xfffffffffffffff8
  403864:	str	x1, [sp, #32]
  403868:	b	403878 <ferror@plt+0x1c98>
  40386c:	ldr	x2, [sp, #40]
  403870:	sxtw	x0, w1
  403874:	add	x0, x2, x0
  403878:	ldr	x0, [x0]
  40387c:	str	x0, [sp, #72]
  403880:	ldr	x0, [sp, #72]
  403884:	cmp	x0, #0x0
  403888:	b.eq	403928 <ferror@plt+0x1d48>  // b.none
  40388c:	ldr	w1, [sp, #56]
  403890:	ldr	x0, [sp, #32]
  403894:	cmp	w1, #0x0
  403898:	b.lt	4038ac <ferror@plt+0x1ccc>  // b.tstop
  40389c:	add	x1, x0, #0xf
  4038a0:	and	x1, x1, #0xfffffffffffffff8
  4038a4:	str	x1, [sp, #32]
  4038a8:	b	4038dc <ferror@plt+0x1cfc>
  4038ac:	add	w2, w1, #0x8
  4038b0:	str	w2, [sp, #56]
  4038b4:	ldr	w2, [sp, #56]
  4038b8:	cmp	w2, #0x0
  4038bc:	b.le	4038d0 <ferror@plt+0x1cf0>
  4038c0:	add	x1, x0, #0xf
  4038c4:	and	x1, x1, #0xfffffffffffffff8
  4038c8:	str	x1, [sp, #32]
  4038cc:	b	4038dc <ferror@plt+0x1cfc>
  4038d0:	ldr	x2, [sp, #40]
  4038d4:	sxtw	x0, w1
  4038d8:	add	x0, x2, x0
  4038dc:	ldr	x0, [x0]
  4038e0:	str	x0, [sp, #64]
  4038e4:	ldr	x0, [sp, #64]
  4038e8:	cmp	x0, #0x0
  4038ec:	b.eq	403930 <ferror@plt+0x1d50>  // b.none
  4038f0:	ldr	x1, [sp, #72]
  4038f4:	ldr	x0, [sp, #24]
  4038f8:	bl	401a30 <strcmp@plt>
  4038fc:	cmp	w0, #0x0
  403900:	b.ne	40390c <ferror@plt+0x1d2c>  // b.any
  403904:	mov	w0, #0x1                   	// #1
  403908:	b	403958 <ferror@plt+0x1d78>
  40390c:	ldr	x1, [sp, #64]
  403910:	ldr	x0, [sp, #24]
  403914:	bl	401a30 <strcmp@plt>
  403918:	cmp	w0, #0x0
  40391c:	b.ne	403828 <ferror@plt+0x1c48>  // b.any
  403920:	mov	w0, #0x0                   	// #0
  403924:	b	403958 <ferror@plt+0x1d78>
  403928:	nop
  40392c:	b	403934 <ferror@plt+0x1d54>
  403930:	nop
  403934:	adrp	x0, 417000 <ferror@plt+0x15420>
  403938:	add	x0, x0, #0x2c8
  40393c:	ldr	w4, [x0]
  403940:	ldr	x3, [sp, #24]
  403944:	ldr	x2, [sp, #16]
  403948:	adrp	x0, 406000 <ferror@plt+0x4420>
  40394c:	add	x1, x0, #0x1d0
  403950:	mov	w0, w4
  403954:	bl	401b40 <errx@plt>
  403958:	ldp	x29, x30, [sp], #256
  40395c:	ret
  403960:	sub	sp, sp, #0x20
  403964:	str	x0, [sp, #24]
  403968:	str	x1, [sp, #16]
  40396c:	str	w2, [sp, #12]
  403970:	b	4039a0 <ferror@plt+0x1dc0>
  403974:	ldr	x0, [sp, #24]
  403978:	ldrsb	w1, [x0]
  40397c:	ldr	w0, [sp, #12]
  403980:	sxtb	w0, w0
  403984:	cmp	w1, w0
  403988:	b.ne	403994 <ferror@plt+0x1db4>  // b.any
  40398c:	ldr	x0, [sp, #24]
  403990:	b	4039c8 <ferror@plt+0x1de8>
  403994:	ldr	x0, [sp, #24]
  403998:	add	x0, x0, #0x1
  40399c:	str	x0, [sp, #24]
  4039a0:	ldr	x0, [sp, #16]
  4039a4:	sub	x1, x0, #0x1
  4039a8:	str	x1, [sp, #16]
  4039ac:	cmp	x0, #0x0
  4039b0:	b.eq	4039c4 <ferror@plt+0x1de4>  // b.none
  4039b4:	ldr	x0, [sp, #24]
  4039b8:	ldrsb	w0, [x0]
  4039bc:	cmp	w0, #0x0
  4039c0:	b.ne	403974 <ferror@plt+0x1d94>  // b.any
  4039c4:	mov	x0, #0x0                   	// #0
  4039c8:	add	sp, sp, #0x20
  4039cc:	ret
  4039d0:	stp	x29, x30, [sp, #-48]!
  4039d4:	mov	x29, sp
  4039d8:	str	x0, [sp, #24]
  4039dc:	str	x1, [sp, #16]
  4039e0:	ldr	x1, [sp, #16]
  4039e4:	ldr	x0, [sp, #24]
  4039e8:	bl	403b24 <ferror@plt+0x1f44>
  4039ec:	str	w0, [sp, #44]
  4039f0:	ldr	w0, [sp, #44]
  4039f4:	cmn	w0, #0x8, lsl #12
  4039f8:	b.lt	403a0c <ferror@plt+0x1e2c>  // b.tstop
  4039fc:	ldr	w1, [sp, #44]
  403a00:	mov	w0, #0x7fff                	// #32767
  403a04:	cmp	w1, w0
  403a08:	b.le	403a40 <ferror@plt+0x1e60>
  403a0c:	bl	401b80 <__errno_location@plt>
  403a10:	mov	x1, x0
  403a14:	mov	w0, #0x22                  	// #34
  403a18:	str	w0, [x1]
  403a1c:	adrp	x0, 417000 <ferror@plt+0x15420>
  403a20:	add	x0, x0, #0x2c8
  403a24:	ldr	w4, [x0]
  403a28:	ldr	x3, [sp, #24]
  403a2c:	ldr	x2, [sp, #16]
  403a30:	adrp	x0, 406000 <ferror@plt+0x4420>
  403a34:	add	x1, x0, #0x1d0
  403a38:	mov	w0, w4
  403a3c:	bl	401bc0 <err@plt>
  403a40:	ldr	w0, [sp, #44]
  403a44:	sxth	w0, w0
  403a48:	ldp	x29, x30, [sp], #48
  403a4c:	ret
  403a50:	stp	x29, x30, [sp, #-64]!
  403a54:	mov	x29, sp
  403a58:	str	x0, [sp, #40]
  403a5c:	str	x1, [sp, #32]
  403a60:	str	w2, [sp, #28]
  403a64:	ldr	w2, [sp, #28]
  403a68:	ldr	x1, [sp, #32]
  403a6c:	ldr	x0, [sp, #40]
  403a70:	bl	403ba4 <ferror@plt+0x1fc4>
  403a74:	str	w0, [sp, #60]
  403a78:	ldr	w1, [sp, #60]
  403a7c:	mov	w0, #0xffff                	// #65535
  403a80:	cmp	w1, w0
  403a84:	b.ls	403abc <ferror@plt+0x1edc>  // b.plast
  403a88:	bl	401b80 <__errno_location@plt>
  403a8c:	mov	x1, x0
  403a90:	mov	w0, #0x22                  	// #34
  403a94:	str	w0, [x1]
  403a98:	adrp	x0, 417000 <ferror@plt+0x15420>
  403a9c:	add	x0, x0, #0x2c8
  403aa0:	ldr	w4, [x0]
  403aa4:	ldr	x3, [sp, #40]
  403aa8:	ldr	x2, [sp, #32]
  403aac:	adrp	x0, 406000 <ferror@plt+0x4420>
  403ab0:	add	x1, x0, #0x1d0
  403ab4:	mov	w0, w4
  403ab8:	bl	401bc0 <err@plt>
  403abc:	ldr	w0, [sp, #60]
  403ac0:	and	w0, w0, #0xffff
  403ac4:	ldp	x29, x30, [sp], #64
  403ac8:	ret
  403acc:	stp	x29, x30, [sp, #-32]!
  403ad0:	mov	x29, sp
  403ad4:	str	x0, [sp, #24]
  403ad8:	str	x1, [sp, #16]
  403adc:	mov	w2, #0xa                   	// #10
  403ae0:	ldr	x1, [sp, #16]
  403ae4:	ldr	x0, [sp, #24]
  403ae8:	bl	403a50 <ferror@plt+0x1e70>
  403aec:	and	w0, w0, #0xffff
  403af0:	ldp	x29, x30, [sp], #32
  403af4:	ret
  403af8:	stp	x29, x30, [sp, #-32]!
  403afc:	mov	x29, sp
  403b00:	str	x0, [sp, #24]
  403b04:	str	x1, [sp, #16]
  403b08:	mov	w2, #0x10                  	// #16
  403b0c:	ldr	x1, [sp, #16]
  403b10:	ldr	x0, [sp, #24]
  403b14:	bl	403a50 <ferror@plt+0x1e70>
  403b18:	and	w0, w0, #0xffff
  403b1c:	ldp	x29, x30, [sp], #32
  403b20:	ret
  403b24:	stp	x29, x30, [sp, #-48]!
  403b28:	mov	x29, sp
  403b2c:	str	x0, [sp, #24]
  403b30:	str	x1, [sp, #16]
  403b34:	ldr	x1, [sp, #16]
  403b38:	ldr	x0, [sp, #24]
  403b3c:	bl	403c6c <ferror@plt+0x208c>
  403b40:	str	x0, [sp, #40]
  403b44:	ldr	x1, [sp, #40]
  403b48:	mov	x0, #0xffffffff80000000    	// #-2147483648
  403b4c:	cmp	x1, x0
  403b50:	b.lt	403b64 <ferror@plt+0x1f84>  // b.tstop
  403b54:	ldr	x1, [sp, #40]
  403b58:	mov	x0, #0x7fffffff            	// #2147483647
  403b5c:	cmp	x1, x0
  403b60:	b.le	403b98 <ferror@plt+0x1fb8>
  403b64:	bl	401b80 <__errno_location@plt>
  403b68:	mov	x1, x0
  403b6c:	mov	w0, #0x22                  	// #34
  403b70:	str	w0, [x1]
  403b74:	adrp	x0, 417000 <ferror@plt+0x15420>
  403b78:	add	x0, x0, #0x2c8
  403b7c:	ldr	w4, [x0]
  403b80:	ldr	x3, [sp, #24]
  403b84:	ldr	x2, [sp, #16]
  403b88:	adrp	x0, 406000 <ferror@plt+0x4420>
  403b8c:	add	x1, x0, #0x1d0
  403b90:	mov	w0, w4
  403b94:	bl	401bc0 <err@plt>
  403b98:	ldr	x0, [sp, #40]
  403b9c:	ldp	x29, x30, [sp], #48
  403ba0:	ret
  403ba4:	stp	x29, x30, [sp, #-64]!
  403ba8:	mov	x29, sp
  403bac:	str	x0, [sp, #40]
  403bb0:	str	x1, [sp, #32]
  403bb4:	str	w2, [sp, #28]
  403bb8:	ldr	w2, [sp, #28]
  403bbc:	ldr	x1, [sp, #32]
  403bc0:	ldr	x0, [sp, #40]
  403bc4:	bl	403d6c <ferror@plt+0x218c>
  403bc8:	str	x0, [sp, #56]
  403bcc:	ldr	x1, [sp, #56]
  403bd0:	mov	x0, #0xffffffff            	// #4294967295
  403bd4:	cmp	x1, x0
  403bd8:	b.ls	403c10 <ferror@plt+0x2030>  // b.plast
  403bdc:	bl	401b80 <__errno_location@plt>
  403be0:	mov	x1, x0
  403be4:	mov	w0, #0x22                  	// #34
  403be8:	str	w0, [x1]
  403bec:	adrp	x0, 417000 <ferror@plt+0x15420>
  403bf0:	add	x0, x0, #0x2c8
  403bf4:	ldr	w4, [x0]
  403bf8:	ldr	x3, [sp, #40]
  403bfc:	ldr	x2, [sp, #32]
  403c00:	adrp	x0, 406000 <ferror@plt+0x4420>
  403c04:	add	x1, x0, #0x1d0
  403c08:	mov	w0, w4
  403c0c:	bl	401bc0 <err@plt>
  403c10:	ldr	x0, [sp, #56]
  403c14:	ldp	x29, x30, [sp], #64
  403c18:	ret
  403c1c:	stp	x29, x30, [sp, #-32]!
  403c20:	mov	x29, sp
  403c24:	str	x0, [sp, #24]
  403c28:	str	x1, [sp, #16]
  403c2c:	mov	w2, #0xa                   	// #10
  403c30:	ldr	x1, [sp, #16]
  403c34:	ldr	x0, [sp, #24]
  403c38:	bl	403ba4 <ferror@plt+0x1fc4>
  403c3c:	ldp	x29, x30, [sp], #32
  403c40:	ret
  403c44:	stp	x29, x30, [sp, #-32]!
  403c48:	mov	x29, sp
  403c4c:	str	x0, [sp, #24]
  403c50:	str	x1, [sp, #16]
  403c54:	mov	w2, #0x10                  	// #16
  403c58:	ldr	x1, [sp, #16]
  403c5c:	ldr	x0, [sp, #24]
  403c60:	bl	403ba4 <ferror@plt+0x1fc4>
  403c64:	ldp	x29, x30, [sp], #32
  403c68:	ret
  403c6c:	stp	x29, x30, [sp, #-48]!
  403c70:	mov	x29, sp
  403c74:	str	x0, [sp, #24]
  403c78:	str	x1, [sp, #16]
  403c7c:	str	xzr, [sp, #32]
  403c80:	bl	401b80 <__errno_location@plt>
  403c84:	str	wzr, [x0]
  403c88:	ldr	x0, [sp, #24]
  403c8c:	cmp	x0, #0x0
  403c90:	b.eq	403d00 <ferror@plt+0x2120>  // b.none
  403c94:	ldr	x0, [sp, #24]
  403c98:	ldrsb	w0, [x0]
  403c9c:	cmp	w0, #0x0
  403ca0:	b.eq	403d00 <ferror@plt+0x2120>  // b.none
  403ca4:	add	x0, sp, #0x20
  403ca8:	mov	w2, #0xa                   	// #10
  403cac:	mov	x1, x0
  403cb0:	ldr	x0, [sp, #24]
  403cb4:	bl	401860 <strtoimax@plt>
  403cb8:	str	x0, [sp, #40]
  403cbc:	bl	401b80 <__errno_location@plt>
  403cc0:	ldr	w0, [x0]
  403cc4:	cmp	w0, #0x0
  403cc8:	b.ne	403d08 <ferror@plt+0x2128>  // b.any
  403ccc:	ldr	x0, [sp, #32]
  403cd0:	ldr	x1, [sp, #24]
  403cd4:	cmp	x1, x0
  403cd8:	b.eq	403d08 <ferror@plt+0x2128>  // b.none
  403cdc:	ldr	x0, [sp, #32]
  403ce0:	cmp	x0, #0x0
  403ce4:	b.eq	403cf8 <ferror@plt+0x2118>  // b.none
  403ce8:	ldr	x0, [sp, #32]
  403cec:	ldrsb	w0, [x0]
  403cf0:	cmp	w0, #0x0
  403cf4:	b.ne	403d08 <ferror@plt+0x2128>  // b.any
  403cf8:	ldr	x0, [sp, #40]
  403cfc:	b	403d64 <ferror@plt+0x2184>
  403d00:	nop
  403d04:	b	403d0c <ferror@plt+0x212c>
  403d08:	nop
  403d0c:	bl	401b80 <__errno_location@plt>
  403d10:	ldr	w0, [x0]
  403d14:	cmp	w0, #0x22
  403d18:	b.ne	403d40 <ferror@plt+0x2160>  // b.any
  403d1c:	adrp	x0, 417000 <ferror@plt+0x15420>
  403d20:	add	x0, x0, #0x2c8
  403d24:	ldr	w4, [x0]
  403d28:	ldr	x3, [sp, #24]
  403d2c:	ldr	x2, [sp, #16]
  403d30:	adrp	x0, 406000 <ferror@plt+0x4420>
  403d34:	add	x1, x0, #0x1d0
  403d38:	mov	w0, w4
  403d3c:	bl	401bc0 <err@plt>
  403d40:	adrp	x0, 417000 <ferror@plt+0x15420>
  403d44:	add	x0, x0, #0x2c8
  403d48:	ldr	w4, [x0]
  403d4c:	ldr	x3, [sp, #24]
  403d50:	ldr	x2, [sp, #16]
  403d54:	adrp	x0, 406000 <ferror@plt+0x4420>
  403d58:	add	x1, x0, #0x1d0
  403d5c:	mov	w0, w4
  403d60:	bl	401b40 <errx@plt>
  403d64:	ldp	x29, x30, [sp], #48
  403d68:	ret
  403d6c:	stp	x29, x30, [sp, #-64]!
  403d70:	mov	x29, sp
  403d74:	str	x0, [sp, #40]
  403d78:	str	x1, [sp, #32]
  403d7c:	str	w2, [sp, #28]
  403d80:	str	xzr, [sp, #48]
  403d84:	bl	401b80 <__errno_location@plt>
  403d88:	str	wzr, [x0]
  403d8c:	ldr	x0, [sp, #40]
  403d90:	cmp	x0, #0x0
  403d94:	b.eq	403e04 <ferror@plt+0x2224>  // b.none
  403d98:	ldr	x0, [sp, #40]
  403d9c:	ldrsb	w0, [x0]
  403da0:	cmp	w0, #0x0
  403da4:	b.eq	403e04 <ferror@plt+0x2224>  // b.none
  403da8:	add	x0, sp, #0x30
  403dac:	ldr	w2, [sp, #28]
  403db0:	mov	x1, x0
  403db4:	ldr	x0, [sp, #40]
  403db8:	bl	4019f0 <strtoumax@plt>
  403dbc:	str	x0, [sp, #56]
  403dc0:	bl	401b80 <__errno_location@plt>
  403dc4:	ldr	w0, [x0]
  403dc8:	cmp	w0, #0x0
  403dcc:	b.ne	403e0c <ferror@plt+0x222c>  // b.any
  403dd0:	ldr	x0, [sp, #48]
  403dd4:	ldr	x1, [sp, #40]
  403dd8:	cmp	x1, x0
  403ddc:	b.eq	403e0c <ferror@plt+0x222c>  // b.none
  403de0:	ldr	x0, [sp, #48]
  403de4:	cmp	x0, #0x0
  403de8:	b.eq	403dfc <ferror@plt+0x221c>  // b.none
  403dec:	ldr	x0, [sp, #48]
  403df0:	ldrsb	w0, [x0]
  403df4:	cmp	w0, #0x0
  403df8:	b.ne	403e0c <ferror@plt+0x222c>  // b.any
  403dfc:	ldr	x0, [sp, #56]
  403e00:	b	403e68 <ferror@plt+0x2288>
  403e04:	nop
  403e08:	b	403e10 <ferror@plt+0x2230>
  403e0c:	nop
  403e10:	bl	401b80 <__errno_location@plt>
  403e14:	ldr	w0, [x0]
  403e18:	cmp	w0, #0x22
  403e1c:	b.ne	403e44 <ferror@plt+0x2264>  // b.any
  403e20:	adrp	x0, 417000 <ferror@plt+0x15420>
  403e24:	add	x0, x0, #0x2c8
  403e28:	ldr	w4, [x0]
  403e2c:	ldr	x3, [sp, #40]
  403e30:	ldr	x2, [sp, #32]
  403e34:	adrp	x0, 406000 <ferror@plt+0x4420>
  403e38:	add	x1, x0, #0x1d0
  403e3c:	mov	w0, w4
  403e40:	bl	401bc0 <err@plt>
  403e44:	adrp	x0, 417000 <ferror@plt+0x15420>
  403e48:	add	x0, x0, #0x2c8
  403e4c:	ldr	w4, [x0]
  403e50:	ldr	x3, [sp, #40]
  403e54:	ldr	x2, [sp, #32]
  403e58:	adrp	x0, 406000 <ferror@plt+0x4420>
  403e5c:	add	x1, x0, #0x1d0
  403e60:	mov	w0, w4
  403e64:	bl	401b40 <errx@plt>
  403e68:	ldp	x29, x30, [sp], #64
  403e6c:	ret
  403e70:	stp	x29, x30, [sp, #-32]!
  403e74:	mov	x29, sp
  403e78:	str	x0, [sp, #24]
  403e7c:	str	x1, [sp, #16]
  403e80:	mov	w2, #0xa                   	// #10
  403e84:	ldr	x1, [sp, #16]
  403e88:	ldr	x0, [sp, #24]
  403e8c:	bl	403d6c <ferror@plt+0x218c>
  403e90:	ldp	x29, x30, [sp], #32
  403e94:	ret
  403e98:	stp	x29, x30, [sp, #-32]!
  403e9c:	mov	x29, sp
  403ea0:	str	x0, [sp, #24]
  403ea4:	str	x1, [sp, #16]
  403ea8:	mov	w2, #0x10                  	// #16
  403eac:	ldr	x1, [sp, #16]
  403eb0:	ldr	x0, [sp, #24]
  403eb4:	bl	403d6c <ferror@plt+0x218c>
  403eb8:	ldp	x29, x30, [sp], #32
  403ebc:	ret
  403ec0:	stp	x29, x30, [sp, #-48]!
  403ec4:	mov	x29, sp
  403ec8:	str	x0, [sp, #24]
  403ecc:	str	x1, [sp, #16]
  403ed0:	str	xzr, [sp, #32]
  403ed4:	bl	401b80 <__errno_location@plt>
  403ed8:	str	wzr, [x0]
  403edc:	ldr	x0, [sp, #24]
  403ee0:	cmp	x0, #0x0
  403ee4:	b.eq	403f50 <ferror@plt+0x2370>  // b.none
  403ee8:	ldr	x0, [sp, #24]
  403eec:	ldrsb	w0, [x0]
  403ef0:	cmp	w0, #0x0
  403ef4:	b.eq	403f50 <ferror@plt+0x2370>  // b.none
  403ef8:	add	x0, sp, #0x20
  403efc:	mov	x1, x0
  403f00:	ldr	x0, [sp, #24]
  403f04:	bl	401880 <strtod@plt>
  403f08:	str	d0, [sp, #40]
  403f0c:	bl	401b80 <__errno_location@plt>
  403f10:	ldr	w0, [x0]
  403f14:	cmp	w0, #0x0
  403f18:	b.ne	403f58 <ferror@plt+0x2378>  // b.any
  403f1c:	ldr	x0, [sp, #32]
  403f20:	ldr	x1, [sp, #24]
  403f24:	cmp	x1, x0
  403f28:	b.eq	403f58 <ferror@plt+0x2378>  // b.none
  403f2c:	ldr	x0, [sp, #32]
  403f30:	cmp	x0, #0x0
  403f34:	b.eq	403f48 <ferror@plt+0x2368>  // b.none
  403f38:	ldr	x0, [sp, #32]
  403f3c:	ldrsb	w0, [x0]
  403f40:	cmp	w0, #0x0
  403f44:	b.ne	403f58 <ferror@plt+0x2378>  // b.any
  403f48:	ldr	d0, [sp, #40]
  403f4c:	b	403fb4 <ferror@plt+0x23d4>
  403f50:	nop
  403f54:	b	403f5c <ferror@plt+0x237c>
  403f58:	nop
  403f5c:	bl	401b80 <__errno_location@plt>
  403f60:	ldr	w0, [x0]
  403f64:	cmp	w0, #0x22
  403f68:	b.ne	403f90 <ferror@plt+0x23b0>  // b.any
  403f6c:	adrp	x0, 417000 <ferror@plt+0x15420>
  403f70:	add	x0, x0, #0x2c8
  403f74:	ldr	w4, [x0]
  403f78:	ldr	x3, [sp, #24]
  403f7c:	ldr	x2, [sp, #16]
  403f80:	adrp	x0, 406000 <ferror@plt+0x4420>
  403f84:	add	x1, x0, #0x1d0
  403f88:	mov	w0, w4
  403f8c:	bl	401bc0 <err@plt>
  403f90:	adrp	x0, 417000 <ferror@plt+0x15420>
  403f94:	add	x0, x0, #0x2c8
  403f98:	ldr	w4, [x0]
  403f9c:	ldr	x3, [sp, #24]
  403fa0:	ldr	x2, [sp, #16]
  403fa4:	adrp	x0, 406000 <ferror@plt+0x4420>
  403fa8:	add	x1, x0, #0x1d0
  403fac:	mov	w0, w4
  403fb0:	bl	401b40 <errx@plt>
  403fb4:	ldp	x29, x30, [sp], #48
  403fb8:	ret
  403fbc:	stp	x29, x30, [sp, #-48]!
  403fc0:	mov	x29, sp
  403fc4:	str	x0, [sp, #24]
  403fc8:	str	x1, [sp, #16]
  403fcc:	str	xzr, [sp, #32]
  403fd0:	bl	401b80 <__errno_location@plt>
  403fd4:	str	wzr, [x0]
  403fd8:	ldr	x0, [sp, #24]
  403fdc:	cmp	x0, #0x0
  403fe0:	b.eq	404050 <ferror@plt+0x2470>  // b.none
  403fe4:	ldr	x0, [sp, #24]
  403fe8:	ldrsb	w0, [x0]
  403fec:	cmp	w0, #0x0
  403ff0:	b.eq	404050 <ferror@plt+0x2470>  // b.none
  403ff4:	add	x0, sp, #0x20
  403ff8:	mov	w2, #0xa                   	// #10
  403ffc:	mov	x1, x0
  404000:	ldr	x0, [sp, #24]
  404004:	bl	401a70 <strtol@plt>
  404008:	str	x0, [sp, #40]
  40400c:	bl	401b80 <__errno_location@plt>
  404010:	ldr	w0, [x0]
  404014:	cmp	w0, #0x0
  404018:	b.ne	404058 <ferror@plt+0x2478>  // b.any
  40401c:	ldr	x0, [sp, #32]
  404020:	ldr	x1, [sp, #24]
  404024:	cmp	x1, x0
  404028:	b.eq	404058 <ferror@plt+0x2478>  // b.none
  40402c:	ldr	x0, [sp, #32]
  404030:	cmp	x0, #0x0
  404034:	b.eq	404048 <ferror@plt+0x2468>  // b.none
  404038:	ldr	x0, [sp, #32]
  40403c:	ldrsb	w0, [x0]
  404040:	cmp	w0, #0x0
  404044:	b.ne	404058 <ferror@plt+0x2478>  // b.any
  404048:	ldr	x0, [sp, #40]
  40404c:	b	4040b4 <ferror@plt+0x24d4>
  404050:	nop
  404054:	b	40405c <ferror@plt+0x247c>
  404058:	nop
  40405c:	bl	401b80 <__errno_location@plt>
  404060:	ldr	w0, [x0]
  404064:	cmp	w0, #0x22
  404068:	b.ne	404090 <ferror@plt+0x24b0>  // b.any
  40406c:	adrp	x0, 417000 <ferror@plt+0x15420>
  404070:	add	x0, x0, #0x2c8
  404074:	ldr	w4, [x0]
  404078:	ldr	x3, [sp, #24]
  40407c:	ldr	x2, [sp, #16]
  404080:	adrp	x0, 406000 <ferror@plt+0x4420>
  404084:	add	x1, x0, #0x1d0
  404088:	mov	w0, w4
  40408c:	bl	401bc0 <err@plt>
  404090:	adrp	x0, 417000 <ferror@plt+0x15420>
  404094:	add	x0, x0, #0x2c8
  404098:	ldr	w4, [x0]
  40409c:	ldr	x3, [sp, #24]
  4040a0:	ldr	x2, [sp, #16]
  4040a4:	adrp	x0, 406000 <ferror@plt+0x4420>
  4040a8:	add	x1, x0, #0x1d0
  4040ac:	mov	w0, w4
  4040b0:	bl	401b40 <errx@plt>
  4040b4:	ldp	x29, x30, [sp], #48
  4040b8:	ret
  4040bc:	stp	x29, x30, [sp, #-48]!
  4040c0:	mov	x29, sp
  4040c4:	str	x0, [sp, #24]
  4040c8:	str	x1, [sp, #16]
  4040cc:	str	xzr, [sp, #32]
  4040d0:	bl	401b80 <__errno_location@plt>
  4040d4:	str	wzr, [x0]
  4040d8:	ldr	x0, [sp, #24]
  4040dc:	cmp	x0, #0x0
  4040e0:	b.eq	404150 <ferror@plt+0x2570>  // b.none
  4040e4:	ldr	x0, [sp, #24]
  4040e8:	ldrsb	w0, [x0]
  4040ec:	cmp	w0, #0x0
  4040f0:	b.eq	404150 <ferror@plt+0x2570>  // b.none
  4040f4:	add	x0, sp, #0x20
  4040f8:	mov	w2, #0xa                   	// #10
  4040fc:	mov	x1, x0
  404100:	ldr	x0, [sp, #24]
  404104:	bl	4017f0 <strtoul@plt>
  404108:	str	x0, [sp, #40]
  40410c:	bl	401b80 <__errno_location@plt>
  404110:	ldr	w0, [x0]
  404114:	cmp	w0, #0x0
  404118:	b.ne	404158 <ferror@plt+0x2578>  // b.any
  40411c:	ldr	x0, [sp, #32]
  404120:	ldr	x1, [sp, #24]
  404124:	cmp	x1, x0
  404128:	b.eq	404158 <ferror@plt+0x2578>  // b.none
  40412c:	ldr	x0, [sp, #32]
  404130:	cmp	x0, #0x0
  404134:	b.eq	404148 <ferror@plt+0x2568>  // b.none
  404138:	ldr	x0, [sp, #32]
  40413c:	ldrsb	w0, [x0]
  404140:	cmp	w0, #0x0
  404144:	b.ne	404158 <ferror@plt+0x2578>  // b.any
  404148:	ldr	x0, [sp, #40]
  40414c:	b	4041b4 <ferror@plt+0x25d4>
  404150:	nop
  404154:	b	40415c <ferror@plt+0x257c>
  404158:	nop
  40415c:	bl	401b80 <__errno_location@plt>
  404160:	ldr	w0, [x0]
  404164:	cmp	w0, #0x22
  404168:	b.ne	404190 <ferror@plt+0x25b0>  // b.any
  40416c:	adrp	x0, 417000 <ferror@plt+0x15420>
  404170:	add	x0, x0, #0x2c8
  404174:	ldr	w4, [x0]
  404178:	ldr	x3, [sp, #24]
  40417c:	ldr	x2, [sp, #16]
  404180:	adrp	x0, 406000 <ferror@plt+0x4420>
  404184:	add	x1, x0, #0x1d0
  404188:	mov	w0, w4
  40418c:	bl	401bc0 <err@plt>
  404190:	adrp	x0, 417000 <ferror@plt+0x15420>
  404194:	add	x0, x0, #0x2c8
  404198:	ldr	w4, [x0]
  40419c:	ldr	x3, [sp, #24]
  4041a0:	ldr	x2, [sp, #16]
  4041a4:	adrp	x0, 406000 <ferror@plt+0x4420>
  4041a8:	add	x1, x0, #0x1d0
  4041ac:	mov	w0, w4
  4041b0:	bl	401b40 <errx@plt>
  4041b4:	ldp	x29, x30, [sp], #48
  4041b8:	ret
  4041bc:	stp	x29, x30, [sp, #-48]!
  4041c0:	mov	x29, sp
  4041c4:	str	x0, [sp, #24]
  4041c8:	str	x1, [sp, #16]
  4041cc:	add	x0, sp, #0x28
  4041d0:	mov	x1, x0
  4041d4:	ldr	x0, [sp, #24]
  4041d8:	bl	4035f8 <ferror@plt+0x1a18>
  4041dc:	cmp	w0, #0x0
  4041e0:	b.ne	4041ec <ferror@plt+0x260c>  // b.any
  4041e4:	ldr	x0, [sp, #40]
  4041e8:	b	404244 <ferror@plt+0x2664>
  4041ec:	bl	401b80 <__errno_location@plt>
  4041f0:	ldr	w0, [x0]
  4041f4:	cmp	w0, #0x0
  4041f8:	b.eq	404220 <ferror@plt+0x2640>  // b.none
  4041fc:	adrp	x0, 417000 <ferror@plt+0x15420>
  404200:	add	x0, x0, #0x2c8
  404204:	ldr	w4, [x0]
  404208:	ldr	x3, [sp, #24]
  40420c:	ldr	x2, [sp, #16]
  404210:	adrp	x0, 406000 <ferror@plt+0x4420>
  404214:	add	x1, x0, #0x1d0
  404218:	mov	w0, w4
  40421c:	bl	401bc0 <err@plt>
  404220:	adrp	x0, 417000 <ferror@plt+0x15420>
  404224:	add	x0, x0, #0x2c8
  404228:	ldr	w4, [x0]
  40422c:	ldr	x3, [sp, #24]
  404230:	ldr	x2, [sp, #16]
  404234:	adrp	x0, 406000 <ferror@plt+0x4420>
  404238:	add	x1, x0, #0x1d0
  40423c:	mov	w0, w4
  404240:	bl	401b40 <errx@plt>
  404244:	ldp	x29, x30, [sp], #48
  404248:	ret
  40424c:	stp	x29, x30, [sp, #-64]!
  404250:	mov	x29, sp
  404254:	str	x0, [sp, #40]
  404258:	str	x1, [sp, #32]
  40425c:	str	x2, [sp, #24]
  404260:	ldr	x1, [sp, #24]
  404264:	ldr	x0, [sp, #40]
  404268:	bl	403ec0 <ferror@plt+0x22e0>
  40426c:	str	d0, [sp, #56]
  404270:	ldr	d0, [sp, #56]
  404274:	fcvtzs	d0, d0
  404278:	ldr	x0, [sp, #32]
  40427c:	str	d0, [x0]
  404280:	ldr	x0, [sp, #32]
  404284:	ldr	d0, [x0]
  404288:	scvtf	d0, d0
  40428c:	ldr	d1, [sp, #56]
  404290:	fsub	d0, d1, d0
  404294:	mov	x0, #0x848000000000        	// #145685290680320
  404298:	movk	x0, #0x412e, lsl #48
  40429c:	fmov	d1, x0
  4042a0:	fmul	d0, d0, d1
  4042a4:	fcvtzs	d0, d0
  4042a8:	ldr	x0, [sp, #32]
  4042ac:	str	d0, [x0, #8]
  4042b0:	nop
  4042b4:	ldp	x29, x30, [sp], #64
  4042b8:	ret
  4042bc:	sub	sp, sp, #0x20
  4042c0:	str	w0, [sp, #12]
  4042c4:	str	x1, [sp]
  4042c8:	strh	wzr, [sp, #30]
  4042cc:	ldr	w0, [sp, #12]
  4042d0:	and	w0, w0, #0xf000
  4042d4:	cmp	w0, #0x4, lsl #12
  4042d8:	b.ne	404300 <ferror@plt+0x2720>  // b.any
  4042dc:	ldrh	w0, [sp, #30]
  4042e0:	add	w1, w0, #0x1
  4042e4:	strh	w1, [sp, #30]
  4042e8:	and	x0, x0, #0xffff
  4042ec:	ldr	x1, [sp]
  4042f0:	add	x0, x1, x0
  4042f4:	mov	w1, #0x64                  	// #100
  4042f8:	strb	w1, [x0]
  4042fc:	b	404434 <ferror@plt+0x2854>
  404300:	ldr	w0, [sp, #12]
  404304:	and	w0, w0, #0xf000
  404308:	cmp	w0, #0xa, lsl #12
  40430c:	b.ne	404334 <ferror@plt+0x2754>  // b.any
  404310:	ldrh	w0, [sp, #30]
  404314:	add	w1, w0, #0x1
  404318:	strh	w1, [sp, #30]
  40431c:	and	x0, x0, #0xffff
  404320:	ldr	x1, [sp]
  404324:	add	x0, x1, x0
  404328:	mov	w1, #0x6c                  	// #108
  40432c:	strb	w1, [x0]
  404330:	b	404434 <ferror@plt+0x2854>
  404334:	ldr	w0, [sp, #12]
  404338:	and	w0, w0, #0xf000
  40433c:	cmp	w0, #0x2, lsl #12
  404340:	b.ne	404368 <ferror@plt+0x2788>  // b.any
  404344:	ldrh	w0, [sp, #30]
  404348:	add	w1, w0, #0x1
  40434c:	strh	w1, [sp, #30]
  404350:	and	x0, x0, #0xffff
  404354:	ldr	x1, [sp]
  404358:	add	x0, x1, x0
  40435c:	mov	w1, #0x63                  	// #99
  404360:	strb	w1, [x0]
  404364:	b	404434 <ferror@plt+0x2854>
  404368:	ldr	w0, [sp, #12]
  40436c:	and	w0, w0, #0xf000
  404370:	cmp	w0, #0x6, lsl #12
  404374:	b.ne	40439c <ferror@plt+0x27bc>  // b.any
  404378:	ldrh	w0, [sp, #30]
  40437c:	add	w1, w0, #0x1
  404380:	strh	w1, [sp, #30]
  404384:	and	x0, x0, #0xffff
  404388:	ldr	x1, [sp]
  40438c:	add	x0, x1, x0
  404390:	mov	w1, #0x62                  	// #98
  404394:	strb	w1, [x0]
  404398:	b	404434 <ferror@plt+0x2854>
  40439c:	ldr	w0, [sp, #12]
  4043a0:	and	w0, w0, #0xf000
  4043a4:	cmp	w0, #0xc, lsl #12
  4043a8:	b.ne	4043d0 <ferror@plt+0x27f0>  // b.any
  4043ac:	ldrh	w0, [sp, #30]
  4043b0:	add	w1, w0, #0x1
  4043b4:	strh	w1, [sp, #30]
  4043b8:	and	x0, x0, #0xffff
  4043bc:	ldr	x1, [sp]
  4043c0:	add	x0, x1, x0
  4043c4:	mov	w1, #0x73                  	// #115
  4043c8:	strb	w1, [x0]
  4043cc:	b	404434 <ferror@plt+0x2854>
  4043d0:	ldr	w0, [sp, #12]
  4043d4:	and	w0, w0, #0xf000
  4043d8:	cmp	w0, #0x1, lsl #12
  4043dc:	b.ne	404404 <ferror@plt+0x2824>  // b.any
  4043e0:	ldrh	w0, [sp, #30]
  4043e4:	add	w1, w0, #0x1
  4043e8:	strh	w1, [sp, #30]
  4043ec:	and	x0, x0, #0xffff
  4043f0:	ldr	x1, [sp]
  4043f4:	add	x0, x1, x0
  4043f8:	mov	w1, #0x70                  	// #112
  4043fc:	strb	w1, [x0]
  404400:	b	404434 <ferror@plt+0x2854>
  404404:	ldr	w0, [sp, #12]
  404408:	and	w0, w0, #0xf000
  40440c:	cmp	w0, #0x8, lsl #12
  404410:	b.ne	404434 <ferror@plt+0x2854>  // b.any
  404414:	ldrh	w0, [sp, #30]
  404418:	add	w1, w0, #0x1
  40441c:	strh	w1, [sp, #30]
  404420:	and	x0, x0, #0xffff
  404424:	ldr	x1, [sp]
  404428:	add	x0, x1, x0
  40442c:	mov	w1, #0x2d                  	// #45
  404430:	strb	w1, [x0]
  404434:	ldr	w0, [sp, #12]
  404438:	and	w0, w0, #0x100
  40443c:	cmp	w0, #0x0
  404440:	b.eq	40444c <ferror@plt+0x286c>  // b.none
  404444:	mov	w0, #0x72                  	// #114
  404448:	b	404450 <ferror@plt+0x2870>
  40444c:	mov	w0, #0x2d                  	// #45
  404450:	ldrh	w1, [sp, #30]
  404454:	add	w2, w1, #0x1
  404458:	strh	w2, [sp, #30]
  40445c:	and	x1, x1, #0xffff
  404460:	ldr	x2, [sp]
  404464:	add	x1, x2, x1
  404468:	strb	w0, [x1]
  40446c:	ldr	w0, [sp, #12]
  404470:	and	w0, w0, #0x80
  404474:	cmp	w0, #0x0
  404478:	b.eq	404484 <ferror@plt+0x28a4>  // b.none
  40447c:	mov	w0, #0x77                  	// #119
  404480:	b	404488 <ferror@plt+0x28a8>
  404484:	mov	w0, #0x2d                  	// #45
  404488:	ldrh	w1, [sp, #30]
  40448c:	add	w2, w1, #0x1
  404490:	strh	w2, [sp, #30]
  404494:	and	x1, x1, #0xffff
  404498:	ldr	x2, [sp]
  40449c:	add	x1, x2, x1
  4044a0:	strb	w0, [x1]
  4044a4:	ldr	w0, [sp, #12]
  4044a8:	and	w0, w0, #0x800
  4044ac:	cmp	w0, #0x0
  4044b0:	b.eq	4044d4 <ferror@plt+0x28f4>  // b.none
  4044b4:	ldr	w0, [sp, #12]
  4044b8:	and	w0, w0, #0x40
  4044bc:	cmp	w0, #0x0
  4044c0:	b.eq	4044cc <ferror@plt+0x28ec>  // b.none
  4044c4:	mov	w0, #0x73                  	// #115
  4044c8:	b	4044f0 <ferror@plt+0x2910>
  4044cc:	mov	w0, #0x53                  	// #83
  4044d0:	b	4044f0 <ferror@plt+0x2910>
  4044d4:	ldr	w0, [sp, #12]
  4044d8:	and	w0, w0, #0x40
  4044dc:	cmp	w0, #0x0
  4044e0:	b.eq	4044ec <ferror@plt+0x290c>  // b.none
  4044e4:	mov	w0, #0x78                  	// #120
  4044e8:	b	4044f0 <ferror@plt+0x2910>
  4044ec:	mov	w0, #0x2d                  	// #45
  4044f0:	ldrh	w1, [sp, #30]
  4044f4:	add	w2, w1, #0x1
  4044f8:	strh	w2, [sp, #30]
  4044fc:	and	x1, x1, #0xffff
  404500:	ldr	x2, [sp]
  404504:	add	x1, x2, x1
  404508:	strb	w0, [x1]
  40450c:	ldr	w0, [sp, #12]
  404510:	and	w0, w0, #0x20
  404514:	cmp	w0, #0x0
  404518:	b.eq	404524 <ferror@plt+0x2944>  // b.none
  40451c:	mov	w0, #0x72                  	// #114
  404520:	b	404528 <ferror@plt+0x2948>
  404524:	mov	w0, #0x2d                  	// #45
  404528:	ldrh	w1, [sp, #30]
  40452c:	add	w2, w1, #0x1
  404530:	strh	w2, [sp, #30]
  404534:	and	x1, x1, #0xffff
  404538:	ldr	x2, [sp]
  40453c:	add	x1, x2, x1
  404540:	strb	w0, [x1]
  404544:	ldr	w0, [sp, #12]
  404548:	and	w0, w0, #0x10
  40454c:	cmp	w0, #0x0
  404550:	b.eq	40455c <ferror@plt+0x297c>  // b.none
  404554:	mov	w0, #0x77                  	// #119
  404558:	b	404560 <ferror@plt+0x2980>
  40455c:	mov	w0, #0x2d                  	// #45
  404560:	ldrh	w1, [sp, #30]
  404564:	add	w2, w1, #0x1
  404568:	strh	w2, [sp, #30]
  40456c:	and	x1, x1, #0xffff
  404570:	ldr	x2, [sp]
  404574:	add	x1, x2, x1
  404578:	strb	w0, [x1]
  40457c:	ldr	w0, [sp, #12]
  404580:	and	w0, w0, #0x400
  404584:	cmp	w0, #0x0
  404588:	b.eq	4045ac <ferror@plt+0x29cc>  // b.none
  40458c:	ldr	w0, [sp, #12]
  404590:	and	w0, w0, #0x8
  404594:	cmp	w0, #0x0
  404598:	b.eq	4045a4 <ferror@plt+0x29c4>  // b.none
  40459c:	mov	w0, #0x73                  	// #115
  4045a0:	b	4045c8 <ferror@plt+0x29e8>
  4045a4:	mov	w0, #0x53                  	// #83
  4045a8:	b	4045c8 <ferror@plt+0x29e8>
  4045ac:	ldr	w0, [sp, #12]
  4045b0:	and	w0, w0, #0x8
  4045b4:	cmp	w0, #0x0
  4045b8:	b.eq	4045c4 <ferror@plt+0x29e4>  // b.none
  4045bc:	mov	w0, #0x78                  	// #120
  4045c0:	b	4045c8 <ferror@plt+0x29e8>
  4045c4:	mov	w0, #0x2d                  	// #45
  4045c8:	ldrh	w1, [sp, #30]
  4045cc:	add	w2, w1, #0x1
  4045d0:	strh	w2, [sp, #30]
  4045d4:	and	x1, x1, #0xffff
  4045d8:	ldr	x2, [sp]
  4045dc:	add	x1, x2, x1
  4045e0:	strb	w0, [x1]
  4045e4:	ldr	w0, [sp, #12]
  4045e8:	and	w0, w0, #0x4
  4045ec:	cmp	w0, #0x0
  4045f0:	b.eq	4045fc <ferror@plt+0x2a1c>  // b.none
  4045f4:	mov	w0, #0x72                  	// #114
  4045f8:	b	404600 <ferror@plt+0x2a20>
  4045fc:	mov	w0, #0x2d                  	// #45
  404600:	ldrh	w1, [sp, #30]
  404604:	add	w2, w1, #0x1
  404608:	strh	w2, [sp, #30]
  40460c:	and	x1, x1, #0xffff
  404610:	ldr	x2, [sp]
  404614:	add	x1, x2, x1
  404618:	strb	w0, [x1]
  40461c:	ldr	w0, [sp, #12]
  404620:	and	w0, w0, #0x2
  404624:	cmp	w0, #0x0
  404628:	b.eq	404634 <ferror@plt+0x2a54>  // b.none
  40462c:	mov	w0, #0x77                  	// #119
  404630:	b	404638 <ferror@plt+0x2a58>
  404634:	mov	w0, #0x2d                  	// #45
  404638:	ldrh	w1, [sp, #30]
  40463c:	add	w2, w1, #0x1
  404640:	strh	w2, [sp, #30]
  404644:	and	x1, x1, #0xffff
  404648:	ldr	x2, [sp]
  40464c:	add	x1, x2, x1
  404650:	strb	w0, [x1]
  404654:	ldr	w0, [sp, #12]
  404658:	and	w0, w0, #0x200
  40465c:	cmp	w0, #0x0
  404660:	b.eq	404684 <ferror@plt+0x2aa4>  // b.none
  404664:	ldr	w0, [sp, #12]
  404668:	and	w0, w0, #0x1
  40466c:	cmp	w0, #0x0
  404670:	b.eq	40467c <ferror@plt+0x2a9c>  // b.none
  404674:	mov	w0, #0x74                  	// #116
  404678:	b	4046a0 <ferror@plt+0x2ac0>
  40467c:	mov	w0, #0x54                  	// #84
  404680:	b	4046a0 <ferror@plt+0x2ac0>
  404684:	ldr	w0, [sp, #12]
  404688:	and	w0, w0, #0x1
  40468c:	cmp	w0, #0x0
  404690:	b.eq	40469c <ferror@plt+0x2abc>  // b.none
  404694:	mov	w0, #0x78                  	// #120
  404698:	b	4046a0 <ferror@plt+0x2ac0>
  40469c:	mov	w0, #0x2d                  	// #45
  4046a0:	ldrh	w1, [sp, #30]
  4046a4:	add	w2, w1, #0x1
  4046a8:	strh	w2, [sp, #30]
  4046ac:	and	x1, x1, #0xffff
  4046b0:	ldr	x2, [sp]
  4046b4:	add	x1, x2, x1
  4046b8:	strb	w0, [x1]
  4046bc:	ldrh	w0, [sp, #30]
  4046c0:	ldr	x1, [sp]
  4046c4:	add	x0, x1, x0
  4046c8:	strb	wzr, [x0]
  4046cc:	ldr	x0, [sp]
  4046d0:	add	sp, sp, #0x20
  4046d4:	ret
  4046d8:	sub	sp, sp, #0x20
  4046dc:	str	x0, [sp, #8]
  4046e0:	mov	w0, #0xa                   	// #10
  4046e4:	str	w0, [sp, #28]
  4046e8:	b	404710 <ferror@plt+0x2b30>
  4046ec:	ldr	w0, [sp, #28]
  4046f0:	mov	x1, #0x1                   	// #1
  4046f4:	lsl	x0, x1, x0
  4046f8:	ldr	x1, [sp, #8]
  4046fc:	cmp	x1, x0
  404700:	b.cc	404720 <ferror@plt+0x2b40>  // b.lo, b.ul, b.last
  404704:	ldr	w0, [sp, #28]
  404708:	add	w0, w0, #0xa
  40470c:	str	w0, [sp, #28]
  404710:	ldr	w0, [sp, #28]
  404714:	cmp	w0, #0x3c
  404718:	b.le	4046ec <ferror@plt+0x2b0c>
  40471c:	b	404724 <ferror@plt+0x2b44>
  404720:	nop
  404724:	ldr	w0, [sp, #28]
  404728:	sub	w0, w0, #0xa
  40472c:	add	sp, sp, #0x20
  404730:	ret
  404734:	stp	x29, x30, [sp, #-128]!
  404738:	mov	x29, sp
  40473c:	str	w0, [sp, #28]
  404740:	str	x1, [sp, #16]
  404744:	adrp	x0, 406000 <ferror@plt+0x4420>
  404748:	add	x0, x0, #0x1e0
  40474c:	str	x0, [sp, #88]
  404750:	add	x0, sp, #0x20
  404754:	str	x0, [sp, #104]
  404758:	ldr	w0, [sp, #28]
  40475c:	and	w0, w0, #0x2
  404760:	cmp	w0, #0x0
  404764:	b.eq	40477c <ferror@plt+0x2b9c>  // b.none
  404768:	ldr	x0, [sp, #104]
  40476c:	add	x1, x0, #0x1
  404770:	str	x1, [sp, #104]
  404774:	mov	w1, #0x20                  	// #32
  404778:	strb	w1, [x0]
  40477c:	ldr	x0, [sp, #16]
  404780:	bl	4046d8 <ferror@plt+0x2af8>
  404784:	str	w0, [sp, #84]
  404788:	ldr	w0, [sp, #84]
  40478c:	cmp	w0, #0x0
  404790:	b.eq	4047bc <ferror@plt+0x2bdc>  // b.none
  404794:	ldr	w0, [sp, #84]
  404798:	mov	w1, #0x6667                	// #26215
  40479c:	movk	w1, #0x6666, lsl #16
  4047a0:	smull	x1, w0, w1
  4047a4:	lsr	x1, x1, #32
  4047a8:	asr	w1, w1, #2
  4047ac:	asr	w0, w0, #31
  4047b0:	sub	w0, w1, w0
  4047b4:	sxtw	x0, w0
  4047b8:	b	4047c0 <ferror@plt+0x2be0>
  4047bc:	mov	x0, #0x0                   	// #0
  4047c0:	ldr	x1, [sp, #88]
  4047c4:	add	x0, x1, x0
  4047c8:	ldrb	w0, [x0]
  4047cc:	strb	w0, [sp, #83]
  4047d0:	ldr	w0, [sp, #84]
  4047d4:	cmp	w0, #0x0
  4047d8:	b.eq	4047ec <ferror@plt+0x2c0c>  // b.none
  4047dc:	ldr	w0, [sp, #84]
  4047e0:	ldr	x1, [sp, #16]
  4047e4:	lsr	x0, x1, x0
  4047e8:	b	4047f0 <ferror@plt+0x2c10>
  4047ec:	ldr	x0, [sp, #16]
  4047f0:	str	w0, [sp, #124]
  4047f4:	ldr	w0, [sp, #84]
  4047f8:	cmp	w0, #0x0
  4047fc:	b.eq	40481c <ferror@plt+0x2c3c>  // b.none
  404800:	ldr	w0, [sp, #84]
  404804:	mov	x1, #0xffffffffffffffff    	// #-1
  404808:	lsl	x0, x1, x0
  40480c:	mvn	x1, x0
  404810:	ldr	x0, [sp, #16]
  404814:	and	x0, x1, x0
  404818:	b	404820 <ferror@plt+0x2c40>
  40481c:	mov	x0, #0x0                   	// #0
  404820:	str	x0, [sp, #112]
  404824:	ldr	x0, [sp, #104]
  404828:	add	x1, x0, #0x1
  40482c:	str	x1, [sp, #104]
  404830:	ldrb	w1, [sp, #83]
  404834:	strb	w1, [x0]
  404838:	ldr	w0, [sp, #28]
  40483c:	and	w0, w0, #0x1
  404840:	cmp	w0, #0x0
  404844:	b.eq	40487c <ferror@plt+0x2c9c>  // b.none
  404848:	ldrsb	w0, [sp, #83]
  40484c:	cmp	w0, #0x42
  404850:	b.eq	40487c <ferror@plt+0x2c9c>  // b.none
  404854:	ldr	x0, [sp, #104]
  404858:	add	x1, x0, #0x1
  40485c:	str	x1, [sp, #104]
  404860:	mov	w1, #0x69                  	// #105
  404864:	strb	w1, [x0]
  404868:	ldr	x0, [sp, #104]
  40486c:	add	x1, x0, #0x1
  404870:	str	x1, [sp, #104]
  404874:	mov	w1, #0x42                  	// #66
  404878:	strb	w1, [x0]
  40487c:	ldr	x0, [sp, #104]
  404880:	strb	wzr, [x0]
  404884:	ldr	x0, [sp, #112]
  404888:	cmp	x0, #0x0
  40488c:	b.eq	404964 <ferror@plt+0x2d84>  // b.none
  404890:	ldr	w0, [sp, #28]
  404894:	and	w0, w0, #0x4
  404898:	cmp	w0, #0x0
  40489c:	b.eq	404914 <ferror@plt+0x2d34>  // b.none
  4048a0:	ldr	w0, [sp, #84]
  4048a4:	sub	w0, w0, #0xa
  4048a8:	ldr	x1, [sp, #112]
  4048ac:	lsr	x0, x1, x0
  4048b0:	add	x1, x0, #0x5
  4048b4:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4048b8:	movk	x0, #0xcccd
  4048bc:	umulh	x0, x1, x0
  4048c0:	lsr	x0, x0, #3
  4048c4:	str	x0, [sp, #112]
  4048c8:	ldr	x2, [sp, #112]
  4048cc:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4048d0:	movk	x0, #0xcccd
  4048d4:	umulh	x0, x2, x0
  4048d8:	lsr	x1, x0, #3
  4048dc:	mov	x0, x1
  4048e0:	lsl	x0, x0, #2
  4048e4:	add	x0, x0, x1
  4048e8:	lsl	x0, x0, #1
  4048ec:	sub	x1, x2, x0
  4048f0:	cmp	x1, #0x0
  4048f4:	b.ne	404964 <ferror@plt+0x2d84>  // b.any
  4048f8:	ldr	x1, [sp, #112]
  4048fc:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  404900:	movk	x0, #0xcccd
  404904:	umulh	x0, x1, x0
  404908:	lsr	x0, x0, #3
  40490c:	str	x0, [sp, #112]
  404910:	b	404964 <ferror@plt+0x2d84>
  404914:	ldr	w0, [sp, #84]
  404918:	sub	w0, w0, #0xa
  40491c:	ldr	x1, [sp, #112]
  404920:	lsr	x0, x1, x0
  404924:	add	x0, x0, #0x32
  404928:	lsr	x1, x0, #2
  40492c:	mov	x0, #0xf5c3                	// #62915
  404930:	movk	x0, #0x5c28, lsl #16
  404934:	movk	x0, #0xc28f, lsl #32
  404938:	movk	x0, #0x28f5, lsl #48
  40493c:	umulh	x0, x1, x0
  404940:	lsr	x0, x0, #2
  404944:	str	x0, [sp, #112]
  404948:	ldr	x0, [sp, #112]
  40494c:	cmp	x0, #0xa
  404950:	b.ne	404964 <ferror@plt+0x2d84>  // b.any
  404954:	ldr	w0, [sp, #124]
  404958:	add	w0, w0, #0x1
  40495c:	str	w0, [sp, #124]
  404960:	str	xzr, [sp, #112]
  404964:	ldr	x0, [sp, #112]
  404968:	cmp	x0, #0x0
  40496c:	b.eq	4049f0 <ferror@plt+0x2e10>  // b.none
  404970:	bl	4018f0 <localeconv@plt>
  404974:	str	x0, [sp, #72]
  404978:	ldr	x0, [sp, #72]
  40497c:	cmp	x0, #0x0
  404980:	b.eq	404990 <ferror@plt+0x2db0>  // b.none
  404984:	ldr	x0, [sp, #72]
  404988:	ldr	x0, [x0]
  40498c:	b	404994 <ferror@plt+0x2db4>
  404990:	mov	x0, #0x0                   	// #0
  404994:	str	x0, [sp, #96]
  404998:	ldr	x0, [sp, #96]
  40499c:	cmp	x0, #0x0
  4049a0:	b.eq	4049b4 <ferror@plt+0x2dd4>  // b.none
  4049a4:	ldr	x0, [sp, #96]
  4049a8:	ldrsb	w0, [x0]
  4049ac:	cmp	w0, #0x0
  4049b0:	b.ne	4049c0 <ferror@plt+0x2de0>  // b.any
  4049b4:	adrp	x0, 406000 <ferror@plt+0x4420>
  4049b8:	add	x0, x0, #0x1e8
  4049bc:	str	x0, [sp, #96]
  4049c0:	add	x0, sp, #0x20
  4049c4:	add	x7, sp, #0x28
  4049c8:	mov	x6, x0
  4049cc:	ldr	x5, [sp, #112]
  4049d0:	ldr	x4, [sp, #96]
  4049d4:	ldr	w3, [sp, #124]
  4049d8:	adrp	x0, 406000 <ferror@plt+0x4420>
  4049dc:	add	x2, x0, #0x1f0
  4049e0:	mov	x1, #0x20                  	// #32
  4049e4:	mov	x0, x7
  4049e8:	bl	4018e0 <snprintf@plt>
  4049ec:	b	404a14 <ferror@plt+0x2e34>
  4049f0:	add	x0, sp, #0x20
  4049f4:	add	x5, sp, #0x28
  4049f8:	mov	x4, x0
  4049fc:	ldr	w3, [sp, #124]
  404a00:	adrp	x0, 406000 <ferror@plt+0x4420>
  404a04:	add	x2, x0, #0x200
  404a08:	mov	x1, #0x20                  	// #32
  404a0c:	mov	x0, x5
  404a10:	bl	4018e0 <snprintf@plt>
  404a14:	add	x0, sp, #0x28
  404a18:	bl	4019a0 <strdup@plt>
  404a1c:	ldp	x29, x30, [sp], #128
  404a20:	ret
  404a24:	stp	x29, x30, [sp, #-96]!
  404a28:	mov	x29, sp
  404a2c:	str	x0, [sp, #40]
  404a30:	str	x1, [sp, #32]
  404a34:	str	x2, [sp, #24]
  404a38:	str	x3, [sp, #16]
  404a3c:	str	xzr, [sp, #88]
  404a40:	str	xzr, [sp, #72]
  404a44:	ldr	x0, [sp, #40]
  404a48:	cmp	x0, #0x0
  404a4c:	b.eq	404a84 <ferror@plt+0x2ea4>  // b.none
  404a50:	ldr	x0, [sp, #40]
  404a54:	ldrsb	w0, [x0]
  404a58:	cmp	w0, #0x0
  404a5c:	b.eq	404a84 <ferror@plt+0x2ea4>  // b.none
  404a60:	ldr	x0, [sp, #32]
  404a64:	cmp	x0, #0x0
  404a68:	b.eq	404a84 <ferror@plt+0x2ea4>  // b.none
  404a6c:	ldr	x0, [sp, #24]
  404a70:	cmp	x0, #0x0
  404a74:	b.eq	404a84 <ferror@plt+0x2ea4>  // b.none
  404a78:	ldr	x0, [sp, #16]
  404a7c:	cmp	x0, #0x0
  404a80:	b.ne	404a8c <ferror@plt+0x2eac>  // b.any
  404a84:	mov	w0, #0xffffffff            	// #-1
  404a88:	b	404be0 <ferror@plt+0x3000>
  404a8c:	ldr	x0, [sp, #40]
  404a90:	str	x0, [sp, #80]
  404a94:	b	404bb8 <ferror@plt+0x2fd8>
  404a98:	str	xzr, [sp, #64]
  404a9c:	ldr	x1, [sp, #72]
  404aa0:	ldr	x0, [sp, #24]
  404aa4:	cmp	x1, x0
  404aa8:	b.cc	404ab4 <ferror@plt+0x2ed4>  // b.lo, b.ul, b.last
  404aac:	mov	w0, #0xfffffffe            	// #-2
  404ab0:	b	404be0 <ferror@plt+0x3000>
  404ab4:	ldr	x0, [sp, #88]
  404ab8:	cmp	x0, #0x0
  404abc:	b.ne	404ac8 <ferror@plt+0x2ee8>  // b.any
  404ac0:	ldr	x0, [sp, #80]
  404ac4:	str	x0, [sp, #88]
  404ac8:	ldr	x0, [sp, #80]
  404acc:	ldrsb	w0, [x0]
  404ad0:	cmp	w0, #0x2c
  404ad4:	b.ne	404ae0 <ferror@plt+0x2f00>  // b.any
  404ad8:	ldr	x0, [sp, #80]
  404adc:	str	x0, [sp, #64]
  404ae0:	ldr	x0, [sp, #80]
  404ae4:	add	x0, x0, #0x1
  404ae8:	ldrsb	w0, [x0]
  404aec:	cmp	w0, #0x0
  404af0:	b.ne	404b00 <ferror@plt+0x2f20>  // b.any
  404af4:	ldr	x0, [sp, #80]
  404af8:	add	x0, x0, #0x1
  404afc:	str	x0, [sp, #64]
  404b00:	ldr	x0, [sp, #88]
  404b04:	cmp	x0, #0x0
  404b08:	b.eq	404ba8 <ferror@plt+0x2fc8>  // b.none
  404b0c:	ldr	x0, [sp, #64]
  404b10:	cmp	x0, #0x0
  404b14:	b.eq	404ba8 <ferror@plt+0x2fc8>  // b.none
  404b18:	ldr	x1, [sp, #64]
  404b1c:	ldr	x0, [sp, #88]
  404b20:	cmp	x1, x0
  404b24:	b.hi	404b30 <ferror@plt+0x2f50>  // b.pmore
  404b28:	mov	w0, #0xffffffff            	// #-1
  404b2c:	b	404be0 <ferror@plt+0x3000>
  404b30:	ldr	x1, [sp, #64]
  404b34:	ldr	x0, [sp, #88]
  404b38:	sub	x0, x1, x0
  404b3c:	ldr	x2, [sp, #16]
  404b40:	mov	x1, x0
  404b44:	ldr	x0, [sp, #88]
  404b48:	blr	x2
  404b4c:	str	w0, [sp, #60]
  404b50:	ldr	w0, [sp, #60]
  404b54:	cmn	w0, #0x1
  404b58:	b.ne	404b64 <ferror@plt+0x2f84>  // b.any
  404b5c:	mov	w0, #0xffffffff            	// #-1
  404b60:	b	404be0 <ferror@plt+0x3000>
  404b64:	ldr	x0, [sp, #72]
  404b68:	add	x1, x0, #0x1
  404b6c:	str	x1, [sp, #72]
  404b70:	lsl	x0, x0, #2
  404b74:	ldr	x1, [sp, #32]
  404b78:	add	x0, x1, x0
  404b7c:	ldr	w1, [sp, #60]
  404b80:	str	w1, [x0]
  404b84:	str	xzr, [sp, #88]
  404b88:	ldr	x0, [sp, #64]
  404b8c:	cmp	x0, #0x0
  404b90:	b.eq	404bac <ferror@plt+0x2fcc>  // b.none
  404b94:	ldr	x0, [sp, #64]
  404b98:	ldrsb	w0, [x0]
  404b9c:	cmp	w0, #0x0
  404ba0:	b.eq	404bd8 <ferror@plt+0x2ff8>  // b.none
  404ba4:	b	404bac <ferror@plt+0x2fcc>
  404ba8:	nop
  404bac:	ldr	x0, [sp, #80]
  404bb0:	add	x0, x0, #0x1
  404bb4:	str	x0, [sp, #80]
  404bb8:	ldr	x0, [sp, #80]
  404bbc:	cmp	x0, #0x0
  404bc0:	b.eq	404bdc <ferror@plt+0x2ffc>  // b.none
  404bc4:	ldr	x0, [sp, #80]
  404bc8:	ldrsb	w0, [x0]
  404bcc:	cmp	w0, #0x0
  404bd0:	b.ne	404a98 <ferror@plt+0x2eb8>  // b.any
  404bd4:	b	404bdc <ferror@plt+0x2ffc>
  404bd8:	nop
  404bdc:	ldr	x0, [sp, #72]
  404be0:	ldp	x29, x30, [sp], #96
  404be4:	ret
  404be8:	stp	x29, x30, [sp, #-80]!
  404bec:	mov	x29, sp
  404bf0:	str	x0, [sp, #56]
  404bf4:	str	x1, [sp, #48]
  404bf8:	str	x2, [sp, #40]
  404bfc:	str	x3, [sp, #32]
  404c00:	str	x4, [sp, #24]
  404c04:	ldr	x0, [sp, #56]
  404c08:	cmp	x0, #0x0
  404c0c:	b.eq	404c40 <ferror@plt+0x3060>  // b.none
  404c10:	ldr	x0, [sp, #56]
  404c14:	ldrsb	w0, [x0]
  404c18:	cmp	w0, #0x0
  404c1c:	b.eq	404c40 <ferror@plt+0x3060>  // b.none
  404c20:	ldr	x0, [sp, #32]
  404c24:	cmp	x0, #0x0
  404c28:	b.eq	404c40 <ferror@plt+0x3060>  // b.none
  404c2c:	ldr	x0, [sp, #32]
  404c30:	ldr	x0, [x0]
  404c34:	ldr	x1, [sp, #40]
  404c38:	cmp	x1, x0
  404c3c:	b.cs	404c48 <ferror@plt+0x3068>  // b.hs, b.nlast
  404c40:	mov	w0, #0xffffffff            	// #-1
  404c44:	b	404cdc <ferror@plt+0x30fc>
  404c48:	ldr	x0, [sp, #56]
  404c4c:	ldrsb	w0, [x0]
  404c50:	cmp	w0, #0x2b
  404c54:	b.ne	404c68 <ferror@plt+0x3088>  // b.any
  404c58:	ldr	x0, [sp, #56]
  404c5c:	add	x0, x0, #0x1
  404c60:	str	x0, [sp, #72]
  404c64:	b	404c78 <ferror@plt+0x3098>
  404c68:	ldr	x0, [sp, #56]
  404c6c:	str	x0, [sp, #72]
  404c70:	ldr	x0, [sp, #32]
  404c74:	str	xzr, [x0]
  404c78:	ldr	x0, [sp, #32]
  404c7c:	ldr	x0, [x0]
  404c80:	lsl	x0, x0, #2
  404c84:	ldr	x1, [sp, #48]
  404c88:	add	x4, x1, x0
  404c8c:	ldr	x0, [sp, #32]
  404c90:	ldr	x0, [x0]
  404c94:	ldr	x1, [sp, #40]
  404c98:	sub	x0, x1, x0
  404c9c:	ldr	x3, [sp, #24]
  404ca0:	mov	x2, x0
  404ca4:	mov	x1, x4
  404ca8:	ldr	x0, [sp, #72]
  404cac:	bl	404a24 <ferror@plt+0x2e44>
  404cb0:	str	w0, [sp, #68]
  404cb4:	ldr	w0, [sp, #68]
  404cb8:	cmp	w0, #0x0
  404cbc:	b.le	404cd8 <ferror@plt+0x30f8>
  404cc0:	ldr	x0, [sp, #32]
  404cc4:	ldr	x1, [x0]
  404cc8:	ldrsw	x0, [sp, #68]
  404ccc:	add	x1, x1, x0
  404cd0:	ldr	x0, [sp, #32]
  404cd4:	str	x1, [x0]
  404cd8:	ldr	w0, [sp, #68]
  404cdc:	ldp	x29, x30, [sp], #80
  404ce0:	ret
  404ce4:	stp	x29, x30, [sp, #-80]!
  404ce8:	mov	x29, sp
  404cec:	str	x0, [sp, #40]
  404cf0:	str	x1, [sp, #32]
  404cf4:	str	x2, [sp, #24]
  404cf8:	str	xzr, [sp, #72]
  404cfc:	ldr	x0, [sp, #40]
  404d00:	cmp	x0, #0x0
  404d04:	b.eq	404d20 <ferror@plt+0x3140>  // b.none
  404d08:	ldr	x0, [sp, #24]
  404d0c:	cmp	x0, #0x0
  404d10:	b.eq	404d20 <ferror@plt+0x3140>  // b.none
  404d14:	ldr	x0, [sp, #32]
  404d18:	cmp	x0, #0x0
  404d1c:	b.ne	404d28 <ferror@plt+0x3148>  // b.any
  404d20:	mov	w0, #0xffffffea            	// #-22
  404d24:	b	404ea4 <ferror@plt+0x32c4>
  404d28:	ldr	x0, [sp, #40]
  404d2c:	str	x0, [sp, #64]
  404d30:	b	404e7c <ferror@plt+0x329c>
  404d34:	str	xzr, [sp, #56]
  404d38:	ldr	x0, [sp, #72]
  404d3c:	cmp	x0, #0x0
  404d40:	b.ne	404d4c <ferror@plt+0x316c>  // b.any
  404d44:	ldr	x0, [sp, #64]
  404d48:	str	x0, [sp, #72]
  404d4c:	ldr	x0, [sp, #64]
  404d50:	ldrsb	w0, [x0]
  404d54:	cmp	w0, #0x2c
  404d58:	b.ne	404d64 <ferror@plt+0x3184>  // b.any
  404d5c:	ldr	x0, [sp, #64]
  404d60:	str	x0, [sp, #56]
  404d64:	ldr	x0, [sp, #64]
  404d68:	add	x0, x0, #0x1
  404d6c:	ldrsb	w0, [x0]
  404d70:	cmp	w0, #0x0
  404d74:	b.ne	404d84 <ferror@plt+0x31a4>  // b.any
  404d78:	ldr	x0, [sp, #64]
  404d7c:	add	x0, x0, #0x1
  404d80:	str	x0, [sp, #56]
  404d84:	ldr	x0, [sp, #72]
  404d88:	cmp	x0, #0x0
  404d8c:	b.eq	404e6c <ferror@plt+0x328c>  // b.none
  404d90:	ldr	x0, [sp, #56]
  404d94:	cmp	x0, #0x0
  404d98:	b.eq	404e6c <ferror@plt+0x328c>  // b.none
  404d9c:	ldr	x1, [sp, #56]
  404da0:	ldr	x0, [sp, #72]
  404da4:	cmp	x1, x0
  404da8:	b.hi	404db4 <ferror@plt+0x31d4>  // b.pmore
  404dac:	mov	w0, #0xffffffff            	// #-1
  404db0:	b	404ea4 <ferror@plt+0x32c4>
  404db4:	ldr	x1, [sp, #56]
  404db8:	ldr	x0, [sp, #72]
  404dbc:	sub	x0, x1, x0
  404dc0:	ldr	x2, [sp, #24]
  404dc4:	mov	x1, x0
  404dc8:	ldr	x0, [sp, #72]
  404dcc:	blr	x2
  404dd0:	str	w0, [sp, #52]
  404dd4:	ldr	w0, [sp, #52]
  404dd8:	cmp	w0, #0x0
  404ddc:	b.ge	404de8 <ferror@plt+0x3208>  // b.tcont
  404de0:	ldr	w0, [sp, #52]
  404de4:	b	404ea4 <ferror@plt+0x32c4>
  404de8:	ldr	w0, [sp, #52]
  404dec:	add	w1, w0, #0x7
  404df0:	cmp	w0, #0x0
  404df4:	csel	w0, w1, w0, lt  // lt = tstop
  404df8:	asr	w0, w0, #3
  404dfc:	mov	w3, w0
  404e00:	sxtw	x0, w3
  404e04:	ldr	x1, [sp, #32]
  404e08:	add	x0, x1, x0
  404e0c:	ldrsb	w2, [x0]
  404e10:	ldr	w0, [sp, #52]
  404e14:	negs	w1, w0
  404e18:	and	w0, w0, #0x7
  404e1c:	and	w1, w1, #0x7
  404e20:	csneg	w0, w0, w1, mi  // mi = first
  404e24:	mov	w1, #0x1                   	// #1
  404e28:	lsl	w0, w1, w0
  404e2c:	sxtb	w1, w0
  404e30:	sxtw	x0, w3
  404e34:	ldr	x3, [sp, #32]
  404e38:	add	x0, x3, x0
  404e3c:	orr	w1, w2, w1
  404e40:	sxtb	w1, w1
  404e44:	strb	w1, [x0]
  404e48:	str	xzr, [sp, #72]
  404e4c:	ldr	x0, [sp, #56]
  404e50:	cmp	x0, #0x0
  404e54:	b.eq	404e70 <ferror@plt+0x3290>  // b.none
  404e58:	ldr	x0, [sp, #56]
  404e5c:	ldrsb	w0, [x0]
  404e60:	cmp	w0, #0x0
  404e64:	b.eq	404e9c <ferror@plt+0x32bc>  // b.none
  404e68:	b	404e70 <ferror@plt+0x3290>
  404e6c:	nop
  404e70:	ldr	x0, [sp, #64]
  404e74:	add	x0, x0, #0x1
  404e78:	str	x0, [sp, #64]
  404e7c:	ldr	x0, [sp, #64]
  404e80:	cmp	x0, #0x0
  404e84:	b.eq	404ea0 <ferror@plt+0x32c0>  // b.none
  404e88:	ldr	x0, [sp, #64]
  404e8c:	ldrsb	w0, [x0]
  404e90:	cmp	w0, #0x0
  404e94:	b.ne	404d34 <ferror@plt+0x3154>  // b.any
  404e98:	b	404ea0 <ferror@plt+0x32c0>
  404e9c:	nop
  404ea0:	mov	w0, #0x0                   	// #0
  404ea4:	ldp	x29, x30, [sp], #80
  404ea8:	ret
  404eac:	stp	x29, x30, [sp, #-80]!
  404eb0:	mov	x29, sp
  404eb4:	str	x0, [sp, #40]
  404eb8:	str	x1, [sp, #32]
  404ebc:	str	x2, [sp, #24]
  404ec0:	str	xzr, [sp, #72]
  404ec4:	ldr	x0, [sp, #40]
  404ec8:	cmp	x0, #0x0
  404ecc:	b.eq	404ee8 <ferror@plt+0x3308>  // b.none
  404ed0:	ldr	x0, [sp, #24]
  404ed4:	cmp	x0, #0x0
  404ed8:	b.eq	404ee8 <ferror@plt+0x3308>  // b.none
  404edc:	ldr	x0, [sp, #32]
  404ee0:	cmp	x0, #0x0
  404ee4:	b.ne	404ef0 <ferror@plt+0x3310>  // b.any
  404ee8:	mov	w0, #0xffffffea            	// #-22
  404eec:	b	405024 <ferror@plt+0x3444>
  404ef0:	ldr	x0, [sp, #40]
  404ef4:	str	x0, [sp, #64]
  404ef8:	b	404ffc <ferror@plt+0x341c>
  404efc:	str	xzr, [sp, #56]
  404f00:	ldr	x0, [sp, #72]
  404f04:	cmp	x0, #0x0
  404f08:	b.ne	404f14 <ferror@plt+0x3334>  // b.any
  404f0c:	ldr	x0, [sp, #64]
  404f10:	str	x0, [sp, #72]
  404f14:	ldr	x0, [sp, #64]
  404f18:	ldrsb	w0, [x0]
  404f1c:	cmp	w0, #0x2c
  404f20:	b.ne	404f2c <ferror@plt+0x334c>  // b.any
  404f24:	ldr	x0, [sp, #64]
  404f28:	str	x0, [sp, #56]
  404f2c:	ldr	x0, [sp, #64]
  404f30:	add	x0, x0, #0x1
  404f34:	ldrsb	w0, [x0]
  404f38:	cmp	w0, #0x0
  404f3c:	b.ne	404f4c <ferror@plt+0x336c>  // b.any
  404f40:	ldr	x0, [sp, #64]
  404f44:	add	x0, x0, #0x1
  404f48:	str	x0, [sp, #56]
  404f4c:	ldr	x0, [sp, #72]
  404f50:	cmp	x0, #0x0
  404f54:	b.eq	404fec <ferror@plt+0x340c>  // b.none
  404f58:	ldr	x0, [sp, #56]
  404f5c:	cmp	x0, #0x0
  404f60:	b.eq	404fec <ferror@plt+0x340c>  // b.none
  404f64:	ldr	x1, [sp, #56]
  404f68:	ldr	x0, [sp, #72]
  404f6c:	cmp	x1, x0
  404f70:	b.hi	404f7c <ferror@plt+0x339c>  // b.pmore
  404f74:	mov	w0, #0xffffffff            	// #-1
  404f78:	b	405024 <ferror@plt+0x3444>
  404f7c:	ldr	x1, [sp, #56]
  404f80:	ldr	x0, [sp, #72]
  404f84:	sub	x0, x1, x0
  404f88:	ldr	x2, [sp, #24]
  404f8c:	mov	x1, x0
  404f90:	ldr	x0, [sp, #72]
  404f94:	blr	x2
  404f98:	str	x0, [sp, #48]
  404f9c:	ldr	x0, [sp, #48]
  404fa0:	cmp	x0, #0x0
  404fa4:	b.ge	404fb0 <ferror@plt+0x33d0>  // b.tcont
  404fa8:	ldr	x0, [sp, #48]
  404fac:	b	405024 <ferror@plt+0x3444>
  404fb0:	ldr	x0, [sp, #32]
  404fb4:	ldr	x1, [x0]
  404fb8:	ldr	x0, [sp, #48]
  404fbc:	orr	x1, x1, x0
  404fc0:	ldr	x0, [sp, #32]
  404fc4:	str	x1, [x0]
  404fc8:	str	xzr, [sp, #72]
  404fcc:	ldr	x0, [sp, #56]
  404fd0:	cmp	x0, #0x0
  404fd4:	b.eq	404ff0 <ferror@plt+0x3410>  // b.none
  404fd8:	ldr	x0, [sp, #56]
  404fdc:	ldrsb	w0, [x0]
  404fe0:	cmp	w0, #0x0
  404fe4:	b.eq	40501c <ferror@plt+0x343c>  // b.none
  404fe8:	b	404ff0 <ferror@plt+0x3410>
  404fec:	nop
  404ff0:	ldr	x0, [sp, #64]
  404ff4:	add	x0, x0, #0x1
  404ff8:	str	x0, [sp, #64]
  404ffc:	ldr	x0, [sp, #64]
  405000:	cmp	x0, #0x0
  405004:	b.eq	405020 <ferror@plt+0x3440>  // b.none
  405008:	ldr	x0, [sp, #64]
  40500c:	ldrsb	w0, [x0]
  405010:	cmp	w0, #0x0
  405014:	b.ne	404efc <ferror@plt+0x331c>  // b.any
  405018:	b	405020 <ferror@plt+0x3440>
  40501c:	nop
  405020:	mov	w0, #0x0                   	// #0
  405024:	ldp	x29, x30, [sp], #80
  405028:	ret
  40502c:	stp	x29, x30, [sp, #-64]!
  405030:	mov	x29, sp
  405034:	str	x0, [sp, #40]
  405038:	str	x1, [sp, #32]
  40503c:	str	x2, [sp, #24]
  405040:	str	w3, [sp, #20]
  405044:	str	xzr, [sp, #56]
  405048:	ldr	x0, [sp, #40]
  40504c:	cmp	x0, #0x0
  405050:	b.ne	40505c <ferror@plt+0x347c>  // b.any
  405054:	mov	w0, #0x0                   	// #0
  405058:	b	405238 <ferror@plt+0x3658>
  40505c:	ldr	x0, [sp, #32]
  405060:	ldr	w1, [sp, #20]
  405064:	str	w1, [x0]
  405068:	ldr	x0, [sp, #32]
  40506c:	ldr	w1, [x0]
  405070:	ldr	x0, [sp, #24]
  405074:	str	w1, [x0]
  405078:	bl	401b80 <__errno_location@plt>
  40507c:	str	wzr, [x0]
  405080:	ldr	x0, [sp, #40]
  405084:	ldrsb	w0, [x0]
  405088:	cmp	w0, #0x3a
  40508c:	b.ne	405100 <ferror@plt+0x3520>  // b.any
  405090:	ldr	x0, [sp, #40]
  405094:	add	x0, x0, #0x1
  405098:	str	x0, [sp, #40]
  40509c:	add	x0, sp, #0x38
  4050a0:	mov	w2, #0xa                   	// #10
  4050a4:	mov	x1, x0
  4050a8:	ldr	x0, [sp, #40]
  4050ac:	bl	401a70 <strtol@plt>
  4050b0:	mov	w1, w0
  4050b4:	ldr	x0, [sp, #24]
  4050b8:	str	w1, [x0]
  4050bc:	bl	401b80 <__errno_location@plt>
  4050c0:	ldr	w0, [x0]
  4050c4:	cmp	w0, #0x0
  4050c8:	b.ne	4050f8 <ferror@plt+0x3518>  // b.any
  4050cc:	ldr	x0, [sp, #56]
  4050d0:	cmp	x0, #0x0
  4050d4:	b.eq	4050f8 <ferror@plt+0x3518>  // b.none
  4050d8:	ldr	x0, [sp, #56]
  4050dc:	ldrsb	w0, [x0]
  4050e0:	cmp	w0, #0x0
  4050e4:	b.ne	4050f8 <ferror@plt+0x3518>  // b.any
  4050e8:	ldr	x0, [sp, #56]
  4050ec:	ldr	x1, [sp, #40]
  4050f0:	cmp	x1, x0
  4050f4:	b.ne	405234 <ferror@plt+0x3654>  // b.any
  4050f8:	mov	w0, #0xffffffff            	// #-1
  4050fc:	b	405238 <ferror@plt+0x3658>
  405100:	add	x0, sp, #0x38
  405104:	mov	w2, #0xa                   	// #10
  405108:	mov	x1, x0
  40510c:	ldr	x0, [sp, #40]
  405110:	bl	401a70 <strtol@plt>
  405114:	mov	w1, w0
  405118:	ldr	x0, [sp, #32]
  40511c:	str	w1, [x0]
  405120:	ldr	x0, [sp, #32]
  405124:	ldr	w1, [x0]
  405128:	ldr	x0, [sp, #24]
  40512c:	str	w1, [x0]
  405130:	bl	401b80 <__errno_location@plt>
  405134:	ldr	w0, [x0]
  405138:	cmp	w0, #0x0
  40513c:	b.ne	40515c <ferror@plt+0x357c>  // b.any
  405140:	ldr	x0, [sp, #56]
  405144:	cmp	x0, #0x0
  405148:	b.eq	40515c <ferror@plt+0x357c>  // b.none
  40514c:	ldr	x0, [sp, #56]
  405150:	ldr	x1, [sp, #40]
  405154:	cmp	x1, x0
  405158:	b.ne	405164 <ferror@plt+0x3584>  // b.any
  40515c:	mov	w0, #0xffffffff            	// #-1
  405160:	b	405238 <ferror@plt+0x3658>
  405164:	ldr	x0, [sp, #56]
  405168:	ldrsb	w0, [x0]
  40516c:	cmp	w0, #0x3a
  405170:	b.ne	405198 <ferror@plt+0x35b8>  // b.any
  405174:	ldr	x0, [sp, #56]
  405178:	add	x0, x0, #0x1
  40517c:	ldrsb	w0, [x0]
  405180:	cmp	w0, #0x0
  405184:	b.ne	405198 <ferror@plt+0x35b8>  // b.any
  405188:	ldr	x0, [sp, #24]
  40518c:	ldr	w1, [sp, #20]
  405190:	str	w1, [x0]
  405194:	b	405234 <ferror@plt+0x3654>
  405198:	ldr	x0, [sp, #56]
  40519c:	ldrsb	w0, [x0]
  4051a0:	cmp	w0, #0x2d
  4051a4:	b.eq	4051b8 <ferror@plt+0x35d8>  // b.none
  4051a8:	ldr	x0, [sp, #56]
  4051ac:	ldrsb	w0, [x0]
  4051b0:	cmp	w0, #0x3a
  4051b4:	b.ne	405234 <ferror@plt+0x3654>  // b.any
  4051b8:	ldr	x0, [sp, #56]
  4051bc:	add	x0, x0, #0x1
  4051c0:	str	x0, [sp, #40]
  4051c4:	str	xzr, [sp, #56]
  4051c8:	bl	401b80 <__errno_location@plt>
  4051cc:	str	wzr, [x0]
  4051d0:	add	x0, sp, #0x38
  4051d4:	mov	w2, #0xa                   	// #10
  4051d8:	mov	x1, x0
  4051dc:	ldr	x0, [sp, #40]
  4051e0:	bl	401a70 <strtol@plt>
  4051e4:	mov	w1, w0
  4051e8:	ldr	x0, [sp, #24]
  4051ec:	str	w1, [x0]
  4051f0:	bl	401b80 <__errno_location@plt>
  4051f4:	ldr	w0, [x0]
  4051f8:	cmp	w0, #0x0
  4051fc:	b.ne	40522c <ferror@plt+0x364c>  // b.any
  405200:	ldr	x0, [sp, #56]
  405204:	cmp	x0, #0x0
  405208:	b.eq	40522c <ferror@plt+0x364c>  // b.none
  40520c:	ldr	x0, [sp, #56]
  405210:	ldrsb	w0, [x0]
  405214:	cmp	w0, #0x0
  405218:	b.ne	40522c <ferror@plt+0x364c>  // b.any
  40521c:	ldr	x0, [sp, #56]
  405220:	ldr	x1, [sp, #40]
  405224:	cmp	x1, x0
  405228:	b.ne	405234 <ferror@plt+0x3654>  // b.any
  40522c:	mov	w0, #0xffffffff            	// #-1
  405230:	b	405238 <ferror@plt+0x3658>
  405234:	mov	w0, #0x0                   	// #0
  405238:	ldp	x29, x30, [sp], #64
  40523c:	ret
  405240:	sub	sp, sp, #0x20
  405244:	str	x0, [sp, #8]
  405248:	str	x1, [sp]
  40524c:	ldr	x0, [sp, #8]
  405250:	str	x0, [sp, #24]
  405254:	ldr	x0, [sp]
  405258:	str	xzr, [x0]
  40525c:	b	40526c <ferror@plt+0x368c>
  405260:	ldr	x0, [sp, #24]
  405264:	add	x0, x0, #0x1
  405268:	str	x0, [sp, #24]
  40526c:	ldr	x0, [sp, #24]
  405270:	cmp	x0, #0x0
  405274:	b.eq	40529c <ferror@plt+0x36bc>  // b.none
  405278:	ldr	x0, [sp, #24]
  40527c:	ldrsb	w0, [x0]
  405280:	cmp	w0, #0x2f
  405284:	b.ne	40529c <ferror@plt+0x36bc>  // b.any
  405288:	ldr	x0, [sp, #24]
  40528c:	add	x0, x0, #0x1
  405290:	ldrsb	w0, [x0]
  405294:	cmp	w0, #0x2f
  405298:	b.eq	405260 <ferror@plt+0x3680>  // b.none
  40529c:	ldr	x0, [sp, #24]
  4052a0:	cmp	x0, #0x0
  4052a4:	b.eq	4052b8 <ferror@plt+0x36d8>  // b.none
  4052a8:	ldr	x0, [sp, #24]
  4052ac:	ldrsb	w0, [x0]
  4052b0:	cmp	w0, #0x0
  4052b4:	b.ne	4052c0 <ferror@plt+0x36e0>  // b.any
  4052b8:	mov	x0, #0x0                   	// #0
  4052bc:	b	405320 <ferror@plt+0x3740>
  4052c0:	ldr	x0, [sp]
  4052c4:	mov	x1, #0x1                   	// #1
  4052c8:	str	x1, [x0]
  4052cc:	ldr	x0, [sp, #24]
  4052d0:	add	x0, x0, #0x1
  4052d4:	str	x0, [sp, #16]
  4052d8:	b	4052fc <ferror@plt+0x371c>
  4052dc:	ldr	x0, [sp]
  4052e0:	ldr	x0, [x0]
  4052e4:	add	x1, x0, #0x1
  4052e8:	ldr	x0, [sp]
  4052ec:	str	x1, [x0]
  4052f0:	ldr	x0, [sp, #16]
  4052f4:	add	x0, x0, #0x1
  4052f8:	str	x0, [sp, #16]
  4052fc:	ldr	x0, [sp, #16]
  405300:	ldrsb	w0, [x0]
  405304:	cmp	w0, #0x0
  405308:	b.eq	40531c <ferror@plt+0x373c>  // b.none
  40530c:	ldr	x0, [sp, #16]
  405310:	ldrsb	w0, [x0]
  405314:	cmp	w0, #0x2f
  405318:	b.ne	4052dc <ferror@plt+0x36fc>  // b.any
  40531c:	ldr	x0, [sp, #24]
  405320:	add	sp, sp, #0x20
  405324:	ret
  405328:	stp	x29, x30, [sp, #-64]!
  40532c:	mov	x29, sp
  405330:	str	x0, [sp, #24]
  405334:	str	x1, [sp, #16]
  405338:	b	405438 <ferror@plt+0x3858>
  40533c:	add	x0, sp, #0x28
  405340:	mov	x1, x0
  405344:	ldr	x0, [sp, #24]
  405348:	bl	405240 <ferror@plt+0x3660>
  40534c:	str	x0, [sp, #56]
  405350:	add	x0, sp, #0x20
  405354:	mov	x1, x0
  405358:	ldr	x0, [sp, #16]
  40535c:	bl	405240 <ferror@plt+0x3660>
  405360:	str	x0, [sp, #48]
  405364:	ldr	x1, [sp, #40]
  405368:	ldr	x0, [sp, #32]
  40536c:	add	x0, x1, x0
  405370:	cmp	x0, #0x0
  405374:	b.ne	405380 <ferror@plt+0x37a0>  // b.any
  405378:	mov	w0, #0x1                   	// #1
  40537c:	b	405454 <ferror@plt+0x3874>
  405380:	ldr	x1, [sp, #40]
  405384:	ldr	x0, [sp, #32]
  405388:	add	x0, x1, x0
  40538c:	cmp	x0, #0x1
  405390:	b.ne	4053d4 <ferror@plt+0x37f4>  // b.any
  405394:	ldr	x0, [sp, #56]
  405398:	cmp	x0, #0x0
  40539c:	b.eq	4053b0 <ferror@plt+0x37d0>  // b.none
  4053a0:	ldr	x0, [sp, #56]
  4053a4:	ldrsb	w0, [x0]
  4053a8:	cmp	w0, #0x2f
  4053ac:	b.eq	4053cc <ferror@plt+0x37ec>  // b.none
  4053b0:	ldr	x0, [sp, #48]
  4053b4:	cmp	x0, #0x0
  4053b8:	b.eq	4053d4 <ferror@plt+0x37f4>  // b.none
  4053bc:	ldr	x0, [sp, #48]
  4053c0:	ldrsb	w0, [x0]
  4053c4:	cmp	w0, #0x2f
  4053c8:	b.ne	4053d4 <ferror@plt+0x37f4>  // b.any
  4053cc:	mov	w0, #0x1                   	// #1
  4053d0:	b	405454 <ferror@plt+0x3874>
  4053d4:	ldr	x0, [sp, #56]
  4053d8:	cmp	x0, #0x0
  4053dc:	b.eq	405450 <ferror@plt+0x3870>  // b.none
  4053e0:	ldr	x0, [sp, #48]
  4053e4:	cmp	x0, #0x0
  4053e8:	b.eq	405450 <ferror@plt+0x3870>  // b.none
  4053ec:	ldr	x1, [sp, #40]
  4053f0:	ldr	x0, [sp, #32]
  4053f4:	cmp	x1, x0
  4053f8:	b.ne	405450 <ferror@plt+0x3870>  // b.any
  4053fc:	ldr	x0, [sp, #40]
  405400:	mov	x2, x0
  405404:	ldr	x1, [sp, #48]
  405408:	ldr	x0, [sp, #56]
  40540c:	bl	401930 <strncmp@plt>
  405410:	cmp	w0, #0x0
  405414:	b.ne	405450 <ferror@plt+0x3870>  // b.any
  405418:	ldr	x0, [sp, #40]
  40541c:	ldr	x1, [sp, #56]
  405420:	add	x0, x1, x0
  405424:	str	x0, [sp, #24]
  405428:	ldr	x0, [sp, #32]
  40542c:	ldr	x1, [sp, #48]
  405430:	add	x0, x1, x0
  405434:	str	x0, [sp, #16]
  405438:	ldr	x0, [sp, #24]
  40543c:	cmp	x0, #0x0
  405440:	b.eq	405450 <ferror@plt+0x3870>  // b.none
  405444:	ldr	x0, [sp, #16]
  405448:	cmp	x0, #0x0
  40544c:	b.ne	40533c <ferror@plt+0x375c>  // b.any
  405450:	mov	w0, #0x0                   	// #0
  405454:	ldp	x29, x30, [sp], #64
  405458:	ret
  40545c:	stp	x29, x30, [sp, #-64]!
  405460:	mov	x29, sp
  405464:	str	x0, [sp, #40]
  405468:	str	x1, [sp, #32]
  40546c:	str	x2, [sp, #24]
  405470:	ldr	x0, [sp, #40]
  405474:	cmp	x0, #0x0
  405478:	b.ne	405498 <ferror@plt+0x38b8>  // b.any
  40547c:	ldr	x0, [sp, #32]
  405480:	cmp	x0, #0x0
  405484:	b.ne	405498 <ferror@plt+0x38b8>  // b.any
  405488:	adrp	x0, 406000 <ferror@plt+0x4420>
  40548c:	add	x0, x0, #0x208
  405490:	bl	4019a0 <strdup@plt>
  405494:	b	4055bc <ferror@plt+0x39dc>
  405498:	ldr	x0, [sp, #40]
  40549c:	cmp	x0, #0x0
  4054a0:	b.ne	4054b4 <ferror@plt+0x38d4>  // b.any
  4054a4:	ldr	x1, [sp, #24]
  4054a8:	ldr	x0, [sp, #32]
  4054ac:	bl	401ac0 <strndup@plt>
  4054b0:	b	4055bc <ferror@plt+0x39dc>
  4054b4:	ldr	x0, [sp, #32]
  4054b8:	cmp	x0, #0x0
  4054bc:	b.ne	4054cc <ferror@plt+0x38ec>  // b.any
  4054c0:	ldr	x0, [sp, #40]
  4054c4:	bl	4019a0 <strdup@plt>
  4054c8:	b	4055bc <ferror@plt+0x39dc>
  4054cc:	ldr	x0, [sp, #40]
  4054d0:	cmp	x0, #0x0
  4054d4:	b.ne	4054f8 <ferror@plt+0x3918>  // b.any
  4054d8:	adrp	x0, 406000 <ferror@plt+0x4420>
  4054dc:	add	x3, x0, #0x268
  4054e0:	mov	w2, #0x383                 	// #899
  4054e4:	adrp	x0, 406000 <ferror@plt+0x4420>
  4054e8:	add	x1, x0, #0x210
  4054ec:	adrp	x0, 406000 <ferror@plt+0x4420>
  4054f0:	add	x0, x0, #0x220
  4054f4:	bl	401b70 <__assert_fail@plt>
  4054f8:	ldr	x0, [sp, #32]
  4054fc:	cmp	x0, #0x0
  405500:	b.ne	405524 <ferror@plt+0x3944>  // b.any
  405504:	adrp	x0, 406000 <ferror@plt+0x4420>
  405508:	add	x3, x0, #0x268
  40550c:	mov	w2, #0x384                 	// #900
  405510:	adrp	x0, 406000 <ferror@plt+0x4420>
  405514:	add	x1, x0, #0x210
  405518:	adrp	x0, 406000 <ferror@plt+0x4420>
  40551c:	add	x0, x0, #0x228
  405520:	bl	401b70 <__assert_fail@plt>
  405524:	ldr	x0, [sp, #40]
  405528:	bl	401800 <strlen@plt>
  40552c:	str	x0, [sp, #56]
  405530:	ldr	x0, [sp, #56]
  405534:	mvn	x0, x0
  405538:	ldr	x1, [sp, #24]
  40553c:	cmp	x1, x0
  405540:	b.ls	40554c <ferror@plt+0x396c>  // b.plast
  405544:	mov	x0, #0x0                   	// #0
  405548:	b	4055bc <ferror@plt+0x39dc>
  40554c:	ldr	x1, [sp, #56]
  405550:	ldr	x0, [sp, #24]
  405554:	add	x0, x1, x0
  405558:	add	x0, x0, #0x1
  40555c:	bl	401910 <malloc@plt>
  405560:	str	x0, [sp, #48]
  405564:	ldr	x0, [sp, #48]
  405568:	cmp	x0, #0x0
  40556c:	b.ne	405578 <ferror@plt+0x3998>  // b.any
  405570:	mov	x0, #0x0                   	// #0
  405574:	b	4055bc <ferror@plt+0x39dc>
  405578:	ldr	x2, [sp, #56]
  40557c:	ldr	x1, [sp, #40]
  405580:	ldr	x0, [sp, #48]
  405584:	bl	4017c0 <memcpy@plt>
  405588:	ldr	x1, [sp, #48]
  40558c:	ldr	x0, [sp, #56]
  405590:	add	x0, x1, x0
  405594:	ldr	x2, [sp, #24]
  405598:	ldr	x1, [sp, #32]
  40559c:	bl	4017c0 <memcpy@plt>
  4055a0:	ldr	x1, [sp, #56]
  4055a4:	ldr	x0, [sp, #24]
  4055a8:	add	x0, x1, x0
  4055ac:	ldr	x1, [sp, #48]
  4055b0:	add	x0, x1, x0
  4055b4:	strb	wzr, [x0]
  4055b8:	ldr	x0, [sp, #48]
  4055bc:	ldp	x29, x30, [sp], #64
  4055c0:	ret
  4055c4:	stp	x29, x30, [sp, #-32]!
  4055c8:	mov	x29, sp
  4055cc:	str	x0, [sp, #24]
  4055d0:	str	x1, [sp, #16]
  4055d4:	ldr	x0, [sp, #16]
  4055d8:	cmp	x0, #0x0
  4055dc:	b.eq	4055ec <ferror@plt+0x3a0c>  // b.none
  4055e0:	ldr	x0, [sp, #16]
  4055e4:	bl	401800 <strlen@plt>
  4055e8:	b	4055f0 <ferror@plt+0x3a10>
  4055ec:	mov	x0, #0x0                   	// #0
  4055f0:	mov	x2, x0
  4055f4:	ldr	x1, [sp, #16]
  4055f8:	ldr	x0, [sp, #24]
  4055fc:	bl	40545c <ferror@plt+0x387c>
  405600:	ldp	x29, x30, [sp], #32
  405604:	ret
  405608:	stp	x29, x30, [sp, #-304]!
  40560c:	mov	x29, sp
  405610:	str	x0, [sp, #56]
  405614:	str	x1, [sp, #48]
  405618:	str	x2, [sp, #256]
  40561c:	str	x3, [sp, #264]
  405620:	str	x4, [sp, #272]
  405624:	str	x5, [sp, #280]
  405628:	str	x6, [sp, #288]
  40562c:	str	x7, [sp, #296]
  405630:	str	q0, [sp, #128]
  405634:	str	q1, [sp, #144]
  405638:	str	q2, [sp, #160]
  40563c:	str	q3, [sp, #176]
  405640:	str	q4, [sp, #192]
  405644:	str	q5, [sp, #208]
  405648:	str	q6, [sp, #224]
  40564c:	str	q7, [sp, #240]
  405650:	add	x0, sp, #0x130
  405654:	str	x0, [sp, #80]
  405658:	add	x0, sp, #0x130
  40565c:	str	x0, [sp, #88]
  405660:	add	x0, sp, #0x100
  405664:	str	x0, [sp, #96]
  405668:	mov	w0, #0xffffffd0            	// #-48
  40566c:	str	w0, [sp, #104]
  405670:	mov	w0, #0xffffff80            	// #-128
  405674:	str	w0, [sp, #108]
  405678:	add	x2, sp, #0x10
  40567c:	add	x3, sp, #0x50
  405680:	ldp	x0, x1, [x3]
  405684:	stp	x0, x1, [x2]
  405688:	ldp	x0, x1, [x3, #16]
  40568c:	stp	x0, x1, [x2, #16]
  405690:	add	x1, sp, #0x10
  405694:	add	x0, sp, #0x48
  405698:	mov	x2, x1
  40569c:	ldr	x1, [sp, #48]
  4056a0:	bl	401ab0 <vasprintf@plt>
  4056a4:	str	w0, [sp, #124]
  4056a8:	ldr	w0, [sp, #124]
  4056ac:	cmp	w0, #0x0
  4056b0:	b.ge	4056bc <ferror@plt+0x3adc>  // b.tcont
  4056b4:	mov	x0, #0x0                   	// #0
  4056b8:	b	4056e4 <ferror@plt+0x3b04>
  4056bc:	ldr	x0, [sp, #72]
  4056c0:	ldrsw	x1, [sp, #124]
  4056c4:	mov	x2, x1
  4056c8:	mov	x1, x0
  4056cc:	ldr	x0, [sp, #56]
  4056d0:	bl	40545c <ferror@plt+0x387c>
  4056d4:	str	x0, [sp, #112]
  4056d8:	ldr	x0, [sp, #72]
  4056dc:	bl	401a80 <free@plt>
  4056e0:	ldr	x0, [sp, #112]
  4056e4:	ldp	x29, x30, [sp], #304
  4056e8:	ret
  4056ec:	stp	x29, x30, [sp, #-48]!
  4056f0:	mov	x29, sp
  4056f4:	str	x0, [sp, #24]
  4056f8:	str	x1, [sp, #16]
  4056fc:	str	wzr, [sp, #44]
  405700:	str	wzr, [sp, #40]
  405704:	b	405770 <ferror@plt+0x3b90>
  405708:	ldr	w0, [sp, #44]
  40570c:	cmp	w0, #0x0
  405710:	b.eq	40571c <ferror@plt+0x3b3c>  // b.none
  405714:	str	wzr, [sp, #44]
  405718:	b	405764 <ferror@plt+0x3b84>
  40571c:	ldrsw	x0, [sp, #40]
  405720:	ldr	x1, [sp, #24]
  405724:	add	x0, x1, x0
  405728:	ldrsb	w0, [x0]
  40572c:	cmp	w0, #0x5c
  405730:	b.ne	405740 <ferror@plt+0x3b60>  // b.any
  405734:	mov	w0, #0x1                   	// #1
  405738:	str	w0, [sp, #44]
  40573c:	b	405764 <ferror@plt+0x3b84>
  405740:	ldrsw	x0, [sp, #40]
  405744:	ldr	x1, [sp, #24]
  405748:	add	x0, x1, x0
  40574c:	ldrsb	w0, [x0]
  405750:	mov	w1, w0
  405754:	ldr	x0, [sp, #16]
  405758:	bl	401ae0 <strchr@plt>
  40575c:	cmp	x0, #0x0
  405760:	b.ne	40578c <ferror@plt+0x3bac>  // b.any
  405764:	ldr	w0, [sp, #40]
  405768:	add	w0, w0, #0x1
  40576c:	str	w0, [sp, #40]
  405770:	ldrsw	x0, [sp, #40]
  405774:	ldr	x1, [sp, #24]
  405778:	add	x0, x1, x0
  40577c:	ldrsb	w0, [x0]
  405780:	cmp	w0, #0x0
  405784:	b.ne	405708 <ferror@plt+0x3b28>  // b.any
  405788:	b	405790 <ferror@plt+0x3bb0>
  40578c:	nop
  405790:	ldr	w1, [sp, #40]
  405794:	ldr	w0, [sp, #44]
  405798:	sub	w0, w1, w0
  40579c:	sxtw	x0, w0
  4057a0:	ldp	x29, x30, [sp], #48
  4057a4:	ret
  4057a8:	stp	x29, x30, [sp, #-64]!
  4057ac:	mov	x29, sp
  4057b0:	str	x0, [sp, #40]
  4057b4:	str	x1, [sp, #32]
  4057b8:	str	x2, [sp, #24]
  4057bc:	str	w3, [sp, #20]
  4057c0:	ldr	x0, [sp, #40]
  4057c4:	ldr	x0, [x0]
  4057c8:	str	x0, [sp, #56]
  4057cc:	ldr	x0, [sp, #56]
  4057d0:	ldrsb	w0, [x0]
  4057d4:	cmp	w0, #0x0
  4057d8:	b.ne	405818 <ferror@plt+0x3c38>  // b.any
  4057dc:	ldr	x0, [sp, #40]
  4057e0:	ldr	x0, [x0]
  4057e4:	ldrsb	w0, [x0]
  4057e8:	cmp	w0, #0x0
  4057ec:	b.eq	405810 <ferror@plt+0x3c30>  // b.none
  4057f0:	adrp	x0, 406000 <ferror@plt+0x4420>
  4057f4:	add	x3, x0, #0x278
  4057f8:	mov	w2, #0x3c6                 	// #966
  4057fc:	adrp	x0, 406000 <ferror@plt+0x4420>
  405800:	add	x1, x0, #0x210
  405804:	adrp	x0, 406000 <ferror@plt+0x4420>
  405808:	add	x0, x0, #0x230
  40580c:	bl	401b70 <__assert_fail@plt>
  405810:	mov	x0, #0x0                   	// #0
  405814:	b	405a48 <ferror@plt+0x3e68>
  405818:	ldr	x1, [sp, #24]
  40581c:	ldr	x0, [sp, #56]
  405820:	bl	401ad0 <strspn@plt>
  405824:	mov	x1, x0
  405828:	ldr	x0, [sp, #56]
  40582c:	add	x0, x0, x1
  405830:	str	x0, [sp, #56]
  405834:	ldr	x0, [sp, #56]
  405838:	ldrsb	w0, [x0]
  40583c:	cmp	w0, #0x0
  405840:	b.ne	405858 <ferror@plt+0x3c78>  // b.any
  405844:	ldr	x0, [sp, #40]
  405848:	ldr	x1, [sp, #56]
  40584c:	str	x1, [x0]
  405850:	mov	x0, #0x0                   	// #0
  405854:	b	405a48 <ferror@plt+0x3e68>
  405858:	ldr	w0, [sp, #20]
  40585c:	cmp	w0, #0x0
  405860:	b.eq	40597c <ferror@plt+0x3d9c>  // b.none
  405864:	ldr	x0, [sp, #56]
  405868:	ldrsb	w0, [x0]
  40586c:	mov	w1, w0
  405870:	adrp	x0, 406000 <ferror@plt+0x4420>
  405874:	add	x0, x0, #0x240
  405878:	bl	401ae0 <strchr@plt>
  40587c:	cmp	x0, #0x0
  405880:	b.eq	40597c <ferror@plt+0x3d9c>  // b.none
  405884:	ldr	x0, [sp, #56]
  405888:	ldrsb	w0, [x0]
  40588c:	strb	w0, [sp, #48]
  405890:	strb	wzr, [sp, #49]
  405894:	ldr	x0, [sp, #56]
  405898:	add	x0, x0, #0x1
  40589c:	add	x1, sp, #0x30
  4058a0:	bl	4056ec <ferror@plt+0x3b0c>
  4058a4:	mov	x1, x0
  4058a8:	ldr	x0, [sp, #32]
  4058ac:	str	x1, [x0]
  4058b0:	ldr	x0, [sp, #32]
  4058b4:	ldr	x0, [x0]
  4058b8:	add	x0, x0, #0x1
  4058bc:	ldr	x1, [sp, #56]
  4058c0:	add	x0, x1, x0
  4058c4:	ldrsb	w0, [x0]
  4058c8:	cmp	w0, #0x0
  4058cc:	b.eq	405940 <ferror@plt+0x3d60>  // b.none
  4058d0:	ldr	x0, [sp, #32]
  4058d4:	ldr	x0, [x0]
  4058d8:	add	x0, x0, #0x1
  4058dc:	ldr	x1, [sp, #56]
  4058e0:	add	x0, x1, x0
  4058e4:	ldrsb	w1, [x0]
  4058e8:	ldrsb	w0, [sp, #48]
  4058ec:	cmp	w1, w0
  4058f0:	b.ne	405940 <ferror@plt+0x3d60>  // b.any
  4058f4:	ldr	x0, [sp, #32]
  4058f8:	ldr	x0, [x0]
  4058fc:	add	x0, x0, #0x2
  405900:	ldr	x1, [sp, #56]
  405904:	add	x0, x1, x0
  405908:	ldrsb	w0, [x0]
  40590c:	cmp	w0, #0x0
  405910:	b.eq	405954 <ferror@plt+0x3d74>  // b.none
  405914:	ldr	x0, [sp, #32]
  405918:	ldr	x0, [x0]
  40591c:	add	x0, x0, #0x2
  405920:	ldr	x1, [sp, #56]
  405924:	add	x0, x1, x0
  405928:	ldrsb	w0, [x0]
  40592c:	mov	w1, w0
  405930:	ldr	x0, [sp, #24]
  405934:	bl	401ae0 <strchr@plt>
  405938:	cmp	x0, #0x0
  40593c:	b.ne	405954 <ferror@plt+0x3d74>  // b.any
  405940:	ldr	x0, [sp, #40]
  405944:	ldr	x1, [sp, #56]
  405948:	str	x1, [x0]
  40594c:	mov	x0, #0x0                   	// #0
  405950:	b	405a48 <ferror@plt+0x3e68>
  405954:	ldr	x0, [sp, #56]
  405958:	add	x1, x0, #0x1
  40595c:	str	x1, [sp, #56]
  405960:	ldr	x1, [sp, #32]
  405964:	ldr	x1, [x1]
  405968:	add	x1, x1, #0x2
  40596c:	add	x1, x0, x1
  405970:	ldr	x0, [sp, #40]
  405974:	str	x1, [x0]
  405978:	b	405a44 <ferror@plt+0x3e64>
  40597c:	ldr	w0, [sp, #20]
  405980:	cmp	w0, #0x0
  405984:	b.eq	405a14 <ferror@plt+0x3e34>  // b.none
  405988:	ldr	x1, [sp, #24]
  40598c:	ldr	x0, [sp, #56]
  405990:	bl	4056ec <ferror@plt+0x3b0c>
  405994:	mov	x1, x0
  405998:	ldr	x0, [sp, #32]
  40599c:	str	x1, [x0]
  4059a0:	ldr	x0, [sp, #32]
  4059a4:	ldr	x0, [x0]
  4059a8:	ldr	x1, [sp, #56]
  4059ac:	add	x0, x1, x0
  4059b0:	ldrsb	w0, [x0]
  4059b4:	cmp	w0, #0x0
  4059b8:	b.eq	4059f8 <ferror@plt+0x3e18>  // b.none
  4059bc:	ldr	x0, [sp, #32]
  4059c0:	ldr	x0, [x0]
  4059c4:	ldr	x1, [sp, #56]
  4059c8:	add	x0, x1, x0
  4059cc:	ldrsb	w0, [x0]
  4059d0:	mov	w1, w0
  4059d4:	ldr	x0, [sp, #24]
  4059d8:	bl	401ae0 <strchr@plt>
  4059dc:	cmp	x0, #0x0
  4059e0:	b.ne	4059f8 <ferror@plt+0x3e18>  // b.any
  4059e4:	ldr	x0, [sp, #40]
  4059e8:	ldr	x1, [sp, #56]
  4059ec:	str	x1, [x0]
  4059f0:	mov	x0, #0x0                   	// #0
  4059f4:	b	405a48 <ferror@plt+0x3e68>
  4059f8:	ldr	x0, [sp, #32]
  4059fc:	ldr	x0, [x0]
  405a00:	ldr	x1, [sp, #56]
  405a04:	add	x1, x1, x0
  405a08:	ldr	x0, [sp, #40]
  405a0c:	str	x1, [x0]
  405a10:	b	405a44 <ferror@plt+0x3e64>
  405a14:	ldr	x1, [sp, #24]
  405a18:	ldr	x0, [sp, #56]
  405a1c:	bl	401b50 <strcspn@plt>
  405a20:	mov	x1, x0
  405a24:	ldr	x0, [sp, #32]
  405a28:	str	x1, [x0]
  405a2c:	ldr	x0, [sp, #32]
  405a30:	ldr	x0, [x0]
  405a34:	ldr	x1, [sp, #56]
  405a38:	add	x1, x1, x0
  405a3c:	ldr	x0, [sp, #40]
  405a40:	str	x1, [x0]
  405a44:	ldr	x0, [sp, #56]
  405a48:	ldp	x29, x30, [sp], #64
  405a4c:	ret
  405a50:	stp	x29, x30, [sp, #-48]!
  405a54:	mov	x29, sp
  405a58:	str	x0, [sp, #24]
  405a5c:	ldr	x0, [sp, #24]
  405a60:	bl	401960 <fgetc@plt>
  405a64:	str	w0, [sp, #44]
  405a68:	ldr	w0, [sp, #44]
  405a6c:	cmn	w0, #0x1
  405a70:	b.ne	405a7c <ferror@plt+0x3e9c>  // b.any
  405a74:	mov	w0, #0x1                   	// #1
  405a78:	b	405a8c <ferror@plt+0x3eac>
  405a7c:	ldr	w0, [sp, #44]
  405a80:	cmp	w0, #0xa
  405a84:	b.ne	405a5c <ferror@plt+0x3e7c>  // b.any
  405a88:	mov	w0, #0x0                   	// #0
  405a8c:	ldp	x29, x30, [sp], #48
  405a90:	ret
  405a94:	nop
  405a98:	stp	x29, x30, [sp, #-64]!
  405a9c:	mov	x29, sp
  405aa0:	stp	x19, x20, [sp, #16]
  405aa4:	adrp	x20, 416000 <ferror@plt+0x14420>
  405aa8:	add	x20, x20, #0xde0
  405aac:	stp	x21, x22, [sp, #32]
  405ab0:	adrp	x21, 416000 <ferror@plt+0x14420>
  405ab4:	add	x21, x21, #0xdd8
  405ab8:	sub	x20, x20, x21
  405abc:	mov	w22, w0
  405ac0:	stp	x23, x24, [sp, #48]
  405ac4:	mov	x23, x1
  405ac8:	mov	x24, x2
  405acc:	bl	401788 <memcpy@plt-0x38>
  405ad0:	cmp	xzr, x20, asr #3
  405ad4:	b.eq	405b00 <ferror@plt+0x3f20>  // b.none
  405ad8:	asr	x20, x20, #3
  405adc:	mov	x19, #0x0                   	// #0
  405ae0:	ldr	x3, [x21, x19, lsl #3]
  405ae4:	mov	x2, x24
  405ae8:	add	x19, x19, #0x1
  405aec:	mov	x1, x23
  405af0:	mov	w0, w22
  405af4:	blr	x3
  405af8:	cmp	x20, x19
  405afc:	b.ne	405ae0 <ferror@plt+0x3f00>  // b.any
  405b00:	ldp	x19, x20, [sp, #16]
  405b04:	ldp	x21, x22, [sp, #32]
  405b08:	ldp	x23, x24, [sp, #48]
  405b0c:	ldp	x29, x30, [sp], #64
  405b10:	ret
  405b14:	nop
  405b18:	ret
  405b1c:	nop
  405b20:	adrp	x2, 417000 <ferror@plt+0x15420>
  405b24:	mov	x1, #0x0                   	// #0
  405b28:	ldr	x2, [x2, #544]
  405b2c:	b	4018b0 <__cxa_atexit@plt>
  405b30:	mov	x2, x1
  405b34:	mov	w1, w0
  405b38:	mov	w0, #0x0                   	// #0
  405b3c:	b	401b30 <__fxstat@plt>

Disassembly of section .fini:

0000000000405b40 <.fini>:
  405b40:	stp	x29, x30, [sp, #-16]!
  405b44:	mov	x29, sp
  405b48:	ldp	x29, x30, [sp], #16
  405b4c:	ret
