vendor_name = ModelSim
source_file = 1, C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/video_sync_generator.v
source_file = 1, C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/vga_controller.v
source_file = 1, C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/VGA_Audio_0002.v
source_file = 1, C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/VGA_Audio.v
source_file = 1, C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/vga.v
source_file = 1, C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/Reset_Delay.v
source_file = 1, C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/I2C_Controller.v
source_file = 1, C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/I2C_AV_Config.v
source_file = 1, C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf
source_file = 1, C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA_Test.sdc
source_file = 1, C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/memImage.mif
source_file = 1, C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/memImage.qip
source_file = 1, C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/memImage.v
source_file = 1, C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/indexColor.mif
source_file = 1, C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/indexColor.qip
source_file = 1, C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/indexColor.v
source_file = 1, C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/HEXA7SEG.VHD
source_file = 1, C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/IO_REGISTER.bdf
source_file = 1, C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/DE1_SOC.sdc
source_file = 1, C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Player.bdf
source_file = 1, C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/counter_row.qip
source_file = 1, C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/counter_row.v
source_file = 1, C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/compare_joystik_row.qip
source_file = 1, C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/compare_joystik_row.v
source_file = 1, C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/mux_row.qip
source_file = 1, C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/mux_row.v
source_file = 1, C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/counter_col.qip
source_file = 1, C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/counter_col.v
source_file = 1, C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/player_color_const.qip
source_file = 1, C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/player_color_const.v
source_file = 1, C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/mux_display.qip
source_file = 1, C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/mux_display.v
source_file = 1, C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/compare_row.qip
source_file = 1, C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/compare_row.v
source_file = 1, C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/compare_col.qip
source_file = 1, C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/compare_col.v
source_file = 1, C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/TestBlock.bdf
source_file = 1, C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/compare_color.qip
source_file = 1, C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/compare_color.v
source_file = 1, C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/addsub_row.qip
source_file = 1, C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/addsub_row.v
source_file = 1, C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/addsub_col.qip
source_file = 1, C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/addsub_col.v
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/altsyncram_rgg1.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/mux_qjc.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/comptree.inc
source_file = 1, C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/cmpr_deg.tdf
source_file = 1, C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/cmpr_i4j.tdf
source_file = 1, C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/altsyncram_tag1.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cmpconst.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffeea.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc
source_file = 1, C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/cntr_89g.tdf
source_file = 1, C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/mux_ujc.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/addcore.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/look_add.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/add_sub_0jg.tdf
source_file = 1, C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/cntr_79g.tdf
source_file = 1, C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/add_sub_vig.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_dff.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/declut.inc
source_file = 1, C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/decode_r3f.tdf
source_file = 1, C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/cmpr_eeg.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.tdf
design_name = Main
instance = comp, \LCD_RS~output , LCD_RS~output, Main, 1
instance = comp, \LCD_RW~output , LCD_RW~output, Main, 1
instance = comp, \LCD_E~output , LCD_E~output, Main, 1
instance = comp, \VGA_BLANK_N~output , VGA_BLANK_N~output, Main, 1
instance = comp, \VGA_HS~output , VGA_HS~output, Main, 1
instance = comp, \VGA_VS~output , VGA_VS~output, Main, 1
instance = comp, \VGA_CLK~output , VGA_CLK~output, Main, 1
instance = comp, \VGA_SYNC_N~output , VGA_SYNC_N~output, Main, 1
instance = comp, \FPGA_I2C_SCLK~output , FPGA_I2C_SCLK~output, Main, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, Main, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, Main, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, Main, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, Main, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, Main, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, Main, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, Main, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, Main, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, Main, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, Main, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, Main, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, Main, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, Main, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, Main, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, Main, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, Main, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, Main, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, Main, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, Main, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, Main, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, Main, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, Main, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, Main, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, Main, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, Main, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, Main, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, Main, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, Main, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, Main, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, Main, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, Main, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, Main, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, Main, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, Main, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, Main, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, Main, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, Main, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, Main, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, Main, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, Main, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, Main, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, Main, 1
instance = comp, \LCD_D[7]~output , LCD_D[7]~output, Main, 1
instance = comp, \LCD_D[6]~output , LCD_D[6]~output, Main, 1
instance = comp, \LCD_D[5]~output , LCD_D[5]~output, Main, 1
instance = comp, \LCD_D[4]~output , LCD_D[4]~output, Main, 1
instance = comp, \LCD_D[3]~output , LCD_D[3]~output, Main, 1
instance = comp, \LCD_D[2]~output , LCD_D[2]~output, Main, 1
instance = comp, \LCD_D[1]~output , LCD_D[1]~output, Main, 1
instance = comp, \LCD_D[0]~output , LCD_D[0]~output, Main, 1
instance = comp, \LEDR[9]~output , LEDR[9]~output, Main, 1
instance = comp, \LEDR[8]~output , LEDR[8]~output, Main, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, Main, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, Main, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, Main, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, Main, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, Main, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, Main, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, Main, 1
instance = comp, \LEDR[0]~output , LEDR[0]~output, Main, 1
instance = comp, \O[1]~output , O[1]~output, Main, 1
instance = comp, \O[0]~output , O[0]~output, Main, 1
instance = comp, \VGA_B[7]~output , VGA_B[7]~output, Main, 1
instance = comp, \VGA_B[6]~output , VGA_B[6]~output, Main, 1
instance = comp, \VGA_B[5]~output , VGA_B[5]~output, Main, 1
instance = comp, \VGA_B[4]~output , VGA_B[4]~output, Main, 1
instance = comp, \VGA_B[3]~output , VGA_B[3]~output, Main, 1
instance = comp, \VGA_B[2]~output , VGA_B[2]~output, Main, 1
instance = comp, \VGA_B[1]~output , VGA_B[1]~output, Main, 1
instance = comp, \VGA_B[0]~output , VGA_B[0]~output, Main, 1
instance = comp, \VGA_G[7]~output , VGA_G[7]~output, Main, 1
instance = comp, \VGA_G[6]~output , VGA_G[6]~output, Main, 1
instance = comp, \VGA_G[5]~output , VGA_G[5]~output, Main, 1
instance = comp, \VGA_G[4]~output , VGA_G[4]~output, Main, 1
instance = comp, \VGA_G[3]~output , VGA_G[3]~output, Main, 1
instance = comp, \VGA_G[2]~output , VGA_G[2]~output, Main, 1
instance = comp, \VGA_G[1]~output , VGA_G[1]~output, Main, 1
instance = comp, \VGA_G[0]~output , VGA_G[0]~output, Main, 1
instance = comp, \VGA_R[7]~output , VGA_R[7]~output, Main, 1
instance = comp, \VGA_R[6]~output , VGA_R[6]~output, Main, 1
instance = comp, \VGA_R[5]~output , VGA_R[5]~output, Main, 1
instance = comp, \VGA_R[4]~output , VGA_R[4]~output, Main, 1
instance = comp, \VGA_R[3]~output , VGA_R[3]~output, Main, 1
instance = comp, \VGA_R[2]~output , VGA_R[2]~output, Main, 1
instance = comp, \VGA_R[1]~output , VGA_R[1]~output, Main, 1
instance = comp, \VGA_R[0]~output , VGA_R[0]~output, Main, 1
instance = comp, \FPGA_I2C_SDAT~output , FPGA_I2C_SDAT~output, Main, 1
instance = comp, \D[7]~output , D[7]~output, Main, 1
instance = comp, \D[6]~output , D[6]~output, Main, 1
instance = comp, \D[5]~output , D[5]~output, Main, 1
instance = comp, \D[4]~output , D[4]~output, Main, 1
instance = comp, \D[3]~output , D[3]~output, Main, 1
instance = comp, \D[2]~output , D[2]~output, Main, 1
instance = comp, \D[1]~output , D[1]~output, Main, 1
instance = comp, \D[0]~output , D[0]~output, Main, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, Main, 1
instance = comp, \CLOCK_50~inputCLKENA0 , CLOCK_50~inputCLKENA0, Main, 1
instance = comp, \inst2|u3|Add0~61 , inst2|u3|Add0~61, Main, 1
instance = comp, \KEY[0]~input , KEY[0]~input, Main, 1
instance = comp, \inst2|u3|Add0~25 , inst2|u3|Add0~25, Main, 1
instance = comp, \inst2|u3|Add0~37 , inst2|u3|Add0~37, Main, 1
instance = comp, \inst2|u3|mI2C_CLK_DIV[9] , inst2|u3|mI2C_CLK_DIV[9], Main, 1
instance = comp, \inst2|u3|Add0~33 , inst2|u3|Add0~33, Main, 1
instance = comp, \inst2|u3|mI2C_CLK_DIV[10] , inst2|u3|mI2C_CLK_DIV[10], Main, 1
instance = comp, \inst2|u3|Add0~1 , inst2|u3|Add0~1, Main, 1
instance = comp, \inst2|u3|mI2C_CLK_DIV[11] , inst2|u3|mI2C_CLK_DIV[11], Main, 1
instance = comp, \inst2|u3|Add0~53 , inst2|u3|Add0~53, Main, 1
instance = comp, \inst2|u3|mI2C_CLK_DIV[12] , inst2|u3|mI2C_CLK_DIV[12], Main, 1
instance = comp, \inst2|u3|Add0~49 , inst2|u3|Add0~49, Main, 1
instance = comp, \inst2|u3|mI2C_CLK_DIV[13] , inst2|u3|mI2C_CLK_DIV[13], Main, 1
instance = comp, \inst2|u3|Add0~45 , inst2|u3|Add0~45, Main, 1
instance = comp, \inst2|u3|mI2C_CLK_DIV[14] , inst2|u3|mI2C_CLK_DIV[14], Main, 1
instance = comp, \inst2|u3|Add0~41 , inst2|u3|Add0~41, Main, 1
instance = comp, \inst2|u3|mI2C_CLK_DIV[15] , inst2|u3|mI2C_CLK_DIV[15], Main, 1
instance = comp, \inst2|u3|LessThan0~3 , inst2|u3|LessThan0~3, Main, 1
instance = comp, \inst2|u3|mI2C_CLK_DIV[11]~DUPLICATE , inst2|u3|mI2C_CLK_DIV[11]~DUPLICATE, Main, 1
instance = comp, \inst2|u3|LessThan0~2 , inst2|u3|LessThan0~2, Main, 1
instance = comp, \inst2|u3|mI2C_CLK_DIV[2] , inst2|u3|mI2C_CLK_DIV[2], Main, 1
instance = comp, \inst2|u3|LessThan0~0 , inst2|u3|LessThan0~0, Main, 1
instance = comp, \inst2|u3|LessThan0~4 , inst2|u3|LessThan0~4, Main, 1
instance = comp, \inst2|u3|mI2C_CLK_DIV[0] , inst2|u3|mI2C_CLK_DIV[0], Main, 1
instance = comp, \inst2|u3|Add0~57 , inst2|u3|Add0~57, Main, 1
instance = comp, \inst2|u3|mI2C_CLK_DIV[1] , inst2|u3|mI2C_CLK_DIV[1], Main, 1
instance = comp, \inst2|u3|Add0~17 , inst2|u3|Add0~17, Main, 1
instance = comp, \inst2|u3|mI2C_CLK_DIV[2]~DUPLICATE , inst2|u3|mI2C_CLK_DIV[2]~DUPLICATE, Main, 1
instance = comp, \inst2|u3|Add0~13 , inst2|u3|Add0~13, Main, 1
instance = comp, \inst2|u3|mI2C_CLK_DIV[3] , inst2|u3|mI2C_CLK_DIV[3], Main, 1
instance = comp, \inst2|u3|Add0~9 , inst2|u3|Add0~9, Main, 1
instance = comp, \inst2|u3|mI2C_CLK_DIV[4] , inst2|u3|mI2C_CLK_DIV[4], Main, 1
instance = comp, \inst2|u3|Add0~5 , inst2|u3|Add0~5, Main, 1
instance = comp, \inst2|u3|mI2C_CLK_DIV[5] , inst2|u3|mI2C_CLK_DIV[5], Main, 1
instance = comp, \inst2|u3|Add0~21 , inst2|u3|Add0~21, Main, 1
instance = comp, \inst2|u3|mI2C_CLK_DIV[6] , inst2|u3|mI2C_CLK_DIV[6], Main, 1
instance = comp, \inst2|u3|Add0~29 , inst2|u3|Add0~29, Main, 1
instance = comp, \inst2|u3|mI2C_CLK_DIV[7] , inst2|u3|mI2C_CLK_DIV[7], Main, 1
instance = comp, \inst2|u3|mI2C_CLK_DIV[8] , inst2|u3|mI2C_CLK_DIV[8], Main, 1
instance = comp, \inst2|u3|LessThan0~1 , inst2|u3|LessThan0~1, Main, 1
instance = comp, \inst2|u3|mI2C_CTRL_CLK~0 , inst2|u3|mI2C_CTRL_CLK~0, Main, 1
instance = comp, \inst2|u3|mI2C_CTRL_CLK , inst2|u3|mI2C_CTRL_CLK, Main, 1
instance = comp, \inst2|u3|u0|Add0~1 , inst2|u3|u0|Add0~1, Main, 1
instance = comp, \inst2|u3|u0|SD_COUNTER[4]~2 , inst2|u3|u0|SD_COUNTER[4]~2, Main, 1
instance = comp, \inst2|u3|u0|SD_COUNTER[4] , inst2|u3|u0|SD_COUNTER[4], Main, 1
instance = comp, \inst2|u3|u0|SD_COUNTER[3]~DUPLICATE , inst2|u3|u0|SD_COUNTER[3]~DUPLICATE, Main, 1
instance = comp, \inst2|u3|u0|Selector0~0 , inst2|u3|u0|Selector0~0, Main, 1
instance = comp, \inst2|u3|u0|Mux0~1 , inst2|u3|u0|Mux0~1, Main, 1
instance = comp, \inst2|u3|u0|END~0 , inst2|u3|u0|END~0, Main, 1
instance = comp, \inst2|u3|u0|END , inst2|u3|u0|END, Main, 1
instance = comp, \inst2|u3|u0|Selector3~0 , inst2|u3|u0|Selector3~0, Main, 1
instance = comp, \FPGA_I2C_SDAT~input , FPGA_I2C_SDAT~input, Main, 1
instance = comp, \inst2|u3|u0|ACK2~0 , inst2|u3|u0|ACK2~0, Main, 1
instance = comp, \inst2|u3|u0|ACK2~1 , inst2|u3|u0|ACK2~1, Main, 1
instance = comp, \inst2|u3|u0|ACK2 , inst2|u3|u0|ACK2, Main, 1
instance = comp, \inst2|u3|u0|ACK1~0 , inst2|u3|u0|ACK1~0, Main, 1
instance = comp, \inst2|u3|u0|Selector4~0 , inst2|u3|u0|Selector4~0, Main, 1
instance = comp, \inst2|u3|u0|ACK1~1 , inst2|u3|u0|ACK1~1, Main, 1
instance = comp, \inst2|u3|u0|ACK1 , inst2|u3|u0|ACK1, Main, 1
instance = comp, \inst2|u3|u0|Selector2~0 , inst2|u3|u0|Selector2~0, Main, 1
instance = comp, \inst2|u3|u0|ACK3~1 , inst2|u3|u0|ACK3~1, Main, 1
instance = comp, \inst2|u3|u0|ACK3~0 , inst2|u3|u0|ACK3~0, Main, 1
instance = comp, \inst2|u3|u0|ACK3~2 , inst2|u3|u0|ACK3~2, Main, 1
instance = comp, \inst2|u3|u0|ACK3 , inst2|u3|u0|ACK3, Main, 1
instance = comp, \inst2|u3|mSetup_ST~12 , inst2|u3|mSetup_ST~12, Main, 1
instance = comp, \inst2|u3|LUT_INDEX[0]~6 , inst2|u3|LUT_INDEX[0]~6, Main, 1
instance = comp, \inst2|u3|LUT_INDEX[5]~5 , inst2|u3|LUT_INDEX[5]~5, Main, 1
instance = comp, \inst2|u3|LUT_INDEX[0] , inst2|u3|LUT_INDEX[0], Main, 1
instance = comp, \inst2|u3|Add1~0 , inst2|u3|Add1~0, Main, 1
instance = comp, \inst2|u3|LUT_INDEX[1] , inst2|u3|LUT_INDEX[1], Main, 1
instance = comp, \inst2|u3|LUT_INDEX[2]~4 , inst2|u3|LUT_INDEX[2]~4, Main, 1
instance = comp, \inst2|u3|LUT_INDEX[2]~DUPLICATE , inst2|u3|LUT_INDEX[2]~DUPLICATE, Main, 1
instance = comp, \inst2|u3|LUT_INDEX[3]~0 , inst2|u3|LUT_INDEX[3]~0, Main, 1
instance = comp, \inst2|u3|LUT_INDEX[3]~3 , inst2|u3|LUT_INDEX[3]~3, Main, 1
instance = comp, \inst2|u3|LUT_INDEX[3] , inst2|u3|LUT_INDEX[3], Main, 1
instance = comp, \inst2|u3|LUT_INDEX[4]~2 , inst2|u3|LUT_INDEX[4]~2, Main, 1
instance = comp, \inst2|u3|LUT_INDEX[4]~feeder , inst2|u3|LUT_INDEX[4]~feeder, Main, 1
instance = comp, \inst2|u3|LUT_INDEX[4] , inst2|u3|LUT_INDEX[4], Main, 1
instance = comp, \inst2|u3|LUT_INDEX[5]~1 , inst2|u3|LUT_INDEX[5]~1, Main, 1
instance = comp, \inst2|u3|LUT_INDEX[5] , inst2|u3|LUT_INDEX[5], Main, 1
instance = comp, \inst2|u3|LUT_INDEX[2] , inst2|u3|LUT_INDEX[2], Main, 1
instance = comp, \inst2|u3|LessThan1~0 , inst2|u3|LessThan1~0, Main, 1
instance = comp, \inst2|u3|mSetup_ST.0010 , inst2|u3|mSetup_ST.0010, Main, 1
instance = comp, \inst2|u3|Selector1~0 , inst2|u3|Selector1~0, Main, 1
instance = comp, \inst2|u3|mSetup_ST.0000 , inst2|u3|mSetup_ST.0000, Main, 1
instance = comp, \inst2|u3|Selector2~0 , inst2|u3|Selector2~0, Main, 1
instance = comp, \inst2|u3|mSetup_ST.0001 , inst2|u3|mSetup_ST.0001, Main, 1
instance = comp, \inst2|u3|Selector0~0 , inst2|u3|Selector0~0, Main, 1
instance = comp, \inst2|u3|mI2C_GO , inst2|u3|mI2C_GO, Main, 1
instance = comp, \inst2|u3|u0|Add0~0 , inst2|u3|u0|Add0~0, Main, 1
instance = comp, \inst2|u3|u0|SD_COUNTER[5]~1 , inst2|u3|u0|SD_COUNTER[5]~1, Main, 1
instance = comp, \inst2|u3|u0|SD_COUNTER[5] , inst2|u3|u0|SD_COUNTER[5], Main, 1
instance = comp, \inst2|u3|u0|SD_COUNTER[0]~6 , inst2|u3|u0|SD_COUNTER[0]~6, Main, 1
instance = comp, \inst2|u3|u0|SD_COUNTER[0] , inst2|u3|u0|SD_COUNTER[0], Main, 1
instance = comp, \inst2|u3|u0|Mux0~0 , inst2|u3|u0|Mux0~0, Main, 1
instance = comp, \inst2|u3|u0|Add0~2 , inst2|u3|u0|Add0~2, Main, 1
instance = comp, \inst2|u3|u0|SD_COUNTER[3]~3 , inst2|u3|u0|SD_COUNTER[3]~3, Main, 1
instance = comp, \inst2|u3|u0|SD_COUNTER[3] , inst2|u3|u0|SD_COUNTER[3], Main, 1
instance = comp, \inst2|u3|u0|SD_COUNTER[1]~5 , inst2|u3|u0|SD_COUNTER[1]~5, Main, 1
instance = comp, \inst2|u3|u0|SD_COUNTER[1] , inst2|u3|u0|SD_COUNTER[1], Main, 1
instance = comp, \inst2|u3|u0|SD_COUNTER[1]~0 , inst2|u3|u0|SD_COUNTER[1]~0, Main, 1
instance = comp, \inst2|u3|u0|Add0~3 , inst2|u3|u0|Add0~3, Main, 1
instance = comp, \inst2|u3|u0|SD_COUNTER[2]~4 , inst2|u3|u0|SD_COUNTER[2]~4, Main, 1
instance = comp, \inst2|u3|u0|SD_COUNTER[2] , inst2|u3|u0|SD_COUNTER[2], Main, 1
instance = comp, \inst2|u3|WideOr2~0 , inst2|u3|WideOr2~0, Main, 1
instance = comp, \inst2|u3|mI2C_DATA[22]~0 , inst2|u3|mI2C_DATA[22]~0, Main, 1
instance = comp, \inst2|u3|mI2C_DATA[12] , inst2|u3|mI2C_DATA[12], Main, 1
instance = comp, \inst2|u3|u0|ACK2~2 , inst2|u3|u0|ACK2~2, Main, 1
instance = comp, \inst2|u3|u0|SD[22]~0 , inst2|u3|u0|SD[22]~0, Main, 1
instance = comp, \inst2|u3|u0|SD[12] , inst2|u3|u0|SD[12], Main, 1
instance = comp, \inst2|u3|WideOr1~0 , inst2|u3|WideOr1~0, Main, 1
instance = comp, \inst2|u3|mI2C_DATA[13] , inst2|u3|mI2C_DATA[13], Main, 1
instance = comp, \inst2|u3|u0|SD[13] , inst2|u3|u0|SD[13], Main, 1
instance = comp, \inst2|u3|LessThan2~0 , inst2|u3|LessThan2~0, Main, 1
instance = comp, \inst2|u3|mI2C_DATA[18] , inst2|u3|mI2C_DATA[18], Main, 1
instance = comp, \inst2|u3|u0|SD[18] , inst2|u3|u0|SD[18], Main, 1
instance = comp, \inst2|u3|u0|Mux0~3 , inst2|u3|u0|Mux0~3, Main, 1
instance = comp, \inst2|u3|WideOr6~0 , inst2|u3|WideOr6~0, Main, 1
instance = comp, \inst2|u3|mI2C_DATA[8] , inst2|u3|mI2C_DATA[8], Main, 1
instance = comp, \inst2|u3|u0|SD[8] , inst2|u3|u0|SD[8], Main, 1
instance = comp, \inst2|u3|WideOr12~0 , inst2|u3|WideOr12~0, Main, 1
instance = comp, \inst2|u3|mI2C_DATA[2] , inst2|u3|mI2C_DATA[2], Main, 1
instance = comp, \inst2|u3|u0|SD[2] , inst2|u3|u0|SD[2], Main, 1
instance = comp, \inst2|u3|WideOr5~0 , inst2|u3|WideOr5~0, Main, 1
instance = comp, \inst2|u3|mI2C_DATA[9] , inst2|u3|mI2C_DATA[9], Main, 1
instance = comp, \inst2|u3|u0|SD[9] , inst2|u3|u0|SD[9], Main, 1
instance = comp, \inst2|u3|WideOr13~0 , inst2|u3|WideOr13~0, Main, 1
instance = comp, \inst2|u3|mI2C_DATA[1] , inst2|u3|mI2C_DATA[1], Main, 1
instance = comp, \inst2|u3|u0|SD[1] , inst2|u3|u0|SD[1], Main, 1
instance = comp, \inst2|u3|u0|Mux0~4 , inst2|u3|u0|Mux0~4, Main, 1
instance = comp, \inst2|u3|WideOr9~0 , inst2|u3|WideOr9~0, Main, 1
instance = comp, \inst2|u3|mI2C_DATA[5] , inst2|u3|mI2C_DATA[5], Main, 1
instance = comp, \inst2|u3|u0|SD[5] , inst2|u3|u0|SD[5], Main, 1
instance = comp, \inst2|u3|WideOr8~0 , inst2|u3|WideOr8~0, Main, 1
instance = comp, \inst2|u3|mI2C_DATA[6] , inst2|u3|mI2C_DATA[6], Main, 1
instance = comp, \inst2|u3|u0|SD[6] , inst2|u3|u0|SD[6], Main, 1
instance = comp, \inst2|u3|u0|Mux0~5 , inst2|u3|u0|Mux0~5, Main, 1
instance = comp, \inst2|u3|u0|Mux0~6 , inst2|u3|u0|Mux0~6, Main, 1
instance = comp, \inst2|u3|u0|Mux0~2 , inst2|u3|u0|Mux0~2, Main, 1
instance = comp, \inst2|u3|WideOr7~0 , inst2|u3|WideOr7~0, Main, 1
instance = comp, \inst2|u3|mI2C_DATA[7] , inst2|u3|mI2C_DATA[7], Main, 1
instance = comp, \inst2|u3|u0|SD[7] , inst2|u3|u0|SD[7], Main, 1
instance = comp, \inst2|u3|WideOr14~0 , inst2|u3|WideOr14~0, Main, 1
instance = comp, \inst2|u3|mI2C_DATA[0] , inst2|u3|mI2C_DATA[0], Main, 1
instance = comp, \inst2|u3|u0|SD[0] , inst2|u3|u0|SD[0], Main, 1
instance = comp, \inst2|u3|u0|Mux0~10 , inst2|u3|u0|Mux0~10, Main, 1
instance = comp, \inst2|u3|u0|Mux0~7 , inst2|u3|u0|Mux0~7, Main, 1
instance = comp, \inst2|u3|LUT_DATA~0 , inst2|u3|LUT_DATA~0, Main, 1
instance = comp, \inst2|u3|mI2C_DATA[15] , inst2|u3|mI2C_DATA[15], Main, 1
instance = comp, \inst2|u3|u0|SD[15] , inst2|u3|u0|SD[15], Main, 1
instance = comp, \inst2|u3|mI2C_DATA[22]~1 , inst2|u3|mI2C_DATA[22]~1, Main, 1
instance = comp, \inst2|u3|mI2C_DATA[22] , inst2|u3|mI2C_DATA[22], Main, 1
instance = comp, \inst2|u3|u0|SD[22] , inst2|u3|u0|SD[22], Main, 1
instance = comp, \inst2|u3|WideOr0~0 , inst2|u3|WideOr0~0, Main, 1
instance = comp, \inst2|u3|mI2C_DATA[14] , inst2|u3|mI2C_DATA[14], Main, 1
instance = comp, \inst2|u3|u0|SD[14] , inst2|u3|u0|SD[14], Main, 1
instance = comp, \inst2|u3|u0|Mux0~8 , inst2|u3|u0|Mux0~8, Main, 1
instance = comp, \inst2|u3|WideOr4~0 , inst2|u3|WideOr4~0, Main, 1
instance = comp, \inst2|u3|mI2C_DATA[10] , inst2|u3|mI2C_DATA[10], Main, 1
instance = comp, \inst2|u3|u0|SD[10]~feeder , inst2|u3|u0|SD[10]~feeder, Main, 1
instance = comp, \inst2|u3|u0|SD[10] , inst2|u3|u0|SD[10], Main, 1
instance = comp, \inst2|u3|WideOr10~0 , inst2|u3|WideOr10~0, Main, 1
instance = comp, \inst2|u3|mI2C_DATA[4] , inst2|u3|mI2C_DATA[4], Main, 1
instance = comp, \inst2|u3|u0|SD[4] , inst2|u3|u0|SD[4], Main, 1
instance = comp, \inst2|u3|WideOr11~0 , inst2|u3|WideOr11~0, Main, 1
instance = comp, \inst2|u3|mI2C_DATA[3] , inst2|u3|mI2C_DATA[3], Main, 1
instance = comp, \inst2|u3|u0|SD[3] , inst2|u3|u0|SD[3], Main, 1
instance = comp, \inst2|u3|WideOr3~0 , inst2|u3|WideOr3~0, Main, 1
instance = comp, \inst2|u3|mI2C_DATA[11] , inst2|u3|mI2C_DATA[11], Main, 1
instance = comp, \inst2|u3|u0|SD[11] , inst2|u3|u0|SD[11], Main, 1
instance = comp, \inst2|u3|u0|Mux0~9 , inst2|u3|u0|Mux0~9, Main, 1
instance = comp, \inst2|u3|u0|Mux0~11 , inst2|u3|u0|Mux0~11, Main, 1
instance = comp, \inst2|u3|u0|SDO~0 , inst2|u3|u0|SDO~0, Main, 1
instance = comp, \inst2|u3|u0|SDO , inst2|u3|u0|SDO, Main, 1
instance = comp, \A[0]~input , A[0]~input, Main, 1
instance = comp, \READ~input , READ~input, Main, 1
instance = comp, \A[1]~input , A[1]~input, Main, 1
instance = comp, \WRITE~input , WRITE~input, Main, 1
instance = comp, \inst11|inst , inst11|inst, Main, 1
instance = comp, \inst14|inst , inst14|inst, Main, 1
instance = comp, \WRITE~inputCLKENA0 , WRITE~inputCLKENA0, Main, 1
instance = comp, \D[7]~input , D[7]~input, Main, 1
instance = comp, \inst20|auto_generated|w_anode15w[2]~1 , inst20|auto_generated|w_anode15w[2]~1, Main, 1
instance = comp, \inst13|inst4|dffs[7] , inst13|inst4|dffs[7], Main, 1
instance = comp, \inst12|inst4|dffs[7]~feeder , inst12|inst4|dffs[7]~feeder, Main, 1
instance = comp, \inst20|auto_generated|w_anode15w[2]~0 , inst20|auto_generated|w_anode15w[2]~0, Main, 1
instance = comp, \inst12|inst4|dffs[7] , inst12|inst4|dffs[7], Main, 1
instance = comp, \inst11|inst5[7]~8 , inst11|inst5[7]~8, Main, 1
instance = comp, \inst20|auto_generated|w_anode15w[2]~2 , inst20|auto_generated|w_anode15w[2]~2, Main, 1
instance = comp, \inst14|inst4|dffs[7] , inst14|inst4|dffs[7], Main, 1
instance = comp, \inst20|auto_generated|w_anode1w[2] , inst20|auto_generated|w_anode1w[2], Main, 1
instance = comp, \inst11|inst4|dffs[7] , inst11|inst4|dffs[7], Main, 1
instance = comp, \inst11|inst5[7]~9 , inst11|inst5[7]~9, Main, 1
instance = comp, \inst14|inst~0 , inst14|inst~0, Main, 1
instance = comp, \D[6]~input , D[6]~input, Main, 1
instance = comp, \inst11|inst4|dffs[6] , inst11|inst4|dffs[6], Main, 1
instance = comp, \inst14|inst4|dffs[6] , inst14|inst4|dffs[6], Main, 1
instance = comp, \inst13|inst4|dffs[6] , inst13|inst4|dffs[6], Main, 1
instance = comp, \inst12|inst4|dffs[6] , inst12|inst4|dffs[6], Main, 1
instance = comp, \inst11|inst5[6]~10 , inst11|inst5[6]~10, Main, 1
instance = comp, \inst11|inst5[6]~11 , inst11|inst5[6]~11, Main, 1
instance = comp, \D[5]~input , D[5]~input, Main, 1
instance = comp, \inst13|inst4|dffs[5] , inst13|inst4|dffs[5], Main, 1
instance = comp, \inst12|inst4|dffs[5] , inst12|inst4|dffs[5], Main, 1
instance = comp, \inst11|inst5[5]~12 , inst11|inst5[5]~12, Main, 1
instance = comp, \inst14|inst4|dffs[5] , inst14|inst4|dffs[5], Main, 1
instance = comp, \inst11|inst4|dffs[5] , inst11|inst4|dffs[5], Main, 1
instance = comp, \inst11|inst5[5]~13 , inst11|inst5[5]~13, Main, 1
instance = comp, \D[4]~input , D[4]~input, Main, 1
instance = comp, \inst11|inst4|dffs[4] , inst11|inst4|dffs[4], Main, 1
instance = comp, \inst14|inst4|dffs[4] , inst14|inst4|dffs[4], Main, 1
instance = comp, \inst13|inst4|dffs[4] , inst13|inst4|dffs[4], Main, 1
instance = comp, \inst12|inst4|dffs[4] , inst12|inst4|dffs[4], Main, 1
instance = comp, \inst11|inst5[4]~14 , inst11|inst5[4]~14, Main, 1
instance = comp, \inst11|inst5[4]~15 , inst11|inst5[4]~15, Main, 1
instance = comp, \D[3]~input , D[3]~input, Main, 1
instance = comp, \inst13|inst4|dffs[3] , inst13|inst4|dffs[3], Main, 1
instance = comp, \inst12|inst4|dffs[3] , inst12|inst4|dffs[3], Main, 1
instance = comp, \inst11|inst5[3]~16 , inst11|inst5[3]~16, Main, 1
instance = comp, \inst14|inst4|dffs[3] , inst14|inst4|dffs[3], Main, 1
instance = comp, \inst11|inst4|dffs[3] , inst11|inst4|dffs[3], Main, 1
instance = comp, \inst11|inst5[3]~17 , inst11|inst5[3]~17, Main, 1
instance = comp, \D[2]~input , D[2]~input, Main, 1
instance = comp, \inst13|inst4|dffs[2] , inst13|inst4|dffs[2], Main, 1
instance = comp, \inst12|inst4|dffs[2] , inst12|inst4|dffs[2], Main, 1
instance = comp, \inst11|inst5[2]~18 , inst11|inst5[2]~18, Main, 1
instance = comp, \inst14|inst4|dffs[2] , inst14|inst4|dffs[2], Main, 1
instance = comp, \inst11|inst4|dffs[2] , inst11|inst4|dffs[2], Main, 1
instance = comp, \inst11|inst5[2]~19 , inst11|inst5[2]~19, Main, 1
instance = comp, \D[1]~input , D[1]~input, Main, 1
instance = comp, \inst13|inst4|dffs[1] , inst13|inst4|dffs[1], Main, 1
instance = comp, \inst12|inst4|dffs[1] , inst12|inst4|dffs[1], Main, 1
instance = comp, \inst11|inst5[1]~20 , inst11|inst5[1]~20, Main, 1
instance = comp, \inst11|inst4|dffs[1] , inst11|inst4|dffs[1], Main, 1
instance = comp, \inst14|inst4|dffs[1] , inst14|inst4|dffs[1], Main, 1
instance = comp, \inst11|inst5[1]~21 , inst11|inst5[1]~21, Main, 1
instance = comp, \D[0]~input , D[0]~input, Main, 1
instance = comp, \inst13|inst4|dffs[0] , inst13|inst4|dffs[0], Main, 1
instance = comp, \inst12|inst4|dffs[0] , inst12|inst4|dffs[0], Main, 1
instance = comp, \inst11|inst5[0]~22 , inst11|inst5[0]~22, Main, 1
instance = comp, \inst11|inst4|dffs[0] , inst11|inst4|dffs[0], Main, 1
instance = comp, \inst14|inst4|dffs[0] , inst14|inst4|dffs[0], Main, 1
instance = comp, \inst11|inst5[0]~23 , inst11|inst5[0]~23, Main, 1
instance = comp, \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT , inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT, Main, 1
instance = comp, \inst2|r0|Add0~69 , inst2|r0|Add0~69, Main, 1
instance = comp, \inst2|r0|Add0~73 , inst2|r0|Add0~73, Main, 1
instance = comp, \inst2|r0|Cont[11]~DUPLICATE , inst2|r0|Cont[11]~DUPLICATE, Main, 1
instance = comp, \inst2|r0|Add0~9 , inst2|r0|Add0~9, Main, 1
instance = comp, \inst2|r0|Cont[12] , inst2|r0|Cont[12], Main, 1
instance = comp, \inst2|r0|Add0~13 , inst2|r0|Add0~13, Main, 1
instance = comp, \inst2|r0|Cont[13] , inst2|r0|Cont[13], Main, 1
instance = comp, \inst2|r0|Add0~17 , inst2|r0|Add0~17, Main, 1
instance = comp, \inst2|r0|Cont[14] , inst2|r0|Cont[14], Main, 1
instance = comp, \inst2|r0|Add0~21 , inst2|r0|Add0~21, Main, 1
instance = comp, \inst2|r0|Cont[15]~DUPLICATE , inst2|r0|Cont[15]~DUPLICATE, Main, 1
instance = comp, \inst2|r0|Add0~25 , inst2|r0|Add0~25, Main, 1
instance = comp, \inst2|r0|Cont[16] , inst2|r0|Cont[16], Main, 1
instance = comp, \inst2|r0|Add0~29 , inst2|r0|Add0~29, Main, 1
instance = comp, \inst2|r0|Cont[17]~DUPLICATE , inst2|r0|Cont[17]~DUPLICATE, Main, 1
instance = comp, \inst2|r0|Add0~1 , inst2|r0|Add0~1, Main, 1
instance = comp, \inst2|r0|Cont[18] , inst2|r0|Cont[18], Main, 1
instance = comp, \inst2|r0|Add0~5 , inst2|r0|Add0~5, Main, 1
instance = comp, \inst2|r0|Cont[19] , inst2|r0|Cont[19], Main, 1
instance = comp, \inst2|r0|Cont[18]~DUPLICATE , inst2|r0|Cont[18]~DUPLICATE, Main, 1
instance = comp, \inst2|r0|Cont[5] , inst2|r0|Cont[5], Main, 1
instance = comp, \inst2|r0|Add0~45 , inst2|r0|Add0~45, Main, 1
instance = comp, \inst2|r0|Cont[1] , inst2|r0|Cont[1], Main, 1
instance = comp, \inst2|r0|Cont[3] , inst2|r0|Cont[3], Main, 1
instance = comp, \inst2|r0|Cont[2] , inst2|r0|Cont[2], Main, 1
instance = comp, \inst2|r0|Equal0~1 , inst2|r0|Equal0~1, Main, 1
instance = comp, \inst2|r0|Cont[13]~DUPLICATE , inst2|r0|Cont[13]~DUPLICATE, Main, 1
instance = comp, \inst2|r0|Cont[15] , inst2|r0|Cont[15], Main, 1
instance = comp, \inst2|r0|Cont[17] , inst2|r0|Cont[17], Main, 1
instance = comp, \inst2|r0|Cont[16]~DUPLICATE , inst2|r0|Cont[16]~DUPLICATE, Main, 1
instance = comp, \inst2|r0|Equal0~0 , inst2|r0|Equal0~0, Main, 1
instance = comp, \inst2|r0|Cont[0]~0 , inst2|r0|Cont[0]~0, Main, 1
instance = comp, \inst2|r0|Cont[0] , inst2|r0|Cont[0], Main, 1
instance = comp, \inst2|r0|Add0~41 , inst2|r0|Add0~41, Main, 1
instance = comp, \inst2|r0|Cont[2]~DUPLICATE , inst2|r0|Cont[2]~DUPLICATE, Main, 1
instance = comp, \inst2|r0|Add0~37 , inst2|r0|Add0~37, Main, 1
instance = comp, \inst2|r0|Cont[3]~DUPLICATE , inst2|r0|Cont[3]~DUPLICATE, Main, 1
instance = comp, \inst2|r0|Add0~33 , inst2|r0|Add0~33, Main, 1
instance = comp, \inst2|r0|Cont[4] , inst2|r0|Cont[4], Main, 1
instance = comp, \inst2|r0|Add0~49 , inst2|r0|Add0~49, Main, 1
instance = comp, \inst2|r0|Cont[5]~DUPLICATE , inst2|r0|Cont[5]~DUPLICATE, Main, 1
instance = comp, \inst2|r0|Add0~53 , inst2|r0|Add0~53, Main, 1
instance = comp, \inst2|r0|Cont[6] , inst2|r0|Cont[6], Main, 1
instance = comp, \inst2|r0|Add0~57 , inst2|r0|Add0~57, Main, 1
instance = comp, \inst2|r0|Cont[7] , inst2|r0|Cont[7], Main, 1
instance = comp, \inst2|r0|Add0~61 , inst2|r0|Add0~61, Main, 1
instance = comp, \inst2|r0|Cont[8] , inst2|r0|Cont[8], Main, 1
instance = comp, \inst2|r0|Add0~65 , inst2|r0|Add0~65, Main, 1
instance = comp, \inst2|r0|Cont[9] , inst2|r0|Cont[9], Main, 1
instance = comp, \inst2|r0|Cont[10] , inst2|r0|Cont[10], Main, 1
instance = comp, \inst2|r0|Cont[11] , inst2|r0|Cont[11], Main, 1
instance = comp, \inst2|r0|Equal0~2 , inst2|r0|Equal0~2, Main, 1
instance = comp, \inst2|r0|Equal0~3 , inst2|r0|Equal0~3, Main, 1
instance = comp, \inst2|r0|oRESET , inst2|r0|oRESET, Main, 1
instance = comp, \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL , inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL, Main, 1
instance = comp, \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG , inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG, Main, 1
instance = comp, \inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER , inst2|u1|vga_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER, Main, 1
instance = comp, \inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0 , inst2|u1|vga_audio_inst|altera_pll_i|outclk_wire[0]~CLKENA0, Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|Add0~37 , inst2|vga_ins|LTM_ins|Add0~37, Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|Add1~41 , inst2|vga_ins|LTM_ins|Add1~41, Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|h_cnt[0] , inst2|vga_ins|LTM_ins|h_cnt[0], Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|Add1~37 , inst2|vga_ins|LTM_ins|Add1~37, Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|h_cnt[1] , inst2|vga_ins|LTM_ins|h_cnt[1], Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|Add1~33 , inst2|vga_ins|LTM_ins|Add1~33, Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|h_cnt[2] , inst2|vga_ins|LTM_ins|h_cnt[2], Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|Add1~29 , inst2|vga_ins|LTM_ins|Add1~29, Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|h_cnt[3] , inst2|vga_ins|LTM_ins|h_cnt[3], Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|Equal0~0 , inst2|vga_ins|LTM_ins|Equal0~0, Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|Add1~5 , inst2|vga_ins|LTM_ins|Add1~5, Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|h_cnt[4] , inst2|vga_ins|LTM_ins|h_cnt[4], Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|h_cnt[5] , inst2|vga_ins|LTM_ins|h_cnt[5], Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|Add1~13 , inst2|vga_ins|LTM_ins|Add1~13, Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|h_cnt[5]~DUPLICATE , inst2|vga_ins|LTM_ins|h_cnt[5]~DUPLICATE, Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|Add1~17 , inst2|vga_ins|LTM_ins|Add1~17, Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|h_cnt[6] , inst2|vga_ins|LTM_ins|h_cnt[6], Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|Add1~9 , inst2|vga_ins|LTM_ins|Add1~9, Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|h_cnt[7] , inst2|vga_ins|LTM_ins|h_cnt[7], Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|Add1~25 , inst2|vga_ins|LTM_ins|Add1~25, Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|h_cnt[8] , inst2|vga_ins|LTM_ins|h_cnt[8], Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|Add1~21 , inst2|vga_ins|LTM_ins|Add1~21, Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|h_cnt[9] , inst2|vga_ins|LTM_ins|h_cnt[9], Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|Equal0~1 , inst2|vga_ins|LTM_ins|Equal0~1, Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|Add1~1 , inst2|vga_ins|LTM_ins|Add1~1, Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|h_cnt[10]~DUPLICATE , inst2|vga_ins|LTM_ins|h_cnt[10]~DUPLICATE, Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|Equal0~2 , inst2|vga_ins|LTM_ins|Equal0~2, Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|v_cnt[0] , inst2|vga_ins|LTM_ins|v_cnt[0], Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|Add0~17 , inst2|vga_ins|LTM_ins|Add0~17, Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|v_cnt[1] , inst2|vga_ins|LTM_ins|v_cnt[1], Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|Add0~9 , inst2|vga_ins|LTM_ins|Add0~9, Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|v_cnt[2] , inst2|vga_ins|LTM_ins|v_cnt[2], Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|Add0~5 , inst2|vga_ins|LTM_ins|Add0~5, Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|v_cnt[3] , inst2|vga_ins|LTM_ins|v_cnt[3], Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|Add0~13 , inst2|vga_ins|LTM_ins|Add0~13, Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|v_cnt[4] , inst2|vga_ins|LTM_ins|v_cnt[4], Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|Add0~1 , inst2|vga_ins|LTM_ins|Add0~1, Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|v_cnt[5] , inst2|vga_ins|LTM_ins|v_cnt[5], Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|Add0~33 , inst2|vga_ins|LTM_ins|Add0~33, Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|v_cnt[6] , inst2|vga_ins|LTM_ins|v_cnt[6], Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|Add0~29 , inst2|vga_ins|LTM_ins|Add0~29, Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|v_cnt[7] , inst2|vga_ins|LTM_ins|v_cnt[7], Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|Add0~25 , inst2|vga_ins|LTM_ins|Add0~25, Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|v_cnt[8] , inst2|vga_ins|LTM_ins|v_cnt[8], Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|Equal1~0 , inst2|vga_ins|LTM_ins|Equal1~0, Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|Equal1~1 , inst2|vga_ins|LTM_ins|Equal1~1, Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|v_cnt[9] , inst2|vga_ins|LTM_ins|v_cnt[9], Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|Add0~21 , inst2|vga_ins|LTM_ins|Add0~21, Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|v_cnt[9]~DUPLICATE , inst2|vga_ins|LTM_ins|v_cnt[9]~DUPLICATE, Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|v_cnt[2]~DUPLICATE , inst2|vga_ins|LTM_ins|v_cnt[2]~DUPLICATE, Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|cDEN~0 , inst2|vga_ins|LTM_ins|cDEN~0, Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|h_cnt[10] , inst2|vga_ins|LTM_ins|h_cnt[10], Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|cDEN~1 , inst2|vga_ins|LTM_ins|cDEN~1, Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|LessThan5~1 , inst2|vga_ins|LTM_ins|LessThan5~1, Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|LessThan5~0 , inst2|vga_ins|LTM_ins|LessThan5~0, Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|cDEN~2 , inst2|vga_ins|LTM_ins|cDEN~2, Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|blank_n , inst2|vga_ins|LTM_ins|blank_n, Main, 1
instance = comp, \inst2|vga_ins|oBLANK_n , inst2|vga_ins|oBLANK_n, Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|LessThan0~0 , inst2|vga_ins|LTM_ins|LessThan0~0, Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|HS , inst2|vga_ins|LTM_ins|HS, Main, 1
instance = comp, \inst2|vga_ins|oHS , inst2|vga_ins|oHS, Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|LessThan1~0 , inst2|vga_ins|LTM_ins|LessThan1~0, Main, 1
instance = comp, \inst2|vga_ins|LTM_ins|VS , inst2|vga_ins|LTM_ins|VS, Main, 1
instance = comp, \inst2|vga_ins|oVS , inst2|vga_ins|oVS, Main, 1
instance = comp, \inst2|u3|u0|SCLK~0 , inst2|u3|u0|SCLK~0, Main, 1
instance = comp, \inst2|u3|u0|Selector1~0 , inst2|u3|u0|Selector1~0, Main, 1
instance = comp, \inst2|u3|u0|SCLK~1 , inst2|u3|u0|SCLK~1, Main, 1
instance = comp, \inst2|u3|u0|SCLK , inst2|u3|u0|SCLK, Main, 1
instance = comp, \inst2|u3|u0|I2C_SCLK~0 , inst2|u3|u0|I2C_SCLK~0, Main, 1
instance = comp, \inst2|u3|u0|I2C_SCLK~1 , inst2|u3|u0|I2C_SCLK~1, Main, 1
instance = comp, \inst21|Mux0~0 , inst21|Mux0~0, Main, 1
instance = comp, \inst21|Mux1~0 , inst21|Mux1~0, Main, 1
instance = comp, \inst21|Mux2~0 , inst21|Mux2~0, Main, 1
instance = comp, \inst21|Mux3~0 , inst21|Mux3~0, Main, 1
instance = comp, \inst21|Mux4~0 , inst21|Mux4~0, Main, 1
instance = comp, \inst21|Mux5~0 , inst21|Mux5~0, Main, 1
instance = comp, \inst21|Mux6~0 , inst21|Mux6~0, Main, 1
instance = comp, \inst22|Mux0~0 , inst22|Mux0~0, Main, 1
instance = comp, \inst22|Mux1~0 , inst22|Mux1~0, Main, 1
instance = comp, \inst22|Mux2~0 , inst22|Mux2~0, Main, 1
instance = comp, \inst22|Mux3~0 , inst22|Mux3~0, Main, 1
instance = comp, \inst22|Mux4~0 , inst22|Mux4~0, Main, 1
instance = comp, \inst22|Mux5~0 , inst22|Mux5~0, Main, 1
instance = comp, \inst22|Mux6~0 , inst22|Mux6~0, Main, 1
instance = comp, \inst23|Mux0~0 , inst23|Mux0~0, Main, 1
instance = comp, \inst23|Mux1~0 , inst23|Mux1~0, Main, 1
instance = comp, \inst23|Mux2~0 , inst23|Mux2~0, Main, 1
instance = comp, \inst23|Mux3~0 , inst23|Mux3~0, Main, 1
instance = comp, \inst23|Mux4~0 , inst23|Mux4~0, Main, 1
instance = comp, \inst23|Mux5~0 , inst23|Mux5~0, Main, 1
instance = comp, \inst23|Mux6~0 , inst23|Mux6~0, Main, 1
instance = comp, \inst26|Mux0~0 , inst26|Mux0~0, Main, 1
instance = comp, \inst26|Mux1~0 , inst26|Mux1~0, Main, 1
instance = comp, \inst26|Mux2~0 , inst26|Mux2~0, Main, 1
instance = comp, \inst26|Mux3~0 , inst26|Mux3~0, Main, 1
instance = comp, \inst26|Mux4~0 , inst26|Mux4~0, Main, 1
instance = comp, \inst26|Mux5~0 , inst26|Mux5~0, Main, 1
instance = comp, \inst26|Mux6~0 , inst26|Mux6~0, Main, 1
instance = comp, \inst28|Mux0~0 , inst28|Mux0~0, Main, 1
instance = comp, \inst28|Mux1~0 , inst28|Mux1~0, Main, 1
instance = comp, \inst28|Mux2~0 , inst28|Mux2~0, Main, 1
instance = comp, \inst28|Mux3~0 , inst28|Mux3~0, Main, 1
instance = comp, \inst28|Mux4~0 , inst28|Mux4~0, Main, 1
instance = comp, \inst28|Mux5~0 , inst28|Mux5~0, Main, 1
instance = comp, \inst28|Mux6~0 , inst28|Mux6~0, Main, 1
instance = comp, \inst29|Mux0~0 , inst29|Mux0~0, Main, 1
instance = comp, \inst29|Mux1~0 , inst29|Mux1~0, Main, 1
instance = comp, \inst29|Mux2~0 , inst29|Mux2~0, Main, 1
instance = comp, \inst29|Mux3~0 , inst29|Mux3~0, Main, 1
instance = comp, \inst29|Mux4~0 , inst29|Mux4~0, Main, 1
instance = comp, \inst29|Mux5~0 , inst29|Mux5~0, Main, 1
instance = comp, \inst29|Mux6~0 , inst29|Mux6~0, Main, 1
instance = comp, \KEY[1]~input , KEY[1]~input, Main, 1
instance = comp, \inst|inst36|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0] , inst|inst36|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0], Main, 1
instance = comp, \inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita0 , inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita0, Main, 1
instance = comp, \inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita1 , inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita1, Main, 1
instance = comp, \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] , inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[1], Main, 1
instance = comp, \inst|inst36|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1] , inst|inst36|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1], Main, 1
instance = comp, \inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita2 , inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita2, Main, 1
instance = comp, \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~feeder , inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~feeder, Main, 1
instance = comp, \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~DUPLICATE , inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~DUPLICATE, Main, 1
instance = comp, \inst|inst36|LPM_ADD_SUB_component|auto_generated|add_sub_cella[2] , inst|inst36|LPM_ADD_SUB_component|auto_generated|add_sub_cella[2], Main, 1
instance = comp, \inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita3 , inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita3, Main, 1
instance = comp, \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~feeder , inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~feeder, Main, 1
instance = comp, \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] , inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[3], Main, 1
instance = comp, \inst|inst36|LPM_ADD_SUB_component|auto_generated|add_sub_cella[3] , inst|inst36|LPM_ADD_SUB_component|auto_generated|add_sub_cella[3], Main, 1
instance = comp, \inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita4 , inst|inst20|LPM_COUNTER_component|auto_generated|counter_comb_bita4, Main, 1
instance = comp, \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~feeder , inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~feeder, Main, 1
instance = comp, \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] , inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[4], Main, 1
instance = comp, \inst|inst36|LPM_ADD_SUB_component|auto_generated|add_sub_cella[4] , inst|inst36|LPM_ADD_SUB_component|auto_generated|add_sub_cella[4], Main, 1
instance = comp, \inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0 , inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0, Main, 1
instance = comp, \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~feeder , inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~feeder, Main, 1
instance = comp, \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] , inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0], Main, 1
instance = comp, \inst|inst7~0 , inst|inst7~0, Main, 1
instance = comp, \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] , inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1], Main, 1
instance = comp, \inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1 , inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1, Main, 1
instance = comp, \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~DUPLICATE , inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~DUPLICATE, Main, 1
instance = comp, \inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2 , inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2, Main, 1
instance = comp, \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] , inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2], Main, 1
instance = comp, \inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3 , inst|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3, Main, 1
instance = comp, \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~feeder , inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~feeder, Main, 1
instance = comp, \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] , inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3], Main, 1
instance = comp, \inst|inst34|inst6|altsyncram_component|auto_generated|ram_block1a0 , inst|inst34|inst6|altsyncram_component|auto_generated|ram_block1a0, Main, 1
instance = comp, \inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~2 , inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~2, Main, 1
instance = comp, \inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0] , inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0], Main, 1
instance = comp, \inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1] , inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1], Main, 1
instance = comp, \inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[2] , inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[2], Main, 1
instance = comp, \inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[3] , inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[3], Main, 1
instance = comp, \inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[4] , inst|inst31|LPM_ADD_SUB_component|auto_generated|add_sub_cella[4], Main, 1
instance = comp, \inst|inst30|inst6|altsyncram_component|auto_generated|ram_block1a0 , inst|inst30|inst6|altsyncram_component|auto_generated|ram_block1a0, Main, 1
instance = comp, \inst|inst6|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~0 , inst|inst6|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~0, Main, 1
instance = comp, \inst|inst16 , inst|inst16, Main, 1
instance = comp, \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] , inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[0], Main, 1
instance = comp, \inst|inst24|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~2 , inst|inst24|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~2, Main, 1
instance = comp, \inst|inst24|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0] , inst|inst24|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0], Main, 1
instance = comp, \inst|inst24|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1] , inst|inst24|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1], Main, 1
instance = comp, \inst|inst24|LPM_ADD_SUB_component|auto_generated|add_sub_cella[2] , inst|inst24|LPM_ADD_SUB_component|auto_generated|add_sub_cella[2], Main, 1
instance = comp, \inst|inst24|LPM_ADD_SUB_component|auto_generated|add_sub_cella[3] , inst|inst24|LPM_ADD_SUB_component|auto_generated|add_sub_cella[3], Main, 1
instance = comp, \inst|inst22|inst6|altsyncram_component|auto_generated|ram_block1a0 , inst|inst22|inst6|altsyncram_component|auto_generated|ram_block1a0, Main, 1
instance = comp, \inst|inst26|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0] , inst|inst26|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0], Main, 1
instance = comp, \inst|inst26|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1] , inst|inst26|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1], Main, 1
instance = comp, \inst|inst26|LPM_ADD_SUB_component|auto_generated|add_sub_cella[2] , inst|inst26|LPM_ADD_SUB_component|auto_generated|add_sub_cella[2], Main, 1
instance = comp, \inst|inst26|LPM_ADD_SUB_component|auto_generated|add_sub_cella[3] , inst|inst26|LPM_ADD_SUB_component|auto_generated|add_sub_cella[3], Main, 1
instance = comp, \inst|inst28|inst6|altsyncram_component|auto_generated|ram_block1a0 , inst|inst28|inst6|altsyncram_component|auto_generated|ram_block1a0, Main, 1
instance = comp, \inst|inst2|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~0 , inst|inst2|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~0, Main, 1
instance = comp, \inst|inst10 , inst|inst10, Main, 1
instance = comp, \inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~DUPLICATE , inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~DUPLICATE, Main, 1
instance = comp, \inst2|vga_ins|Add3~9 , inst2|vga_ins|Add3~9, Main, 1
instance = comp, \inst2|vga_ins|always0~0 , inst2|vga_ins|always0~0, Main, 1
instance = comp, \inst2|vga_ins|Add1~21 , inst2|vga_ins|Add1~21, Main, 1
instance = comp, \inst2|vga_ins|Equal0~0 , inst2|vga_ins|Equal0~0, Main, 1
instance = comp, \inst2|vga_ins|reg_column[2]~0 , inst2|vga_ins|reg_column[2]~0, Main, 1
instance = comp, \inst2|vga_ins|horizontalCntDiv[5]~0 , inst2|vga_ins|horizontalCntDiv[5]~0, Main, 1
instance = comp, \inst2|vga_ins|horizontalCntDiv[0] , inst2|vga_ins|horizontalCntDiv[0], Main, 1
instance = comp, \inst2|vga_ins|Add1~17 , inst2|vga_ins|Add1~17, Main, 1
instance = comp, \inst2|vga_ins|horizontalCntDiv[1] , inst2|vga_ins|horizontalCntDiv[1], Main, 1
instance = comp, \inst2|vga_ins|Add1~13 , inst2|vga_ins|Add1~13, Main, 1
instance = comp, \inst2|vga_ins|horizontalCntDiv[2] , inst2|vga_ins|horizontalCntDiv[2], Main, 1
instance = comp, \inst2|vga_ins|Add1~9 , inst2|vga_ins|Add1~9, Main, 1
instance = comp, \inst2|vga_ins|horizontalCntDiv[3] , inst2|vga_ins|horizontalCntDiv[3], Main, 1
instance = comp, \inst2|vga_ins|Add1~5 , inst2|vga_ins|Add1~5, Main, 1
instance = comp, \inst2|vga_ins|horizontalCntDiv[4] , inst2|vga_ins|horizontalCntDiv[4], Main, 1
instance = comp, \inst2|vga_ins|Add1~1 , inst2|vga_ins|Add1~1, Main, 1
instance = comp, \inst2|vga_ins|horizontalCntDiv[5] , inst2|vga_ins|horizontalCntDiv[5], Main, 1
instance = comp, \inst2|vga_ins|Add1~37 , inst2|vga_ins|Add1~37, Main, 1
instance = comp, \inst2|vga_ins|horizontalCntDiv[6] , inst2|vga_ins|horizontalCntDiv[6], Main, 1
instance = comp, \inst2|vga_ins|Add1~33 , inst2|vga_ins|Add1~33, Main, 1
instance = comp, \inst2|vga_ins|horizontalCntDiv[7] , inst2|vga_ins|horizontalCntDiv[7], Main, 1
instance = comp, \inst2|vga_ins|Add1~29 , inst2|vga_ins|Add1~29, Main, 1
instance = comp, \inst2|vga_ins|horizontalCntDiv[8] , inst2|vga_ins|horizontalCntDiv[8], Main, 1
instance = comp, \inst2|vga_ins|Add1~25 , inst2|vga_ins|Add1~25, Main, 1
instance = comp, \inst2|vga_ins|horizontalCntDiv[9] , inst2|vga_ins|horizontalCntDiv[9], Main, 1
instance = comp, \inst2|vga_ins|Equal0~1 , inst2|vga_ins|Equal0~1, Main, 1
instance = comp, \inst2|vga_ins|Add2~5 , inst2|vga_ins|Add2~5, Main, 1
instance = comp, \inst2|vga_ins|Add2~21 , inst2|vga_ins|Add2~21, Main, 1
instance = comp, \inst2|vga_ins|rowCntDiv[3]~1 , inst2|vga_ins|rowCntDiv[3]~1, Main, 1
instance = comp, \inst2|vga_ins|rowCntDiv[1] , inst2|vga_ins|rowCntDiv[1], Main, 1
instance = comp, \inst2|vga_ins|Add2~29 , inst2|vga_ins|Add2~29, Main, 1
instance = comp, \inst2|vga_ins|rowCntDiv[2] , inst2|vga_ins|rowCntDiv[2], Main, 1
instance = comp, \inst2|vga_ins|Add2~1 , inst2|vga_ins|Add2~1, Main, 1
instance = comp, \inst2|vga_ins|rowCntDiv[3] , inst2|vga_ins|rowCntDiv[3], Main, 1
instance = comp, \inst2|vga_ins|Add2~9 , inst2|vga_ins|Add2~9, Main, 1
instance = comp, \inst2|vga_ins|rowCntDiv[4] , inst2|vga_ins|rowCntDiv[4], Main, 1
instance = comp, \inst2|vga_ins|Add2~13 , inst2|vga_ins|Add2~13, Main, 1
instance = comp, \inst2|vga_ins|rowCntDiv[5] , inst2|vga_ins|rowCntDiv[5], Main, 1
instance = comp, \inst2|vga_ins|Add2~17 , inst2|vga_ins|Add2~17, Main, 1
instance = comp, \inst2|vga_ins|rowCntDiv[6] , inst2|vga_ins|rowCntDiv[6], Main, 1
instance = comp, \inst2|vga_ins|Add2~33 , inst2|vga_ins|Add2~33, Main, 1
instance = comp, \inst2|vga_ins|rowCntDiv[7] , inst2|vga_ins|rowCntDiv[7], Main, 1
instance = comp, \inst2|vga_ins|Add2~25 , inst2|vga_ins|Add2~25, Main, 1
instance = comp, \inst2|vga_ins|rowCntDiv[8] , inst2|vga_ins|rowCntDiv[8], Main, 1
instance = comp, \inst2|vga_ins|Equal1~1 , inst2|vga_ins|Equal1~1, Main, 1
instance = comp, \inst2|vga_ins|rowCntDiv[3]~0 , inst2|vga_ins|rowCntDiv[3]~0, Main, 1
instance = comp, \inst2|vga_ins|rowCntDiv[0] , inst2|vga_ins|rowCntDiv[0], Main, 1
instance = comp, \inst2|vga_ins|Equal1~0 , inst2|vga_ins|Equal1~0, Main, 1
instance = comp, \inst2|vga_ins|reg_row[2]~0 , inst2|vga_ins|reg_row[2]~0, Main, 1
instance = comp, \inst2|vga_ins|reg_row[0] , inst2|vga_ins|reg_row[0], Main, 1
instance = comp, \inst2|vga_ins|Add3~13 , inst2|vga_ins|Add3~13, Main, 1
instance = comp, \inst2|vga_ins|reg_row[1] , inst2|vga_ins|reg_row[1], Main, 1
instance = comp, \inst2|vga_ins|Add3~1 , inst2|vga_ins|Add3~1, Main, 1
instance = comp, \inst2|vga_ins|reg_row[2] , inst2|vga_ins|reg_row[2], Main, 1
instance = comp, \inst2|vga_ins|Add3~5 , inst2|vga_ins|Add3~5, Main, 1
instance = comp, \inst2|vga_ins|reg_row[3] , inst2|vga_ins|reg_row[3], Main, 1
instance = comp, \inst16~1 , inst16~1, Main, 1
instance = comp, \inst2|vga_ins|Add5~9 , inst2|vga_ins|Add5~9, Main, 1
instance = comp, \inst2|vga_ins|Add4~33 , inst2|vga_ins|Add4~33, Main, 1
instance = comp, \inst2|vga_ins|Add4~37 , inst2|vga_ins|Add4~37, Main, 1
instance = comp, \inst2|vga_ins|Add4~13 , inst2|vga_ins|Add4~13, Main, 1
instance = comp, \inst2|vga_ins|columnCntDiv[6] , inst2|vga_ins|columnCntDiv[6], Main, 1
instance = comp, \inst2|vga_ins|Add4~9 , inst2|vga_ins|Add4~9, Main, 1
instance = comp, \inst2|vga_ins|columnCntDiv[7] , inst2|vga_ins|columnCntDiv[7], Main, 1
instance = comp, \inst2|vga_ins|Add4~5 , inst2|vga_ins|Add4~5, Main, 1
instance = comp, \inst2|vga_ins|columnCntDiv[8] , inst2|vga_ins|columnCntDiv[8], Main, 1
instance = comp, \inst2|vga_ins|Add4~1 , inst2|vga_ins|Add4~1, Main, 1
instance = comp, \inst2|vga_ins|columnCntDiv[9] , inst2|vga_ins|columnCntDiv[9], Main, 1
instance = comp, \inst2|vga_ins|Equal2~0 , inst2|vga_ins|Equal2~0, Main, 1
instance = comp, \inst2|vga_ins|columnCntDiv[9]~0 , inst2|vga_ins|columnCntDiv[9]~0, Main, 1
instance = comp, \inst2|vga_ins|columnCntDiv[0] , inst2|vga_ins|columnCntDiv[0], Main, 1
instance = comp, \inst2|vga_ins|Add4~29 , inst2|vga_ins|Add4~29, Main, 1
instance = comp, \inst2|vga_ins|columnCntDiv[1] , inst2|vga_ins|columnCntDiv[1], Main, 1
instance = comp, \inst2|vga_ins|Add4~25 , inst2|vga_ins|Add4~25, Main, 1
instance = comp, \inst2|vga_ins|columnCntDiv[2] , inst2|vga_ins|columnCntDiv[2], Main, 1
instance = comp, \inst2|vga_ins|Add4~21 , inst2|vga_ins|Add4~21, Main, 1
instance = comp, \inst2|vga_ins|columnCntDiv[3] , inst2|vga_ins|columnCntDiv[3], Main, 1
instance = comp, \inst2|vga_ins|Add4~17 , inst2|vga_ins|Add4~17, Main, 1
instance = comp, \inst2|vga_ins|columnCntDiv[4] , inst2|vga_ins|columnCntDiv[4], Main, 1
instance = comp, \inst2|vga_ins|columnCntDiv[5] , inst2|vga_ins|columnCntDiv[5], Main, 1
instance = comp, \inst2|vga_ins|Equal2~1 , inst2|vga_ins|Equal2~1, Main, 1
instance = comp, \inst2|vga_ins|reg_column[2]~1 , inst2|vga_ins|reg_column[2]~1, Main, 1
instance = comp, \inst2|vga_ins|reg_column[0] , inst2|vga_ins|reg_column[0], Main, 1
instance = comp, \inst2|vga_ins|Add5~13 , inst2|vga_ins|Add5~13, Main, 1
instance = comp, \inst2|vga_ins|reg_column[1] , inst2|vga_ins|reg_column[1], Main, 1
instance = comp, \inst2|vga_ins|Add5~1 , inst2|vga_ins|Add5~1, Main, 1
instance = comp, \inst2|vga_ins|reg_column[2] , inst2|vga_ins|reg_column[2], Main, 1
instance = comp, \inst2|vga_ins|Add5~5 , inst2|vga_ins|Add5~5, Main, 1
instance = comp, \inst2|vga_ins|reg_column[3] , inst2|vga_ins|reg_column[3], Main, 1
instance = comp, \inst16~0 , inst16~0, Main, 1
instance = comp, \inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] , inst|inst20|LPM_COUNTER_component|auto_generated|counter_reg_bit[2], Main, 1
instance = comp, \inst2|vga_ins|Add5~17 , inst2|vga_ins|Add5~17, Main, 1
instance = comp, \inst2|vga_ins|reg_column[4] , inst2|vga_ins|reg_column[4], Main, 1
instance = comp, \inst16~2 , inst16~2, Main, 1
instance = comp, \inst6|altsyncram_component|auto_generated|ram_block1a0 , inst6|altsyncram_component|auto_generated|ram_block1a0, Main, 1
instance = comp, \inst1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout , inst1|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout, Main, 1
instance = comp, \inst1|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout , inst1|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout, Main, 1
instance = comp, \inst7|altsyncram_component|auto_generated|ram_block1a0 , inst7|altsyncram_component|auto_generated|ram_block1a0, Main, 1
instance = comp, \CLOCK2_50~input , CLOCK2_50~input, Main, 1
instance = comp, \CLOCK3_50~input , CLOCK3_50~input, Main, 1
instance = comp, \CLOCK4_50~input , CLOCK4_50~input, Main, 1
instance = comp, \PS2_CLK~input , PS2_CLK~input, Main, 1
instance = comp, \PS2_DAT~input , PS2_DAT~input, Main, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, Main, 1
