


                              Fusion Compiler (TM)

                Version W-2024.09-SP2 for linux64 - Nov 26, 2024
                           Base Build Date: 11/5/2024

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
 
Loading user preference file /home/DuongTuong-ST/.synopsys_fc_gui/preferences.tcl
Information: Term was not able to be set up using xterm-256color . Using "xterm" by default instead. (CLE-10)
#####################################################################
#####	             Flacement                                  #####
#####################################################################
source -echo /home/DuongTuong-ST/works/Projects/picorv32/setup/setup.tcl 
set DESIGN_NAME         "picorv32"              
set DESIGN_LIBRARY      "${DESIGN_NAME}.dlib"  
set WORK_DIR            "/home/DuongTuong-ST/works/Projects/picorv32"
set TECH_FILE           "${WORK_DIR}/tech/tf/saed14nm_1p9m.tf"
set REFERENCE_LIBRARY	"${WORK_DIR}/libs/saed14rvt/ndm/saed14rvt_frame_timing.ndm"
set OUTPUT_LOCATION     "${WORK_DIR}/results/picorv32.dlib"
set NETLIST_FILE        "${WORK_DIR}/inputs/netlist/picorv32.v"
set DB_FF               "${WORK_DIR}/libs/saed14rvt/liberty/saed14rvt_ff0p88v125c.db"
set DB_TT  	        "${WORK_DIR}/libs/saed14rvt/liberty/saed14rvt_tt0p8v25c.db"
set DB_SS               "${WORK_DIR}/libs/saed14rvt/liberty/saed14rvt_ss0p72vm40c.db"
set TLUP_MIN_FILE       "${WORK_DIR}/tech/tlup/saed14nm_1p9m_Cmin.tlup "
set TLUP_NOM_FILE       "${WORK_DIR}/tech/tlup/saed14nm_1p9m_Cnom.tlup"
set TLUP_MAX_FILE       "${WORK_DIR}/tech/tlup/saed14nm_1p9m_Cmax.tlup"
set LAYER_MAP_FILE      "${WORK_DIR}/tech/map/saed14nm_tf_itf_tluplus.map"
set MCMM_SETUP_SCRIPT   "${WORK_DIR}/inputs/constraints/mcmm_setup.tcl"
set SDC_FILE            "${WORK_DIR}/inputs/constraints/picorv32.sdc"
set DRC_RUNSET_FILE 	"${WORK_DIR}/tech/runsets/saed14nm_1p9m_drc_rules.rs"
set GDS_MAP_FILE	"${WORK_DIR}/tech/map/saed14nm_1p9m_gdsout_mw.map"
set MFILL_RUNSET_FILE	"${WORK_DIR}/tech/runsets/saed14nm_1p9m_mfill_rules.rs "
set GDS_FILE            "${WORK_DIR}/libs/saed14rvt/gds/saed14rvt.gds"
set REPORTS_PATH	"${WORK_DIR}/reports"
source ${WORK_DIR}/setup/utilities.tcl
set_host_options -max_cores 2
1
##open the design library
open_lib ${OUTPUT_LOCATION}
Information: Loading library file '/home/DuongTuong-ST/works/Projects/picorv32/results/picorv32.dlib' (FILE-007)
Information: Loading library file '/home/DuongTuong-ST/works/Projects/picorv32/libs/saed14rvt/ndm/saed14rvt_frame_timing.ndm' (FILE-007)
{picorv32.dlib}
# Copy the imported block
copy_block -from ${DESIGN_NAME}/floorplan -to ${DESIGN_NAME}/place
Information: User units loaded from library 'saed14rvt_frame_timing' (LNK-040)
{picorv32.dlib:picorv32/place.design}
open_block ${DESIGN_NAME}/place
Information: Incrementing open_count of block 'picorv32.dlib:picorv32/place.design' to 2. (DES-021)
{picorv32.dlib:picorv32/place.design}
# Setup application options
set_app_options -name place.coarse.continue_on_missing_scandef -value true
place.coarse.continue_on_missing_scandef true
set_app_options -name place_opt.final_place.effort -value high
place_opt.final_place.effort high
set_app_options -name place_opt.place.congestion_effort -value high
place_opt.place.congestion_effort high
set_app_options -name opt.common.user_instance_name_prefix -value place
opt.common.user_instance_name_prefix place
# compile_fusion to initial_opto stage to get the design ready for placement and optimization
set_lib_cell_purpose -include none {*/*_AO21* */*V2LP*}
Information: The design specific attribute override for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_AO211_1.timing' is set in the current block 'picorv32', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_AO211_2.timing' is set in the current block 'picorv32', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_AO211_4.timing' is set in the current block 'picorv32', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_AO21_1.timing' is set in the current block 'picorv32', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_AO211_U_0P5.timing' is set in the current block 'picorv32', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_AO21_2.timing' is set in the current block 'picorv32', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_AO21_4.timing' is set in the current block 'picorv32', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_AO21B_0P5.timing' is set in the current block 'picorv32', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_AO21B_1.timing' is set in the current block 'picorv32', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_AO21B_2.timing' is set in the current block 'picorv32', because the actual library setting may not be overwritten. (ATTR-12)
1
get_flat_cells -filter {ref_name=~*AO21* or ref_name=~*V2LP*}
Using libraries: picorv32.dlib saed14rvt_frame_timing
Visiting block picorv32.dlib:picorv32/place.design
Information: Cellem using advance interpolation.
Design 'picorv32' was successfully linked.
{{mem_rdata_q_reg[31]} {mem_rdata_q_reg[30]} {mem_rdata_q_reg[29]} {count_instr_reg[31]} {mem_rdata_q_reg[28]} {mem_rdata_q_reg[27]} {mem_rdata_q_reg[26]} {mem_rdata_q_reg[25]} {mem_rdata_q_reg[21]} {mem_rdata_q_reg[20]} {mem_rdata_q_reg[14]} {mem_rdata_q_reg[13]} {mem_rdata_q_reg[23]} {mem_rdata_q_reg[22]} {mem_rdata_q_reg[6]} {mem_rdata_q_reg[24]} {mem_state_reg[1]} {mem_rdata_q_reg[18]} {mem_rdata_q_reg[17]} {mem_rdata_q_reg[16]} {mem_rdata_q_reg[15]} {mem_state_reg[0]} {mem_rdata_q_reg[19]} {mem_wstrb_reg[3]} {mem_rdata_q_reg[11]} {mem_rdata_q_reg[10]} {mem_rdata_q_reg[9]} {mem_rdata_q_reg[8]} {mem_rdata_q_reg[7]} {mem_wstrb_reg[2]} {mem_rdata_q_reg[12]} {mem_rdata_q_reg[4]} {mem_rdata_q_reg[3]} {mem_rdata_q_reg[2]} {mem_rdata_q_reg[1]} {mem_rdata_q_reg[0]} {mem_wdata_reg[31]} {mem_rdata_q_reg[5]} {mem_wdata_reg[30]} {mem_wdata_reg[29]} {mem_wdata_reg[28]} {mem_wdata_reg[27]} {mem_wdata_reg[26]} {mem_wdata_reg[25]} {mem_wdata_reg[24]} {mem_wdata_reg[23]} {mem_wdata_reg[22]} {mem_wdata_reg[21]} {mem_wdata_reg[20]} {mem_wdata_reg[19]} {mem_wdata_reg[18]} {mem_wdata_reg[17]} {mem_wdata_reg[16]} {mem_wdata_reg[15]} {mem_wdata_reg[14]} {mem_wdata_reg[13]} {mem_wdata_reg[12]} {mem_wdata_reg[11]} {mem_wdata_reg[10]} {mem_wdata_reg[9]} {mem_wdata_reg[8]} {mem_wdata_reg[7]} {mem_wdata_reg[6]} {mem_wdata_reg[5]} {mem_wdata_reg[4]} {mem_wdata_reg[3]} {mem_wdata_reg[2]} {mem_wdata_reg[1]} {mem_wdata_reg[0]} {mem_wstrb_reg[1]} {mem_wstrb_reg[0]} {decoded_rs1_reg[4]} is_lb_lh_lw_lbu_lhu_reg is_sb_sh_sw_reg is_lui_auipc_jal_reg {mem_addr_reg[30]} {mem_addr_reg[29]} {mem_addr_reg[28]} {mem_addr_reg[27]} {mem_addr_reg[26]} {mem_addr_reg[25]} {mem_addr_reg[24]} {mem_addr_reg[23]} {mem_addr_reg[22]} {mem_addr_reg[21]} {mem_addr_reg[20]} {mem_addr_reg[19]} {mem_addr_reg[18]} {mem_addr_reg[17]} {mem_addr_reg[16]} {mem_addr_reg[15]} {mem_addr_reg[14]} {mem_addr_reg[13]} {mem_addr_reg[12]} {mem_addr_reg[11]} {mem_addr_reg[10]} {mem_addr_reg[9]} {mem_addr_reg[8]} {mem_addr_reg[7]} {mem_addr_reg[6]} ...}
# We can run one single command instead of the commands above
compile_fusion -to final_opto
Information: Enabling runtime flow for U-2022 (FLW-3600)
lao.enable_dcnxt_mode false
Information: Timer using 2 threads
INFO: compile_fusion is running in balanced flow mode.
INFO: EIO v5 is enabled
INFO: Cost Function Configuration 0.5/0.5/0.5/0.5
Information: Structural Congestion Optimization technology (Early SCO) has been enabled. (SCO-0001)
Information: Starting 'compile_fusion -to final_opto' (FLW-8000)
Information: Time: 2025-07-30 14:33:57 / Session:  00:00:08 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 533 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB
****************************************
Report : report_tbcs
Version: W-2024.09-SP2
Date   : Wed Jul 30 14:33:57 2025
****************************************
INFO: Start environment monitoring: recipes
Information: Enabling runtime flow for U-2022 (FLW-3600)
lao.enable_dcnxt_mode false
INFO: compile_fusion is running in balanced flow mode.
INFO: EIO v5 is enabled
INFO: Cost Function Configuration 0.5/0.5/0.5/0.5
Warning: Cannot infer functionality of libcell 'saed14rvt_frame_timing/SAEDRVT14_FDNRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_frame_timing/SAEDRVT14_FDNRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_frame_timing/SAEDRVT14_FDNRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_frame_timing/SAEDRVT14_FDNRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_frame_timing/SAEDRVT14_FDPRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_frame_timing/SAEDRVT14_FDPRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_frame_timing/SAEDRVT14_FDPRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_frame_timing/SAEDRVT14_FDPRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Mapping to scan cell 'SAEDRVT14_FSDPQB_V2LP_1' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Warning: Mapping to scan cell 'SAEDRVT14_FSDPQ_V2LP_1' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Warning: Mapping to scan cell 'SAEDRVT14_FSDPQ_V2LP_2' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Warning: Mapping to scan cell 'SAEDRVT14_FSDPRBQ_V2LP_1' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Warning: Mapping to scan cell 'SAEDRVT14_FSDPRBQ_V2LP_2' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Warning: Cannot infer functionality of libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDPRBSBQ_V2LP_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Mapping to scan cell 'SAEDRVT14_FSDPRBSBQ_V2LP_1' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Warning: Cannot infer functionality of libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDPRBSBQ_V2LP_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Mapping to scan cell 'SAEDRVT14_FSDPSBQ_V2LP_1' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Warning: Mapping to scan cell 'SAEDRVT14_FSDPSBQ_V2LP_2' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Warning: Mapping to scan cell 'SAEDRVT14_FSDPSYNRBQ_V2LP_1' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Warning: Mapping to scan cell 'SAEDRVT14_FSDPSYNRBQ_V2LP_2' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_2' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_2'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_4' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_4'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_1'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_2'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_4'. (SQM-2004)
Warning: Found 8 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
8 sequential multibit library cells have missing sequential mapping relevant attributes
Use check_multibit_library command to identify these multibit library cells.
Information: 6 out of 16 SQM-1061 messages were not printed due to limit 10 (after 'compile_fusion' at place.tcl:25) (MSG-3913)
Information: 3 out of 13 SQM-1067 messages were not printed due to limit 10 (after 'compile_fusion' at place.tcl:25) (MSG-3913)
Information: 3 out of 8 SQM-1079 messages were not printed due to limit 5 (after 'compile_fusion' at place.tcl:25) (MSG-3913)
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_2' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_2'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_4' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_4'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_1'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_2'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_4'. (SQM-2004)
Warning: Found 8 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
8 sequential multibit library cells have missing sequential mapping relevant attributes
Use check_multibit_library command to identify these multibit library cells.
Information: 6 out of 16 SQM-1061 messages were not printed due to limit 10 (after 'compile_fusion' at place.tcl:25) (MSG-3913)
Information: 3 out of 13 SQM-1067 messages were not printed due to limit 10 (after 'compile_fusion' at place.tcl:25) (MSG-3913)
Information: 3 out of 8 SQM-1079 messages were not printed due to limit 5 (after 'compile_fusion' at place.tcl:25) (MSG-3913)
----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_map (FLW-8000)
Information: Time: 2025-07-30 14:34:00 / Session:  00:00:10 / Command:  00:00:02 / CPU:  00:00:02 / Memory: 742 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_map / Load Design (FLW-8000)
Information: Time: 2025-07-30 14:34:00 / Session:  00:00:10 / Command:  00:00:02 / CPU:  00:00:02 / Memory: 742 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_2' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_2'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_4' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_4'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_1'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_2'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_4'. (SQM-2004)
Warning: Found 8 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
8 sequential multibit library cells have missing sequential mapping relevant attributes
Use check_multibit_library command to identify these multibit library cells.
Information: 6 out of 16 SQM-1061 messages were not printed due to limit 10 (after 'compile_fusion' at place.tcl:25) (MSG-3913)
Information: 3 out of 13 SQM-1067 messages were not printed due to limit 10 (after 'compile_fusion' at place.tcl:25) (MSG-3913)
Information: 3 out of 8 SQM-1079 messages were not printed due to limit 5 (after 'compile_fusion' at place.tcl:25) (MSG-3913)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       3170.32           -        4634              0.00       751
Information: Ending   compile_fusion / initial_map / Load Design (FLW-8001)
Information: Time: 2025-07-30 14:34:00 / Session:  00:00:11 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 752 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / MV Cell Insertion (FLW-8000)
Information: Time: 2025-07-30 14:34:00 / Session:  00:00:11 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 752 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
MV related app options set by user:
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       3170.32           -        4634              0.00       751
Information: Ending   compile_fusion / initial_map / MV Cell Insertion (FLW-8001)
Information: Time: 2025-07-30 14:34:00 / Session:  00:00:11 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 752 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / Logic Simplification (1) (FLW-8000)
Information: Time: 2025-07-30 14:34:00 / Session:  00:00:11 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 752 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / Logic Simplification (1) / Constant and Equal Register Detection (FLW-8000)
Information: Time: 2025-07-30 14:34:00 / Session:  00:00:11 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 752 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Register Bits Before Sharing = 1608, After Sharing = 1608, Savings = 0 (SQM-2000)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       3170.32           -        4634              0.00       790
Information: Ending   compile_fusion / initial_map / Logic Simplification (1) / Constant and Equal Register Detection (FLW-8001)
Information: Time: 2025-07-30 14:34:03 / Session:  00:00:13 / Command:  00:00:05 / CPU:  00:00:05 / Memory: 790 MB (FLW-8100)
Information: CPU Load: 8%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / Logic Simplification (1) / Register Merging (FLW-8000)
Information: Time: 2025-07-30 14:34:03 / Session:  00:00:13 / Command:  00:00:05 / CPU:  00:00:05 / Memory: 790 MB (FLW-8100)
Information: CPU Load: 8%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       3170.32           -        4634              0.00       790
Information: Ending   compile_fusion / initial_map / Logic Simplification (1) / Register Merging (FLW-8001)
Information: Time: 2025-07-30 14:34:03 / Session:  00:00:13 / Command:  00:00:05 / CPU:  00:00:05 / Memory: 790 MB (FLW-8100)
Information: CPU Load: 8%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / Logic Simplification (1) / Constant Propagation and Register Optimization (FLW-8000)
Information: Time: 2025-07-30 14:34:03 / Session:  00:00:13 / Command:  00:00:05 / CPU:  00:00:05 / Memory: 790 MB (FLW-8100)
Information: CPU Load: 8%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       3170.32           -        4634              0.00       790
Information: Ending   compile_fusion / initial_map / Logic Simplification (1) / Constant Propagation and Register Optimization (FLW-8001)
Information: Time: 2025-07-30 14:34:03 / Session:  00:00:14 / Command:  00:00:05 / CPU:  00:00:05 / Memory: 790 MB (FLW-8100)
Information: CPU Load: 8%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       3170.32           -        4634              0.00       790
Information: Ending   compile_fusion / initial_map / Logic Simplification (1) (FLW-8001)
Information: Time: 2025-07-30 14:34:03 / Session:  00:00:14 / Command:  00:00:05 / CPU:  00:00:05 / Memory: 790 MB (FLW-8100)
Information: CPU Load: 8%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Timer using 2 threads
Information: Starting compile_fusion / initial_map / High-Level Optimization and Technology Mapping (FLW-8000)
Information: Time: 2025-07-30 14:34:04 / Session:  00:00:14 / Command:  00:00:06 / CPU:  00:00:06 / Memory: 790 MB (FLW-8100)
Information: CPU Load: 8%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Warning: No cell bus will be mapped to multibit because multibit mapping has been disabled by user. (SQM-1034)
Information: Shift register Inferencing is enabled so only head flop will be replaced with scan cell and not all registers in shift register chains are scan replaced. (SQM-1074)
Warning: Sequential element 'count_instr_reg[31]' of module 'picorv32' is mapped to library cell 'SAEDRVT14_FSDPSYNRBQ_V2_0P5' or its equivalents, which have multiple input ports defined as nextstate:data. This may result in synchronous input nets swapped. (SQM-1047)
Warning: Sequential element 'mem_wstrb_reg[3]' of module 'picorv32' is mapped to library cell 'SAEDRVT14_FSDPSYNRBQ_V2_0P5' or its equivalents, which have multiple input ports defined as nextstate:data. This may result in synchronous input nets swapped. (SQM-1047)
Warning: Sequential element 'mem_wstrb_reg[2]' of module 'picorv32' is mapped to library cell 'SAEDRVT14_FSDPSYNRBQ_V2_0P5' or its equivalents, which have multiple input ports defined as nextstate:data. This may result in synchronous input nets swapped. (SQM-1047)
Warning: Sequential element 'mem_wstrb_reg[1]' of module 'picorv32' is mapped to library cell 'SAEDRVT14_FSDPSYNRBQ_V2_0P5' or its equivalents, which have multiple input ports defined as nextstate:data. This may result in synchronous input nets swapped. (SQM-1047)
Warning: Sequential element 'mem_wstrb_reg[0]' of module 'picorv32' is mapped to library cell 'SAEDRVT14_FSDPSYNRBQ_V2_0P5' or its equivalents, which have multiple input ports defined as nextstate:data. This may result in synchronous input nets swapped. (SQM-1047)
Warning: Sequential element 'is_sb_sh_sw_reg' of module 'picorv32' is mapped to library cell 'SAEDRVT14_FSDPSYNSBQ_V2_0P5' or its equivalents, which have multiple input ports defined as nextstate:data. This may result in synchronous input nets swapped. (SQM-1047)
Warning: Sequential element 'count_cycle_reg[26]' of module 'picorv32' is mapped to library cell 'SAEDRVT14_FSDPSYNRBQ_V2_0P5' or its equivalents, which have multiple input ports defined as nextstate:data. This may result in synchronous input nets swapped. (SQM-1047)
Warning: Sequential element 'instr_auipc_reg' of module 'picorv32' is mapped to library cell 'SAEDRVT14_FSDPSYNRBQ_V2_0P5' or its equivalents, which have multiple input ports defined as nextstate:data. This may result in synchronous input nets swapped. (SQM-1047)
Warning: Sequential element 'is_alu_reg_reg_reg' of module 'picorv32' is mapped to library cell 'SAEDRVT14_FSDPSYNRBQ_V2_0P5' or its equivalents, which have multiple input ports defined as nextstate:data. This may result in synchronous input nets swapped. (SQM-1047)
Warning: Sequential element 'is_sll_srl_sra_reg' of module 'picorv32' is mapped to library cell 'SAEDRVT14_FSDPSYNRBQ_V2_0P5' or its equivalents, which have multiple input ports defined as nextstate:data. This may result in synchronous input nets swapped. (SQM-1047)
Information: 15 register's output was inverted. Use report_transformed_registers for a list. (SQM-2014)
Information: 195 out of 205 SQM-1047 messages were not printed due to limit 10 (after 'compile_fusion' at place.tcl:25) (MSG-3913)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       3142.77           -        4893              0.01       893
Information: Ending   compile_fusion / initial_map / High-Level Optimization and Technology Mapping (FLW-8001)
Information: Time: 2025-07-30 14:34:12 / Session:  00:00:23 / Command:  00:00:14 / CPU:  00:00:14 / Memory: 894 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Warning: No valid clocks available in design 'picorv32'. Setting clock frequency to 1 GHz. (POW-034)
Warning: No valid clocks available in design 'picorv32'. Setting clock frequency to 1 GHz. (POW-034)
Information: Starting compile_fusion / initial_map / DFT Core Wrapper Analysis (FLW-8000)
Information: Time: 2025-07-30 14:34:12 / Session:  00:00:23 / Command:  00:00:14 / CPU:  00:00:14 / Memory: 894 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       3142.77           -        4893              0.01       893
Information: Ending   compile_fusion / initial_map / DFT Core Wrapper Analysis (FLW-8001)
Information: Time: 2025-07-30 14:34:12 / Session:  00:00:23 / Command:  00:00:14 / CPU:  00:00:14 / Memory: 894 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / Logic Simplification (2) (FLW-8000)
Information: Time: 2025-07-30 14:34:12 / Session:  00:00:23 / Command:  00:00:14 / CPU:  00:00:14 / Memory: 894 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Register Bits Before Sharing = 1596, After Sharing = 1596, Savings = 0 (SQM-2000)
Information: Starting compile_fusion / initial_map / Logic Simplification (2) / Constant Propagation and Register Optimization (FLW-8000)
Information: Time: 2025-07-30 14:34:12 / Session:  00:00:23 / Command:  00:00:14 / CPU:  00:00:14 / Memory: 894 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       3106.36           -        4708              0.01       893
Information: Ending   compile_fusion / initial_map / Logic Simplification (2) / Constant Propagation and Register Optimization (FLW-8001)
Information: Time: 2025-07-30 14:34:12 / Session:  00:00:23 / Command:  00:00:15 / CPU:  00:00:14 / Memory: 894 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       3106.36           -        4708              0.01       893
Information: Ending   compile_fusion / initial_map / Logic Simplification (2) (FLW-8001)
Information: Time: 2025-07-30 14:34:12 / Session:  00:00:23 / Command:  00:00:15 / CPU:  00:00:14 / Memory: 894 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Warning: Starting step 'fc/initial_map/ReportMbStats' while step 'fc/initial_map/seqremapBank' is still alive. In case 'fc/initial_map/seqremapBank' is a parent step of 'fc/initial_map/ReportMbStats', you might want to call the step ctor with that as argument (FLW-2200)
Information: Result of compile_fusion / initial_map / Clock Gate Insertion (FLW-8500)
--------------------------------------------------------------------------------
|                             Clock Gating Options                             |
--------------------------------------------------------------------------------
|         Objects         |    Minimum Bitwidth     |      Maximum Fanout      |
--------------------------+-------------------------+---------------------------
|   top-level (design)    |          3 (d)          |      Unlimited (d)       |
--------------------------------------------------------------------------------

Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 19
---------------------------------------------------------------------------------------------
                          Tool Gated Register Summary                                        
---------------------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent | % of Gated 
                                    | Clock Gates |                | Bitwidth   | Bits       
---------------------------------------------------------------------------------------------
Regular Clock Gating                |          51 |           1496 |       1496 |    94.92%
---------------------------------------------------------------------------------------------
--------------------------------------------------------------------------------
                 Regular Clock Gating Ungated Register Summary                  
--------------------------------------------------------------------------------
 Ungated Reason                                            | Count | Bitwidth   
--------------------------------------------------------------------------------
 Enable is Constant One.                                   |    74 |       74
 Minimum Bitwidth Not Met.                                 |     6 |        6
 Not Processed.                                            |    68 |       68
--------------------------------------------------------------------------------
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       3106.36           -        4708              0.01       893

Information: Runtime Summary (compile_fusion / initial_map)  (FLW-9001)
----------------------------------------------------------------------------
     Elapse(Hr:Min:Sec)     Elapse(%)     Category
----------------------------------------------------------------------------
       00:00:00              4.0%         Load Design 
       00:00:00              0.0%         MV Cell Insertion 
       00:00:00              0.1%         Logic Simplification (1) 
       00:00:02             18.6%         Logic Simplification (1)/Constant and Equal Register Detection 
       00:00:00              0.0%         Logic Simplification (1)/Register Merging 
       00:00:00              2.3%         Logic Simplification (1)/Constant Propagation and Register Optimization 
       00:00:08             65.9%         High-Level Optimization and Technology Mapping 
       00:00:00              0.0%         DFT Core Wrapper Analysis 
       00:00:00              1.5%         Logic Simplification (2) 
       00:00:00              0.5%         Logic Simplification (2)/Constant Propagation and Register Optimization 
       00:00:00              7.1%         Other 
----------------------------------------------------------------------------
       00:00:12            100.0%         Total 
----------------------------------------------------------------------------

Host Options:
-------------
Max cores: 2

Machine Spec:
-------------
Intel(R) Core(TM) i5-14500 / 20 CPUs  
Sockets: 1, Cores: 14, HT/SMT, not-VM
----------------------------------------------------------------------------

Information: Ending   compile_fusion / initial_map (FLW-8001)
Information: Time: 2025-07-30 14:34:13 / Session:  00:00:23 / Command:  00:00:15 / CPU:  00:00:15 / Memory: 894 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)

Information: >>>>>>> 8 unique error and warning message tags while observing compile_fusion / initial_map: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     1     1  0 FLW-2200  WARNING   Warning: Starting step 'fc/initial_map/ReportMbStats' while ... (MSG-3032)
Information:    15     8  5 SQM-1079  WARNING   Warning: Skipping check for single_bit_degenerate attribute ... (MSG-3032)
Information:    10    13 10 SQM-1067  WARNING   Warning: Mapping to scan cell 'SAEDRVT14_FSDPSYNRBQ_V2LP_2' ... (MSG-3032)
Information:    10    16 10 SQM-1061  WARNING   Warning: Cannot infer functionality of libcell 'saed14rvt_fr... (MSG-3032)
Information:     3     1 10 SQM-1053  WARNING   Warning: Found 8 multibit sequential library cells that have... (MSG-3032)
Information:    10   205 10 SQM-1047  WARNING   Warning: Sequential element 'is_sll_srl_sra_reg' of module '... (MSG-3032)
Information:     1     1  1 SQM-1034  WARNING   Warning: No cell bus will be mapped to multibit because mult... (MSG-3032)
Information:     2     2 10 POW-034   WARNING   Warning: No valid clocks available in design 'picorv32'. Set... (MSG-3032)
Information:    52   247  7        8  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 247 error&warning MSGs observed during compile_fusion / initial_map (MSG-3103)

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / logic_opto (FLW-8000)
Information: Time: 2025-07-30 14:34:13 / Session:  00:00:23 / Command:  00:00:15 / CPU:  00:00:15 / Memory: 894 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / logic_opto / Load Design (FLW-8000)
Information: Time: 2025-07-30 14:34:13 / Session:  00:00:23 / Command:  00:00:15 / CPU:  00:00:15 / Memory: 894 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Change threshold for extractor is reset. (FLW-1300)
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/place.design'. (TIM-125)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       3106.36           -        4708              0.01       893
Information: Ending   compile_fusion / logic_opto / Load Design (FLW-8001)
Information: Time: 2025-07-30 14:34:13 / Session:  00:00:24 / Command:  00:00:16 / CPU:  00:00:16 / Memory: 894 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Clock Gate Re-structuring (FLW-8000)
Information: Time: 2025-07-30 14:34:13 / Session:  00:00:24 / Command:  00:00:16 / CPU:  00:00:16 / Memory: 894 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Result of compile_fusion / logic_opto / Clock Gate Re-structuring (FLW-8500)
Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 19
---------------------------------------------------------------------------------------------
                          Tool Gated Register Summary                                        
---------------------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent | % of Gated 
                                    | Clock Gates |                | Bitwidth   | Bits       
---------------------------------------------------------------------------------------------
Regular Clock Gating                |          51 |           1496 |       1496 |    94.92%
---------------------------------------------------------------------------------------------
--------------------------------------------------------------------------------
                 Regular Clock Gating Ungated Register Summary                  
--------------------------------------------------------------------------------
 Ungated Reason                                            | Count | Bitwidth   
--------------------------------------------------------------------------------
 Enable is Constant One.                                   |    74 |       74
 Minimum Bitwidth Not Met.                                 |     6 |        6
 Not Processed.                                            |    68 |       68
--------------------------------------------------------------------------------
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       4.33        4.33         -        20       3106.36           -        4708              0.01       903
Information: Ending   compile_fusion / logic_opto / Clock Gate Re-structuring (FLW-8001)
Information: Time: 2025-07-30 14:34:13 / Session:  00:00:24 / Command:  00:00:16 / CPU:  00:00:16 / Memory: 904 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Optimization (1) (FLW-8000)
Information: Time: 2025-07-30 14:34:13 / Session:  00:00:24 / Command:  00:00:16 / CPU:  00:00:16 / Memory: 904 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Optimization (1) / Logic Simplification and Register Optimization (FLW-8000)
Information: Time: 2025-07-30 14:34:14 / Session:  00:00:24 / Command:  00:00:16 / CPU:  00:00:16 / Memory: 905 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_2' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_2'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_4' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_4'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_1'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_2'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_4'. (SQM-2004)
Warning: Found 8 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
8 sequential multibit library cells have missing sequential mapping relevant attributes
Use check_multibit_library command to identify these multibit library cells.
Information: 6 out of 16 SQM-1061 messages were not printed due to limit 10 (after 'compile_fusion' at place.tcl:25) (MSG-3913)
Information: 3 out of 13 SQM-1067 messages were not printed due to limit 10 (after 'compile_fusion' at place.tcl:25) (MSG-3913)
Information: 3 out of 8 SQM-1079 messages were not printed due to limit 5 (after 'compile_fusion' at place.tcl:25) (MSG-3913)
Information: Ending   compile_fusion / logic_opto / Optimization (1) / Logic Simplification and Register Optimization (FLW-8001)
Information: Time: 2025-07-30 14:34:16 / Session:  00:00:26 / Command:  00:00:18 / CPU:  00:00:18 / Memory: 905 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/place.design'. (TIM-125)
Information: Starting compile_fusion / logic_opto / Optimization (1) / Timing Optimization and DesignWare Reselection (FLW-8000)
Information: Time: 2025-07-30 14:34:17 / Session:  00:00:27 / Command:  00:00:19 / CPU:  00:00:20 / Memory: 919 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_2' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_2'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_4' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_4'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_1'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_2'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_4'. (SQM-2004)
Warning: Found 8 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
8 sequential multibit library cells have missing sequential mapping relevant attributes
Use check_multibit_library command to identify these multibit library cells.
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Found 8 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
8 sequential multibit library cells have missing sequential mapping relevant attributes
Use check_multibit_library command to identify these multibit library cells.
Information: 22 out of 32 SQM-1061 messages were not printed due to limit 10 (after 'compile_fusion' at place.tcl:25) (MSG-3913)
Information: 16 out of 26 SQM-1067 messages were not printed due to limit 10 (after 'compile_fusion' at place.tcl:25) (MSG-3913)
Information: 11 out of 16 SQM-1079 messages were not printed due to limit 5 (after 'compile_fusion' at place.tcl:25) (MSG-3913)
Information: 6 out of 16 SQM-2004 messages were not printed due to limit 10 (after 'compile_fusion' at place.tcl:25) (MSG-3913)
Information: Ending   compile_fusion / logic_opto / Optimization (1) / Timing Optimization and DesignWare Reselection (FLW-8001)
Information: Time: 2025-07-30 14:34:18 / Session:  00:00:28 / Command:  00:00:20 / CPU:  00:00:21 / Memory: 984 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (1) (FLW-8001)
Information: Time: 2025-07-30 14:34:18 / Session:  00:00:28 / Command:  00:00:20 / CPU:  00:00:21 / Memory: 984 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Register Retiming (FLW-8000)
Information: Time: 2025-07-30 14:34:18 / Session:  00:00:28 / Command:  00:00:20 / CPU:  00:00:21 / Memory: 984 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_2' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_2'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_4' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_4'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_1'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_2'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_4'. (SQM-2004)
Warning: Found 8 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
8 sequential multibit library cells have missing sequential mapping relevant attributes
Use check_multibit_library command to identify these multibit library cells.
Information: 6 out of 16 SQM-1061 messages were not printed due to limit 10 (after 'compile_fusion' at place.tcl:25) (MSG-3913)
Information: 3 out of 13 SQM-1067 messages were not printed due to limit 10 (after 'compile_fusion' at place.tcl:25) (MSG-3913)
Information: 3 out of 8 SQM-1079 messages were not printed due to limit 5 (after 'compile_fusion' at place.tcl:25) (MSG-3913)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_2' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_2'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_4' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_4'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_1'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_2'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_4'. (SQM-2004)
Warning: Found 8 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
8 sequential multibit library cells have missing sequential mapping relevant attributes
Use check_multibit_library command to identify these multibit library cells.
Information: Result of compile_fusion / logic_opto / Register Retiming (FLW-8500)
Information: No instance marked for retiming. (RTM-1031)
Information: 6 out of 16 SQM-1061 messages were not printed due to limit 10 (after 'compile_fusion' at place.tcl:25) (MSG-3913)
Information: 3 out of 13 SQM-1067 messages were not printed due to limit 10 (after 'compile_fusion' at place.tcl:25) (MSG-3913)
Information: 3 out of 8 SQM-1079 messages were not printed due to limit 5 (after 'compile_fusion' at place.tcl:25) (MSG-3913)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_2' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_2'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_4' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_4'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_1'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_2'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_4'. (SQM-2004)
Warning: Found 8 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
8 sequential multibit library cells have missing sequential mapping relevant attributes
Use check_multibit_library command to identify these multibit library cells.
Information: 6 out of 16 SQM-1061 messages were not printed due to limit 10 (after 'compile_fusion' at place.tcl:25) (MSG-3913)
Information: 3 out of 13 SQM-1067 messages were not printed due to limit 10 (after 'compile_fusion' at place.tcl:25) (MSG-3913)
Information: 3 out of 8 SQM-1079 messages were not printed due to limit 5 (after 'compile_fusion' at place.tcl:25) (MSG-3913)
Information: Ending   compile_fusion / logic_opto / Register Retiming (FLW-8001)
Information: Time: 2025-07-30 14:34:23 / Session:  00:00:33 / Command:  00:00:25 / CPU:  00:00:26 / Memory: 984 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_2' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_2'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_4' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_4'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_1'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_2'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_4'. (SQM-2004)
Warning: Found 8 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
8 sequential multibit library cells have missing sequential mapping relevant attributes
Use check_multibit_library command to identify these multibit library cells.
Information: The register decoded_rs2_reg[4] is removed because it is merged to register decoded_imm_j_reg[4]. (SQM-4102)
Information: The register decoded_rs1_reg[2] is removed because it is merged to register decoded_imm_j_reg[17]. (SQM-4102)
Information: The register decoded_imm_j_reg[18] is removed because it is merged to register decoded_rs1_reg[3]. (SQM-4102)
Information: The register decoded_rs2_reg[3] is removed because it is merged to register decoded_imm_j_reg[3]. (SQM-4102)
Information: The register decoded_rs2_reg[0] is removed because it is merged to register decoded_imm_j_reg[11]. (SQM-4102)
Information: The register decoded_imm_j_reg[2] is removed because it is merged to register decoded_rs2_reg[2]. (SQM-4102)
Information: The register decoded_imm_j_reg[30] is removed because it is merged to register decoded_imm_j_reg[31]. (SQM-4102)
Information: The register decoded_imm_j_reg[29] is removed because it is merged to register decoded_imm_j_reg[31]. (SQM-4102)
Information: The register decoded_imm_j_reg[28] is removed because it is merged to register decoded_imm_j_reg[31]. (SQM-4102)
Information: The register decoded_imm_j_reg[27] is removed because it is merged to register decoded_imm_j_reg[31]. (SQM-4102)
Information: Register Bits Before Sharing = 1596, After Sharing = 1575, Savings = 21 (SQM-2000)
Information: 21 registers were merged. Use report_transformed_registers for a list. (SQM-4106)
Information: 6 out of 16 SQM-1061 messages were not printed due to limit 10 (after 'compile_fusion' at place.tcl:25) (MSG-3913)
Information: 3 out of 13 SQM-1067 messages were not printed due to limit 10 (after 'compile_fusion' at place.tcl:25) (MSG-3913)
Information: 3 out of 8 SQM-1079 messages were not printed due to limit 5 (after 'compile_fusion' at place.tcl:25) (MSG-3913)
Information: 11 out of 21 SQM-4102 messages were not printed due to limit 10 (after 'compile_fusion' at place.tcl:25) (MSG-3913)
Information: Starting compile_fusion / logic_opto / Optimization (2) (FLW-8000)
Information: Time: 2025-07-30 14:34:25 / Session:  00:00:36 / Command:  00:00:27 / CPU:  00:00:28 / Memory: 1022 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Information: Ending   compile_fusion / logic_opto / Optimization (2) (FLW-8001)
Information: Time: 2025-07-30 14:34:27 / Session:  00:00:38 / Command:  00:00:30 / CPU:  00:00:31 / Memory: 1022 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Auto-Floorplan (1) (FLW-8000)
Information: Time: 2025-07-30 14:34:27 / Session:  00:00:38 / Command:  00:00:30 / CPU:  00:00:31 / Memory: 1022 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Shaping unshaped voltage areas (AFP-1011)
Information: Placing unplaced pins (AFP-1007)
Warning: Not enough slots available for pin placement. Ignore pin spacing constraints. (DPPA-004)
Warning: Pin pcpi_rs2[24] is placed with relaxed spacing constraint. (DPPA-379)
Warning: Pin pcpi_rs2[25] is placed with relaxed spacing constraint. (DPPA-379)
Warning: Pin pcpi_rs2[26] is placed with relaxed spacing constraint. (DPPA-379)
Warning: Pin pcpi_rs2[27] is placed with relaxed spacing constraint. (DPPA-379)
Warning: Pin pcpi_rs2[28] is placed with relaxed spacing constraint. (DPPA-379)
Warning: Pin pcpi_rs2[29] is placed with relaxed spacing constraint. (DPPA-379)
Warning: Pin pcpi_rs2[30] is placed with relaxed spacing constraint. (DPPA-379)
Warning: Pin pcpi_rs2[31] is placed with relaxed spacing constraint. (DPPA-379)
Warning: Pin pcpi_rs1[0] is placed with relaxed spacing constraint. (DPPA-379)
Warning: Pin pcpi_rs1[1] is placed with relaxed spacing constraint. (DPPA-379)
Warning: 279 pins on block picorv32 have been placed with relaxed pin spacing constraint(s). (DPPA-089)
Information: Result of compile_fusion / logic_opto / Auto-Floorplan (1) (FLW-8500)
Information: Auto-Floorplan Summary (AFP-2023)
-------------------------------------------------------------------------------
              origin           area     boundary
core            user        7854.54   { {5 5} {5 67.4} {130.874 67.4} {130.874 5} }
die             user        9837.28   { {0 0} {0 72.4} {135.874 72.4} {135.874 0} }
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
objects             total        candidates          modified         preserved                 
voltage areas           0                 0                 0                 0
ios                     0                 0                 0                 0
macros                  0                 0                 0                 0
pins                  409               409               409                 0
-------------------------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Auto-Floorplan (1) (FLW-8001)
Information: Time: 2025-07-30 14:34:27 / Session:  00:00:38 / Command:  00:00:30 / CPU:  00:00:31 / Memory: 1022 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Early Placement (FLW-8000)
Information: Time: 2025-07-30 14:34:27 / Session:  00:00:38 / Command:  00:00:30 / CPU:  00:00:31 / Memory: 1022 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
----------------------------------------------------------------
running create_placement
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario FUNC_Slow timingCorner Slow.  Using corner Fast for worst leakage corner. (OPT-078)
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Information: Nominal = 0.0056185  Design MT = inf  Target = 0.0338329  MaxRC = 0.022324 Fast Target = 0.011791 (OPT-081)
nplLib: default vr hor dist = 322
nplLib: default vr ver dist = 322
nplLib: default vr buf size = 2
nplLib: default vr buf size = 1
Placer using max_unbuffered_distance = 321.97

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :	 true                

Start transferring placement data.
****** Net weight manager: report ******
Weights included: Timing  
Number of nets with non-default weights: 5372
Timing factor = 1
Non-default weight range: (0.839942, 2.51983)
                             Min         Max         Avg       Stdev        Skew
     Timing Weights     0.839942     2.51983           1    0.401236     2.55195
      Final Weights     0.839942     2.51983           1    0.401236     2.55195
Information: Automatic repeater spreading is enabled.
Completed transferring placement data.
Running placement using 2 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
Creating placement from scratch.
coarse place 0% done.
coarse place 25% done.
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
Information: Coarse placer wire length estimate = 75468.3
Information: Coarse placer active wire length estimate = 0
Information: Coarse placer weighted wire length estimate = 68965.7
Information: Extraction observers are detached as design net change threshold is reached.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
----------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Early Placement (FLW-8001)
Information: Time: 2025-07-30 14:34:29 / Session:  00:00:39 / Command:  00:00:31 / CPU:  00:00:32 / Memory: 1022 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Structural Congestion Optimization technology (Early SCO) has been enabled. (SCO-0001)
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/place.design'. (TIM-125)
Information: Starting compile_fusion / logic_opto / Optimization (3) (FLW-8000)
Information: Time: 2025-07-30 14:34:29 / Session:  00:00:40 / Command:  00:00:32 / CPU:  00:00:33 / Memory: 1022 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Optimization (3) / Timing Optimization (FLW-8000)
Information: Time: 2025-07-30 14:34:29 / Session:  00:00:40 / Command:  00:00:32 / CPU:  00:00:33 / Memory: 1022 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_2' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_2'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_4' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_4'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_1'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_2'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_4'. (SQM-2004)
Warning: Found 8 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
8 sequential multibit library cells have missing sequential mapping relevant attributes
Use check_multibit_library command to identify these multibit library cells.
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Found 8 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
8 sequential multibit library cells have missing sequential mapping relevant attributes
Use check_multibit_library command to identify these multibit library cells.
Information: 22 out of 32 SQM-1061 messages were not printed due to limit 10 (after 'compile_fusion' at place.tcl:25) (MSG-3913)
Information: 16 out of 26 SQM-1067 messages were not printed due to limit 10 (after 'compile_fusion' at place.tcl:25) (MSG-3913)
Information: 11 out of 16 SQM-1079 messages were not printed due to limit 5 (after 'compile_fusion' at place.tcl:25) (MSG-3913)
Information: 6 out of 16 SQM-2004 messages were not printed due to limit 10 (after 'compile_fusion' at place.tcl:25) (MSG-3913)
Information: Ending   compile_fusion / logic_opto / Optimization (3) / Timing Optimization (FLW-8001)
Information: Time: 2025-07-30 14:34:31 / Session:  00:00:42 / Command:  00:00:33 / CPU:  00:00:36 / Memory: 1022 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (3) (FLW-8001)
Information: Time: 2025-07-30 14:34:31 / Session:  00:00:42 / Command:  00:00:33 / CPU:  00:00:36 / Memory: 1022 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Optimization (4) (FLW-8000)
Information: Time: 2025-07-30 14:34:31 / Session:  00:00:42 / Command:  00:00:33 / CPU:  00:00:36 / Memory: 1022 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Optimization (4) / Logic Simplification and Register Optimization (FLW-8000)
Information: Time: 2025-07-30 14:34:31 / Session:  00:00:42 / Command:  00:00:33 / CPU:  00:00:36 / Memory: 1022 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Ending   compile_fusion / logic_opto / Optimization (4) / Logic Simplification and Register Optimization (FLW-8001)
Information: Time: 2025-07-30 14:34:32 / Session:  00:00:42 / Command:  00:00:34 / CPU:  00:00:37 / Memory: 1022 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (4) (FLW-8001)
Information: Time: 2025-07-30 14:34:35 / Session:  00:00:45 / Command:  00:00:37 / CPU:  00:00:40 / Memory: 1022 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Optimization (5) (FLW-8000)
Information: Time: 2025-07-30 14:34:35 / Session:  00:00:45 / Command:  00:00:37 / CPU:  00:00:40 / Memory: 1022 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Optimization (5) / Logic Simplification and Register Optimization (FLW-8000)
Information: Time: 2025-07-30 14:34:35 / Session:  00:00:45 / Command:  00:00:37 / CPU:  00:00:40 / Memory: 1022 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         2       3286.71           -        5364              0.01      1022
Information: Ending   compile_fusion / logic_opto / Optimization (5) / Logic Simplification and Register Optimization (FLW-8001)
Information: Time: 2025-07-30 14:34:35 / Session:  00:00:45 / Command:  00:00:37 / CPU:  00:00:41 / Memory: 1022 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         2       3286.71           -        5364              0.01      1022
Information: Ending   compile_fusion / logic_opto / Optimization (5) (FLW-8001)
Information: Time: 2025-07-30 14:34:35 / Session:  00:00:45 / Command:  00:00:37 / CPU:  00:00:41 / Memory: 1022 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Auto-Floorplan (2) (FLW-8000)
Information: Time: 2025-07-30 14:34:35 / Session:  00:00:45 / Command:  00:00:37 / CPU:  00:00:41 / Memory: 1022 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Shaping unshaped voltage areas (AFP-1011)
Information: Placing unplaced pins (AFP-1007)
Information: Result of compile_fusion / logic_opto / Auto-Floorplan (2) (FLW-8500)
Information: Auto-Floorplan Summary (AFP-2023)
-------------------------------------------------------------------------------
              origin           area     boundary
core            user        7854.54   { {5 5} {5 67.4} {130.874 67.4} {130.874 5} }
die             user        9837.28   { {0 0} {0 72.4} {135.874 72.4} {135.874 0} }
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
objects             total        candidates          modified         preserved                 
voltage areas           0                 0                 0                 0
ios                     0                 0                 0                 0
macros                  0                 0                 0                 0
pins                  409                 0                 0                 0
-------------------------------------------------------------------------------
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         2       3286.71           -        5364              0.01      1022
Information: Ending   compile_fusion / logic_opto / Auto-Floorplan (2) (FLW-8001)
Information: Time: 2025-07-30 14:34:35 / Session:  00:00:45 / Command:  00:00:37 / CPU:  00:00:41 / Memory: 1022 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Secondary PG connections (FLW-8000)
Information: Time: 2025-07-30 14:34:35 / Session:  00:00:45 / Command:  00:00:37 / CPU:  00:00:41 / Memory: 1022 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Secondary PG:  Secondary PG connections skipped because it is not a UPF design (FLW-1247)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         2       3286.71           -        5364              0.01      1022
Information: Ending   compile_fusion / logic_opto / Secondary PG connections (FLW-8001)
Information: Time: 2025-07-30 14:34:35 / Session:  00:00:45 / Command:  00:00:37 / CPU:  00:00:41 / Memory: 1022 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       3286.71           -        5364              0.01      1022
Scenario FUNC_Fast is cellEm
CTS Cell EM initialization finished
Info: update em.
Information: Activity propagation will be performed for scenario FUNC_Fast.
Information: Doing activity propagation for mode 'FUNC' and corner 'Fast' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario FUNC_Fast (POW-052)
Information: Running switching activity propagation with 2 threads!

 **** Information : No. of simulation cycles = 7 ****
Information: Propagated activity on scenario FUNC_Slow identical to that on FUNC_Fast (POW-006)
Information: Timer-derived activity data is cached on scenario FUNC_Slow (POW-052)
Information: Propagated activity on scenario FUNC_Typical identical to that on FUNC_Fast (POW-006)
Information: Timer-derived activity data is cached on scenario FUNC_Typical (POW-052)
Information: Activity for scenario FUNC_Fast was cached, no propagation required. (POW-005)
Information: Activity for scenario FUNC_Slow was cached, no propagation required. (POW-005)
Information: Activity for scenario FUNC_Typical was cached, no propagation required. (POW-005)
Scenario FUNC_Fast is cellEm
CTS Cell EM initialization finished
Info: update em.
Information: Activity for scenario FUNC_Fast was cached, no propagation required. (POW-005)
Information: Activity for scenario FUNC_Slow was cached, no propagation required. (POW-005)
Information: Activity for scenario FUNC_Typical was cached, no propagation required. (POW-005)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Typical'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Fast'. (OPT-909)

Information: Runtime Summary (compile_fusion / logic_opto)  (FLW-9001)
----------------------------------------------------------------------------
     Elapse(Hr:Min:Sec)     Elapse(%)     Category
----------------------------------------------------------------------------
       00:00:00              3.3%         Load Design 
       00:00:00              0.2%         Clock Gate Re-structuring 
       00:00:01              5.8%         Optimization (1) 
       00:00:01              7.4%         Optimization (1)/Logic Simplification and Register Optimization 
       00:00:00              4.0%         Optimization (1)/Timing Optimization and DesignWare Reselection 
       00:00:05             21.6%         Register Retiming 
       00:00:02             10.2%         Optimization (2) 
       00:00:00              0.2%         Auto-Floorplan (1) 
       00:00:01              5.5%         Early Placement 
       00:00:00              1.1%         Optimization (3) 
       00:00:01              6.3%         Optimization (3)/Timing Optimization 
       00:00:03             12.9%         Optimization (4) 
       00:00:00              1.4%         Optimization (4)/Logic Simplification and Register Optimization 
       00:00:00              0.0%         Optimization (5) 
       00:00:00              0.3%         Optimization (5)/Logic Simplification and Register Optimization 
       00:00:00              0.0%         Auto-Floorplan (2) 
       00:00:00              0.0%         Secondary PG connections 
       00:00:04             19.6%         Other 
----------------------------------------------------------------------------
       00:00:24            100.0%         Total 
----------------------------------------------------------------------------

Host Options:
-------------
Max cores: 2

Machine Spec:
-------------
Intel(R) Core(TM) i5-14500 / 20 CPUs  
Sockets: 1, Cores: 14, HT/SMT, not-VM
----------------------------------------------------------------------------

Information: Ending   compile_fusion / logic_opto (FLW-8001)
Information: Time: 2025-07-30 14:34:37 / Session:  00:00:47 / Command:  00:00:39 / CPU:  00:00:44 / Memory: 1051 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)

Information: >>>>>>> 9 unique error and warning message tags while observing compile_fusion / logic_opto: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:    50    72  5 SQM-1079  WARNING   Warning: Skipping check for single_bit_degenerate attribute ... (MSG-3032)
Information:    10   117 10 SQM-1067  WARNING   Warning: Mapping to scan cell 'SAEDRVT14_FSDPSYNRBQ_V2LP_2' ... (MSG-3032)
Information:    10   144 10 SQM-1061  WARNING   Warning: Cannot infer functionality of libcell 'saed14rvt_fr... (MSG-3032)
Information:    12     9 10 SQM-1053  WARNING   Warning: Found 8 multibit sequential library cells that have... (MSG-3032)
Information:     1     1  0 DPPA-089  WARNING   Warning: 279 pins on block picorv32 have been placed with re... (MSG-3032)
Information:     1     1  0 DPPA-004  WARNING   Warning: Not enough slots available for pin placement. Ignor... (MSG-3032)
Information:    10    10  0 DPPA-379  WARNING   Warning: Pin pcpi_rs1[1] is placed with relaxed spacing cons... (MSG-3032)
Information:     2     2  5 LGL-050   WARNING   Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_DCAP_... (MSG-3032)
Information:    10     9  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:   106   365  5        9  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 365 error&warning MSGs observed during compile_fusion / logic_opto (MSG-3103)

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_place (FLW-8000)
Information: Time: 2025-07-30 14:34:37 / Session:  00:00:47 / Command:  00:00:39 / CPU:  00:00:44 / Memory: 1051 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
----------------------------------------------------------------------------------------------------------
Information: Timer using 2 threads
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/place.design'. (TIM-125)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
Smart Arc Optimization:                    disabled
************************************************************
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (1308740 674000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Change threshold for extractor is reset. (FLW-1300)
Information: Starting compile_fusion / initial_place / Load Design (FLW-8000)
Information: Time: 2025-07-30 14:34:38 / Session:  00:00:49 / Command:  00:00:41 / CPU:  00:00:46 / Memory: 1051 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         2       3286.71           -        5364              0.01      1050
Information: Ending   compile_fusion / initial_place / Load Design (FLW-8001)
Information: Time: 2025-07-30 14:34:38 / Session:  00:00:49 / Command:  00:00:41 / CPU:  00:00:46 / Memory: 1051 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / initial_place / pre-placement setup (FLW-8000)
Information: Time: 2025-07-30 14:34:38 / Session:  00:00:49 / Command:  00:00:41 / CPU:  00:00:46 / Memory: 1051 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       3287.60           -        5370              0.01      1050
Information: Ending   compile_fusion / initial_place / pre-placement setup (FLW-8001)
Information: Time: 2025-07-30 14:34:38 / Session:  00:00:49 / Command:  00:00:41 / CPU:  00:00:46 / Memory: 1051 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / initial_place / Initial Placement (FLW-8000)
Information: Time: 2025-07-30 14:34:38 / Session:  00:00:49 / Command:  00:00:41 / CPU:  00:00:46 / Memory: 1051 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
----------------------------------------------------------------
running create_placement
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario FUNC_Slow timingCorner Slow.  Using corner Fast for worst leakage corner. (OPT-078)
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Information: Nominal = 0.0056185  Design MT = inf  Target = 0.0338329  MaxRC = 0.022324 Fast Target = 0.011791 (OPT-081)
nplLib: default vr hor dist = 322
nplLib: default vr ver dist = 322
nplLib: default vr buf size = 2
nplLib: default vr buf size = 1
Placer using max_unbuffered_distance = 321.97
Information: Activity propagation will be performed for scenario FUNC_Fast.
Information: Doing activity propagation for mode 'FUNC' and corner 'Fast' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario FUNC_Fast (POW-052)
Information: Running switching activity propagation with 2 threads!

 **** Information : No. of simulation cycles = 7 ****
Information: Propagated activity on scenario FUNC_Slow identical to that on FUNC_Fast (POW-006)
Information: Timer-derived activity data is cached on scenario FUNC_Slow (POW-052)
Information: Propagated activity on scenario FUNC_Typical identical to that on FUNC_Fast (POW-006)
Information: Timer-derived activity data is cached on scenario FUNC_Typical (POW-052)
****** eLpp estimated wire length 
11.4156% of the net wire length are clock nets
31.5619% of the clock net wire length has no activity
Clock net wire length: 8.62564e+07
Total net wire length: 7.55602e+08
****** eLpp weights (no caps) (no lengths)
Number of nets: 5889, of which 5837 non-clock nets
Number of nets with 0 toggle rate: 1546 (26.2523%)
Max toggle rate = 1.66667, average toggle rate = 0.00944656
Max non-clock toggle rate = 0.449756
eLpp weight range = (0, 176.431)
*** 3 nets are filtered out

Placement Options:
Effort:                        high_effort         
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :	 true                

Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  Timing  
Number of nets with non-default weights: 5889
Amt power = 0.1
Timing factor = 1
Non-default weight range: (0.811423, 18.4545)
                             Min         Max         Avg       Stdev        Skew
       Toggle Rates            0     1.66667  0.00944654   0.0607393     20.0163
      Power Weights            0     176.431    0.999998     6.42978     20.0163
     Timing Weights     0.901581     2.70474           1    0.350868     3.70887
      Final Weights     0.811423     18.4545           1    0.715697     14.6076
Information: Automatic repeater spreading is enabled.
Completed transferring placement data.
Running placement using 2 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
Creating placement from scratch.
coarse place 0% done.
coarse place 13% done.
coarse place 25% done.
coarse place 38% done.
Information: Coarse placer wire length estimate = 64802.6
Information: Coarse placer active wire length estimate = 926.173
Information: Coarse placer weighted wire length estimate = 66158.2
Information: Extraction observers are detached as design net change threshold is reached.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
----------------------------------------------------------------
----------------------------------------------------------------
running create_placement
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/place.design'. (TIM-125)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario FUNC_Slow timingCorner Slow.  Using corner Fast for worst leakage corner. (OPT-078)
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Information: Nominal = 0.0056185  Design MT = inf  Target = 0.0338329  MaxRC = 0.022324 Fast Target = 0.011791 (OPT-081)
nplLib: default vr hor dist = 322
nplLib: default vr ver dist = 322
nplLib: default vr buf size = 2
nplLib: default vr buf size = 1
Placer using max_unbuffered_distance = 321.97
Info: e-eLpp used with low effort

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     true                
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :	 true                

Start transferring placement data.
****** eLpp estimated wire length 
9.48154% of the net wire length are clock nets
35.5477% of the clock net wire length has no activity
Clock net wire length: 6.04182e+07
Total net wire length: 6.37219e+08
****** eLpp weights (no caps) (no lengths)
Number of nets: 5889, of which 5837 non-clock nets
Number of nets with 0 toggle rate: 1546 (26.2523%)
Max toggle rate = 1.66667, average toggle rate = 0.00944656
Max non-clock toggle rate = 0.449756
eLpp weight range = (0, 176.431)
*** 3 nets are filtered out
****** Net weight manager: report ******
Weights included: eLpp  Timing  
Number of nets with non-default weights: 5889
Amt power = 0.1
Timing factor = 1
Non-default weight range: (0.811423, 18.4545)
                             Min         Max         Avg       Stdev        Skew
       Toggle Rates            0     1.66667  0.00944654   0.0607393     20.0163
      Power Weights            0     176.431    0.999998     6.42978     20.0163
     Timing Weights     0.901581     2.70474           1    0.350868     3.70887
      Final Weights     0.811423     18.4545           1    0.715697     14.6076
Information: Automatic repeater spreading is enabled.
Restructuring in 1 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
Using worst RC corner 'Slow' for buffer aware analysis.
DTDP placement: scenario=FUNC_Slow
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Completed transferring placement data.
Running placement using 2 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 0% done.
Selected 170 sequential cells for slack balancing.
coarse place 17% done.
coarse place 33% done.
coarse place 50% done.
coarse place 67% done.
coarse place 83% done.
coarse place 100% done.
Information: Coarse placer wire length estimate = 76595.2
Information: Coarse placer active wire length estimate = 1673.42
Information: Coarse placer weighted wire length estimate = 73763
Information: Extraction observers are detached as design net change threshold is reached.
Stored 0 bounds for preserving balanced registers 
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
----------------------------------------------------------------
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       3287.60           -        5370              0.02      1050
Information: Ending   compile_fusion / initial_place / Initial Placement (FLW-8001)
Information: Time: 2025-07-30 14:34:43 / Session:  00:00:54 / Command:  00:00:45 / CPU:  00:00:52 / Memory: 1051 MB (FLW-8100)
Information: CPU Load: 8%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Placing unplaced pins (AFP-1007)
Scenario FUNC_Fast is cellEm
CTS Cell EM initialization finished
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/place.design'. (TIM-125)
Info: update em.
Information: Activity propagation will be performed for scenario FUNC_Fast.
Information: Doing activity propagation for mode 'FUNC' and corner 'Fast' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario FUNC_Fast (POW-052)
Information: Running switching activity propagation with 2 threads!

 **** Information : No. of simulation cycles = 7 ****
Information: Propagated activity on scenario FUNC_Slow identical to that on FUNC_Fast (POW-006)
Information: Timer-derived activity data is cached on scenario FUNC_Slow (POW-052)
Information: Propagated activity on scenario FUNC_Typical identical to that on FUNC_Fast (POW-006)
Information: Timer-derived activity data is cached on scenario FUNC_Typical (POW-052)
Information: Activity for scenario FUNC_Fast was cached, no propagation required. (POW-005)
Information: Activity for scenario FUNC_Slow was cached, no propagation required. (POW-005)
Information: Activity for scenario FUNC_Typical was cached, no propagation required. (POW-005)
Scenario FUNC_Fast is cellEm
CTS Cell EM initialization finished
Info: update em.
Information: Activity for scenario FUNC_Fast was cached, no propagation required. (POW-005)
Information: Activity for scenario FUNC_Slow was cached, no propagation required. (POW-005)
Information: Activity for scenario FUNC_Typical was cached, no propagation required. (POW-005)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Typical'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Fast'. (OPT-909)

Information: Runtime Summary (compile_fusion / initial_place)  (FLW-9001)
----------------------------------------------------------------------------
     Elapse(Hr:Min:Sec)     Elapse(%)     Category
----------------------------------------------------------------------------
       00:00:00              0.2%         Load Design 
       00:00:00              1.0%         pre-placement setup 
       00:00:04             56.7%         Initial Placement 
       00:00:03             42.0%         Other 
----------------------------------------------------------------------------
       00:00:08            100.0%         Total 
----------------------------------------------------------------------------

Host Options:
-------------
Max cores: 2

Machine Spec:
-------------
Intel(R) Core(TM) i5-14500 / 20 CPUs  
Sockets: 1, Cores: 14, HT/SMT, not-VM
----------------------------------------------------------------------------

Information: Ending   compile_fusion / initial_place (FLW-8001)
Information: Time: 2025-07-30 14:34:45 / Session:  00:00:56 / Command:  00:00:47 / CPU:  00:00:55 / Memory: 1051 MB (FLW-8100)
Information: CPU Load: 8%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)

Information: >>>>>>> 1 unique error and warning message tags while observing compile_fusion / initial_place: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:    18     6  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    18     6  0        1  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 6 error&warning MSGs observed during compile_fusion / initial_place (MSG-3103)

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_drc (FLW-8000)
Information: Time: 2025-07-30 14:34:45 / Session:  00:00:56 / Command:  00:00:47 / CPU:  00:00:55 / Memory: 1051 MB (FLW-8100)
Information: CPU Load: 8%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
----------------------------------------------------------------------------------------------------------
Information: Change threshold for extractor is reset. (FLW-1300)
Information: Timer using 2 threads
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/place.design'. (TIM-125)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
Smart Arc Optimization:                    disabled
************************************************************
Information: Starting compile_fusion / initial_drc / Load Design (FLW-8000)
Information: Time: 2025-07-30 14:34:46 / Session:  00:00:56 / Command:  00:00:48 / CPU:  00:00:56 / Memory: 1051 MB (FLW-8100)
Information: CPU Load: 8%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (1308740 674000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0103 seconds to build cellmap data
INFO: creating 41(r) x 76(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (picorv32/place): 3116
INFO: creating 41(r) x 76(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (picorv32/place): 3116
Total 0.0438 seconds to load 6666 cell instances into cellmap, 5364 cells are off site row
Moveable cells: 5364; Application fixed cells: 0; Macro cells: 0; User fixed cells: 1302
Average cell width 1.0210, cell height 0.6000, cell area 0.6126 for total 5364 placed and application fixed cells
Information: Enabling scaled virtual route (VR) (FLW-5761)
Information: Enabling light RDE flow Mode (FLW-5761)
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/place.design'. (TIM-125)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         1       3286.00           -        5364              0.02      1110
Information: Ending   compile_fusion / initial_drc / Load Design (FLW-8001)
Information: Time: 2025-07-30 14:34:48 / Session:  00:00:59 / Command:  00:00:50 / CPU:  00:01:01 / Memory: 1110 MB (FLW-8100)
Information: CPU Load: 8%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/place.design'. (TIM-125)
Information: Starting compile_fusion / initial_drc / Global Route (FLW-8000)
Information: Time: 2025-07-30 14:34:48 / Session:  00:00:59 / Command:  00:00:51 / CPU:  00:01:01 / Memory: 1115 MB (FLW-8100)
Information: CPU Load: 8%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         5       3286.00           -        5364              0.02      1114
Information: Ending   compile_fusion / initial_drc / Global Route (FLW-8001)
Information: Time: 2025-07-30 14:34:48 / Session:  00:00:59 / Command:  00:00:51 / CPU:  00:01:01 / Memory: 1115 MB (FLW-8100)
Information: CPU Load: 8%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / initial_drc / Automatic Register Splitting (FLW-8000)
Information: Time: 2025-07-30 14:34:48 / Session:  00:00:59 / Command:  00:00:51 / CPU:  00:01:01 / Memory: 1115 MB (FLW-8100)
Information: CPU Load: 8%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       3286.00           -        5364              0.02      1114
Information: Ending   compile_fusion / initial_drc / Automatic Register Splitting (FLW-8001)
Information: Time: 2025-07-30 14:34:48 / Session:  00:00:59 / Command:  00:00:51 / CPU:  00:01:01 / Memory: 1115 MB (FLW-8100)
Information: CPU Load: 8%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2025-07-30 14:34:48 / Session:  00:00:59 / Command:  00:00:51 / CPU:  00:01:01 / Memory: 1115 MB (FLW-8100)
Information: CPU Load: 8%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
min assign layer = M4
max assign layer = M9
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario FUNC_Slow timingCorner Slow.  Using corner Fast for worst leakage corner. (OPT-078)
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Information: Nominal = 0.0056185  Design MT = inf  Target = 0.0338329  MaxRC = 0.022324 Fast Target = 0.011791 (OPT-081)
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
Using layer M4 for buffering distances in roi (originally M4)
GRE layer bins: None, M4
Running clock data isolation flow.
Found 0 buffer-tree drivers
No violators found
Running tristate isolation flow.
TSI: added 0 repeaters
Running mv isolation flow.
Found 0 buffer-tree drivers
No violators found
Found 12 buffer-tree drivers

Roi-HfsDrc SN: 1798569713 435980330 0 67108865 (300.000000)

Processing Buffer Trees  (ROI) ... 

    [2]  10% ...
    [4]  20% ...
    [6]  30% ...
    [8]  40% ...
    [10]  50% ...
    [12]  60% ...
    [12] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            0           13
  Inverters:            9           10
------------ ------------ ------------
      Total:            9           23
------------ ------------ ------------

Number of Drivers Sized: 10 [83.33%]

                      P: 4 [33.33%]
                      N: 6 [50.00%]

Information: The net parasitics of block picorv32 are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/place.design'. (TIM-125)
Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 1.26 sec ELAPSE 0 hr : 0 min : 0.74 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 1173980 K / inuse 1161612 K
Information: Result of compile_fusion / initial_drc / High Fanout Synthesis (FLW-8500)
Information: Top 10 transition violators after high fanout synthesis (HFS-1000)
Slack     Fanout  Scenario    Driver                                                       

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         0       3300.87  167043488.00        5378              0.02      1146
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         0       3300.87           -        5378              0.02      1150
Information: Ending   compile_fusion / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2025-07-30 14:34:50 / Session:  00:01:00 / Command:  00:00:52 / CPU:  00:01:03 / Memory: 1150 MB (FLW-8100)
Information: CPU Load: 8%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: The net parasitics of block picorv32 are cleared. (TIM-123)

Information: Runtime Summary (compile_fusion / initial_drc)  (FLW-9001)
----------------------------------------------------------------------------
     Elapse(Hr:Min:Sec)     Elapse(%)     Category
----------------------------------------------------------------------------
       00:00:02             51.1%         Load Design 
       00:00:00              0.0%         Global Route 
       00:00:00              0.2%         Automatic Register Splitting 
       00:00:01             25.4%         High Fanout Synthesis 
       00:00:01             23.3%         Other 
----------------------------------------------------------------------------
       00:00:04            100.0%         Total 
----------------------------------------------------------------------------

Host Options:
-------------
Max cores: 2

Machine Spec:
-------------
Intel(R) Core(TM) i5-14500 / 20 CPUs  
Sockets: 1, Cores: 14, HT/SMT, not-VM
----------------------------------------------------------------------------

Information: Ending   compile_fusion / initial_drc (FLW-8001)
Information: Time: 2025-07-30 14:34:50 / Session:  00:01:00 / Command:  00:00:52 / CPU:  00:01:03 / Memory: 1150 MB (FLW-8100)
Information: CPU Load: 8%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)

Information: >>>>>>> 1 unique error and warning message tags while observing compile_fusion / initial_drc: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     4     2  5 LGL-050   WARNING   Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_DCAP_... (MSG-3032)
Information:     4     2  1        1  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 2 error&warning MSGs observed during compile_fusion / initial_drc (MSG-3103)

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_opto (FLW-8000)
Information: Time: 2025-07-30 14:34:50 / Session:  00:01:00 / Command:  00:00:52 / CPU:  00:01:03 / Memory: 1150 MB (FLW-8100)
Information: CPU Load: 8%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
----------------------------------------------------------------------------------------------------------
Information: Change threshold for extractor is reset. (FLW-1300)
Information: Timer using 2 threads
flowStepUpsInPbo:: using optEnvMonitor()
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0104 seconds to build cellmap data
INFO: compile_fusion is running in balanced flow mode
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/place.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (1308740 674000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

DEBUG FLOWMSGPRINTER: HANDLER IS NULL
compile command begin                   CPU:    70 s (  0.02 hr )  ELAPSE:    61 s (  0.02 hr )  MEM-PEAK:  1150 MB
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/place.design'. (TIM-125)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
Smart Arc Optimization:                    disabled
************************************************************
Info: update em.

compile timing update complete          CPU:    71 s (  0.02 hr )  ELAPSE:    62 s (  0.02 hr )  MEM-PEAK:  1150 MB

compile initial QoR
___________________
Scenario Mapping Table
1: FUNC_Fast
2: FUNC_Slow
3: FUNC_Typical

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0000     0.0000      0        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage     CellEMV
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0  167043488           0
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 110922.039           0
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 1588080.25           0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt     CellEMV
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  167043488      3300.87       5378         13        286           0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

compile initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
compile initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  167043488      3300.87       5378
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 2 threads
compile initialization complete         CPU:    76 s (  0.02 hr )  ELAPSE:    64 s (  0.02 hr )  MEM-PEAK:  1150 MB
compile optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0100 seconds to build cellmap data
INFO: creating 41(r) x 76(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (picorv32/place): 3116
INFO: creating 41(r) x 76(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (picorv32/place): 3116
Total 0.0342 seconds to load 6680 cell instances into cellmap, 5355 cells are off site row
Moveable cells: 5378; Application fixed cells: 0; Macro cells: 0; User fixed cells: 1302
Average cell width 1.0230, cell height 0.6000, cell area 0.6138 for total 5378 placed and application fixed cells
Information: Starting compile_fusion / initial_opto / Optimization (1) (FLW-8000)
Information: Time: 2025-07-30 14:34:57 / Session:  00:01:07 / Command:  00:00:59 / CPU:  00:01:16 / Memory: 1220 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / initial_opto / Optimization (1) / Timing Optimization (FLW-8000)
Information: Time: 2025-07-30 14:34:57 / Session:  00:01:07 / Command:  00:00:59 / CPU:  00:01:16 / Memory: 1220 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Disable clock slack update for ideal clocks
 Iter  1                                             0.01        0.01         -         -       3273.26  155232816.00        5378              0.02      1247
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
 Iter  1                                             0.00        0.00         -         -       3273.48  155262944.00        5378              0.02      1270
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
 Iter  1                                             0.00        0.00         -         -       3273.48  155262944.00        5378              0.02      1280
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         0       3273.48           -        5378              0.02      1280
Information: Ending   compile_fusion / initial_opto / Optimization (1) / Timing Optimization (FLW-8001)
Information: Time: 2025-07-30 14:34:58 / Session:  00:01:09 / Command:  00:01:01 / CPU:  00:01:18 / Memory: 1280 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         0       3273.48           -        5378              0.02      1280
Information: Ending   compile_fusion / initial_opto / Optimization (1) (FLW-8001)
Information: Time: 2025-07-30 14:34:58 / Session:  00:01:09 / Command:  00:01:01 / CPU:  00:01:18 / Memory: 1280 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
----------------------------------------------------------------
running create_placement
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario FUNC_Slow timingCorner Slow.  Using corner Fast for worst leakage corner. (OPT-078)
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Information: Nominal = 0.0056185  Design MT = inf  Target = 0.0338329  MaxRC = 0.022324 Fast Target = 0.011791 (OPT-081)
nplLib: default vr hor dist = 322
nplLib: default vr ver dist = 322
nplLib: default vr buf size = 2
nplLib: default vr buf size = 1
Placer using max_unbuffered_distance = 321.97

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :	 true                

Start transferring placement data.
Added 0 bounds for preserving balanced registers
****** Net weight manager: report ******
Weights included: Timing  
Number of nets with non-default weights: 5897
Timing factor = 1
Non-default weight range: (0.910635, 2.73191)
                             Min         Max         Avg       Stdev        Skew
     Timing Weights     0.910635     2.73191           1    0.322068     3.97577
      Final Weights     0.910635     2.73191           1    0.322068     3.97577
Information: Automatic repeater spreading is enabled.
Information: The net parasitics of block picorv32 are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 2 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
Information: Coarse placer wire length estimate = 75923.6
Information: Coarse placer active wire length estimate = 0
Information: Coarse placer weighted wire length estimate = 74597.4
Information: Extraction observers are detached as design net change threshold is reached.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Typical'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Fast'. (OPT-909)
----------------------------------------------------------------
Information: Starting compile_fusion / initial_opto / Timing and Congestion Driven Placement (FLW-8000)
Information: Time: 2025-07-30 14:35:00 / Session:  00:01:10 / Command:  00:01:02 / CPU:  00:01:20 / Memory: 1285 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 5 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
----------------------------------------------------------------
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Current block utilization is '0.41680', effective utilization is '0.46173'. (OPT-055)
chip utilization before DTDP: 0.46
Start Timing-driven placement
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0109 seconds to build cellmap data
Snapped 5378 standard cells to the nearest cellrow to improve the accuracy of congestion analysis. 2 cells remain unaligned.
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 4787 
Printing options for 'route.common.*'
common.clock_topology                                   :	 normal              
common.single_connection_to_pins                        :	 off                 

Printing options for 'route.global.*'
global.crosstalk_driven                                 :	 false               
global.deterministic                                    :	 on                  
global.timing_driven                                    :	 false               

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
NEX(Warning): extract.rc_techfile_for_diode_mode_26_thickness not set, will igonre it
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.074 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.074" & "wire/via-up 0.078". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.060 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.078" & "wire/via-up 0.060". (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.125" & "wire/via-up 0.100". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.100" & "wire/via-up 0.107". (ZRT-026)
Wire on layer (M8) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.107" & "wire/via-up 0.135". (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.135" & "wire/via-up 1.570". (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL default pitch 4.000 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 4.500" & "wire/via-up 4.000". (ZRT-026)
Transition layer name: M7(6)
Transition layer name: M8(7)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Warning: Cell ctmi_15113 is placed overlapping with other cells at {{53.470 23.000} {54.136 23.600}}. (ZRT-763)
Warning: Cell count_instr_reg[50] is placed overlapping with other cells at {{85.142 9.800} {87.214 10.400}}. (ZRT-763)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   46  Alloctr   47  Proc  -32 
[End of Read DB] Total (MB): Used   53  Alloctr   54  Proc 4755 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,135.87um,72.40um)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M2, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.06um
layer M3, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M4, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M5, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M6, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M7, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M8, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M9, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer MRDL, dir Hor, min width = 2um, min space = 2um pitch = 4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   55  Alloctr   55  Proc 4755 
Net statistics:
Total number of nets     = 5900
Number of nets to route  = 5895
4 nets are fully connected,
 of which 4 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Build All Nets] Total (MB): Used   60  Alloctr   61  Proc 4755 
Net length statistics: 
Net Count(Ignore Fully Rted) 5896, Total Half Perimeter Wire Length (HPWL) 64782 microns
HPWL   0 ~   50 microns: Net Count     5600	Total HPWL        38535 microns
HPWL  50 ~  100 microns: Net Count      211	Total HPWL        15258 microns
HPWL 100 ~  200 microns: Net Count       84	Total HPWL        10783 microns
HPWL 200 ~  300 microns: Net Count        1	Total HPWL          207 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Average gCell capacity  1.58	 on layer (1)	 M1
Average gCell capacity  8.96	 on layer (2)	 M2
Average gCell capacity  7.70	 on layer (3)	 M3
Average gCell capacity  5.82	 on layer (4)	 M4
Average gCell capacity  5.27	 on layer (5)	 M5
Average gCell capacity  4.75	 on layer (6)	 M6
Average gCell capacity  4.27	 on layer (7)	 M7
Average gCell capacity  6.03	 on layer (8)	 M8
Average gCell capacity  6.00	 on layer (9)	 M9
Average gCell capacity  0.13	 on layer (10)	 MRDL
Average number of tracks per gCell 8.13	 on layer (1)	 M1
Average number of tracks per gCell 10.07	 on layer (2)	 M2
Average number of tracks per gCell 8.13	 on layer (3)	 M3
Average number of tracks per gCell 6.04	 on layer (4)	 M4
Average number of tracks per gCell 6.01	 on layer (5)	 M5
Average number of tracks per gCell 6.04	 on layer (6)	 M6
Average number of tracks per gCell 6.01	 on layer (7)	 M7
Average number of tracks per gCell 6.04	 on layer (8)	 M8
Average number of tracks per gCell 6.01	 on layer (9)	 M9
Average number of tracks per gCell 0.15	 on layer (10)	 MRDL
Number of gCells = 271200
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Congestion Map] Total (MB): Used   64  Alloctr   65  Proc 4755 
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   65  Alloctr   66  Proc 4755 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used   11  Alloctr   11  Proc    0 
[End of Build Data] Total (MB): Used   65  Alloctr   66  Proc 4755 
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc  124 
[End of Blocked Pin Detection] Total (MB): Used  169  Alloctr  170  Proc 4880 
Information: Using 2 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~271.0000um (451 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Initial Routing] Total (MB): Used  173  Alloctr  174  Proc 4880 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =   600 Max = 7 GRCs =   828 (1.53%)
Initial. H routing: Overflow =   351 Max = 7 (GRCs =  2) GRCs =   356 (1.31%)
Initial. V routing: Overflow =   249 Max = 3 (GRCs =  7) GRCs =   472 (1.74%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =   350 Max = 7 (GRCs =  2) GRCs =   353 (1.30%)
Initial. M3         Overflow =   249 Max = 3 (GRCs =  7) GRCs =   472 (1.74%)
Initial. M4         Overflow =     0 Max = 1 (GRCs =  3) GRCs =     3 (0.01%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 74367.48
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 22047.14
Initial. Layer M3 wire length = 27342.93
Initial. Layer M4 wire length = 17150.81
Initial. Layer M5 wire length = 5212.47
Initial. Layer M6 wire length = 2614.13
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 41604
Initial. Via VIA1_Base count = 15538
Initial. Via VIA2_Base count = 22556
Initial. Via VIA34SQ_C count = 2581
Initial. Via VIA4SQ count = 852
Initial. Via VIA5SQ_C count = 77
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Wed Jul 30 14:35:01 2025
Number of partitions: 2 (2 x 1)
Size of partitions: 128 gCells x 120 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 2 (2 x 1)
Size of partitions: 128 gCells x 120 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  173  Alloctr  174  Proc 4880 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     2 Max = 1 GRCs =     5 (0.01%)
phase1. H routing: Overflow =     2 Max = 1 (GRCs =  5) GRCs =     5 (0.02%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     2 Max = 1 (GRCs =  5) GRCs =     5 (0.02%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 74592.13
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 21070.42
phase1. Layer M3 wire length = 25998.01
phase1. Layer M4 wire length = 18213.58
phase1. Layer M5 wire length = 6576.46
phase1. Layer M6 wire length = 2715.42
phase1. Layer M7 wire length = 15.13
phase1. Layer M8 wire length = 3.12
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 42753
phase1. Via VIA1_Base count = 15536
phase1. Via VIA2_Base count = 22566
phase1. Via VIA34SQ_C count = 3265
phase1. Via VIA4SQ count = 1273
phase1. Via VIA5SQ_C count = 105
phase1. Via VIA67SQ_C count = 6
phase1. Via VIA78SQ_C count = 2
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used  119  Alloctr  120  Proc  124 
[End of Whole Chip Routing] Total (MB): Used  173  Alloctr  174  Proc 4880 

Congestion utilization per direction:
Average vertical track utilization   =  9.83 %
Peak    vertical track utilization   = 53.85 %
Average horizontal track utilization = 12.19 %
Peak    horizontal track utilization = 59.09 %

[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used  115  Alloctr  116  Proc  124 
[End of Global Routing] Total (MB): Used  169  Alloctr  170  Proc 4880 
Updating the database ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -50  Alloctr  -51  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   36  Proc 4880 
time.estimate_sized_nets true
Doing RDE Capture
Information: Design picorv32 has 5900 nets, 5895 global routed, 0 detail routed. (NEX-024)
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/place.design'. (TIM-125)

RDE Information
RDE Design         : picorv32.dlib:picorv32/place.design
RDE Module         : picorv32
RDE TechName       : minTLU
RDE Version        : 1.90
Product Version    : fc W-2024.09-SP2 Nov 25, 2024
No. of Res Corners : 3
No. of Cap Corners : 3
RDE Capture Stage  : NONE
RDE Capture DB     : GR
Max layer ID       : 10
Max via layer ID   : 9
DB1                : 10000
gCell Size         : 2.3375 um
Merge Fanout       : 1
Via Model          : 3
large Gcell Grid   : 0
Disable clock capture       : 1
RDE congestion map          : (-8320, -3870 -> 1367060, 722870)
RDE Effort Level            : medium
RDE Layer Length Adjustment : false
RDE from                    : CAPTURE
Using per-layer congestion maps for congestion reduction.
Information: 0.03% of design has horizontal routing density above target_routing_density of 0.80.
Information: 2.61% of design has vertical routing density above target_routing_density of 0.80.
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Completed transferring placement data.
Running placement using 2 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.65, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 100% done.
Information: Reducing cell density for 16.7% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.435 to 0.440. (PLACE-030)
Completed Timing-driven placement, Elapsed time =   0: 0: 2 
Moved 0 out of 6680 cells, ratio = 0.000000
----------------------------------------------------------------
----------------------------------------------------------------
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Start Timing-driven placement
Information: RDE mode is turned on. (TIM-124)
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/place.design'. (TIM-125)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario FUNC_Slow timingCorner Slow.  Using corner Fast for worst leakage corner. (OPT-078)
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Information: Nominal = 0.0056185  Design MT = inf  Target = 0.0338329  MaxRC = 0.022324 Fast Target = 0.011791 (OPT-081)
nplLib: default vr hor dist = 322
nplLib: default vr ver dist = 322
nplLib: default vr buf size = 2
nplLib: default vr buf size = 1
Placer using max_unbuffered_distance = 321.97

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :	 true                

Information: Activity propagation will be performed for scenario FUNC_Fast.
Information: Doing activity propagation for mode 'FUNC' and corner 'Fast' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario FUNC_Fast (POW-052)
Information: Running switching activity propagation with 2 threads!

 **** Information : No. of simulation cycles = 7 ****
Information: Propagated activity on scenario FUNC_Slow identical to that on FUNC_Fast (POW-006)
Information: Timer-derived activity data is cached on scenario FUNC_Slow (POW-052)
Information: Propagated activity on scenario FUNC_Typical identical to that on FUNC_Fast (POW-006)
Information: Timer-derived activity data is cached on scenario FUNC_Typical (POW-052)
****** eLpp estimated wire length 
9.55234% of the net wire length are clock nets
31.4324% of the clock net wire length has no activity
Clock net wire length: 7.14608e+07
Total net wire length: 7.48098e+08
****** eLpp weights (with caps) (no lengths)
Number of nets: 5897, of which 5845 non-clock nets
Number of nets with 0 toggle rate: 1558 (26.4202%)
Max toggle rate = 1.66667, average toggle rate = 0.00954389
Max non-clock toggle rate = 0.449756
eLpp weight range = (0, 78.7125)
*** 3 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  Timing  
Number of nets with non-default weights: 5897
Amt power = 0.1
Timing factor = 1
Non-default weight range: (0.819471, 8.69072)
                             Min         Max         Avg       Stdev        Skew
       Toggle Rates            0     1.66667  0.00954389   0.0607555     19.9706
      Power Weights            0     78.7125    0.450734     2.86933     19.9706
     Timing Weights     0.910523     2.73157           1    0.324407     3.97282
      Final Weights     0.819471     8.69072    0.945073    0.409385     8.10036
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
DTDP placement: scenario=FUNC_Slow
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Information: The net parasitics of block picorv32 are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 2 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.65, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 50% done.
coarse place 67% done.
coarse place 83% done.
coarse place 100% done.
Information: Coarse placer wire length estimate = 69402.9
Information: Coarse placer active wire length estimate = 1312.13
Information: Coarse placer weighted wire length estimate = 71352.2
Information: Extraction observers are detached as design net change threshold is reached.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Completed Timing-driven placement, Elapsed time =   0: 0: 2 
Moved 5378 out of 6680 cells, ratio = 0.805090
Total displacement = 17491.482422(um)
Max displacement = 21.363899(um), clock_gate_mem_rdata_q_reg (120.958000, 23.417801, 0) => (129.246002, 36.493698, 0)
Displacement histogram:
  0 ~  10% cells displacement <=      1.14(um)
  0 ~  20% cells displacement <=      1.73(um)
  0 ~  30% cells displacement <=      2.16(um)
  0 ~  40% cells displacement <=      2.56(um)
  0 ~  50% cells displacement <=      2.98(um)
  0 ~  60% cells displacement <=      3.45(um)
  0 ~  70% cells displacement <=      4.02(um)
  0 ~  80% cells displacement <=      4.62(um)
  0 ~  90% cells displacement <=      5.60(um)
  0 ~ 100% cells displacement <=     21.36(um)
----------------------------------------------------------------
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0103 seconds to build cellmap data
Snapped 5378 standard cells to the nearest cellrow to improve the accuracy of congestion analysis. 2 cells remain unaligned.
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       3273.48           -        5378              0.02      1409
Information: Ending   compile_fusion / initial_opto / Timing and Congestion Driven Placement (FLW-8001)
Information: Time: 2025-07-30 14:35:05 / Session:  00:01:15 / Command:  00:01:07 / CPU:  00:01:26 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / initial_opto / Scan Reordering (FLW-8000)
Information: Time: 2025-07-30 14:35:05 / Session:  00:01:15 / Command:  00:01:07 / CPU:  00:01:26 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Warning: SCANDEF based Optimization skipped: No ScanDEF chains found. (DFT-1991)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       3273.48           -        5378              0.02      1409
Information: Ending   compile_fusion / initial_opto / Scan Reordering (FLW-8001)
Information: Time: 2025-07-30 14:35:05 / Session:  00:01:15 / Command:  00:01:07 / CPU:  00:01:26 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Structural Congestion Optimization technology (Post-DTDP SCO) has been enabled. (SCO-0001)
Information: Enabling light RDE (FLW-5761)
Information: Enabling light RDE flow Mode (FLW-5761)
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/place.design'. (TIM-125)
Information: Starting compile_fusion / initial_opto / Optimization (2) (FLW-8000)
Information: Time: 2025-07-30 14:35:05 / Session:  00:01:16 / Command:  00:01:07 / CPU:  00:01:27 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       3273.48           -        5378              0.02      1409
Information: Ending   compile_fusion / initial_opto / Optimization (2) (FLW-8001)
Information: Time: 2025-07-30 14:35:06 / Session:  00:01:16 / Command:  00:01:08 / CPU:  00:01:28 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / initial_opto / Scan Synthesis (FLW-8000)
Information: Time: 2025-07-30 14:35:06 / Session:  00:01:16 / Command:  00:01:08 / CPU:  00:01:28 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       3273.48           -        5378              0.02      1409
Information: Ending   compile_fusion / initial_opto / Scan Synthesis (FLW-8001)
Information: Time: 2025-07-30 14:35:06 / Session:  00:01:16 / Command:  00:01:08 / CPU:  00:01:28 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / initial_opto / DRC Optimization (FLW-8000)
Information: Time: 2025-07-30 14:35:06 / Session:  00:01:16 / Command:  00:01:08 / CPU:  00:01:28 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
min assign layer = M4
max assign layer = M9
Corner Scaling is off, multiplier is 1.000000
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0103 seconds to build cellmap data
INFO: creating 41(r) x 76(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (picorv32/place): 3116
INFO: creating 41(r) x 76(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (picorv32/place): 3116
Total 0.0337 seconds to load 6680 cell instances into cellmap, 2 cells are off site row
Moveable cells: 5378; Application fixed cells: 0; Macro cells: 0; User fixed cells: 1302
Average cell width 1.0145, cell height 0.6000, cell area 0.6087 for total 5378 placed and application fixed cells
Information: timingScenario FUNC_Slow timingCorner Slow.  Using corner Fast for worst leakage corner. (OPT-078)
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Information: Nominal = 0.0056185  Design MT = inf  Target = 0.0338329  MaxRC = 0.022324 Fast Target = 0.011791 (OPT-081)
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
Using layer M4 for buffering distances in roi (originally M4)
GRE layer bins: None, M4
Found 1 buffer-tree drivers

Roi-HfsDrc SN: 1798569713 435980330 0 67108865 (300.000000)

Processing Buffer Trees Incrementally (ROI) ... 

    [1]  10% ...
    [1] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            0            1
  Inverters:            0            0
------------ ------------ ------------
      Total:            0            1
------------ ------------ ------------

Number of Drivers Sized: 1 [100.00%]

                      P: 1 [100.00%]
                      N: 0 [0.00%]

Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 0.32 sec ELAPSE 0 hr : 0 min : 0.27 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 1442972 K / inuse 1330092 K
Information: Result of compile_fusion / initial_opto / DRC Optimization (FLW-8500)
Information: Top 10 transition violators after high fanout synthesis (HFS-1000)
Slack     Fanout  Scenario    Driver                                                       

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         0       3273.97  155481808.00        5379              0.02      1409
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         0       3273.97           -        5379              0.02      1409
Information: Ending   compile_fusion / initial_opto / DRC Optimization (FLW-8001)
Information: Time: 2025-07-30 14:35:06 / Session:  00:01:17 / Command:  00:01:08 / CPU:  00:01:28 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / initial_opto / Incremental High Fanout Synthesis (FLW-8000)
Information: Time: 2025-07-30 14:35:06 / Session:  00:01:17 / Command:  00:01:08 / CPU:  00:01:28 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0104 seconds to build cellmap data
INFO: creating 41(r) x 76(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (picorv32/place): 3116
INFO: creating 41(r) x 76(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (picorv32/place): 3116
Total 0.0323 seconds to load 6681 cell instances into cellmap, 2 cells are off site row
Moveable cells: 5379; Application fixed cells: 0; Macro cells: 0; User fixed cells: 1302
Average cell width 1.0144, cell height 0.6000, cell area 0.6087 for total 5379 placed and application fixed cells
Warning: Skipping pin mem_rdata_word_reg[25]/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin mem_rdata_word_reg[24]/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin mem_rdata_word_reg[23]/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin mem_rdata_word_reg[22]/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin mem_rdata_word_reg[21]/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin mem_rdata_word_reg[20]/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin mem_rdata_word_reg[19]/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin mem_rdata_word_reg[18]/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin mem_rdata_word_reg[17]/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin mem_rdata_word_reg[16]/VDD. Reason - Power/Ground pin. (OPT-069)
Note - message 'OPT-069' limit (10) exceeded. Remainder will be suppressed.
INFO: total number of constant pins: 3267
INFO: constant pins which are scan-pins: 3110
INFO: constant pins that are not scan-pins: 157
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         0       3361.88           -        5559              0.02      1409
Information: Ending   compile_fusion / initial_opto / Incremental High Fanout Synthesis (FLW-8001)
Information: Time: 2025-07-30 14:35:06 / Session:  00:01:17 / Command:  00:01:09 / CPU:  00:01:28 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / initial_opto / Optimization (3) (FLW-8000)
Information: Time: 2025-07-30 14:35:06 / Session:  00:01:17 / Command:  00:01:09 / CPU:  00:01:28 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Disable clock slack update for ideal clocks
 Iter  1                                             0.00        0.00         -         -       3361.88  157068032.00        5559              0.02      1409
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Starting compile_fusion / initial_opto / Optimization (3) / Macro Skewing (FLW-8000)
Information: Time: 2025-07-30 14:35:07 / Session:  00:01:17 / Command:  00:01:09 / CPU:  00:01:29 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         0       3361.88  157068032.00        5559              0.02      1409
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         0       3361.88           -        5559              0.02      1409
Information: Ending   compile_fusion / initial_opto / Optimization (3) / Macro Skewing (FLW-8001)
Information: Time: 2025-07-30 14:35:07 / Session:  00:01:17 / Command:  00:01:09 / CPU:  00:01:29 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         0       3361.88  157068032.00        5559              0.02      1409
Information: Result of compile_fusion / initial_opto / Clock Gate Re-structuring (FLW-8500)
--------------------------------------------------------------------------------
|                             Clock Gating Options                             |
--------------------------------------------------------------------------------
|         Objects         |    Minimum Bitwidth     |      Maximum Fanout      |
--------------------------+-------------------------+---------------------------
|   top-level (design)    |          3 (d)          |      Unlimited (d)       |
--------------------------------------------------------------------------------

Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 19
---------------------------------------------------------------------------------------------
                          Tool Gated Register Summary                                        
---------------------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent | % of Gated 
                                    | Clock Gates |                | Bitwidth   | Bits       
---------------------------------------------------------------------------------------------
Regular Clock Gating                |          51 |           1475 |       1475 |    94.86%
---------------------------------------------------------------------------------------------
--------------------------------------------------------------------------------
                 Regular Clock Gating Ungated Register Summary                  
--------------------------------------------------------------------------------
 Ungated Reason                                            | Count | Bitwidth   
--------------------------------------------------------------------------------
 Enable is Constant One.                                   |    74 |       74
 Minimum Bitwidth Not Met.                                 |     6 |        6
 Not Processed.                                            |    68 |       68
--------------------------------------------------------------------------------
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Information: Starting compile_fusion / initial_opto / Optimization (3) / Timing Optimization (FLW-8000)
Information: Time: 2025-07-30 14:35:08 / Session:  00:01:19 / Command:  00:01:11 / CPU:  00:01:30 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / initial_opto / Optimization (3) / Timing Optimization / Clock and Data Optimization (FLW-8000)
Information: Time: 2025-07-30 14:35:08 / Session:  00:01:19 / Command:  00:01:11 / CPU:  00:01:30 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0101 seconds to build cellmap data
INFO: creating 41(r) x 76(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (picorv32/place): 3116
INFO: creating 41(r) x 76(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (picorv32/place): 3116
Total 0.0338 seconds to load 6861 cell instances into cellmap, 2 cells are off site row
Moveable cells: 5559; Application fixed cells: 0; Macro cells: 0; User fixed cells: 1302
Average cell width 1.0079, cell height 0.6000, cell area 0.6048 for total 5559 placed and application fixed cells
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Typical'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Fast'. (OPT-909)
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
Information: CCD will use corner Slow for honoring max prepone/postpone limits
Uskew Characterizer: corner: Fast, scalingFactor: 0.592
Uskew Characterizer: corner: Slow, scalingFactor: 1.000
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
@ CG solver holdWeight = 0.500000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 400.000000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Fast'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       3361.88           -        5559              0.02      1409
Information: Ending   compile_fusion / initial_opto / Optimization (3) / Timing Optimization / Clock and Data Optimization (FLW-8001)
Information: Time: 2025-07-30 14:35:12 / Session:  00:01:22 / Command:  00:01:14 / CPU:  00:01:35 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       3361.88           -        5559              0.02      1409
Information: Ending   compile_fusion / initial_opto / Optimization (3) / Timing Optimization (FLW-8001)
Information: Time: 2025-07-30 14:35:12 / Session:  00:01:22 / Command:  00:01:14 / CPU:  00:01:35 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       3361.88           -        5559              0.02      1409
Information: Ending   compile_fusion / initial_opto / Optimization (3) (FLW-8001)
Information: Time: 2025-07-30 14:35:12 / Session:  00:01:22 / Command:  00:01:14 / CPU:  00:01:35 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Scenario FUNC_Fast is cellEm
CTS Cell EM initialization finished
Info: update em.
Information: Activity propagation will be performed for scenario FUNC_Fast.
Information: Doing activity propagation for mode 'FUNC' and corner 'Fast' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario FUNC_Fast (POW-052)
Information: Running switching activity propagation with 2 threads!

 **** Information : No. of simulation cycles = 7 ****
Information: Propagated activity on scenario FUNC_Slow identical to that on FUNC_Fast (POW-006)
Information: Timer-derived activity data is cached on scenario FUNC_Slow (POW-052)
Information: Propagated activity on scenario FUNC_Typical identical to that on FUNC_Fast (POW-006)
Information: Timer-derived activity data is cached on scenario FUNC_Typical (POW-052)
Information: Activity for scenario FUNC_Fast was cached, no propagation required. (POW-005)
Information: Activity for scenario FUNC_Slow was cached, no propagation required. (POW-005)
Information: Activity for scenario FUNC_Typical was cached, no propagation required. (POW-005)
Scenario FUNC_Fast is cellEm
CTS Cell EM initialization finished
Info: update em.
Information: Activity for scenario FUNC_Fast was cached, no propagation required. (POW-005)
Information: Activity for scenario FUNC_Slow was cached, no propagation required. (POW-005)
Information: Activity for scenario FUNC_Typical was cached, no propagation required. (POW-005)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Typical'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Fast'. (OPT-909)
Information: The net parasitics of block picorv32 are cleared. (TIM-123)
Information: Timer using 2 threads
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
Scenario FUNC_Fast is cellEm
CTS Cell EM initialization finished
Information: RDE mode is turned on. (TIM-124)
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/place.design'. (TIM-125)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
Smart Arc Optimization:                    disabled
************************************************************
Info: update em.
Information: Activity for scenario FUNC_Fast was cached, no propagation required. (POW-005)
Information: Activity for scenario FUNC_Slow was cached, no propagation required. (POW-005)
Information: Activity for scenario FUNC_Typical was cached, no propagation required. (POW-005)
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
Information: CCD will use corner Slow for honoring max prepone/postpone limits
Information: Useful skew copied/scaled 484 balance points and 484 clock latencies. (CCD-103)

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.

DEBUG FLOWMSGPRINTER: HANDLER IS NULL

DEBUG FLOWMSGPRINTER: HANDLER IS NULL

DEBUG FLOWMSGPRINTER: HANDLER IS NULL
INFO: Skipping FTB cleanup in end of npo flow.
Enable dominated scenarios
Co-efficient Ratio Summary:
compile command statistics  CPU=35 sec (0.01 hr) ELAPSED=24 sec (0.01 hr) MEM-PEAK=1.376 GB
INFO: compile_fusion is running in balanced flow mode
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
INFO: disable CRPR-based timing. 
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (1308740 674000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario FUNC_Fast pathgroup **clock_gating_default**
Target path group: scenario FUNC_Slow pathgroup **clock_gating_default**
Target path group: scenario FUNC_Typical pathgroup **clock_gating_default**
Information: CCD will use corner Slow for honoring max prepone/postpone limits
Information: Useful skew copied/scaled 0 balance points and 0 clock latencies. (CCD-103)

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.

Information: The net parasitics of block picorv32 are cleared. (TIM-123)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion command begin                   CPU:   107 s (  0.03 hr )  ELAPSE:    87 s (  0.02 hr )  MEM-PEAK:  1409 MB
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/place.design'. (TIM-125)
Info: update em.

Compile-fusion timing update complete          CPU:   108 s (  0.03 hr )  ELAPSE:    87 s (  0.02 hr )  MEM-PEAK:  1409 MB

Compile-fusion initial QoR
__________________________
Scenario Mapping Table
1: FUNC_Fast
2: FUNC_Slow
3: FUNC_Typical

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0000     0.0000      0        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage     CellEMV
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0  155439152           0
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 104524.484           0
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 1481073.50           0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt     CellEMV
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  155439152      3361.88       5559         14        286           0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  155439152      3361.88       5559
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 2 threads
Compile-fusion initialization complete         CPU:   113 s (  0.03 hr )  ELAPSE:    90 s (  0.02 hr )  MEM-PEAK:  1409 MB
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Information: Starting compile_fusion / initial_opto / Optimization (4) (FLW-8000)
Information: Time: 2025-07-30 14:35:19 / Session:  00:01:29 / Command:  00:01:21 / CPU:  00:01:47 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00      0.00         -       3361.88  155439152.00        5559              0.03      1409
Information: Ending   compile_fusion / initial_opto / Optimization (4) (FLW-8001)
Information: Time: 2025-07-30 14:35:19 / Session:  00:01:30 / Command:  00:01:21 / CPU:  00:01:47 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)

Information: Starting compile_fusion / initial_opto / Optimization (5) (FLW-8000)
Information: Time: 2025-07-30 14:35:19 / Session:  00:01:30 / Command:  00:01:21 / CPU:  00:01:47 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0102 seconds to build cellmap data
INFO: creating 41(r) x 76(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (picorv32/place): 3116
INFO: creating 41(r) x 76(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (picorv32/place): 3116
Total 0.0363 seconds to load 6861 cell instances into cellmap, 2 cells are off site row
Moveable cells: 5559; Application fixed cells: 0; Macro cells: 0; User fixed cells: 1302
Average cell width 1.0079, cell height 0.6000, cell area 0.6048 for total 5559 placed and application fixed cells
Compile-fusion optimization Phase 5 Iter  1          0.00        0.00      0.00         -       3361.88  155439152.00        5559              0.03      1409
INFO: total number of constant pins: 3267
INFO: constant pins which are scan-pins: 3110
INFO: constant pins that are not scan-pins: 157
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 6 Iter  1          0.00        0.00      0.00         -       3382.39  157062720.00        5601              0.03      1409
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 7 Iter  1          0.00        0.00      0.00         -       3382.39  157062720.00        5601              0.03      1409
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 8 Iter  1          0.00        0.00      0.00         -       3382.39  157062720.00        5601              0.03      1409
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
bmap: stepx = stepy = 30000
creating bmap
DB units per micron : 10000
Compile-fusion optimization Phase 8 Iter  2          0.00        0.00      0.00         -       3382.39  157062720.00        5601              0.03      1409
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Compile-fusion optimization Phase 8 Iter  3          0.00        0.00      0.00         -       3382.39  157062720.00        5601              0.03      1409
Compile-fusion optimization Phase 8 Iter  4          0.00        0.00      0.00         -       3382.39  157062720.00        5601              0.03      1409
Compile-fusion optimization Phase 8 Iter  5          0.00        0.00      0.00         -       3382.39  157062720.00        5601              0.03      1409
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 9 Iter  1          0.00        0.00      0.00         -       3382.39  157062720.00        5601              0.03      1409
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 9 Iter  2          0.00        0.00      0.00         -       3382.39  157062720.00        5601              0.03      1409
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Compile-fusion optimization Phase 9 Iter  3          0.00        0.00      0.00         -       3382.39  157062720.00        5601              0.03      1409
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario FUNC_Fast pathgroup **clock_gating_default**
Target path group: scenario FUNC_Slow pathgroup **clock_gating_default**
Target path group: scenario FUNC_Typical pathgroup **clock_gating_default**
Information: CCD will use corner Slow for honoring max prepone/postpone limits
Uskew Characterizer: corner: Fast, scalingFactor: 0.592
Uskew Characterizer: corner: Slow, scalingFactor: 1.000
Uskew Characterizer: corner: Typical, scalingFactor: 0.760
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
@ CG solver holdWeight = 0.500000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 400.000000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Typical'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Fast'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 10 Iter  1         0.00        0.00      0.00         -       3382.39  157062720.00        5601              0.03      1409
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Disable clock slack update for ideal clocks
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_2' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_2'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_4' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_4'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_1'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_2'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_4'. (SQM-2004)
Warning: Found 8 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
8 sequential multibit library cells have missing sequential mapping relevant attributes
Use check_multibit_library command to identify these multibit library cells.
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Found 8 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
8 sequential multibit library cells have missing sequential mapping relevant attributes
Use check_multibit_library command to identify these multibit library cells.
Warning: Found 8 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
8 sequential multibit library cells have missing sequential mapping relevant attributes
Use check_multibit_library command to identify these multibit library cells.
Warning: Found 8 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
8 sequential multibit library cells have missing sequential mapping relevant attributes
Use check_multibit_library command to identify these multibit library cells.
Warning: Found 8 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
8 sequential multibit library cells have missing sequential mapping relevant attributes
Use check_multibit_library command to identify these multibit library cells.
Warning: Found 8 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
8 sequential multibit library cells have missing sequential mapping relevant attributes
Use check_multibit_library command to identify these multibit library cells.
Warning: Found 8 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
8 sequential multibit library cells have missing sequential mapping relevant attributes
Use check_multibit_library command to identify these multibit library cells.
Compile-fusion optimization Phase 11 Iter  1         0.00        0.00      0.00         -       3382.39  157062720.00        5601              0.03      1409
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Information: 102 out of 112 SQM-1061 messages were not printed due to limit 10 (after 'compile_fusion' at place.tcl:25) (MSG-3913)
Information: 81 out of 91 SQM-1067 messages were not printed due to limit 10 (after 'compile_fusion' at place.tcl:25) (MSG-3913)
Information: 51 out of 56 SQM-1079 messages were not printed due to limit 5 (after 'compile_fusion' at place.tcl:25) (MSG-3913)
Information: 46 out of 56 SQM-2004 messages were not printed due to limit 10 (after 'compile_fusion' at place.tcl:25) (MSG-3913)

Compile-fusion optimization Phase 12 Iter  1         0.00        0.00      0.00         -       3382.39  157062720.00        5601              0.03      1409
INFO: New Levelizer turned on
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Information: Skipping dirty design check since timing is met or no cells in design
Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 13 Iter  1         0.00        0.00      0.00         -       3382.39  157062720.00        5601              0.03      1409
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
bmap: stepx = stepy = 30000
creating bmap
DB units per micron : 10000
Compile-fusion optimization Phase 13 Iter  2         0.00        0.00      0.00         -       3382.39  157062720.00        5601              0.03      1409
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Compile-fusion optimization Phase 13 Iter  3         0.00        0.00      0.00         -       3382.39  157062720.00        5601              0.03      1409
Compile-fusion optimization Phase 13 Iter  4         0.00        0.00      0.00         -       3382.39  157062720.00        5601              0.03      1409
Compile-fusion optimization Phase 13 Iter  5         0.00        0.00      0.00         -       3382.39  157062720.00        5601              0.03      1409
Compile-fusion optimization Phase 13 Iter  6         0.00        0.00      0.00         -       3382.39  157062720.00        5601              0.03      1409
Compile-fusion optimization Phase 13 Iter  7         0.00        0.00      0.00         -       3382.39  157062720.00        5601              0.03      1409
Compile-fusion optimization Phase 13 Iter  8         0.00        0.00      0.00         -       3382.39  157062720.00        5601              0.03      1409
Compile-fusion optimization Phase 13 Iter  9         0.00        0.00      0.00         -       3382.39  157062720.00        5601              0.03      1409
Compile-fusion optimization Phase 13 Iter 10         0.00        0.00      0.00         -       3382.39  157062720.00        5601              0.03      1409
Compile-fusion optimization Phase 13 Iter 11         0.00        0.00      0.00         -       3382.39  157062720.00        5601              0.03      1409
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion optimization Phase 13 Iter 12         0.00        0.00      0.00         -       3382.39  157062720.00        5601              0.03      1409
Compile-fusion optimization Phase 13 Iter 13         0.00        0.00      0.00         -       3382.39  157062720.00        5601              0.03      1409
Compile-fusion optimization Phase 13 Iter 14         0.00        0.00      0.00         -       3382.39  157062720.00        5601              0.03      1409
Compile-fusion optimization Phase 13 Iter 15         0.00        0.00      0.00         -       3382.39  157062720.00        5601              0.03      1409
Compile-fusion optimization Phase 13 Iter 16         0.00        0.00      0.00         -       3382.39  157062720.00        5601              0.03      1409
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 14 Iter  1         0.00        0.00      0.00         -       3382.39  157062720.00        5601              0.03      1409
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 15 Iter  1         0.00        0.00      0.00         -       3381.90  156997008.00        5600              0.03      1409
INFO: New Levelizer turned on
Compile-fusion optimization Phase 15 Iter  2         0.00        0.00      0.00         -       3356.06  153903888.00        5600              0.03      1409
INFO: New Levelizer turned on
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 16 Iter  1         0.00        0.00      0.00         -       3349.36  153594224.00        5600              0.03      1409
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 17 Iter  1         0.00        0.00      0.00         -       3338.66  151742192.00        5600              0.03      1409
Compile-fusion optimization Phase 17 Iter  2         0.00        0.00      0.00         -       3338.66  151742192.00        5600              0.03      1409
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1.1', which is different from the scoped value '1.100000'). (FLW-2892)
Warning: Restoring scoped app option 'ropt.rutil_density_threshold' to original value 'unset' (from current value '1.1', which is different from the scoped value '1.100000'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 18 Iter  1         0.00        0.00      0.00         5       3315.70  150807792.00        5528              0.03      1409
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 19 Iter  1         0.00        0.00      0.00         5       3315.70  149671568.00        5528              0.03      1409
INFO: New Levelizer turned on
[ISR-TRACE] Potential Bucket: Pass 1  Index 0  #Total-cands    136 ( 3.60%) SumPotEst 0.00192813 (47.54%) 
[ISR-TRACE] Potential Bucket: Pass 1  Index 1  #Total-cands    301 ( 7.97%) SumPotEst 0.00139676 (34.44%) 
[ISR-TRACE] Potential Bucket: Pass 1  Index 2  #Total-cands    228 ( 6.04%) SumPotEst 0.00044855 (11.06%) 
[ISR-TRACE] Potential Bucket: Pass 1  Index 3  #Total-cands   3111 (82.39%) SumPotEst 0.00028228 ( 6.96%) 
[ISR-TRACE] Pass 1  Bucket 1  #Batches   59  #Initial-Cands    136  #PostFilter-Cands    136  #Comitted   41 (30.15%)
[ISR-TRACE] Pass 1  Bucket 2  #Batches   38  #Initial-Cands    301  #PostFilter-Cands    162  #Comitted   75 (46.30%)  #isDownsizable-filter   139
[ISR-TRACE] Pass 1    Filter stats     #static   #dynamic
[ISR-TRACE]            bufrem-filter       0 |      0 
[ISR-TRACE]          holdviol-filter       0 |      0 
[ISR-TRACE]     isDownsizable-filter       0 |    367 
[ISR-TRACE]            lowRoi-filter       0 |      0 
[ISR-TRACE]         ok-driver-filter    3297 |      0 
[ISR-TRACE]             slack-filter       0 |      0 

DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 20 Iter  1         0.00        0.00      0.00         5       3315.70  148964272.00        5528              0.03      1409
LAO is disable, refresh para
Information: The net parasitics of block picorv32 are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/place.design'. (TIM-125)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 21 Iter  1         0.00        0.00      0.00         5       3315.70  148964272.00        5528              0.03      1409
INFO: New Levelizer turned on
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 22 Iter  1         0.00        0.00      0.00         5       3315.70  148964272.00        5528              0.03      1409
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 23 Iter  1         0.00        0.00      0.00         5       3315.70  148964272.00        5528              0.03      1409
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
bmap: stepx = stepy = 30000
creating bmap
DB units per micron : 10000
Compile-fusion optimization Phase 23 Iter  2         0.00        0.00      0.00         5       3315.79  149015056.00        5528              0.03      1409
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Compile-fusion optimization Phase 23 Iter  3         0.00        0.00      0.00         5       3315.79  149015056.00        5528              0.03      1409
Compile-fusion optimization Phase 23 Iter  4         0.00        0.00      0.00         5       3315.79  149015056.00        5528              0.03      1409
Compile-fusion optimization Phase 23 Iter  5         0.00        0.00      0.00         5       3315.79  149015056.00        5528              0.03      1409
Compile-fusion optimization Phase 23 Iter  6         0.00        0.00      0.00         5       3315.79  149015056.00        5528              0.03      1409
Compile-fusion optimization Phase 23 Iter  7         0.00        0.00      0.00         5       3315.79  149015056.00        5528              0.03      1409
Compile-fusion optimization Phase 23 Iter  8         0.00        0.00      0.00         5       3315.79  149015056.00        5528              0.03      1409
Compile-fusion optimization Phase 23 Iter  9         0.00        0.00      0.00         5       3315.79  149015056.00        5528              0.03      1409
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Disable clock slack update for ideal clocks
INFO:  SEQ DEL WNS is protecting TNS
INFO:  SEQ DEL WNS is protecting TNS
Compile-fusion optimization Phase 24 Iter  1         0.00        0.00      0.00         5       3315.79  149015056.00        5528              0.03      1409
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 25 Iter  1         0.00        0.00      0.00         5       3315.79  149015056.00        5528              0.03      1409
INFO: New Levelizer turned on
Compile-fusion optimization Phase 25 Iter  2         0.00        0.00      0.00         5       3315.79  149015056.00        5528              0.03      1409
Compile-fusion optimization Phase 25 Iter  3         0.00        0.00      0.00         0       3316.24  149062720.00        5528              0.03      1409
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion optimization Phase 25 Iter  4         0.00        0.00      0.00         0       3316.24  149062720.00        5528              0.03      1409
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 26 Iter  1         0.00        0.00      0.00         0       3316.24  149062720.00        5528              0.03      1409
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00      0.00         0       3316.24  149062720.00        5528              0.03      1409
Information: Ending   compile_fusion / initial_opto / Optimization (5) (FLW-8001)
Information: Time: 2025-07-30 14:35:34 / Session:  00:01:45 / Command:  00:01:36 / CPU:  00:02:12 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)

Compile-fusion optimization Phase 28 Iter  1         0.00        0.00      0.00         0       3316.24  149062720.00        5528              0.03      1409
DEBUG FLOWMSGPRINTER: HANDLER IS NULL


Compile-fusion optimization complete                 0.00        0.00      0.00         0       3316.24  149062720.00        5528              0.03      1409
Information: The net parasitics of block picorv32 are cleared. (TIM-123)
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  46.589613209339  8.634621176543  0.781784540852  7.442084811238  3.181174649079  6.992250260832
4.646239500641  3.823702212269  3.871840296193  1.424294066690  9.687527899646  6.131807232944  1.465787932247  8.763589181122  1.911351036960  9.637341410942  85.557759588138  4.045332522064  5.020150216976  6.345885629962  1.220134395077  5.967847396778
6.224305671704  0.238797715000  3.284509589705  9.611151237147  0.128739689272  0.513551216982  7.835139826811  8.372519099733  3.443640824458  6.760973162271  88.337290564966  9.819225849786  1.487892987763  2.106394666767  9.078081926983  1.314288630187
8.805817928323  0.072343539122  6.270037326705  0.450494780240  3.928173631613  9.852544054410  0.210066110127  4.718589655457  0.746653063562  4.878808820782  73.015441984759  1.334418713436  0.279718672609  8.236529740626  1.425304346381  6.766529199187
4.740224950513  6.567966215027  5.706185626119  8.134461036181  4.723121071581  6.753657767486  0.418221079584  5.624697562041  7.273871193921  1.608673380650  53.564406594724  5.890578162915  8.439959548971  1.154903468601  4.924463820001  0.405169190953
4.590768921970  4.170951209159  0.006744354660  9.230842681426  9.005588346071  9.326522482444  6.379456735048  7.070545116827  1.601288871734  3.371851099395  77.404545361785  2.772911023908  2.637112216996  9.532708852994  6.656280909097  9.409795558072
6.136993113139  7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269582673  0.883342434938  3.292435021621  6.918317961214  39.921449311156  7.821378052840  1.416740456161  2.866939422019  5.692860203132  5.858445024802
5.513631359359  5.213535407563  4.512012804123  4.775181265300  0.522000417760  3.135331833872  4.650816448557  7.371884848373  1.125482936801  0.550338671494  27.128714123053  1.661328205503  7.011793181071  7.845257474711  0.998503747436  4.042327646769
7.943493242169  3.877015511999  8.999723005082  0.262507546850  3.017919614214  1.169627813033  4.141833553751  5.565094379098  9.360291367026  4.254590202092  13.160169847149  5.117074974004  4.047877227472  1.421982992074  0.044451741463  7.138041352498
4.361330991019  8.619745279820  6.103190282792  4.529562340725  9.547726936300  8.696336740310  3.784709364151  5.702741133615  6.476694424697  6.650523956592  25.570074189647  3.823122630794  8.324091710419  3.421606555657  8.038191330247  9.639287277774
4.187540401048  5.050000353317  9.565833784556  7.214754587289  4.454387461656  5.921217863901  7.937505874310  4.670800933986  3.439509851607  8.123964085274  57.789683238318  1.156377208920  2.250720932464  6.239501041382  3.702230869387  1.840296193142
4.294066690968  7.527899646613  1.807232944146  5.787932247876  3.589181122191  1.351036960963  7.341410942700  1.484438813840  4.500644403750  2.060531697663  50.580491962122  0.116023206827  7.847856878622  4.305672104023  8.797733600328  4.509589705961
1.151237147012  8.739689272051  3.551216982783  5.139826811837  2.519099733344  3.640824458676  0.973162271738  9.438536496698  1.999976175914  8.734708776321  11.099438767907  8.063654112462  4.288190287880  5.817929723007  2.343557722627  0.037326705045
0.494780240392  8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377260982  41.117040426142  5.386074471045  6.529659187474  0.224951813656  7.966233627570  6.185626119813
4.461036181472  3.121071581675  3.657767486041  8.221079584562  4.697562041727  3.871193921160  8.673380650488  6.823459472458  9.024093368484  3.949944897111  69.251480001492  4.445554936902  5.169650953459  0.768922270417  0.951227759000  6.744354660923
0.842681426648  5.588346072255  6.522482445950  9.456735348707  0.545116827160  1.288871734337  1.851099395627  0.837336178527  7.268389467726  3.765211699695  47.871661194665  6.262632852858  9.795018072613  6.993114439776  3.510090770962  5.254751594741
7.690064932906  9.371101704251  3.513581152013  6.269582973088  3.342434938329  2.435021621691  8.317961214242  2.527731115678  2.104082351914  1.628035216128  71.918791219569  2.842934602910  8.445576602551  3.631350659521  3.535423363451  2.012804123477
5.181265300738  2.000417761392  5.331833873444  0.816448857737  1.884848373112  5.482936801055  0.338671494124  2.254212305316  6.109007627270  1.123308707178  59.113120511099  8.585478906839  2.327198569794  3.493243469387  7.015537799899  9.723005082026
2.507546850054  7.919614215160  9.627813034468  1.833553051556  5.094379098936  0.291367026425  4.590202092084  6.499784714951  1.774674577340  4.731712347214  35.777919274004  4.433472933148  8.041804298436  1.330992319861  9.745295620610  3.190282792452
9.562340725605  7.726936300759  6.336740310268  4.709364451570  2.741133615647  6.694424697665  0.523956592108  7.480218964738  2.389440146383  2.453161841934  35.491572857803  8.173061717398  9.287729574418  7.540402348505  0.000379117956  5.833784556721
4.754587289196  4.387461656482  1.217863901683  7.505874610467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083046462  43.396068582370  2.212590857519  0.296645942429  4.066691268752  7.899662413180  7.232944146578
7.932247876009  9.181122191025  1.036960963624  1.410942000148  4.438813840450  0.644403750206  0.531697663458  8.422996212201  1.679507759678  4.739677662243  19.467121223879  7.715331898885  9.589257761115  1.237148312873  9.689298851355  1.216982783513
9.826811837251  9.099733344364  0.824458676097  3.162271738943  8.536496698199  9.976175914873  4.708776321063  9.326676790780  6.332698313142  8.863018588058  21.829828607234  3.539453196324  7.326257845049  4.780241692817  3.631639785254  4.054410021006
6.110127471858  9.655457074665  3.063562487880  8.820782685725  3.678475913341  8.263540902792  6.377260982365  2.834062614253  8.674638167665  2.919918547402  38.851018256796  6.215358049939  5.626661613446  1.036182772312  1.071507475365  7.767486041822
1.079584562469  7.562041727387  1.193921160867  3.380650488682  3.459472458902  4.093368484394  9.944897111549  0.206860149244  4.522000104051  6.919095345907  72.827142417095  1.209480623304  4.354112723084  2.681427200558  8.346097732652  2.482444637945
6.735048707054  5.116827160128  8.871734337185  1.099395627083  7.336178527726  8.389467726376  5.211699695327  0.745299466562  6.230909794097  9.555807261369  07.019301776351  0.072401585255  4.751046541769  0.064933520937  1.101729904351  3.581151966626
9.582673088334  2.434938329243  5.021621691831  7.961214242252  7.731115678210  4.082351914162  8.035616128669  3.802201956928  4.260313258584  4.502480255136  45.255521521353  5.407894074931  2.804675277518  1.265301352200  0.417786113533  1.833872465081
6.448557737188  4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  07.148331387701  5.511220412602  3.005534826250  7.546851601791  9.614230916962  7.813033414183
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/place.design'. (TIM-125)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion final QoR
________________________
Scenario Mapping Table
1: FUNC_Fast
2: FUNC_Slow
3: FUNC_Typical

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0000     0.0000      0        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage     CellEMV
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0  149062720           0
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 101439.438           0
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 1414905.25           0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt     CellEMV
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  149062720      3316.24       5528         13        268           0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  149062720      3316.24       5528

Compile-fusion command complete                CPU:   141 s (  0.04 hr )  ELAPSE:   107 s (  0.03 hr )  MEM-PEAK:  1409 MB
Compile-fusion command statistics  CPU=34 sec (0.01 hr) ELAPSED=20 sec (0.01 hr) MEM-PEAK=1.376 GB
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Information: Summary of UPF Cells (UPF-532)
*******************************************************************************
                            Summary of UPF Cells                               
*******************************************************************************
This is NOT a UPF design.
UPF is NOT loaded.
UPF is NOT committed.
-------------------------------------------------------------------------------
*******************************************************************************
                        End of Summary of UPF Cells                            
*******************************************************************************

Information: Runtime Summary (compile_fusion / initial_opto)  (FLW-9001)
----------------------------------------------------------------------------
     Elapse(Hr:Min:Sec)     Elapse(%)     Category
----------------------------------------------------------------------------
       00:00:00              0.1%         Optimization (1) 
       00:00:01              3.6%         Optimization (1)/Timing Optimization 
       00:00:05             11.1%         Timing and Congestion Driven Placement 
       00:00:00              0.0%         Scan Reordering 
       00:00:00              1.5%         Optimization (2) 
       00:00:00              0.0%         Scan Synthesis 
       00:00:00              0.8%         DRC Optimization 
       00:00:00              0.6%         Incremental High Fanout Synthesis 
       00:00:01              3.7%         Optimization (3) 
       00:00:00              0.2%         Optimization (3)/Macro Skewing 
       00:00:00              0.0%         Optimization (3)/Timing Optimization 
       00:00:03              7.5%         Optimization (3)/Timing Optimization/Clock and Data Optimization 
       00:00:00              0.1%         Optimization (4) 
       00:00:15             32.6%         Optimization (5) 
       00:00:17             38.2%         Other 
----------------------------------------------------------------------------
       00:00:46            100.0%         Total 
----------------------------------------------------------------------------

Host Options:
-------------
Max cores: 2

Machine Spec:
-------------
Intel(R) Core(TM) i5-14500 / 20 CPUs  
Sockets: 1, Cores: 14, HT/SMT, not-VM
----------------------------------------------------------------------------

Information: Ending   compile_fusion / initial_opto (FLW-8001)
Information: Time: 2025-07-30 14:35:36 / Session:  00:01:47 / Command:  00:01:39 / CPU:  00:02:15 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)

Information: >>>>>>> 14 unique error and warning message tags while observing compile_fusion / initial_opto: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:    55    56  5 SQM-1079  WARNING   Warning: Skipping check for single_bit_degenerate attribute ... (MSG-3032)
Information:    10    91 10 SQM-1067  WARNING   Warning: Mapping to scan cell 'SAEDRVT14_FSDPSYNRBQ_V2LP_2' ... (MSG-3032)
Information:    10   112 10 SQM-1061  WARNING   Warning: Cannot infer functionality of libcell 'saed14rvt_fr... (MSG-3032)
Information:    19     7 10 SQM-1053  WARNING   Warning: Found 8 multibit sequential library cells that have... (MSG-3032)
Information:     1     1  0 DFT-1991  WARNING   Warning: SCANDEF based Optimization skipped: No ScanDEF chai... (MSG-3032)
Information:    15    15  0 FLW-2892  WARNING   Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit... (MSG-3032)
Information:     1     1  0 ZRT-511   WARNING   Warning: Cell contains tie connections which are not connect... (MSG-3032)
Information:     7     7  0 ZRT-026   WARNING   Warning: Layer MRDL default pitch 4.000 may be too small to ... (MSG-3032)
Information:    10    10  0 OPT-069   WARNING   Warning: Skipping pin mem_rdata_word_reg[16]/VDD. Reason - P... (MSG-3032)
Information:     2     2  0 ZRT-763   WARNING   Warning: Cell count_instr_reg[50] is placed overlapping with... (MSG-3032)
Information:     2     2  0 CTS-038   WARNING   Warning: No clock routing rule is specified. (CTS-038)          (MSG-3032)
Information:     8     8  0 OPT-070   WARNING   Warning: Cannot find any default max transition constraint o... (MSG-3032)
Information:    20    16  5 LGL-050   WARNING   Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_DCAP_... (MSG-3032)
Information:    45    20  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:   205   348  5       14  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 348 error&warning MSGs observed during compile_fusion / initial_opto (MSG-3103)

INFO: compile_fusion is running in balanced flow mode
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
INFO: disable CRPR-based timing. 
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (1308740 674000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario FUNC_Fast pathgroup **clock_gating_default**
Target path group: scenario FUNC_Slow pathgroup **clock_gating_default**
Target path group: scenario FUNC_Typical pathgroup **clock_gating_default**
Information: CCD will use corner Slow for honoring max prepone/postpone limits
Information: Useful skew copied/scaled 0 balance points and 0 clock latencies. (CCD-103)

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / final_place (FLW-8000)
Information: Time: 2025-07-30 14:35:37 / Session:  00:01:48 / Command:  00:01:39 / CPU:  00:02:17 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
----------------------------------------------------------------------------------------------------------



Compile-fusion optimization Phase 4 Iter  1          0.00        0.00         -         -       3316.24  149062720.00        5528              0.03      1409


Information: Starting compile_fusion / final_place / Optimization (FLW-8000)
Information: Time: 2025-07-30 14:35:38 / Session:  00:01:48 / Command:  00:01:40 / CPU:  00:02:18 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)

Compile-fusion command begin                   CPU:   144 s (  0.04 hr )  ELAPSE:   109 s (  0.03 hr )  MEM-PEAK:  1409 MB
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
Info: update em.

Compile-fusion timing update complete          CPU:   144 s (  0.04 hr )  ELAPSE:   109 s (  0.03 hr )  MEM-PEAK:  1409 MB

Compile-fusion initial QoR
__________________________
Scenario Mapping Table
1: FUNC_Fast
2: FUNC_Slow
3: FUNC_Typical

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0000     0.0000      0        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage     CellEMV
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0  149062720           0
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 101439.438           0
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 1414905.25           0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt     CellEMV
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  149062720      3316.24       5528         13        268           0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  149062720      3316.24       5528
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 2 threads
Compile-fusion initialization complete         CPU:   149 s (  0.04 hr )  ELAPSE:   112 s (  0.03 hr )  MEM-PEAK:  1409 MB
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0109 seconds to build cellmap data
INFO: creating 41(r) x 76(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (picorv32/place): 3116
INFO: creating 41(r) x 76(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (picorv32/place): 3116
Total 0.0330 seconds to load 6830 cell instances into cellmap, 2 cells are off site row
Moveable cells: 5528; Application fixed cells: 0; Macro cells: 0; User fixed cells: 1302
Average cell width 0.9998, cell height 0.6000, cell area 0.5999 for total 5528 placed and application fixed cells
Compile-fusion optimization Phase 8 Iter  1          0.00        0.00      0.00         0       3316.24  149062720.00        5528              0.03      1409
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
bmap: stepx = stepy = 30000
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Compile-fusion optimization Phase 8 Iter  2          0.00        0.00      0.00         0       3316.24  149062720.00        5528              0.03      1409

Compile-fusion optimization Phase 9 Iter  1          0.00        0.00      0.00         0       3316.24  149062720.00        5528              0.03      1409

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00      0.00         0       3316.24  149062720.00        5528              0.03      1409
Information: Ending   compile_fusion / final_place / Optimization (FLW-8001)
Information: Time: 2025-07-30 14:35:42 / Session:  00:01:53 / Command:  00:01:45 / CPU:  00:02:26 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)

Information: Starting compile_fusion / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2025-07-30 14:35:42 / Session:  00:01:53 / Command:  00:01:45 / CPU:  00:02:26 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Compile-fusion optimization Phase 11 Iter  1         0.00        0.00      0.00         0       3316.24  149062720.00        5528              0.03      1409
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Start Timing-driven placement
Information: Disabling integrated legalization, because it requires that the advanced legalizer is enabled.
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0111 seconds to build cellmap data
Snapped 5528 standard cells to the nearest cellrow to improve the accuracy of congestion analysis. 2 cells remain unaligned.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 4916 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.timing_driven                                    :	 false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.074 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.074" & "wire/via-up 0.078". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.060 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.078" & "wire/via-up 0.060". (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.125" & "wire/via-up 0.100". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.100" & "wire/via-up 0.107". (ZRT-026)
Wire on layer (M8) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.107" & "wire/via-up 0.135". (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.135" & "wire/via-up 1.570". (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL default pitch 4.000 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 4.500" & "wire/via-up 4.000". (ZRT-026)
Transition layer name: M7(6)
Transition layer name: M8(7)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Warning: Cell placeoptlc_3254 is placed overlapping with other cells at {{5.296 5.600} {6.110 6.200}}. (ZRT-763)
Warning: Cell count_cycle_reg[57] is placed overlapping with other cells at {{103.420 6.800} {105.492 7.400}}. (ZRT-763)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   44  Alloctr   44  Proc  -16 
[End of Read DB] Total (MB): Used   51  Alloctr   52  Proc 4900 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,135.87um,72.40um)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M2, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.06um
layer M3, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M4, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M5, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M6, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M7, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M8, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M9, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer MRDL, dir Hor, min width = 2um, min space = 2um pitch = 4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   53  Alloctr   53  Proc 4900 
Net statistics:
Total number of nets     = 6049
Number of nets to route  = 6038
11 nets are fully connected,
 of which 11 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Build All Nets] Total (MB): Used   58  Alloctr   59  Proc 4900 
Net length statistics: 
Net Count(Ignore Fully Rted) 6038, Total Half Perimeter Wire Length (HPWL) 62154 microns
HPWL   0 ~   50 microns: Net Count     5773	Total HPWL        38692 microns
HPWL  50 ~  100 microns: Net Count      188	Total HPWL        13495 microns
HPWL 100 ~  200 microns: Net Count       77	Total HPWL         9967 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Average gCell capacity  1.58	 on layer (1)	 M1
Average gCell capacity  8.97	 on layer (2)	 M2
Average gCell capacity  7.70	 on layer (3)	 M3
Average gCell capacity  5.82	 on layer (4)	 M4
Average gCell capacity  5.27	 on layer (5)	 M5
Average gCell capacity  4.75	 on layer (6)	 M6
Average gCell capacity  4.27	 on layer (7)	 M7
Average gCell capacity  6.03	 on layer (8)	 M8
Average gCell capacity  6.00	 on layer (9)	 M9
Average gCell capacity  0.13	 on layer (10)	 MRDL
Average number of tracks per gCell 8.13	 on layer (1)	 M1
Average number of tracks per gCell 10.07	 on layer (2)	 M2
Average number of tracks per gCell 8.13	 on layer (3)	 M3
Average number of tracks per gCell 6.04	 on layer (4)	 M4
Average number of tracks per gCell 6.01	 on layer (5)	 M5
Average number of tracks per gCell 6.04	 on layer (6)	 M6
Average number of tracks per gCell 6.01	 on layer (7)	 M7
Average number of tracks per gCell 6.04	 on layer (8)	 M8
Average number of tracks per gCell 6.01	 on layer (9)	 M9
Average number of tracks per gCell 0.15	 on layer (10)	 MRDL
Number of gCells = 271200
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Congestion Map] Total (MB): Used   62  Alloctr   63  Proc 4900 
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   63  Alloctr   64  Proc 4900 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used   11  Alloctr   11  Proc    0 
[End of Build Data] Total (MB): Used   63  Alloctr   64  Proc 4900 
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  167  Alloctr  168  Proc 4900 
Information: Using 2 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~271.0000um (451 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Initial Routing] Total (MB): Used  171  Alloctr  173  Proc 4900 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =   719 Max = 7 GRCs =   959 (1.77%)
Initial. H routing: Overflow =   374 Max = 7 (GRCs =  1) GRCs =   392 (1.45%)
Initial. V routing: Overflow =   344 Max = 4 (GRCs =  2) GRCs =   567 (2.09%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =   373 Max = 7 (GRCs =  1) GRCs =   386 (1.42%)
Initial. M3         Overflow =   344 Max = 4 (GRCs =  2) GRCs =   567 (2.09%)
Initial. M4         Overflow =     1 Max = 1 (GRCs =  6) GRCs =     6 (0.02%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 70916.06
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 19335.42
Initial. Layer M3 wire length = 25145.01
Initial. Layer M4 wire length = 17613.42
Initial. Layer M5 wire length = 5684.97
Initial. Layer M6 wire length = 3090.60
Initial. Layer M7 wire length = 44.10
Initial. Layer M8 wire length = 2.55
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 44737
Initial. Via VIA1_Base count = 16570
Initial. Via VIA2_Base count = 23967
Initial. Via VIA34SQ_C count = 3042
Initial. Via VIA4SQ count = 1021
Initial. Via VIA5SQ_C count = 127
Initial. Via VIA67SQ_C count = 8
Initial. Via VIA78SQ_C count = 2
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Wed Jul 30 14:35:44 2025
Number of partitions: 2 (2 x 1)
Size of partitions: 128 gCells x 120 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 2 (2 x 1)
Size of partitions: 128 gCells x 120 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  172  Alloctr  173  Proc 4900 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     5 Max = 2 GRCs =     7 (0.01%)
phase1. H routing: Overflow =     5 Max = 2 (GRCs =  1) GRCs =     7 (0.03%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     5 Max = 2 (GRCs =  1) GRCs =     7 (0.03%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 71195.53
phase1. Layer M1 wire length = 0.68
phase1. Layer M2 wire length = 18415.10
phase1. Layer M3 wire length = 23584.98
phase1. Layer M4 wire length = 18550.40
phase1. Layer M5 wire length = 7147.34
phase1. Layer M6 wire length = 3407.28
phase1. Layer M7 wire length = 87.20
phase1. Layer M8 wire length = 2.55
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 46251
phase1. Via VIA1_Base count = 16569
phase1. Via VIA2_Base count = 23943
phase1. Via VIA34SQ_C count = 3892
phase1. Via VIA4SQ count = 1653
phase1. Via VIA5SQ_C count = 178
phase1. Via VIA67SQ_C count = 14
phase1. Via VIA78SQ_C count = 2
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used  120  Alloctr  120  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  172  Alloctr  173  Proc 4900 

Congestion utilization per direction:
Average vertical track utilization   =  9.52 %
Peak    vertical track utilization   = 54.17 %
Average horizontal track utilization = 11.95 %
Peak    horizontal track utilization = 59.26 %

[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used  116  Alloctr  116  Proc    0 
[End of Global Routing] Total (MB): Used  167  Alloctr  169  Proc 4900 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -49  Alloctr  -50  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 4900 
Using per-layer congestion maps for congestion reduction.
Information: 0.03% of design has horizontal routing density above target_routing_density of 0.80.
Information: 3.40% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 2 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 25.0% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.440 to 0.456. (PLACE-030)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario FUNC_Slow timingCorner Slow.  Using corner Fast for worst leakage corner. (OPT-078)
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Information: Nominal = 0.0056185  Design MT = inf  Target = 0.0338329  MaxRC = 0.022324 Fast Target = 0.011791 (OPT-081)
nplLib: default vr hor dist = 322
nplLib: default vr ver dist = 322
nplLib: default vr buf size = 2
nplLib: default vr buf size = 1
Placer using max_unbuffered_distance = 321.97

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :	 true                

Information: Activity propagation will be performed for scenario FUNC_Fast.
Information: Doing activity propagation for mode 'FUNC' and corner 'Fast' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario FUNC_Fast (POW-052)
Information: Running switching activity propagation with 2 threads!

 **** Information : No. of simulation cycles = 7 ****
Information: Propagated activity on scenario FUNC_Slow identical to that on FUNC_Fast (POW-006)
Information: Timer-derived activity data is cached on scenario FUNC_Slow (POW-052)
Information: Propagated activity on scenario FUNC_Typical identical to that on FUNC_Fast (POW-006)
Information: Timer-derived activity data is cached on scenario FUNC_Typical (POW-052)
****** eLpp estimated wire length 
8.72435% of the net wire length are clock nets
31.9878% of the clock net wire length has no activity
Clock net wire length: 6.25503e+07
Total net wire length: 7.16963e+08
****** eLpp weights (with caps) (no lengths)
Number of nets: 6047, of which 5995 non-clock nets
Number of nets with 0 toggle rate: 1744 (28.8407%)
Max toggle rate = 1.66667, average toggle rate = 0.00928474
Max non-clock toggle rate = 0.449756
eLpp weight range = (0, 97.7782)
*** 2 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 6047
Amt power = 0.1
Non-default weight range: (0.9, 14.6778)
                             Min         Max         Avg       Stdev        Skew
       Toggle Rates            0     1.66667  0.00928474   0.0600163     20.2166
      Power Weights            0     97.7782    0.544707     3.52097     20.2166
      Final Weights          0.9     14.6778    0.988868    0.616424     14.6218
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
DTDP placement: scenario=FUNC_Fast
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/place.design'. (TIM-125)
Information: The net parasitics of block picorv32 are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 2 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 50% done.
coarse place 67% done.
coarse place 83% done.
coarse place 100% done.
Information: Coarse placer wire length estimate = 71751.8
Information: Coarse placer active wire length estimate = 1222.87
Information: Coarse placer weighted wire length estimate = 93141.8
Information: Extraction observers are detached as design net change threshold is reached.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Typical'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Fast'. (OPT-909)
----------------------------------------------------------------
Fixing logic constant
Fixing logic constant
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/place.design'. (TIM-125)
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0103 seconds to build cellmap data
INFO: creating 25(r) x 46(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (picorv32/place): 1150
INFO: creating 25(r) x 46(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (picorv32/place): 1150
Total 0.0333 seconds to load 6830 cell instances into cellmap, 5528 cells are off site row
Moveable cells: 5528; Application fixed cells: 0; Macro cells: 0; User fixed cells: 1302
Average cell width 0.9998, cell height 0.6000, cell area 0.5999 for total 5528 placed and application fixed cells
INFO: total number of constant pins: 3267
INFO: constant pins which are scan-pins: 3110
INFO: constant pins that are not scan-pins: 157
Completed Timing-driven placement, Elapsed time =   0: 0: 4 
----------------------------------------------------------------
Running legalize_placement
Start Legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 105 total shapes.
Layer M2: cached 3307 shapes out of 3307 total shapes.
Layer M3: cached 3307 shapes out of 3307 total shapes.
Cached 9921 vias out of 16355 total vias.

Legalizing Top Level Design picorv32 ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Note - message 'LGL-050' limit (5) exceeded. Remainder will be suppressed.
Total 0.0109 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Library cell "SAEDRVT14_FSDP_V2_4" has width 25910 which is not an integer multiplier of its base site "unit" width 740
=====> Processed 150 ref cells (23 fillers) from library
Warning: There are 1 ref cells where the width or height are not an integer of their associated site def width or height.
Warning: All cell instances associated to those ref cells will be treated as blockage during legalization.
Warning: Cell "reg_op1_reg[3]" will be treated as blockage because its library cell "SAEDRVT14_FSDP_V2_4" width/height is not an integer multiplier of its site/row.
Warning: Cell "reg_op1_reg[1]" will be treated as blockage because its library cell "SAEDRVT14_FSDP_V2_4" width/height is not an integer multiplier of its site/row.

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     7854.54         6820        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
	To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
	To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   6820
number of references:               150
number of site rows:                104
number of locations attempted:   140219
number of locations failed:        1232  (0.9%)

Legality of references at locations:
1 references had failures.

Worst 1 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    47       1441       624 ( 43.3%)       1137       608 ( 53.5%)  SAEDRVT14_ADDH_0P5

Worst 1 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    47       1441       624 ( 43.3%)       1137       608 ( 53.5%)  SAEDRVT14_ADDH_0P5

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        5518 (74532 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.205 um ( 0.34 row height)
rms weighted cell displacement:   0.205 um ( 0.34 row height)
max cell displacement:            1.450 um ( 2.42 row height)
avg cell displacement:            0.171 um ( 0.29 row height)
avg weighted cell displacement:   0.171 um ( 0.29 row height)
number of cells moved:             5396
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: placeoptlc_4374 (SAEDRVT14_TIE0_4)
  Input location: (5.296,66.2)
  Legal location: (6.11,65)
  Displacement:   1.450 um ( 2.42 row height)
Cell: placeoptlc_4316 (SAEDRVT14_TIE0_4)
  Input location: (5.296,5.6)
  Legal location: (5.296,6.8)
  Displacement:   1.200 um ( 2.00 row height)
Cell: placeoptlc_4317 (SAEDRVT14_TIE0_4)
  Input location: (5.296,6.2)
  Legal location: (6.11,6.8)
  Displacement:   1.011 um ( 1.69 row height)
Cell: placeoptlc_4315 (SAEDRVT14_TIE0_4)
  Input location: (5.296,5.6)
  Legal location: (6.11,6.2)
  Displacement:   1.011 um ( 1.69 row height)
Cell: placeoptlc_4376 (SAEDRVT14_TIE0_4)
  Input location: (5.296,66.2)
  Legal location: (6.11,65.6)
  Displacement:   1.011 um ( 1.69 row height)
Cell: clock_gate_latched_rd_reg (SAEDRVT14_CKGTPLT_V5_1)
  Input location: (109.823,26.9634)
  Legal location: (109.34,27.8)
  Displacement:   0.966 um ( 1.61 row height)
Cell: add_1435/U_140 (SAEDRVT14_ADDH_0P5)
  Input location: (99.1303,7.5803)
  Legal location: (98.24,7.4)
  Displacement:   0.908 um ( 1.51 row height)
Cell: placeoptlc_4463 (SAEDRVT14_TIE0_4)
  Input location: (83.958,48.8)
  Legal location: (83.292,49.4)
  Displacement:   0.896 um ( 1.49 row height)
Cell: placeoptlc_4451 (SAEDRVT14_TIE0_4)
  Input location: (110.08,8.6)
  Legal location: (110.746,8)
  Displacement:   0.896 um ( 1.49 row height)
Cell: ctmi_16210 (SAEDRVT14_NR2_MM_0P5)
  Input location: (67.8683,53.9115)
  Legal location: (67.9,54.8)
  Displacement:   0.889 um ( 1.48 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Completed Legalization, Elapsed time =   0: 0: 1 
Moved 5396 out of 6822 cells, ratio = 0.790970
Total displacement = 1126.680054(um)
Max displacement = 2.014000(um), placeoptlc_4374 (5.296000, 66.800003, 4) => (6.110000, 65.599998, 4)
Displacement histogram:
  0 ~  10% cells displacement <=      0.06(um)
  0 ~  20% cells displacement <=      0.10(um)
  0 ~  30% cells displacement <=      0.13(um)
  0 ~  40% cells displacement <=      0.16(um)
  0 ~  50% cells displacement <=      0.20(um)
  0 ~  60% cells displacement <=      0.23(um)
  0 ~  70% cells displacement <=      0.26(um)
  0 ~  80% cells displacement <=      0.30(um)
  0 ~  90% cells displacement <=      0.35(um)
  0 ~ 100% cells displacement <=      2.01(um)
Information: The net parasitics of block picorv32 are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/place.design'. (TIM-125)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00      0.00         0       3312.33  149062720.00        5528              0.03      1409
Information: Ending   compile_fusion / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2025-07-30 14:35:49 / Session:  00:01:59 / Command:  00:01:51 / CPU:  00:02:35 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: 1 out of 6 LGL-050 messages were not printed due to limit 5 (after 'compile_fusion' at place.tcl:25) (MSG-3913)


Compile-fusion optimization complete                 0.00        0.00      0.00         0       3312.33  149074736.00        5520              0.03      1409
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  45.942970009339  8.634626611246  0.781781440852  7.442084711238  3.181172849079  6.992250260832
4.646239500641  3.823702212269  3.871840296193  1.424294066690  9.687527899646  6.131807232944  1.465787932247  8.763589181122  1.911351036960  9.637341410942  84.910016388138  4.045337067767  5.020157116976  6.345885529962  1.220132595077  5.967847396778
6.224305671704  0.238797715000  3.284509589705  9.611151237147  0.128739689272  0.513551216982  7.835139826811  8.372519099733  3.443640824458  6.760973162271  87.790557364966  9.819220384489  1.487899887763  2.106394566767  9.078089126983  1.314288630187
8.805817928323  0.072343539122  6.270037326705  0.450494780240  3.928173631613  9.852544054410  0.210066110127  4.718589655457  0.746653063562  4.878808820782  72.478708784759  1.334413258139  0.279715572609  8.236529640626  1.425302546381  6.766529199187
4.740224950513  6.567966215027  5.706185626119  8.134461036181  4.723121071581  6.753657767486  0.418221079584  5.624697562041  7.273871193921  1.608673380650  52.764406594724  5.890571556314  8.439941248971  1.154903368601  4.924461020001  0.405169190953
4.590768921970  4.170951209159  0.006744354660  9.230842681426  9.005588346071  9.326522482444  6.379456735048  7.070545116827  1.601288871734  3.371851099395  76.604545361785  2.772914417307  2.637104916996  9.532708752994  6.656288109097  9.409795558072
6.136993125532  7.763510023619  9.625254702033  7.417690864932  2.209371101703  1.043513581151  9.666269582673  0.883342434938  3.292435021621  6.918317661214  38.122640911156  7.821371056517  1.416732356161  2.866939322019  5.692868403132  5.858445024802

Compile-fusion final QoR
________________________
Scenario Mapping Table
1: FUNC_Fast
2: FUNC_Slow
3: FUNC_Typical

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.1240     0.5155      8        -          -      -
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0000     0.0000      0        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage     CellEMV
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0  149074736           0
    2   *   0.1240     0.5155   0.5155      8        -          -      -        0     0.0000        7 101455.023           0
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 1414973.75           0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt     CellEMV
    *   *   0.1240     0.5155   0.5155      8   0.0000     0.0000      0        0     0.0000        7  149074736      3312.33       5520         13        268           0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion final QoR Summary      0.1240     0.5155   0.5155      8   0.0000     0.0000      0        0        7  149074736      3312.33       5520

Compile-fusion command complete                CPU:   162 s (  0.05 hr )  ELAPSE:   121 s (  0.03 hr )  MEM-PEAK:  1409 MB
Compile-fusion command statistics  CPU=18 sec (0.01 hr) ELAPSED=12 sec (0.00 hr) MEM-PEAK=1.376 GB

Information: Ending   compile_fusion / final_place (FLW-8001)
Information: Time: 2025-07-30 14:35:50 / Session:  00:02:01 / Command:  00:01:52 / CPU:  00:02:36 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)

Information: >>>>>>> 6 unique error and warning message tags while observing compile_fusion / final_place: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:    14     7  0 ZRT-026   WARNING   Warning: Layer MRDL default pitch 4.000 may be too small to ... (MSG-3032)
Information:     4     2  0 ZRT-763   WARNING   Warning: Cell count_cycle_reg[57] is placed overlapping with... (MSG-3032)
Information:    11     2  0 OPT-070   WARNING   Warning: Cannot find any default max transition constraint o... (MSG-3032)
Information:     2     2  0 PDC-003   WARNING   Warning: Routing direction of metal layer PO is neither "hor... (MSG-3032)
Information:    27     7  5 LGL-050   WARNING   Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_ISOFS... (MSG-3032)
Information:    49     2  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:   107    22  1        6  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 22 error&warning MSGs observed during compile_fusion / final_place (MSG-3103)


----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / final_opto (FLW-8000)
Information: Time: 2025-07-30 14:35:50 / Session:  00:02:01 / Command:  00:01:53 / CPU:  00:02:36 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
----------------------------------------------------------------------------------------------------------

Information: The net parasitics of block picorv32 are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/place.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (1308740 674000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Information: Starting compile_fusion / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2025-07-30 14:35:51 / Session:  00:02:01 / Command:  00:01:53 / CPU:  00:02:37 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)

Compile-fusion optimization Phase 17 Iter  1         0.52        0.52      0.00         7       3312.33  149074736.00        5520              0.03      1409
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0106 seconds to build cellmap data
Snapped 5520 standard cells to the nearest cellrow to improve the accuracy of congestion analysis. 2 cells remain unaligned.
Running GR for RDE Capture
Generating Timing information  
Design  Scenario FUNC_Slow (Mode FUNC Corner Slow)
Generating Timing information  ... Done
Information: The net parasitics of block picorv32 are cleared. (TIM-123)
[End of Generating Timing Information] Elapsed real time: 0:00:00 
[End of Generating Timing Information] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 4908 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.effort_level                                     :	 medium              
global.timing_driven                                    :	 true                

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.074 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.074" & "wire/via-up 0.078". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.060 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.078" & "wire/via-up 0.060". (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.125" & "wire/via-up 0.100". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.100" & "wire/via-up 0.107". (ZRT-026)
Wire on layer (M8) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.107" & "wire/via-up 0.135". (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.135" & "wire/via-up 1.570". (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL default pitch 4.000 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 4.500" & "wire/via-up 4.000". (ZRT-026)
Transition layer name: M7(6)
Transition layer name: M8(7)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   44  Alloctr   44  Proc  -24 
[End of Read DB] Total (MB): Used   51  Alloctr   52  Proc 4884 
Loading timing information to the router from design
Timing information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,135.87um,72.40um)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M2, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.06um
layer M3, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M4, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M5, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M6, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M7, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M8, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M9, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer MRDL, dir Hor, min width = 2um, min space = 2um pitch = 4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   54  Alloctr   55  Proc 4884 
Net statistics:
Total number of nets     = 6041
Number of nets to route  = 6039
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Build All Nets] Total (MB): Used   59  Alloctr   60  Proc 4884 
Net length statistics: 
Net Count(Ignore Fully Rted) 6039, Total Half Perimeter Wire Length (HPWL) 63154 microns
HPWL   0 ~   50 microns: Net Count     5779	Total HPWL        39836 microns
HPWL  50 ~  100 microns: Net Count      184	Total HPWL        13170 microns
HPWL 100 ~  200 microns: Net Count       76	Total HPWL        10147 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Average gCell capacity  1.58	 on layer (1)	 M1
Average gCell capacity  8.96	 on layer (2)	 M2
Average gCell capacity  7.70	 on layer (3)	 M3
Average gCell capacity  5.82	 on layer (4)	 M4
Average gCell capacity  5.27	 on layer (5)	 M5
Average gCell capacity  4.75	 on layer (6)	 M6
Average gCell capacity  4.27	 on layer (7)	 M7
Average gCell capacity  6.03	 on layer (8)	 M8
Average gCell capacity  6.00	 on layer (9)	 M9
Average gCell capacity  0.13	 on layer (10)	 MRDL
Average number of tracks per gCell 8.13	 on layer (1)	 M1
Average number of tracks per gCell 10.07	 on layer (2)	 M2
Average number of tracks per gCell 8.13	 on layer (3)	 M3
Average number of tracks per gCell 6.04	 on layer (4)	 M4
Average number of tracks per gCell 6.01	 on layer (5)	 M5
Average number of tracks per gCell 6.04	 on layer (6)	 M6
Average number of tracks per gCell 6.01	 on layer (7)	 M7
Average number of tracks per gCell 6.04	 on layer (8)	 M8
Average number of tracks per gCell 6.01	 on layer (9)	 M9
Average number of tracks per gCell 0.15	 on layer (10)	 MRDL
Number of gCells = 271200
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Congestion Map] Total (MB): Used   64  Alloctr   65  Proc 4884 
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   64  Alloctr   65  Proc 4884 
Number of user frozen nets = 0
Timing criticality report: total 354 (5.86)% critical nets.
   Number of criticality 1 nets = 116 (1.92)%
   Number of criticality 2 nets = 49 (0.81)%
   Number of criticality 3 nets = 93 (1.54)%
   Number of criticality 4 nets = 8 (0.13)%
   Number of criticality 5 nets = 25 (0.41)%
   Number of criticality 6 nets = 9 (0.15)%
   Number of criticality 7 nets = 54 (0.89)%
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used   13  Alloctr   13  Proc    0 
[End of Build Data] Total (MB): Used   64  Alloctr   65  Proc 4884 
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  168  Alloctr  169  Proc 4884 
Information: Using 2 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~271.0000um (451 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Initial Routing] Total (MB): Used  173  Alloctr  174  Proc 4884 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =   516 Max = 5 GRCs =   737 (1.36%)
Initial. H routing: Overflow =   187 Max = 5 (GRCs =  1) GRCs =   230 (0.85%)
Initial. V routing: Overflow =   329 Max = 4 (GRCs =  3) GRCs =   507 (1.87%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =   185 Max = 5 (GRCs =  1) GRCs =   227 (0.84%)
Initial. M3         Overflow =   329 Max = 4 (GRCs =  3) GRCs =   507 (1.87%)
Initial. M4         Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.01%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.8 0.16 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       48.8 14.1 5.31 9.84 3.32 7.18 4.68 3.28 2.29 0.21 0.74 0.15 0.07 0.03
M3       45.7 7.60 6.24 8.60 1.61 10.1 8.08 5.00 5.04 0.00 1.50 0.34 0.04 0.04
M4       37.4 34.3 0.04 18.5 0.00 6.01 3.03 0.00 0.47 0.00 0.03 0.00 0.00 0.00
M5       67.5 15.2 1.54 11.2 0.00 3.28 1.01 0.03 0.03 0.00 0.00 0.00 0.00 0.00
M6       69.0 21.5 1.51 7.37 0.00 0.47 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       94.5 4.12 0.42 0.85 0.00 0.06 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       88.2 11.6 0.00 0.19 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    74.8 10.9 1.52 5.73 0.50 2.74 1.70 0.84 0.79 0.02 0.23 0.05 0.01 0.01


Initial. Total Wire Length = 70171.45
Initial. Layer M1 wire length = 25.59
Initial. Layer M2 wire length = 16395.00
Initial. Layer M3 wire length = 22291.73
Initial. Layer M4 wire length = 15227.31
Initial. Layer M5 wire length = 7290.23
Initial. Layer M6 wire length = 6109.50
Initial. Layer M7 wire length = 924.01
Initial. Layer M8 wire length = 1908.08
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 47132
Initial. Via VIA1_Base count = 16735
Initial. Via VIA2_Base count = 23626
Initial. Via VIA34SQ_C count = 4301
Initial. Via VIA4SQ count = 1756
Initial. Via VIA5SQ_C count = 505
Initial. Via VIA67SQ_C count = 157
Initial. Via VIA78SQ_C count = 52
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Wed Jul 30 14:35:53 2025
Number of partitions: 2 (2 x 1)
Size of partitions: 128 gCells x 120 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  173  Alloctr  175  Proc 4884 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =   132 Max = 4 GRCs =   167 (0.31%)
phase1. H routing: Overflow =    97 Max = 4 (GRCs =  4) GRCs =   105 (0.39%)
phase1. V routing: Overflow =    34 Max = 4 (GRCs =  1) GRCs =    62 (0.23%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =    97 Max = 4 (GRCs =  4) GRCs =   105 (0.39%)
phase1. M3         Overflow =    34 Max = 4 (GRCs =  1) GRCs =    62 (0.23%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.8 0.16 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       48.8 14.3 5.38 9.78 3.37 7.08 4.62 3.38 2.39 0.27 0.39 0.10 0.03 0.03
M3       45.7 7.74 6.41 9.02 1.74 10.3 8.34 4.99 5.35 0.00 0.22 0.03 0.00 0.01
M4       37.7 33.0 0.04 18.7 0.00 6.43 3.38 0.00 0.63 0.00 0.04 0.00 0.00 0.00
M5       65.6 14.7 1.77 12.1 0.00 4.35 1.30 0.06 0.04 0.00 0.00 0.00 0.00 0.00
M6       68.3 22.4 1.88 6.76 0.00 0.47 0.01 0.00 0.00 0.00 0.01 0.00 0.00 0.00
M7       92.1 5.84 0.62 1.32 0.00 0.08 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       85.0 14.7 0.00 0.30 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    74.0 11.4 1.63 5.86 0.52 2.91 1.79 0.85 0.85 0.03 0.07 0.01 0.00 0.00


phase1. Total Wire Length = 70367.27
phase1. Layer M1 wire length = 25.59
phase1. Layer M2 wire length = 16011.18
phase1. Layer M3 wire length = 21110.40
phase1. Layer M4 wire length = 15335.73
phase1. Layer M5 wire length = 8046.21
phase1. Layer M6 wire length = 6068.72
phase1. Layer M7 wire length = 1348.06
phase1. Layer M8 wire length = 2421.38
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 48298
phase1. Via VIA1_Base count = 16734
phase1. Via VIA2_Base count = 23587
phase1. Via VIA34SQ_C count = 4851
phase1. Via VIA4SQ count = 2204
phase1. Via VIA5SQ_C count = 601
phase1. Via VIA67SQ_C count = 239
phase1. Via VIA78SQ_C count = 82
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Whole Chip Routing] Stage (MB): Used  122  Alloctr  122  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  173  Alloctr  175  Proc 4884 

Congestion utilization per direction:
Average vertical track utilization   = 12.35 %
Peak    vertical track utilization   = 65.00 %
Average horizontal track utilization = 14.49 %
Peak    horizontal track utilization = 77.27 %

[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Global Routing] Stage (MB): Used  116  Alloctr  116  Proc    0 
[End of Global Routing] Total (MB): Used  169  Alloctr  171  Proc 4884 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -51  Alloctr  -52  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 4884 
time.estimate_sized_nets true
Doing RDE Capture
Information: Freeing timing information from routing. (ZRT-574)
Information: Design picorv32 has 6041 nets, 6039 global routed, 0 detail routed. (NEX-024)
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/place.design'. (TIM-125)

RDE Information
RDE Design         : picorv32.dlib:picorv32/place.design
RDE Module         : picorv32
RDE TechName       : minTLU
RDE Version        : 1.90
Product Version    : fc W-2024.09-SP2 Nov 25, 2024
No. of Res Corners : 3
No. of Cap Corners : 3
RDE Capture Stage  : NONE
RDE Capture DB     : GR
Max layer ID       : 10
Max via layer ID   : 9
DB1                : 10000
gCell Size         : 2.3375 um
Merge Fanout       : 1
Via Model          : 3
large Gcell Grid   : 0
Disable clock capture       : 1
RDE congestion map          : (-8320, -3870 -> 1367060, 722870)
RDE Effort Level            : medium
RDE Layer Length Adjustment : false
RDE from                    : CAPTURE
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/place.design'. (TIM-125)

Warning: Cannot find any default max transition constraint on the design. (OPT-070)
Info: update em.

Compile-fusion timing update complete          CPU:   169 s (  0.05 hr )  ELAPSE:   126 s (  0.04 hr )  MEM-PEAK:  1409 MB

Compile-fusion initial QoR
__________________________
Scenario Mapping Table
1: FUNC_Fast
2: FUNC_Slow
3: FUNC_Typical

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0938     0.3294      7        -          -      -
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0000     0.0000      0        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage     CellEMV
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0  149074736           0
    2   *   0.0938     0.3294   0.3294      7        -          -      -        0     0.0000        2 101455.023           0
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 1414973.75           0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt     CellEMV
    *   *   0.0938     0.3294   0.3294      7   0.0000     0.0000      0        0     0.0000        2  149074736      3312.33       5520         13        268           0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion initial QoR Summary    0.0938     0.3294   0.3294      7   0.0000     0.0000      0        0        2  149074736      3312.33       5520
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 2 threads
Compile-fusion initialization complete         CPU:   174 s (  0.05 hr )  ELAPSE:   129 s (  0.04 hr )  MEM-PEAK:  1409 MB
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0104 seconds to build cellmap data
INFO: creating 41(r) x 76(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (picorv32/place): 3116
INFO: creating 41(r) x 76(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (picorv32/place): 3116
Total 0.0346 seconds to load 6822 cell instances into cellmap, 2 cells are off site row
Moveable cells: 5520; Application fixed cells: 0; Macro cells: 0; User fixed cells: 1302
Average cell width 1.0001, cell height 0.6000, cell area 0.6001 for total 5520 placed and application fixed cells
Compile-fusion optimization Phase 19 Iter  1         0.33        0.33      0.00         1       3312.33  149074736.00        5520              0.04      1409
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Compile-fusion optimization Phase 20 Iter  1         0.33        0.33      0.00         1       3312.33  149074736.00        5520              0.04      1409
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
bmap: stepx = stepy = 30000
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Compile-fusion optimization Phase 20 Iter  2         0.33        0.33      0.00         1       3312.33  149074736.00        5520              0.04      1409
Compile-fusion optimization Phase 20 Iter  3         0.33        0.33      0.00         1       3312.51  149080816.00        5520              0.04      1409
INFO: Advanced Scenario Reduction (ASR) enabled.


Convert timing mode ...
Compile-fusion optimization Phase 22 Iter  1         0.33        0.33      0.00         0       3312.51  149080816.00        5520              0.04      1409
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario FUNC_Fast pathgroup **clock_gating_default**
Target path group: scenario FUNC_Slow pathgroup **clock_gating_default**
Target path group: scenario FUNC_Typical pathgroup **clock_gating_default**
Information: CCD will use corner Slow for honoring max prepone/postpone limits
Uskew Characterizer: corner: Fast, scalingFactor: 0.592
Uskew Characterizer: corner: Slow, scalingFactor: 1.000
Uskew Characterizer: corner: Typical, scalingFactor: 0.760
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
@ CG solver holdWeight = 0.500000
@ CG solver setupWeight = 3.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 1200.000000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Typical'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Fast'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Compile-fusion optimization Phase 22 Iter  2         0.33        0.33      0.00         0       3312.51  149080816.00        5520              0.04      1409
Compile-fusion optimization Phase 22 Iter  3         0.33        0.33      0.00         0       3312.51  149080816.00        5520              0.04      1409
Compile-fusion optimization Phase 22 Iter  4         0.33        0.33      0.00         0       3312.51  149080816.00        5520              0.04      1409
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion optimization Phase 22 Iter  5         0.33        0.33      0.00         0       3312.51  149080816.00        5520              0.04      1409
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario FUNC_Fast pathgroup **clock_gating_default**
Target path group: scenario FUNC_Slow pathgroup **clock_gating_default**
Target path group: scenario FUNC_Typical pathgroup **clock_gating_default**
Information: CCD will use corner Slow for honoring max prepone/postpone limits
Uskew Characterizer: corner: Fast, scalingFactor: 0.592
Uskew Characterizer: corner: Slow, scalingFactor: 1.000
Uskew Characterizer: corner: Typical, scalingFactor: 0.760
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
@ CG solver holdWeight = 0.500000
@ CG solver setupWeight = 3.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 1200.000000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Typical'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Fast'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Compile-fusion optimization Phase 22 Iter  6         0.33        0.33      0.00         0       3312.51  149080816.00        5520              0.04      1409
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
bmap: stepx = stepy = 30000
creating bmap
DB units per micron : 10000
Compile-fusion optimization Phase 22 Iter  7         0.33        0.33      0.00         0       3312.51  149080816.00        5520              0.04      1409
Compile-fusion optimization Phase 22 Iter  8         0.33        0.33      0.00         0       3312.51  149080816.00        5520              0.04      1409
Compile-fusion optimization Phase 22 Iter  9         0.33        0.33      0.00         0       3312.51  149080816.00        5520              0.04      1409
Compile-fusion optimization Phase 22 Iter 10         0.33        0.33      0.00         0       3312.51  149080816.00        5520              0.04      1409
Compile-fusion optimization Phase 22 Iter 11         0.33        0.33      0.00         0       3312.51  149080816.00        5520              0.04      1409

Compile-fusion optimization Phase 23 Iter  1         0.00        0.00      0.00         0       3312.51  149080816.00        5520              0.04      1409

Convert timing mode ...
Compile-fusion optimization Phase 24 Iter  1         0.00        0.00      0.00         0       3312.51  149080816.00        5520              0.04      1409

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 25 Iter  1         0.00        0.00      0.00         0       3312.51  149080816.00        5520              0.04      1409
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Disable clock slack update for ideal clocks
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_2' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_2'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_4' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_4'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_1'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_2'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_4'. (SQM-2004)
Warning: Found 8 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
8 sequential multibit library cells have missing sequential mapping relevant attributes
Use check_multibit_library command to identify these multibit library cells.
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Found 8 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
8 sequential multibit library cells have missing sequential mapping relevant attributes
Use check_multibit_library command to identify these multibit library cells.
Warning: Found 8 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
8 sequential multibit library cells have missing sequential mapping relevant attributes
Use check_multibit_library command to identify these multibit library cells.
Warning: Found 8 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
8 sequential multibit library cells have missing sequential mapping relevant attributes
Use check_multibit_library command to identify these multibit library cells.
Warning: Found 8 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
8 sequential multibit library cells have missing sequential mapping relevant attributes
Use check_multibit_library command to identify these multibit library cells.
Warning: Found 8 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
8 sequential multibit library cells have missing sequential mapping relevant attributes
Use check_multibit_library command to identify these multibit library cells.
Compile-fusion optimization Phase 26 Iter  1         0.00        0.00      0.00         0       3312.51  149080816.00        5520              0.04      1409
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
Information: 86 out of 96 SQM-1061 messages were not printed due to limit 10 (after 'compile_fusion' at place.tcl:25) (MSG-3913)
Information: 68 out of 78 SQM-1067 messages were not printed due to limit 10 (after 'compile_fusion' at place.tcl:25) (MSG-3913)
Information: 43 out of 48 SQM-1079 messages were not printed due to limit 5 (after 'compile_fusion' at place.tcl:25) (MSG-3913)
Information: 38 out of 48 SQM-2004 messages were not printed due to limit 10 (after 'compile_fusion' at place.tcl:25) (MSG-3913)


Compile-fusion optimization Phase 28 Iter  1         0.00        0.00      0.00         0       3312.51  149080816.00        5520              0.04      1409
Convert timing mode ...
INFO: New Levelizer turned on

Compile-fusion optimization Phase 29 Iter  1         0.00        0.00      0.00         0       3312.51  149080816.00        5520              0.04      1409

Compile-fusion optimization Phase 30 Iter  1         0.00        0.00      0.00         0       3312.51  149080816.00        5520              0.04      1409
INFO: New Levelizer turned on
Compile-fusion optimization Phase 30 Iter  2         0.00        0.00      0.00         0       3311.49  148997024.00        5520              0.04      1409
INFO: New Levelizer turned on

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 31 Iter  1         0.00        0.00      0.00         0       3311.35  148974656.00        5520              0.04      1409
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Compile-fusion optimization Phase 32 Iter  1         0.00        0.00      0.00         0       3308.29  148387744.00        5520              0.04      1409
INFO: New Levelizer turned on
[ISR-TRACE] Potential Bucket: Pass 1  Index 0  #Total-cands    108 ( 2.85%) SumPotEst 0.00146452 (43.46%) 
[ISR-TRACE] Potential Bucket: Pass 1  Index 1  #Total-cands    248 ( 6.53%) SumPotEst 0.00116044 (34.44%) 
[ISR-TRACE] Potential Bucket: Pass 1  Index 2  #Total-cands    232 ( 6.11%) SumPotEst 0.00045678 (13.56%) 
[ISR-TRACE] Potential Bucket: Pass 1  Index 3  #Total-cands   3207 (84.51%) SumPotEst 0.00028772 ( 8.54%) 
[ISR-TRACE] Pass 1  Bucket 1  #Batches   45  #Initial-Cands    108  #PostFilter-Cands    108  #Comitted    5 ( 4.63%)
[ISR-TRACE] Pass 1  Bucket 2  #Batches   41  #Initial-Cands    248  #PostFilter-Cands    103  #Comitted   10 ( 9.71%)  #isDownsizable-filter   145
[ISR-TRACE] Pass 1    Filter stats     #static   #dynamic
[ISR-TRACE]            bufrem-filter       0 |      0 
[ISR-TRACE]          holdviol-filter       0 |      0 
[ISR-TRACE]     isDownsizable-filter       0 |    377 
[ISR-TRACE]            lowRoi-filter       0 |      0 
[ISR-TRACE]         ok-driver-filter    3297 |      0 
[ISR-TRACE]             slack-filter       0 |      0 



Disable clock slack update for ideal clocks
INFO:  SEQ DEL WNS is protecting TNS
INFO:  SEQ DEL WNS is protecting TNS
Compile-fusion optimization Phase 34 Iter  1         0.00        0.00      0.00         0       3308.29  148382304.00        5520              0.04      1409
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Convert timing mode ...
Compile-fusion optimization Phase 35 Iter  1         0.00        0.00      0.00         0       3308.87  148407392.00        5520              0.04      1409

Compile-fusion optimization Phase 36 Iter  1         0.00        0.00      0.00         0       3310.38  148521072.00        5520              0.04      1409
INFO: total number of constant pins: 0
INFO: constant pins which are scan-pins: 0
INFO: constant pins that are not scan-pins: 0

Compile-fusion optimization Phase 37 Iter  1         0.00        0.00      0.00         0       3310.38  148521072.00        5520              0.04      1409

Compile-fusion optimization Phase 38 Iter  1         0.00        0.00      0.00         0       3310.38  148521072.00        5520              0.04      1409

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00      0.00         0       3310.38  148521072.00        5520              0.04      1409
Information: Ending   compile_fusion / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2025-07-30 14:36:10 / Session:  00:02:20 / Command:  00:02:12 / CPU:  00:03:07 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)

Information: Starting compile_fusion / final_opto / Legalization (1) (FLW-8000)
Information: Time: 2025-07-30 14:36:10 / Session:  00:02:20 / Command:  00:02:12 / CPU:  00:03:07 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)

START_FUNC : legalize_placement_pre_run_core CPU :    193 s ( 0.05 hr) ELAPSE :    141 s ( 0.04 hr) MEM-PEAK :  1409 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    193 s ( 0.05 hr) ELAPSE :    141 s ( 0.04 hr) MEM-PEAK :  1409 Mb
Compile-fusion optimization Phase 41 Iter  1         0.00        0.00      0.00         0       3310.38  148521072.00        5520              0.04      1409
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 105 total shapes.
Layer M2: cached 3307 shapes out of 3307 total shapes.
Layer M3: cached 3307 shapes out of 3307 total shapes.
Cached 9921 vias out of 16355 total vias.

Legalizing Top Level Design picorv32 ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0106 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Library cell "SAEDRVT14_FSDP_V2_4" has width 25910 which is not an integer multiplier of its base site "unit" width 740
=====> Processed 147 ref cells (23 fillers) from library
Warning: There are 1 ref cells where the width or height are not an integer of their associated site def width or height.
Warning: All cell instances associated to those ref cells will be treated as blockage during legalization.
Warning: Cell "reg_op1_reg[3]" will be treated as blockage because its library cell "SAEDRVT14_FSDP_V2_4" width/height is not an integer multiplier of its site/row.
Warning: Cell "reg_op1_reg[1]" will be treated as blockage because its library cell "SAEDRVT14_FSDP_V2_4" width/height is not an integer multiplier of its site/row.

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     7854.54         6820        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   6820
number of references:               147
number of site rows:                104
number of locations attempted:   120361
number of locations failed:         571  (0.5%)

Legality of references at locations:
1 references had failures.

Worst 1 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    47        897       296 ( 33.0%)        689       275 ( 39.9%)  SAEDRVT14_ADDH_0P5

Worst 1 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    47        897       296 ( 33.0%)        689       275 ( 39.9%)  SAEDRVT14_ADDH_0P5

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        5518 (74488 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.005 um ( 0.01 row height)
rms weighted cell displacement:   0.005 um ( 0.01 row height)
max cell displacement:            0.444 um ( 0.74 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:               12
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ctmi_14339 (SAEDRVT14_OAI21_0P5)
  Input location: (95.576,39.8)
  Legal location: (96.02,39.8)
  Displacement:   0.444 um ( 0.74 row height)
Cell: ctmi_13759 (SAEDRVT14_NR2_MM_1)
  Input location: (94.466,39.8)
  Legal location: (94.392,39.8)
  Displacement:   0.074 um ( 0.12 row height)
Cell: ctmi_14893 (SAEDRVT14_NR2_1)
  Input location: (96.39,39.8)
  Legal location: (96.464,39.8)
  Displacement:   0.074 um ( 0.12 row height)
Cell: ctmi_13760 (SAEDRVT14_ND2_CDC_1)
  Input location: (93.652,39.8)
  Legal location: (93.578,39.8)
  Displacement:   0.074 um ( 0.12 row height)
Cell: ctmi_14899 (SAEDRVT14_AOI21_0P75)
  Input location: (96.76,39.8)
  Legal location: (96.834,39.8)
  Displacement:   0.074 um ( 0.12 row height)
Cell: ctmi_13695 (SAEDRVT14_AOI21_4)
  Input location: (94.836,39.8)
  Legal location: (94.762,39.8)
  Displacement:   0.074 um ( 0.12 row height)
Cell: ctmi_13758 (SAEDRVT14_AOI21_0P75)
  Input location: (91.728,39.8)
  Legal location: (91.654,39.8)
  Displacement:   0.074 um ( 0.12 row height)
Cell: ctmi_13714 (SAEDRVT14_AOI21_0P75)
  Input location: (94.022,39.8)
  Legal location: (93.948,39.8)
  Displacement:   0.074 um ( 0.12 row height)
Cell: ctmi_14094 (SAEDRVT14_AOI21_0P75)
  Input location: (93.208,39.8)
  Legal location: (93.134,39.8)
  Displacement:   0.074 um ( 0.12 row height)
Cell: ctmi_14535 (SAEDRVT14_OAI22_0P5)
  Input location: (92.172,39.8)
  Legal location: (92.098,39.8)
  Displacement:   0.074 um ( 0.12 row height)

Information: The net parasitics of block picorv32 are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/place.design'. (TIM-125)

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00      0.00         3       3310.38  148521072.00        5520              0.04      1409
Information: Ending   compile_fusion / final_opto / Legalization (1) (FLW-8001)
Information: Time: 2025-07-30 14:36:11 / Session:  00:02:22 / Command:  00:02:14 / CPU:  00:03:09 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)

Information: Starting compile_fusion / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2025-07-30 14:36:11 / Session:  00:02:22 / Command:  00:02:14 / CPU:  00:03:09 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
INFO: Enabled CLO at stage after_LGL3.

Warning: Cannot find any default max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Compile-fusion did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Warning: Cannot find any default max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0114 seconds to build cellmap data
INFO: creating 41(r) x 76(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (picorv32/place): 3116
INFO: creating 41(r) x 76(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (picorv32/place): 3116
Total 0.0382 seconds to load 6822 cell instances into cellmap, 2 cells are off site row
Moveable cells: 5520; Application fixed cells: 0; Macro cells: 0; User fixed cells: 1302
Average cell width 0.9995, cell height 0.6000, cell area 0.5997 for total 5520 placed and application fixed cells
Compile-fusion optimization Phase 45 Iter  1         0.00        0.00      0.00         3       3310.38  148521072.00        5520              0.04      1409
Convert timing mode ...
INFO: New Levelizer turned on

Convert timing mode ...
Compile-fusion optimization Phase 46 Iter  1         0.00        0.00      0.00         3       3310.38  148521072.00        5520              0.04      1409
Compile-fusion optimization Phase 46 Iter  2         0.00        0.00      0.00         3       3310.38  148521072.00        5520              0.04      1409
Compile-fusion optimization Phase 46 Iter  3         0.00        0.00      0.00         3       3310.38  148521072.00        5520              0.04      1409
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
bmap: stepx = stepy = 30000
creating bmap
DB units per micron : 10000
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion optimization Phase 46 Iter  4         0.00        0.00      0.00         3       3310.38  148521072.00        5520              0.04      1409
Compile-fusion optimization Phase 46 Iter  5         0.00        0.00      0.00         3       3310.38  148521072.00        5520              0.04      1409

Compile-fusion optimization Phase 47 Iter  1         0.00        0.00      0.00         3       3310.38  148521072.00        5520              0.04      1409


Compile-fusion optimization Phase 49 Iter  1         0.00        0.00      0.00         3       3310.38  148521072.00        5520              0.04      1409
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
bmap: stepx = stepy = 30000
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Compile-fusion optimization Phase 49 Iter  2         0.00        0.00      0.00         3       3310.38  148521072.00        5520              0.04      1409
Compile-fusion optimization Phase 49 Iter  3         0.00        0.00      0.00         0       3310.82  148560704.00        5520              0.04      1409


Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00      0.00         0       3310.82  148560704.00        5520              0.04      1409
Information: Ending   compile_fusion / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2025-07-30 14:36:13 / Session:  00:02:24 / Command:  00:02:15 / CPU:  00:03:12 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)

Information: Starting compile_fusion / final_opto / Legalization (2) (FLW-8000)
Information: Time: 2025-07-30 14:36:13 / Session:  00:02:24 / Command:  00:02:15 / CPU:  00:03:12 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)

START_FUNC : legalize_placement_pre_run_core CPU :    198 s ( 0.06 hr) ELAPSE :    144 s ( 0.04 hr) MEM-PEAK :  1409 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    198 s ( 0.06 hr) ELAPSE :    144 s ( 0.04 hr) MEM-PEAK :  1409 Mb
Compile-fusion optimization Phase 53 Iter  1         0.00        0.00      0.00         0       3310.82  148560704.00        5520              0.04      1409
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 105 total shapes.
Layer M2: cached 3307 shapes out of 3307 total shapes.
Layer M3: cached 3307 shapes out of 3307 total shapes.
Cached 9921 vias out of 16355 total vias.

Legalizing Top Level Design picorv32 ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0108 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Library cell "SAEDRVT14_FSDP_V2_4" has width 25910 which is not an integer multiplier of its base site "unit" width 740
=====> Processed 149 ref cells (23 fillers) from library
Warning: There are 1 ref cells where the width or height are not an integer of their associated site def width or height.
Warning: All cell instances associated to those ref cells will be treated as blockage during legalization.
Warning: Cell "reg_op1_reg[3]" will be treated as blockage because its library cell "SAEDRVT14_FSDP_V2_4" width/height is not an integer multiplier of its site/row.
Warning: Cell "reg_op1_reg[1]" will be treated as blockage because its library cell "SAEDRVT14_FSDP_V2_4" width/height is not an integer multiplier of its site/row.

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     7854.54         6820        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   6820
number of references:               149
number of site rows:                104
number of locations attempted:   120385
number of locations failed:         571  (0.5%)

Legality of references at locations:
1 references had failures.

Worst 1 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    47        897       296 ( 33.0%)        689       275 ( 39.9%)  SAEDRVT14_ADDH_0P5

Worst 1 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    47        897       296 ( 33.0%)        689       275 ( 39.9%)  SAEDRVT14_ADDH_0P5

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        5518 (74498 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.011 um ( 0.02 row height)
rms weighted cell displacement:   0.011 um ( 0.02 row height)
max cell displacement:            0.705 um ( 1.17 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                2
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ctmi_14904 (SAEDRVT14_AO221_2)
  Input location: (97.352,35.6)
  Legal location: (96.982,36.2)
  Displacement:   0.705 um ( 1.17 row height)
Cell: ctmi_14618 (SAEDRVT14_OA2BB2_V1_1)
  Input location: (97.5,36.2)
  Legal location: (97.944,36.2)
  Displacement:   0.444 um ( 0.74 row height)
Cell: add_1808/U_15 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (100.608,27.2)
  Legal location: (100.608,27.2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: add_1808/U_5 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (103.346,28.4)
  Legal location: (103.346,28.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: add_1808/U_3 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (103.938,30.2)
  Legal location: (103.938,30.2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: add_1808/U_25 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (96.76,26)
  Legal location: (96.76,26)
  Displacement:   0.000 um ( 0.00 row height)
Cell: RS_OP_89_16026_65183_J1/DP_OP_87_9164_28153_J0/U_149 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (92.912,38.6)
  Legal location: (92.912,38.6)
  Displacement:   0.000 um ( 0.00 row height)
Cell: RS_OP_89_16026_65183_J1/DP_OP_87_9164_28153_J0/U_139 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (94.688,58.4)
  Legal location: (94.688,58.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: RS_OP_89_16026_65183_J1/DP_OP_87_9164_28153_J0/U_129 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (99.572,56)
  Legal location: (99.572,56)
  Displacement:   0.000 um ( 0.00 row height)
Cell: RS_OP_89_16026_65183_J1/DP_OP_87_9164_28153_J0/U_126 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (100.386,56.6)
  Legal location: (100.386,56.6)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block picorv32 are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/place.design'. (TIM-125)

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00      0.00         0       3310.82  148560704.00        5520              0.04      1409
Information: Ending   compile_fusion / final_opto / Legalization (2) (FLW-8001)
Information: Time: 2025-07-30 14:36:15 / Session:  00:02:25 / Command:  00:02:17 / CPU:  00:03:14 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
INFO: Enabled CLO at stage after_LGL4.

Warning: Cannot find any default max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Compile-fusion did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Warning: Cannot find any default max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0108 seconds to build cellmap data
INFO: creating 41(r) x 76(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (picorv32/place): 3116
INFO: creating 41(r) x 76(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (picorv32/place): 3116
Total 0.0349 seconds to load 6822 cell instances into cellmap, 2 cells are off site row
Moveable cells: 5520; Application fixed cells: 0; Macro cells: 0; User fixed cells: 1302
Average cell width 0.9996, cell height 0.6000, cell area 0.5998 for total 5520 placed and application fixed cells
Compile-fusion optimization Phase 56 Iter  1         0.00        0.00      0.00         0       3310.82  148560704.00        5520              0.04      1409

Compile-fusion optimization Phase 57 Iter  1         0.00        0.00      0.00         0       3310.82  148560704.00        5520              0.04      1409

Information: Ending   compile_fusion / final_opto (FLW-8001)
Information: Time: 2025-07-30 14:36:15 / Session:  00:02:26 / Command:  00:02:17 / CPU:  00:03:14 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)

Information: >>>>>>> 10 unique error and warning message tags while observing compile_fusion / final_opto: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:    60    48  5 SQM-1079  WARNING   Warning: Skipping check for single_bit_degenerate attribute ... (MSG-3032)
Information:    10    78 10 SQM-1067  WARNING   Warning: Mapping to scan cell 'SAEDRVT14_FSDPSYNRBQ_V2LP_2' ... (MSG-3032)
Information:    10    96 10 SQM-1061  WARNING   Warning: Cannot infer functionality of libcell 'saed14rvt_fr... (MSG-3032)
Information:    25     6 10 SQM-1053  WARNING   Warning: Found 8 multibit sequential library cells that have... (MSG-3032)
Information:    21     7  0 ZRT-026   WARNING   Warning: Layer MRDL default pitch 4.000 may be too small to ... (MSG-3032)
Information:     4     2  0 CTS-038   WARNING   Warning: No clock routing rule is specified. (CTS-038)          (MSG-3032)
Information:    17     6  0 OPT-070   WARNING   Warning: Cannot find any default max transition constraint o... (MSG-3032)
Information:     6     4  0 PDC-003   WARNING   Warning: Routing direction of metal layer PO is neither "hor... (MSG-3032)
Information:    39    12  5 LGL-050   WARNING   Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_DCAP_... (MSG-3032)
Information:    57     6  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:   249   265  5       10  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 265 error&warning MSGs observed during compile_fusion / final_opto (MSG-3103)

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (1308740 674000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Compile-fusion optimization complete                 0.00        0.00      0.00         0       3310.82  148560704.00        5520              0.04      1409
Co-efficient Ratio Summary:
4.193421617558  6.578038124279  2.479639238716  7.744187340401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937205874  45.943171609339  8.634626221514  0.781781640852  7.442084711238  3.181172849079  6.992250260832
4.646239512044  3.823702263708  3.871840247632  1.424294866690  9.687527899646  6.131807232944  1.465787932247  8.763589181122  1.911351036960  9.637341110942  84.911217988138  4.045337677035  5.020157316976  6.345885529962  1.220132595077  5.967847396778
6.224305683107  0.238797766549  3.284509530244  9.611151037147  0.128739689272  0.513551216982  7.835139826811  8.372519099733  3.443640824458  6.760973862271  87.791758964966  9.819220994757  1.487899087763  2.106394566767  9.078089126983  1.314288630187
8.805817930726  0.072343580661  6.270037377244  0.450494580240  3.928173631613  9.852544054410  0.210066110127  4.718589655457  0.746653063562  4.878808520782  72.479909384759  1.334413868407  0.279715772609  8.236529640626  1.425302546381  6.766529199187
4.740224962916  6.567966266566  5.706185677658  8.134461836181  4.723121071581  6.753657767486  0.418221079584  5.624697562041  7.273871193921  1.608673080650  52.765607194724  5.890571166682  8.439941448971  1.154903368601  4.924461020001  0.405169190953
4.590768920245  4.170951231091  0.006744386502  9.230842381426  9.005588346071  9.326522482444  6.379456735048  7.070545116827  1.601288871734  3.371851299395  76.605746961785  2.772914027675  2.637104116996  9.532708752994  6.656288109097  9.409795558072
6.136993112404  7.763510004012  9.625254783436  7.417690764932  2.209371101703  1.043513581151  9.666269582673  0.883342434938  3.292435021621  6.918317161214  38.122640911156  7.821371056517  1.416732356161  2.866939322019  5.692868403132  5.858445024802
5.513631358624  5.213535439405  4.512012836065  4.775181965300  0.522000417760  3.135331833872  4.650816448557  7.371884848373  1.125482936801  0.550338871494  26.329915723053  1.661321209270  7.011785081071  7.845257374711  0.998501947436  4.042327646769
7.943493241434  3.877015543831  8.999723037924  0.262507246850  3.017919614214  1.169627813033  4.141833553751  5.565094379098  9.360291367026  4.254590302092  12.362978447149  5.117077995420  4.047869127472  1.421982892074  0.044459941463  7.138041352498
4.361330990384  8.619745201762  6.103190214634  4.529562040725  9.547726936300  8.696336740310  3.784709364151  5.702741133615  6.476694424697  6.650523056592  24.772883789647  3.823125651110  8.324083610419  3.421606455657  8.038199530247  9.639287277774
4.187540401048  5.050000353317  9.565833784556  7.214754587289  4.454387461656  5.921217863901  7.937505874310  4.670800933986  3.439509851607  8.123964185274  56.981492838318  1.156370229346  2.250712832464  6.239501941382  3.702238069387  1.840296193142
4.294066690968  7.527899646613  1.807232944146  5.787932247876  3.589181122191  1.351036960963  7.341410942700  1.484438813840  4.500644403750  2.060531797663  59.782200562122  0.116026227243  7.847848778622  4.305672004023  8.797731800328  4.509589705961
1.151237147012  8.739689272051  3.551216982783  5.139826811837  2.519099733344  3.640824458676  0.973162271738  9.438536496698  1.999976175914  8.734708876321  10.291247367907  8.063657133888  4.288182187880  5.817929623007  2.343555922627  0.037326705045
0.494780240392  8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377360982  40.426321226142  5.386077531323  6.529641187474  0.224951813656  7.966231827570  6.185626119813
4.461036181472  3.121071581675  3.657767486041  8.221079584562  4.697562041727  3.871193921160  8.673380650488  6.823459472458  9.024093368484  3.949944997111  68.800049201492  4.445551251797  5.169642953459  0.768922270417  0.951225959000  6.744354660923
0.842681426900  5.588346071932  6.522482444637  9.456735048707  0.545116827160  1.288871734337  1.851099395627  0.837336178527  7.268389467726  3.765211799695  46.605433594665  6.262630247697  9.795000072613  6.993114439776  3.510098970962  5.254751594741
7.690064932220  9.371101703104  3.513581151966  6.269582673088  3.342434938329  2.435021621691  8.317961214242  2.527731115678  2.104082351914  1.628035716128  70.836003619569  2.842934382232  8.445576802551  3.631350659521  3.535423363451  2.012804123477
5.181265300052  2.000417760313  5.331833872465  0.816448557737  1.884848373112  5.482936801055  0.338671494124  2.254212305316  6.109007627270  1.123308207178  59.154055311099  8.585478686151  2.327198769794  3.493243469387  7.015537799899  9.723005082026
2.507546850301  7.919614214116  9.627813033414  1.833553751556  5.094379098936  0.291367026425  4.590202092084  6.499784714951  1.774674577340  4.731712847214  35.778957674004  4.433472598030  8.041804498436  1.330992319861  9.745295620610  3.190282792452
9.562340729217  7.726936316941  6.336740326450  4.709364551570  2.741133615647  6.694424697665  0.523956592108  7.480218964738  2.389440146383  2.453161141934  35.433829057803  8.173060065818  9.287729774418  7.540402348505  0.000379117956  5.833784556721
4.754587283708  4.387461662674  1.217863917875  7.505874710467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083346462  43.338871782370  2.212599105039  0.296645142429  4.066691268752  7.899662413180  7.232944146578
7.932247870611  9.181122107217  1.036960979816  1.410942100148  4.438813840450  0.644403750206  0.531697663458  8.422996212201  1.679507759678  4.739677962243  19.409934423879  7.715330146305  9.589257961115  1.237148312873  9.689298851355  1.216982783513
9.826811831437  9.099733359448  0.824458681171  3.162271138943  8.536496698199  9.976175914873  4.708776321063  9.326676790780  6.332698313142  8.863018888058  21.768052207234  3.539452403673  7.326257045049  4.780241692817  3.631639785254  4.054410021006
6.110127471858  9.655457074665  3.063562487880  8.820782685725  3.678475913341  8.263540902792  6.377260982365  2.834062614253  8.674638167665  2.919918847402  38.702610856796  6.215358507254  5.626661813446  1.036182772312  1.071507475365  7.767486041822
1.079584562469  7.562041727387  1.193921160867  3.380650488682  3.459472458902  4.093368484394  9.944897111549  0.206860149244  4.522000104051  6.919095445907  72.773077617095  1.209480037210  4.354112923084  2.681427200558  8.346097732652  2.482444637945
6.735048707054  5.116827160128  8.871734337185  1.099395627083  7.336178527726  8.389467726376  5.211699695327  0.745299466562  6.230909794097  9.555807361369  07.965236976351  0.072401999161  4.751046741769  0.064933520937  1.101729904351  3.581151966626
9.582673088334  2.434938329243  5.021621691831  7.961214242252  7.731115678210  4.082351914162  8.035616128669  3.802201956928  4.260313258584  4.502480355136  45.101456721353  5.407894488847  2.804675477518  1.265301352200  0.417786113533  1.833872465081
6.448557737188  4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676079434  07.094266587701  5.511220826518  3.005534026250  7.546851601791  9.614230916962  7.813033414183
3.553751556509  4.379098936029  1.367026425459  0.202092084649  9.784714951177  4.674577340473  1.712747214219  8.159207400444  3.314146371380  4.135249943613  44.743116061974  5.279151647955  0.282244452956  2.340726254772  6.936326669633  6.740310378470
9.364151570274  1.133615647669  4.424697665052  3.956592108748  0.218964738238  9.440146383245  3.161041934216  0.515565780381  7.373024796392  8.727777841875  54.253145705000  0.353648983129  3.784008721475  4.587280745438  7.461672392121  7.863901793750
5.874310467080  0.933986343950  9.851607812396  4.085274420834  1.123831811560  4.907969922502  6.083246462395  0.064138237022  1.226938718402  9.619314642940  70.442065952789  9.646944117369  2.944698578793  2.247877658918  1.122117935103  6.960963734141
0.942700148443  8.813840450064  4.403750206053  1.697663458842  2.996212201167  9.507759678473  9.677862243056  7.170402387977  1.500032845095  8.970596511512  41.999119073968  9.272382382767  6.982235513982  6.811838551909  9.733360164082  4.458676097316
2.271738943853  6.496698199997  6.175914873470  8.776321063932  6.676790780633  2.698313142886  3.018788058179  2.832300723435  3.912262700373  2.670504904947  94.092499017363  1.613216281041  4.410573006611  0.127472158965  5.457090465306  3.562487880882
0.782685725367  8.475913341826  3.540902792637  7.260982365283  4.062614253867  4.638167665291  9.918747402249  5.051365679662  1.502757061856  2.611981744610  40.933579512107  1.581906392312  7.486593822107  9.584563769756  2.041743187119  3.921160867338
0.650488682345  9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092708426  95.278007758834  6.071263689884  2.444189945673  5.048708354511  6.827186928887  1.734337185109
9.395627083733  6.178527726838  9.467726376521  1.699695327074  5.299466562623  0.909794097955  5.807261369931  1.313977635100  7.217096252547  5.159474576900  78.784327137110  1.703435388994  1.151418626958  2.673089634243  4.938345043502  1.621691831796
1.214242252773  1.115678210408  2.351914162803  5.616128669380  2.201956928426  0.313258584450  2.480255136313  5.935952135354  0.756345120128  0.412347751812  79.156022600041  7.760644515114  3.872917081644  8.557738488484  8.373138348293  6.801055033867
1.494124225421  2.305316610900  7.627270112330  8.107178452560  7.471109985851  4.743640423276  4.676979434932  4.216938770155  1.199989997230  0.508202625075  50.606371191961  4.214447944712  3.033966183355  3.751557809437  9.098952829136  7.026425459020
2.092084649978  4.714951177467  4.577340473171  2.747214219815  9.207400444331  4.146371380413  5.249843613309  9.101986197452  7.982061031902  8.279245295623  54.571924172693  6.300190615605  0.310820470936  4.151571574113  3.615663469442  4.697665052395
6.592108748021  8.964738238944  0.146383245316  1.041934216051  5.565780381737  3.024796392872  7.777441875404  0.104850500003  5.331795658337  8.455672147545  91.035415838746  1.656823103717  3.901245750587  4.310468380093  3.986369750985  1.607812396408
5.274420834112  3.831811560490  7.969922502608  3.246462395006  4.138237022122  6.938718402961  9.314242940666  9.096875278996  4.661318072329  4.414657879322  51.622328318112  2.191466185627  0.963286141094  2.700149743881  3.840476864440  3.750206053169
7.663458842299  6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  25.683221309973  3.344695064476  8.676549316227  1.738944153649  6.698115797617  5.914873470877
6.321063932667  6.790780633269  8.313142886301  8.788058179283  2.300723435391  2.262700373267  0.504504947802  4.039281736316  1.398525440544  1.002100661101  31.227828365545  7.074996388387  2.487332882078  2.685726667847  5.913367626354  0.902792637726
0.982365283406  2.614253867463  8.167665291991  8.747402249505  1.365679662150  2.757061856261  1.981344610361  8.147231210715  8.167536577674  8.604182210795  98.318439156204  1.727618191323  1.160319338065  0.488683645947  2.458928209336  8.484394994489
7.111549020686  0.149244452200  0.104051691909  5.345907689219  7.041709512091  5.900067443546  6.092308426814  2.690055883460  7.193265224824  4.463794567350  52.553024911682  7.160459869104  4.337637109939  5.627084033617  8.527742638946  7.726376521169
Information: The net parasitics of block picorv32 are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/place.design'. (TIM-125)

Compile-fusion final QoR
________________________
Scenario Mapping Table
1: FUNC_Fast
2: FUNC_Slow
3: FUNC_Typical

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0428     2.9067    244
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0000     0.0000      0   0.0393     0.4560     27
    3   1   0.0000     0.0000      0   0.0000     0.0000      0
    3   2   0.0000     0.0000      0   0.0000     0.0000      0
    3   3   0.0000     0.0000      0   0.0000     0.0000      0
    3   4   0.0000     0.0000      0   0.0000     0.0000      0
    3   5   0.0000     0.0000      0   0.0000     0.0000      0
    3   6   0.0000     0.0000      0   0.0000     0.0000      0
    3   7   0.0000     0.0000      0   0.0440     0.9550     69
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage     CellEMV
    1   *   0.0000     0.0000   0.0000      0   0.0428     2.9067    244        0     0.0000        0  148560704           0
    2   *   0.0000     0.0000   0.0000      0   0.0393     0.4560     27        0     0.0000        0 101123.758           0
    3   *   0.0000     0.0000   0.0000      0   0.0440     0.9550     69        0     0.0000        0 1410025.00           0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt     CellEMV
    *   *   0.0000     0.0000   0.0000      0   0.0440     2.9079    244        0     0.0000        0  148560704      3310.82       5520         13        268           0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion final QoR Summary      0.0000     0.0000   0.0000      0   0.0440     2.9079    244        0        0  148560704      3310.82       5520

Compile-fusion command complete                CPU:   204 s (  0.06 hr )  ELAPSE:   148 s (  0.04 hr )  MEM-PEAK:  1409 MB
Compile-fusion command statistics  CPU=41 sec (0.01 hr) ELAPSED=27 sec (0.01 hr) MEM-PEAK=1.376 GB
Information: The net parasitics of block picorv32 are cleared. (TIM-123)
INFO: End environment monitoring: recipes
INFO: Restored 0 timer status, 10 app options, 0 tcl gvars, 0 env vars
Information: >>>>>>> 22 unique error and warning message tags while observing fusion: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     1     1  0 FLW-2200  WARNING   Warning: Starting step 'fc/initial_map/ReportMbStats' while ... (MSG-3032)
Information:    60   200  5 SQM-1079  WARNING   Warning: Skipping check for single_bit_degenerate attribute ... (MSG-3032)
Information:    10   325 10 SQM-1067  WARNING   Warning: Mapping to scan cell 'SAEDRVT14_FSDPSYNRBQ_V2LP_2' ... (MSG-3032)
Information:    10   400 10 SQM-1061  WARNING   Warning: Cannot infer functionality of libcell 'saed14rvt_fr... (MSG-3032)
Information:    25    25 10 SQM-1053  WARNING   Warning: Found 8 multibit sequential library cells that have... (MSG-3032)
Information:    10   205 10 SQM-1047  WARNING   Warning: Sequential element 'is_sll_srl_sra_reg' of module '... (MSG-3032)
Information:     1     1  1 SQM-1034  WARNING   Warning: No cell bus will be mapped to multibit because mult... (MSG-3032)
Information:     1     1  0 DFT-1991  WARNING   Warning: SCANDEF based Optimization skipped: No ScanDEF chai... (MSG-3032)
Information:    15    15  0 FLW-2892  WARNING   Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit... (MSG-3032)
Information:     1     1  0 ZRT-511   WARNING   Warning: Cell contains tie connections which are not connect... (MSG-3032)
Information:    21    21  0 ZRT-026   WARNING   Warning: Layer MRDL default pitch 4.000 may be too small to ... (MSG-3032)
Information:     1     1  0 DPPA-089  WARNING   Warning: 279 pins on block picorv32 have been placed with re... (MSG-3032)
Information:     2     2 10 POW-034   WARNING   Warning: No valid clocks available in design 'picorv32'. Set... (MSG-3032)
Information:     1     1  0 DPPA-004  WARNING   Warning: Not enough slots available for pin placement. Ignor... (MSG-3032)
Information:    10    10  0 DPPA-379  WARNING   Warning: Pin pcpi_rs1[1] is placed with relaxed spacing cons... (MSG-3032)
Information:    10    10  0 OPT-069   WARNING   Warning: Skipping pin mem_rdata_word_reg[16]/VDD. Reason - P... (MSG-3032)
Information:     4     4  0 ZRT-763   WARNING   Warning: Cell count_cycle_reg[57] is placed overlapping with... (MSG-3032)
Information:     4     4  0 CTS-038   WARNING   Warning: No clock routing rule is specified. (CTS-038)          (MSG-3032)
Information:    17    17  0 OPT-070   WARNING   Warning: Cannot find any default max transition constraint o... (MSG-3032)
Information:     6     6  0 PDC-003   WARNING   Warning: Routing direction of metal layer PO is neither "hor... (MSG-3032)
Information:    39    39  5 LGL-050   WARNING   Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_DCAP_... (MSG-3032)
Information:    57    43  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:   306  1332  8       22  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 1332 error&warning MSGs observed during fusion (MSG-3103)

  Block: picorv32.dlib:picorv32/place.design
  Current State: is mapped; is placed; 
  Events:
	- initial_map             	07/30/25 14:34 -->     0.003 hours
	- logic_opto              	07/30/25 14:34 -->     0.006 hours
	- initial_place           	07/30/25 14:34 -->     0.001 hours
	- initial_drc             	07/30/25 14:34 -->     0.001 hours
	- initial_opto            	07/30/25 14:34 -->     0.013 hours
	- final_place             	07/30/25 14:35 -->     0.004 hours
	- final_opto              	07/30/25 14:35 -->     0.007 hours

1
Information: Ending   'compile_fusion -to final_opto' (FLW-8001)
Information: Time: 2025-07-30 14:36:17 / Session:  00:02:28 / Command:  00:02:20 / CPU:  00:03:18 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Running auto PG connection. (NDM-099)
1
# Connect PG nets
connect_pg_net -net VDD [get_pins -hierarchical  */VDD]
1
connect_pg_net -net VSS [get_pins -hierarchical  */VSS]
1
# Analyze the design
check_legality 
Information: The command 'check_legality' cleared the undo history. (UNDO-016)

************************

running check_legality

Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 105 total shapes.
Layer M2: cached 3307 shapes out of 3307 total shapes.
Layer M3: cached 3307 shapes out of 3307 total shapes.
Cached 9921 vias out of 16355 total vias.

check_legality for block design picorv32 ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0108 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Library cell "SAEDRVT14_FSDP_V2_4" has width 25910 which is not an integer multiplier of its base site "unit" width 740
=====> Processed 149 ref cells (23 fillers) from library
Warning: There are 1 ref cells where the width or height are not an integer of their associated site def width or height.
Warning: All cell instances associated to those ref cells will be treated as blockage during legalization.
Warning: Cell "reg_op1_reg[3]" will be treated as blockage because its library cell "SAEDRVT14_FSDP_V2_4" width/height is not an integer multiplier of its site/row.
Warning: Cell "reg_op1_reg[1]" will be treated as blockage because its library cell "SAEDRVT14_FSDP_V2_4" width/height is not an integer multiplier of its site/row.
Design has no advanced rules
Checking legality
Checking cell legality:
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Sorting rows.
Checking spacing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking packing rule legality.


****************************************
  Report : Legality
****************************************

VIOLATIONS BY CATEGORY:
   MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION
         0          0          0  Two objects overlap.
         0          0          0  A cell violates a pnet.
         0          0          0  A cell is illegal at a site.
         0          0          0  A cell is not aligned with a site.
         0          0          0  A cell has an illegal orientation.
         0          0          0  A cell spacing rule is violated.
         0          0          0  A layer rule is violated.
         0          0          0  A cell is in the wrong region.
         0          0          0  Two cells violate cts margins.
         0          0          0  Two cells violate coloring.

         0          0          0  TOTAL

TOTAL 0 Violations.

VIOLATIONS BY SUBCATEGORY:
     MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION

         0          0          0    Two objects overlap.
           0          0          0    Two cells overlap.
           0          0          0    Two cells have overlapping keepout margins.
           0          0          0    A cell overlaps a blockage.
           0          0          0    A cell keepout margin overlaps a blockage.

         0          0          0    A cell violates a pnet.

         0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates pin-track alignment rules.
           0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates legal index rule.
           0          0          0    A cell has the wrong variant for its location.

         0          0          0    A cell is not aligned with a site.
           0          0          0    A cell is not aligned with the base site.
           0          0          0    A cell is not aligned with an overlaid site.

         0          0          0    A cell has an illegal orientation.

         0          0          0    A cell spacing rule is violated.
           0          0          0    A spacing rule is violated in a row.
           0          0          0    A spacing rule is violated between adjacent rows.
           0          0          0    A cell violates vertical abutment rule.
           0          0          0    A cell violates metal spacing rule.

         0          0          0    A layer rule is violated.
           0          0          0    A layer VTH rule is violated.
           0          0          0    A layer OD rule is violated.
           0          0          0    A layer OD max-width rule is violated.
           0          0          0    A layer ALL_OD corner rule is violated.
           0          0          0    A layer max-vertical-length rule is violated.
           0          0          0    A layer TPO rule is violated.
           0          0          0    Filler cell insertion cannot satisfy layer rules.

         0          0          0    A cell is in the wrong region.
           0          0          0    A cell is outside its hard bound.
           0          0          0    A cell is in the wrong voltage area.
           0          0          0    A cell violates an exclusive movebound.

         0          0          0    Two cells violate cts margins.

         0          0          0    Two cells violate coloring.


check_legality for block design picorv32 succeeded!


check_legality succeeded.

**************************

1
report_congestion 
****************************************
Report : congestion
Design : picorv32
Version: W-2024.09-SP2
Date   : Wed Jul 30 14:36:18 2025
****************************************

Layer     |    overflow     |              # GRCs has
Name      |  total  |  max  | overflow (%)      | max overflow
---------------------------------------------------------------
Both Dirs |     238 |     4 |     167  ( 0.31%) |       5
H routing |     162 |     4 |     105  ( 0.39%) |       4
V routing |      76 |     4 |      62  ( 0.23%) |       1

1
report_utilization
****************************************
Report : report_utilization
Design : picorv32
Version: W-2024.09-SP2
Date   : Wed Jul 30 14:36:18 2025
****************************************
Utilization Ratio:			0.4215
Utilization options:
 - Area calculation based on:		site_row of block picorv32/place
 - Categories of objects excluded:	hard_macros macro_keepouts soft_macros io_cells hard_blockages 
Total Area:				7854.5376
Total Capacity Area:			7854.5376
Total Area of cells:			3310.9080
Area of excluded objects:
 - hard_macros         :		0.0000
 - macro_keepouts      :		0.0000
 - soft_macros         :		0.0000
 - io_cells            :		0.0000
 - hard_blockages      :		0.0000
Total Area of excluded objects:		0.0000
Ratio of excluded objects:		0.0000

Utilization of site-rows with:
 - Site 'unit':				0.4215

0.4215
collect_reports placement
Collecting reports for placement stage...
Reports are generated for placement stage.
get_blocks -all
{picorv32.dlib:picorv32.design picorv32.dlib:picorv32/netlist_read.design picorv32.dlib:picorv32/import.design picorv32.dlib:picorv32/floorplan.design picorv32.dlib:picorv32/place.design}
list_blocks
Lib picorv32.dlib /home/DuongTuong-ST/works/Projects/picorv32/results/picorv32.dlib tech current
  -   0 picorv32.design Jul-30-14:33
  -   0 picorv32/floorplan.design Jul-30-14:33
  -   0 picorv32/import.design Jul-30-14:33
  -   0 picorv32/netlist_read.design Jul-30-14:33
  *>  0 picorv32/place.design Jul-30-14:36 current
5
save_block -as ${DESIGN_NAME}/place
Information: Saving block 'picorv32.dlib:picorv32/place.design'
RDE-checksum: dbdcd8e0
1
save_lib
Saving library 'picorv32.dlib'
RDE-checksum: dbdcd8e0
1
Information: 2375 out of 2385 POW-046 messages were not printed due to limit 10  (MSG-3913)
1
fc_shell> check_pg_drc
Command check_pg_drc started  at Wed Jul 30 14:36:29 2025
Command check_pg_drc finished at Wed Jul 30 14:36:29 2025
CPU usage for check_pg_drc: 0.42 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.23 seconds ( 0.00 hours)
Total number of errors found: 51
   37 shorts on M1
   1 short on M2
   12 insufficient spacings on M1
   1 insufficient spacing on M2
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
fc_shell> gui_start
fc_shell> gui_show_error_data
fc_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
fc_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -drag {{85.020 47.746} {84.996 47.979}} -scale 0.0048
fc_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -drag {{84.521 48.575} {84.531 48.454}} -scale 0.0048
fc_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
fc_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -cancel
fc_shell> check_pg_drc
Command check_pg_drc started  at Wed Jul 30 14:37:07 2025
Command check_pg_drc finished at Wed Jul 30 14:37:08 2025
CPU usage for check_pg_drc: 0.42 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.24 seconds ( 0.00 hours)
No errors found.
fc_shell> check_pg_connectivity
Information: The command 'check_pg_connectivity' cleared the undo history. (UNDO-016)
Checking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 6822
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 5063
Number of VDD Vias: 8063
Number of VDD Terminals: 92
**************Verify net VDD connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 5128
Number of VSS Vias: 8292
Number of VSS Terminals: 96
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
fc_shell> check_pg_missing_vias
Check net VDD vias...
Number of missing vias: 0
Checking net VDD vias took 0 seconds.
Check net VSS vias...
Number of missing vias: 0
Checking net VSS vias took 0 seconds.
Overall runtime: 0 seconds.
fc_shell> check_legality

************************

running check_legality

Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 105 total shapes.
Layer M2: cached 3307 shapes out of 3307 total shapes.
Layer M3: cached 3307 shapes out of 3307 total shapes.
Cached 9921 vias out of 16355 total vias.

check_legality for block design picorv32 ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0109 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Library cell "SAEDRVT14_FSDP_V2_4" has width 25910 which is not an integer multiplier of its base site "unit" width 740
=====> Processed 149 ref cells (23 fillers) from library
Warning: There are 1 ref cells where the width or height are not an integer of their associated site def width or height.
Warning: All cell instances associated to those ref cells will be treated as blockage during legalization.
Warning: Cell "reg_op1_reg[3]" will be treated as blockage because its library cell "SAEDRVT14_FSDP_V2_4" width/height is not an integer multiplier of its site/row.
Warning: Cell "reg_op1_reg[1]" will be treated as blockage because its library cell "SAEDRVT14_FSDP_V2_4" width/height is not an integer multiplier of its site/row.
Design has no advanced rules
Checking legality
Checking cell legality:
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Sorting rows.
Checking spacing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking packing rule legality.


****************************************
  Report : Legality
****************************************

VIOLATIONS BY CATEGORY:
   MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION
         1          0          0  Two objects overlap.
         0          0          0  A cell violates a pnet.
         0          0          0  A cell is illegal at a site.
         0          0          0  A cell is not aligned with a site.
         0          0          0  A cell has an illegal orientation.
         0          0          0  A cell spacing rule is violated.
         0          0          0  A layer rule is violated.
         0          0          0  A cell is in the wrong region.
         0          0          0  Two cells violate cts margins.
         0          0          0  Two cells violate coloring.

         1          0          0  TOTAL

TOTAL 1 Violations.

VIOLATIONS BY SUBCATEGORY:
     MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION

         1          0          0    Two objects overlap.
           1          0          0    Two cells overlap.
           0          0          0    Two cells have overlapping keepout margins.
           0          0          0    A cell overlaps a blockage.
           0          0          0    A cell keepout margin overlaps a blockage.

         0          0          0    A cell violates a pnet.

         0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates pin-track alignment rules.
           0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates legal index rule.
           0          0          0    A cell has the wrong variant for its location.

         0          0          0    A cell is not aligned with a site.
           0          0          0    A cell is not aligned with the base site.
           0          0          0    A cell is not aligned with an overlaid site.

         0          0          0    A cell has an illegal orientation.

         0          0          0    A cell spacing rule is violated.
           0          0          0    A spacing rule is violated in a row.
           0          0          0    A spacing rule is violated between adjacent rows.
           0          0          0    A cell violates vertical abutment rule.
           0          0          0    A cell violates metal spacing rule.

         0          0          0    A layer rule is violated.
           0          0          0    A layer VTH rule is violated.
           0          0          0    A layer OD rule is violated.
           0          0          0    A layer OD max-width rule is violated.
           0          0          0    A layer ALL_OD corner rule is violated.
           0          0          0    A layer max-vertical-length rule is violated.
           0          0          0    A layer TPO rule is violated.
           0          0          0    Filler cell insertion cannot satisfy layer rules.

         0          0          0    A cell is in the wrong region.
           0          0          0    A cell is outside its hard bound.
           0          0          0    A cell is in the wrong voltage area.
           0          0          0    A cell violates an exclusive movebound.

         0          0          0    Two cells violate cts margins.

         0          0          0    Two cells violate coloring.


check_legality for block design picorv32 failed!

check_legality failed.

**************************

0
fc_shell> gui_show_error_data
fc_shell> compile_fusion -to final_opto
Information: Enabling runtime flow for U-2022 (FLW-3600)
lao.enable_dcnxt_mode false
INFO: compile_fusion is running in balanced flow mode.
INFO: EIO v5 is enabled
INFO: Cost Function Configuration 0.5/0.5/0.5/0.5
Information: Structural Congestion Optimization technology (Early SCO) has been enabled. (SCO-0001)
Information: Starting 'compile_fusion -to final_opto' (FLW-8000)
Information: Time: 2025-07-30 14:38:48 / Session:  00:04:58 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
CPU Load: 6%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB
****************************************
Report : report_tbcs
Version: W-2024.09-SP2
Date   : Wed Jul 30 14:38:48 2025
****************************************
INFO: Start environment monitoring: recipes
Information: Enabling runtime flow for U-2022 (FLW-3600)
lao.enable_dcnxt_mode false
INFO: compile_fusion is running in balanced flow mode.
INFO: EIO v5 is enabled
INFO: Cost Function Configuration 0.5/0.5/0.5/0.5
Information: The net parasitics of block picorv32 are cleared. (TIM-123)
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_map (FLW-8000)
Information: Time: 2025-07-30 14:38:48 / Session:  00:04:59 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_map / Load Design (FLW-8000)
Information: Time: 2025-07-30 14:38:48 / Session:  00:04:59 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_2' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_2'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_4' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_4'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_1'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_2'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_4'. (SQM-2004)
Warning: Found 8 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
8 sequential multibit library cells have missing sequential mapping relevant attributes
Use check_multibit_library command to identify these multibit library cells.
Information: 6 out of 16 SQM-1061 messages were not printed due to limit 10  (MSG-3913)
Information: 3 out of 13 SQM-1067 messages were not printed due to limit 10  (MSG-3913)
Information: 3 out of 8 SQM-1079 messages were not printed due to limit 5  (MSG-3913)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       3310.82           -        5520              0.08      1409
Information: Ending   compile_fusion / initial_map / Load Design (FLW-8001)
Information: Time: 2025-07-30 14:38:48 / Session:  00:04:59 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / MV Cell Insertion (FLW-8000)
Information: Time: 2025-07-30 14:38:48 / Session:  00:04:59 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
MV related app options set by user:
  mv.pg.default_ground_supply_net_name = VSS
  mv.pg.default_ground_supply_port_name = VSS
  mv.pg.default_power_supply_net_name = VDD
  mv.pg.default_power_supply_port_name = VDD
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       3310.82           -        5520              0.08      1409
Information: Ending   compile_fusion / initial_map / MV Cell Insertion (FLW-8001)
Information: Time: 2025-07-30 14:38:48 / Session:  00:04:59 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / Logic Simplification (1) (FLW-8000)
Information: Time: 2025-07-30 14:38:48 / Session:  00:04:59 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / Logic Simplification (1) / Constant and Equal Register Detection (FLW-8000)
Information: Time: 2025-07-30 14:38:48 / Session:  00:04:59 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Register Bits Before Sharing = 1575, After Sharing = 1575, Savings = 0 (SQM-2000)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       3310.82           -        5520              0.08      1409
Information: Ending   compile_fusion / initial_map / Logic Simplification (1) / Constant and Equal Register Detection (FLW-8001)
Information: Time: 2025-07-30 14:38:51 / Session:  00:05:01 / Command:  00:00:02 / CPU:  00:00:02 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / Logic Simplification (1) / Register Merging (FLW-8000)
Information: Time: 2025-07-30 14:38:51 / Session:  00:05:01 / Command:  00:00:02 / CPU:  00:00:02 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       3310.82           -        5520              0.08      1409
Information: Ending   compile_fusion / initial_map / Logic Simplification (1) / Register Merging (FLW-8001)
Information: Time: 2025-07-30 14:38:51 / Session:  00:05:01 / Command:  00:00:02 / CPU:  00:00:02 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / Logic Simplification (1) / Constant Propagation and Register Optimization (FLW-8000)
Information: Time: 2025-07-30 14:38:51 / Session:  00:05:01 / Command:  00:00:02 / CPU:  00:00:02 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       3206.30           -        5306              0.08      1409
Information: Ending   compile_fusion / initial_map / Logic Simplification (1) / Constant Propagation and Register Optimization (FLW-8001)
Information: Time: 2025-07-30 14:38:51 / Session:  00:05:01 / Command:  00:00:02 / CPU:  00:00:02 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       3206.30           -        5306              0.08      1409
Information: Ending   compile_fusion / initial_map / Logic Simplification (1) (FLW-8001)
Information: Time: 2025-07-30 14:38:51 / Session:  00:05:01 / Command:  00:00:02 / CPU:  00:00:02 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Timer using 2 threads
Information: RDE mode is turned on. (TIM-124)
Information: Starting compile_fusion / initial_map / High-Level Optimization and Technology Mapping (FLW-8000)
Information: Time: 2025-07-30 14:38:51 / Session:  00:05:02 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Warning: No cell bus will be mapped to multibit because multibit mapping has been disabled by user. (SQM-1034)
Information: Shift register Inferencing is enabled so only head flop will be replaced with scan cell and not all registers in shift register chains are scan replaced. (SQM-1074)
Warning: Sequential element 'reg_op2_reg[2]' of module 'picorv32' is mapped to library cell 'SAEDRVT14_FSDPMQ_1' or its equivalents, which have multiple input ports defined as nextstate:data. This may result in synchronous input nets swapped. (SQM-1047)
Warning: Sequential element 'reg_next_pc_reg[2]' of module 'picorv32' is mapped to library cell 'SAEDRVT14_FSDPSYNRBQ_V2_0P5' or its equivalents, which have multiple input ports defined as nextstate:data. This may result in synchronous input nets swapped. (SQM-1047)
Information: 8 register's output was inverted. Use report_transformed_registers for a list. (SQM-2014)
Information: Extraction observers are detached as design net change threshold is reached.
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       3136.06           -        5228              0.09      1409
Information: Ending   compile_fusion / initial_map / High-Level Optimization and Technology Mapping (FLW-8001)
Information: Time: 2025-07-30 14:38:58 / Session:  00:05:09 / Command:  00:00:10 / CPU:  00:00:10 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Warning: No valid clocks available in design 'picorv32'. Setting clock frequency to 1 GHz. (POW-034)
Warning: No valid clocks available in design 'picorv32'. Setting clock frequency to 1 GHz. (POW-034)
Information: Starting compile_fusion / initial_map / DFT Core Wrapper Analysis (FLW-8000)
Information: Time: 2025-07-30 14:38:58 / Session:  00:05:09 / Command:  00:00:10 / CPU:  00:00:10 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       3136.06           -        5228              0.09      1409
Information: Ending   compile_fusion / initial_map / DFT Core Wrapper Analysis (FLW-8001)
Information: Time: 2025-07-30 14:38:58 / Session:  00:05:09 / Command:  00:00:10 / CPU:  00:00:10 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / Logic Simplification (2) (FLW-8000)
Information: Time: 2025-07-30 14:38:58 / Session:  00:05:09 / Command:  00:00:10 / CPU:  00:00:10 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Register Bits Before Sharing = 1575, After Sharing = 1575, Savings = 0 (SQM-2000)
Information: Starting compile_fusion / initial_map / Logic Simplification (2) / Constant Propagation and Register Optimization (FLW-8000)
Information: Time: 2025-07-30 14:38:58 / Session:  00:05:09 / Command:  00:00:10 / CPU:  00:00:10 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       3099.43           -        5025              0.09      1409
Information: Ending   compile_fusion / initial_map / Logic Simplification (2) / Constant Propagation and Register Optimization (FLW-8001)
Information: Time: 2025-07-30 14:38:59 / Session:  00:05:09 / Command:  00:00:10 / CPU:  00:00:10 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       3099.43           -        5025              0.09      1409
Information: Ending   compile_fusion / initial_map / Logic Simplification (2) (FLW-8001)
Information: Time: 2025-07-30 14:38:59 / Session:  00:05:09 / Command:  00:00:10 / CPU:  00:00:10 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Warning: Starting step 'fc/initial_map/ReportMbStats' while step 'fc/initial_map/seqremapBank' is still alive. In case 'fc/initial_map/seqremapBank' is a parent step of 'fc/initial_map/ReportMbStats', you might want to call the step ctor with that as argument (FLW-2200)
Information: Result of compile_fusion / initial_map / Clock Gate Insertion (FLW-8500)
--------------------------------------------------------------------------------
|                             Clock Gating Options                             |
--------------------------------------------------------------------------------
|         Objects         |    Minimum Bitwidth     |      Maximum Fanout      |
--------------------------+-------------------------+---------------------------
|   top-level (design)    |          3 (d)          |      Unlimited (d)       |
--------------------------------------------------------------------------------

Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 19
---------------------------------------------------------------------------------------------
                          Tool Gated Register Summary                                        
---------------------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent | % of Gated 
                                    | Clock Gates |                | Bitwidth   | Bits       
---------------------------------------------------------------------------------------------
Regular Clock Gating                |          54 |           1475 |       1475 |    94.86%
---------------------------------------------------------------------------------------------
--------------------------------------------------------------------------------
                 Regular Clock Gating Ungated Register Summary                  
--------------------------------------------------------------------------------
 Ungated Reason                                            | Count | Bitwidth   
--------------------------------------------------------------------------------
 Enable is Constant One.                                   |    74 |       74
 Minimum Bitwidth Not Met.                                 |     6 |        6
 Not Processed.                                            |    68 |       68
--------------------------------------------------------------------------------
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       3099.43           -        5025              0.09      1409

Information: Runtime Summary (compile_fusion / initial_map)  (FLW-9001)
----------------------------------------------------------------------------
     Elapse(Hr:Min:Sec)     Elapse(%)     Category
----------------------------------------------------------------------------
       00:00:00              1.9%         Load Design 
       00:00:00              0.0%         MV Cell Insertion 
       00:00:00              0.1%         Logic Simplification (1) 
       00:00:02             21.3%         Logic Simplification (1)/Constant and Equal Register Detection 
       00:00:00              0.0%         Logic Simplification (1)/Register Merging 
       00:00:00              0.8%         Logic Simplification (1)/Constant Propagation and Register Optimization 
       00:00:07             66.8%         High-Level Optimization and Technology Mapping 
       00:00:00              0.0%         DFT Core Wrapper Analysis 
       00:00:00              1.9%         Logic Simplification (2) 
       00:00:00              0.6%         Logic Simplification (2)/Constant Propagation and Register Optimization 
       00:00:00              6.5%         Other 
----------------------------------------------------------------------------
       00:00:10            100.0%         Total 
----------------------------------------------------------------------------

Host Options:
-------------
Max cores: 2

Machine Spec:
-------------
Intel(R) Core(TM) i5-14500 / 20 CPUs  
Sockets: 1, Cores: 14, HT/SMT, not-VM
----------------------------------------------------------------------------

Information: Ending   compile_fusion / initial_map (FLW-8001)
Information: Time: 2025-07-30 14:38:59 / Session:  00:05:09 / Command:  00:00:11 / CPU:  00:00:11 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)

Information: >>>>>>> 8 unique error and warning message tags while observing compile_fusion / initial_map: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     2     1  0 FLW-2200  WARNING   Warning: Starting step 'fc/initial_map/ReportMbStats' while ... (MSG-3032)
Information:    65     8  5 SQM-1079  WARNING   Warning: Skipping check for single_bit_degenerate attribute ... (MSG-3032)
Information:    10    13 10 SQM-1067  WARNING   Warning: Mapping to scan cell 'SAEDRVT14_FSDPSYNRBQ_V2LP_2' ... (MSG-3032)
Information:    10    16 10 SQM-1061  WARNING   Warning: Cannot infer functionality of libcell 'saed14rvt_fr... (MSG-3032)
Information:    26     1 10 SQM-1053  WARNING   Warning: Found 8 multibit sequential library cells that have... (MSG-3032)
Information:    12     2 10 SQM-1047  WARNING   Warning: Sequential element 'reg_next_pc_reg[2]' of module '... (MSG-3032)
Information:     2     1  1 SQM-1034  WARNING   Warning: No cell bus will be mapped to multibit because mult... (MSG-3032)
Information:     4     2 10 POW-034   WARNING   Warning: No valid clocks available in design 'picorv32'. Set... (MSG-3032)
Information:   131    44  7        8  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 44 error&warning MSGs observed during compile_fusion / initial_map (MSG-3103)

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / logic_opto (FLW-8000)
Information: Time: 2025-07-30 14:38:59 / Session:  00:05:09 / Command:  00:00:11 / CPU:  00:00:11 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / logic_opto / Load Design (FLW-8000)
Information: Time: 2025-07-30 14:38:59 / Session:  00:05:09 / Command:  00:00:11 / CPU:  00:00:11 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Timer using 2 threads
Scenario FUNC_Fast is cellEm
CTS Cell EM initialization finished
Information: RDE mode is turned on. (TIM-124)
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/place.design'. (TIM-125)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
Smart Arc Optimization:                    disabled
************************************************************
Info: update em.
Information: Activity propagation will be performed for scenario FUNC_Fast.
Information: Doing activity propagation for mode 'FUNC' and corner 'Fast' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario FUNC_Fast (POW-052)
Information: Running switching activity propagation with 2 threads!

 **** Information : No. of simulation cycles = 7 ****
Information: Propagated activity on scenario FUNC_Slow identical to that on FUNC_Fast (POW-006)
Information: Timer-derived activity data is cached on scenario FUNC_Slow (POW-052)
Information: Propagated activity on scenario FUNC_Typical identical to that on FUNC_Fast (POW-006)
Information: Timer-derived activity data is cached on scenario FUNC_Typical (POW-052)
Information: Activity for scenario FUNC_Fast was cached, no propagation required. (POW-005)
Information: Activity for scenario FUNC_Slow was cached, no propagation required. (POW-005)
Information: Activity for scenario FUNC_Typical was cached, no propagation required. (POW-005)
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
Information: CCD will use corner Slow for honoring max prepone/postpone limits
Information: Useful skew copied/scaled 0 balance points and 0 clock latencies. (CCD-103)

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: Change threshold for extractor is reset. (FLW-1300)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       3099.43           -        5025              0.09      1409
Information: Ending   compile_fusion / logic_opto / Load Design (FLW-8001)
Information: Time: 2025-07-30 14:39:00 / Session:  00:05:11 / Command:  00:00:12 / CPU:  00:00:13 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Clock Gate Re-structuring (FLW-8000)
Information: Time: 2025-07-30 14:39:00 / Session:  00:05:11 / Command:  00:00:12 / CPU:  00:00:13 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Result of compile_fusion / logic_opto / Clock Gate Re-structuring (FLW-8500)
Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 19
---------------------------------------------------------------------------------------------
                          Tool Gated Register Summary                                        
---------------------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent | % of Gated 
                                    | Clock Gates |                | Bitwidth   | Bits       
---------------------------------------------------------------------------------------------
Regular Clock Gating                |          54 |           1475 |       1475 |    94.86%
---------------------------------------------------------------------------------------------
--------------------------------------------------------------------------------
                 Regular Clock Gating Ungated Register Summary                  
--------------------------------------------------------------------------------
 Ungated Reason                                            | Count | Bitwidth   
--------------------------------------------------------------------------------
 Enable is Constant One.                                   |    74 |       74
 Minimum Bitwidth Not Met.                                 |     6 |        6
 Not Processed.                                            |    68 |       68
--------------------------------------------------------------------------------
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                    1301.77     1301.77         -      2009       3099.43           -        5025              0.09      1409
Information: Ending   compile_fusion / logic_opto / Clock Gate Re-structuring (FLW-8001)
Information: Time: 2025-07-30 14:39:00 / Session:  00:05:11 / Command:  00:00:12 / CPU:  00:00:13 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Optimization (1) (FLW-8000)
Information: Time: 2025-07-30 14:39:00 / Session:  00:05:11 / Command:  00:00:12 / CPU:  00:00:13 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Optimization (1) / Logic Simplification and Register Optimization (FLW-8000)
Information: Time: 2025-07-30 14:39:00 / Session:  00:05:11 / Command:  00:00:12 / CPU:  00:00:13 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_2' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_2'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_4' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_4'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_1'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_2'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_4'. (SQM-2004)
Warning: Found 8 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
8 sequential multibit library cells have missing sequential mapping relevant attributes
Use check_multibit_library command to identify these multibit library cells.
Information: 6 out of 16 SQM-1061 messages were not printed due to limit 10  (MSG-3913)
Information: 3 out of 13 SQM-1067 messages were not printed due to limit 10  (MSG-3913)
Information: 3 out of 8 SQM-1079 messages were not printed due to limit 5  (MSG-3913)
Information: Ending   compile_fusion / logic_opto / Optimization (1) / Logic Simplification and Register Optimization (FLW-8001)
Information: Time: 2025-07-30 14:39:02 / Session:  00:05:13 / Command:  00:00:14 / CPU:  00:00:15 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 5%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/place.design'. (TIM-125)
Information: Starting compile_fusion / logic_opto / Optimization (1) / Timing Optimization and DesignWare Reselection (FLW-8000)
Information: Time: 2025-07-30 14:39:03 / Session:  00:05:14 / Command:  00:00:15 / CPU:  00:00:16 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 5%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_2' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_2'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_4' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_4'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_1'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_2'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_4'. (SQM-2004)
Warning: Found 8 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
8 sequential multibit library cells have missing sequential mapping relevant attributes
Use check_multibit_library command to identify these multibit library cells.
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Found 8 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
8 sequential multibit library cells have missing sequential mapping relevant attributes
Use check_multibit_library command to identify these multibit library cells.
Information: 22 out of 32 SQM-1061 messages were not printed due to limit 10  (MSG-3913)
Information: 16 out of 26 SQM-1067 messages were not printed due to limit 10  (MSG-3913)
Information: 11 out of 16 SQM-1079 messages were not printed due to limit 5  (MSG-3913)
Information: 6 out of 16 SQM-2004 messages were not printed due to limit 10  (MSG-3913)
Warning: Net 'ctmn_25752' is already connected to pin 'ctmi_15721/X'. It may cause loss of switching activity. (POW-116)
Warning: Net 'clkgt_enable_net_10341' is already connected to pin 'ctmi_12268/X'. It may cause loss of switching activity. (POW-116)
Warning: Net 'N113' is already connected to pin 'ctmi_14149/X'. It may cause loss of switching activity. (POW-116)
Warning: Net 'N1185' is already connected to pin 'ctmi_13650/X'. It may cause loss of switching activity. (POW-116)
Warning: Net 'SEQMAP_NET_61' is already connected to pin 'ctmi_15762/X'. It may cause loss of switching activity. (POW-116)
Warning: Net 'ctmn_13819' is already connected to pin 'ctmi_15129/X'. It may cause loss of switching activity. (POW-116)
Warning: Net 'ctmn_25723' is already connected to pin 'ctmi_15181/X'. It may cause loss of switching activity. (POW-116)
Warning: Net 'ctmn_11944' is already connected to pin 'ctmi_12565/X'. It may cause loss of switching activity. (POW-116)
Warning: Net 'N453' is already connected to pin 'ctmi_13749/X'. It may cause loss of switching activity. (POW-116)
Warning: Net 'SEQMAP_NET_11521' is already connected to pin 'ctmi_15206/X'. It may cause loss of switching activity. (POW-116)
Information: 9 out of 19 POW-116 messages were not printed due to limit 10  (MSG-3913)
Information: Ending   compile_fusion / logic_opto / Optimization (1) / Timing Optimization and DesignWare Reselection (FLW-8001)
Information: Time: 2025-07-30 14:39:04 / Session:  00:05:15 / Command:  00:00:16 / CPU:  00:00:18 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 5%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (1) (FLW-8001)
Information: Time: 2025-07-30 14:39:04 / Session:  00:05:15 / Command:  00:00:16 / CPU:  00:00:18 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 5%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Register Retiming (FLW-8000)
Information: Time: 2025-07-30 14:39:04 / Session:  00:05:15 / Command:  00:00:16 / CPU:  00:00:18 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 5%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_2' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_2'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_4' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_4'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_1'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_2'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_4'. (SQM-2004)
Warning: Found 8 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
8 sequential multibit library cells have missing sequential mapping relevant attributes
Use check_multibit_library command to identify these multibit library cells.
Information: 6 out of 16 SQM-1061 messages were not printed due to limit 10  (MSG-3913)
Information: 3 out of 13 SQM-1067 messages were not printed due to limit 10  (MSG-3913)
Information: 3 out of 8 SQM-1079 messages were not printed due to limit 5  (MSG-3913)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_2' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_2'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_4' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_4'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_1'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_2'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_4'. (SQM-2004)
Warning: Found 8 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
8 sequential multibit library cells have missing sequential mapping relevant attributes
Use check_multibit_library command to identify these multibit library cells.
Information: Result of compile_fusion / logic_opto / Register Retiming (FLW-8500)
Information: No instance marked for retiming. (RTM-1031)
Information: 6 out of 16 SQM-1061 messages were not printed due to limit 10  (MSG-3913)
Information: 3 out of 13 SQM-1067 messages were not printed due to limit 10  (MSG-3913)
Information: 3 out of 8 SQM-1079 messages were not printed due to limit 5  (MSG-3913)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_2' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_2'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_4' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_4'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_1'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_2'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_4'. (SQM-2004)
Warning: Found 8 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
8 sequential multibit library cells have missing sequential mapping relevant attributes
Use check_multibit_library command to identify these multibit library cells.
Information: 6 out of 16 SQM-1061 messages were not printed due to limit 10  (MSG-3913)
Information: 3 out of 13 SQM-1067 messages were not printed due to limit 10  (MSG-3913)
Information: 3 out of 8 SQM-1079 messages were not printed due to limit 5  (MSG-3913)
Information: Ending   compile_fusion / logic_opto / Register Retiming (FLW-8001)
Information: Time: 2025-07-30 14:39:10 / Session:  00:05:20 / Command:  00:00:21 / CPU:  00:00:23 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_2' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_2'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_4' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_4'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_1'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_2'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_4'. (SQM-2004)
Warning: Found 8 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
8 sequential multibit library cells have missing sequential mapping relevant attributes
Use check_multibit_library command to identify these multibit library cells.
Information: Register Bits Before Sharing = 1575, After Sharing = 1575, Savings = 0 (SQM-2000)
Information: 6 out of 16 SQM-1061 messages were not printed due to limit 10  (MSG-3913)
Information: 3 out of 13 SQM-1067 messages were not printed due to limit 10  (MSG-3913)
Information: 3 out of 8 SQM-1079 messages were not printed due to limit 5  (MSG-3913)
Information: Starting compile_fusion / logic_opto / Optimization (2) (FLW-8000)
Information: Time: 2025-07-30 14:39:12 / Session:  00:05:22 / Command:  00:00:24 / CPU:  00:00:25 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Warning: Net 'N113' is already connected to pin 'A6161/X'. It may cause loss of switching activity. (POW-116)
Warning: Net 'clkgt_enable_net_10341' is already connected to pin 'A6159/X'. It may cause loss of switching activity. (POW-116)
Warning: Net 'N5491' is already connected to pin 'A6205/X'. It may cause loss of switching activity. (POW-116)
Warning: Net 'N1185' is already connected to pin 'A6166/X'. It may cause loss of switching activity. (POW-116)
Warning: Net 'N1189' is already connected to pin 'A6208/X'. It may cause loss of switching activity. (POW-116)
Warning: Net 'N1412' is already connected to pin 'A6217/X'. It may cause loss of switching activity. (POW-116)
Warning: Net 'SEQMAP_NET_11521' is already connected to pin 'A6188/X'. It may cause loss of switching activity. (POW-116)
Warning: Net 'SEQMAP_NET_61' is already connected to pin 'A6168/X'. It may cause loss of switching activity. (POW-116)
Warning: Net 'alu_out[9]' is already connected to pin 'A6210/X'. It may cause loss of switching activity. (POW-116)
Warning: Net 'ctmn_25752' is already connected to pin 'A6158/X'. It may cause loss of switching activity. (POW-116)
Information: 3 out of 13 POW-116 messages were not printed due to limit 10  (MSG-3913)
Warning: Net 'N1185' is already connected to pin 'ctmi_6525/X'. It may cause loss of switching activity. (POW-116)
Warning: Net 'N1412' is already connected to pin 'ctmi_6534/X'. It may cause loss of switching activity. (POW-116)
Warning: Net 'SEQMAP_NET_11521' is already connected to pin 'ctmi_6536/X'. It may cause loss of switching activity. (POW-116)
Warning: Net 'SEQMAP_NET_61' is already connected to pin 'ctmi_6553/X'. It may cause loss of switching activity. (POW-116)
Warning: Net 'alu_out[9]' is already connected to pin 'ctmi_6557/X'. It may cause loss of switching activity. (POW-116)
Warning: Net 'ctmn_13819' is already connected to pin 'ctmi_6618/X'. It may cause loss of switching activity. (POW-116)
Warning: Net 'ctmn_25752' is already connected to pin 'ctmi_6563/X'. It may cause loss of switching activity. (POW-116)
Warning: Net 'ctmn_11944' is already connected to pin 'ctmi_6567/X'. It may cause loss of switching activity. (POW-116)
Warning: Net 'ctmn_25723' is already connected to pin 'ctmi_6636/X'. It may cause loss of switching activity. (POW-116)
Warning: Net 'N1462' is already connected to pin 'ctmi_13284/X'. It may cause loss of switching activity. (POW-116)
Information: 8 out of 18 POW-116 messages were not printed due to limit 10  (MSG-3913)
Information: Ending   compile_fusion / logic_opto / Optimization (2) (FLW-8001)
Information: Time: 2025-07-30 14:39:14 / Session:  00:05:25 / Command:  00:00:26 / CPU:  00:00:28 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Auto-Floorplan (1) (FLW-8000)
Information: Time: 2025-07-30 14:39:14 / Session:  00:05:25 / Command:  00:00:26 / CPU:  00:00:28 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Shaping unshaped voltage areas (AFP-1011)
Information: Placing unplaced pins (AFP-1007)
Information: Result of compile_fusion / logic_opto / Auto-Floorplan (1) (FLW-8500)
Information: Auto-Floorplan Summary (AFP-2023)
-------------------------------------------------------------------------------
              origin           area     boundary
core            user        7854.54   { {5 5} {5 67.4} {130.874 67.4} {130.874 5} }
die             user        9837.28   { {0 0} {0 72.4} {135.874 72.4} {135.874 0} }
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
objects             total        candidates          modified         preserved                 
voltage areas           0                 0                 0                 0
ios                     0                 0                 0                 0
macros                  0                 0                 0                 0
pins                  409                 0                 0                 0
-------------------------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Auto-Floorplan (1) (FLW-8001)
Information: Time: 2025-07-30 14:39:14 / Session:  00:05:25 / Command:  00:00:26 / CPU:  00:00:28 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Early Placement (FLW-8000)
Information: Time: 2025-07-30 14:39:14 / Session:  00:05:25 / Command:  00:00:26 / CPU:  00:00:28 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
----------------------------------------------------------------
running create_placement
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario FUNC_Slow timingCorner Slow.  Using corner Fast for worst leakage corner. (OPT-078)
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Information: Nominal = 0.0056185  Design MT = inf  Target = 0.0338329  MaxRC = 0.022324 Fast Target = 0.011791 (OPT-081)
nplLib: default vr hor dist = 322
nplLib: default vr ver dist = 322
nplLib: default vr buf size = 2
nplLib: default vr buf size = 1
Placer using max_unbuffered_distance = 321.97

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :	 true                

Start transferring placement data.
****** Net weight manager: report ******
Weights included: Timing  
Number of nets with non-default weights: 5803
Timing factor = 1
Non-default weight range: (0.87628, 2.62884)
                             Min         Max         Avg       Stdev        Skew
     Timing Weights      0.87628     2.62884           1    0.357269     3.01617
      Final Weights      0.87628     2.62884           1    0.357269     3.01617
Information: Automatic repeater spreading is enabled.
Information: The net parasitics of block picorv32 are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 2 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
Creating placement from scratch.
coarse place 0% done.
coarse place 25% done.
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
Information: Coarse placer wire length estimate = 83098.4
Information: Coarse placer active wire length estimate = 0
Information: Coarse placer weighted wire length estimate = 78497.2
Information: Extraction observers are detached as design net change threshold is reached.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
----------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Early Placement (FLW-8001)
Information: Time: 2025-07-30 14:39:16 / Session:  00:05:26 / Command:  00:00:28 / CPU:  00:00:29 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Structural Congestion Optimization technology (Early SCO) has been enabled. (SCO-0001)
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/place.design'. (TIM-125)
Information: Starting compile_fusion / logic_opto / Optimization (3) (FLW-8000)
Information: Time: 2025-07-30 14:39:16 / Session:  00:05:27 / Command:  00:00:28 / CPU:  00:00:30 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Optimization (3) / Timing Optimization (FLW-8000)
Information: Time: 2025-07-30 14:39:16 / Session:  00:05:27 / Command:  00:00:28 / CPU:  00:00:30 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_2' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_2'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_4' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_4'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_1'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_2'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_4'. (SQM-2004)
Warning: Found 8 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
8 sequential multibit library cells have missing sequential mapping relevant attributes
Use check_multibit_library command to identify these multibit library cells.
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Found 8 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
8 sequential multibit library cells have missing sequential mapping relevant attributes
Use check_multibit_library command to identify these multibit library cells.
Information: 22 out of 32 SQM-1061 messages were not printed due to limit 10  (MSG-3913)
Information: 16 out of 26 SQM-1067 messages were not printed due to limit 10  (MSG-3913)
Information: 11 out of 16 SQM-1079 messages were not printed due to limit 5  (MSG-3913)
Information: 6 out of 16 SQM-2004 messages were not printed due to limit 10  (MSG-3913)
Information: Ending   compile_fusion / logic_opto / Optimization (3) / Timing Optimization (FLW-8001)
Information: Time: 2025-07-30 14:39:17 / Session:  00:05:28 / Command:  00:00:29 / CPU:  00:00:32 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (3) (FLW-8001)
Information: Time: 2025-07-30 14:39:18 / Session:  00:05:28 / Command:  00:00:29 / CPU:  00:00:32 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Optimization (4) (FLW-8000)
Information: Time: 2025-07-30 14:39:18 / Session:  00:05:28 / Command:  00:00:29 / CPU:  00:00:32 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Optimization (4) / Logic Simplification and Register Optimization (FLW-8000)
Information: Time: 2025-07-30 14:39:18 / Session:  00:05:28 / Command:  00:00:29 / CPU:  00:00:32 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Ending   compile_fusion / logic_opto / Optimization (4) / Logic Simplification and Register Optimization (FLW-8001)
Information: Time: 2025-07-30 14:39:18 / Session:  00:05:28 / Command:  00:00:30 / CPU:  00:00:33 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (4) (FLW-8001)
Information: Time: 2025-07-30 14:39:21 / Session:  00:05:31 / Command:  00:00:33 / CPU:  00:00:37 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Optimization (5) (FLW-8000)
Information: Time: 2025-07-30 14:39:21 / Session:  00:05:31 / Command:  00:00:33 / CPU:  00:00:37 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Optimization (5) / Logic Simplification and Register Optimization (FLW-8000)
Information: Time: 2025-07-30 14:39:21 / Session:  00:05:31 / Command:  00:00:33 / CPU:  00:00:37 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         1       3275.08           -        5429              0.09      1409
Information: Ending   compile_fusion / logic_opto / Optimization (5) / Logic Simplification and Register Optimization (FLW-8001)
Information: Time: 2025-07-30 14:39:21 / Session:  00:05:32 / Command:  00:00:33 / CPU:  00:00:37 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         1       3275.08           -        5429              0.09      1409
Information: Ending   compile_fusion / logic_opto / Optimization (5) (FLW-8001)
Information: Time: 2025-07-30 14:39:21 / Session:  00:05:32 / Command:  00:00:33 / CPU:  00:00:37 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Auto-Floorplan (2) (FLW-8000)
Information: Time: 2025-07-30 14:39:21 / Session:  00:05:32 / Command:  00:00:33 / CPU:  00:00:37 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Shaping unshaped voltage areas (AFP-1011)
Information: Placing unplaced pins (AFP-1007)
Information: Result of compile_fusion / logic_opto / Auto-Floorplan (2) (FLW-8500)
Information: Auto-Floorplan Summary (AFP-2023)
-------------------------------------------------------------------------------
              origin           area     boundary
core            user        7854.54   { {5 5} {5 67.4} {130.874 67.4} {130.874 5} }
die             user        9837.28   { {0 0} {0 72.4} {135.874 72.4} {135.874 0} }
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
objects             total        candidates          modified         preserved                 
voltage areas           0                 0                 0                 0
ios                     0                 0                 0                 0
macros                  0                 0                 0                 0
pins                  409                 0                 0                 0
-------------------------------------------------------------------------------
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         1       3275.08           -        5429              0.09      1409
Information: Ending   compile_fusion / logic_opto / Auto-Floorplan (2) (FLW-8001)
Information: Time: 2025-07-30 14:39:21 / Session:  00:05:32 / Command:  00:00:33 / CPU:  00:00:37 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Secondary PG connections (FLW-8000)
Information: Time: 2025-07-30 14:39:21 / Session:  00:05:32 / Command:  00:00:33 / CPU:  00:00:37 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Secondary PG:  Secondary PG connections skipped because it is not a UPF design (FLW-1247)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         1       3275.08           -        5429              0.09      1409
Information: Ending   compile_fusion / logic_opto / Secondary PG connections (FLW-8001)
Information: Time: 2025-07-30 14:39:21 / Session:  00:05:32 / Command:  00:00:33 / CPU:  00:00:37 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       3275.08           -        5429              0.09      1409
Scenario FUNC_Fast is cellEm
CTS Cell EM initialization finished
Info: update em.
Information: Activity propagation will be performed for scenario FUNC_Fast.
Information: Doing activity propagation for mode 'FUNC' and corner 'Fast' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario FUNC_Fast (POW-052)
Information: Running switching activity propagation with 2 threads!

 **** Information : No. of simulation cycles = 7 ****
Information: Propagated activity on scenario FUNC_Slow identical to that on FUNC_Fast (POW-006)
Information: Timer-derived activity data is cached on scenario FUNC_Slow (POW-052)
Information: Propagated activity on scenario FUNC_Typical identical to that on FUNC_Fast (POW-006)
Information: Timer-derived activity data is cached on scenario FUNC_Typical (POW-052)
Information: Activity for scenario FUNC_Fast was cached, no propagation required. (POW-005)
Information: Activity for scenario FUNC_Slow was cached, no propagation required. (POW-005)
Information: Activity for scenario FUNC_Typical was cached, no propagation required. (POW-005)
Scenario FUNC_Fast is cellEm
CTS Cell EM initialization finished
Info: update em.
Information: Activity for scenario FUNC_Fast was cached, no propagation required. (POW-005)
Information: Activity for scenario FUNC_Slow was cached, no propagation required. (POW-005)
Information: Activity for scenario FUNC_Typical was cached, no propagation required. (POW-005)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Typical'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Fast'. (OPT-909)

Information: Runtime Summary (compile_fusion / logic_opto)  (FLW-9001)
----------------------------------------------------------------------------
     Elapse(Hr:Min:Sec)     Elapse(%)     Category
----------------------------------------------------------------------------
       00:00:01              5.8%         Load Design 
       00:00:00              0.2%         Clock Gate Re-structuring 
       00:00:01              5.1%         Optimization (1) 
       00:00:01              7.4%         Optimization (1)/Logic Simplification and Register Optimization 
       00:00:01              4.7%         Optimization (1)/Timing Optimization and DesignWare Reselection 
       00:00:05             21.7%         Register Retiming 
       00:00:02             10.3%         Optimization (2) 
       00:00:00              0.0%         Auto-Floorplan (1) 
       00:00:01              5.9%         Early Placement 
       00:00:00              1.3%         Optimization (3) 
       00:00:00              3.8%         Optimization (3)/Timing Optimization 
       00:00:02             12.3%         Optimization (4) 
       00:00:00              1.4%         Optimization (4)/Logic Simplification and Register Optimization 
       00:00:00              0.0%         Optimization (5) 
       00:00:00              0.3%         Optimization (5)/Logic Simplification and Register Optimization 
       00:00:00              0.0%         Auto-Floorplan (2) 
       00:00:00              0.0%         Secondary PG connections 
       00:00:04             19.7%         Other 
----------------------------------------------------------------------------
       00:00:24            100.0%         Total 
----------------------------------------------------------------------------

Host Options:
-------------
Max cores: 2

Machine Spec:
-------------
Intel(R) Core(TM) i5-14500 / 20 CPUs  
Sockets: 1, Cores: 14, HT/SMT, not-VM
----------------------------------------------------------------------------

Information: Ending   compile_fusion / logic_opto (FLW-8001)
Information: Time: 2025-07-30 14:39:23 / Session:  00:05:34 / Command:  00:00:35 / CPU:  00:00:40 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)

Information: >>>>>>> 7 unique error and warning message tags while observing compile_fusion / logic_opto: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:   100    72  5 SQM-1079  WARNING   Warning: Skipping check for single_bit_degenerate attribute ... (MSG-3032)
Information:    10   117 10 SQM-1067  WARNING   Warning: Mapping to scan cell 'SAEDRVT14_FSDPSYNRBQ_V2LP_2' ... (MSG-3032)
Information:    10   144 10 SQM-1061  WARNING   Warning: Cannot infer functionality of libcell 'saed14rvt_fr... (MSG-3032)
Information:    35     9 10 SQM-1053  WARNING   Warning: Found 8 multibit sequential library cells that have... (MSG-3032)
Information:    30    50 10 POW-116   WARNING   Warning: Net 'N1462' is already connected to pin 'ctmi_13284... (MSG-3032)
Information:    45     2  5 LGL-050   WARNING   Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_DCAP_... (MSG-3032)
Information:    67     8  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:   297   402  6        7  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 402 error&warning MSGs observed during compile_fusion / logic_opto (MSG-3103)

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_place (FLW-8000)
Information: Time: 2025-07-30 14:39:23 / Session:  00:05:34 / Command:  00:00:35 / CPU:  00:00:40 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
----------------------------------------------------------------------------------------------------------
Information: Timer using 2 threads
Information: RDE mode is turned on. (TIM-124)
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/place.design'. (TIM-125)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
Smart Arc Optimization:                    disabled
************************************************************
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (1308740 674000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Change threshold for extractor is reset. (FLW-1300)
Information: Starting compile_fusion / initial_place / Load Design (FLW-8000)
Information: Time: 2025-07-30 14:39:24 / Session:  00:05:35 / Command:  00:00:36 / CPU:  00:00:42 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         1       3275.08           -        5429              0.09      1409
Information: Ending   compile_fusion / initial_place / Load Design (FLW-8001)
Information: Time: 2025-07-30 14:39:25 / Session:  00:05:35 / Command:  00:00:36 / CPU:  00:00:42 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / initial_place / pre-placement setup (FLW-8000)
Information: Time: 2025-07-30 14:39:25 / Session:  00:05:35 / Command:  00:00:36 / CPU:  00:00:42 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       3275.70           -        5433              0.09      1409
Information: Ending   compile_fusion / initial_place / pre-placement setup (FLW-8001)
Information: Time: 2025-07-30 14:39:25 / Session:  00:05:35 / Command:  00:00:36 / CPU:  00:00:42 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / initial_place / Initial Placement (FLW-8000)
Information: Time: 2025-07-30 14:39:25 / Session:  00:05:35 / Command:  00:00:36 / CPU:  00:00:42 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
----------------------------------------------------------------
running create_placement
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario FUNC_Slow timingCorner Slow.  Using corner Fast for worst leakage corner. (OPT-078)
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Information: Nominal = 0.0056185  Design MT = inf  Target = 0.0338329  MaxRC = 0.022324 Fast Target = 0.011791 (OPT-081)
nplLib: default vr hor dist = 322
nplLib: default vr ver dist = 322
nplLib: default vr buf size = 2
nplLib: default vr buf size = 1
Placer using max_unbuffered_distance = 321.97
Information: Activity propagation will be performed for scenario FUNC_Fast.
Information: Doing activity propagation for mode 'FUNC' and corner 'Fast' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario FUNC_Fast (POW-052)
Information: Running switching activity propagation with 2 threads!

 **** Information : No. of simulation cycles = 7 ****
Information: Propagated activity on scenario FUNC_Typical identical to that on FUNC_Fast (POW-006)
Information: Timer-derived activity data is cached on scenario FUNC_Typical (POW-052)
Information: Propagated activity on scenario FUNC_Slow identical to that on FUNC_Fast (POW-006)
Information: Timer-derived activity data is cached on scenario FUNC_Slow (POW-052)
****** eLpp estimated wire length 
11.5398% of the net wire length are clock nets
32.0906% of the clock net wire length has no activity
Clock net wire length: 9.50723e+07
Total net wire length: 8.23867e+08
****** eLpp weights (no caps) (no lengths)
Number of nets: 6136, of which 6081 non-clock nets
Number of nets with 0 toggle rate: 1640 (26.7275%)
Max toggle rate = 1.66667, average toggle rate = 0.00996485
Max non-clock toggle rate = 0.449756
eLpp weight range = (0, 167.255)
*** 3 nets are filtered out

Placement Options:
Effort:                        high_effort         
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :	 true                

Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  Timing  
Number of nets with non-default weights: 6136
Amt power = 0.1
Timing factor = 1
Non-default weight range: (0.815379, 17.5408)
                             Min         Max         Avg       Stdev        Skew
       Toggle Rates            0     1.66667  0.00996481   0.0656764     18.8112
      Power Weights            0     167.255    0.999996     6.59081     18.8112
     Timing Weights     0.905977     2.71793           1    0.332476     3.83238
      Final Weights     0.815379     17.5408           1    0.722164     14.3275
Information: Automatic repeater spreading is enabled.
Completed transferring placement data.
Running placement using 2 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
Creating placement from scratch.
coarse place 0% done.
coarse place 13% done.
coarse place 25% done.
coarse place 38% done.
Information: Coarse placer wire length estimate = 68039.5
Information: Coarse placer active wire length estimate = 958.559
Information: Coarse placer weighted wire length estimate = 67525.6
Information: Extraction observers are detached as design net change threshold is reached.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
----------------------------------------------------------------
----------------------------------------------------------------
running create_placement
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/place.design'. (TIM-125)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario FUNC_Slow timingCorner Slow.  Using corner Fast for worst leakage corner. (OPT-078)
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Information: Nominal = 0.0056185  Design MT = inf  Target = 0.0338329  MaxRC = 0.022324 Fast Target = 0.011791 (OPT-081)
nplLib: default vr hor dist = 322
nplLib: default vr ver dist = 322
nplLib: default vr buf size = 2
nplLib: default vr buf size = 1
Placer using max_unbuffered_distance = 321.97
Info: e-eLpp used with low effort

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     true                
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :	 true                

Start transferring placement data.
****** eLpp estimated wire length 
9.36388% of the net wire length are clock nets
34.1788% of the clock net wire length has no activity
Clock net wire length: 6.28569e+07
Total net wire length: 6.71269e+08
****** eLpp weights (no caps) (no lengths)
Number of nets: 6136, of which 6081 non-clock nets
Number of nets with 0 toggle rate: 1640 (26.7275%)
Max toggle rate = 1.66667, average toggle rate = 0.00996485
Max non-clock toggle rate = 0.449756
eLpp weight range = (0, 167.255)
*** 3 nets are filtered out
****** Net weight manager: report ******
Weights included: eLpp  Timing  
Number of nets with non-default weights: 6136
Amt power = 0.1
Timing factor = 1
Non-default weight range: (0.815379, 17.5408)
                             Min         Max         Avg       Stdev        Skew
       Toggle Rates            0     1.66667  0.00996481   0.0656764     18.8112
      Power Weights            0     167.255    0.999996     6.59081     18.8112
     Timing Weights     0.905977     2.71793           1    0.332476     3.83238
      Final Weights     0.815379     17.5408           1    0.722164     14.3275
Information: Automatic repeater spreading is enabled.
Restructuring in 1 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
Using worst RC corner 'Slow' for buffer aware analysis.
DTDP placement: scenario=FUNC_Slow
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Completed transferring placement data.
Running placement using 2 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 0% done.
Selected 171 sequential cells for slack balancing.
coarse place 17% done.
coarse place 33% done.
coarse place 50% done.
coarse place 67% done.
coarse place 83% done.
coarse place 100% done.
Information: Coarse placer wire length estimate = 82144.3
Information: Coarse placer active wire length estimate = 1749.79
Information: Coarse placer weighted wire length estimate = 76784.7
Information: Extraction observers are detached as design net change threshold is reached.
Stored 0 bounds for preserving balanced registers 
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
----------------------------------------------------------------
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       3275.70           -        5433              0.09      1409
Information: Ending   compile_fusion / initial_place / Initial Placement (FLW-8001)
Information: Time: 2025-07-30 14:39:29 / Session:  00:05:40 / Command:  00:00:41 / CPU:  00:00:48 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Placing unplaced pins (AFP-1007)
Scenario FUNC_Fast is cellEm
CTS Cell EM initialization finished
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/place.design'. (TIM-125)
Info: update em.
Information: Activity propagation will be performed for scenario FUNC_Fast.
Information: Doing activity propagation for mode 'FUNC' and corner 'Fast' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario FUNC_Fast (POW-052)
Information: Running switching activity propagation with 2 threads!

 **** Information : No. of simulation cycles = 7 ****
Information: Propagated activity on scenario FUNC_Slow identical to that on FUNC_Fast (POW-006)
Information: Timer-derived activity data is cached on scenario FUNC_Slow (POW-052)
Information: Propagated activity on scenario FUNC_Typical identical to that on FUNC_Fast (POW-006)
Information: Timer-derived activity data is cached on scenario FUNC_Typical (POW-052)
Information: Activity for scenario FUNC_Fast was cached, no propagation required. (POW-005)
Information: Activity for scenario FUNC_Slow was cached, no propagation required. (POW-005)
Information: Activity for scenario FUNC_Typical was cached, no propagation required. (POW-005)
Scenario FUNC_Fast is cellEm
CTS Cell EM initialization finished
Info: update em.
Information: Activity for scenario FUNC_Fast was cached, no propagation required. (POW-005)
Information: Activity for scenario FUNC_Slow was cached, no propagation required. (POW-005)
Information: Activity for scenario FUNC_Typical was cached, no propagation required. (POW-005)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Typical'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Fast'. (OPT-909)

Information: Runtime Summary (compile_fusion / initial_place)  (FLW-9001)
----------------------------------------------------------------------------
     Elapse(Hr:Min:Sec)     Elapse(%)     Category
----------------------------------------------------------------------------
       00:00:00              0.2%         Load Design 
       00:00:00              0.9%         pre-placement setup 
       00:00:04             56.5%         Initial Placement 
       00:00:03             42.4%         Other 
----------------------------------------------------------------------------
       00:00:08            100.0%         Total 
----------------------------------------------------------------------------

Host Options:
-------------
Max cores: 2

Machine Spec:
-------------
Intel(R) Core(TM) i5-14500 / 20 CPUs  
Sockets: 1, Cores: 14, HT/SMT, not-VM
----------------------------------------------------------------------------

Information: Ending   compile_fusion / initial_place (FLW-8001)
Information: Time: 2025-07-30 14:39:31 / Session:  00:05:42 / Command:  00:00:43 / CPU:  00:00:51 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)

Information: >>>>>>> 1 unique error and warning message tags while observing compile_fusion / initial_place: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:    75     7  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    75     7  0        1  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 7 error&warning MSGs observed during compile_fusion / initial_place (MSG-3103)

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_drc (FLW-8000)
Information: Time: 2025-07-30 14:39:31 / Session:  00:05:42 / Command:  00:00:43 / CPU:  00:00:51 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
----------------------------------------------------------------------------------------------------------
Information: Change threshold for extractor is reset. (FLW-1300)
Information: Timer using 2 threads
Information: RDE mode is turned on. (TIM-124)
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/place.design'. (TIM-125)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
Smart Arc Optimization:                    disabled
************************************************************
Information: Starting compile_fusion / initial_drc / Load Design (FLW-8000)
Information: Time: 2025-07-30 14:39:32 / Session:  00:05:43 / Command:  00:00:44 / CPU:  00:00:53 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (1308740 674000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0115 seconds to build cellmap data
INFO: creating 41(r) x 76(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (picorv32/place): 3116
INFO: creating 41(r) x 76(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (picorv32/place): 3116
Total 0.0350 seconds to load 6731 cell instances into cellmap, 5429 cells are off site row
Moveable cells: 5429; Application fixed cells: 0; Macro cells: 0; User fixed cells: 1302
Average cell width 1.0053, cell height 0.6000, cell area 0.6032 for total 5429 placed and application fixed cells
Information: Enabling light RDE (FLW-5761)
Information: Enabling light RDE flow Mode (FLW-5761)
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/place.design'. (TIM-125)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         1       3274.63           -        5429              0.10      1409
Information: Ending   compile_fusion / initial_drc / Load Design (FLW-8001)
Information: Time: 2025-07-30 14:39:35 / Session:  00:05:45 / Command:  00:00:46 / CPU:  00:00:57 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/place.design'. (TIM-125)
Information: Starting compile_fusion / initial_drc / Global Route (FLW-8000)
Information: Time: 2025-07-30 14:39:35 / Session:  00:05:46 / Command:  00:00:47 / CPU:  00:00:58 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.44        0.44         -         2       3274.63           -        5429              0.10      1409
Information: Ending   compile_fusion / initial_drc / Global Route (FLW-8001)
Information: Time: 2025-07-30 14:39:35 / Session:  00:05:46 / Command:  00:00:47 / CPU:  00:00:58 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / initial_drc / Automatic Register Splitting (FLW-8000)
Information: Time: 2025-07-30 14:39:35 / Session:  00:05:46 / Command:  00:00:47 / CPU:  00:00:58 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.44        0.44         -         2       3274.63           -        5429              0.10      1409
Information: Ending   compile_fusion / initial_drc / Automatic Register Splitting (FLW-8001)
Information: Time: 2025-07-30 14:39:35 / Session:  00:05:46 / Command:  00:00:47 / CPU:  00:00:58 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2025-07-30 14:39:35 / Session:  00:05:46 / Command:  00:00:47 / CPU:  00:00:58 / Memory: 1409 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
min assign layer = M4
max assign layer = M9
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario FUNC_Slow timingCorner Slow.  Using corner Fast for worst leakage corner. (OPT-078)
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Information: Nominal = 0.0056185  Design MT = inf  Target = 0.0338329  MaxRC = 0.022324 Fast Target = 0.011791 (OPT-081)
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
Using layer M4 for buffering distances in roi (originally M4)
GRE layer bins: None, M4
Running clock data isolation flow.
Found 0 buffer-tree drivers
No violators found
Running tristate isolation flow.
TSI: added 0 repeaters
Running mv isolation flow.
Found 0 buffer-tree drivers
No violators found
Found 9 buffer-tree drivers

Roi-HfsDrc SN: 1798569713 435980330 0 67108865 (300.000000)

Processing Buffer Trees  (ROI) ... 

    [1]  10% ...
    [2]  20% ...
    [3]  30% ...
    [4]  40% ...
    [5]  50% ...
    [6]  60% ...
    [7]  70% ...
    [8]  80% ...
    [9]  90% ...
    [9] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            0           12
  Inverters:            9           10
------------ ------------ ------------
      Total:            9           22
------------ ------------ ------------

Number of Drivers Sized: 8 [88.89%]

                      P: 4 [44.44%]
                      N: 4 [44.44%]

Information: The net parasitics of block picorv32 are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/place.design'. (TIM-125)
Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 1.29 sec ELAPSE 0 hr : 0 min : 0.76 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 1455620 K / inuse 1440076 K
Information: Result of compile_fusion / initial_drc / High Fanout Synthesis (FLW-8500)
Information: Top 10 transition violators after high fanout synthesis (HFS-1000)
Slack     Fanout  Scenario    Driver                                                       

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         0       3287.47  171808768.00        5442              0.10      1421
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         0       3287.47           -        5442              0.10      1423
Information: Ending   compile_fusion / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2025-07-30 14:39:36 / Session:  00:05:47 / Command:  00:00:48 / CPU:  00:01:00 / Memory: 1424 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: The net parasitics of block picorv32 are cleared. (TIM-123)

Information: Runtime Summary (compile_fusion / initial_drc)  (FLW-9001)
----------------------------------------------------------------------------
     Elapse(Hr:Min:Sec)     Elapse(%)     Category
----------------------------------------------------------------------------
       00:00:02             50.9%         Load Design 
       00:00:00              0.0%         Global Route 
       00:00:00              0.1%         Automatic Register Splitting 
       00:00:01             21.6%         High Fanout Synthesis 
       00:00:01             27.3%         Other 
----------------------------------------------------------------------------
       00:00:04            100.0%         Total 
----------------------------------------------------------------------------

Host Options:
-------------
Max cores: 2

Machine Spec:
-------------
Intel(R) Core(TM) i5-14500 / 20 CPUs  
Sockets: 1, Cores: 14, HT/SMT, not-VM
----------------------------------------------------------------------------

Information: Ending   compile_fusion / initial_drc (FLW-8001)
Information: Time: 2025-07-30 14:39:36 / Session:  00:05:47 / Command:  00:00:48 / CPU:  00:01:00 / Memory: 1424 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)

Information: >>>>>>> 1 unique error and warning message tags while observing compile_fusion / initial_drc: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:    47     2  5 LGL-050   WARNING   Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_DCAP_... (MSG-3032)
Information:    47     2  1        1  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 2 error&warning MSGs observed during compile_fusion / initial_drc (MSG-3103)

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_opto (FLW-8000)
Information: Time: 2025-07-30 14:39:36 / Session:  00:05:47 / Command:  00:00:48 / CPU:  00:01:00 / Memory: 1424 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
----------------------------------------------------------------------------------------------------------
Information: Change threshold for extractor is reset. (FLW-1300)
Information: Timer using 2 threads
Information: RDE mode is turned on. (TIM-124)
flowStepUpsInPbo:: using optEnvMonitor()
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0100 seconds to build cellmap data
INFO: compile_fusion is running in balanced flow mode
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/place.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (1308740 674000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
Smart Arc Optimization:                    disabled
************************************************************
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
Information: CCD will use corner Slow for honoring max prepone/postpone limits
Information: Useful skew copied/scaled 0 balance points and 0 clock latencies. (CCD-103)

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.

Information: The net parasitics of block picorv32 are cleared. (TIM-123)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
compile command begin                   CPU:   297 s (  0.08 hr )  ELAPSE:   348 s (  0.10 hr )  MEM-PEAK:  1423 MB
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/place.design'. (TIM-125)
Info: update em.

compile timing update complete          CPU:   298 s (  0.08 hr )  ELAPSE:   349 s (  0.10 hr )  MEM-PEAK:  1423 MB

compile initial QoR
___________________
Scenario Mapping Table
1: FUNC_Fast
2: FUNC_Slow
3: FUNC_Typical

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0000     0.0000      0        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage     CellEMV
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0  171808768           0
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 118845.859           0
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 1624186.25           0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt     CellEMV
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  171808768      3287.47       5442         12        286           0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

compile initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
compile initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  171808768      3287.47       5442
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 2 threads
compile initialization complete         CPU:   303 s (  0.08 hr )  ELAPSE:   351 s (  0.10 hr )  MEM-PEAK:  1423 MB
compile optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0104 seconds to build cellmap data
INFO: creating 41(r) x 76(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (picorv32/place): 3116
INFO: creating 41(r) x 76(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (picorv32/place): 3116
Total 0.0340 seconds to load 6744 cell instances into cellmap, 5420 cells are off site row
Moveable cells: 5442; Application fixed cells: 0; Macro cells: 0; User fixed cells: 1302
Average cell width 1.0068, cell height 0.6000, cell area 0.6041 for total 5442 placed and application fixed cells
Information: Starting compile_fusion / initial_opto / Optimization (1) (FLW-8000)
Information: Time: 2025-07-30 14:39:44 / Session:  00:05:54 / Command:  00:00:55 / CPU:  00:01:13 / Memory: 1488 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / initial_opto / Optimization (1) / Timing Optimization (FLW-8000)
Information: Time: 2025-07-30 14:39:44 / Session:  00:05:54 / Command:  00:00:55 / CPU:  00:01:13 / Memory: 1488 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Disable clock slack update for ideal clocks
 Iter  1                                             0.03        0.03         -         -       3261.54  160458736.00        5442              0.10      1515
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
 Iter  1                                             0.00        0.00         -         -       3262.91  160627632.00        5442              0.10      1537
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
 Iter  1                                             0.00        0.00         -         -       3262.91  160627632.00        5442              0.10      1547
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         2       3262.91           -        5442              0.10      1547
Information: Ending   compile_fusion / initial_opto / Optimization (1) / Timing Optimization (FLW-8001)
Information: Time: 2025-07-30 14:39:45 / Session:  00:05:56 / Command:  00:00:57 / CPU:  00:01:16 / Memory: 1548 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         2       3262.91           -        5442              0.10      1547
Information: Ending   compile_fusion / initial_opto / Optimization (1) (FLW-8001)
Information: Time: 2025-07-30 14:39:45 / Session:  00:05:56 / Command:  00:00:57 / CPU:  00:01:16 / Memory: 1548 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
----------------------------------------------------------------
running create_placement
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario FUNC_Slow timingCorner Slow.  Using corner Fast for worst leakage corner. (OPT-078)
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Information: Nominal = 0.0056185  Design MT = inf  Target = 0.0338329  MaxRC = 0.022324 Fast Target = 0.011791 (OPT-081)
nplLib: default vr hor dist = 322
nplLib: default vr ver dist = 322
nplLib: default vr buf size = 2
nplLib: default vr buf size = 1
Placer using max_unbuffered_distance = 321.97

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :	 true                

Start transferring placement data.
Added 0 bounds for preserving balanced registers
****** Net weight manager: report ******
Weights included: Timing  
Number of nets with non-default weights: 6145
Timing factor = 1
Non-default weight range: (0.907636, 2.72291)
                             Min         Max         Avg       Stdev        Skew
     Timing Weights     0.907636     2.72291           1    0.325598     3.78817
      Final Weights     0.907636     2.72291           1    0.325598     3.78817
Information: Automatic repeater spreading is enabled.
Information: The net parasitics of block picorv32 are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 2 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
Information: Coarse placer wire length estimate = 81178.5
Information: Coarse placer active wire length estimate = 0
Information: Coarse placer weighted wire length estimate = 77501.4
Information: Extraction observers are detached as design net change threshold is reached.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Typical'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Fast'. (OPT-909)
----------------------------------------------------------------
Information: Starting compile_fusion / initial_opto / Timing and Congestion Driven Placement (FLW-8000)
Information: Time: 2025-07-30 14:39:47 / Session:  00:05:57 / Command:  00:00:59 / CPU:  00:01:17 / Memory: 1551 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
----------------------------------------------------------------
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Current block utilization is '0.41540', effective utilization is '0.46014'. (OPT-055)
chip utilization before DTDP: 0.46
Start Timing-driven placement
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0114 seconds to build cellmap data
Snapped 5442 standard cells to the nearest cellrow to improve the accuracy of congestion analysis. 2 cells remain unaligned.
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 5271 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.timing_driven                                    :	 false               

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.074 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.074" & "wire/via-up 0.078". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.060 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.078" & "wire/via-up 0.060". (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.125" & "wire/via-up 0.100". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.100" & "wire/via-up 0.107". (ZRT-026)
Wire on layer (M8) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.107" & "wire/via-up 0.135". (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.135" & "wire/via-up 1.570". (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL default pitch 4.000 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 4.500" & "wire/via-up 4.000". (ZRT-026)
Transition layer name: M7(6)
Transition layer name: M8(7)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_1/B2 has no valid via regions. (ZRT-044)
Warning: Cell cpuregs_reg[10][2] is placed overlapping with other cells at {{50.658 14.000} {52.508 14.600}}. (ZRT-763)
Warning: Cell tapfiller!SAEDRVT14_TAPDS!43 is placed overlapping with other cells at {{109.858 15.200} {110.746 15.800}}. (ZRT-763)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   47  Alloctr   47  Proc  -18 
[End of Read DB] Total (MB): Used   54  Alloctr   55  Proc 5253 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,135.87um,72.40um)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M2, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.06um
layer M3, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M4, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M5, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M6, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M7, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M8, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M9, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer MRDL, dir Hor, min width = 2um, min space = 2um pitch = 4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   55  Alloctr   56  Proc 5253 
Net statistics:
Total number of nets     = 6148
Number of nets to route  = 6139
8 nets are fully connected,
 of which 8 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Build All Nets] Total (MB): Used   61  Alloctr   62  Proc 5253 
Net length statistics: 
Net Count(Ignore Fully Rted) 6140, Total Half Perimeter Wire Length (HPWL) 67010 microns
HPWL   0 ~   50 microns: Net Count     5829	Total HPWL        39307 microns
HPWL  50 ~  100 microns: Net Count      218	Total HPWL        15711 microns
HPWL 100 ~  200 microns: Net Count       92	Total HPWL        11786 microns
HPWL 200 ~  300 microns: Net Count        1	Total HPWL          207 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Average gCell capacity  1.58	 on layer (1)	 M1
Average gCell capacity  8.91	 on layer (2)	 M2
Average gCell capacity  7.70	 on layer (3)	 M3
Average gCell capacity  5.82	 on layer (4)	 M4
Average gCell capacity  5.27	 on layer (5)	 M5
Average gCell capacity  4.75	 on layer (6)	 M6
Average gCell capacity  4.27	 on layer (7)	 M7
Average gCell capacity  6.03	 on layer (8)	 M8
Average gCell capacity  6.00	 on layer (9)	 M9
Average gCell capacity  0.13	 on layer (10)	 MRDL
Average number of tracks per gCell 8.13	 on layer (1)	 M1
Average number of tracks per gCell 10.07	 on layer (2)	 M2
Average number of tracks per gCell 8.13	 on layer (3)	 M3
Average number of tracks per gCell 6.04	 on layer (4)	 M4
Average number of tracks per gCell 6.01	 on layer (5)	 M5
Average number of tracks per gCell 6.04	 on layer (6)	 M6
Average number of tracks per gCell 6.01	 on layer (7)	 M7
Average number of tracks per gCell 6.04	 on layer (8)	 M8
Average number of tracks per gCell 6.01	 on layer (9)	 M9
Average number of tracks per gCell 0.15	 on layer (10)	 MRDL
Number of gCells = 271200
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Congestion Map] Total (MB): Used   65  Alloctr   66  Proc 5253 
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   66  Alloctr   67  Proc 5253 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used   11  Alloctr   11  Proc    0 
[End of Build Data] Total (MB): Used   66  Alloctr   67  Proc 5253 
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc   96 
[End of Blocked Pin Detection] Total (MB): Used  170  Alloctr  171  Proc 5349 
Information: Using 2 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~271.0000um (451 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Initial Routing] Total (MB): Used  174  Alloctr  175  Proc 5349 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =   831 Max = 8 GRCs =  1017 (1.88%)
Initial. H routing: Overflow =   464 Max = 8 (GRCs =  1) GRCs =   415 (1.53%)
Initial. V routing: Overflow =   367 Max = 6 (GRCs =  1) GRCs =   602 (2.22%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =   462 Max = 8 (GRCs =  1) GRCs =   406 (1.50%)
Initial. M3         Overflow =   367 Max = 6 (GRCs =  1) GRCs =   599 (2.21%)
Initial. M4         Overflow =     1 Max = 1 (GRCs =  9) GRCs =     9 (0.03%)
Initial. M5         Overflow =     0 Max = 1 (GRCs =  3) GRCs =     3 (0.01%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 79077.24
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 22256.87
Initial. Layer M3 wire length = 27036.97
Initial. Layer M4 wire length = 17363.84
Initial. Layer M5 wire length = 7037.78
Initial. Layer M6 wire length = 5336.77
Initial. Layer M7 wire length = 27.61
Initial. Layer M8 wire length = 17.40
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 42964
Initial. Via VIA1_Base count = 15270
Initial. Via VIA2_Base count = 22884
Initial. Via VIA34SQ_C count = 3328
Initial. Via VIA4SQ count = 1289
Initial. Via VIA5SQ_C count = 185
Initial. Via VIA67SQ_C count = 6
Initial. Via VIA78SQ_C count = 2
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Wed Jul 30 14:39:48 2025
Number of partitions: 2 (2 x 1)
Size of partitions: 128 gCells x 120 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 2 (2 x 1)
Size of partitions: 128 gCells x 120 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  174  Alloctr  175  Proc 5349 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     9 Max = 4 GRCs =     9 (0.02%)
phase1. H routing: Overflow =     9 Max = 4 (GRCs =  1) GRCs =     9 (0.03%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     9 Max = 4 (GRCs =  1) GRCs =     9 (0.03%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 79430.75
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 21239.45
phase1. Layer M3 wire length = 25464.04
phase1. Layer M4 wire length = 18264.40
phase1. Layer M5 wire length = 8588.81
phase1. Layer M6 wire length = 5739.80
phase1. Layer M7 wire length = 101.63
phase1. Layer M8 wire length = 32.02
phase1. Layer M9 wire length = 0.60
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 44482
phase1. Via VIA1_Base count = 15264
phase1. Via VIA2_Base count = 22857
phase1. Via VIA34SQ_C count = 4136
phase1. Via VIA4SQ count = 1919
phase1. Via VIA5SQ_C count = 267
phase1. Via VIA67SQ_C count = 31
phase1. Via VIA78SQ_C count = 6
phase1. Via VIA89_C count = 2
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used  120  Alloctr  120  Proc   96 
[End of Whole Chip Routing] Total (MB): Used  174  Alloctr  175  Proc 5349 

Congestion utilization per direction:
Average vertical track utilization   = 10.36 %
Peak    vertical track utilization   = 53.85 %
Average horizontal track utilization = 13.10 %
Peak    horizontal track utilization = 61.90 %

[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used  115  Alloctr  116  Proc   96 
[End of Global Routing] Total (MB): Used  170  Alloctr  171  Proc 5349 
Updating the database ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -51  Alloctr  -52  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 5349 
time.estimate_sized_nets true
Doing RDE Capture
Information: Design picorv32 has 6148 nets, 6139 global routed, 0 detail routed. (NEX-024)
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/place.design'. (TIM-125)

RDE Information
RDE Design         : picorv32.dlib:picorv32/place.design
RDE Module         : picorv32
RDE TechName       : minTLU
RDE Version        : 1.90
Product Version    : fc W-2024.09-SP2 Nov 25, 2024
No. of Res Corners : 3
No. of Cap Corners : 3
RDE Capture Stage  : NONE
RDE Capture DB     : GR
Max layer ID       : 10
Max via layer ID   : 9
DB1                : 10000
gCell Size         : 2.3375 um
Merge Fanout       : 1
Via Model          : 3
large Gcell Grid   : 0
Disable clock capture       : 1
RDE congestion map          : (-8320, -3870 -> 1367060, 722870)
RDE Effort Level            : medium
RDE Layer Length Adjustment : false
RDE from                    : CAPTURE
Using per-layer congestion maps for congestion reduction.
Information: 0.09% of design has horizontal routing density above target_routing_density of 0.80.
Information: 3.83% of design has vertical routing density above target_routing_density of 0.80.
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Completed transferring placement data.
Running placement using 2 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.65, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 100% done.
Information: Reducing cell density for 22.5% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.433 to 0.440. (PLACE-030)
Completed Timing-driven placement, Elapsed time =   0: 0: 2 
Moved 0 out of 6744 cells, ratio = 0.000000
----------------------------------------------------------------
----------------------------------------------------------------
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Start Timing-driven placement
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/place.design'. (TIM-125)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario FUNC_Slow timingCorner Slow.  Using corner Fast for worst leakage corner. (OPT-078)
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Information: Nominal = 0.0056185  Design MT = inf  Target = 0.0338329  MaxRC = 0.022324 Fast Target = 0.011791 (OPT-081)
nplLib: default vr hor dist = 322
nplLib: default vr ver dist = 322
nplLib: default vr buf size = 2
nplLib: default vr buf size = 1
Placer using max_unbuffered_distance = 321.97

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :	 true                

Information: Activity propagation will be performed for scenario FUNC_Fast.
Information: Doing activity propagation for mode 'FUNC' and corner 'Fast' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario FUNC_Fast (POW-052)
Information: Running switching activity propagation with 2 threads!

 **** Information : No. of simulation cycles = 7 ****
Information: Propagated activity on scenario FUNC_Typical identical to that on FUNC_Fast (POW-006)
Information: Timer-derived activity data is cached on scenario FUNC_Typical (POW-052)
Information: Propagated activity on scenario FUNC_Slow identical to that on FUNC_Fast (POW-006)
Information: Timer-derived activity data is cached on scenario FUNC_Slow (POW-052)
****** eLpp estimated wire length 
10.4618% of the net wire length are clock nets
32.8158% of the clock net wire length has no activity
Clock net wire length: 8.35445e+07
Total net wire length: 7.98565e+08
****** eLpp weights (with caps) (no lengths)
Number of nets: 6145, of which 6090 non-clock nets
Number of nets with 0 toggle rate: 1637 (26.6395%)
Max toggle rate = 1.66667, average toggle rate = 0.010077
Max non-clock toggle rate = 0.449756
eLpp weight range = (0, 85.9386)
*** 3 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  Timing  
Number of nets with non-default weights: 6145
Amt power = 0.1
Timing factor = 1
Non-default weight range: (0.816808, 9.41066)
                             Min         Max         Avg       Stdev        Skew
       Toggle Rates            0     1.66667   0.0100769   0.0656922     18.7674
      Power Weights            0     85.9386    0.519598     3.38729     18.7674
     Timing Weights     0.907564     2.72269           1    0.329425     3.77069
      Final Weights     0.816808     9.41066     0.95196    0.449023     8.86584
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
DTDP placement: scenario=FUNC_Slow
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Information: The net parasitics of block picorv32 are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 2 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.65, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 50% done.
coarse place 67% done.
coarse place 83% done.
coarse place 100% done.
Information: Coarse placer wire length estimate = 74715.8
Information: Coarse placer active wire length estimate = 1261.46
Information: Coarse placer weighted wire length estimate = 74294.6
Information: Extraction observers are detached as design net change threshold is reached.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Completed Timing-driven placement, Elapsed time =   0: 0: 2 
Moved 5442 out of 6744 cells, ratio = 0.806939
Total displacement = 15553.010742(um)
Max displacement = 14.159400(um), count_cycle_reg[61] (84.203400, 10.135900, 0) => (93.877403, 14.621300, 0)
Displacement histogram:
  0 ~  10% cells displacement <=      0.93(um)
  0 ~  20% cells displacement <=      1.40(um)
  0 ~  30% cells displacement <=      1.78(um)
  0 ~  40% cells displacement <=      2.17(um)
  0 ~  50% cells displacement <=      2.57(um)
  0 ~  60% cells displacement <=      3.00(um)
  0 ~  70% cells displacement <=      3.47(um)
  0 ~  80% cells displacement <=      4.06(um)
  0 ~  90% cells displacement <=      5.04(um)
  0 ~ 100% cells displacement <=     14.16(um)
----------------------------------------------------------------
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0105 seconds to build cellmap data
Snapped 5442 standard cells to the nearest cellrow to improve the accuracy of congestion analysis. 2 cells remain unaligned.
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       3262.91           -        5442              0.10      1647
Information: Ending   compile_fusion / initial_opto / Timing and Congestion Driven Placement (FLW-8001)
Information: Time: 2025-07-30 14:39:52 / Session:  00:06:03 / Command:  00:01:04 / CPU:  00:01:24 / Memory: 1647 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / initial_opto / Scan Reordering (FLW-8000)
Information: Time: 2025-07-30 14:39:52 / Session:  00:06:03 / Command:  00:01:04 / CPU:  00:01:24 / Memory: 1647 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Warning: SCANDEF based Optimization skipped: No ScanDEF chains found. (DFT-1991)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       3262.91           -        5442              0.10      1647
Information: Ending   compile_fusion / initial_opto / Scan Reordering (FLW-8001)
Information: Time: 2025-07-30 14:39:52 / Session:  00:06:03 / Command:  00:01:04 / CPU:  00:01:24 / Memory: 1647 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Structural Congestion Optimization technology (Post-DTDP SCO) has been enabled. (SCO-0001)
Information: Enabling light RDE (FLW-5761)
Information: Enabling light RDE flow Mode (FLW-5761)
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/place.design'. (TIM-125)
Information: Starting compile_fusion / initial_opto / Optimization (2) (FLW-8000)
Information: Time: 2025-07-30 14:39:53 / Session:  00:06:03 / Command:  00:01:04 / CPU:  00:01:25 / Memory: 1647 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       3262.91           -        5442              0.10      1647
Information: Ending   compile_fusion / initial_opto / Optimization (2) (FLW-8001)
Information: Time: 2025-07-30 14:39:53 / Session:  00:06:04 / Command:  00:01:05 / CPU:  00:01:25 / Memory: 1647 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / initial_opto / Scan Synthesis (FLW-8000)
Information: Time: 2025-07-30 14:39:53 / Session:  00:06:04 / Command:  00:01:05 / CPU:  00:01:25 / Memory: 1647 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       3262.91           -        5442              0.10      1647
Information: Ending   compile_fusion / initial_opto / Scan Synthesis (FLW-8001)
Information: Time: 2025-07-30 14:39:53 / Session:  00:06:04 / Command:  00:01:05 / CPU:  00:01:25 / Memory: 1647 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / initial_opto / DRC Optimization (FLW-8000)
Information: Time: 2025-07-30 14:39:53 / Session:  00:06:04 / Command:  00:01:05 / CPU:  00:01:25 / Memory: 1647 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
min assign layer = M4
max assign layer = M9
Corner Scaling is off, multiplier is 1.000000
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0109 seconds to build cellmap data
INFO: creating 41(r) x 76(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (picorv32/place): 3116
INFO: creating 41(r) x 76(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (picorv32/place): 3116
Total 0.0348 seconds to load 6744 cell instances into cellmap, 2 cells are off site row
Moveable cells: 5442; Application fixed cells: 0; Macro cells: 0; User fixed cells: 1302
Average cell width 0.9993, cell height 0.6000, cell area 0.5996 for total 5442 placed and application fixed cells
Information: timingScenario FUNC_Slow timingCorner Slow.  Using corner Fast for worst leakage corner. (OPT-078)
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Information: Nominal = 0.0056185  Design MT = inf  Target = 0.0338329  MaxRC = 0.022324 Fast Target = 0.011791 (OPT-081)
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
Using layer M4 for buffering distances in roi (originally M4)
GRE layer bins: None, M4
Found 1 buffer-tree drivers

Roi-HfsDrc SN: 1798569713 435980330 0 67108865 (300.000000)

Processing Buffer Trees Incrementally (ROI) ... 

    [1]  10% ...
    [1] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            0            1
  Inverters:            0            0
------------ ------------ ------------
      Total:            0            1
------------ ------------ ------------

Number of Drivers Sized: 1 [100.00%]

                      P: 1 [100.00%]
                      N: 0 [0.00%]

Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 0.31 sec ELAPSE 0 hr : 0 min : 0.28 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 1686540 K / inuse 1561340 K
Information: Result of compile_fusion / initial_opto / DRC Optimization (FLW-8500)
Information: Top 10 transition violators after high fanout synthesis (HFS-1000)
Slack     Fanout  Scenario    Driver                                                       

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         0       3263.40  160871856.00        5443              0.10      1647
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         0       3263.40           -        5443              0.10      1647
Information: Ending   compile_fusion / initial_opto / DRC Optimization (FLW-8001)
Information: Time: 2025-07-30 14:39:54 / Session:  00:06:04 / Command:  00:01:06 / CPU:  00:01:26 / Memory: 1647 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / initial_opto / Incremental High Fanout Synthesis (FLW-8000)
Information: Time: 2025-07-30 14:39:54 / Session:  00:06:04 / Command:  00:01:06 / CPU:  00:01:26 / Memory: 1647 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0111 seconds to build cellmap data
INFO: creating 41(r) x 76(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (picorv32/place): 3116
INFO: creating 41(r) x 76(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (picorv32/place): 3116
Total 0.0345 seconds to load 6745 cell instances into cellmap, 2 cells are off site row
Moveable cells: 5443; Application fixed cells: 0; Macro cells: 0; User fixed cells: 1302
Average cell width 0.9993, cell height 0.6000, cell area 0.5996 for total 5443 placed and application fixed cells
INFO: total number of constant pins: 3270
INFO: constant pins which are scan-pins: 3110
INFO: constant pins that are not scan-pins: 160
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         0       3348.87           -        5618              0.10      1647
Information: Ending   compile_fusion / initial_opto / Incremental High Fanout Synthesis (FLW-8001)
Information: Time: 2025-07-30 14:39:54 / Session:  00:06:05 / Command:  00:01:06 / CPU:  00:01:26 / Memory: 1647 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / initial_opto / Optimization (3) (FLW-8000)
Information: Time: 2025-07-30 14:39:54 / Session:  00:06:05 / Command:  00:01:06 / CPU:  00:01:26 / Memory: 1647 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Disable clock slack update for ideal clocks
 Iter  1                                             0.00        0.00         -         -       3348.87  161681424.00        5618              0.10      1647
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Starting compile_fusion / initial_opto / Optimization (3) / Macro Skewing (FLW-8000)
Information: Time: 2025-07-30 14:39:54 / Session:  00:06:05 / Command:  00:01:06 / CPU:  00:01:27 / Memory: 1647 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         0       3348.87  161681424.00        5618              0.10      1647
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         0       3348.87           -        5618              0.10      1647
Information: Ending   compile_fusion / initial_opto / Optimization (3) / Macro Skewing (FLW-8001)
Information: Time: 2025-07-30 14:39:54 / Session:  00:06:05 / Command:  00:01:06 / CPU:  00:01:27 / Memory: 1647 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         0       3348.87  161681424.00        5618              0.10      1647
Information: Result of compile_fusion / initial_opto / Clock Gate Re-structuring (FLW-8500)
--------------------------------------------------------------------------------
|                             Clock Gating Options                             |
--------------------------------------------------------------------------------
|         Objects         |    Minimum Bitwidth     |      Maximum Fanout      |
--------------------------+-------------------------+---------------------------
|   top-level (design)    |          3 (d)          |      Unlimited (d)       |
--------------------------------------------------------------------------------

Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 19
---------------------------------------------------------------------------------------------
                          Tool Gated Register Summary                                        
---------------------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent | % of Gated 
                                    | Clock Gates |                | Bitwidth   | Bits       
---------------------------------------------------------------------------------------------
Regular Clock Gating                |          54 |           1475 |       1475 |    94.86%
---------------------------------------------------------------------------------------------
--------------------------------------------------------------------------------
                 Regular Clock Gating Ungated Register Summary                  
--------------------------------------------------------------------------------
 Ungated Reason                                            | Count | Bitwidth   
--------------------------------------------------------------------------------
 Enable is Constant One.                                   |    74 |       74
 Minimum Bitwidth Not Met.                                 |     6 |        6
 Not Processed.                                            |    68 |       68
--------------------------------------------------------------------------------
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Information: Starting compile_fusion / initial_opto / Optimization (3) / Timing Optimization (FLW-8000)
Information: Time: 2025-07-30 14:39:56 / Session:  00:06:06 / Command:  00:01:08 / CPU:  00:01:28 / Memory: 1647 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Starting compile_fusion / initial_opto / Optimization (3) / Timing Optimization / Clock and Data Optimization (FLW-8000)
Information: Time: 2025-07-30 14:39:56 / Session:  00:06:07 / Command:  00:01:08 / CPU:  00:01:28 / Memory: 1647 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
Information: CCD will use corner Slow for honoring max prepone/postpone limits
Information: Useful skew copied/scaled 0 balance points and 0 clock latencies. (CCD-103)

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0108 seconds to build cellmap data
INFO: creating 41(r) x 76(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (picorv32/place): 3116
INFO: creating 41(r) x 76(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (picorv32/place): 3116
Total 0.0359 seconds to load 6920 cell instances into cellmap, 2 cells are off site row
Moveable cells: 5618; Application fixed cells: 0; Macro cells: 0; User fixed cells: 1302
Average cell width 0.9935, cell height 0.6000, cell area 0.5961 for total 5618 placed and application fixed cells
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Typical'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Fast'. (OPT-909)
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
Information: CCD will use corner Slow for honoring max prepone/postpone limits
Uskew Characterizer: corner: Fast, scalingFactor: 0.592
Uskew Characterizer: corner: Slow, scalingFactor: 1.000
Uskew Characterizer: corner: Typical, scalingFactor: 0.760
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
@ CG solver holdWeight = 0.500000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 400.000000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Typical'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Fast'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       3348.87           -        5618              0.10      1647
Information: Ending   compile_fusion / initial_opto / Optimization (3) / Timing Optimization / Clock and Data Optimization (FLW-8001)
Information: Time: 2025-07-30 14:40:00 / Session:  00:06:11 / Command:  00:01:12 / CPU:  00:01:34 / Memory: 1647 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       3348.87           -        5618              0.10      1647
Information: Ending   compile_fusion / initial_opto / Optimization (3) / Timing Optimization (FLW-8001)
Information: Time: 2025-07-30 14:40:00 / Session:  00:06:11 / Command:  00:01:12 / CPU:  00:01:34 / Memory: 1647 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       3348.87           -        5618              0.10      1647
Information: Ending   compile_fusion / initial_opto / Optimization (3) (FLW-8001)
Information: Time: 2025-07-30 14:40:00 / Session:  00:06:11 / Command:  00:01:12 / CPU:  00:01:34 / Memory: 1647 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: The net parasitics of block picorv32 are cleared. (TIM-123)
Information: Timer using 2 threads
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
Scenario FUNC_Fast is cellEm
CTS Cell EM initialization finished
Information: RDE mode is turned on. (TIM-124)
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/place.design'. (TIM-125)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
Smart Arc Optimization:                    disabled
************************************************************
Info: update em.
Information: Activity propagation will be performed for scenario FUNC_Fast.
Information: Doing activity propagation for mode 'FUNC' and corner 'Fast' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario FUNC_Fast (POW-052)
Information: Running switching activity propagation with 2 threads!

 **** Information : No. of simulation cycles = 7 ****
Information: Propagated activity on scenario FUNC_Slow identical to that on FUNC_Fast (POW-006)
Information: Timer-derived activity data is cached on scenario FUNC_Slow (POW-052)
Information: Propagated activity on scenario FUNC_Typical identical to that on FUNC_Fast (POW-006)
Information: Timer-derived activity data is cached on scenario FUNC_Typical (POW-052)
Information: Activity for scenario FUNC_Fast was cached, no propagation required. (POW-005)
Information: Activity for scenario FUNC_Slow was cached, no propagation required. (POW-005)
Information: Activity for scenario FUNC_Typical was cached, no propagation required. (POW-005)
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
Information: CCD will use corner Slow for honoring max prepone/postpone limits
Information: Useful skew copied/scaled 0 balance points and 0 clock latencies. (CCD-103)

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.

DEBUG FLOWMSGPRINTER: HANDLER IS NULL

DEBUG FLOWMSGPRINTER: HANDLER IS NULL

DEBUG FLOWMSGPRINTER: HANDLER IS NULL
INFO: Skipping FTB cleanup in end of npo flow.
Enable dominated scenarios
Co-efficient Ratio Summary:
compile command statistics  CPU=36 sec (0.01 hr) ELAPSED=25 sec (0.01 hr) MEM-PEAK=1.608 GB
INFO: compile_fusion is running in balanced flow mode
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
INFO: disable CRPR-based timing. 
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (1308740 674000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario FUNC_Fast pathgroup **clock_gating_default**
Target path group: scenario FUNC_Slow pathgroup **clock_gating_default**
Target path group: scenario FUNC_Typical pathgroup **clock_gating_default**
Information: CCD will use corner Slow for honoring max prepone/postpone limits
Information: Useful skew copied/scaled 0 balance points and 0 clock latencies. (CCD-103)

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.

Information: The net parasitics of block picorv32 are cleared. (TIM-123)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Compile-fusion command begin                   CPU:   334 s (  0.09 hr )  ELAPSE:   374 s (  0.10 hr )  MEM-PEAK:  1647 MB
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/place.design'. (TIM-125)
Info: update em.

Compile-fusion timing update complete          CPU:   335 s (  0.09 hr )  ELAPSE:   374 s (  0.10 hr )  MEM-PEAK:  1647 MB

Compile-fusion initial QoR
__________________________
Scenario Mapping Table
1: FUNC_Fast
2: FUNC_Slow
3: FUNC_Typical

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0000     0.0000      0        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage     CellEMV
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0  160910352           0
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 113258.000           0
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 1523826.00           0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt     CellEMV
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  160910352      3348.87       5618         13        286           0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  160910352      3348.87       5618
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 2 threads
Compile-fusion initialization complete         CPU:   340 s (  0.09 hr )  ELAPSE:   377 s (  0.10 hr )  MEM-PEAK:  1647 MB
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Information: Starting compile_fusion / initial_opto / Optimization (4) (FLW-8000)
Information: Time: 2025-07-30 14:40:06 / Session:  00:06:17 / Command:  00:01:18 / CPU:  00:01:44 / Memory: 1647 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00      0.00         -       3348.87  160910352.00        5618              0.10      1647
Information: Ending   compile_fusion / initial_opto / Optimization (4) (FLW-8001)
Information: Time: 2025-07-30 14:40:06 / Session:  00:06:17 / Command:  00:01:18 / CPU:  00:01:44 / Memory: 1647 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)

Information: Starting compile_fusion / initial_opto / Optimization (5) (FLW-8000)
Information: Time: 2025-07-30 14:40:06 / Session:  00:06:17 / Command:  00:01:18 / CPU:  00:01:44 / Memory: 1647 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0110 seconds to build cellmap data
INFO: creating 41(r) x 76(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (picorv32/place): 3116
INFO: creating 41(r) x 76(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (picorv32/place): 3116
Total 0.0394 seconds to load 6920 cell instances into cellmap, 2 cells are off site row
Moveable cells: 5618; Application fixed cells: 0; Macro cells: 0; User fixed cells: 1302
Average cell width 0.9935, cell height 0.6000, cell area 0.5961 for total 5618 placed and application fixed cells
Compile-fusion optimization Phase 5 Iter  1          0.00        0.00      0.00         -       3348.87  160910352.00        5618              0.10      1647
INFO: total number of constant pins: 3270
INFO: constant pins which are scan-pins: 3110
INFO: constant pins that are not scan-pins: 160
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 6 Iter  1          0.00        0.00      0.00         -       3370.85  161712656.00        5663              0.10      1647
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 7 Iter  1          0.00        0.00      0.00         -       3370.85  161712656.00        5663              0.10      1647
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 8 Iter  1          0.00        0.00      0.00         -       3370.85  161712656.00        5663              0.11      1647
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
bmap: stepx = stepy = 30000
creating bmap
DB units per micron : 10000
Compile-fusion optimization Phase 8 Iter  2          0.00        0.00      0.00         -       3370.85  161712656.00        5663              0.11      1647
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Compile-fusion optimization Phase 8 Iter  3          0.00        0.00      0.00         -       3370.85  161712656.00        5663              0.11      1647
Compile-fusion optimization Phase 8 Iter  4          0.00        0.00      0.00         -       3370.85  161712656.00        5663              0.11      1647
Compile-fusion optimization Phase 8 Iter  5          0.00        0.00      0.00         -       3370.85  161712656.00        5663              0.11      1647
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 9 Iter  1          0.00        0.00      0.00         -       3370.85  161712656.00        5663              0.11      1647
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 9 Iter  2          0.00        0.00      0.00         -       3370.85  161712656.00        5663              0.11      1647
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Compile-fusion optimization Phase 9 Iter  3          0.00        0.00      0.00         -       3370.85  161712656.00        5663              0.11      1647
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario FUNC_Fast pathgroup **clock_gating_default**
Target path group: scenario FUNC_Slow pathgroup **clock_gating_default**
Target path group: scenario FUNC_Typical pathgroup **clock_gating_default**
Information: CCD will use corner Slow for honoring max prepone/postpone limits
Uskew Characterizer: corner: Fast, scalingFactor: 0.592
Uskew Characterizer: corner: Slow, scalingFactor: 1.000
Uskew Characterizer: corner: Typical, scalingFactor: 0.760
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
@ CG solver holdWeight = 0.500000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 400.000000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Typical'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Fast'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Disable clock slack update for ideal clocks
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion optimization Phase 10 Iter  1         0.00        0.00      0.00         -       3370.85  161712656.00        5663              0.11      1647
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Disable clock slack update for ideal clocks
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_2' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_2'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_4' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_4'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_1'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_2'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_4'. (SQM-2004)
Warning: Found 8 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
8 sequential multibit library cells have missing sequential mapping relevant attributes
Use check_multibit_library command to identify these multibit library cells.
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Found 8 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
8 sequential multibit library cells have missing sequential mapping relevant attributes
Use check_multibit_library command to identify these multibit library cells.
Warning: Found 8 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
8 sequential multibit library cells have missing sequential mapping relevant attributes
Use check_multibit_library command to identify these multibit library cells.
Warning: Found 8 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
8 sequential multibit library cells have missing sequential mapping relevant attributes
Use check_multibit_library command to identify these multibit library cells.
Warning: Found 8 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
8 sequential multibit library cells have missing sequential mapping relevant attributes
Use check_multibit_library command to identify these multibit library cells.
Warning: Found 8 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
8 sequential multibit library cells have missing sequential mapping relevant attributes
Use check_multibit_library command to identify these multibit library cells.
Warning: Found 8 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
8 sequential multibit library cells have missing sequential mapping relevant attributes
Use check_multibit_library command to identify these multibit library cells.
Compile-fusion optimization Phase 11 Iter  1         0.00        0.00      0.00         -       3370.85  161712656.00        5663              0.11      1647
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Information: 102 out of 112 SQM-1061 messages were not printed due to limit 10  (MSG-3913)
Information: 81 out of 91 SQM-1067 messages were not printed due to limit 10  (MSG-3913)
Information: 51 out of 56 SQM-1079 messages were not printed due to limit 5  (MSG-3913)
Information: 46 out of 56 SQM-2004 messages were not printed due to limit 10  (MSG-3913)

Compile-fusion optimization Phase 12 Iter  1         0.00        0.00      0.00         -       3370.85  161712656.00        5663              0.11      1647
INFO: New Levelizer turned on
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Information: Skipping dirty design check since timing is met or no cells in design
Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 13 Iter  1         0.00        0.00      0.00         -       3370.85  161712656.00        5663              0.11      1647
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
bmap: stepx = stepy = 30000
creating bmap
DB units per micron : 10000
Compile-fusion optimization Phase 13 Iter  2         0.00        0.00      0.00         -       3370.85  161712656.00        5663              0.11      1647
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Compile-fusion optimization Phase 13 Iter  3         0.00        0.00      0.00         -       3370.85  161712656.00        5663              0.11      1647
Compile-fusion optimization Phase 13 Iter  4         0.00        0.00      0.00         -       3370.85  161712656.00        5663              0.11      1647
Compile-fusion optimization Phase 13 Iter  5         0.00        0.00      0.00         -       3370.85  161712656.00        5663              0.11      1647
Compile-fusion optimization Phase 13 Iter  6         0.00        0.00      0.00         -       3370.85  161712656.00        5663              0.11      1647
Compile-fusion optimization Phase 13 Iter  7         0.00        0.00      0.00         -       3370.85  161712656.00        5663              0.11      1647
Compile-fusion optimization Phase 13 Iter  8         0.00        0.00      0.00         -       3370.85  161712656.00        5663              0.11      1647
Compile-fusion optimization Phase 13 Iter  9         0.00        0.00      0.00         -       3370.85  161712656.00        5663              0.11      1647
Compile-fusion optimization Phase 13 Iter 10         0.00        0.00      0.00         -       3370.85  161712656.00        5663              0.11      1647
Compile-fusion optimization Phase 13 Iter 11         0.00        0.00      0.00         -       3370.85  161712656.00        5663              0.11      1647
Compile-fusion optimization Phase 13 Iter 12         0.00        0.00      0.00         -       3370.85  161712656.00        5663              0.11      1647
Compile-fusion optimization Phase 13 Iter 13         0.00        0.00      0.00         -       3370.85  161712656.00        5663              0.11      1647
Compile-fusion optimization Phase 13 Iter 14         0.00        0.00      0.00         -       3370.85  161712656.00        5663              0.11      1647
Compile-fusion optimization Phase 13 Iter 15         0.00        0.00      0.00         -       3370.85  161712656.00        5663              0.11      1647
Compile-fusion optimization Phase 13 Iter 16         0.00        0.00      0.00         -       3370.85  161712656.00        5663              0.11      1647
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 14 Iter  1         0.00        0.00      0.00         -       3370.85  161712656.00        5663              0.11      1647
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 15 Iter  1         0.00        0.00      0.00         -       3370.49  161673680.00        5662              0.11      1647
INFO: New Levelizer turned on
Compile-fusion optimization Phase 15 Iter  2         0.00        0.00      0.00         -       3347.49  158901696.00        5662              0.11      1647
INFO: New Levelizer turned on
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 16 Iter  1         0.00        0.00      0.00         -       3342.34  158636576.00        5662              0.11      1647
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 17 Iter  1         0.00        0.00      0.00         -       3326.54  155851072.00        5662              0.11      1647
Compile-fusion optimization Phase 17 Iter  2         0.00        0.00      0.00         -       3326.54  155851072.00        5662              0.11      1647
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1.1', which is different from the scoped value '1.100000'). (FLW-2892)
Warning: Restoring scoped app option 'ropt.rutil_density_threshold' to original value 'unset' (from current value '1.1', which is different from the scoped value '1.100000'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 18 Iter  1         0.00        0.00      0.00         1       3309.09  155193936.00        5613              0.11      1647
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 19 Iter  1         0.00        0.00      0.00         1       3309.09  153666176.00        5613              0.11      1647
INFO: New Levelizer turned on
[ISR-TRACE] Potential Bucket: Pass 1  Index 0  #Total-cands    119 ( 3.06%) SumPotEst 0.00192664 (43.04%) 
[ISR-TRACE] Potential Bucket: Pass 1  Index 1  #Total-cands    347 ( 8.92%) SumPotEst 0.00176580 (39.45%) 
[ISR-TRACE] Potential Bucket: Pass 1  Index 2  #Total-cands    238 ( 6.12%) SumPotEst 0.00049180 (10.99%) 
[ISR-TRACE] Potential Bucket: Pass 1  Index 3  #Total-cands   3188 (81.91%) SumPotEst 0.00029167 ( 6.52%) 
[ISR-TRACE] Pass 1  Bucket 1  #Batches   31  #Initial-Cands    119  #PostFilter-Cands    119  #Comitted   43 (36.13%)
[ISR-TRACE] Pass 1  Bucket 2  #Batches   53  #Initial-Cands    347  #PostFilter-Cands    215  #Comitted   79 (36.74%)  #isDownsizable-filter   132
[ISR-TRACE] Pass 1    Filter stats     #static   #dynamic
[ISR-TRACE]            bufrem-filter       0 |      0 
[ISR-TRACE]          holdviol-filter       0 |      0 
[ISR-TRACE]     isDownsizable-filter       0 |    370 
[ISR-TRACE]            lowRoi-filter       0 |      0 
[ISR-TRACE]         ok-driver-filter    3300 |      0 
[ISR-TRACE]             slack-filter       0 |      0 

DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 20 Iter  1         0.00        0.00      0.00         1       3309.09  152998496.00        5613              0.11      1647
LAO is disable, refresh para
Information: The net parasitics of block picorv32 are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/place.design'. (TIM-125)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 21 Iter  1         0.00        0.00      0.00         1       3309.09  152998496.00        5613              0.11      1647
INFO: New Levelizer turned on
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion optimization Phase 22 Iter  1         0.00        0.00      0.00         1       3309.09  152998496.00        5613              0.11      1647
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 23 Iter  1         0.00        0.00      0.00         1       3309.09  152998496.00        5613              0.11      1647
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
bmap: stepx = stepy = 30000
creating bmap
DB units per micron : 10000
Compile-fusion optimization Phase 23 Iter  2         0.00        0.00      0.00         1       3309.62  153118592.00        5613              0.11      1647
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Compile-fusion optimization Phase 23 Iter  3         0.00        0.00      0.00         1       3309.62  153118592.00        5613              0.11      1647
Compile-fusion optimization Phase 23 Iter  4         0.00        0.00      0.00         1       3309.62  153118592.00        5613              0.11      1647
Compile-fusion optimization Phase 23 Iter  5         0.00        0.00      0.00         1       3309.62  153118592.00        5613              0.11      1647
Compile-fusion optimization Phase 23 Iter  6         0.00        0.00      0.00         1       3309.62  153118592.00        5613              0.11      1647
Compile-fusion optimization Phase 23 Iter  7         0.00        0.00      0.00         1       3309.62  153118592.00        5613              0.11      1647
Compile-fusion optimization Phase 23 Iter  8         0.00        0.00      0.00         1       3309.62  153118592.00        5613              0.11      1647
Compile-fusion optimization Phase 23 Iter  9         0.00        0.00      0.00         1       3309.62  153118592.00        5613              0.11      1647
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Disable clock slack update for ideal clocks
INFO:  SEQ DEL WNS is protecting TNS
INFO:  SEQ DEL WNS is protecting TNS
Compile-fusion optimization Phase 24 Iter  1         0.00        0.00      0.00         1       3309.62  153118592.00        5613              0.11      1647
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 25 Iter  1         0.00        0.00      0.00         1       3309.62  153118592.00        5613              0.11      1647
INFO: New Levelizer turned on
Compile-fusion optimization Phase 25 Iter  2         0.00        0.00      0.00         1       3309.62  153118592.00        5613              0.11      1647
Compile-fusion optimization Phase 25 Iter  3         0.00        0.00      0.00         0       3309.80  153120688.00        5613              0.11      1647
Compile-fusion optimization Phase 25 Iter  4         0.00        0.00      0.00         0       3309.80  153120688.00        5613              0.11      1647
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 26 Iter  1         0.00        0.00      0.00         0       3309.80  153120688.00        5613              0.11      1647
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00      0.00         0       3309.80  153120688.00        5613              0.11      1647
Information: Ending   compile_fusion / initial_opto / Optimization (5) (FLW-8001)
Information: Time: 2025-07-30 14:40:23 / Session:  00:06:33 / Command:  00:01:35 / CPU:  00:02:12 / Memory: 1647 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)

Compile-fusion optimization Phase 28 Iter  1         0.00        0.00      0.00         0       3309.80  153120688.00        5613              0.11      1647
DEBUG FLOWMSGPRINTER: HANDLER IS NULL


Compile-fusion optimization complete                 0.00        0.00      0.00         0       3309.80  153120688.00        5613              0.11      1647
Information: The net parasitics of block picorv32 are cleared. (TIM-123)
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  47.037733209339  8.634629875615  0.781790440852  7.442084711238  3.181174649079  6.992250260832
4.646239500641  3.823702212269  3.871840296193  1.424294066690  9.687527899646  6.131807232944  1.465787932247  8.763589181122  1.911351036960  9.637341410942  86.005879588138  4.045330221136  5.020166116976  6.345885529962  1.220134395077  5.967847396778
6.224305671704  0.238797715000  3.284509589705  9.611151237147  0.128739689272  0.513551216982  7.835139826811  8.372519099733  3.443640824458  6.760973162271  89.885310564966  9.819223548858  1.487808887763  2.106394566767  9.078081926983  1.314288630187
8.805817928323  0.072343539122  6.270037326705  0.450494780240  3.928173631613  9.852544054410  0.210066110127  4.718589655457  0.746653063562  4.878808820782  74.563561984759  1.334416412508  0.279724572609  8.236529640626  1.425304346381  6.766529199187
4.740224950513  6.567966215027  5.706185626119  8.134461036181  4.723121071581  6.753657767486  0.418221079584  5.624697562041  7.273871193921  1.608673380650  54.939499194724  5.890577917596  8.439955748971  1.154903368601  4.924463820001  0.405169190953
4.590768921970  4.170951209159  0.006744354660  9.230842681426  9.005588346071  9.326522482444  6.379456735048  7.070545116827  1.601288871734  3.371851099395  78.879538961785  2.772910878589  2.637118416996  9.532708752994  6.656280909097  9.409795558072
6.136993113139  7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269582673  0.883342434938  3.292435021621  6.918317961214  30.396432911156  7.821377807421  1.416746656161  2.866939322019  5.692860203132  5.858445024802
5.513631359359  5.213535407563  4.512012804123  4.775181265300  0.522000417760  3.135331833872  4.650816448557  7.371884848373  1.125482936801  0.550338671494  28.593707723053  1.661327050184  7.011799381071  7.845257374711  0.998503747436  4.042327646769
7.943493242169  3.877015511999  8.999723005082  0.262507546850  3.017919614214  1.169627813033  4.141833553751  5.565094379098  9.360291367026  4.254590202092  14.535152447149  5.117073729685  4.047873427472  1.421982892074  0.044451741463  7.138041352498
4.361330991019  8.619745279820  6.103190282792  4.529562340725  9.547726936300  8.696336740310  3.784709364151  5.702741133615  6.476694424697  6.650523956592  26.945067789647  3.823121485375  8.324097910419  3.421606455657  8.038191330247  9.639287277774
4.187540401048  5.050000353317  9.565833784556  7.214754587289  4.454387461656  5.921217863901  7.937505874310  4.670800933986  3.439509851607  8.123964085274  58.154676838318  1.156376053501  2.250726132464  6.239501941382  3.702230869387  1.840296193142
4.294066690968  7.527899646613  1.807232944146  5.787932247876  3.589181122191  1.351036960963  7.341410942700  1.484438813840  4.500644403750  2.060531697663  51.955484562122  0.116022051408  7.847852078622  4.305672004023  8.797733600328  4.509589705961
1.151237147012  8.739689272051  3.551216982783  5.139826811837  2.519099733344  3.640824458676  0.973162271738  9.438536496698  1.999976175914  8.734708776321  12.464421367907  8.063653967043  4.288196487880  5.817929623007  2.343557722627  0.037326705045
0.494780240392  8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377260982  42.685608626142  5.386073320966  6.529655387474  0.224951713656  7.966233627570  6.185626119813
4.461036181535  3.121071581738  3.657767486104  8.221079684562  4.697562041727  3.871193921160  8.673380650488  6.823459472458  9.024093368484  3.949944897111  69.765615201492  4.445554235488  5.169656153459  0.768922170417  0.951227759000  6.744354660923
0.842681426574  5.588346072008  6.522482445703  9.456735248707  0.545116827160  1.288871734337  1.851099395627  0.837336178527  7.268389467726  3.765211699695  47.282559194665  6.262631640527  9.795014272613  6.993114339776  3.510090770962  5.254751594741
7.690064932838  9.371101704169  3.513581152921  6.269582873088  3.342434938329  2.435021621691  8.317961214242  2.527731115678  2.104082351914  1.628035816128  71.447315619569  2.842933030240  8.445585102551  3.631350559521  3.535424363451  2.012804123477
5.181265300660  2.000417761378  5.331833873420  0.816448757737  1.884848373112  5.482936801055  0.338671494124  2.254212305316  6.109007627270  1.123308307178  50.512681311099  8.585477334169  2.327107069794  3.493243369387  7.015538799899  9.723005082026
2.507546850919  7.919614215170  9.627813034478  1.833553951556  5.094379098936  0.291367026425  4.590202092084  6.499784714951  1.774674577340  4.731712947214  36.170331674004  4.433471361478  8.041813798436  1.330992219861  9.745296620610  3.190282792452
9.562340725734  7.726936301422  6.336740311931  4.709364451570  2.741133615647  6.694424697665  0.523956592108  7.480218964738  2.389440146383  2.453161441934  36.894994257803  8.173060145628  9.287738074418  7.540402248505  0.000370117956  5.833784556721
4.754587289225  4.387461657155  1.217863902356  7.505874610467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083646462  44.799480982370  2.212599285849  0.296654442429  4.066691168752  7.899663413180  7.232944146578
7.932247876138  9.181122192798  1.036960964397  1.410942000148  4.438813840450  0.644403750206  0.531697663458  8.422996212201  1.679507759678  4.739677262243  10.860543623879  7.715330226115  9.589266261115  1.237148212873  9.689299851355  1.216982783513
9.826811837251  9.099733344364  0.824458676097  3.162271738943  8.536496698199  9.976175914873  4.708776321063  9.326676790780  6.332698313142  8.863018188058  22.239172207234  3.539452589039  7.326266345049  4.780241592817  3.631630785254  4.054410021006
6.110127471858  9.655457074665  3.063562487880  8.820782685725  3.678475913341  8.263540902792  6.377260982365  2.834062614253  8.674638167665  2.919918147402  39.261362856796  6.215357432644  5.626670113446  1.036182672312  1.071508475365  7.767486041822
1.079584562469  7.562041727387  1.193921160867  3.380650488682  3.459472458902  4.093368484394  9.944897111549  0.206860149244  4.522000104051  6.919095345907  73.233938217095  1.209489979484  4.354121223084  2.681427100558  8.346098732652  2.482444637945
6.735048707054  5.116827160128  8.871734337185  1.099395627083  7.336178527726  8.389467726376  5.211699695327  0.745299466562  6.230909794097  9.555807261369  08.425197576351  0.072400831335  4.751055041769  0.064933420937  1.101720904351  3.581151966626
9.582673088334  2.434938329243  5.021621691831  7.961214242252  7.731115678210  4.082351914162  8.035616128669  3.802201956928  4.260313258584  4.502480255136  46.661317321353  5.407893320011  2.804684777518  1.265301252200  0.417787113533  1.833872465081
6.448557737188  4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  08.554127187701  5.511229768782  3.005543326250  7.546851501791  9.614231916962  7.813033414183
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/place.design'. (TIM-125)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion final QoR
________________________
Scenario Mapping Table
1: FUNC_Fast
2: FUNC_Slow
3: FUNC_Typical

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0000     0.0000      0        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage     CellEMV
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0  153120688           0
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 108606.375           0
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 1446843.00           0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt     CellEMV
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  153120688      3309.80       5613         12        278           0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  153120688      3309.80       5613

Compile-fusion command complete                CPU:   370 s (  0.10 hr )  ELAPSE:   395 s (  0.11 hr )  MEM-PEAK:  1647 MB
Compile-fusion command statistics  CPU=36 sec (0.01 hr) ELAPSED=21 sec (0.01 hr) MEM-PEAK=1.608 GB
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Information: Summary of UPF Cells (UPF-532)
*******************************************************************************
                            Summary of UPF Cells                               
*******************************************************************************
This is NOT a UPF design.
UPF is NOT loaded.
UPF is NOT committed.
-------------------------------------------------------------------------------
*******************************************************************************
                        End of Summary of UPF Cells                            
*******************************************************************************

Information: Runtime Summary (compile_fusion / initial_opto)  (FLW-9001)
----------------------------------------------------------------------------
     Elapse(Hr:Min:Sec)     Elapse(%)     Category
----------------------------------------------------------------------------
       00:00:00              0.1%         Optimization (1) 
       00:00:01              3.8%         Optimization (1)/Timing Optimization 
       00:00:05             11.6%         Timing and Congestion Driven Placement 
       00:00:00              0.0%         Scan Reordering 
       00:00:00              1.5%         Optimization (2) 
       00:00:00              0.0%         Scan Synthesis 
       00:00:00              0.8%         DRC Optimization 
       00:00:00              0.6%         Incremental High Fanout Synthesis 
       00:00:01              3.7%         Optimization (3) 
       00:00:00              0.2%         Optimization (3)/Macro Skewing 
       00:00:00              0.0%         Optimization (3)/Timing Optimization 
       00:00:04              8.9%         Optimization (3)/Timing Optimization/Clock and Data Optimization 
       00:00:00              0.1%         Optimization (4) 
       00:00:16             35.0%         Optimization (5) 
       00:00:16             33.7%         Other 
----------------------------------------------------------------------------
       00:00:47            100.0%         Total 
----------------------------------------------------------------------------

Host Options:
-------------
Max cores: 2

Machine Spec:
-------------
Intel(R) Core(TM) i5-14500 / 20 CPUs  
Sockets: 1, Cores: 14, HT/SMT, not-VM
----------------------------------------------------------------------------

Information: Ending   compile_fusion / initial_opto (FLW-8001)
Information: Time: 2025-07-30 14:40:24 / Session:  00:06:35 / Command:  00:01:36 / CPU:  00:02:14 / Memory: 1647 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)

Information: >>>>>>> 13 unique error and warning message tags while observing compile_fusion / initial_opto: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:   105    56  5 SQM-1079  WARNING   Warning: Skipping check for single_bit_degenerate attribute ... (MSG-3032)
Information:    10    91 10 SQM-1067  WARNING   Warning: Mapping to scan cell 'SAEDRVT14_FSDPSYNRBQ_V2LP_2' ... (MSG-3032)
Information:    10   112 10 SQM-1061  WARNING   Warning: Cannot infer functionality of libcell 'saed14rvt_fr... (MSG-3032)
Information:    42     7 10 SQM-1053  WARNING   Warning: Found 8 multibit sequential library cells that have... (MSG-3032)
Information:     2     1  0 DFT-1991  WARNING   Warning: SCANDEF based Optimization skipped: No ScanDEF chai... (MSG-3032)
Information:    30    15  0 FLW-2892  WARNING   Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit... (MSG-3032)
Information:     2     1  0 ZRT-511   WARNING   Warning: Cell contains tie connections which are not connect... (MSG-3032)
Information:    28     7  0 ZRT-026   WARNING   Warning: Layer MRDL default pitch 4.000 may be too small to ... (MSG-3032)
Information:     6     2  0 ZRT-763   WARNING   Warning: Cell tapfiller!SAEDRVT14_TAPDS!43 is placed overlap... (MSG-3032)
Information:     6     2  0 CTS-038   WARNING   Warning: No clock routing rule is specified. (CTS-038)          (MSG-3032)
Information:    25     8  0 OPT-070   WARNING   Warning: Cannot find any default max transition constraint o... (MSG-3032)
Information:    63    16  5 LGL-050   WARNING   Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_DCAP_... (MSG-3032)
Information:    99    18  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:   428   336  5       13  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 336 error&warning MSGs observed during compile_fusion / initial_opto (MSG-3103)

INFO: compile_fusion is running in balanced flow mode
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
INFO: disable CRPR-based timing. 
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (1308740 674000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario FUNC_Fast pathgroup **clock_gating_default**
Target path group: scenario FUNC_Slow pathgroup **clock_gating_default**
Target path group: scenario FUNC_Typical pathgroup **clock_gating_default**
Information: CCD will use corner Slow for honoring max prepone/postpone limits
Information: Useful skew copied/scaled 0 balance points and 0 clock latencies. (CCD-103)

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / final_place (FLW-8000)
Information: Time: 2025-07-30 14:40:25 / Session:  00:06:35 / Command:  00:01:37 / CPU:  00:02:16 / Memory: 1647 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
----------------------------------------------------------------------------------------------------------



Compile-fusion optimization Phase 4 Iter  1          0.00        0.00         -         -       3309.80  153120688.00        5613              0.11      1647


Information: Starting compile_fusion / final_place / Optimization (FLW-8000)
Information: Time: 2025-07-30 14:40:25 / Session:  00:06:36 / Command:  00:01:37 / CPU:  00:02:17 / Memory: 1647 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)

Compile-fusion command begin                   CPU:   373 s (  0.10 hr )  ELAPSE:   397 s (  0.11 hr )  MEM-PEAK:  1647 MB
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
Info: update em.

Compile-fusion timing update complete          CPU:   373 s (  0.10 hr )  ELAPSE:   397 s (  0.11 hr )  MEM-PEAK:  1647 MB

Compile-fusion initial QoR
__________________________
Scenario Mapping Table
1: FUNC_Fast
2: FUNC_Slow
3: FUNC_Typical

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0000     0.0000      0        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage     CellEMV
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0  153120688           0
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 108606.375           0
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 1446843.00           0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt     CellEMV
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  153120688      3309.80       5613         12        278           0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  153120688      3309.80       5613
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 2 threads
Compile-fusion initialization complete         CPU:   378 s (  0.11 hr )  ELAPSE:   399 s (  0.11 hr )  MEM-PEAK:  1647 MB
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0108 seconds to build cellmap data
INFO: creating 41(r) x 76(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (picorv32/place): 3116
INFO: creating 41(r) x 76(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (picorv32/place): 3116
Total 0.0347 seconds to load 6915 cell instances into cellmap
Moveable cells: 5613; Application fixed cells: 0; Macro cells: 0; User fixed cells: 1302
Average cell width 0.9828, cell height 0.6000, cell area 0.5897 for total 5613 placed and application fixed cells
Compile-fusion optimization Phase 8 Iter  1          0.00        0.00      0.00         0       3309.80  153120688.00        5613              0.11      1647
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
bmap: stepx = stepy = 30000
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Compile-fusion optimization Phase 8 Iter  2          0.00        0.00      0.00         0       3309.80  153120688.00        5613              0.11      1647

Compile-fusion optimization Phase 9 Iter  1          0.00        0.00      0.00         0       3309.80  153120688.00        5613              0.11      1647

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00      0.00         0       3309.80  153120688.00        5613              0.11      1647
Information: Ending   compile_fusion / final_place / Optimization (FLW-8001)
Information: Time: 2025-07-30 14:40:30 / Session:  00:06:41 / Command:  00:01:42 / CPU:  00:02:26 / Memory: 1647 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)

Information: Starting compile_fusion / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2025-07-30 14:40:30 / Session:  00:06:41 / Command:  00:01:42 / CPU:  00:02:26 / Memory: 1647 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Compile-fusion optimization Phase 11 Iter  1         0.00        0.00      0.00         0       3309.80  153120688.00        5613              0.11      1647
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Start Timing-driven placement
Information: Disabling integrated legalization, because it requires that the advanced legalizer is enabled.
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0113 seconds to build cellmap data
Snapped 5613 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 5365 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.timing_driven                                    :	 false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.074 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.074" & "wire/via-up 0.078". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.060 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.078" & "wire/via-up 0.060". (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.125" & "wire/via-up 0.100". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.100" & "wire/via-up 0.107". (ZRT-026)
Wire on layer (M8) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.107" & "wire/via-up 0.135". (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.135" & "wire/via-up 1.570". (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL default pitch 4.000 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 4.500" & "wire/via-up 4.000". (ZRT-026)
Transition layer name: M7(6)
Transition layer name: M8(7)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Cell placeoptlc_8968 is placed overlapping with other cells at {{5.296 5.600} {6.110 6.200}}. (ZRT-763)
Warning: Cell count_instr_reg[23] is placed overlapping with other cells at {{111.190 6.800} {113.262 7.400}}. (ZRT-763)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   44  Alloctr   44  Proc  -16 
[End of Read DB] Total (MB): Used   51  Alloctr   52  Proc 5349 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,135.87um,72.40um)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M2, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.06um
layer M3, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M4, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M5, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M6, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M7, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M8, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M9, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer MRDL, dir Hor, min width = 2um, min space = 2um pitch = 4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   53  Alloctr   54  Proc 5349 
Net statistics:
Total number of nets     = 6318
Number of nets to route  = 6310
8 nets are fully connected,
 of which 8 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Build All Nets] Total (MB): Used   58  Alloctr   59  Proc 5349 
Net length statistics: 
Net Count(Ignore Fully Rted) 6310, Total Half Perimeter Wire Length (HPWL) 64673 microns
HPWL   0 ~   50 microns: Net Count     6014	Total HPWL        38687 microns
HPWL  50 ~  100 microns: Net Count      214	Total HPWL        15267 microns
HPWL 100 ~  200 microns: Net Count       82	Total HPWL        10719 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Average gCell capacity  1.58	 on layer (1)	 M1
Average gCell capacity  8.92	 on layer (2)	 M2
Average gCell capacity  7.70	 on layer (3)	 M3
Average gCell capacity  5.82	 on layer (4)	 M4
Average gCell capacity  5.27	 on layer (5)	 M5
Average gCell capacity  4.75	 on layer (6)	 M6
Average gCell capacity  4.27	 on layer (7)	 M7
Average gCell capacity  6.03	 on layer (8)	 M8
Average gCell capacity  6.00	 on layer (9)	 M9
Average gCell capacity  0.13	 on layer (10)	 MRDL
Average number of tracks per gCell 8.13	 on layer (1)	 M1
Average number of tracks per gCell 10.07	 on layer (2)	 M2
Average number of tracks per gCell 8.13	 on layer (3)	 M3
Average number of tracks per gCell 6.04	 on layer (4)	 M4
Average number of tracks per gCell 6.01	 on layer (5)	 M5
Average number of tracks per gCell 6.04	 on layer (6)	 M6
Average number of tracks per gCell 6.01	 on layer (7)	 M7
Average number of tracks per gCell 6.04	 on layer (8)	 M8
Average number of tracks per gCell 6.01	 on layer (9)	 M9
Average number of tracks per gCell 0.15	 on layer (10)	 MRDL
Number of gCells = 271200
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Congestion Map] Total (MB): Used   63  Alloctr   64  Proc 5349 
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   63  Alloctr   64  Proc 5349 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used   11  Alloctr   11  Proc    0 
[End of Build Data] Total (MB): Used   63  Alloctr   64  Proc 5349 
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  167  Alloctr  168  Proc 5349 
Information: Using 2 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~271.0000um (451 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Initial Routing] Total (MB): Used  172  Alloctr  173  Proc 5349 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =   867 Max = 7 GRCs =  1124 (2.07%)
Initial. H routing: Overflow =   393 Max = 7 (GRCs =  1) GRCs =   389 (1.43%)
Initial. V routing: Overflow =   473 Max = 6 (GRCs =  1) GRCs =   735 (2.71%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =   392 Max = 7 (GRCs =  1) GRCs =   380 (1.40%)
Initial. M3         Overflow =   473 Max = 6 (GRCs =  1) GRCs =   732 (2.70%)
Initial. M4         Overflow =     1 Max = 1 (GRCs =  9) GRCs =     9 (0.03%)
Initial. M5         Overflow =     0 Max = 1 (GRCs =  3) GRCs =     3 (0.01%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 75626.64
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 19144.93
Initial. Layer M3 wire length = 25075.20
Initial. Layer M4 wire length = 18670.53
Initial. Layer M5 wire length = 7332.55
Initial. Layer M6 wire length = 5112.22
Initial. Layer M7 wire length = 199.14
Initial. Layer M8 wire length = 92.07
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 45766
Initial. Via VIA1_Base count = 15987
Initial. Via VIA2_Base count = 24079
Initial. Via VIA34SQ_C count = 3834
Initial. Via VIA4SQ count = 1587
Initial. Via VIA5SQ_C count = 247
Initial. Via VIA67SQ_C count = 28
Initial. Via VIA78SQ_C count = 4
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Wed Jul 30 14:40:32 2025
Number of partitions: 2 (2 x 1)
Size of partitions: 128 gCells x 120 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 2 (2 x 1)
Size of partitions: 128 gCells x 120 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  172  Alloctr  173  Proc 5349 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     9 Max = 2 GRCs =    10 (0.02%)
phase1. H routing: Overflow =     9 Max = 2 (GRCs =  3) GRCs =    10 (0.04%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     9 Max = 2 (GRCs =  3) GRCs =    10 (0.04%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 76012.44
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 18375.64
phase1. Layer M3 wire length = 23091.01
phase1. Layer M4 wire length = 19383.68
phase1. Layer M5 wire length = 9233.69
phase1. Layer M6 wire length = 5493.43
phase1. Layer M7 wire length = 275.61
phase1. Layer M8 wire length = 159.37
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 47540
phase1. Via VIA1_Base count = 15988
phase1. Via VIA2_Base count = 24012
phase1. Via VIA34SQ_C count = 4745
phase1. Via VIA4SQ count = 2385
phase1. Via VIA5SQ_C count = 352
phase1. Via VIA67SQ_C count = 50
phase1. Via VIA78SQ_C count = 8
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used  120  Alloctr  121  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  172  Alloctr  173  Proc 5349 

Congestion utilization per direction:
Average vertical track utilization   = 10.12 %
Peak    vertical track utilization   = 60.00 %
Average horizontal track utilization = 12.74 %
Peak    horizontal track utilization = 65.38 %

[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used  116  Alloctr  116  Proc    0 
[End of Global Routing] Total (MB): Used  168  Alloctr  169  Proc 5349 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -49  Alloctr  -50  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 5349 
Using per-layer congestion maps for congestion reduction.
Information: 0.10% of design has horizontal routing density above target_routing_density of 0.80.
Information: 4.71% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 2 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 30.7% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.440 to 0.456. (PLACE-030)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario FUNC_Slow timingCorner Slow.  Using corner Fast for worst leakage corner. (OPT-078)
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Information: Nominal = 0.0056185  Design MT = inf  Target = 0.0338329  MaxRC = 0.022324 Fast Target = 0.011791 (OPT-081)
nplLib: default vr hor dist = 322
nplLib: default vr ver dist = 322
nplLib: default vr buf size = 2
nplLib: default vr buf size = 1
Placer using max_unbuffered_distance = 321.97

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :	 true                

Information: Activity propagation will be performed for scenario FUNC_Fast.
Information: Doing activity propagation for mode 'FUNC' and corner 'Fast' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario FUNC_Fast (POW-052)
Information: Running switching activity propagation with 2 threads!

 **** Information : No. of simulation cycles = 7 ****
Information: Propagated activity on scenario FUNC_Typical identical to that on FUNC_Fast (POW-006)
Information: Timer-derived activity data is cached on scenario FUNC_Typical (POW-052)
Information: Propagated activity on scenario FUNC_Slow identical to that on FUNC_Fast (POW-006)
Information: Timer-derived activity data is cached on scenario FUNC_Slow (POW-052)
****** eLpp estimated wire length 
9.5032% of the net wire length are clock nets
33.4066% of the clock net wire length has no activity
Clock net wire length: 7.30561e+07
Total net wire length: 7.68753e+08
****** eLpp weights (with caps) (no lengths)
Number of nets: 6316, of which 6261 non-clock nets
Number of nets with 0 toggle rate: 1844 (29.1957%)
Max toggle rate = 1.66667, average toggle rate = 0.00970863
Max non-clock toggle rate = 0.449756
eLpp weight range = (0, 107.291)
*** 2 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 6316
Amt power = 0.1
Non-default weight range: (0.9, 15.6291)
                             Min         Max         Avg       Stdev        Skew
       Toggle Rates            0     1.66667  0.00970859   0.0647559     19.0742
      Power Weights            0     107.291    0.624987     4.16863     19.0742
      Final Weights          0.9     15.6291    0.997331    0.682867     14.7252
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
DTDP placement: scenario=FUNC_Fast
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/place.design'. (TIM-125)
Information: The net parasitics of block picorv32 are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 2 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 50% done.
coarse place 67% done.
coarse place 83% done.
coarse place 100% done.
Information: Coarse placer wire length estimate = 78338.7
Information: Coarse placer active wire length estimate = 1221.4
Information: Coarse placer weighted wire length estimate = 101385
Information: Extraction observers are detached as design net change threshold is reached.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Typical'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Fast'. (OPT-909)
----------------------------------------------------------------
Fixing logic constant
Fixing logic constant
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/place.design'. (TIM-125)
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0104 seconds to build cellmap data
INFO: creating 25(r) x 46(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (picorv32/place): 1150
INFO: creating 25(r) x 46(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (picorv32/place): 1150
Total 0.0358 seconds to load 6915 cell instances into cellmap, 5613 cells are off site row
Moveable cells: 5613; Application fixed cells: 0; Macro cells: 0; User fixed cells: 1302
Average cell width 0.9828, cell height 0.6000, cell area 0.5897 for total 5613 placed and application fixed cells
INFO: total number of constant pins: 3270
INFO: constant pins which are scan-pins: 3110
INFO: constant pins that are not scan-pins: 160
Completed Timing-driven placement, Elapsed time =   0: 0: 5 
----------------------------------------------------------------
Running legalize_placement
Start Legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 105 total shapes.
Layer M2: cached 3307 shapes out of 3307 total shapes.
Layer M3: cached 3307 shapes out of 3307 total shapes.
Cached 9921 vias out of 16355 total vias.

Legalizing Top Level Design picorv32 ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0110 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 151 ref cells (23 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     7854.54         6909        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   6909
number of references:               151
number of site rows:                104
number of locations attempted:   147352
number of locations failed:        2593  (1.8%)

Legality of references at locations:
1 references had failures.

Worst 1 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    46       2617      1301 ( 49.7%)       1952      1292 ( 66.2%)  SAEDRVT14_ADDH_0P5

Worst 1 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    46       2617      1301 ( 49.7%)       1952      1292 ( 66.2%)  SAEDRVT14_ADDH_0P5

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        5607 (74479 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.204 um ( 0.34 row height)
rms weighted cell displacement:   0.204 um ( 0.34 row height)
max cell displacement:            1.450 um ( 2.42 row height)
avg cell displacement:            0.170 um ( 0.28 row height)
avg weighted cell displacement:   0.170 um ( 0.28 row height)
number of cells moved:             5482
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: placeoptlc_10123 (SAEDRVT14_TIE0_4)
  Input location: (5.296,66.2)
  Legal location: (6.11,65)
  Displacement:   1.450 um ( 2.42 row height)
Cell: placeoptlc_10065 (SAEDRVT14_TIE0_4)
  Input location: (5.296,5.6)
  Legal location: (5.296,6.8)
  Displacement:   1.200 um ( 2.00 row height)
Cell: placeoptlc_10064 (SAEDRVT14_TIE0_4)
  Input location: (5.296,5.6)
  Legal location: (6.11,6.2)
  Displacement:   1.011 um ( 1.69 row height)
Cell: placeoptlc_10125 (SAEDRVT14_TIE0_4)
  Input location: (5.296,66.2)
  Legal location: (6.11,65.6)
  Displacement:   1.011 um ( 1.69 row height)
Cell: placeoptlc_10066 (SAEDRVT14_TIE0_4)
  Input location: (5.296,6.2)
  Legal location: (6.11,6.8)
  Displacement:   1.011 um ( 1.69 row height)
Cell: add_1566/U_30 (SAEDRVT14_ADDH_0P5)
  Input location: (110.876,11.4788)
  Legal location: (111.708,11)
  Displacement:   0.960 um ( 1.60 row height)
Cell: add_1566/U_82 (SAEDRVT14_ADDH_0P5)
  Input location: (107.111,18.4652)
  Legal location: (106.232,18.2)
  Displacement:   0.918 um ( 1.53 row height)
Cell: placeoptlc_10205 (SAEDRVT14_TIE0_4)
  Input location: (102.162,17)
  Legal location: (102.828,17.6)
  Displacement:   0.896 um ( 1.49 row height)
Cell: add_1435/U_115 (SAEDRVT14_ADDH_0P5)
  Input location: (91.0806,13.0558)
  Legal location: (90.248,12.8)
  Displacement:   0.871 um ( 1.45 row height)
Cell: ctmi_12890 (SAEDRVT14_NR2_1)
  Input location: (117.533,43.6598)
  Legal location: (117.554,42.8)
  Displacement:   0.860 um ( 1.43 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Completed Legalization, Elapsed time =   0: 0: 1 
Moved 5482 out of 6909 cells, ratio = 0.793458
Total displacement = 1134.483154(um)
Max displacement = 2.014000(um), placeoptlc_10123 (5.296000, 66.800003, 4) => (6.110000, 65.599998, 4)
Displacement histogram:
  0 ~  10% cells displacement <=      0.06(um)
  0 ~  20% cells displacement <=      0.09(um)
  0 ~  30% cells displacement <=      0.13(um)
  0 ~  40% cells displacement <=      0.16(um)
  0 ~  50% cells displacement <=      0.19(um)
  0 ~  60% cells displacement <=      0.22(um)
  0 ~  70% cells displacement <=      0.26(um)
  0 ~  80% cells displacement <=      0.29(um)
  0 ~  90% cells displacement <=      0.34(um)
  0 ~ 100% cells displacement <=      2.01(um)
Information: The net parasitics of block picorv32 are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/place.design'. (TIM-125)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00      0.00         0       3306.87  153120688.00        5613              0.11      1647
Information: Ending   compile_fusion / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2025-07-30 14:40:37 / Session:  00:06:48 / Command:  00:01:49 / CPU:  00:02:34 / Memory: 1647 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: 1 out of 6 LGL-050 messages were not printed due to limit 5  (MSG-3913)


Compile-fusion optimization complete                 0.00        0.00      0.00         0       3306.87  153103328.00        5607              0.11      1647
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  46.358766809339  8.634625967326  0.781790940852  7.442084611238  3.181173849079  6.992250260832
4.646239500641  3.823702212269  3.871840296193  1.424294066690  9.687527899646  6.131807232944  1.465787932247  8.763589181122  1.911351036960  9.637341410942  85.326802188138  4.045336313847  5.020166616976  6.345885429962  1.220133595077  5.967847396778
6.224305671704  0.238797715000  3.284509589705  9.611151237147  0.128739689272  0.513551216982  7.835139826811  8.372519099733  3.443640824458  6.760973162271  88.106343164966  9.819229630569  1.487808387763  2.106394466767  9.078080126983  1.314288630187
8.805817928323  0.072343539122  6.270037326705  0.450494780240  3.928173631613  9.852544054410  0.210066110127  4.718589655457  0.746653063562  4.878808820782  73.884594584759  1.334412504219  0.279724072609  8.236529540626  1.425303546381  6.766529199187
4.740224950513  6.567966215027  5.706185626119  8.134461036181  4.723121071581  6.753657767486  0.418221079584  5.624697562041  7.273871193921  1.608673380650  53.170292394724  5.890570802494  8.439950748971  1.154903268601  4.924462020001  0.405169190953
4.590768921970  4.170951209159  0.006744354660  9.230842681426  9.005588346071  9.326522482444  6.379456735048  7.070545116827  1.601288871734  3.371851099395  77.010331161785  2.772913763487  2.637113416996  9.532708652994  6.656289109097  9.409795558072
6.136993118974  7.763510008427  9.625254787841  7.417691664932  2.209371101703  1.043513581151  9.666269582673  0.883342434938  3.292435021621  6.918318461214  39.535509111156  7.821370409277  1.416740056161  2.866939222019  5.692869403132  5.858445024802

Compile-fusion final QoR
________________________
Scenario Mapping Table
1: FUNC_Fast
2: FUNC_Slow
3: FUNC_Typical

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0585     0.3636     16        -          -      -
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0000     0.0000      0        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage     CellEMV
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0  153103328           0
    2   *   0.0585     0.3636   0.3636     16        -          -      -        0     0.0000       15 108647.906           0
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 1446652.38           0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt     CellEMV
    *   *   0.0585     0.3636   0.3636     16   0.0000     0.0000      0        0     0.0000       15  153103328      3306.87       5607         12        278           0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion final QoR Summary      0.0585     0.3636   0.3636     16   0.0000     0.0000      0        0       15  153103328      3306.87       5607

Compile-fusion command complete                CPU:   392 s (  0.11 hr )  ELAPSE:   410 s (  0.11 hr )  MEM-PEAK:  1647 MB
Compile-fusion command statistics  CPU=19 sec (0.01 hr) ELAPSED=13 sec (0.00 hr) MEM-PEAK=1.608 GB

Information: Ending   compile_fusion / final_place (FLW-8001)
Information: Time: 2025-07-30 14:40:39 / Session:  00:06:49 / Command:  00:01:50 / CPU:  00:02:36 / Memory: 1647 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)

Information: >>>>>>> 6 unique error and warning message tags while observing compile_fusion / final_place: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:    35     7  0 ZRT-026   WARNING   Warning: Layer MRDL default pitch 4.000 may be too small to ... (MSG-3032)
Information:     8     2  0 ZRT-763   WARNING   Warning: Cell count_instr_reg[23] is placed overlapping with... (MSG-3032)
Information:    28     2  0 OPT-070   WARNING   Warning: Cannot find any default max transition constraint o... (MSG-3032)
Information:    12     2  0 PDC-003   WARNING   Warning: Routing direction of metal layer PO is neither "hor... (MSG-3032)
Information:    70     7  5 LGL-050   WARNING   Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_ISOFS... (MSG-3032)
Information:   103     2  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:   256    22  1        6  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 22 error&warning MSGs observed during compile_fusion / final_place (MSG-3103)


----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / final_opto (FLW-8000)
Information: Time: 2025-07-30 14:40:39 / Session:  00:06:49 / Command:  00:01:50 / CPU:  00:02:36 / Memory: 1647 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
----------------------------------------------------------------------------------------------------------

Information: The net parasitics of block picorv32 are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/place.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (1308740 674000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Information: Starting compile_fusion / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2025-07-30 14:40:39 / Session:  00:06:50 / Command:  00:01:51 / CPU:  00:02:37 / Memory: 1647 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)

Compile-fusion optimization Phase 17 Iter  1         0.36        0.36      0.00        15       3306.87  153103328.00        5607              0.11      1647
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0106 seconds to build cellmap data
Snapped 5607 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Running GR for RDE Capture
Generating Timing information  
Design  Scenario FUNC_Slow (Mode FUNC Corner Slow)
Generating Timing information  ... Done
Information: The net parasitics of block picorv32 are cleared. (TIM-123)
[End of Generating Timing Information] Elapsed real time: 0:00:00 
[End of Generating Timing Information] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 5357 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.effort_level                                     :	 medium              
global.timing_driven                                    :	 true                

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.074 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.074" & "wire/via-up 0.078". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.060 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.078" & "wire/via-up 0.060". (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.125" & "wire/via-up 0.100". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.100" & "wire/via-up 0.107". (ZRT-026)
Wire on layer (M8) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.107" & "wire/via-up 0.135". (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.135" & "wire/via-up 1.570". (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL default pitch 4.000 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 4.500" & "wire/via-up 4.000". (ZRT-026)
Transition layer name: M7(6)
Transition layer name: M8(7)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_1/B2 has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   44  Alloctr   44  Proc  -24 
[End of Read DB] Total (MB): Used   51  Alloctr   52  Proc 5333 
Loading timing information to the router from design
Timing information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,135.87um,72.40um)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M2, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.06um
layer M3, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M4, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M5, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M6, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M7, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M8, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M9, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer MRDL, dir Hor, min width = 2um, min space = 2um pitch = 4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   54  Alloctr   55  Proc 5333 
Net statistics:
Total number of nets     = 6312
Number of nets to route  = 6310
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Build All Nets] Total (MB): Used   60  Alloctr   61  Proc 5333 
Net length statistics: 
Net Count(Ignore Fully Rted) 6310, Total Half Perimeter Wire Length (HPWL) 66407 microns
HPWL   0 ~   50 microns: Net Count     6023	Total HPWL        40756 microns
HPWL  50 ~  100 microns: Net Count      210	Total HPWL        15182 microns
HPWL 100 ~  200 microns: Net Count       77	Total HPWL        10470 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Average gCell capacity  1.58	 on layer (1)	 M1
Average gCell capacity  8.91	 on layer (2)	 M2
Average gCell capacity  7.70	 on layer (3)	 M3
Average gCell capacity  5.82	 on layer (4)	 M4
Average gCell capacity  5.27	 on layer (5)	 M5
Average gCell capacity  4.75	 on layer (6)	 M6
Average gCell capacity  4.27	 on layer (7)	 M7
Average gCell capacity  6.03	 on layer (8)	 M8
Average gCell capacity  6.00	 on layer (9)	 M9
Average gCell capacity  0.13	 on layer (10)	 MRDL
Average number of tracks per gCell 8.13	 on layer (1)	 M1
Average number of tracks per gCell 10.07	 on layer (2)	 M2
Average number of tracks per gCell 8.13	 on layer (3)	 M3
Average number of tracks per gCell 6.04	 on layer (4)	 M4
Average number of tracks per gCell 6.01	 on layer (5)	 M5
Average number of tracks per gCell 6.04	 on layer (6)	 M6
Average number of tracks per gCell 6.01	 on layer (7)	 M7
Average number of tracks per gCell 6.04	 on layer (8)	 M8
Average number of tracks per gCell 6.01	 on layer (9)	 M9
Average number of tracks per gCell 0.15	 on layer (10)	 MRDL
Number of gCells = 271200
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Congestion Map] Total (MB): Used   64  Alloctr   65  Proc 5333 
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   65  Alloctr   66  Proc 5333 
Number of user frozen nets = 0
Timing criticality report: total 417 (6.61)% critical nets.
   Number of criticality 1 nets = 76 (1.20)%
   Number of criticality 2 nets = 67 (1.06)%
   Number of criticality 3 nets = 109 (1.73)%
   Number of criticality 4 nets = 59 (0.93)%
   Number of criticality 5 nets = 70 (1.11)%
   Number of criticality 6 nets = 27 (0.43)%
   Number of criticality 7 nets = 9 (0.14)%
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used   13  Alloctr   13  Proc    0 
[End of Build Data] Total (MB): Used   65  Alloctr   66  Proc 5333 
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  169  Alloctr  170  Proc 5333 
Information: Using 2 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~271.0000um (451 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
[rtAllBotParts] Elapsed real time: 0:00:01 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:01 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Initial Routing] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Initial Routing] Total (MB): Used  174  Alloctr  175  Proc 5333 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =   556 Max = 6 GRCs =   826 (1.52%)
Initial. H routing: Overflow =   213 Max = 6 (GRCs =  1) GRCs =   261 (0.96%)
Initial. V routing: Overflow =   343 Max = 4 (GRCs =  3) GRCs =   565 (2.08%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =   210 Max = 6 (GRCs =  1) GRCs =   254 (0.94%)
Initial. M3         Overflow =   342 Max = 4 (GRCs =  3) GRCs =   564 (2.08%)
Initial. M4         Overflow =     2 Max = 2 (GRCs =  1) GRCs =     7 (0.03%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.3 0.52 0.16 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       49.7 13.7 5.27 9.62 3.17 6.63 4.49 3.31 2.60 0.26 0.77 0.23 0.03 0.06
M3       46.0 7.32 5.67 8.46 1.55 10.1 8.05 5.34 5.29 0.00 1.70 0.36 0.03 0.04
M4       39.1 28.5 0.00 18.9 0.00 7.72 4.56 0.00 0.98 0.00 0.04 0.00 0.00 0.00
M5       62.1 14.5 1.94 15.1 0.00 4.26 1.76 0.07 0.13 0.00 0.01 0.00 0.00 0.00
M6       67.9 20.7 1.52 8.55 0.00 1.16 0.12 0.00 0.00 0.00 0.01 0.00 0.00 0.00
M7       88.5 8.33 0.82 2.04 0.00 0.20 0.04 0.01 0.00 0.00 0.00 0.00 0.00 0.00
M8       78.4 18.2 0.00 3.13 0.00 0.18 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    72.7 11.3 1.56 6.69 0.48 3.07 1.93 0.89 0.91 0.03 0.26 0.06 0.01 0.01


Initial. Total Wire Length = 75918.99
Initial. Layer M1 wire length = 134.13
Initial. Layer M2 wire length = 16224.22
Initial. Layer M3 wire length = 21878.46
Initial. Layer M4 wire length = 16094.27
Initial. Layer M5 wire length = 9135.23
Initial. Layer M6 wire length = 6527.28
Initial. Layer M7 wire length = 1972.88
Initial. Layer M8 wire length = 3952.53
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 49015
Initial. Via VIA1_Base count = 16177
Initial. Via VIA2_Base count = 23746
Initial. Via VIA34SQ_C count = 5270
Initial. Via VIA4SQ count = 2465
Initial. Via VIA5SQ_C count = 837
Initial. Via VIA67SQ_C count = 371
Initial. Via VIA78SQ_C count = 149
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Wed Jul 30 14:40:42 2025
Number of partitions: 2 (2 x 1)
Size of partitions: 128 gCells x 120 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  174  Alloctr  175  Proc 5333 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =   151 Max = 6 GRCs =   216 (0.40%)
phase1. H routing: Overflow =   115 Max = 6 (GRCs =  1) GRCs =   135 (0.50%)
phase1. V routing: Overflow =    35 Max = 3 (GRCs =  4) GRCs =    81 (0.30%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =   115 Max = 6 (GRCs =  1) GRCs =   135 (0.50%)
phase1. M3         Overflow =    35 Max = 3 (GRCs =  4) GRCs =    81 (0.30%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.3 0.52 0.16 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       49.2 14.3 5.26 9.92 3.17 6.54 4.59 3.26 2.74 0.26 0.52 0.09 0.03 0.03
M3       46.0 7.46 5.89 8.73 1.58 10.6 8.14 5.12 6.12 0.00 0.27 0.03 0.00 0.01
M4       38.9 28.1 0.00 18.7 0.00 7.88 5.01 0.00 1.31 0.00 0.03 0.00 0.00 0.00
M5       60.4 13.4 1.98 15.3 0.00 5.77 2.60 0.14 0.23 0.00 0.01 0.00 0.00 0.00
M6       66.9 20.8 1.52 8.97 0.00 1.53 0.18 0.00 0.00 0.00 0.02 0.00 0.00 0.00
M7       87.3 9.06 0.94 2.24 0.00 0.36 0.05 0.01 0.00 0.00 0.01 0.00 0.00 0.00
M8       78.0 18.8 0.00 2.89 0.00 0.17 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    72.2 11.4 1.60 6.79 0.48 3.34 2.09 0.87 1.06 0.03 0.09 0.01 0.00 0.00


phase1. Total Wire Length = 76139.30
phase1. Layer M1 wire length = 134.13
phase1. Layer M2 wire length = 15997.16
phase1. Layer M3 wire length = 20775.08
phase1. Layer M4 wire length = 16249.80
phase1. Layer M5 wire length = 10050.98
phase1. Layer M6 wire length = 6764.08
phase1. Layer M7 wire length = 2214.09
phase1. Layer M8 wire length = 3953.97
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 50254
phase1. Via VIA1_Base count = 16176
phase1. Via VIA2_Base count = 23778
phase1. Via VIA34SQ_C count = 5820
phase1. Via VIA4SQ count = 2943
phase1. Via VIA5SQ_C count = 936
phase1. Via VIA67SQ_C count = 428
phase1. Via VIA78SQ_C count = 173
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Whole Chip Routing] Stage (MB): Used  122  Alloctr  122  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  174  Alloctr  175  Proc 5333 

Congestion utilization per direction:
Average vertical track utilization   = 13.40 %
Peak    vertical track utilization   = 75.00 %
Average horizontal track utilization = 15.38 %
Peak    horizontal track utilization = 79.17 %

[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Global Routing] Stage (MB): Used  116  Alloctr  117  Proc    0 
[End of Global Routing] Total (MB): Used  170  Alloctr  171  Proc 5333 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -51  Alloctr  -52  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 5333 
time.estimate_sized_nets true
Doing RDE Capture
Information: Freeing timing information from routing. (ZRT-574)
Information: Design picorv32 has 6312 nets, 6310 global routed, 0 detail routed. (NEX-024)
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/place.design'. (TIM-125)

RDE Information
RDE Design         : picorv32.dlib:picorv32/place.design
RDE Module         : picorv32
RDE TechName       : minTLU
RDE Version        : 1.90
Product Version    : fc W-2024.09-SP2 Nov 25, 2024
No. of Res Corners : 3
No. of Cap Corners : 3
RDE Capture Stage  : NONE
RDE Capture DB     : GR
Max layer ID       : 10
Max via layer ID   : 9
DB1                : 10000
gCell Size         : 2.3375 um
Merge Fanout       : 1
Via Model          : 3
large Gcell Grid   : 0
Disable clock capture       : 1
RDE congestion map          : (-8320, -3870 -> 1367060, 722870)
RDE Effort Level            : medium
RDE Layer Length Adjustment : false
RDE from                    : CAPTURE
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/place.design'. (TIM-125)

Warning: Cannot find any default max transition constraint on the design. (OPT-070)
Info: update em.

Compile-fusion timing update complete          CPU:   399 s (  0.11 hr )  ELAPSE:   415 s (  0.12 hr )  MEM-PEAK:  1647 MB

Compile-fusion initial QoR
__________________________
Scenario Mapping Table
1: FUNC_Fast
2: FUNC_Slow
3: FUNC_Typical

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0322     0.1751      8        -          -      -
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0000     0.0000      0        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage     CellEMV
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0  153103328           0
    2   *   0.0322     0.1751   0.1751      8        -          -      -        0     0.0000        5 108647.906           0
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 1446652.38           0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt     CellEMV
    *   *   0.0322     0.1751   0.1751      8   0.0000     0.0000      0        0     0.0000        5  153103328      3306.87       5607         12        278           0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion initial QoR Summary    0.0322     0.1751   0.1751      8   0.0000     0.0000      0        0        5  153103328      3306.87       5607
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 2 threads
Compile-fusion initialization complete         CPU:   404 s (  0.11 hr )  ELAPSE:   418 s (  0.12 hr )  MEM-PEAK:  1647 MB
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0108 seconds to build cellmap data
INFO: creating 41(r) x 76(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (picorv32/place): 3116
INFO: creating 41(r) x 76(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (picorv32/place): 3116
Total 0.0356 seconds to load 6909 cell instances into cellmap
Moveable cells: 5607; Application fixed cells: 0; Macro cells: 0; User fixed cells: 1302
Average cell width 0.9830, cell height 0.6000, cell area 0.5898 for total 5607 placed and application fixed cells
Compile-fusion optimization Phase 19 Iter  1         0.18        0.18      0.00         4       3306.87  153103328.00        5607              0.12      1647
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Compile-fusion optimization Phase 20 Iter  1         0.18        0.18      0.00         4       3306.87  153103328.00        5607              0.12      1647
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
bmap: stepx = stepy = 30000
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Compile-fusion optimization Phase 20 Iter  2         0.18        0.18      0.00         4       3306.87  153103328.00        5607              0.12      1647
Compile-fusion optimization Phase 20 Iter  3         0.18        0.18      0.00         0       3307.27  153153408.00        5607              0.12      1647
INFO: Advanced Scenario Reduction (ASR) enabled.


Convert timing mode ...
Compile-fusion optimization Phase 22 Iter  1         0.18        0.18      0.00         0       3307.27  153153408.00        5607              0.12      1647
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario FUNC_Fast pathgroup **clock_gating_default**
Target path group: scenario FUNC_Slow pathgroup **clock_gating_default**
Target path group: scenario FUNC_Typical pathgroup **clock_gating_default**
Information: CCD will use corner Slow for honoring max prepone/postpone limits
Uskew Characterizer: corner: Fast, scalingFactor: 0.592
Uskew Characterizer: corner: Slow, scalingFactor: 1.000
Uskew Characterizer: corner: Typical, scalingFactor: 0.760
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
@ CG solver holdWeight = 0.500000
@ CG solver setupWeight = 3.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 1200.000000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Typical'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Fast'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Compile-fusion optimization Phase 22 Iter  2         0.18        0.18      0.00         0       3307.27  153153408.00        5607              0.12      1647
Compile-fusion optimization Phase 22 Iter  3         0.18        0.18      0.00         0       3307.27  153153408.00        5607              0.12      1647
Compile-fusion optimization Phase 22 Iter  4         0.18        0.18      0.00         0       3307.27  153153408.00        5607              0.12      1647
Compile-fusion optimization Phase 22 Iter  5         0.18        0.18      0.00         0       3307.27  153153408.00        5607              0.12      1647
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario FUNC_Fast pathgroup **clock_gating_default**
Target path group: scenario FUNC_Slow pathgroup **clock_gating_default**
Target path group: scenario FUNC_Typical pathgroup **clock_gating_default**
Information: CCD will use corner Slow for honoring max prepone/postpone limits
Uskew Characterizer: corner: Fast, scalingFactor: 0.592
Uskew Characterizer: corner: Slow, scalingFactor: 1.000
Uskew Characterizer: corner: Typical, scalingFactor: 0.760
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
@ CG solver holdWeight = 0.500000
@ CG solver setupWeight = 3.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 1200.000000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Typical'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Fast'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Compile-fusion optimization Phase 22 Iter  6         0.18        0.18      0.00         0       3307.27  153153408.00        5607              0.12      1647
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
bmap: stepx = stepy = 30000
creating bmap
DB units per micron : 10000
Compile-fusion optimization Phase 22 Iter  7         0.18        0.18      0.00         0       3307.27  153153408.00        5607              0.12      1647
Compile-fusion optimization Phase 22 Iter  8         0.18        0.18      0.00         0       3307.27  153153408.00        5607              0.12      1647
Compile-fusion optimization Phase 22 Iter  9         0.18        0.18      0.00         0       3307.27  153153408.00        5607              0.12      1647
Compile-fusion optimization Phase 22 Iter 10         0.18        0.18      0.00         0       3307.27  153153408.00        5607              0.12      1647
Compile-fusion optimization Phase 22 Iter 11         0.18        0.18      0.00         0       3307.27  153153408.00        5607              0.12      1647

Compile-fusion optimization Phase 23 Iter  1         0.00        0.00      0.00         0       3307.27  153153408.00        5607              0.12      1647

Convert timing mode ...
Compile-fusion optimization Phase 24 Iter  1         0.00        0.00      0.00         0       3306.38  153076368.00        5607              0.12      1647

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 25 Iter  1         0.00        0.00      0.00         0       3306.38  153076368.00        5607              0.12      1647
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Disable clock slack update for ideal clocks
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_2' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_2'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_4' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_4'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_1'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_2'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_4'. (SQM-2004)
Warning: Found 8 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
8 sequential multibit library cells have missing sequential mapping relevant attributes
Use check_multibit_library command to identify these multibit library cells.
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Found 8 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
8 sequential multibit library cells have missing sequential mapping relevant attributes
Use check_multibit_library command to identify these multibit library cells.
Warning: Found 8 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
8 sequential multibit library cells have missing sequential mapping relevant attributes
Use check_multibit_library command to identify these multibit library cells.
Warning: Found 8 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
8 sequential multibit library cells have missing sequential mapping relevant attributes
Use check_multibit_library command to identify these multibit library cells.
Warning: Found 8 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
8 sequential multibit library cells have missing sequential mapping relevant attributes
Use check_multibit_library command to identify these multibit library cells.
Warning: Found 8 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
8 sequential multibit library cells have missing sequential mapping relevant attributes
Use check_multibit_library command to identify these multibit library cells.
Compile-fusion optimization Phase 26 Iter  1         0.00        0.00      0.00         0       3306.38  153076368.00        5607              0.12      1647
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
Information: 86 out of 96 SQM-1061 messages were not printed due to limit 10  (MSG-3913)
Information: 68 out of 78 SQM-1067 messages were not printed due to limit 10  (MSG-3913)
Information: 43 out of 48 SQM-1079 messages were not printed due to limit 5  (MSG-3913)
Information: 38 out of 48 SQM-2004 messages were not printed due to limit 10  (MSG-3913)


Compile-fusion optimization Phase 28 Iter  1         0.00        0.00      0.00         0       3306.38  153076368.00        5607              0.12      1647
Convert timing mode ...
INFO: New Levelizer turned on

Compile-fusion optimization Phase 29 Iter  1         0.00        0.00      0.00         0       3306.38  153076368.00        5607              0.12      1647

Compile-fusion optimization Phase 30 Iter  1         0.00        0.00      0.00         0       3306.38  153076368.00        5607              0.12      1647
INFO: New Levelizer turned on
Compile-fusion optimization Phase 30 Iter  2         0.00        0.00      0.00         0       3304.83  152964528.00        5607              0.12      1647
INFO: New Levelizer turned on

Disable clock slack update for ideal clocks
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion optimization Phase 31 Iter  1         0.00        0.00      0.00         0       3304.51  152941920.00        5607              0.12      1647
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Compile-fusion optimization Phase 32 Iter  1         0.00        0.00      0.00         0       3304.20  152847552.00        5607              0.12      1647
INFO: New Levelizer turned on
[ISR-TRACE] Potential Bucket: Pass 1  Index 0  #Total-cands    380 ( 9.78%) SumPotEst 0.00281224 (77.52%) 
[ISR-TRACE] Potential Bucket: Pass 1  Index 1  #Total-cands    253 ( 6.51%) SumPotEst 0.00052546 (14.49%) 
[ISR-TRACE] Potential Bucket: Pass 1  Index 2  #Total-cands   3253 (83.71%) SumPotEst 0.00028986 ( 7.99%) 
[ISR-TRACE] Pass 1  Bucket 1  #Batches   55  #Initial-Cands    380  #PostFilter-Cands    238  #Comitted    8 ( 3.36%)  #isDownsizable-filter   142
[ISR-TRACE] Pass 1    Filter stats     #static   #dynamic
[ISR-TRACE]            bufrem-filter       0 |      0 
[ISR-TRACE]          holdviol-filter       0 |      0 
[ISR-TRACE]     isDownsizable-filter       0 |    395 
[ISR-TRACE]            lowRoi-filter       0 |      0 
[ISR-TRACE]         ok-driver-filter    3300 |      0 
[ISR-TRACE]             slack-filter       0 |      0 



Disable clock slack update for ideal clocks
INFO:  SEQ DEL WNS is protecting TNS
INFO:  SEQ DEL WNS is protecting TNS
Compile-fusion optimization Phase 34 Iter  1         0.00        0.00      0.00         0       3304.20  152836352.00        5607              0.12      1647
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Convert timing mode ...
Compile-fusion optimization Phase 35 Iter  1         0.00        0.00      0.00         0       3304.29  152870720.00        5607              0.12      1647

Compile-fusion optimization Phase 36 Iter  1         0.00        0.00      0.00         0       3304.29  152870720.00        5607              0.12      1647
INFO: total number of constant pins: 0
INFO: constant pins which are scan-pins: 0
INFO: constant pins that are not scan-pins: 0

Compile-fusion optimization Phase 37 Iter  1         0.00        0.00      0.00         0       3304.29  152870720.00        5607              0.12      1647

Compile-fusion optimization Phase 38 Iter  1         0.00        0.00      0.00         0       3304.29  152870720.00        5607              0.12      1647

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00      0.00         2       3304.29  152870720.00        5607              0.12      1647
Information: Ending   compile_fusion / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2025-07-30 14:40:59 / Session:  00:07:10 / Command:  00:02:11 / CPU:  00:03:08 / Memory: 1647 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)

Information: Starting compile_fusion / final_opto / Legalization (1) (FLW-8000)
Information: Time: 2025-07-30 14:40:59 / Session:  00:07:10 / Command:  00:02:11 / CPU:  00:03:08 / Memory: 1647 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)

START_FUNC : legalize_placement_pre_run_core CPU :    423 s ( 0.12 hr) ELAPSE :    430 s ( 0.12 hr) MEM-PEAK :  1647 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    423 s ( 0.12 hr) ELAPSE :    430 s ( 0.12 hr) MEM-PEAK :  1647 Mb
Compile-fusion optimization Phase 41 Iter  1         0.00        0.00      0.00         2       3304.29  152870720.00        5607              0.12      1647
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 105 total shapes.
Layer M2: cached 3307 shapes out of 3307 total shapes.
Layer M3: cached 3307 shapes out of 3307 total shapes.
Cached 9921 vias out of 16355 total vias.

Legalizing Top Level Design picorv32 ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0109 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 144 ref cells (23 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     7854.54         6909        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   6909
number of references:               144
number of site rows:                104
number of locations attempted:   123325
number of locations failed:         586  (0.5%)

Legality of references at locations:
1 references had failures.

Worst 1 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    46        857       313 ( 36.5%)        612       273 ( 44.6%)  SAEDRVT14_ADDH_0P5

Worst 1 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    46        857       313 ( 36.5%)        612       273 ( 44.6%)  SAEDRVT14_ADDH_0P5

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        5607 (74421 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.003 um ( 0.00 row height)
rms weighted cell displacement:   0.003 um ( 0.00 row height)
max cell displacement:            0.148 um ( 0.25 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                6
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ctmi_13915 (SAEDRVT14_ND2_CDC_1)
  Input location: (99.128,41)
  Legal location: (99.276,41)
  Displacement:   0.148 um ( 0.25 row height)
Cell: reg_next_pc_reg[28] (SAEDRVT14_FSDPQ_V2_0P5)
  Input location: (86.77,28.4)
  Legal location: (86.844,28.4)
  Displacement:   0.074 um ( 0.12 row height)
Cell: ctmi_14360 (SAEDRVT14_OAI21_V1_4)
  Input location: (81.59,32.6)
  Legal location: (81.664,32.6)
  Displacement:   0.074 um ( 0.12 row height)
Cell: ctmi_13645 (SAEDRVT14_NR2_MM_1)
  Input location: (88.62,28.4)
  Legal location: (88.694,28.4)
  Displacement:   0.074 um ( 0.12 row height)
Cell: ctmi_13194 (SAEDRVT14_ND2_CDC_1)
  Input location: (80.776,35.6)
  Legal location: (80.702,35.6)
  Displacement:   0.074 um ( 0.12 row height)
Cell: reg_pc_reg[25] (SAEDRVT14_FSDPSYNRBQ_V2_0P5)
  Input location: (82.774,32.6)
  Legal location: (82.848,32.6)
  Displacement:   0.074 um ( 0.12 row height)
Cell: add_1571/U_58 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (80.554,24.8)
  Legal location: (80.554,24.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: add_1871/U_18 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (98.092,51.8)
  Legal location: (98.092,51.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: add_1871/U_28 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (92.986,57.2)
  Legal location: (92.986,57.2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: add_1871/U_38 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (85.808,58.4)
  Legal location: (85.808,58.4)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block picorv32 are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/place.design'. (TIM-125)

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00      0.00         3       3304.29  152870720.00        5607              0.12      1647
Information: Ending   compile_fusion / final_opto / Legalization (1) (FLW-8001)
Information: Time: 2025-07-30 14:41:01 / Session:  00:07:11 / Command:  00:02:13 / CPU:  00:03:10 / Memory: 1647 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)

Information: Starting compile_fusion / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2025-07-30 14:41:01 / Session:  00:07:11 / Command:  00:02:13 / CPU:  00:03:10 / Memory: 1647 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
INFO: Enabled CLO at stage after_LGL3.

Warning: Cannot find any default max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Compile-fusion did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Warning: Cannot find any default max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0120 seconds to build cellmap data
INFO: creating 41(r) x 76(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (picorv32/place): 3116
INFO: creating 41(r) x 76(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (picorv32/place): 3116
Total 0.0348 seconds to load 6909 cell instances into cellmap
Moveable cells: 5607; Application fixed cells: 0; Macro cells: 0; User fixed cells: 1302
Average cell width 0.9822, cell height 0.6000, cell area 0.5893 for total 5607 placed and application fixed cells
Compile-fusion optimization Phase 45 Iter  1         0.00        0.00      0.00         3       3304.29  152870720.00        5607              0.12      1647
Convert timing mode ...
INFO: New Levelizer turned on

Convert timing mode ...
Compile-fusion optimization Phase 46 Iter  1         0.00        0.00      0.00         3       3304.29  152870720.00        5607              0.12      1647
Compile-fusion optimization Phase 46 Iter  2         0.00        0.00      0.00         3       3304.29  152870720.00        5607              0.12      1647
Compile-fusion optimization Phase 46 Iter  3         0.00        0.00      0.00         3       3304.29  152870720.00        5607              0.12      1647
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
bmap: stepx = stepy = 30000
creating bmap
DB units per micron : 10000
Compile-fusion optimization Phase 46 Iter  4         0.00        0.00      0.00         3       3304.29  152870720.00        5607              0.12      1647
Compile-fusion optimization Phase 46 Iter  5         0.00        0.00      0.00         3       3304.29  152870720.00        5607              0.12      1647

Compile-fusion optimization Phase 47 Iter  1         0.00        0.00      0.00         3       3304.29  152870720.00        5607              0.12      1647


Compile-fusion optimization Phase 49 Iter  1         0.00        0.00      0.00         3       3304.29  152870720.00        5607              0.12      1647
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
bmap: stepx = stepy = 30000
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Compile-fusion optimization Phase 49 Iter  2         0.00        0.00      0.00         3       3304.29  152870720.00        5607              0.12      1647
Compile-fusion optimization Phase 49 Iter  3         0.00        0.00      0.00         0       3305.27  152952080.00        5607              0.12      1647


Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00      0.00         0       3305.27  152952080.00        5607              0.12      1647
Information: Ending   compile_fusion / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2025-07-30 14:41:03 / Session:  00:07:13 / Command:  00:02:15 / CPU:  00:03:13 / Memory: 1647 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)

Information: Starting compile_fusion / final_opto / Legalization (2) (FLW-8000)
Information: Time: 2025-07-30 14:41:03 / Session:  00:07:13 / Command:  00:02:15 / CPU:  00:03:13 / Memory: 1647 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)

START_FUNC : legalize_placement_pre_run_core CPU :    429 s ( 0.12 hr) ELAPSE :    433 s ( 0.12 hr) MEM-PEAK :  1647 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    429 s ( 0.12 hr) ELAPSE :    433 s ( 0.12 hr) MEM-PEAK :  1647 Mb
Compile-fusion optimization Phase 53 Iter  1         0.00        0.00      0.00         0       3305.27  152952080.00        5607              0.12      1647
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 105 total shapes.
Layer M2: cached 3307 shapes out of 3307 total shapes.
Layer M3: cached 3307 shapes out of 3307 total shapes.
Cached 9921 vias out of 16355 total vias.

Legalizing Top Level Design picorv32 ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0111 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 146 ref cells (23 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     7854.54         6909        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   6909
number of references:               146
number of site rows:                104
number of locations attempted:   123333
number of locations failed:         586  (0.5%)

Legality of references at locations:
1 references had failures.

Worst 1 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    46        857       313 ( 36.5%)        612       273 ( 44.6%)  SAEDRVT14_ADDH_0P5

Worst 1 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    46        857       313 ( 36.5%)        612       273 ( 44.6%)  SAEDRVT14_ADDH_0P5

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        5607 (74443 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: add_1871/U_28 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (92.986,57.2)
  Legal location: (92.986,57.2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: add_1871/U_18 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (98.092,51.8)
  Legal location: (98.092,51.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: add_1571/U_58 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (80.554,24.8)
  Legal location: (80.554,24.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: add_1571/U_50 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (81.664,22.4)
  Legal location: (81.664,22.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: RS_OP_89_16026_65183_J1/DP_OP_87_9164_28153_J0/U_124 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (104.752,57.8)
  Legal location: (104.752,57.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: add_1571/U_33 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (90.766,18.2)
  Legal location: (90.766,18.2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: add_1808/U_60 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (89.508,38)
  Legal location: (89.508,38)
  Displacement:   0.000 um ( 0.00 row height)
Cell: add_1808/U_35 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (88.398,41)
  Legal location: (88.398,41)
  Displacement:   0.000 um ( 0.00 row height)
Cell: RS_OP_89_16026_65183_J1/DP_OP_87_9164_28153_J0/U_126 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (103.124,58.4)
  Legal location: (103.124,58.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: add_1871/U_38 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (85.808,58.4)
  Legal location: (85.808,58.4)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block picorv32 are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/place.design'. (TIM-125)

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00      0.00         0       3305.27  152952080.00        5607              0.12      1647
Information: Ending   compile_fusion / final_opto / Legalization (2) (FLW-8001)
Information: Time: 2025-07-30 14:41:04 / Session:  00:07:15 / Command:  00:02:16 / CPU:  00:03:15 / Memory: 1647 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
INFO: Enabled CLO at stage after_LGL4.

Warning: Cannot find any default max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Compile-fusion did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Warning: Cannot find any default max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0111 seconds to build cellmap data
INFO: creating 41(r) x 76(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (picorv32/place): 3116
INFO: creating 41(r) x 76(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (picorv32/place): 3116
Total 0.0349 seconds to load 6909 cell instances into cellmap
Moveable cells: 5607; Application fixed cells: 0; Macro cells: 0; User fixed cells: 1302
Average cell width 0.9825, cell height 0.6000, cell area 0.5895 for total 5607 placed and application fixed cells
Compile-fusion optimization Phase 56 Iter  1         0.00        0.00      0.00         0       3305.27  152952080.00        5607              0.12      1647

Compile-fusion optimization Phase 57 Iter  1         0.00        0.00      0.00         0       3305.27  152952080.00        5607              0.12      1647

Information: Ending   compile_fusion / final_opto (FLW-8001)
Information: Time: 2025-07-30 14:41:05 / Session:  00:07:15 / Command:  00:02:17 / CPU:  00:03:16 / Memory: 1647 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)

Information: >>>>>>> 10 unique error and warning message tags while observing compile_fusion / final_opto: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:   110    48  5 SQM-1079  WARNING   Warning: Skipping check for single_bit_degenerate attribute ... (MSG-3032)
Information:    10    78 10 SQM-1067  WARNING   Warning: Mapping to scan cell 'SAEDRVT14_FSDPSYNRBQ_V2LP_2' ... (MSG-3032)
Information:    10    96 10 SQM-1061  WARNING   Warning: Cannot infer functionality of libcell 'saed14rvt_fr... (MSG-3032)
Information:    48     6 10 SQM-1053  WARNING   Warning: Found 8 multibit sequential library cells that have... (MSG-3032)
Information:    42     7  0 ZRT-026   WARNING   Warning: Layer MRDL default pitch 4.000 may be too small to ... (MSG-3032)
Information:     8     2  0 CTS-038   WARNING   Warning: No clock routing rule is specified. (CTS-038)          (MSG-3032)
Information:    34     6  0 OPT-070   WARNING   Warning: Cannot find any default max transition constraint o... (MSG-3032)
Information:    16     4  0 PDC-003   WARNING   Warning: Routing direction of metal layer PO is neither "hor... (MSG-3032)
Information:    82    12  5 LGL-050   WARNING   Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_DCAP_... (MSG-3032)
Information:   111     6  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:   471   265  5       10  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 265 error&warning MSGs observed during compile_fusion / final_opto (MSG-3103)

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (1308740 674000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Compile-fusion optimization complete                 0.00        0.00      0.00         0       3305.27  152952080.00        5607              0.12      1647
Co-efficient Ratio Summary:
4.193421600990  6.578038109087  2.479639213524  7.744188140401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017938005874  46.356030809339  8.634625674274  0.781799340852  7.442084611238  3.181173849079  6.992250260832
4.646239505486  3.823702248516  3.871840222440  1.424295666690  9.687527899646  6.131807232944  1.465787932247  8.763589181122  1.911351036960  9.637342910942  85.324176188138  4.045336020795  5.020165016976  6.345885429962  1.220133595077  5.967847396778
6.224305676549  0.238797741357  3.284509515052  9.611152837147  0.128739689272  0.513551216982  7.835139826811  8.372519099733  3.443640824458  6.760974662271  88.104617164966  9.819229347417  1.487807787763  2.106394466767  9.078080126983  1.314288630187
8.805817923168  0.072343565479  6.270037352052  0.450495380240  3.928173631613  9.852544054410  0.210066110127  4.718589655457  0.746653063562  4.878809320782  73.882868584759  1.334412211167  0.279723472609  8.236529540626  1.425303546381  6.766529199187
4.740224955358  6.567966241374  5.706185652466  8.134462636181  4.723121071581  6.753657767486  0.418221079584  5.624697562041  7.273871193921  1.608674880650  53.178566394724  5.890570519342  8.439959148971  1.154903268601  4.924462020001  0.405169190953
4.590768924189  4.170951216669  0.006744361170  9.230842481426  9.005588346071  9.326522482444  6.379456735048  7.070545116827  1.601288871734  3.371851599395  77.018605161785  2.772913470335  2.637112816996  9.532708652994  6.656289109097  9.409795558072
6.136993116348  7.763510089680  9.625254768004  7.417690864932  2.209371101703  1.043513581151  9.666269582673  0.883342434938  3.292435021621  6.918317461214  39.535509111156  7.821370409277  1.416740056161  2.866939222019  5.692869403132  5.858445024802
5.513631352568  5.213535414073  4.512012811633  4.775181065300  0.522000417760  3.135331833872  4.650816448557  7.371884848373  1.125482936801  0.550338171494  27.732874923053  1.661320652930  7.011793781071  7.845257274711  0.998502947436  4.042327646769
7.943493245378  3.877015528409  8.999723012592  0.262507346850  3.017919614214  1.169627813033  4.141833553751  5.565094379098  9.360291367026  4.254590202092  13.779237647149  5.117076461472  4.047877827472  1.421982792074  0.044450941463  7.138041352498
4.361330994239  8.619745286316  6.103190299288  4.529562140725  9.547726936300  8.696336740310  3.784709364151  5.702741133615  6.476694424697  6.650523956592  25.189142989647  3.823124127162  8.324091310419  3.421606355657  8.038190530247  9.639287277774
4.187540401048  5.050000353317  9.565833784556  7.214754587289  4.454387461656  5.921217863901  7.937505874310  4.670800933986  3.439509851607  8.123964085274  57.398751038318  1.156379795398  2.250720532464  6.239501841382  3.702239069387  1.840296193142
4.294066690968  7.527899646613  1.807232944146  5.787932247876  3.589181122191  1.351036960963  7.341410942700  1.484438813840  4.500644403750  2.060531997663  50.181855762122  0.116025604401  7.847856478622  4.305672904023  8.797732800328  4.509589705961
1.151237147012  8.739689272051  3.551216982783  5.139826811837  2.519099733344  3.640824458676  0.973162271738  9.438536496698  1.999976175914  8.734708076321  11.690892567907  8.063656510046  4.288190887880  5.817929523007  2.343556922627  0.037326705045
0.494780240392  8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377560982  41.825976426142  5.386076918581  6.529659887474  0.224951713656  7.966232827570  6.185626119813
4.461036181472  3.121071581675  3.657767486041  8.221079584562  4.697562041727  3.871193921160  8.673380650488  6.823459472458  9.024093368484  3.949944197111  69.209694401492  4.445550638955  5.169650653459  0.768922170417  0.951226959000  6.744354660923
0.842681426900  5.588346071932  6.522482444637  9.456735048707  0.545116827160  1.288871734337  1.851099395627  0.837336178527  7.268389467726  3.765211999695  47.004088794665  6.262639624855  9.795018772613  6.993114339776  3.510099970962  5.254751594741
7.690064932220  9.371101703104  3.513581151966  6.269582673088  3.342434938329  2.435021621691  8.317961214242  2.527731115678  2.104082351914  1.628035916128  71.235658819569  2.842933769490  8.445584502551  3.631350559521  3.535424363451  2.012804123477
5.181265300052  2.000417760313  5.331833872465  0.816448557737  1.884848373112  5.482936801055  0.338671494124  2.254212305316  6.109007627270  1.123308407178  50.553600511099  8.585477063319  2.327106469794  3.493243369387  7.015538799899  9.723005082026
2.507546850301  7.919614214116  9.627813033414  1.833553751556  5.094379098936  0.291367026425  4.590202092084  6.499784714951  1.774674577340  4.731712047214  36.175684074004  4.433471814153  8.041812198436  1.330992219861  9.745296620610  3.190282792452
9.562340725946  7.726936300974  6.336740310483  4.709364351570  2.741133615647  6.694424697665  0.523956592108  7.480218964738  2.389440146383  2.453161341934  36.889800857803  8.173060667224  9.287737474418  7.540402248505  0.000370117956  5.833784556721
4.754587289401  4.387461656576  1.217863901777  7.505874510467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083546462  44.783276582370  2.212599707445  0.296653842429  4.066691168752  7.899663413180  7.232944146578
7.932247876314  9.181122191119  1.036960963718  1.410942900148  4.438813840450  0.644403750206  0.531697663458  8.422996212201  1.679507759678  4.739677162243  10.854339223879  7.715330748711  9.589265661115  1.237148212873  9.689299851355  1.216982783513
9.826811837251  9.099733344364  0.824458676097  3.162271738943  8.536496698199  9.976175914873  4.708776321063  9.326676790780  6.332698313142  8.863018088058  22.105395007234  3.539452046241  7.326265745049  4.780241592817  3.631630785254  4.054410021006
6.110127471858  9.655457074665  3.063562487880  8.820782685725  3.678475913341  8.263540902792  6.377260982365  2.834062614253  8.674638167665  2.919918047402  39.137585656796  6.215357999856  5.626679513446  1.036182672312  1.071508475365  7.767486041822
1.079584562469  7.562041727387  1.193921160867  3.380650488682  3.459472458902  4.093368484394  9.944897111549  0.206860149244  4.522000104051  6.919095645907  73.108942417095  1.209489429812  4.354120623084  2.681427100558  8.346098732652  2.482444637945
6.735048707054  5.116827160128  8.871734337185  1.099395627083  7.336178527726  8.389467726376  5.211699695327  0.745299466562  6.230909794097  9.555807561369  08.390101776351  0.072400381763  4.751054441769  0.064933420937  1.101720904351  3.581151966626
9.582673088334  2.434938329243  5.021621691831  7.961214242252  7.731115678210  4.082351914162  8.035616128669  3.802201956928  4.260313258584  4.502480555136  46.536321521353  5.407893870449  2.804683177518  1.265301252200  0.417787113533  1.833872465081
6.448557737188  4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676279434  08.429131387701  5.511229218110  3.005542726250  7.546851501791  9.614231916962  7.813033414183
3.553751556509  4.379098936029  1.367026425459  0.202092084649  9.784714951177  4.674577340473  1.712747214219  8.159207400444  3.314146371380  4.135249143613  45.178081861974  5.279150039557  0.282252152956  2.340726154772  6.936327669633  6.740310378470
9.364151570274  1.133615647669  4.424697665052  3.956592108748  0.218964738238  9.440146383245  3.161041934216  0.515565780381  7.373024796392  8.727777841875  55.688010505000  0.353647375721  3.784016421475  4.587280645438  7.461673392121  7.863901793750
5.874310467080  0.933986343950  9.851607812396  4.085274420834  1.123831811560  4.907969922502  6.083246462395  0.064138237022  1.226938718402  9.619314642940  71.877930752789  9.646943509961  2.944606278793  2.247877558918  1.122118935103  6.960963734141
0.942700148443  8.813840450064  4.403750206053  1.697663458842  2.996212201167  9.507759678473  9.677862243056  7.170402387977  1.500032845095  8.970596511512  42.324084873968  9.272381774369  6.982243213982  6.811838451909  9.733361164082  4.458676097316
2.271738943853  6.496698199997  6.175914873470  8.776321063932  6.676790780633  2.698313142886  3.018788058179  2.832300723435  3.912262700373  2.670504904947  95.427364817363  1.613215673643  4.410581706611  0.127472058965  5.457091465306  3.562487880882
0.782685725367  8.475913341826  3.540902792637  7.260982365283  4.062614253867  4.638167665291  9.918747402249  5.051365679662  1.502757061856  2.611981744610  41.368444312107  1.581905784914  7.486501522107  9.584563669756  2.041744187119  3.921160867338
0.650488682345  9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092708426  96.603972558834  6.071262071486  2.444197645673  5.048708254511  6.827187928887  1.734337185109
9.395627083733  6.178527726838  9.467726376521  1.699695327074  5.299466562623  0.909794097955  5.807261369931  1.313977635100  7.217096252547  5.159474576900  79.119292937110  1.703434770596  1.151426326958  2.673089534243  4.938346043502  1.621691831796
1.214242252773  1.115678210408  2.351914162803  5.616128669380  2.201956928426  0.313258584450  2.480255136313  5.935952135354  0.756345120128  0.412347751812  70.595250200041  7.760643059002  3.872925781644  8.557738388484  8.373139348293  6.801055033867
1.494124225421  2.305316610900  7.627270112330  8.107178452560  7.471109985851  4.743640423276  4.676979434932  4.216938770155  1.199989997230  0.508202625075  51.045509791961  4.214446488600  3.033974883355  3.751557709437  9.098953829136  7.026425459020
2.092084649978  4.714951177467  4.577340473171  2.747214219815  9.207400444331  4.146371380413  5.249843613309  9.101986197452  7.982061031902  8.279245295623  55.910152772693  6.300199159593  0.310838170936  4.151571474113  3.615664469442  4.697665052395
6.592108748021  8.964738238944  0.146383245316  1.041934216051  5.565780381737  3.024796392872  7.777441875404  0.104850500003  5.331795658337  8.455672147545  92.474643438746  1.656822647605  3.901253450587  4.310468280093  3.986360750985  1.607812396408
5.274420834112  3.831811560490  7.969922502608  3.246462395006  4.138237022122  6.938718402961  9.314242940666  9.096875278996  4.661318072329  4.414657879322  52.061556918112  2.191465629515  0.963294841094  2.700149643881  3.840477864440  3.750206053169
7.663458842299  6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  26.022459909973  3.344694508364  8.676557016227  1.738944053649  6.698116797617  5.914873470877
6.321063932667  6.790780633269  8.313142886301  8.788058179283  2.300723435391  2.262700373267  0.504504947802  4.039281736316  1.398525440544  1.002100661101  32.666056965545  7.074995822275  2.487340582078  2.685726567847  5.913368626354  0.902792637726
0.982365283406  2.614253867463  8.167665291991  8.747402249505  1.365679662150  2.757061856261  1.981344610361  8.147231210715  8.167536577674  8.604182210795  99.757667756204  1.727617635211  1.160327038065  0.488683545947  2.458929209336  8.484394994489
7.111549020686  0.149244452200  0.104051691909  5.345907689219  7.041709512091  5.900067443546  6.092308426814  2.690055883460  7.193265224824  4.463794567350  53.992252511682  7.160458303092  4.337645809939  5.627084933617  8.527743638946  7.726376521169
Information: The net parasitics of block picorv32 are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/place.design'. (TIM-125)

Compile-fusion final QoR
________________________
Scenario Mapping Table
1: FUNC_Fast
2: FUNC_Slow
3: FUNC_Typical

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0307     2.3170    233
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0000     0.0000      0   0.0123     0.0994     14
    3   1   0.0000     0.0000      0   0.0000     0.0000      0
    3   2   0.0000     0.0000      0   0.0000     0.0000      0
    3   3   0.0000     0.0000      0   0.0000     0.0000      0
    3   4   0.0000     0.0000      0   0.0000     0.0000      0
    3   5   0.0000     0.0000      0   0.0000     0.0000      0
    3   6   0.0000     0.0000      0   0.0000     0.0000      0
    3   7   0.0000     0.0000      0   0.0253     0.4987     54
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage     CellEMV
    1   *   0.0000     0.0000   0.0000      0   0.0307     2.3170    233        0     0.0000        0  152952080           0
    2   *   0.0000     0.0000   0.0000      0   0.0123     0.0994     14        0     0.0000        0 108581.664           0
    3   *   0.0000     0.0000   0.0000      0   0.0253     0.4987     54        0     0.0000        0 1445272.62           0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt     CellEMV
    *   *   0.0000     0.0000   0.0000      0   0.0307     2.3170    233        0     0.0000        0  152952080      3305.27       5607         12        278           0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion final QoR Summary      0.0000     0.0000   0.0000      0   0.0307     2.3170    233        0        0  152952080      3305.27       5607

Compile-fusion command complete                CPU:   434 s (  0.12 hr )  ELAPSE:   437 s (  0.12 hr )  MEM-PEAK:  1647 MB
Compile-fusion command statistics  CPU=42 sec (0.01 hr) ELAPSED=27 sec (0.01 hr) MEM-PEAK=1.608 GB
Information: The net parasitics of block picorv32 are cleared. (TIM-123)
INFO: End environment monitoring: recipes
INFO: Restored 0 timer status, 5 app options, 0 tcl gvars, 0 env vars
Information: >>>>>>> 19 unique error and warning message tags while observing fusion: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     2     1  0 FLW-2200  WARNING   Warning: Starting step 'fc/initial_map/ReportMbStats' while ... (MSG-3032)
Information:   110   184  5 SQM-1079  WARNING   Warning: Skipping check for single_bit_degenerate attribute ... (MSG-3032)
Information:    10   299 10 SQM-1067  WARNING   Warning: Mapping to scan cell 'SAEDRVT14_FSDPSYNRBQ_V2LP_2' ... (MSG-3032)
Information:    10   368 10 SQM-1061  WARNING   Warning: Cannot infer functionality of libcell 'saed14rvt_fr... (MSG-3032)
Information:    48    23 10 SQM-1053  WARNING   Warning: Found 8 multibit sequential library cells that have... (MSG-3032)
Information:    12     2 10 SQM-1047  WARNING   Warning: Sequential element 'reg_next_pc_reg[2]' of module '... (MSG-3032)
Information:     2     1  1 SQM-1034  WARNING   Warning: No cell bus will be mapped to multibit because mult... (MSG-3032)
Information:     2     1  0 DFT-1991  WARNING   Warning: SCANDEF based Optimization skipped: No ScanDEF chai... (MSG-3032)
Information:    30    15  0 FLW-2892  WARNING   Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit... (MSG-3032)
Information:     2     1  0 ZRT-511   WARNING   Warning: Cell contains tie connections which are not connect... (MSG-3032)
Information:    42    21  0 ZRT-026   WARNING   Warning: Layer MRDL default pitch 4.000 may be too small to ... (MSG-3032)
Information:     4     2 10 POW-034   WARNING   Warning: No valid clocks available in design 'picorv32'. Set... (MSG-3032)
Information:    30    50 10 POW-116   WARNING   Warning: Net 'N1462' is already connected to pin 'ctmi_13284... (MSG-3032)
Information:     8     4  0 ZRT-763   WARNING   Warning: Cell count_instr_reg[23] is placed overlapping with... (MSG-3032)
Information:     8     4  0 CTS-038   WARNING   Warning: No clock routing rule is specified. (CTS-038)          (MSG-3032)
Information:    34    17  0 OPT-070   WARNING   Warning: Cannot find any default max transition constraint o... (MSG-3032)
Information:    16     6  0 PDC-003   WARNING   Warning: Routing direction of metal layer PO is neither "hor... (MSG-3032)
Information:    82    39  5 LGL-050   WARNING   Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_DCAP_... (MSG-3032)
Information:   111    41  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:   563  1079  9       19  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 1079 error&warning MSGs observed during fusion (MSG-3103)

  Block: picorv32.dlib:picorv32/place.design
  Current State: is mapped; is placed; 
  Events:
	- initial_map             	07/30/25 14:34 -->     0.003 hours
	- logic_opto              	07/30/25 14:34 -->     0.006 hours
	- initial_place           	07/30/25 14:34 -->     0.001 hours
	- initial_drc             	07/30/25 14:34 -->     0.001 hours
	- initial_opto            	07/30/25 14:34 -->     0.013 hours
	- final_place             	07/30/25 14:35 -->     0.004 hours
	- final_opto              	07/30/25 14:35 -->     0.007 hours
	- initial_map             	07/30/25 14:38 -->     0.003 hours
	- logic_opto              	07/30/25 14:38 -->     0.006 hours
	- initial_place           	07/30/25 14:39 -->     0.001 hours
	- initial_drc             	07/30/25 14:39 -->     0.001 hours
	- initial_opto            	07/30/25 14:39 -->     0.013 hours
	- final_place             	07/30/25 14:40 -->     0.004 hours
	- final_opto              	07/30/25 14:40 -->     0.007 hours

1
Information: Ending   'compile_fusion -to final_opto' (FLW-8001)
Information: Time: 2025-07-30 14:41:06 / Session:  00:07:17 / Command:  00:02:18 / CPU:  00:03:18 / Memory: 1647 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 4 GB, Swap Free: 7 GB, Work Disk Free: 373 GB, Tmp Disk Free: 56 GB (MSG-3995)
Information: Running auto PG connection. (NDM-099)
1
fc_shell> check_legality 

************************

running check_legality

Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 105 total shapes.
Layer M2: cached 3307 shapes out of 3307 total shapes.
Layer M3: cached 3307 shapes out of 3307 total shapes.
Cached 9921 vias out of 16355 total vias.

check_legality for block design picorv32 ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0113 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 146 ref cells (23 fillers) from library
Design has no advanced rules
Checking legality
Checking cell legality:
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Sorting rows.
Checking spacing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking packing rule legality.


****************************************
  Report : Legality
****************************************

VIOLATIONS BY CATEGORY:
   MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION
         0          0          0  Two objects overlap.
         0          0          0  A cell violates a pnet.
         0          0          0  A cell is illegal at a site.
         0          0          0  A cell is not aligned with a site.
         0          0          0  A cell has an illegal orientation.
         0          0          0  A cell spacing rule is violated.
         0          0          0  A layer rule is violated.
         0          0          0  A cell is in the wrong region.
         0          0          0  Two cells violate cts margins.
         0          0          0  Two cells violate coloring.

         0          0          0  TOTAL

TOTAL 0 Violations.

VIOLATIONS BY SUBCATEGORY:
     MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION

         0          0          0    Two objects overlap.
           0          0          0    Two cells overlap.
           0          0          0    Two cells have overlapping keepout margins.
           0          0          0    A cell overlaps a blockage.
           0          0          0    A cell keepout margin overlaps a blockage.

         0          0          0    A cell violates a pnet.

         0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates pin-track alignment rules.
           0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates legal index rule.
           0          0          0    A cell has the wrong variant for its location.

         0          0          0    A cell is not aligned with a site.
           0          0          0    A cell is not aligned with the base site.
           0          0          0    A cell is not aligned with an overlaid site.

         0          0          0    A cell has an illegal orientation.

         0          0          0    A cell spacing rule is violated.
           0          0          0    A spacing rule is violated in a row.
           0          0          0    A spacing rule is violated between adjacent rows.
           0          0          0    A cell violates vertical abutment rule.
           0          0          0    A cell violates metal spacing rule.

         0          0          0    A layer rule is violated.
           0          0          0    A layer VTH rule is violated.
           0          0          0    A layer OD rule is violated.
           0          0          0    A layer OD max-width rule is violated.
           0          0          0    A layer ALL_OD corner rule is violated.
           0          0          0    A layer max-vertical-length rule is violated.
           0          0          0    A layer TPO rule is violated.
           0          0          0    Filler cell insertion cannot satisfy layer rules.

         0          0          0    A cell is in the wrong region.
           0          0          0    A cell is outside its hard bound.
           0          0          0    A cell is in the wrong voltage area.
           0          0          0    A cell violates an exclusive movebound.

         0          0          0    Two cells violate cts margins.

         0          0          0    Two cells violate coloring.


check_legality for block design picorv32 succeeded!


check_legality succeeded.

**************************

1
fc_shell> check_pg_drc
Command check_pg_drc started  at Wed Jul 30 14:41:30 2025
Command check_pg_drc finished at Wed Jul 30 14:41:30 2025
CPU usage for check_pg_drc: 0.43 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.26 seconds ( 0.00 hours)
No errors found.
fc_shell> chck_pg_connectivity
Error: unknown command 'chck_pg_connectivity' (CMD-005)
fc_shell> chck_pg_connectivity[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[Kcheck_pg_connectivity
Checking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 6909
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 5063
Number of VDD Vias: 8063
Number of VDD Terminals: 92
**************Verify net VDD connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 5128
Number of VSS Vias: 8292
Number of VSS Terminals: 96
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
fc_shell> check_pg_missing_vias
Check net VDD vias...
Number of missing vias: 0
Checking net VDD vias took 0 seconds.
Check net VSS vias...
Number of missing vias: 0
Checking net VSS vias took 0 seconds.
Overall runtime: 0 seconds.
fc_shell> report_congestion >[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[Kcheck_legality

************************

running check_legality

Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 105 total shapes.
Layer M2: cached 3307 shapes out of 3307 total shapes.
Layer M3: cached 3307 shapes out of 3307 total shapes.
Cached 9921 vias out of 16355 total vias.

check_legality for block design picorv32 ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0111 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 146 ref cells (23 fillers) from library
Design has no advanced rules
Checking legality
Checking cell legality:
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Sorting rows.
Checking spacing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking packing rule legality.


****************************************
  Report : Legality
****************************************

VIOLATIONS BY CATEGORY:
   MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION
         0          0          0  Two objects overlap.
         0          0          0  A cell violates a pnet.
         0          0          0  A cell is illegal at a site.
         0          0          0  A cell is not aligned with a site.
         0          0          0  A cell has an illegal orientation.
         0          0          0  A cell spacing rule is violated.
         0          0          0  A layer rule is violated.
         0          0          0  A cell is in the wrong region.
         0          0          0  Two cells violate cts margins.
         0          0          0  Two cells violate coloring.

         0          0          0  TOTAL

TOTAL 0 Violations.

VIOLATIONS BY SUBCATEGORY:
     MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION

         0          0          0    Two objects overlap.
           0          0          0    Two cells overlap.
           0          0          0    Two cells have overlapping keepout margins.
           0          0          0    A cell overlaps a blockage.
           0          0          0    A cell keepout margin overlaps a blockage.

         0          0          0    A cell violates a pnet.

         0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates pin-track alignment rules.
           0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates legal index rule.
           0          0          0    A cell has the wrong variant for its location.

         0          0          0    A cell is not aligned with a site.
           0          0          0    A cell is not aligned with the base site.
           0          0          0    A cell is not aligned with an overlaid site.

         0          0          0    A cell has an illegal orientation.

         0          0          0    A cell spacing rule is violated.
           0          0          0    A spacing rule is violated in a row.
           0          0          0    A spacing rule is violated between adjacent rows.
           0          0          0    A cell violates vertical abutment rule.
           0          0          0    A cell violates metal spacing rule.

         0          0          0    A layer rule is violated.
           0          0          0    A layer VTH rule is violated.
           0          0          0    A layer OD rule is violated.
           0          0          0    A layer OD max-width rule is violated.
           0          0          0    A layer ALL_OD corner rule is violated.
           0          0          0    A layer max-vertical-length rule is violated.
           0          0          0    A layer TPO rule is violated.
           0          0          0    Filler cell insertion cannot satisfy layer rules.

         0          0          0    A cell is in the wrong region.
           0          0          0    A cell is outside its hard bound.
           0          0          0    A cell is in the wrong voltage area.
           0          0          0    A cell violates an exclusive movebound.

         0          0          0    Two cells violate cts margins.

         0          0          0    Two cells violate coloring.


check_legality for block design picorv32 succeeded!


check_legality succeeded.

**************************

1
fc_shell> report_congestion
****************************************
Report : congestion
Design : picorv32
Version: W-2024.09-SP2
Date   : Wed Jul 30 14:42:31 2025
****************************************

Layer     |    overflow     |              # GRCs has
Name      |  total  |  max  | overflow (%)      | max overflow
---------------------------------------------------------------
Both Dirs |     282 |     6 |     216  ( 0.40%) |       1
H routing |     186 |     6 |     135  ( 0.50%) |       1
V routing |      96 |     3 |      81  ( 0.30%) |       4

1
fc_shell> report_utilization
****************************************
Report : report_utilization
Design : picorv32
Version: W-2024.09-SP2
Date   : Wed Jul 30 14:42:31 2025
****************************************
Utilization Ratio:			0.4208
Utilization options:
 - Area calculation based on:		site_row of block picorv32/place
 - Categories of objects excluded:	hard_macros macro_keepouts soft_macros io_cells hard_blockages 
Total Area:				7854.5376
Total Capacity Area:			7854.5376
Total Area of cells:			3305.2692
Area of excluded objects:
 - hard_macros         :		0.0000
 - macro_keepouts      :		0.0000
 - soft_macros         :		0.0000
 - io_cells            :		0.0000
 - hard_blockages      :		0.0000
Total Area of excluded objects:		0.0000
Ratio of excluded objects:		0.0000

Utilization of site-rows with:
 - Site 'unit':				0.4208

0.4208
fc_shell> collect_reports placement
Collecting reports for placement stage...
Reports are generated for placement stage.
fc_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start StretchTool
fc_shell> save_block
RDE-checksum: 7fecf866
Information: Saving block 'picorv32.dlib:picorv32/place.design'
1
fc_shell> save_lib
Saving library 'picorv32.dlib'
RDE-checksum: 7fecf866
1
fc_shell> exit
Maximum memory usage for this session: 1647.01 MB
Maximum memory usage for this session including child processes: 1647.01 MB
CPU usage for this session:    449 seconds (  0.12 hours)
Elapsed time for this session:    553 seconds (  0.15 hours)
Thank you for using Fusion Compiler.
