# ğŸ–¼ï¸ FPGA Image Processing Accelerator

[![License: MIT](https://img.shields.io/badge/License-MIT-yellow.svg)](https://opensource.org/licenses/MIT)
[![FPGA: Zynq-7020](https://img.shields.io/badge/FPGA-Zynq--7020-blue)](https://www.xilinx.com/products/boards-and-kits/1-elhabt.html)
[![Tool: Vitis HLS](https://img.shields.io/badge/Tool-Vitis%20HLS-orange)](https://www.xilinx.com/products/design-tools/vitis.html)

> Hardware accelerator for real-time image processing on Xilinx Zynq-7020 FPGA using bare-metal MicroBlaze control.

---

## ğŸ“‹ Table of Contents

- [Overview](#overview)
- [Features](#features)
- [SoC Architecture](#soc-architecture)
- [Supported Filters](#supported-filters)
- [Project Structure](#project-structure)
- [Getting Started](#getting-started)
- [Build Instructions](#build-instructions)
- [Performance](#performance)
- [Technical Details](#technical-details)
- [License](#license)

---

## Overview

This project implements a **hardware-accelerated image processing pipeline** on an FPGA. The design uses:

- **Vitis HLS** for high-level synthesis of image processing algorithms
- **MicroBlaze** soft processor for control (no Linux required)
- **AXI4-Stream** interface for efficient pixel streaming
- **AXI-Lite** for register-based control

**Key Highlights:**
- âš¡ Real-time processing at **325+ FPS** (640Ã—480)
- ğŸ”§ 7 selectable filter modes via software
- ğŸ“¦ Fully synthesizable and deployable bitstream included

---

## Features

| Filter | Mode | Description |
|:-------|:----:|:------------|
| Bypass | 0 | Pass-through (no processing) |
| Grayscale | 1 | RGB to grayscale conversion |
| **Sobel** | 2 | Edge detection (3Ã—3 convolution) |
| Threshold | 3 | Binary thresholding |
| Gaussian | 4 | 3Ã—3 Gaussian blur |
| Negative | 5 | Image inversion (255 - pixel) |
| Sharpen | 6 | Image sharpening |

---

## SoC Architecture

The complete System-on-Chip block design integrating MicroBlaze, Image Processing IP, and memory subsystem:

![SoC Block Design](docs/images/soc_block_design-1.png)

<details>
<summary><b>ğŸ“ Architecture Diagram (Text)</b></summary>

\`\`\`
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                     FPGA (Zynq-7020)                        â”‚
â”‚                                                             â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚  â”‚  MicroBlaze  â”‚    â”‚   Image Processing IP (HLS)     â”‚   â”‚
â”‚  â”‚  (Control)   â”‚    â”‚                                 â”‚   â”‚
â”‚  â”‚              â”‚    â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚   â”‚
â”‚  â”‚  - Filter    â”‚â”€â”€â”€â–¶â”‚  â”‚  Line   â”‚â”€â”€â–¶â”‚ Convolutionâ”‚  â”‚   â”‚
â”‚  â”‚    Select    â”‚    â”‚  â”‚ Buffers â”‚   â”‚   Engine   â”‚  â”‚   â”‚
â”‚  â”‚  - Start/    â”‚    â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚   â”‚
â”‚  â”‚    Stop      â”‚    â”‚       â”‚              â”‚         â”‚   â”‚
â”‚  â”‚  - Params    â”‚    â”‚       â–¼              â–¼         â”‚   â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚   â”‚
â”‚         â”‚            â”‚  â”‚   Filter Selection      â”‚   â”‚   â”‚
â”‚         â”‚            â”‚  â”‚   (Sobel/Gauss/etc)     â”‚   â”‚   â”‚
â”‚         â–¼            â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚   â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚              â”‚                 â”‚   â”‚
â”‚  â”‚   AXI-Lite   â”‚â—€â”€â”€â”€â”‚â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                 â”‚   â”‚
â”‚  â”‚  Interconnectâ”‚    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                   â”‚                      â”‚
â”‚         â”‚                           â”‚                      â”‚
â”‚         â–¼                           â–¼                      â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”              â”‚
â”‚  â”‚     BRAM     â”‚           â”‚  AXI-Stream  â”‚              â”‚
â”‚  â”‚ (Image Data) â”‚â—€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¶â”‚  Interface   â”‚              â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜              â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
\`\`\`

</details>

---

## Project Structure

\`\`\`
image_pros/
â”œâ”€â”€ ğŸ“ src/                          # HLS Source Code
â”‚   â”œâ”€â”€ image_processing.h           # Header with types and constants
â”‚   â”œâ”€â”€ image_processing.cpp         # Main HLS implementation
â”‚   â””â”€â”€ testbench.cpp                # C simulation testbench
â”‚
â”œâ”€â”€ ğŸ“ sw/                           # Standalone Software
â”‚   â””â”€â”€ main.c                       # MicroBlaze bare-metal app
â”‚
â”œâ”€â”€ ğŸ“ image_process_sw/             # Vitis Application Project
â”‚   â””â”€â”€ src/main.c                   # Application source
â”‚
â”œâ”€â”€ ğŸ“ image_process_platform/       # Vitis Platform
â”‚   â”œâ”€â”€ hw/                          # Hardware files (XSA, bitstream)
â”‚   â”‚   â”œâ”€â”€ image_process.xsa        # Hardware specification
â”‚   â”‚   â”œâ”€â”€ image_process.bit        # FPGA bitstream
â”‚   â”‚   â””â”€â”€ drivers/                 # HLS IP drivers
â”‚   â””â”€â”€ platform.tcl                 # Platform configuration
â”‚
â”œâ”€â”€ ğŸ“ image_proscess/               # Vivado Project
â”‚   â”œâ”€â”€ image_proscess.xpr           # Vivado project file
â”‚   â””â”€â”€ image_proscess.srcs/         # Block design sources
â”‚
â”œâ”€â”€ ğŸ“ solution1/                    # HLS Solution
â”‚   â”œâ”€â”€ syn/report/                  # Synthesis reports
â”‚   â””â”€â”€ impl/ip/                     # Exported IP
â”‚
â”œâ”€â”€ ğŸ“ docs/                         # Documentation
â”‚   â””â”€â”€ images/                      # Architecture diagrams
â”‚
â”œâ”€â”€ constraints.xdc                  # FPGA pin constraints
â”œâ”€â”€ run_hls.tcl                      # Vitis HLS build script
â”œâ”€â”€ vivado_block_design.tcl          # Vivado automation script
â””â”€â”€ output.bit                       # Final bitstream
\`\`\`

---

## Getting Started

### Prerequisites

- **Xilinx Vitis HLS** 2022.2 or later
- **Xilinx Vivado** 2022.2 or later
- **Xilinx Vitis IDE** for software development
- Target board: **Zynq-7020** (e.g., PYNQ-Z2, ZedBoard)

### Quick Start

\`\`\`bash
# Clone the repository
git clone https://github.com/YOUR_USERNAME/image_pros.git
cd image_pros

# Run HLS synthesis
vitis_hls -f run_hls.tcl

# Open Vivado and source the block design
vivado -source vivado_block_design.tcl
\`\`\`

---

## Build Instructions

### Step 1: HLS Synthesis

\`\`\`bash
vitis_hls -f run_hls.tcl
\`\`\`

This runs:
1. âœ… C Simulation
2. âœ… C Synthesis â†’ RTL
3. âœ… Co-simulation
4. âœ… IP Export

### Step 2: Vivado Block Design

\`\`\`tcl
# In Vivado Tcl Console
source vivado_block_design.tcl
\`\`\`

Then run: **Synthesis â†’ Implementation â†’ Generate Bitstream**

### Step 3: Software Application

1. Open **Vitis IDE**
2. Import platform from \`image_process_platform/\`
3. Create application from \`image_process_sw/\`
4. Build and deploy to hardware

---

## Performance

### Resource Utilization

| Resource | Usage | Available | Utilization |
|:---------|------:|----------:|:-----------:|
| LUT      | ~2,500 | 53,200   | 4.7% |
| FF       | ~1,800 | 106,400  | 1.7% |
| BRAM     | 4      | 140      | 2.9% |
| DSP      | 6      | 220      | 2.7% |

### Timing Performance

| Metric | Value |
|:-------|------:|
| Clock Frequency | 100 MHz |
| Throughput | 1 pixel/cycle |
| Latency | ~3 line delays |
| Max Frame Rate | **325 FPS** @ 640Ã—480 |

---

## Technical Details

### AXI4-Stream Interface

| Signal | Direction | Width | Description |
|:-------|:---------:|:-----:|:------------|
| TDATA  | In/Out | 8-bit | Pixel data |
| TVALID | In/Out | 1-bit | Data valid |
| TREADY | In/Out | 1-bit | Ready to receive |
| TLAST  | In/Out | 1-bit | End of line |
| TUSER  | In     | 1-bit | Start of frame |

### Sobel Edge Detection

**Horizontal Kernel (Gx):**
\`\`\`
â”‚-1  0  1â”‚
â”‚-2  0  2â”‚
â”‚-1  0  1â”‚
\`\`\`

**Vertical Kernel (Gy):**
\`\`\`
â”‚-1 -2 -1â”‚
â”‚ 0  0  0â”‚
â”‚ 1  2  1â”‚
\`\`\`

**Output:** \`Gradient = |Gx| + |Gy|\` (saturated to 0-255)

### Line Buffer Implementation

For 3Ã—3 convolution on a 640-pixel wide image:
- 2 line buffers Ã— 640 pixels = **1,280 bytes**
- Enables accessing 3Ã—3 pixel neighborhood in a single cycle

---

## ğŸ“ Educational Notes

<details>
<summary><b>Why FPGA over CPU?</b></summary>

FPGAs enable **parallel processing** - all pixels in the pipeline are processed simultaneously, achieving >100Ã— speedup over sequential CPU processing.
</details>

<details>
<summary><b>Why AXI4-Stream?</b></summary>

- No address overhead for streaming data
- Built-in handshaking (TVALID/TREADY) prevents data loss
- TLAST marks row boundaries for synchronization
- Industry standard for video IP cores
</details>

<details>
<summary><b>What is Initiation Interval (II)?</b></summary>

With **II=1**, we accept a new pixel every clock cycle, achieving maximum throughput of 100M pixels/second at 100 MHz.
</details>

---

## License

This project is licensed under the MIT License - see the [LICENSE](LICENSE) file for details.

---

## ğŸ™ Acknowledgments

- Xilinx for Vitis HLS and Vivado tools
- Course instructors for guidance on FPGA design

---

<p align="center">
  <i>Built with â¤ï¸ for FPGA learning</i>
</p>
