{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Angr Riscv\n",
    "\n",
    "Interop between cbmc and angr?\n",
    "frama-C?\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import angr\n",
    "import claripy\n",
    "\n",
    "# Load the binary\n",
    "project = angr.Project('your_binary', auto_load_libs=False)\n",
    "\n",
    "# Create an initial state with symbolic registers and memory\n",
    "state = project.factory.blank_state()\n",
    "\n",
    "# Symbolize registers if needed\n",
    "eax = state.solver.BVS('eax', 32)\n",
    "ebx = state.solver.BVS('ebx', 32)\n",
    "state.regs.eax = eax\n",
    "state.regs.ebx = ebx\n",
    "\n",
    "# Symbolically execute the block of instructions\n",
    "block = project.factory.block(state.addr)\n",
    "irsb = block.vex\n",
    "state = project.factory.entry_state(addr=state.addr)\n",
    "simgr = project.factory.simgr(state)\n",
    "simgr.step()\n",
    "\n",
    "# Extract the final state and its constraints\n",
    "final_state = simgr.active[0]\n",
    "constraints = final_state.solver.constraints\n",
    "\n",
    "# Print out the constraints (Z3 format)\n",
    "for constraint in constraints:\n",
    "    print(constraint)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": []
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# emulator\n",
    "\n",
    "https://fmash16.github.io/content/posts/riscv-emulator-in-c.html\n",
    "https://book.rvemu.app/index.html\n",
    "\n",
    "https://github.com/cvut/qtrvsim\n",
    "https://comparch.edu.cvut.cz/\n",
    "https://www.iaik.tugraz.at/course/computer-organization-and-networks-inb06000uf-wintersemester-2023-24/\n",
    "https://www.eit.lth.se/sprapport.php?uid=1361 customization of ibex\n",
    "https://extgit.iaik.tugraz.at/con/examples-2021/-/blob/main/con06/riscv32-ibex-newlib-nano.cmake\n",
    "\n",
    "eventually add bus for mmio\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "ename": "TypeError",
     "evalue": "ProgramLoader.__init__() missing 2 required positional arguments: 'source' and 'options'",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mTypeError\u001b[0m                                 Traceback (most recent call last)",
      "Cell \u001b[0;32mIn[7], line 52\u001b[0m\n\u001b[1;32m     50\u001b[0m \u001b[38;5;28;01mimport\u001b[39;00m \u001b[38;5;21;01mio\u001b[39;00m\n\u001b[1;32m     51\u001b[0m f \u001b[38;5;241m=\u001b[39m io\u001b[38;5;241m.\u001b[39mStringIO(hello_world)\n\u001b[0;32m---> 52\u001b[0m \u001b[43mAssemblyFileLoader\u001b[49m\u001b[43m(\u001b[49m\u001b[43mf\u001b[49m\u001b[43m)\u001b[49m\u001b[38;5;241m.\u001b[39mload()\n",
      "\u001b[0;31mTypeError\u001b[0m: ProgramLoader.__init__() missing 2 required positional arguments: 'source' and 'options'"
     ]
    }
   ],
   "source": [
    "fibs = \"\"\"\n",
    "        .data\n",
    "fibs:   .space 56\n",
    "\n",
    "        .text\n",
    "main:\n",
    "        addi    s1, zero, 0     ; storage index\n",
    "        addi    s2, zero, 56    ; last storage index\n",
    "        addi    t0, zero, 1     ; t0 = F_{i}\n",
    "        addi    t1, zero, 1     ; t1 = F_{i+1}\n",
    "        ebreak                  ; launch debugger\n",
    "loop:\n",
    "        sw      t0, fibs(s1)    ; save\n",
    "        add     t2, t1, t0      ; t2 = F_{i+2}\n",
    "        addi    t0, t1, 0       ; t0 = t1\n",
    "        addi    t1, t2, 0       ; t1 = t2\n",
    "        addi    s1, s1, 4       ; increment storage pointer\n",
    "        blt     s1, s2, loop    ; loop as long as we did not reach array length\n",
    "        ebreak                  ; launch debugger\n",
    "        ; exit gracefully\n",
    "        addi    a0, zero, 0\n",
    "        addi    a7, zero, 93\n",
    "        scall                   ; exit with code 0\n",
    "\"\"\"\n",
    "\n",
    "hello_world = \"\"\"\n",
    "; hello-world.asm\n",
    "; print \"hello world\" to stdout and exit\n",
    "        .data\n",
    "msg:    .ascii \"Hello world\\n\"\n",
    "        .text\n",
    "        addi    a0, zero, 1             ; print to stdout\n",
    "        addi    a1, zero, msg           ; load msg address\n",
    "        addi    a2, zero, 12            ; write 12 bytes\n",
    "        addi    a7, zero, SCALL_WRITE   ; write syscall code\n",
    "        scall\n",
    "        addi    a0, zero, 0             ; set exit code to 0\n",
    "        addi    a7, zero, SCALL_EXIT    ; exit syscall code\n",
    "        scall\n",
    "\"\"\"\n",
    "\n",
    "__\n",
    "#from .core import CPU, ProgramLoader, Program, UserModeCPU\n",
    "#from .instructions import InstructionSet, InstructionSetDict\n",
    "#from .config import RunConfig\n",
    "#from .helpers import FMT_GRAY, FMT_NONE\n",
    "from riscemu.parser import AssemblyFileLoader\n",
    "#from .instructions.float_base import FloatArithBase\n",
    "#UserModeCpu\n",
    "import io\n",
    "f = io.StringIO(hello_world)\n",
    "AssemblyFileLoader(f).load()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "https://github.com/AntonLydike/riscemu\n",
    "\n",
    "run unicorn?\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Calude emu\n",
    "Nikhil haskell https://claude.ai/chat/798b4a64-db90-4ca7-a2c2-fdbe866233a4\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Final state: PC = 12, Registers = {0: 0, 1: 5, 2: 3, 3: 8, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 0, 11: 0, 12: 0, 13: 0, 14: 0, 15: 0, 16: 0, 17: 0, 18: 0, 19: 0, 20: 0, 21: 0, 22: 0, 23: 0, 24: 0, 25: 0, 26: 0, 27: 0, 28: 0, 29: 0, 30: 0, 31: 0}\n"
     ]
    }
   ],
   "source": [
    "from typing import Dict, Tuple, List, Callable\n",
    "from dataclasses import dataclass\n",
    "\n",
    "@dataclass\n",
    "class State:\n",
    "    pc: int\n",
    "    regs: Dict[int, int]\n",
    "    mem: Dict[int, int]\n",
    "\n",
    "def execute(state: State, instr: int) -> State:\n",
    "    opcode = instr & 0x7F\n",
    "    rd = (instr >> 7) & 0x1F\n",
    "    rs1 = (instr >> 15) & 0x1F\n",
    "    rs2 = (instr >> 20) & 0x1F\n",
    "    funct3 = (instr >> 12) & 0x7\n",
    "    funct7 = (instr >> 25) & 0x7F\n",
    "    imm_i = (instr >> 20) & 0xFFF\n",
    "    imm_s = ((instr >> 25) & 0x7F) << 5 | ((instr >> 7) & 0x1F)\n",
    "    imm_b = ((instr >> 31) & 0x1) << 12 | ((instr >> 7) & 0x1) << 11 | ((instr >> 25) & 0x3F) << 5 | ((instr >> 8) & 0xF) << 1\n",
    "    imm_u = instr & 0xFFFFF000\n",
    "    imm_j = ((instr >> 31) & 0x1) << 20 | ((instr >> 12) & 0xFF) << 12 | ((instr >> 20) & 0x1) << 11 | ((instr >> 21) & 0x3FF) << 1\n",
    "\n",
    "    def sign_extend(x: int, bits: int) -> int:\n",
    "        if x & (1 << (bits - 1)):\n",
    "            return x | (-1 << bits)\n",
    "        return x\n",
    "\n",
    "    def update_reg(reg: int, val: int) -> Dict[int, int]:\n",
    "        return {**state.regs, reg: val & 0xFFFFFFFF}\n",
    "\n",
    "    def update_mem(addr: int, val: int) -> Dict[int, int]:\n",
    "        return {**state.mem, addr: val & 0xFF}\n",
    "\n",
    "    def load(addr: int) -> int:\n",
    "        return state.mem.get(addr, 0)\n",
    "\n",
    "    if opcode == 0x33:  # R-type\n",
    "        if funct3 == 0x0 and funct7 == 0x00:  # ADD\n",
    "            return State(state.pc + 4, update_reg(rd, state.regs[rs1] + state.regs[rs2]), state.mem)\n",
    "        elif funct3 == 0x0 and funct7 == 0x20:  # SUB\n",
    "            return State(state.pc + 4, update_reg(rd, state.regs[rs1] - state.regs[rs2]), state.mem)\n",
    "        # Add more R-type instructions as needed\n",
    "\n",
    "    elif opcode == 0x13:  # I-type\n",
    "        if funct3 == 0x0:  # ADDI\n",
    "            return State(state.pc + 4, update_reg(rd, state.regs[rs1] + sign_extend(imm_i, 12)), state.mem)\n",
    "        # Add more I-type instructions as needed\n",
    "\n",
    "    elif opcode == 0x23:  # S-type\n",
    "        if funct3 == 0x0:  # SB\n",
    "            addr = state.regs[rs1] + sign_extend(imm_s, 12)\n",
    "            return State(state.pc + 4, state.regs, update_mem(addr, state.regs[rs2]))\n",
    "        # Add more S-type instructions as needed\n",
    "\n",
    "    elif opcode == 0x63:  # B-type\n",
    "        if funct3 == 0x0:  # BEQ\n",
    "            if state.regs[rs1] == state.regs[rs2]:\n",
    "                return State(state.pc + sign_extend(imm_b, 13), state.regs, state.mem)\n",
    "            else:\n",
    "                return State(state.pc + 4, state.regs, state.mem)\n",
    "        # Add more B-type instructions as needed\n",
    "\n",
    "    elif opcode == 0x37:  # U-type (LUI)\n",
    "        return State(state.pc + 4, update_reg(rd, imm_u), state.mem)\n",
    "\n",
    "    elif opcode == 0x6F:  # J-type (JAL)\n",
    "        return State(state.pc + sign_extend(imm_j, 21), update_reg(rd, state.pc + 4), state.mem)\n",
    "\n",
    "    # Default case: return unchanged state\n",
    "    return state\n",
    "\n",
    "def run(program: List[int], initial_state: State) -> State:\n",
    "    def step(state: State) -> State:\n",
    "        if state.pc >= len(program) * 4:\n",
    "            return state\n",
    "        instr = program[state.pc // 4]\n",
    "        return execute(state, instr)\n",
    "\n",
    "    def run_helper(state: State) -> State:\n",
    "        new_state = step(state)\n",
    "        if new_state == state:\n",
    "            return state\n",
    "        return run_helper(new_state)\n",
    "\n",
    "    return run_helper(initial_state)\n",
    "\n",
    "# Example usage\n",
    "initial_state = State(0, {i: 0 for i in range(32)}, {})\n",
    "program = [\n",
    "    0x00500093,  # addi x1, x0, 5\n",
    "    0x00300113,  # addi x2, x0, 3\n",
    "    0x002081B3,  # add x3, x1, x2\n",
    "]\n",
    "\n",
    "final_state = run(program, initial_state)\n",
    "print(f\"Final state: PC = {final_state.pc}, Registers = {final_state.regs}\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Final state: PC = 12, Registers = {0: 0, 1: 5, 2: 3, 3: 8, 4: 0, 5: 0, 6: 0, 7: 0, 8: 0, 9: 0, 10: 0, 11: 0, 12: 0, 13: 0, 14: 0, 15: 0, 16: 0, 17: 0, 18: 0, 19: 0, 20: 0, 21: 0, 22: 0, 23: 0, 24: 0, 25: 0, 26: 0, 27: 0, 28: 0, 29: 0, 30: 0, 31: 0}\n"
     ]
    }
   ],
   "source": [
    "from typing import Dict, List\n",
    "from dataclasses import dataclass\n",
    "from enum import Enum, auto\n",
    "\n",
    "class Opcode(Enum):\n",
    "    R_TYPE = 0x33\n",
    "    I_TYPE = 0x13\n",
    "    S_TYPE = 0x23\n",
    "    B_TYPE = 0x63\n",
    "    U_TYPE_LUI = 0x37\n",
    "    J_TYPE_JAL = 0x6F\n",
    "\n",
    "class Funct3(Enum):\n",
    "    ADD_SUB = 0x0\n",
    "    SLL = 0x1\n",
    "    SLT = 0x2\n",
    "    SLTU = 0x3\n",
    "    XOR = 0x4\n",
    "    SRL_SRA = 0x5\n",
    "    OR = 0x6\n",
    "    AND = 0x7\n",
    "\n",
    "class Funct7(Enum):\n",
    "    ADD = 0x00\n",
    "    SUB = 0x20\n",
    "\n",
    "@dataclass\n",
    "class State:\n",
    "    pc: int\n",
    "    regs: Dict[int, int]\n",
    "    mem: Dict[int, int]\n",
    "\n",
    "@dataclass\n",
    "class Instruction:\n",
    "    raw: int\n",
    "    opcode: Opcode\n",
    "    rd: int\n",
    "    rs1: int\n",
    "    rs2: int\n",
    "    funct3: Funct3\n",
    "    funct7: int\n",
    "    imm_i: int\n",
    "    imm_s: int\n",
    "    imm_b: int\n",
    "    imm_u: int\n",
    "    imm_j: int\n",
    "\n",
    "def decode(instr: int) -> Instruction:\n",
    "    opcode = Opcode(instr & 0x7F)\n",
    "    rd = (instr >> 7) & 0x1F\n",
    "    rs1 = (instr >> 15) & 0x1F\n",
    "    rs2 = (instr >> 20) & 0x1F\n",
    "    funct3 = Funct3((instr >> 12) & 0x7)\n",
    "    funct7 = (instr >> 25) & 0x7F\n",
    "    imm_i = (instr >> 20) & 0xFFF\n",
    "    imm_s = ((instr >> 25) & 0x7F) << 5 | ((instr >> 7) & 0x1F)\n",
    "    imm_b = ((instr >> 31) & 0x1) << 12 | ((instr >> 7) & 0x1) << 11 | ((instr >> 25) & 0x3F) << 5 | ((instr >> 8) & 0xF) << 1\n",
    "    imm_u = instr & 0xFFFFF000\n",
    "    imm_j = ((instr >> 31) & 0x1) << 20 | ((instr >> 12) & 0xFF) << 12 | ((instr >> 20) & 0x1) << 11 | ((instr >> 21) & 0x3FF) << 1\n",
    "\n",
    "    return Instruction(instr, opcode, rd, rs1, rs2, funct3, funct7, imm_i, imm_s, imm_b, imm_u, imm_j)\n",
    "\n",
    "def sign_extend(x: int, bits: int) -> int:\n",
    "    if x & (1 << (bits - 1)):\n",
    "        return x | (-1 << bits)\n",
    "    return x\n",
    "\n",
    "def update_reg(regs: Dict[int, int], reg: int, val: int) -> Dict[int, int]:\n",
    "    return {**regs, reg: val & 0xFFFFFFFF}\n",
    "\n",
    "def update_mem(mem: Dict[int, int], addr: int, val: int) -> Dict[int, int]:\n",
    "    return {**mem, addr: val & 0xFF}\n",
    "\n",
    "def execute(state: State, instr: Instruction) -> State:\n",
    "    if instr.opcode == Opcode.R_TYPE:\n",
    "        if instr.funct3 == Funct3.ADD_SUB:\n",
    "            if instr.funct7 == Funct7.ADD.value:\n",
    "                new_val = state.regs[instr.rs1] + state.regs[instr.rs2]\n",
    "            elif instr.funct7 == Funct7.SUB.value:\n",
    "                new_val = state.regs[instr.rs1] - state.regs[instr.rs2]\n",
    "            else:\n",
    "                return state  # Unsupported funct7\n",
    "            return State(state.pc + 4, update_reg(state.regs, instr.rd, new_val), state.mem)\n",
    "\n",
    "    elif instr.opcode == Opcode.I_TYPE:\n",
    "        if instr.funct3 == Funct3.ADD_SUB:  # ADDI\n",
    "            new_val = state.regs[instr.rs1] + sign_extend(instr.imm_i, 12)\n",
    "            return State(state.pc + 4, update_reg(state.regs, instr.rd, new_val), state.mem)\n",
    "\n",
    "    elif instr.opcode == Opcode.S_TYPE:\n",
    "        if instr.funct3 == Funct3.ADD_SUB:  # SB\n",
    "            addr = state.regs[instr.rs1] + sign_extend(instr.imm_s, 12)\n",
    "            return State(state.pc + 4, state.regs, update_mem(state.mem, addr, state.regs[instr.rs2]))\n",
    "\n",
    "    elif instr.opcode == Opcode.B_TYPE:\n",
    "        if instr.funct3 == Funct3.ADD_SUB:  # BEQ\n",
    "            if state.regs[instr.rs1] == state.regs[instr.rs2]:\n",
    "                return State(state.pc + sign_extend(instr.imm_b, 13), state.regs, state.mem)\n",
    "            else:\n",
    "                return State(state.pc + 4, state.regs, state.mem)\n",
    "\n",
    "    elif instr.opcode == Opcode.U_TYPE_LUI:\n",
    "        return State(state.pc + 4, update_reg(state.regs, instr.rd, instr.imm_u), state.mem)\n",
    "\n",
    "    elif instr.opcode == Opcode.J_TYPE_JAL:\n",
    "        return State(state.pc + sign_extend(instr.imm_j, 21), update_reg(state.regs, instr.rd, state.pc + 4), state.mem)\n",
    "\n",
    "    # Default case: return unchanged state\n",
    "    return state\n",
    "\n",
    "def run(program: List[int], initial_state: State) -> State:\n",
    "    def step(state: State) -> State:\n",
    "        if state.pc >= len(program) * 4:\n",
    "            return state\n",
    "        instr = decode(program[state.pc // 4])\n",
    "        return execute(state, instr)\n",
    "\n",
    "    def run_helper(state: State) -> State:\n",
    "        new_state = step(state)\n",
    "        if new_state == state:\n",
    "            return state\n",
    "        return run_helper(new_state)\n",
    "\n",
    "    return run_helper(initial_state)\n",
    "\n",
    "# Example usage\n",
    "initial_state = State(0, {i: 0 for i in range(32)}, {})\n",
    "program = [\n",
    "    0x00500093,  # addi x1, x0, 5\n",
    "    0x00300113,  # addi x2, x0, 3\n",
    "    0x002081B3,  # add x3, x1, x2\n",
    "]\n",
    "\n",
    "final_state = run(program, initial_state)\n",
    "print(f\"Final state: PC = {final_state.pc}, Registers = {final_state.regs}\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "ename": "AttributeError",
     "evalue": "'DatatypeRef' object has no attribute 'pc'",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mAttributeError\u001b[0m                            Traceback (most recent call last)",
      "Cell \u001b[0;32mIn[3], line 133\u001b[0m\n\u001b[1;32m    126\u001b[0m \u001b[38;5;66;03m# Example usage\u001b[39;00m\n\u001b[1;32m    127\u001b[0m program \u001b[38;5;241m=\u001b[39m [\n\u001b[1;32m    128\u001b[0m     \u001b[38;5;241m0x00500093\u001b[39m,  \u001b[38;5;66;03m# addi x1, x0, 5\u001b[39;00m\n\u001b[1;32m    129\u001b[0m     \u001b[38;5;241m0x00300113\u001b[39m,  \u001b[38;5;66;03m# addi x2, x0, 3\u001b[39;00m\n\u001b[1;32m    130\u001b[0m     \u001b[38;5;241m0x002081B3\u001b[39m,  \u001b[38;5;66;03m# add x3, x1, x2\u001b[39;00m\n\u001b[1;32m    131\u001b[0m ]\n\u001b[0;32m--> 133\u001b[0m final_state \u001b[38;5;241m=\u001b[39m \u001b[43mrun_symbolic\u001b[49m\u001b[43m(\u001b[49m\u001b[43mprogram\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;241;43m3\u001b[39;49m\u001b[43m)\u001b[49m\n\u001b[1;32m    135\u001b[0m s \u001b[38;5;241m=\u001b[39m Solver()\n\u001b[1;32m    136\u001b[0m s\u001b[38;5;241m.\u001b[39madd(final_state\u001b[38;5;241m.\u001b[39mpc \u001b[38;5;241m==\u001b[39m \u001b[38;5;241m12\u001b[39m)  \u001b[38;5;66;03m# PC should be 12 (3 instructions * 4 bytes)\u001b[39;00m\n",
      "Cell \u001b[0;32mIn[3], line 122\u001b[0m, in \u001b[0;36mrun_symbolic\u001b[0;34m(program, num_steps)\u001b[0m\n\u001b[1;32m    119\u001b[0m     \u001b[38;5;28;01melse\u001b[39;00m:\n\u001b[1;32m    120\u001b[0m         instr \u001b[38;5;241m=\u001b[39m BitVec(\u001b[38;5;124mf\u001b[39m\u001b[38;5;124m'\u001b[39m\u001b[38;5;124minstr_\u001b[39m\u001b[38;5;132;01m{\u001b[39;00mi\u001b[38;5;132;01m}\u001b[39;00m\u001b[38;5;124m'\u001b[39m, \u001b[38;5;241m32\u001b[39m)\n\u001b[0;32m--> 122\u001b[0m     current_state \u001b[38;5;241m=\u001b[39m \u001b[43mexecute\u001b[49m\u001b[43m(\u001b[49m\u001b[43mcurrent_state\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43minstr\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m    124\u001b[0m \u001b[38;5;28;01mreturn\u001b[39;00m current_state\n",
      "Cell \u001b[0;32mIn[3], line 81\u001b[0m, in \u001b[0;36mexecute\u001b[0;34m(state, instr)\u001b[0m\n\u001b[1;32m     77\u001b[0m jal_cond \u001b[38;5;241m=\u001b[39m opcode \u001b[38;5;241m==\u001b[39m Opcode\u001b[38;5;241m.\u001b[39mJ_TYPE_JAL\u001b[38;5;241m.\u001b[39mvalue\n\u001b[1;32m     79\u001b[0m \u001b[38;5;66;03m# Update PC\u001b[39;00m\n\u001b[1;32m     80\u001b[0m new_pc \u001b[38;5;241m=\u001b[39m If(Or(add_cond, sub_cond, addi_cond, sb_cond, lui_cond),\n\u001b[0;32m---> 81\u001b[0m             \u001b[43mstate\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mpc\u001b[49m \u001b[38;5;241m+\u001b[39m \u001b[38;5;241m4\u001b[39m,\n\u001b[1;32m     82\u001b[0m             If(beq_cond,\n\u001b[1;32m     83\u001b[0m                If(state\u001b[38;5;241m.\u001b[39mregs[rs1] \u001b[38;5;241m==\u001b[39m state\u001b[38;5;241m.\u001b[39mregs[rs2],\n\u001b[1;32m     84\u001b[0m                   state\u001b[38;5;241m.\u001b[39mpc \u001b[38;5;241m+\u001b[39m imm_b,\n\u001b[1;32m     85\u001b[0m                   state\u001b[38;5;241m.\u001b[39mpc \u001b[38;5;241m+\u001b[39m \u001b[38;5;241m4\u001b[39m),\n\u001b[1;32m     86\u001b[0m                If(jal_cond,\n\u001b[1;32m     87\u001b[0m                   state\u001b[38;5;241m.\u001b[39mpc \u001b[38;5;241m+\u001b[39m imm_j,\n\u001b[1;32m     88\u001b[0m                   state\u001b[38;5;241m.\u001b[39mpc)))\n\u001b[1;32m     90\u001b[0m \u001b[38;5;66;03m# Update registers\u001b[39;00m\n\u001b[1;32m     91\u001b[0m new_regs \u001b[38;5;241m=\u001b[39m Store(state\u001b[38;5;241m.\u001b[39mregs, rd,\n\u001b[1;32m     92\u001b[0m                  If(add_cond, state\u001b[38;5;241m.\u001b[39mregs[rs1] \u001b[38;5;241m+\u001b[39m state\u001b[38;5;241m.\u001b[39mregs[rs2],\n\u001b[1;32m     93\u001b[0m                  If(sub_cond, state\u001b[38;5;241m.\u001b[39mregs[rs1] \u001b[38;5;241m-\u001b[39m state\u001b[38;5;241m.\u001b[39mregs[rs2],\n\u001b[0;32m   (...)\u001b[0m\n\u001b[1;32m     96\u001b[0m                  If(jal_cond, state\u001b[38;5;241m.\u001b[39mpc \u001b[38;5;241m+\u001b[39m \u001b[38;5;241m4\u001b[39m,\n\u001b[1;32m     97\u001b[0m                     state\u001b[38;5;241m.\u001b[39mregs[rd]))))))\n",
      "\u001b[0;31mAttributeError\u001b[0m: 'DatatypeRef' object has no attribute 'pc'"
     ]
    }
   ],
   "source": [
    "from z3 import *\n",
    "from enum import Enum, auto\n",
    "from typing import List\n",
    "\n",
    "class Opcode(Enum):\n",
    "    R_TYPE = 0x33\n",
    "    I_TYPE = 0x13\n",
    "    S_TYPE = 0x23\n",
    "    B_TYPE = 0x63\n",
    "    U_TYPE_LUI = 0x37\n",
    "    J_TYPE_JAL = 0x6F\n",
    "\n",
    "class Funct3(Enum):\n",
    "    ADD_SUB = 0x0\n",
    "    SLL = 0x1\n",
    "    SLT = 0x2\n",
    "    SLTU = 0x3\n",
    "    XOR = 0x4\n",
    "    SRL_SRA = 0x5\n",
    "    OR = 0x6\n",
    "    AND = 0x7\n",
    "\n",
    "class Funct7(Enum):\n",
    "    ADD = 0x00\n",
    "    SUB = 0x20\n",
    "\n",
    "# Create Z3 sorts\n",
    "BitVec32 = BitVecSort(32)\n",
    "Memory = ArraySort(BitVec32, BitVecSort(8))\n",
    "\n",
    "# Create Z3 datatype for State\n",
    "State = Datatype('State')\n",
    "State.declare('state', ('pc', BitVec32), ('regs', ArraySort(BitVec32, BitVec32)), ('mem', Memory))\n",
    "State = State.create()\n",
    "\n",
    "def decode(instr: BitVecRef) -> Tuple[int, int, int, int, int, int, BitVecRef, BitVecRef, BitVecRef, BitVecRef, BitVecRef]:\n",
    "    opcode = Extract(6, 0, instr)\n",
    "    rd = Extract(11, 7, instr)\n",
    "    rs1 = Extract(19, 15, instr)\n",
    "    rs2 = Extract(24, 20, instr)\n",
    "    funct3 = Extract(14, 12, instr)\n",
    "    funct7 = Extract(31, 25, instr)\n",
    "    imm_i = SignExt(20, Extract(31, 20, instr))\n",
    "    imm_s = SignExt(20, Concat(Extract(31, 25, instr), Extract(11, 7, instr)))\n",
    "    imm_b = SignExt(19, Concat(Extract(31, 31, instr), Extract(7, 7, instr), Extract(30, 25, instr), Extract(11, 8, instr), BitVecVal(0, 1)))\n",
    "    imm_u = Concat(Extract(31, 12, instr), BitVecVal(0, 12))\n",
    "    imm_j = SignExt(11, Concat(Extract(31, 31, instr), Extract(19, 12, instr), Extract(20, 20, instr), Extract(30, 21, instr), BitVecVal(0, 1)))\n",
    "    \n",
    "    return opcode, rd, rs1, rs2, funct3, funct7, imm_i, imm_s, imm_b, imm_u, imm_j\n",
    "\n",
    "def execute(state: State.constructor, instr: BitVecRef) -> State.constructor:\n",
    "    opcode, rd, rs1, rs2, funct3, funct7, imm_i, imm_s, imm_b, imm_u, imm_j = decode(instr)\n",
    "    \n",
    "    new_state = state\n",
    "    \n",
    "    # R-TYPE\n",
    "    r_type_cond = opcode == Opcode.R_TYPE.value\n",
    "    add_cond = And(r_type_cond, funct3 == Funct3.ADD_SUB.value, funct7 == Funct7.ADD.value)\n",
    "    sub_cond = And(r_type_cond, funct3 == Funct3.ADD_SUB.value, funct7 == Funct7.SUB.value)\n",
    "    \n",
    "    # I-TYPE\n",
    "    i_type_cond = opcode == Opcode.I_TYPE.value\n",
    "    addi_cond = And(i_type_cond, funct3 == Funct3.ADD_SUB.value)\n",
    "    \n",
    "    # S-TYPE\n",
    "    s_type_cond = opcode == Opcode.S_TYPE.value\n",
    "    sb_cond = And(s_type_cond, funct3 == Funct3.ADD_SUB.value)\n",
    "    \n",
    "    # B-TYPE\n",
    "    b_type_cond = opcode == Opcode.B_TYPE.value\n",
    "    beq_cond = And(b_type_cond, funct3 == Funct3.ADD_SUB.value)\n",
    "    \n",
    "    # U-TYPE\n",
    "    lui_cond = opcode == Opcode.U_TYPE_LUI.value\n",
    "    \n",
    "    # J-TYPE\n",
    "    jal_cond = opcode == Opcode.J_TYPE_JAL.value\n",
    "    \n",
    "    # Update PC\n",
    "    new_pc = If(Or(add_cond, sub_cond, addi_cond, sb_cond, lui_cond),\n",
    "                state.pc + 4,\n",
    "                If(beq_cond,\n",
    "                   If(state.regs[rs1] == state.regs[rs2],\n",
    "                      state.pc + imm_b,\n",
    "                      state.pc + 4),\n",
    "                   If(jal_cond,\n",
    "                      state.pc + imm_j,\n",
    "                      state.pc)))\n",
    "    \n",
    "    # Update registers\n",
    "    new_regs = Store(state.regs, rd,\n",
    "                     If(add_cond, state.regs[rs1] + state.regs[rs2],\n",
    "                     If(sub_cond, state.regs[rs1] - state.regs[rs2],\n",
    "                     If(addi_cond, state.regs[rs1] + imm_i,\n",
    "                     If(lui_cond, imm_u,\n",
    "                     If(jal_cond, state.pc + 4,\n",
    "                        state.regs[rd]))))))\n",
    "    \n",
    "    # Update memory\n",
    "    new_mem = If(sb_cond,\n",
    "                 Store(state.mem, state.regs[rs1] + imm_s, Extract(7, 0, state.regs[rs2])),\n",
    "                 state.mem)\n",
    "    \n",
    "    return State.state(new_pc, new_regs, new_mem)\n",
    "\n",
    "def run_symbolic(program: List[int], num_steps: int) -> State.constructor:\n",
    "    s = Solver()\n",
    "    \n",
    "    # Initialize state\n",
    "    initial_state = State.state(BitVec('initial_pc', 32),\n",
    "                                Array('initial_regs', BitVecSort(32), BitVecSort(32)),\n",
    "                                Array('initial_mem', BitVecSort(32), BitVecSort(8)))\n",
    "    \n",
    "    current_state = initial_state\n",
    "    \n",
    "    for i in range(num_steps):\n",
    "        if i < len(program):\n",
    "            instr = BitVecVal(program[i], 32)\n",
    "        else:\n",
    "            instr = BitVec(f'instr_{i}', 32)\n",
    "        \n",
    "        current_state = execute(current_state, instr)\n",
    "    \n",
    "    return current_state\n",
    "\n",
    "# Example usage\n",
    "program = [\n",
    "    0x00500093,  # addi x1, x0, 5\n",
    "    0x00300113,  # addi x2, x0, 3\n",
    "    0x002081B3,  # add x3, x1, x2\n",
    "]\n",
    "\n",
    "final_state = run_symbolic(program, 3)\n",
    "\n",
    "s = Solver()\n",
    "s.add(final_state.pc == 12)  # PC should be 12 (3 instructions * 4 bytes)\n",
    "s.add(final_state.regs[1] == 5)  # x1 should be 5\n",
    "s.add(final_state.regs[2] == 3)  # x2 should be 3\n",
    "s.add(final_state.regs[3] == 8)  # x3 should be 8 (5 + 3)\n",
    "\n",
    "print(s.check())\n",
    "if s.check() == sat:\n",
    "    m = s.model()\n",
    "    print(f\"Final PC: {m.evaluate(final_state.pc)}\")\n",
    "    print(f\"x1: {m.evaluate(final_state.regs[1])}\")\n",
    "    print(f\"x2: {m.evaluate(final_state.regs[2])}\")\n",
    "    print(f\"x3: {m.evaluate(final_state.regs[3])}\")\n",
    "else:\n",
    "    print(\"No solution found\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Knuckle riscv"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "ename": "SyntaxError",
     "evalue": "'(' was never closed (488137330.py, line 21)",
     "output_type": "error",
     "traceback": [
      "\u001b[0;36m  Cell \u001b[0;32mIn[6], line 21\u001b[0;36m\u001b[0m\n\u001b[0;31m    exec_insn = kd.define(\"exec_insn\", [insn,st],\u001b[0m\n\u001b[0m                         ^\u001b[0m\n\u001b[0;31mSyntaxError\u001b[0m\u001b[0;31m:\u001b[0m '(' was never closed\n"
     ]
    }
   ],
   "source": [
    "import knuckledragger as kd\n",
    "from z3 import *\n",
    "\n",
    "RVInsn = Datatype(\"RVInsn\")\n",
    "RVInsn.declare(\"ADD\", (\"rd\", BitVecSort(5)), (\"rs1\", BitVecSort(5)), (\"rs2\", BitVecSort(5)))\n",
    "RVInsn = RVInsn.create()\n",
    "\n",
    "RVState = Datatype(\"RVState\")\n",
    "RVState.declare(\"mk\", (\"reg\", ArraySort(BitVecSort(5), BitVecSort(32))), (\"pc\", BitVecSort(32)), (\"mem\", ArraySort(BitVecSort(32), BitVecSort(8))))\n",
    "RVState = RVState.create()\n",
    "\n",
    "insn = Const(\"insn\", RVInsn)\n",
    "st = Const(\"st\", RVState)\n",
    "addr = Const(\"addr\", BitVecSort(32))\n",
    "\n",
    "load32 = kd.define(\"load32\", [st, addr], \n",
    "  Concat(Select(st.mem, addr + i) for i in range(4))\n",
    ")\n",
    "reg = Const(\"reg\", )\n",
    "\n",
    "regwrite = kd.define(\"regwrite\", [st, reg, addr],\n",
    "                       If(reg == 0, st, # r0 is not a real register.\n",
    "                       \n",
    "                       )\n",
    "  Store(st.reg, insn.rd, load32(st, st.reg[insn.rs1]) + load32(st, st.reg[insn.rs2]))\n",
    ")\n",
    "\n",
    "exec_insn = kd.define(\"exec_insn\", [insn,st],\n",
    "  If(insn.is_ADD, \n",
    "                RVState.mk(\n",
    "                Store(st.reg, insn.rd, st.reg[insn.rs1] + st.reg[insn.rs2]),\n",
    "                st.pc + 1,\n",
    "                st.mem\n",
    "                ),\n",
    ")\n",
    "\n",
    "state0 = RVState.mk(K(0, BitVecSort(32)), K(0, BitVecSort(32)), K(0, BitVecSort(8)))\n",
    "\n",
    "#st := If(insn.is_ADD, )\n",
    "\n",
    "\n",
    "\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "RVInsn = Datatype(\"RVInsn\")\n",
    "RVInsn.declare(\"ADD\", (\"rd\", BitVecSort(5)), (\"rs1\", BitVecSort(5)), (\"rs2\", BitVecSort(5)))\n",
    "RVInsn.declare(\"SUB\", (\"rd\", BitVecSort(5)), (\"rs1\", BitVecSort(5)), (\"rs2\", BitVecSort(5)))\n",
    "RVInsn.declare(\"AND\", (\"rd\", BitVecSort(5)), (\"rs1\", BitVecSort(5)), (\"rs2\", BitVecSort(5)))\n",
    "RVInsn.declare(\"OR\", (\"rd\", BitVecSort(5)), (\"rs1\", BitVecSort(5)), (\"rs2\", BitVecSort(5)))\n",
    "RVInsn.declare(\"XOR\", (\"rd\", BitVecSort(5)), (\"rs1\", BitVecSort(5)), (\"rs2\", BitVecSort(5)))\n",
    "RVInsn.declare(\"SLL\", (\"rd\", BitVecSort(5)), (\"rs1\", BitVecSort(5)), (\"rs2\", BitVecSort(5)))\n",
    "RVInsn.declare(\"SRL\", (\"rd\", BitVecSort(5)), (\"rs1\", BitVecSort(5)), (\"rs2\", BitVecSort(5)))\n",
    "RVInsn.declare(\"SRA\", (\"rd\", BitVecSort(5)), (\"rs1\", BitVecSort(5)), (\"rs2\", BitVecSort(5)))\n",
    "RVInsn.declare(\"ADDI\", (\"rd\", BitVecSort(5)), (\"rs1\", BitVecSort(5)), (\"imm\", BitVecSort(12)))\n",
    "RVInsn.declare(\"LW\", (\"rd\", BitVecSort(5)), (\"rs1\", BitVecSort(5)), (\"imm\", BitVecSort(12)))\n",
    "RVInsn.declare(\"SW\", (\"rs1\", BitVecSort(5)), (\"rs2\", BitVecSort(5)), (\"imm\", BitVecSort(12)))\n",
    "RVInsn = RVInsn.create()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Pcode knuckle"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# https://spinsel.dev/assets/2020-06-17-ghidra-brainfuck-processor-1/ghidra_docs/language_spec/html/pcoderef.html\n",
    "# pcode2c\n",
    "# angre code?\n",
    "\n",
    "PcodeOp = EnumSort(\"PCodeOp\", [\"COPY\", \"LOAD\", \"STORE\", \"BRANCH\", \"INT_ADD\" ...])\n",
    "\n",
    "BinOp = EnumSort(\"PCodeBinOp\", [\"INT_EQUAL\", ])\n",
    "# I am very tempted to make size statically determined.\n",
    "VarNode = kd.Record(\"VarNode\", (\"space\", IntSort()), (\"offset\", IntSort()), (\"size\", IntSort()))\n",
    "\n",
    "\n",
    "Insn = Datatype(\"Insn\")\n",
    "Insn.declare(\"binop\", (\"op\", binop), (\"out\", Varnode), (\"v1\", VarNode), (\"v2\", VarNode))\n",
    "Insn.declare(\"unop\", ...)\n",
    "\n",
    "Insns.create()\n",
    "\n",
    "State = ArraySort(IntSort(), IntSort(), BitVecSort(8))\n",
    "\n",
    "op = Const(\"op\", PCodeOp)\n",
    "exec_binop = kd.define(If(op == PCodeOp.COPY, \n",
    "   \n",
    "\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "fetch = load32(state0, state0.pc)\n",
    "state = "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "step = kd.define(\n",
    "fetch = None;\n",
    "decode = None;\n",
    "pc += 4;\n",
    "exec_insn(st)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "ename": "SyntaxError",
     "evalue": "invalid syntax (431848137.py, line 1)",
     "output_type": "error",
     "traceback": [
      "\u001b[0;36m  Cell \u001b[0;32mIn[8], line 1\u001b[0;36m\u001b[0m\n\u001b[0;31m    print(x := 1 + 2; x + 3)\u001b[0m\n\u001b[0m                    ^\u001b[0m\n\u001b[0;31mSyntaxError\u001b[0m\u001b[0;31m:\u001b[0m invalid syntax\n"
     ]
    }
   ],
   "source": [
    "print(x := 1 + 2; x + 3)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    " 1. a basic riscv python ionterpreter\n",
    "\n",
    "Op = Enum(\"ADDI SLTI ANDI ORI XORI\")\n",
    "\n",
    "class Insn(op, a, b):\n",
    "\n",
    "\n",
    "\n",
    "def biop(insn, a, b):\n",
    "    match opcode:\n",
    "        case Op.ADD:\n",
    "            return a + b\n",
    "        case Op.ANDI:\n",
    "            return a & b\n",
    "        case Op.ORI:\n",
    "            return a | b\n",
    "\n",
    "def step(pc, reg, mem, insn):\n",
    "    res[insn.out] = biop(insn.op, reg[insn.a], reg[insn.b])\n",
    "    pc += 1\n",
    "    insn = mem[pc]\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "<https://riscv.org/wp-content/uploads/2017/05/riscv-spec-v2.2.pdf>\n",
    "\n",
    "- Using define-fun-rec gives a first class handle on instructions.\n",
    "- To curry or not.\n",
    "-\n",
    "\n",
    "```clojure\n",
    ";re\n",
    "; let's just stick to 32 bit operations\n",
    "; 32 = 2^5 registers of 32 bits a piece\n",
    "(define-sort REG () (_ BitVec 5))\n",
    "(define-sort BV32 () (_ BitVec 32))\n",
    "(define-sort REGFILE () (Array REG BV32))\n",
    "(define-sort Addr () BV32)\n",
    "\n",
    "(define-const r0 REG (_ bv0 5))\n",
    "(define-const bv0 BV32 (_ bv0 32))\n",
    "(define-const bv1 BV32 (_ bv1 32))\n",
    "\n",
    "\n",
    "(declare-datatype State (\n",
    " (State\n",
    "    (mem (Array Addr BV32))\n",
    "    (regfile REGFILE)\n",
    "    (pc BV32)\n",
    "  ))\n",
    ")\n",
    "\n",
    "; r0 is always all zeros\n",
    "(define-fun valid ((s State)) Bool\n",
    "  (= (select (regfile s) r0) bv0)\n",
    ")\n",
    "\n",
    "; similarly for sub,and,or,xor\n",
    "(define-fun add ((dst REG) (src1 REG) (src2 REG)) (Array REGFILE REGFILE Bool)\n",
    "  (lambda ((in REGFILE) (out REGFILE))\n",
    "      (= out (store in dst (bvadd (select in src1) (select in src2))))\n",
    "  )\n",
    ") \n",
    "\n",
    "\n",
    "(define-fun nop () (Array REGFILE REGFILE Bool)\n",
    "  (lambda ((in REGFILE) (out REGFILE))\n",
    "      (= out in)\n",
    "  )\n",
    ") \n",
    "\n",
    "```\n",
    "\n",
    "```python\n",
    "from z3 import *\n",
    "from dataclasses import dataclass\n",
    "REG = BitVecSort(5)\n",
    "BV32 = BitVecSort(32)\n",
    "MEM = ArraySort(BV32, BitVecSort(8))\n",
    "REGFILE = ArraySort(REG, BV32) # could make this a python list. statically structured.\n",
    "\n",
    "\n",
    "# Z3 records vs python records. An eternal battle.\n",
    "# The state record is total static though. Shouldn't be a problem.\n",
    "@dataclass\n",
    "class RVState:\n",
    "  mem: Array\n",
    "  regfile: Array\n",
    "  pc: BitVec\n",
    "\n",
    "def FreshState():\n",
    "  return RVState(FreshConst(MEM), FreshConst(REGFILE), FreshConst(BV32))\n",
    "\n",
    "def add(dst,src1,src2):\n",
    "  def res(in_,out):\n",
    "    return out == Store(in_,dst, in_[src1] + in_[src2])\n",
    "  return res\n",
    "\n",
    "# functional style.\n",
    "def add(dst,src1,src2):\n",
    "  def res(s):\n",
    "    return Store(s,dst, in_[src1] + in_[src2])\n",
    "  return res\n",
    "\n",
    "# relation composition.\n",
    "# temporal compositin.\n",
    "def comp(f,g):\n",
    "  def res(in_,out):\n",
    "    s = FreshState()\n",
    "    return Exists([s.mem, s.regfile, s.pc], And( f(in_,s), g(s, out)))\n",
    "  return res\n",
    "\n",
    "def hcomp(f,g):\n",
    "  def res(in_, out):\n",
    "    return And(f(in_out), g(in_,out))\n",
    "  return res\n",
    "\n",
    "#foo = Array(\"foo\", IntSort(),IntSort())\n",
    "#print(foo[\"a\"])\n",
    "```\n",
    "\n",
    "So what do I want to do with this model? WP? CHC? Model checking? Symbolic execution? Hoare Logic?\n",
    "Bit accurate assembly modelling can be interesting too.\n",
    "\n",
    "<https://github.com/mit-plv/riscv-coq/blob/master/src/riscv/Spec/Decode.v>\n",
    "\n",
    "```z3\n",
    ";re\n",
    "(define-sort BV12 () (_ BitVec 12))\n",
    "(define-sort BV32 () (_ BitVec 32))\n",
    "(define-sort Reg  () (_ BitVec 5)) ; 32 = 2 ^ 5 registers\n",
    "(declare-datatype IOp (\n",
    "  (ADDI) (SLLI) (SLTI) (SLTIU) (XORI) (SRLI) (SRAI) (ORI) (ANDI)\n",
    "))\n",
    "\n",
    "(declare-datatype ROp (\n",
    "  (ADD) (SLL) (SLT) (SLTU) (XOR) (SRL) (SRA) (OR) (AND)\n",
    "))\n",
    "\n",
    "(declare-datatype Instruction (\n",
    " (IInsn (opI IOp) (rdI Reg) (rs1I Reg) (immI BV12))\n",
    " (RInsn (opR ROp) (rdR Reg) (rs1R Reg) (rs2R Reg))\n",
    " ))\n",
    "\n",
    ";(simplify (IInsn AddI #b00000 #b00000 #b000000000000))\n",
    "\n",
    "(define-const opcode_OP_IMM (_ BitVec 7) #b0010011)\n",
    "(define-const opcode_OP  (_ BitVec 7) #b0110011)\n",
    "(define-fun funct3 ((op IOp)) (_ BitVec 3)\n",
    " (match op (\n",
    "      (ADDI   #b000)\n",
    "      (SLLI   #b001)\n",
    "      (SLTI   #b010)\n",
    "      (SLTIU  #b011)\n",
    "      (XORI   #b100)\n",
    "      (SRLI   #b101)\n",
    "      (SRAI   #b101)\n",
    "      (ORI    #b110)\n",
    "      (ANDI   #b111)\n",
    "   ))\n",
    ")\n",
    "\n",
    "\n",
    "(define-fun funct3 ((op ROp)) (_ BitVec 3)\n",
    " (match op (\n",
    "      (ADD   #b000)\n",
    "      (SUB   #b000)\n",
    "      (SLL   #b001)\n",
    "      (SLT   #b010)\n",
    "      (SLTU  #b011)\n",
    "      (XOR   #b100)\n",
    "      (SRL   #b101)\n",
    "      (SRA   #b101)\n",
    "      (OR    #b110)\n",
    "      (AND   #b111)\n",
    "   ))\n",
    ")\n",
    "\n",
    "(define-fun funct7 ((op ROp)) (_ BitVec 7)\n",
    " (match op (\n",
    "      (ADD   #b0000000)\n",
    "      (SUB   #b0100000)\n",
    "      (SLL   #b0000000)\n",
    "      (SLT   #b0000000)\n",
    "      (SLTU  #b0000000)\n",
    "      (XOR   #b0000000)\n",
    "      (SRL   #b0000000)\n",
    "      (SRA   #b0100000)\n",
    "      (OR    #b0000000)\n",
    "      (AND   #b0000000)\n",
    "   ))\n",
    ")\n",
    "\n",
    "; encode is also decode since SMT is declarative. That's nices.\n",
    "(define-fun encode ((insn Instruction)) BV32\n",
    "  (match insn (\n",
    "    ((IInsn op dst src imm) (concat imm src (funct3 op) dst opcode_OP_IMM))\n",
    "    ((RInsn op rd rs1 rs2)  (concat (funct7 op) rs2 rs1 (funct3 op) rd opcode_OP))\n",
    "  ))\n",
    ")\n",
    "\n",
    "(define-sort REGFILE () (Array Reg BV32))\n",
    "(declare-datatype State (\n",
    " (State\n",
    "    ;(mem (Array Addr BV32))\n",
    "    (regfile REGFILE)\n",
    "    (pc BV32)\n",
    "  ))\n",
    ")\n",
    "\n",
    "\n",
    "(define-fun execI ((op IOp) (rs1 BV32) (imm BV12)) BV32\n",
    "(let (\n",
    "       (imm ((_ zero_extend 20) imm))\n",
    "     )\n",
    " (match op (\n",
    "  ; todo fill in correctly\n",
    "      (ADDI   (bvadd rs1 imm))\n",
    "      (SLLI   imm)\n",
    "      (SLTI   imm)\n",
    "      (SLTIU  imm)\n",
    "      (XORI   (bvxor rs1 imm))\n",
    "      (SRLI   imm)\n",
    "      (SRAI   imm)\n",
    "      (ORI    (bvor rs1 imm))\n",
    "      (ANDI   (bvand rs1 imm))\n",
    "   ))\n",
    "))\n",
    "\n",
    "(define-fun execR ((op ROp) (rs1 BV32) (rs2 BV32)) BV32\n",
    " (match op (\n",
    "  ; todo fill in correctly\n",
    "      (ADD   (bvadd rs1 rs2))\n",
    "      (SUB   (bvsub rs1 rs2))\n",
    "      (SLL   rs1)\n",
    "      (SLT   rs1)\n",
    "      (SLTU  rs1)\n",
    "      (XOR   (bvxor rs1 rs2))\n",
    "      (SRL   rs1)\n",
    "      (SRA   rs1)\n",
    "      (OR    (bvor rs1 rs2))\n",
    "      (AND   (bvand rs1 rs2))\n",
    "   ))\n",
    ")\n",
    "\n",
    "(define-fun inc-pc ((st State)) State\n",
    "  ((_ update-field pc) st (bvadd (pc st) (_ bv1 32)))\n",
    ")\n",
    "\n",
    "(define-fun set-reg ((st State) (reg Reg) (v BV32)) State\n",
    "  ((_ update-field regfile) st (store (regfile st) reg v))\n",
    ")\n",
    "\n",
    "(define-fun get-reg ((st State) (reg Reg)) BV32\n",
    "  (select (regfile st) reg)\n",
    ")\n",
    "\n",
    "(define-fun execute ((insn Instruction) (st State)) State\n",
    "    (match insn (\n",
    "    ((IInsn op dst src imm)  (inc-pc (set-reg st dst (execI op (get-reg st src) imm))))\n",
    "    ((RInsn op rd rs1 rs2)   (inc-pc (set-reg st rd (execR op (get-reg st rs1) (get-reg st rs2)))))\n",
    "  ))\n",
    ")\n",
    "\n",
    "(define-const zero32 BV32 (_ bv0 32))\n",
    "\n",
    "(define-const init-regfile (Array Reg BV32)\n",
    "((as const (Array Reg BV32)) zero32))\n",
    "\n",
    "(define-const init-state State \n",
    "  (State init-regfile (_ bv0 32))\n",
    ")\n",
    "\n",
    "(define-const r0 Reg #b00000)\n",
    "(define-const r1 Reg #b00001)\n",
    "(define-const r2 Reg #b00010)\n",
    "(simplify (execute (IInsn ADDI r2 r1 (_ bv4 12)) init-state))\n",
    "```\n",
    "\n",
    "```z3\n",
    "; scratch pad\n",
    "(simplify (concat #xf0 #x00))\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.12"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
