#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* CR1 */
#define CR1_Sync_ctrl_reg__0__MASK 0x01u
#define CR1_Sync_ctrl_reg__0__POS 0
#define CR1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define CR1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define CR1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB14_15_CTL
#define CR1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define CR1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB14_15_CTL
#define CR1_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB14_15_MSK
#define CR1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define CR1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB14_15_MSK
#define CR1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define CR1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define CR1_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB14_CTL
#define CR1_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB14_ST_CTL
#define CR1_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB14_CTL
#define CR1_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB14_ST_CTL
#define CR1_Sync_ctrl_reg__MASK 0x01u
#define CR1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define CR1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define CR1_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB14_MSK

/* CR3 */
#define CR3_Sync_ctrl_reg__0__MASK 0x01u
#define CR3_Sync_ctrl_reg__0__POS 0
#define CR3_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define CR3_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define CR3_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB01_02_CTL
#define CR3_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define CR3_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB01_02_CTL
#define CR3_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB01_02_MSK
#define CR3_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define CR3_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB01_02_MSK
#define CR3_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define CR3_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define CR3_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB01_CTL
#define CR3_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB01_ST_CTL
#define CR3_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB01_CTL
#define CR3_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB01_ST_CTL
#define CR3_Sync_ctrl_reg__MASK 0x01u
#define CR3_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define CR3_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define CR3_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB01_MSK

/* CR4 */
#define CR4_Sync_ctrl_reg__0__MASK 0x01u
#define CR4_Sync_ctrl_reg__0__POS 0
#define CR4_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define CR4_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define CR4_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define CR4_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define CR4_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define CR4_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define CR4_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define CR4_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define CR4_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define CR4_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define CR4_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB05_CTL
#define CR4_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define CR4_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB05_CTL
#define CR4_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define CR4_Sync_ctrl_reg__MASK 0x01u
#define CR4_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define CR4_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define CR4_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB05_MSK

/* Rx_1 */
#define Rx_1__0__INTTYPE CYREG_PICU15_INTTYPE3
#define Rx_1__0__MASK 0x08u
#define Rx_1__0__PC CYREG_IO_PC_PRT15_PC3
#define Rx_1__0__PORT 15u
#define Rx_1__0__SHIFT 3u
#define Rx_1__AG CYREG_PRT15_AG
#define Rx_1__AMUX CYREG_PRT15_AMUX
#define Rx_1__BIE CYREG_PRT15_BIE
#define Rx_1__BIT_MASK CYREG_PRT15_BIT_MASK
#define Rx_1__BYP CYREG_PRT15_BYP
#define Rx_1__CTL CYREG_PRT15_CTL
#define Rx_1__DM0 CYREG_PRT15_DM0
#define Rx_1__DM1 CYREG_PRT15_DM1
#define Rx_1__DM2 CYREG_PRT15_DM2
#define Rx_1__DR CYREG_PRT15_DR
#define Rx_1__INP_DIS CYREG_PRT15_INP_DIS
#define Rx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Rx_1__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Rx_1__LCD_EN CYREG_PRT15_LCD_EN
#define Rx_1__MASK 0x08u
#define Rx_1__PORT 15u
#define Rx_1__PRT CYREG_PRT15_PRT
#define Rx_1__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Rx_1__PS CYREG_PRT15_PS
#define Rx_1__SHIFT 3u
#define Rx_1__SLW CYREG_PRT15_SLW

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU15_INTTYPE2
#define Tx_1__0__MASK 0x04u
#define Tx_1__0__PC CYREG_IO_PC_PRT15_PC2
#define Tx_1__0__PORT 15u
#define Tx_1__0__SHIFT 2u
#define Tx_1__AG CYREG_PRT15_AG
#define Tx_1__AMUX CYREG_PRT15_AMUX
#define Tx_1__BIE CYREG_PRT15_BIE
#define Tx_1__BIT_MASK CYREG_PRT15_BIT_MASK
#define Tx_1__BYP CYREG_PRT15_BYP
#define Tx_1__CTL CYREG_PRT15_CTL
#define Tx_1__DM0 CYREG_PRT15_DM0
#define Tx_1__DM1 CYREG_PRT15_DM1
#define Tx_1__DM2 CYREG_PRT15_DM2
#define Tx_1__DR CYREG_PRT15_DR
#define Tx_1__INP_DIS CYREG_PRT15_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Tx_1__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Tx_1__LCD_EN CYREG_PRT15_LCD_EN
#define Tx_1__MASK 0x04u
#define Tx_1__PORT 15u
#define Tx_1__PRT CYREG_PRT15_PRT
#define Tx_1__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Tx_1__PS CYREG_PRT15_PS
#define Tx_1__SHIFT 2u
#define Tx_1__SLW CYREG_PRT15_SLW

/* CAN_1_CanIP */
#define CAN_1_CanIP__CSR_BUF_SR CYREG_CAN0_CSR_BUF_SR
#define CAN_1_CanIP__CSR_CFG CYREG_CAN0_CSR_CFG
#define CAN_1_CanIP__CSR_CMD CYREG_CAN0_CSR_CMD
#define CAN_1_CanIP__CSR_ERR_SR CYREG_CAN0_CSR_ERR_SR
#define CAN_1_CanIP__CSR_INT_EN CYREG_CAN0_CSR_INT_EN
#define CAN_1_CanIP__CSR_INT_SR CYREG_CAN0_CSR_INT_SR
#define CAN_1_CanIP__PM_ACT_CFG CYREG_PM_ACT_CFG6
#define CAN_1_CanIP__PM_ACT_MSK 0x01u
#define CAN_1_CanIP__PM_STBY_CFG CYREG_PM_STBY_CFG6
#define CAN_1_CanIP__PM_STBY_MSK 0x01u
#define CAN_1_CanIP__RX0_ACR CYREG_CAN0_RX0_ACR
#define CAN_1_CanIP__RX0_ACRD CYREG_CAN0_RX0_ACRD
#define CAN_1_CanIP__RX0_AMR CYREG_CAN0_RX0_AMR
#define CAN_1_CanIP__RX0_AMRD CYREG_CAN0_RX0_AMRD
#define CAN_1_CanIP__RX0_CMD CYREG_CAN0_RX0_CMD
#define CAN_1_CanIP__RX0_DH CYREG_CAN0_RX0_DH
#define CAN_1_CanIP__RX0_DL CYREG_CAN0_RX0_DL
#define CAN_1_CanIP__RX0_ID CYREG_CAN0_RX0_ID
#define CAN_1_CanIP__RX1_ACR CYREG_CAN0_RX1_ACR
#define CAN_1_CanIP__RX1_ACRD CYREG_CAN0_RX1_ACRD
#define CAN_1_CanIP__RX1_AMR CYREG_CAN0_RX1_AMR
#define CAN_1_CanIP__RX1_AMRD CYREG_CAN0_RX1_AMRD
#define CAN_1_CanIP__RX1_CMD CYREG_CAN0_RX1_CMD
#define CAN_1_CanIP__RX1_DH CYREG_CAN0_RX1_DH
#define CAN_1_CanIP__RX1_DL CYREG_CAN0_RX1_DL
#define CAN_1_CanIP__RX1_ID CYREG_CAN0_RX1_ID
#define CAN_1_CanIP__RX10_ACR CYREG_CAN0_RX10_ACR
#define CAN_1_CanIP__RX10_ACRD CYREG_CAN0_RX10_ACRD
#define CAN_1_CanIP__RX10_AMR CYREG_CAN0_RX10_AMR
#define CAN_1_CanIP__RX10_AMRD CYREG_CAN0_RX10_AMRD
#define CAN_1_CanIP__RX10_CMD CYREG_CAN0_RX10_CMD
#define CAN_1_CanIP__RX10_DH CYREG_CAN0_RX10_DH
#define CAN_1_CanIP__RX10_DL CYREG_CAN0_RX10_DL
#define CAN_1_CanIP__RX10_ID CYREG_CAN0_RX10_ID
#define CAN_1_CanIP__RX11_ACR CYREG_CAN0_RX11_ACR
#define CAN_1_CanIP__RX11_ACRD CYREG_CAN0_RX11_ACRD
#define CAN_1_CanIP__RX11_AMR CYREG_CAN0_RX11_AMR
#define CAN_1_CanIP__RX11_AMRD CYREG_CAN0_RX11_AMRD
#define CAN_1_CanIP__RX11_CMD CYREG_CAN0_RX11_CMD
#define CAN_1_CanIP__RX11_DH CYREG_CAN0_RX11_DH
#define CAN_1_CanIP__RX11_DL CYREG_CAN0_RX11_DL
#define CAN_1_CanIP__RX11_ID CYREG_CAN0_RX11_ID
#define CAN_1_CanIP__RX12_ACR CYREG_CAN0_RX12_ACR
#define CAN_1_CanIP__RX12_ACRD CYREG_CAN0_RX12_ACRD
#define CAN_1_CanIP__RX12_AMR CYREG_CAN0_RX12_AMR
#define CAN_1_CanIP__RX12_AMRD CYREG_CAN0_RX12_AMRD
#define CAN_1_CanIP__RX12_CMD CYREG_CAN0_RX12_CMD
#define CAN_1_CanIP__RX12_DH CYREG_CAN0_RX12_DH
#define CAN_1_CanIP__RX12_DL CYREG_CAN0_RX12_DL
#define CAN_1_CanIP__RX12_ID CYREG_CAN0_RX12_ID
#define CAN_1_CanIP__RX13_ACR CYREG_CAN0_RX13_ACR
#define CAN_1_CanIP__RX13_ACRD CYREG_CAN0_RX13_ACRD
#define CAN_1_CanIP__RX13_AMR CYREG_CAN0_RX13_AMR
#define CAN_1_CanIP__RX13_AMRD CYREG_CAN0_RX13_AMRD
#define CAN_1_CanIP__RX13_CMD CYREG_CAN0_RX13_CMD
#define CAN_1_CanIP__RX13_DH CYREG_CAN0_RX13_DH
#define CAN_1_CanIP__RX13_DL CYREG_CAN0_RX13_DL
#define CAN_1_CanIP__RX13_ID CYREG_CAN0_RX13_ID
#define CAN_1_CanIP__RX14_ACR CYREG_CAN0_RX14_ACR
#define CAN_1_CanIP__RX14_ACRD CYREG_CAN0_RX14_ACRD
#define CAN_1_CanIP__RX14_AMR CYREG_CAN0_RX14_AMR
#define CAN_1_CanIP__RX14_AMRD CYREG_CAN0_RX14_AMRD
#define CAN_1_CanIP__RX14_CMD CYREG_CAN0_RX14_CMD
#define CAN_1_CanIP__RX14_DH CYREG_CAN0_RX14_DH
#define CAN_1_CanIP__RX14_DL CYREG_CAN0_RX14_DL
#define CAN_1_CanIP__RX14_ID CYREG_CAN0_RX14_ID
#define CAN_1_CanIP__RX15_ACR CYREG_CAN0_RX15_ACR
#define CAN_1_CanIP__RX15_ACRD CYREG_CAN0_RX15_ACRD
#define CAN_1_CanIP__RX15_AMR CYREG_CAN0_RX15_AMR
#define CAN_1_CanIP__RX15_AMRD CYREG_CAN0_RX15_AMRD
#define CAN_1_CanIP__RX15_CMD CYREG_CAN0_RX15_CMD
#define CAN_1_CanIP__RX15_DH CYREG_CAN0_RX15_DH
#define CAN_1_CanIP__RX15_DL CYREG_CAN0_RX15_DL
#define CAN_1_CanIP__RX15_ID CYREG_CAN0_RX15_ID
#define CAN_1_CanIP__RX2_ACR CYREG_CAN0_RX2_ACR
#define CAN_1_CanIP__RX2_ACRD CYREG_CAN0_RX2_ACRD
#define CAN_1_CanIP__RX2_AMR CYREG_CAN0_RX2_AMR
#define CAN_1_CanIP__RX2_AMRD CYREG_CAN0_RX2_AMRD
#define CAN_1_CanIP__RX2_CMD CYREG_CAN0_RX2_CMD
#define CAN_1_CanIP__RX2_DH CYREG_CAN0_RX2_DH
#define CAN_1_CanIP__RX2_DL CYREG_CAN0_RX2_DL
#define CAN_1_CanIP__RX2_ID CYREG_CAN0_RX2_ID
#define CAN_1_CanIP__RX3_ACR CYREG_CAN0_RX3_ACR
#define CAN_1_CanIP__RX3_ACRD CYREG_CAN0_RX3_ACRD
#define CAN_1_CanIP__RX3_AMR CYREG_CAN0_RX3_AMR
#define CAN_1_CanIP__RX3_AMRD CYREG_CAN0_RX3_AMRD
#define CAN_1_CanIP__RX3_CMD CYREG_CAN0_RX3_CMD
#define CAN_1_CanIP__RX3_DH CYREG_CAN0_RX3_DH
#define CAN_1_CanIP__RX3_DL CYREG_CAN0_RX3_DL
#define CAN_1_CanIP__RX3_ID CYREG_CAN0_RX3_ID
#define CAN_1_CanIP__RX4_ACR CYREG_CAN0_RX4_ACR
#define CAN_1_CanIP__RX4_ACRD CYREG_CAN0_RX4_ACRD
#define CAN_1_CanIP__RX4_AMR CYREG_CAN0_RX4_AMR
#define CAN_1_CanIP__RX4_AMRD CYREG_CAN0_RX4_AMRD
#define CAN_1_CanIP__RX4_CMD CYREG_CAN0_RX4_CMD
#define CAN_1_CanIP__RX4_DH CYREG_CAN0_RX4_DH
#define CAN_1_CanIP__RX4_DL CYREG_CAN0_RX4_DL
#define CAN_1_CanIP__RX4_ID CYREG_CAN0_RX4_ID
#define CAN_1_CanIP__RX5_ACR CYREG_CAN0_RX5_ACR
#define CAN_1_CanIP__RX5_ACRD CYREG_CAN0_RX5_ACRD
#define CAN_1_CanIP__RX5_AMR CYREG_CAN0_RX5_AMR
#define CAN_1_CanIP__RX5_AMRD CYREG_CAN0_RX5_AMRD
#define CAN_1_CanIP__RX5_CMD CYREG_CAN0_RX5_CMD
#define CAN_1_CanIP__RX5_DH CYREG_CAN0_RX5_DH
#define CAN_1_CanIP__RX5_DL CYREG_CAN0_RX5_DL
#define CAN_1_CanIP__RX5_ID CYREG_CAN0_RX5_ID
#define CAN_1_CanIP__RX6_ACR CYREG_CAN0_RX6_ACR
#define CAN_1_CanIP__RX6_ACRD CYREG_CAN0_RX6_ACRD
#define CAN_1_CanIP__RX6_AMR CYREG_CAN0_RX6_AMR
#define CAN_1_CanIP__RX6_AMRD CYREG_CAN0_RX6_AMRD
#define CAN_1_CanIP__RX6_CMD CYREG_CAN0_RX6_CMD
#define CAN_1_CanIP__RX6_DH CYREG_CAN0_RX6_DH
#define CAN_1_CanIP__RX6_DL CYREG_CAN0_RX6_DL
#define CAN_1_CanIP__RX6_ID CYREG_CAN0_RX6_ID
#define CAN_1_CanIP__RX7_ACR CYREG_CAN0_RX7_ACR
#define CAN_1_CanIP__RX7_ACRD CYREG_CAN0_RX7_ACRD
#define CAN_1_CanIP__RX7_AMR CYREG_CAN0_RX7_AMR
#define CAN_1_CanIP__RX7_AMRD CYREG_CAN0_RX7_AMRD
#define CAN_1_CanIP__RX7_CMD CYREG_CAN0_RX7_CMD
#define CAN_1_CanIP__RX7_DH CYREG_CAN0_RX7_DH
#define CAN_1_CanIP__RX7_DL CYREG_CAN0_RX7_DL
#define CAN_1_CanIP__RX7_ID CYREG_CAN0_RX7_ID
#define CAN_1_CanIP__RX8_ACR CYREG_CAN0_RX8_ACR
#define CAN_1_CanIP__RX8_ACRD CYREG_CAN0_RX8_ACRD
#define CAN_1_CanIP__RX8_AMR CYREG_CAN0_RX8_AMR
#define CAN_1_CanIP__RX8_AMRD CYREG_CAN0_RX8_AMRD
#define CAN_1_CanIP__RX8_CMD CYREG_CAN0_RX8_CMD
#define CAN_1_CanIP__RX8_DH CYREG_CAN0_RX8_DH
#define CAN_1_CanIP__RX8_DL CYREG_CAN0_RX8_DL
#define CAN_1_CanIP__RX8_ID CYREG_CAN0_RX8_ID
#define CAN_1_CanIP__RX9_ACR CYREG_CAN0_RX9_ACR
#define CAN_1_CanIP__RX9_ACRD CYREG_CAN0_RX9_ACRD
#define CAN_1_CanIP__RX9_AMR CYREG_CAN0_RX9_AMR
#define CAN_1_CanIP__RX9_AMRD CYREG_CAN0_RX9_AMRD
#define CAN_1_CanIP__RX9_CMD CYREG_CAN0_RX9_CMD
#define CAN_1_CanIP__RX9_DH CYREG_CAN0_RX9_DH
#define CAN_1_CanIP__RX9_DL CYREG_CAN0_RX9_DL
#define CAN_1_CanIP__RX9_ID CYREG_CAN0_RX9_ID
#define CAN_1_CanIP__TX0_CMD CYREG_CAN0_TX0_CMD
#define CAN_1_CanIP__TX0_DH CYREG_CAN0_TX0_DH
#define CAN_1_CanIP__TX0_DL CYREG_CAN0_TX0_DL
#define CAN_1_CanIP__TX0_ID CYREG_CAN0_TX0_ID
#define CAN_1_CanIP__TX1_CMD CYREG_CAN0_TX1_CMD
#define CAN_1_CanIP__TX1_DH CYREG_CAN0_TX1_DH
#define CAN_1_CanIP__TX1_DL CYREG_CAN0_TX1_DL
#define CAN_1_CanIP__TX1_ID CYREG_CAN0_TX1_ID
#define CAN_1_CanIP__TX2_CMD CYREG_CAN0_TX2_CMD
#define CAN_1_CanIP__TX2_DH CYREG_CAN0_TX2_DH
#define CAN_1_CanIP__TX2_DL CYREG_CAN0_TX2_DL
#define CAN_1_CanIP__TX2_ID CYREG_CAN0_TX2_ID
#define CAN_1_CanIP__TX3_CMD CYREG_CAN0_TX3_CMD
#define CAN_1_CanIP__TX3_DH CYREG_CAN0_TX3_DH
#define CAN_1_CanIP__TX3_DL CYREG_CAN0_TX3_DL
#define CAN_1_CanIP__TX3_ID CYREG_CAN0_TX3_ID
#define CAN_1_CanIP__TX4_CMD CYREG_CAN0_TX4_CMD
#define CAN_1_CanIP__TX4_DH CYREG_CAN0_TX4_DH
#define CAN_1_CanIP__TX4_DL CYREG_CAN0_TX4_DL
#define CAN_1_CanIP__TX4_ID CYREG_CAN0_TX4_ID
#define CAN_1_CanIP__TX5_CMD CYREG_CAN0_TX5_CMD
#define CAN_1_CanIP__TX5_DH CYREG_CAN0_TX5_DH
#define CAN_1_CanIP__TX5_DL CYREG_CAN0_TX5_DL
#define CAN_1_CanIP__TX5_ID CYREG_CAN0_TX5_ID
#define CAN_1_CanIP__TX6_CMD CYREG_CAN0_TX6_CMD
#define CAN_1_CanIP__TX6_DH CYREG_CAN0_TX6_DH
#define CAN_1_CanIP__TX6_DL CYREG_CAN0_TX6_DL
#define CAN_1_CanIP__TX6_ID CYREG_CAN0_TX6_ID
#define CAN_1_CanIP__TX7_CMD CYREG_CAN0_TX7_CMD
#define CAN_1_CanIP__TX7_DH CYREG_CAN0_TX7_DH
#define CAN_1_CanIP__TX7_DL CYREG_CAN0_TX7_DL
#define CAN_1_CanIP__TX7_ID CYREG_CAN0_TX7_ID

/* CAN_1_isr */
#define CAN_1_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define CAN_1_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define CAN_1_isr__INTC_MASK 0x10000u
#define CAN_1_isr__INTC_NUMBER 16u
#define CAN_1_isr__INTC_PRIOR_NUM 7u
#define CAN_1_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_16
#define CAN_1_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define CAN_1_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* PGA_1_SC */
#define PGA_1_SC__BST CYREG_SC0_BST
#define PGA_1_SC__CLK CYREG_SC0_CLK
#define PGA_1_SC__CMPINV CYREG_SC_CMPINV
#define PGA_1_SC__CMPINV_MASK 0x01u
#define PGA_1_SC__CPTR CYREG_SC_CPTR
#define PGA_1_SC__CPTR_MASK 0x01u
#define PGA_1_SC__CR0 CYREG_SC0_CR0
#define PGA_1_SC__CR1 CYREG_SC0_CR1
#define PGA_1_SC__CR2 CYREG_SC0_CR2
#define PGA_1_SC__MSK CYREG_SC_MSK
#define PGA_1_SC__MSK_MASK 0x01u
#define PGA_1_SC__PM_ACT_CFG CYREG_PM_ACT_CFG9
#define PGA_1_SC__PM_ACT_MSK 0x01u
#define PGA_1_SC__PM_STBY_CFG CYREG_PM_STBY_CFG9
#define PGA_1_SC__PM_STBY_MSK 0x01u
#define PGA_1_SC__SR CYREG_SC_SR
#define PGA_1_SC__SR_MASK 0x01u
#define PGA_1_SC__SW0 CYREG_SC0_SW0
#define PGA_1_SC__SW10 CYREG_SC0_SW10
#define PGA_1_SC__SW2 CYREG_SC0_SW2
#define PGA_1_SC__SW3 CYREG_SC0_SW3
#define PGA_1_SC__SW4 CYREG_SC0_SW4
#define PGA_1_SC__SW6 CYREG_SC0_SW6
#define PGA_1_SC__SW7 CYREG_SC0_SW7
#define PGA_1_SC__SW8 CYREG_SC0_SW8
#define PGA_1_SC__WRK1 CYREG_SC_WRK1
#define PGA_1_SC__WRK1_MASK 0x01u

/* PGA_3_SC */
#define PGA_3_SC__BST CYREG_SC1_BST
#define PGA_3_SC__CLK CYREG_SC1_CLK
#define PGA_3_SC__CMPINV CYREG_SC_CMPINV
#define PGA_3_SC__CMPINV_MASK 0x02u
#define PGA_3_SC__CPTR CYREG_SC_CPTR
#define PGA_3_SC__CPTR_MASK 0x02u
#define PGA_3_SC__CR0 CYREG_SC1_CR0
#define PGA_3_SC__CR1 CYREG_SC1_CR1
#define PGA_3_SC__CR2 CYREG_SC1_CR2
#define PGA_3_SC__MSK CYREG_SC_MSK
#define PGA_3_SC__MSK_MASK 0x02u
#define PGA_3_SC__PM_ACT_CFG CYREG_PM_ACT_CFG9
#define PGA_3_SC__PM_ACT_MSK 0x02u
#define PGA_3_SC__PM_STBY_CFG CYREG_PM_STBY_CFG9
#define PGA_3_SC__PM_STBY_MSK 0x02u
#define PGA_3_SC__SR CYREG_SC_SR
#define PGA_3_SC__SR_MASK 0x02u
#define PGA_3_SC__SW0 CYREG_SC1_SW0
#define PGA_3_SC__SW10 CYREG_SC1_SW10
#define PGA_3_SC__SW2 CYREG_SC1_SW2
#define PGA_3_SC__SW3 CYREG_SC1_SW3
#define PGA_3_SC__SW4 CYREG_SC1_SW4
#define PGA_3_SC__SW6 CYREG_SC1_SW6
#define PGA_3_SC__SW7 CYREG_SC1_SW7
#define PGA_3_SC__SW8 CYREG_SC1_SW8
#define PGA_3_SC__WRK1 CYREG_SC_WRK1
#define PGA_3_SC__WRK1_MASK 0x02u

/* PGA_4_SC */
#define PGA_4_SC__BST CYREG_SC2_BST
#define PGA_4_SC__CLK CYREG_SC2_CLK
#define PGA_4_SC__CMPINV CYREG_SC_CMPINV
#define PGA_4_SC__CMPINV_MASK 0x04u
#define PGA_4_SC__CPTR CYREG_SC_CPTR
#define PGA_4_SC__CPTR_MASK 0x04u
#define PGA_4_SC__CR0 CYREG_SC2_CR0
#define PGA_4_SC__CR1 CYREG_SC2_CR1
#define PGA_4_SC__CR2 CYREG_SC2_CR2
#define PGA_4_SC__MSK CYREG_SC_MSK
#define PGA_4_SC__MSK_MASK 0x04u
#define PGA_4_SC__PM_ACT_CFG CYREG_PM_ACT_CFG9
#define PGA_4_SC__PM_ACT_MSK 0x04u
#define PGA_4_SC__PM_STBY_CFG CYREG_PM_STBY_CFG9
#define PGA_4_SC__PM_STBY_MSK 0x04u
#define PGA_4_SC__SR CYREG_SC_SR
#define PGA_4_SC__SR_MASK 0x04u
#define PGA_4_SC__SW0 CYREG_SC2_SW0
#define PGA_4_SC__SW10 CYREG_SC2_SW10
#define PGA_4_SC__SW2 CYREG_SC2_SW2
#define PGA_4_SC__SW3 CYREG_SC2_SW3
#define PGA_4_SC__SW4 CYREG_SC2_SW4
#define PGA_4_SC__SW6 CYREG_SC2_SW6
#define PGA_4_SC__SW7 CYREG_SC2_SW7
#define PGA_4_SC__SW8 CYREG_SC2_SW8
#define PGA_4_SC__WRK1 CYREG_SC_WRK1
#define PGA_4_SC__WRK1_MASK 0x04u

/* power */
#define power__0__INTTYPE CYREG_PICU1_INTTYPE6
#define power__0__MASK 0x40u
#define power__0__PC CYREG_PRT1_PC6
#define power__0__PORT 1u
#define power__0__SHIFT 6u
#define power__AG CYREG_PRT1_AG
#define power__AMUX CYREG_PRT1_AMUX
#define power__BIE CYREG_PRT1_BIE
#define power__BIT_MASK CYREG_PRT1_BIT_MASK
#define power__BYP CYREG_PRT1_BYP
#define power__CTL CYREG_PRT1_CTL
#define power__DM0 CYREG_PRT1_DM0
#define power__DM1 CYREG_PRT1_DM1
#define power__DM2 CYREG_PRT1_DM2
#define power__DR CYREG_PRT1_DR
#define power__INP_DIS CYREG_PRT1_INP_DIS
#define power__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define power__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define power__LCD_EN CYREG_PRT1_LCD_EN
#define power__MASK 0x40u
#define power__PORT 1u
#define power__PRT CYREG_PRT1_PRT
#define power__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define power__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define power__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define power__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define power__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define power__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define power__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define power__PS CYREG_PRT1_PS
#define power__SHIFT 6u
#define power__SLW CYREG_PRT1_SLW

/* power_comp_ctComp */
#define power_comp_ctComp__CLK CYREG_CMP1_CLK
#define power_comp_ctComp__CMP_MASK 0x02u
#define power_comp_ctComp__CMP_NUMBER 1u
#define power_comp_ctComp__CR CYREG_CMP1_CR
#define power_comp_ctComp__LUT__CR CYREG_LUT1_CR
#define power_comp_ctComp__LUT__MSK CYREG_LUT_MSK
#define power_comp_ctComp__LUT__MSK_MASK 0x02u
#define power_comp_ctComp__LUT__MSK_SHIFT 1u
#define power_comp_ctComp__LUT__MX CYREG_LUT1_MX
#define power_comp_ctComp__LUT__SR CYREG_LUT_SR
#define power_comp_ctComp__LUT__SR_MASK 0x02u
#define power_comp_ctComp__LUT__SR_SHIFT 1u
#define power_comp_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define power_comp_ctComp__PM_ACT_MSK 0x02u
#define power_comp_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define power_comp_ctComp__PM_STBY_MSK 0x02u
#define power_comp_ctComp__SW0 CYREG_CMP1_SW0
#define power_comp_ctComp__SW2 CYREG_CMP1_SW2
#define power_comp_ctComp__SW3 CYREG_CMP1_SW3
#define power_comp_ctComp__SW4 CYREG_CMP1_SW4
#define power_comp_ctComp__SW6 CYREG_CMP1_SW6
#define power_comp_ctComp__TR0 CYREG_CMP1_TR0
#define power_comp_ctComp__TR1 CYREG_CMP1_TR1
#define power_comp_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP1_TR0
#define power_comp_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
#define power_comp_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP1_TR1
#define power_comp_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP1_TR1_HS
#define power_comp_ctComp__WRK CYREG_CMP_WRK
#define power_comp_ctComp__WRK_MASK 0x02u
#define power_comp_ctComp__WRK_SHIFT 1u

/* power_isr */
#define power_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define power_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define power_isr__INTC_MASK 0x40u
#define power_isr__INTC_NUMBER 6u
#define power_isr__INTC_PRIOR_NUM 7u
#define power_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define power_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define power_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Comp_1_ctComp */
#define Comp_1_ctComp__CLK CYREG_CMP2_CLK
#define Comp_1_ctComp__CMP_MASK 0x04u
#define Comp_1_ctComp__CMP_NUMBER 2u
#define Comp_1_ctComp__CR CYREG_CMP2_CR
#define Comp_1_ctComp__LUT__CR CYREG_LUT2_CR
#define Comp_1_ctComp__LUT__MSK CYREG_LUT_MSK
#define Comp_1_ctComp__LUT__MSK_MASK 0x04u
#define Comp_1_ctComp__LUT__MSK_SHIFT 2u
#define Comp_1_ctComp__LUT__MX CYREG_LUT2_MX
#define Comp_1_ctComp__LUT__SR CYREG_LUT_SR
#define Comp_1_ctComp__LUT__SR_MASK 0x04u
#define Comp_1_ctComp__LUT__SR_SHIFT 2u
#define Comp_1_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define Comp_1_ctComp__PM_ACT_MSK 0x04u
#define Comp_1_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define Comp_1_ctComp__PM_STBY_MSK 0x04u
#define Comp_1_ctComp__SW0 CYREG_CMP2_SW0
#define Comp_1_ctComp__SW2 CYREG_CMP2_SW2
#define Comp_1_ctComp__SW3 CYREG_CMP2_SW3
#define Comp_1_ctComp__SW4 CYREG_CMP2_SW4
#define Comp_1_ctComp__SW6 CYREG_CMP2_SW6
#define Comp_1_ctComp__TR0 CYREG_CMP2_TR0
#define Comp_1_ctComp__TR1 CYREG_CMP2_TR1
#define Comp_1_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP2_TR0
#define Comp_1_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
#define Comp_1_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP2_TR1
#define Comp_1_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
#define Comp_1_ctComp__WRK CYREG_CMP_WRK
#define Comp_1_ctComp__WRK_MASK 0x04u
#define Comp_1_ctComp__WRK_SHIFT 2u

/* Comp_3_ctComp */
#define Comp_3_ctComp__CLK CYREG_CMP3_CLK
#define Comp_3_ctComp__CMP_MASK 0x08u
#define Comp_3_ctComp__CMP_NUMBER 3u
#define Comp_3_ctComp__CR CYREG_CMP3_CR
#define Comp_3_ctComp__LUT__CR CYREG_LUT3_CR
#define Comp_3_ctComp__LUT__MSK CYREG_LUT_MSK
#define Comp_3_ctComp__LUT__MSK_MASK 0x08u
#define Comp_3_ctComp__LUT__MSK_SHIFT 3u
#define Comp_3_ctComp__LUT__MX CYREG_LUT3_MX
#define Comp_3_ctComp__LUT__SR CYREG_LUT_SR
#define Comp_3_ctComp__LUT__SR_MASK 0x08u
#define Comp_3_ctComp__LUT__SR_SHIFT 3u
#define Comp_3_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define Comp_3_ctComp__PM_ACT_MSK 0x08u
#define Comp_3_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define Comp_3_ctComp__PM_STBY_MSK 0x08u
#define Comp_3_ctComp__SW0 CYREG_CMP3_SW0
#define Comp_3_ctComp__SW2 CYREG_CMP3_SW2
#define Comp_3_ctComp__SW3 CYREG_CMP3_SW3
#define Comp_3_ctComp__SW4 CYREG_CMP3_SW4
#define Comp_3_ctComp__SW6 CYREG_CMP3_SW6
#define Comp_3_ctComp__TR0 CYREG_CMP3_TR0
#define Comp_3_ctComp__TR1 CYREG_CMP3_TR1
#define Comp_3_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP3_TR0
#define Comp_3_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP3_TR0_HS
#define Comp_3_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP3_TR1
#define Comp_3_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP3_TR1_HS
#define Comp_3_ctComp__WRK CYREG_CMP_WRK
#define Comp_3_ctComp__WRK_MASK 0x08u
#define Comp_3_ctComp__WRK_SHIFT 3u

/* Comp_4_ctComp */
#define Comp_4_ctComp__CLK CYREG_CMP0_CLK
#define Comp_4_ctComp__CMP_MASK 0x01u
#define Comp_4_ctComp__CMP_NUMBER 0u
#define Comp_4_ctComp__CR CYREG_CMP0_CR
#define Comp_4_ctComp__LUT__CR CYREG_LUT0_CR
#define Comp_4_ctComp__LUT__MSK CYREG_LUT_MSK
#define Comp_4_ctComp__LUT__MSK_MASK 0x01u
#define Comp_4_ctComp__LUT__MSK_SHIFT 0u
#define Comp_4_ctComp__LUT__MX CYREG_LUT0_MX
#define Comp_4_ctComp__LUT__SR CYREG_LUT_SR
#define Comp_4_ctComp__LUT__SR_MASK 0x01u
#define Comp_4_ctComp__LUT__SR_SHIFT 0u
#define Comp_4_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define Comp_4_ctComp__PM_ACT_MSK 0x01u
#define Comp_4_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define Comp_4_ctComp__PM_STBY_MSK 0x01u
#define Comp_4_ctComp__SW0 CYREG_CMP0_SW0
#define Comp_4_ctComp__SW2 CYREG_CMP0_SW2
#define Comp_4_ctComp__SW3 CYREG_CMP0_SW3
#define Comp_4_ctComp__SW4 CYREG_CMP0_SW4
#define Comp_4_ctComp__SW6 CYREG_CMP0_SW6
#define Comp_4_ctComp__TR0 CYREG_CMP0_TR0
#define Comp_4_ctComp__TR1 CYREG_CMP0_TR1
#define Comp_4_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP0_TR0
#define Comp_4_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
#define Comp_4_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP0_TR1
#define Comp_4_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
#define Comp_4_ctComp__WRK CYREG_CMP_WRK
#define Comp_4_ctComp__WRK_MASK 0x01u
#define Comp_4_ctComp__WRK_SHIFT 0u

/* sd_isr */
#define sd_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define sd_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define sd_isr__INTC_MASK 0x80u
#define sd_isr__INTC_NUMBER 7u
#define sd_isr__INTC_PRIOR_NUM 7u
#define sd_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_7
#define sd_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define sd_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* DVDAC_1_DMA */
#define DVDAC_1_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define DVDAC_1_DMA__DRQ_NUMBER 0u
#define DVDAC_1_DMA__NUMBEROF_TDS 0u
#define DVDAC_1_DMA__PRIORITY 2u
#define DVDAC_1_DMA__TERMIN_EN 0u
#define DVDAC_1_DMA__TERMIN_SEL 0u
#define DVDAC_1_DMA__TERMOUT0_EN 0u
#define DVDAC_1_DMA__TERMOUT0_SEL 0u
#define DVDAC_1_DMA__TERMOUT1_EN 0u
#define DVDAC_1_DMA__TERMOUT1_SEL 0u

/* DVDAC_1_IntClock */
#define DVDAC_1_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define DVDAC_1_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define DVDAC_1_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define DVDAC_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define DVDAC_1_IntClock__INDEX 0x02u
#define DVDAC_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define DVDAC_1_IntClock__PM_ACT_MSK 0x04u
#define DVDAC_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define DVDAC_1_IntClock__PM_STBY_MSK 0x04u

/* DVDAC_1_VDAC8_viDAC8 */
#define DVDAC_1_VDAC8_viDAC8__CR0 CYREG_DAC2_CR0
#define DVDAC_1_VDAC8_viDAC8__CR1 CYREG_DAC2_CR1
#define DVDAC_1_VDAC8_viDAC8__D CYREG_DAC2_D
#define DVDAC_1_VDAC8_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define DVDAC_1_VDAC8_viDAC8__PM_ACT_MSK 0x04u
#define DVDAC_1_VDAC8_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define DVDAC_1_VDAC8_viDAC8__PM_STBY_MSK 0x04u
#define DVDAC_1_VDAC8_viDAC8__STROBE CYREG_DAC2_STROBE
#define DVDAC_1_VDAC8_viDAC8__SW0 CYREG_DAC2_SW0
#define DVDAC_1_VDAC8_viDAC8__SW2 CYREG_DAC2_SW2
#define DVDAC_1_VDAC8_viDAC8__SW3 CYREG_DAC2_SW3
#define DVDAC_1_VDAC8_viDAC8__SW4 CYREG_DAC2_SW4
#define DVDAC_1_VDAC8_viDAC8__TR CYREG_DAC2_TR
#define DVDAC_1_VDAC8_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC2_M1
#define DVDAC_1_VDAC8_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC2_M2
#define DVDAC_1_VDAC8_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC2_M3
#define DVDAC_1_VDAC8_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC2_M4
#define DVDAC_1_VDAC8_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC2_M5
#define DVDAC_1_VDAC8_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC2_M6
#define DVDAC_1_VDAC8_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC2_M7
#define DVDAC_1_VDAC8_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC2_M8
#define DVDAC_1_VDAC8_viDAC8__TST CYREG_DAC2_TST

/* DVDAC_3_DMA */
#define DVDAC_3_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define DVDAC_3_DMA__DRQ_NUMBER 1u
#define DVDAC_3_DMA__NUMBEROF_TDS 0u
#define DVDAC_3_DMA__PRIORITY 2u
#define DVDAC_3_DMA__TERMIN_EN 0u
#define DVDAC_3_DMA__TERMIN_SEL 0u
#define DVDAC_3_DMA__TERMOUT0_EN 0u
#define DVDAC_3_DMA__TERMOUT0_SEL 0u
#define DVDAC_3_DMA__TERMOUT1_EN 0u
#define DVDAC_3_DMA__TERMOUT1_SEL 0u

/* DVDAC_3_IntClock */
#define DVDAC_3_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define DVDAC_3_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define DVDAC_3_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define DVDAC_3_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define DVDAC_3_IntClock__INDEX 0x01u
#define DVDAC_3_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define DVDAC_3_IntClock__PM_ACT_MSK 0x02u
#define DVDAC_3_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define DVDAC_3_IntClock__PM_STBY_MSK 0x02u

/* DVDAC_3_VDAC8_viDAC8 */
#define DVDAC_3_VDAC8_viDAC8__CR0 CYREG_DAC1_CR0
#define DVDAC_3_VDAC8_viDAC8__CR1 CYREG_DAC1_CR1
#define DVDAC_3_VDAC8_viDAC8__D CYREG_DAC1_D
#define DVDAC_3_VDAC8_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define DVDAC_3_VDAC8_viDAC8__PM_ACT_MSK 0x02u
#define DVDAC_3_VDAC8_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define DVDAC_3_VDAC8_viDAC8__PM_STBY_MSK 0x02u
#define DVDAC_3_VDAC8_viDAC8__STROBE CYREG_DAC1_STROBE
#define DVDAC_3_VDAC8_viDAC8__SW0 CYREG_DAC1_SW0
#define DVDAC_3_VDAC8_viDAC8__SW2 CYREG_DAC1_SW2
#define DVDAC_3_VDAC8_viDAC8__SW3 CYREG_DAC1_SW3
#define DVDAC_3_VDAC8_viDAC8__SW4 CYREG_DAC1_SW4
#define DVDAC_3_VDAC8_viDAC8__TR CYREG_DAC1_TR
#define DVDAC_3_VDAC8_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC1_M1
#define DVDAC_3_VDAC8_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC1_M2
#define DVDAC_3_VDAC8_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC1_M3
#define DVDAC_3_VDAC8_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC1_M4
#define DVDAC_3_VDAC8_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC1_M5
#define DVDAC_3_VDAC8_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC1_M6
#define DVDAC_3_VDAC8_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC1_M7
#define DVDAC_3_VDAC8_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC1_M8
#define DVDAC_3_VDAC8_viDAC8__TST CYREG_DAC1_TST

/* DVDAC_4_DMA */
#define DVDAC_4_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define DVDAC_4_DMA__DRQ_NUMBER 2u
#define DVDAC_4_DMA__NUMBEROF_TDS 0u
#define DVDAC_4_DMA__PRIORITY 2u
#define DVDAC_4_DMA__TERMIN_EN 0u
#define DVDAC_4_DMA__TERMIN_SEL 0u
#define DVDAC_4_DMA__TERMOUT0_EN 0u
#define DVDAC_4_DMA__TERMOUT0_SEL 0u
#define DVDAC_4_DMA__TERMOUT1_EN 0u
#define DVDAC_4_DMA__TERMOUT1_SEL 0u

/* DVDAC_4_IntClock */
#define DVDAC_4_IntClock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define DVDAC_4_IntClock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define DVDAC_4_IntClock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define DVDAC_4_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define DVDAC_4_IntClock__INDEX 0x03u
#define DVDAC_4_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define DVDAC_4_IntClock__PM_ACT_MSK 0x08u
#define DVDAC_4_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define DVDAC_4_IntClock__PM_STBY_MSK 0x08u

/* DVDAC_4_VDAC8_viDAC8 */
#define DVDAC_4_VDAC8_viDAC8__CR0 CYREG_DAC0_CR0
#define DVDAC_4_VDAC8_viDAC8__CR1 CYREG_DAC0_CR1
#define DVDAC_4_VDAC8_viDAC8__D CYREG_DAC0_D
#define DVDAC_4_VDAC8_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define DVDAC_4_VDAC8_viDAC8__PM_ACT_MSK 0x01u
#define DVDAC_4_VDAC8_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define DVDAC_4_VDAC8_viDAC8__PM_STBY_MSK 0x01u
#define DVDAC_4_VDAC8_viDAC8__STROBE CYREG_DAC0_STROBE
#define DVDAC_4_VDAC8_viDAC8__SW0 CYREG_DAC0_SW0
#define DVDAC_4_VDAC8_viDAC8__SW2 CYREG_DAC0_SW2
#define DVDAC_4_VDAC8_viDAC8__SW3 CYREG_DAC0_SW3
#define DVDAC_4_VDAC8_viDAC8__SW4 CYREG_DAC0_SW4
#define DVDAC_4_VDAC8_viDAC8__TR CYREG_DAC0_TR
#define DVDAC_4_VDAC8_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC0_M1
#define DVDAC_4_VDAC8_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC0_M2
#define DVDAC_4_VDAC8_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC0_M3
#define DVDAC_4_VDAC8_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC0_M4
#define DVDAC_4_VDAC8_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC0_M5
#define DVDAC_4_VDAC8_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC0_M6
#define DVDAC_4_VDAC8_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC0_M7
#define DVDAC_4_VDAC8_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC0_M8
#define DVDAC_4_VDAC8_viDAC8__TST CYREG_DAC0_TST

/* rtc_i2c_I2C_FF */
#define rtc_i2c_I2C_FF__ADR CYREG_I2C_ADR
#define rtc_i2c_I2C_FF__CFG CYREG_I2C_CFG
#define rtc_i2c_I2C_FF__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define rtc_i2c_I2C_FF__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define rtc_i2c_I2C_FF__CSR CYREG_I2C_CSR
#define rtc_i2c_I2C_FF__D CYREG_I2C_D
#define rtc_i2c_I2C_FF__MCSR CYREG_I2C_MCSR
#define rtc_i2c_I2C_FF__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define rtc_i2c_I2C_FF__PM_ACT_MSK 0x04u
#define rtc_i2c_I2C_FF__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define rtc_i2c_I2C_FF__PM_STBY_MSK 0x04u
#define rtc_i2c_I2C_FF__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define rtc_i2c_I2C_FF__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define rtc_i2c_I2C_FF__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define rtc_i2c_I2C_FF__TMOUT_SR CYREG_I2C_TMOUT_SR
#define rtc_i2c_I2C_FF__XCFG CYREG_I2C_XCFG

/* rtc_i2c_I2C_IRQ */
#define rtc_i2c_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define rtc_i2c_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define rtc_i2c_I2C_IRQ__INTC_MASK 0x8000u
#define rtc_i2c_I2C_IRQ__INTC_NUMBER 15u
#define rtc_i2c_I2C_IRQ__INTC_PRIOR_NUM 7u
#define rtc_i2c_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define rtc_i2c_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define rtc_i2c_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* emFile_1_Clock_1 */
#define emFile_1_Clock_1__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define emFile_1_Clock_1__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define emFile_1_Clock_1__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define emFile_1_Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define emFile_1_Clock_1__INDEX 0x00u
#define emFile_1_Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define emFile_1_Clock_1__PM_ACT_MSK 0x01u
#define emFile_1_Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define emFile_1_Clock_1__PM_STBY_MSK 0x01u

/* emFile_1_miso0 */
#define emFile_1_miso0__0__INTTYPE CYREG_PICU6_INTTYPE4
#define emFile_1_miso0__0__MASK 0x10u
#define emFile_1_miso0__0__PC CYREG_PRT6_PC4
#define emFile_1_miso0__0__PORT 6u
#define emFile_1_miso0__0__SHIFT 4u
#define emFile_1_miso0__AG CYREG_PRT6_AG
#define emFile_1_miso0__AMUX CYREG_PRT6_AMUX
#define emFile_1_miso0__BIE CYREG_PRT6_BIE
#define emFile_1_miso0__BIT_MASK CYREG_PRT6_BIT_MASK
#define emFile_1_miso0__BYP CYREG_PRT6_BYP
#define emFile_1_miso0__CTL CYREG_PRT6_CTL
#define emFile_1_miso0__DM0 CYREG_PRT6_DM0
#define emFile_1_miso0__DM1 CYREG_PRT6_DM1
#define emFile_1_miso0__DM2 CYREG_PRT6_DM2
#define emFile_1_miso0__DR CYREG_PRT6_DR
#define emFile_1_miso0__INP_DIS CYREG_PRT6_INP_DIS
#define emFile_1_miso0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define emFile_1_miso0__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define emFile_1_miso0__LCD_EN CYREG_PRT6_LCD_EN
#define emFile_1_miso0__MASK 0x10u
#define emFile_1_miso0__PORT 6u
#define emFile_1_miso0__PRT CYREG_PRT6_PRT
#define emFile_1_miso0__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define emFile_1_miso0__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define emFile_1_miso0__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define emFile_1_miso0__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define emFile_1_miso0__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define emFile_1_miso0__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define emFile_1_miso0__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define emFile_1_miso0__PS CYREG_PRT6_PS
#define emFile_1_miso0__SHIFT 4u
#define emFile_1_miso0__SLW CYREG_PRT6_SLW

/* emFile_1_mosi0 */
#define emFile_1_mosi0__0__INTTYPE CYREG_PICU6_INTTYPE6
#define emFile_1_mosi0__0__MASK 0x40u
#define emFile_1_mosi0__0__PC CYREG_PRT6_PC6
#define emFile_1_mosi0__0__PORT 6u
#define emFile_1_mosi0__0__SHIFT 6u
#define emFile_1_mosi0__AG CYREG_PRT6_AG
#define emFile_1_mosi0__AMUX CYREG_PRT6_AMUX
#define emFile_1_mosi0__BIE CYREG_PRT6_BIE
#define emFile_1_mosi0__BIT_MASK CYREG_PRT6_BIT_MASK
#define emFile_1_mosi0__BYP CYREG_PRT6_BYP
#define emFile_1_mosi0__CTL CYREG_PRT6_CTL
#define emFile_1_mosi0__DM0 CYREG_PRT6_DM0
#define emFile_1_mosi0__DM1 CYREG_PRT6_DM1
#define emFile_1_mosi0__DM2 CYREG_PRT6_DM2
#define emFile_1_mosi0__DR CYREG_PRT6_DR
#define emFile_1_mosi0__INP_DIS CYREG_PRT6_INP_DIS
#define emFile_1_mosi0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define emFile_1_mosi0__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define emFile_1_mosi0__LCD_EN CYREG_PRT6_LCD_EN
#define emFile_1_mosi0__MASK 0x40u
#define emFile_1_mosi0__PORT 6u
#define emFile_1_mosi0__PRT CYREG_PRT6_PRT
#define emFile_1_mosi0__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define emFile_1_mosi0__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define emFile_1_mosi0__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define emFile_1_mosi0__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define emFile_1_mosi0__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define emFile_1_mosi0__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define emFile_1_mosi0__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define emFile_1_mosi0__PS CYREG_PRT6_PS
#define emFile_1_mosi0__SHIFT 6u
#define emFile_1_mosi0__SLW CYREG_PRT6_SLW

/* emFile_1_sclk0 */
#define emFile_1_sclk0__0__INTTYPE CYREG_PICU3_INTTYPE0
#define emFile_1_sclk0__0__MASK 0x01u
#define emFile_1_sclk0__0__PC CYREG_PRT3_PC0
#define emFile_1_sclk0__0__PORT 3u
#define emFile_1_sclk0__0__SHIFT 0u
#define emFile_1_sclk0__AG CYREG_PRT3_AG
#define emFile_1_sclk0__AMUX CYREG_PRT3_AMUX
#define emFile_1_sclk0__BIE CYREG_PRT3_BIE
#define emFile_1_sclk0__BIT_MASK CYREG_PRT3_BIT_MASK
#define emFile_1_sclk0__BYP CYREG_PRT3_BYP
#define emFile_1_sclk0__CTL CYREG_PRT3_CTL
#define emFile_1_sclk0__DM0 CYREG_PRT3_DM0
#define emFile_1_sclk0__DM1 CYREG_PRT3_DM1
#define emFile_1_sclk0__DM2 CYREG_PRT3_DM2
#define emFile_1_sclk0__DR CYREG_PRT3_DR
#define emFile_1_sclk0__INP_DIS CYREG_PRT3_INP_DIS
#define emFile_1_sclk0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define emFile_1_sclk0__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define emFile_1_sclk0__LCD_EN CYREG_PRT3_LCD_EN
#define emFile_1_sclk0__MASK 0x01u
#define emFile_1_sclk0__PORT 3u
#define emFile_1_sclk0__PRT CYREG_PRT3_PRT
#define emFile_1_sclk0__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define emFile_1_sclk0__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define emFile_1_sclk0__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define emFile_1_sclk0__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define emFile_1_sclk0__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define emFile_1_sclk0__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define emFile_1_sclk0__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define emFile_1_sclk0__PS CYREG_PRT3_PS
#define emFile_1_sclk0__SHIFT 0u
#define emFile_1_sclk0__SLW CYREG_PRT3_SLW

/* emFile_1_SPI0_BSPIM */
#define emFile_1_SPI0_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define emFile_1_SPI0_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define emFile_1_SPI0_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB13_14_CTL
#define emFile_1_SPI0_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define emFile_1_SPI0_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB13_14_CTL
#define emFile_1_SPI0_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB13_14_MSK
#define emFile_1_SPI0_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define emFile_1_SPI0_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB13_14_MSK
#define emFile_1_SPI0_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define emFile_1_SPI0_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define emFile_1_SPI0_BSPIM_BitCounter__CONTROL_REG CYREG_B0_UDB13_CTL
#define emFile_1_SPI0_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B0_UDB13_ST_CTL
#define emFile_1_SPI0_BSPIM_BitCounter__COUNT_REG CYREG_B0_UDB13_CTL
#define emFile_1_SPI0_BSPIM_BitCounter__COUNT_ST_REG CYREG_B0_UDB13_ST_CTL
#define emFile_1_SPI0_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define emFile_1_SPI0_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define emFile_1_SPI0_BSPIM_BitCounter__PERIOD_REG CYREG_B0_UDB13_MSK
#define emFile_1_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define emFile_1_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define emFile_1_SPI0_BSPIM_BitCounter_ST__MASK_REG CYREG_B0_UDB13_MSK
#define emFile_1_SPI0_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define emFile_1_SPI0_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB13_ST_CTL
#define emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB13_ST_CTL
#define emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_REG CYREG_B0_UDB13_ST
#define emFile_1_SPI0_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define emFile_1_SPI0_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define emFile_1_SPI0_BSPIM_RxStsReg__4__MASK 0x10u
#define emFile_1_SPI0_BSPIM_RxStsReg__4__POS 4
#define emFile_1_SPI0_BSPIM_RxStsReg__5__MASK 0x20u
#define emFile_1_SPI0_BSPIM_RxStsReg__5__POS 5
#define emFile_1_SPI0_BSPIM_RxStsReg__6__MASK 0x40u
#define emFile_1_SPI0_BSPIM_RxStsReg__6__POS 6
#define emFile_1_SPI0_BSPIM_RxStsReg__MASK 0x70u
#define emFile_1_SPI0_BSPIM_RxStsReg__MASK_REG CYREG_B0_UDB12_MSK
#define emFile_1_SPI0_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define emFile_1_SPI0_BSPIM_RxStsReg__STATUS_REG CYREG_B0_UDB12_ST
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__A0_REG CYREG_B0_UDB15_A0
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__A1_REG CYREG_B0_UDB15_A1
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__D0_REG CYREG_B0_UDB15_D0
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__D1_REG CYREG_B0_UDB15_D1
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__F0_REG CYREG_B0_UDB15_F0
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__F1_REG CYREG_B0_UDB15_F1
#define emFile_1_SPI0_BSPIM_TxStsReg__0__MASK 0x01u
#define emFile_1_SPI0_BSPIM_TxStsReg__0__POS 0
#define emFile_1_SPI0_BSPIM_TxStsReg__1__MASK 0x02u
#define emFile_1_SPI0_BSPIM_TxStsReg__1__POS 1
#define emFile_1_SPI0_BSPIM_TxStsReg__2__MASK 0x04u
#define emFile_1_SPI0_BSPIM_TxStsReg__2__POS 2
#define emFile_1_SPI0_BSPIM_TxStsReg__3__MASK 0x08u
#define emFile_1_SPI0_BSPIM_TxStsReg__3__POS 3
#define emFile_1_SPI0_BSPIM_TxStsReg__4__MASK 0x10u
#define emFile_1_SPI0_BSPIM_TxStsReg__4__POS 4
#define emFile_1_SPI0_BSPIM_TxStsReg__MASK 0x1Fu
#define emFile_1_SPI0_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB15_MSK
#define emFile_1_SPI0_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define emFile_1_SPI0_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB15_ST

/* emFile_1_SPI0_CS */
#define emFile_1_SPI0_CS__0__INTTYPE CYREG_PICU6_INTTYPE7
#define emFile_1_SPI0_CS__0__MASK 0x80u
#define emFile_1_SPI0_CS__0__PC CYREG_PRT6_PC7
#define emFile_1_SPI0_CS__0__PORT 6u
#define emFile_1_SPI0_CS__0__SHIFT 7u
#define emFile_1_SPI0_CS__AG CYREG_PRT6_AG
#define emFile_1_SPI0_CS__AMUX CYREG_PRT6_AMUX
#define emFile_1_SPI0_CS__BIE CYREG_PRT6_BIE
#define emFile_1_SPI0_CS__BIT_MASK CYREG_PRT6_BIT_MASK
#define emFile_1_SPI0_CS__BYP CYREG_PRT6_BYP
#define emFile_1_SPI0_CS__CTL CYREG_PRT6_CTL
#define emFile_1_SPI0_CS__DM0 CYREG_PRT6_DM0
#define emFile_1_SPI0_CS__DM1 CYREG_PRT6_DM1
#define emFile_1_SPI0_CS__DM2 CYREG_PRT6_DM2
#define emFile_1_SPI0_CS__DR CYREG_PRT6_DR
#define emFile_1_SPI0_CS__INP_DIS CYREG_PRT6_INP_DIS
#define emFile_1_SPI0_CS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define emFile_1_SPI0_CS__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define emFile_1_SPI0_CS__LCD_EN CYREG_PRT6_LCD_EN
#define emFile_1_SPI0_CS__MASK 0x80u
#define emFile_1_SPI0_CS__PORT 6u
#define emFile_1_SPI0_CS__PRT CYREG_PRT6_PRT
#define emFile_1_SPI0_CS__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define emFile_1_SPI0_CS__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define emFile_1_SPI0_CS__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define emFile_1_SPI0_CS__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define emFile_1_SPI0_CS__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define emFile_1_SPI0_CS__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define emFile_1_SPI0_CS__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define emFile_1_SPI0_CS__PS CYREG_PRT6_PS
#define emFile_1_SPI0_CS__SHIFT 7u
#define emFile_1_SPI0_CS__SLW CYREG_PRT6_SLW

/* sd_timer_TimerUDB */
#define sd_timer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define sd_timer_TimerUDB_rstSts_stsreg__0__POS 0
#define sd_timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define sd_timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define sd_timer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define sd_timer_TimerUDB_rstSts_stsreg__2__POS 2
#define sd_timer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define sd_timer_TimerUDB_rstSts_stsreg__3__POS 3
#define sd_timer_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define sd_timer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB09_MSK
#define sd_timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define sd_timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define sd_timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define sd_timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define sd_timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define sd_timer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB09_ST
#define sd_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define sd_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define sd_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define sd_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define sd_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define sd_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define sd_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define sd_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define sd_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define sd_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define sd_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define sd_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define sd_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB09_CTL
#define sd_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define sd_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB09_CTL
#define sd_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define sd_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define sd_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define sd_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define sd_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB09_MSK
#define sd_timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define sd_timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define sd_timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define sd_timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define sd_timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define sd_timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define sd_timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define sd_timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define sd_timer_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B1_UDB08_A0
#define sd_timer_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B1_UDB08_A1
#define sd_timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define sd_timer_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B1_UDB08_D0
#define sd_timer_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B1_UDB08_D1
#define sd_timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define sd_timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define sd_timer_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B1_UDB08_F0
#define sd_timer_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B1_UDB08_F1
#define sd_timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define sd_timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define sd_timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define sd_timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define sd_timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define sd_timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define sd_timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define sd_timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define sd_timer_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B1_UDB09_A0
#define sd_timer_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B1_UDB09_A1
#define sd_timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define sd_timer_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B1_UDB09_D0
#define sd_timer_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B1_UDB09_D1
#define sd_timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define sd_timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define sd_timer_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B1_UDB09_F0
#define sd_timer_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B1_UDB09_F1
#define sd_timer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define sd_timer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL

/* RTC_SCL_1 */
#define RTC_SCL_1__0__INTTYPE CYREG_PICU2_INTTYPE5
#define RTC_SCL_1__0__MASK 0x20u
#define RTC_SCL_1__0__PC CYREG_PRT2_PC5
#define RTC_SCL_1__0__PORT 2u
#define RTC_SCL_1__0__SHIFT 5u
#define RTC_SCL_1__AG CYREG_PRT2_AG
#define RTC_SCL_1__AMUX CYREG_PRT2_AMUX
#define RTC_SCL_1__BIE CYREG_PRT2_BIE
#define RTC_SCL_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define RTC_SCL_1__BYP CYREG_PRT2_BYP
#define RTC_SCL_1__CTL CYREG_PRT2_CTL
#define RTC_SCL_1__DM0 CYREG_PRT2_DM0
#define RTC_SCL_1__DM1 CYREG_PRT2_DM1
#define RTC_SCL_1__DM2 CYREG_PRT2_DM2
#define RTC_SCL_1__DR CYREG_PRT2_DR
#define RTC_SCL_1__INP_DIS CYREG_PRT2_INP_DIS
#define RTC_SCL_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define RTC_SCL_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define RTC_SCL_1__LCD_EN CYREG_PRT2_LCD_EN
#define RTC_SCL_1__MASK 0x20u
#define RTC_SCL_1__PORT 2u
#define RTC_SCL_1__PRT CYREG_PRT2_PRT
#define RTC_SCL_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define RTC_SCL_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define RTC_SCL_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define RTC_SCL_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define RTC_SCL_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define RTC_SCL_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define RTC_SCL_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define RTC_SCL_1__PS CYREG_PRT2_PS
#define RTC_SCL_1__SHIFT 5u
#define RTC_SCL_1__SLW CYREG_PRT2_SLW

/* RTC_SDA_1 */
#define RTC_SDA_1__0__INTTYPE CYREG_PICU2_INTTYPE6
#define RTC_SDA_1__0__MASK 0x40u
#define RTC_SDA_1__0__PC CYREG_PRT2_PC6
#define RTC_SDA_1__0__PORT 2u
#define RTC_SDA_1__0__SHIFT 6u
#define RTC_SDA_1__AG CYREG_PRT2_AG
#define RTC_SDA_1__AMUX CYREG_PRT2_AMUX
#define RTC_SDA_1__BIE CYREG_PRT2_BIE
#define RTC_SDA_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define RTC_SDA_1__BYP CYREG_PRT2_BYP
#define RTC_SDA_1__CTL CYREG_PRT2_CTL
#define RTC_SDA_1__DM0 CYREG_PRT2_DM0
#define RTC_SDA_1__DM1 CYREG_PRT2_DM1
#define RTC_SDA_1__DM2 CYREG_PRT2_DM2
#define RTC_SDA_1__DR CYREG_PRT2_DR
#define RTC_SDA_1__INP_DIS CYREG_PRT2_INP_DIS
#define RTC_SDA_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define RTC_SDA_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define RTC_SDA_1__LCD_EN CYREG_PRT2_LCD_EN
#define RTC_SDA_1__MASK 0x40u
#define RTC_SDA_1__PORT 2u
#define RTC_SDA_1__PRT CYREG_PRT2_PRT
#define RTC_SDA_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define RTC_SDA_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define RTC_SDA_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define RTC_SDA_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define RTC_SDA_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define RTC_SDA_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define RTC_SDA_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define RTC_SDA_1__PS CYREG_PRT2_PS
#define RTC_SDA_1__SHIFT 6u
#define RTC_SDA_1__SLW CYREG_PRT2_SLW

/* USBUART_1_arb_int */
#define USBUART_1_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_arb_int__INTC_MASK 0x400000u
#define USBUART_1_arb_int__INTC_NUMBER 22u
#define USBUART_1_arb_int__INTC_PRIOR_NUM 7u
#define USBUART_1_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USBUART_1_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_bus_reset */
#define USBUART_1_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_bus_reset__INTC_MASK 0x800000u
#define USBUART_1_bus_reset__INTC_NUMBER 23u
#define USBUART_1_bus_reset__INTC_PRIOR_NUM 7u
#define USBUART_1_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USBUART_1_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_Dm */
#define USBUART_1_Dm__0__INTTYPE CYREG_PICU15_INTTYPE7
#define USBUART_1_Dm__0__MASK 0x80u
#define USBUART_1_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USBUART_1_Dm__0__PORT 15u
#define USBUART_1_Dm__0__SHIFT 7u
#define USBUART_1_Dm__AG CYREG_PRT15_AG
#define USBUART_1_Dm__AMUX CYREG_PRT15_AMUX
#define USBUART_1_Dm__BIE CYREG_PRT15_BIE
#define USBUART_1_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_1_Dm__BYP CYREG_PRT15_BYP
#define USBUART_1_Dm__CTL CYREG_PRT15_CTL
#define USBUART_1_Dm__DM0 CYREG_PRT15_DM0
#define USBUART_1_Dm__DM1 CYREG_PRT15_DM1
#define USBUART_1_Dm__DM2 CYREG_PRT15_DM2
#define USBUART_1_Dm__DR CYREG_PRT15_DR
#define USBUART_1_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_1_Dm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_1_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_1_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_1_Dm__MASK 0x80u
#define USBUART_1_Dm__PORT 15u
#define USBUART_1_Dm__PRT CYREG_PRT15_PRT
#define USBUART_1_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_1_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_1_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_1_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_1_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_1_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_1_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_1_Dm__PS CYREG_PRT15_PS
#define USBUART_1_Dm__SHIFT 7u
#define USBUART_1_Dm__SLW CYREG_PRT15_SLW

/* USBUART_1_Dp */
#define USBUART_1_Dp__0__INTTYPE CYREG_PICU15_INTTYPE6
#define USBUART_1_Dp__0__MASK 0x40u
#define USBUART_1_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USBUART_1_Dp__0__PORT 15u
#define USBUART_1_Dp__0__SHIFT 6u
#define USBUART_1_Dp__AG CYREG_PRT15_AG
#define USBUART_1_Dp__AMUX CYREG_PRT15_AMUX
#define USBUART_1_Dp__BIE CYREG_PRT15_BIE
#define USBUART_1_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_1_Dp__BYP CYREG_PRT15_BYP
#define USBUART_1_Dp__CTL CYREG_PRT15_CTL
#define USBUART_1_Dp__DM0 CYREG_PRT15_DM0
#define USBUART_1_Dp__DM1 CYREG_PRT15_DM1
#define USBUART_1_Dp__DM2 CYREG_PRT15_DM2
#define USBUART_1_Dp__DR CYREG_PRT15_DR
#define USBUART_1_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_1_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USBUART_1_Dp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_1_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_1_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_1_Dp__MASK 0x40u
#define USBUART_1_Dp__PORT 15u
#define USBUART_1_Dp__PRT CYREG_PRT15_PRT
#define USBUART_1_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_1_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_1_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_1_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_1_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_1_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_1_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_1_Dp__PS CYREG_PRT15_PS
#define USBUART_1_Dp__SHIFT 6u
#define USBUART_1_Dp__SLW CYREG_PRT15_SLW
#define USBUART_1_Dp__SNAP CYREG_PICU_15_SNAP_15

/* USBUART_1_dp_int */
#define USBUART_1_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_dp_int__INTC_MASK 0x1000u
#define USBUART_1_dp_int__INTC_NUMBER 12u
#define USBUART_1_dp_int__INTC_PRIOR_NUM 7u
#define USBUART_1_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USBUART_1_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_ep_0 */
#define USBUART_1_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_0__INTC_MASK 0x1000000u
#define USBUART_1_ep_0__INTC_NUMBER 24u
#define USBUART_1_ep_0__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USBUART_1_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_ep_1 */
#define USBUART_1_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_1__INTC_MASK 0x08u
#define USBUART_1_ep_1__INTC_NUMBER 3u
#define USBUART_1_ep_1__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define USBUART_1_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_ep_2 */
#define USBUART_1_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_2__INTC_MASK 0x10u
#define USBUART_1_ep_2__INTC_NUMBER 4u
#define USBUART_1_ep_2__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define USBUART_1_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_ep_3 */
#define USBUART_1_ep_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_3__INTC_MASK 0x20u
#define USBUART_1_ep_3__INTC_NUMBER 5u
#define USBUART_1_ep_3__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_3__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define USBUART_1_ep_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_sof_int */
#define USBUART_1_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_sof_int__INTC_MASK 0x200000u
#define USBUART_1_sof_int__INTC_NUMBER 21u
#define USBUART_1_sof_int__INTC_PRIOR_NUM 7u
#define USBUART_1_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_21
#define USBUART_1_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_USB */
#define USBUART_1_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USBUART_1_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USBUART_1_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USBUART_1_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USBUART_1_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USBUART_1_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USBUART_1_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USBUART_1_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USBUART_1_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USBUART_1_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USBUART_1_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USBUART_1_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USBUART_1_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USBUART_1_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USBUART_1_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USBUART_1_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USBUART_1_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USBUART_1_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USBUART_1_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USBUART_1_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USBUART_1_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USBUART_1_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USBUART_1_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USBUART_1_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USBUART_1_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USBUART_1_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USBUART_1_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USBUART_1_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USBUART_1_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USBUART_1_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USBUART_1_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USBUART_1_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USBUART_1_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USBUART_1_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USBUART_1_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USBUART_1_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USBUART_1_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USBUART_1_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USBUART_1_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USBUART_1_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USBUART_1_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USBUART_1_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USBUART_1_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USBUART_1_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USBUART_1_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USBUART_1_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USBUART_1_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USBUART_1_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USBUART_1_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USBUART_1_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USBUART_1_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USBUART_1_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USBUART_1_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USBUART_1_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USBUART_1_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USBUART_1_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USBUART_1_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USBUART_1_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USBUART_1_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USBUART_1_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USBUART_1_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USBUART_1_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USBUART_1_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USBUART_1_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USBUART_1_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USBUART_1_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USBUART_1_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USBUART_1_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USBUART_1_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USBUART_1_USB__CR0 CYREG_USB_CR0
#define USBUART_1_USB__CR1 CYREG_USB_CR1
#define USBUART_1_USB__CWA CYREG_USB_CWA
#define USBUART_1_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USBUART_1_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USBUART_1_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USBUART_1_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USBUART_1_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USBUART_1_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USBUART_1_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USBUART_1_USB__EP0_CR CYREG_USB_EP0_CR
#define USBUART_1_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USBUART_1_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USBUART_1_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USBUART_1_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USBUART_1_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USBUART_1_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USBUART_1_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USBUART_1_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USBUART_1_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USBUART_1_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USBUART_1_USB__PM_ACT_MSK 0x01u
#define USBUART_1_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USBUART_1_USB__PM_STBY_MSK 0x01u
#define USBUART_1_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USBUART_1_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USBUART_1_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USBUART_1_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USBUART_1_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USBUART_1_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USBUART_1_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USBUART_1_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USBUART_1_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USBUART_1_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USBUART_1_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USBUART_1_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USBUART_1_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USBUART_1_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USBUART_1_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USBUART_1_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USBUART_1_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USBUART_1_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USBUART_1_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USBUART_1_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USBUART_1_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USBUART_1_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USBUART_1_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USBUART_1_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USBUART_1_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USBUART_1_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USBUART_1_USB__SOF0 CYREG_USB_SOF0
#define USBUART_1_USB__SOF1 CYREG_USB_SOF1
#define USBUART_1_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define USBUART_1_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USBUART_1_USB__USBIO_CR1 CYREG_USB_USBIO_CR1

/* status_isr */
#define status_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define status_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define status_isr__INTC_MASK 0x100u
#define status_isr__INTC_NUMBER 8u
#define status_isr__INTC_PRIOR_NUM 7u
#define status_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_8
#define status_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define status_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* timer_clock */
#define timer_clock__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define timer_clock__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define timer_clock__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define timer_clock__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock__INDEX 0x04u
#define timer_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock__PM_ACT_MSK 0x10u
#define timer_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock__PM_STBY_MSK 0x10u

/* millis_timer_TimerUDB */
#define millis_timer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define millis_timer_TimerUDB_rstSts_stsreg__0__POS 0
#define millis_timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define millis_timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define millis_timer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define millis_timer_TimerUDB_rstSts_stsreg__2__POS 2
#define millis_timer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define millis_timer_TimerUDB_rstSts_stsreg__3__POS 3
#define millis_timer_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define millis_timer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define millis_timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define millis_timer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB07_ST
#define millis_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define millis_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define millis_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define millis_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define millis_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define millis_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define millis_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define millis_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define millis_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define millis_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define millis_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define millis_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define millis_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB05_CTL
#define millis_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define millis_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB05_CTL
#define millis_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define millis_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define millis_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define millis_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define millis_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB05_MSK
#define millis_timer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define millis_timer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define millis_timer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define millis_timer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define millis_timer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define millis_timer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define millis_timer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define millis_timer_TimerUDB_sT32_timerdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define millis_timer_TimerUDB_sT32_timerdp_u0__A0_REG CYREG_B1_UDB04_A0
#define millis_timer_TimerUDB_sT32_timerdp_u0__A1_REG CYREG_B1_UDB04_A1
#define millis_timer_TimerUDB_sT32_timerdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define millis_timer_TimerUDB_sT32_timerdp_u0__D0_REG CYREG_B1_UDB04_D0
#define millis_timer_TimerUDB_sT32_timerdp_u0__D1_REG CYREG_B1_UDB04_D1
#define millis_timer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define millis_timer_TimerUDB_sT32_timerdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define millis_timer_TimerUDB_sT32_timerdp_u0__F0_REG CYREG_B1_UDB04_F0
#define millis_timer_TimerUDB_sT32_timerdp_u0__F1_REG CYREG_B1_UDB04_F1
#define millis_timer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define millis_timer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define millis_timer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define millis_timer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define millis_timer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define millis_timer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define millis_timer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define millis_timer_TimerUDB_sT32_timerdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define millis_timer_TimerUDB_sT32_timerdp_u1__A0_REG CYREG_B1_UDB05_A0
#define millis_timer_TimerUDB_sT32_timerdp_u1__A1_REG CYREG_B1_UDB05_A1
#define millis_timer_TimerUDB_sT32_timerdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define millis_timer_TimerUDB_sT32_timerdp_u1__D0_REG CYREG_B1_UDB05_D0
#define millis_timer_TimerUDB_sT32_timerdp_u1__D1_REG CYREG_B1_UDB05_D1
#define millis_timer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define millis_timer_TimerUDB_sT32_timerdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define millis_timer_TimerUDB_sT32_timerdp_u1__F0_REG CYREG_B1_UDB05_F0
#define millis_timer_TimerUDB_sT32_timerdp_u1__F1_REG CYREG_B1_UDB05_F1
#define millis_timer_TimerUDB_sT32_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define millis_timer_TimerUDB_sT32_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define millis_timer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define millis_timer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define millis_timer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define millis_timer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define millis_timer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define millis_timer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define millis_timer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define millis_timer_TimerUDB_sT32_timerdp_u2__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define millis_timer_TimerUDB_sT32_timerdp_u2__A0_REG CYREG_B1_UDB06_A0
#define millis_timer_TimerUDB_sT32_timerdp_u2__A1_REG CYREG_B1_UDB06_A1
#define millis_timer_TimerUDB_sT32_timerdp_u2__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define millis_timer_TimerUDB_sT32_timerdp_u2__D0_REG CYREG_B1_UDB06_D0
#define millis_timer_TimerUDB_sT32_timerdp_u2__D1_REG CYREG_B1_UDB06_D1
#define millis_timer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define millis_timer_TimerUDB_sT32_timerdp_u2__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define millis_timer_TimerUDB_sT32_timerdp_u2__F0_REG CYREG_B1_UDB06_F0
#define millis_timer_TimerUDB_sT32_timerdp_u2__F1_REG CYREG_B1_UDB06_F1
#define millis_timer_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define millis_timer_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define millis_timer_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define millis_timer_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define millis_timer_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define millis_timer_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define millis_timer_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define millis_timer_TimerUDB_sT32_timerdp_u3__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define millis_timer_TimerUDB_sT32_timerdp_u3__A0_REG CYREG_B1_UDB07_A0
#define millis_timer_TimerUDB_sT32_timerdp_u3__A1_REG CYREG_B1_UDB07_A1
#define millis_timer_TimerUDB_sT32_timerdp_u3__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define millis_timer_TimerUDB_sT32_timerdp_u3__D0_REG CYREG_B1_UDB07_D0
#define millis_timer_TimerUDB_sT32_timerdp_u3__D1_REG CYREG_B1_UDB07_D1
#define millis_timer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define millis_timer_TimerUDB_sT32_timerdp_u3__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define millis_timer_TimerUDB_sT32_timerdp_u3__F0_REG CYREG_B1_UDB07_F0
#define millis_timer_TimerUDB_sT32_timerdp_u3__F1_REG CYREG_B1_UDB07_F1

/* status_timer_TimerUDB */
#define status_timer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define status_timer_TimerUDB_rstSts_stsreg__0__POS 0
#define status_timer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define status_timer_TimerUDB_rstSts_stsreg__2__POS 2
#define status_timer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define status_timer_TimerUDB_rstSts_stsreg__3__POS 3
#define status_timer_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define status_timer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB11_MSK
#define status_timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define status_timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define status_timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define status_timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B1_UDB11_ST_CTL
#define status_timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB11_ST_CTL
#define status_timer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB11_ST
#define status_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define status_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define status_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define status_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB11_CTL
#define status_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB11_ST_CTL
#define status_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB11_CTL
#define status_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB11_ST_CTL
#define status_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define status_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define status_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define status_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB11_MSK
#define status_timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define status_timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define status_timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define status_timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define status_timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define status_timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define status_timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define status_timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define status_timer_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B1_UDB10_A0
#define status_timer_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B1_UDB10_A1
#define status_timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define status_timer_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B1_UDB10_D0
#define status_timer_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B1_UDB10_D1
#define status_timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define status_timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define status_timer_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B1_UDB10_F0
#define status_timer_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B1_UDB10_F1
#define status_timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define status_timer_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B1_UDB11_A0
#define status_timer_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B1_UDB11_A1
#define status_timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define status_timer_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B1_UDB11_D0
#define status_timer_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B1_UDB11_D1
#define status_timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define status_timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define status_timer_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B1_UDB11_F0
#define status_timer_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B1_UDB11_F1
#define status_timer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define status_timer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL

/* Channel_1_isr */
#define Channel_1_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Channel_1_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Channel_1_isr__INTC_MASK 0x01u
#define Channel_1_isr__INTC_NUMBER 0u
#define Channel_1_isr__INTC_PRIOR_NUM 7u
#define Channel_1_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define Channel_1_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Channel_1_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Channel_3_isr */
#define Channel_3_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Channel_3_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Channel_3_isr__INTC_MASK 0x02u
#define Channel_3_isr__INTC_NUMBER 1u
#define Channel_3_isr__INTC_PRIOR_NUM 7u
#define Channel_3_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define Channel_3_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Channel_3_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Channel_4_isr */
#define Channel_4_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Channel_4_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Channel_4_isr__INTC_MASK 0x04u
#define Channel_4_isr__INTC_NUMBER 2u
#define Channel_4_isr__INTC_PRIOR_NUM 7u
#define Channel_4_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define Channel_4_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Channel_4_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Channel_1_Timer_TimerUDB */
#define Channel_1_Timer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Channel_1_Timer_TimerUDB_rstSts_stsreg__0__POS 0
#define Channel_1_Timer_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define Channel_1_Timer_TimerUDB_rstSts_stsreg__1__POS 1
#define Channel_1_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define Channel_1_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define Channel_1_Timer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Channel_1_Timer_TimerUDB_rstSts_stsreg__2__POS 2
#define Channel_1_Timer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Channel_1_Timer_TimerUDB_rstSts_stsreg__3__POS 3
#define Channel_1_Timer_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define Channel_1_Timer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB11_MSK
#define Channel_1_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define Channel_1_Timer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB11_ST
#define Channel_1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK 0x01u
#define Channel_1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS 0
#define Channel_1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK 0x02u
#define Channel_1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS 1
#define Channel_1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define Channel_1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define Channel_1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define Channel_1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define Channel_1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define Channel_1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define Channel_1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define Channel_1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define Channel_1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define Channel_1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__MASK 0x10u
#define Channel_1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__POS 4
#define Channel_1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Channel_1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Channel_1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define Channel_1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB10_CTL
#define Channel_1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define Channel_1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB10_CTL
#define Channel_1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define Channel_1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x93u
#define Channel_1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Channel_1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Channel_1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB10_MSK
#define Channel_1_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define Channel_1_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define Channel_1_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define Channel_1_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define Channel_1_Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define Channel_1_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define Channel_1_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define Channel_1_Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define Channel_1_Timer_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B0_UDB10_A0
#define Channel_1_Timer_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B0_UDB10_A1
#define Channel_1_Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define Channel_1_Timer_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B0_UDB10_D0
#define Channel_1_Timer_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B0_UDB10_D1
#define Channel_1_Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define Channel_1_Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define Channel_1_Timer_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B0_UDB10_F0
#define Channel_1_Timer_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B0_UDB10_F1
#define Channel_1_Timer_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Channel_1_Timer_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Channel_1_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define Channel_1_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define Channel_1_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define Channel_1_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define Channel_1_Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define Channel_1_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define Channel_1_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define Channel_1_Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define Channel_1_Timer_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B0_UDB11_A0
#define Channel_1_Timer_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B0_UDB11_A1
#define Channel_1_Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define Channel_1_Timer_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B0_UDB11_D0
#define Channel_1_Timer_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B0_UDB11_D1
#define Channel_1_Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define Channel_1_Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define Channel_1_Timer_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B0_UDB11_F0
#define Channel_1_Timer_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B0_UDB11_F1

/* Channel_3_Timer_TimerUDB */
#define Channel_3_Timer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Channel_3_Timer_TimerUDB_rstSts_stsreg__0__POS 0
#define Channel_3_Timer_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define Channel_3_Timer_TimerUDB_rstSts_stsreg__1__POS 1
#define Channel_3_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define Channel_3_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB00_01_ST
#define Channel_3_Timer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Channel_3_Timer_TimerUDB_rstSts_stsreg__2__POS 2
#define Channel_3_Timer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Channel_3_Timer_TimerUDB_rstSts_stsreg__3__POS 3
#define Channel_3_Timer_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define Channel_3_Timer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB00_MSK
#define Channel_3_Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define Channel_3_Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define Channel_3_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define Channel_3_Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB00_ST_CTL
#define Channel_3_Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB00_ST_CTL
#define Channel_3_Timer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB00_ST
#define Channel_3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK 0x01u
#define Channel_3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS 0
#define Channel_3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK 0x02u
#define Channel_3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS 1
#define Channel_3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define Channel_3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define Channel_3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB00_01_CTL
#define Channel_3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define Channel_3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB00_01_CTL
#define Channel_3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB00_01_MSK
#define Channel_3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define Channel_3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB00_01_MSK
#define Channel_3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define Channel_3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__MASK 0x10u
#define Channel_3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__POS 4
#define Channel_3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Channel_3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Channel_3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define Channel_3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB00_CTL
#define Channel_3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB00_ST_CTL
#define Channel_3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB00_CTL
#define Channel_3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB00_ST_CTL
#define Channel_3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x93u
#define Channel_3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define Channel_3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define Channel_3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB00_MSK
#define Channel_3_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define Channel_3_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define Channel_3_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define Channel_3_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define Channel_3_Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define Channel_3_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define Channel_3_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define Channel_3_Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define Channel_3_Timer_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B0_UDB02_A0
#define Channel_3_Timer_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B0_UDB02_A1
#define Channel_3_Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define Channel_3_Timer_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B0_UDB02_D0
#define Channel_3_Timer_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B0_UDB02_D1
#define Channel_3_Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define Channel_3_Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define Channel_3_Timer_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B0_UDB02_F0
#define Channel_3_Timer_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B0_UDB02_F1
#define Channel_3_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define Channel_3_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define Channel_3_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define Channel_3_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define Channel_3_Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define Channel_3_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define Channel_3_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define Channel_3_Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define Channel_3_Timer_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B0_UDB03_A0
#define Channel_3_Timer_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B0_UDB03_A1
#define Channel_3_Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define Channel_3_Timer_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B0_UDB03_D0
#define Channel_3_Timer_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B0_UDB03_D1
#define Channel_3_Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define Channel_3_Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define Channel_3_Timer_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B0_UDB03_F0
#define Channel_3_Timer_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B0_UDB03_F1

/* Channel_4_Timer_TimerUDB */
#define Channel_4_Timer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Channel_4_Timer_TimerUDB_rstSts_stsreg__0__POS 0
#define Channel_4_Timer_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define Channel_4_Timer_TimerUDB_rstSts_stsreg__1__POS 1
#define Channel_4_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Channel_4_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define Channel_4_Timer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Channel_4_Timer_TimerUDB_rstSts_stsreg__2__POS 2
#define Channel_4_Timer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Channel_4_Timer_TimerUDB_rstSts_stsreg__3__POS 3
#define Channel_4_Timer_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define Channel_4_Timer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB05_MSK
#define Channel_4_Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Channel_4_Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Channel_4_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Channel_4_Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB05_ST_CTL
#define Channel_4_Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB05_ST_CTL
#define Channel_4_Timer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB05_ST
#define Channel_4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK 0x01u
#define Channel_4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS 0
#define Channel_4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK 0x02u
#define Channel_4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS 1
#define Channel_4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define Channel_4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define Channel_4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define Channel_4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define Channel_4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define Channel_4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define Channel_4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define Channel_4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define Channel_4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define Channel_4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__MASK 0x10u
#define Channel_4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__POS 4
#define Channel_4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Channel_4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Channel_4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define Channel_4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB04_CTL
#define Channel_4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define Channel_4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB04_CTL
#define Channel_4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define Channel_4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x93u
#define Channel_4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Channel_4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Channel_4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB04_MSK
#define Channel_4_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define Channel_4_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define Channel_4_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define Channel_4_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define Channel_4_Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define Channel_4_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define Channel_4_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define Channel_4_Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define Channel_4_Timer_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B0_UDB04_A0
#define Channel_4_Timer_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B0_UDB04_A1
#define Channel_4_Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define Channel_4_Timer_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B0_UDB04_D0
#define Channel_4_Timer_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B0_UDB04_D1
#define Channel_4_Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define Channel_4_Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define Channel_4_Timer_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B0_UDB04_F0
#define Channel_4_Timer_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B0_UDB04_F1
#define Channel_4_Timer_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Channel_4_Timer_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Channel_4_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define Channel_4_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define Channel_4_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define Channel_4_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define Channel_4_Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Channel_4_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define Channel_4_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define Channel_4_Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define Channel_4_Timer_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B0_UDB05_A0
#define Channel_4_Timer_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B0_UDB05_A1
#define Channel_4_Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define Channel_4_Timer_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B0_UDB05_D0
#define Channel_4_Timer_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B0_UDB05_D1
#define Channel_4_Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Channel_4_Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define Channel_4_Timer_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B0_UDB05_F0
#define Channel_4_Timer_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B0_UDB05_F1
#define Channel_4_Timer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Channel_4_Timer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL

/* Tachometer_pin_1 */
#define Tachometer_pin_1__0__INTTYPE CYREG_PICU2_INTTYPE3
#define Tachometer_pin_1__0__MASK 0x08u
#define Tachometer_pin_1__0__PC CYREG_PRT2_PC3
#define Tachometer_pin_1__0__PORT 2u
#define Tachometer_pin_1__0__SHIFT 3u
#define Tachometer_pin_1__AG CYREG_PRT2_AG
#define Tachometer_pin_1__AMUX CYREG_PRT2_AMUX
#define Tachometer_pin_1__BIE CYREG_PRT2_BIE
#define Tachometer_pin_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define Tachometer_pin_1__BYP CYREG_PRT2_BYP
#define Tachometer_pin_1__CTL CYREG_PRT2_CTL
#define Tachometer_pin_1__DM0 CYREG_PRT2_DM0
#define Tachometer_pin_1__DM1 CYREG_PRT2_DM1
#define Tachometer_pin_1__DM2 CYREG_PRT2_DM2
#define Tachometer_pin_1__DR CYREG_PRT2_DR
#define Tachometer_pin_1__INP_DIS CYREG_PRT2_INP_DIS
#define Tachometer_pin_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Tachometer_pin_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Tachometer_pin_1__LCD_EN CYREG_PRT2_LCD_EN
#define Tachometer_pin_1__MASK 0x08u
#define Tachometer_pin_1__PORT 2u
#define Tachometer_pin_1__PRT CYREG_PRT2_PRT
#define Tachometer_pin_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Tachometer_pin_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Tachometer_pin_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Tachometer_pin_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Tachometer_pin_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Tachometer_pin_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Tachometer_pin_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Tachometer_pin_1__PS CYREG_PRT2_PS
#define Tachometer_pin_1__SHIFT 3u
#define Tachometer_pin_1__SLW CYREG_PRT2_SLW

/* Tachometer_pin_3 */
#define Tachometer_pin_3__0__INTTYPE CYREG_PICU3_INTTYPE3
#define Tachometer_pin_3__0__MASK 0x08u
#define Tachometer_pin_3__0__PC CYREG_PRT3_PC3
#define Tachometer_pin_3__0__PORT 3u
#define Tachometer_pin_3__0__SHIFT 3u
#define Tachometer_pin_3__AG CYREG_PRT3_AG
#define Tachometer_pin_3__AMUX CYREG_PRT3_AMUX
#define Tachometer_pin_3__BIE CYREG_PRT3_BIE
#define Tachometer_pin_3__BIT_MASK CYREG_PRT3_BIT_MASK
#define Tachometer_pin_3__BYP CYREG_PRT3_BYP
#define Tachometer_pin_3__CTL CYREG_PRT3_CTL
#define Tachometer_pin_3__DM0 CYREG_PRT3_DM0
#define Tachometer_pin_3__DM1 CYREG_PRT3_DM1
#define Tachometer_pin_3__DM2 CYREG_PRT3_DM2
#define Tachometer_pin_3__DR CYREG_PRT3_DR
#define Tachometer_pin_3__INP_DIS CYREG_PRT3_INP_DIS
#define Tachometer_pin_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Tachometer_pin_3__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Tachometer_pin_3__LCD_EN CYREG_PRT3_LCD_EN
#define Tachometer_pin_3__MASK 0x08u
#define Tachometer_pin_3__PORT 3u
#define Tachometer_pin_3__PRT CYREG_PRT3_PRT
#define Tachometer_pin_3__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Tachometer_pin_3__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Tachometer_pin_3__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Tachometer_pin_3__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Tachometer_pin_3__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Tachometer_pin_3__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Tachometer_pin_3__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Tachometer_pin_3__PS CYREG_PRT3_PS
#define Tachometer_pin_3__SHIFT 3u
#define Tachometer_pin_3__SLW CYREG_PRT3_SLW

/* Tachometer_pin_4 */
#define Tachometer_pin_4__0__INTTYPE CYREG_PICU0_INTTYPE0
#define Tachometer_pin_4__0__MASK 0x01u
#define Tachometer_pin_4__0__PC CYREG_PRT0_PC0
#define Tachometer_pin_4__0__PORT 0u
#define Tachometer_pin_4__0__SHIFT 0u
#define Tachometer_pin_4__AG CYREG_PRT0_AG
#define Tachometer_pin_4__AMUX CYREG_PRT0_AMUX
#define Tachometer_pin_4__BIE CYREG_PRT0_BIE
#define Tachometer_pin_4__BIT_MASK CYREG_PRT0_BIT_MASK
#define Tachometer_pin_4__BYP CYREG_PRT0_BYP
#define Tachometer_pin_4__CTL CYREG_PRT0_CTL
#define Tachometer_pin_4__DM0 CYREG_PRT0_DM0
#define Tachometer_pin_4__DM1 CYREG_PRT0_DM1
#define Tachometer_pin_4__DM2 CYREG_PRT0_DM2
#define Tachometer_pin_4__DR CYREG_PRT0_DR
#define Tachometer_pin_4__INP_DIS CYREG_PRT0_INP_DIS
#define Tachometer_pin_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Tachometer_pin_4__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Tachometer_pin_4__LCD_EN CYREG_PRT0_LCD_EN
#define Tachometer_pin_4__MASK 0x01u
#define Tachometer_pin_4__PORT 0u
#define Tachometer_pin_4__PRT CYREG_PRT0_PRT
#define Tachometer_pin_4__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Tachometer_pin_4__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Tachometer_pin_4__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Tachometer_pin_4__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Tachometer_pin_4__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Tachometer_pin_4__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Tachometer_pin_4__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Tachometer_pin_4__PS CYREG_PRT0_PS
#define Tachometer_pin_4__SHIFT 0u
#define Tachometer_pin_4__SLW CYREG_PRT0_SLW

/* comparator_out_1 */
#define comparator_out_1__0__INTTYPE CYREG_PICU4_INTTYPE1
#define comparator_out_1__0__MASK 0x02u
#define comparator_out_1__0__PC CYREG_PRT4_PC1
#define comparator_out_1__0__PORT 4u
#define comparator_out_1__0__SHIFT 1u
#define comparator_out_1__AG CYREG_PRT4_AG
#define comparator_out_1__AMUX CYREG_PRT4_AMUX
#define comparator_out_1__BIE CYREG_PRT4_BIE
#define comparator_out_1__BIT_MASK CYREG_PRT4_BIT_MASK
#define comparator_out_1__BYP CYREG_PRT4_BYP
#define comparator_out_1__CTL CYREG_PRT4_CTL
#define comparator_out_1__DM0 CYREG_PRT4_DM0
#define comparator_out_1__DM1 CYREG_PRT4_DM1
#define comparator_out_1__DM2 CYREG_PRT4_DM2
#define comparator_out_1__DR CYREG_PRT4_DR
#define comparator_out_1__INP_DIS CYREG_PRT4_INP_DIS
#define comparator_out_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define comparator_out_1__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define comparator_out_1__LCD_EN CYREG_PRT4_LCD_EN
#define comparator_out_1__MASK 0x02u
#define comparator_out_1__PORT 4u
#define comparator_out_1__PRT CYREG_PRT4_PRT
#define comparator_out_1__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define comparator_out_1__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define comparator_out_1__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define comparator_out_1__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define comparator_out_1__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define comparator_out_1__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define comparator_out_1__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define comparator_out_1__PS CYREG_PRT4_PS
#define comparator_out_1__SHIFT 1u
#define comparator_out_1__SLW CYREG_PRT4_SLW

/* comparator_out_3 */
#define comparator_out_3__0__INTTYPE CYREG_PICU0_INTTYPE1
#define comparator_out_3__0__MASK 0x02u
#define comparator_out_3__0__PC CYREG_PRT0_PC1
#define comparator_out_3__0__PORT 0u
#define comparator_out_3__0__SHIFT 1u
#define comparator_out_3__AG CYREG_PRT0_AG
#define comparator_out_3__AMUX CYREG_PRT0_AMUX
#define comparator_out_3__BIE CYREG_PRT0_BIE
#define comparator_out_3__BIT_MASK CYREG_PRT0_BIT_MASK
#define comparator_out_3__BYP CYREG_PRT0_BYP
#define comparator_out_3__CTL CYREG_PRT0_CTL
#define comparator_out_3__DM0 CYREG_PRT0_DM0
#define comparator_out_3__DM1 CYREG_PRT0_DM1
#define comparator_out_3__DM2 CYREG_PRT0_DM2
#define comparator_out_3__DR CYREG_PRT0_DR
#define comparator_out_3__INP_DIS CYREG_PRT0_INP_DIS
#define comparator_out_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define comparator_out_3__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define comparator_out_3__LCD_EN CYREG_PRT0_LCD_EN
#define comparator_out_3__MASK 0x02u
#define comparator_out_3__PORT 0u
#define comparator_out_3__PRT CYREG_PRT0_PRT
#define comparator_out_3__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define comparator_out_3__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define comparator_out_3__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define comparator_out_3__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define comparator_out_3__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define comparator_out_3__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define comparator_out_3__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define comparator_out_3__PS CYREG_PRT0_PS
#define comparator_out_3__SHIFT 1u
#define comparator_out_3__SLW CYREG_PRT0_SLW

/* comparator_out_4 */
#define comparator_out_4__0__INTTYPE CYREG_PICU12_INTTYPE2
#define comparator_out_4__0__MASK 0x04u
#define comparator_out_4__0__PC CYREG_PRT12_PC2
#define comparator_out_4__0__PORT 12u
#define comparator_out_4__0__SHIFT 2u
#define comparator_out_4__AG CYREG_PRT12_AG
#define comparator_out_4__BIE CYREG_PRT12_BIE
#define comparator_out_4__BIT_MASK CYREG_PRT12_BIT_MASK
#define comparator_out_4__BYP CYREG_PRT12_BYP
#define comparator_out_4__DM0 CYREG_PRT12_DM0
#define comparator_out_4__DM1 CYREG_PRT12_DM1
#define comparator_out_4__DM2 CYREG_PRT12_DM2
#define comparator_out_4__DR CYREG_PRT12_DR
#define comparator_out_4__INP_DIS CYREG_PRT12_INP_DIS
#define comparator_out_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define comparator_out_4__MASK 0x04u
#define comparator_out_4__PORT 12u
#define comparator_out_4__PRT CYREG_PRT12_PRT
#define comparator_out_4__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define comparator_out_4__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define comparator_out_4__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define comparator_out_4__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define comparator_out_4__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define comparator_out_4__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define comparator_out_4__PS CYREG_PRT12_PS
#define comparator_out_4__SHIFT 2u
#define comparator_out_4__SIO_CFG CYREG_PRT12_SIO_CFG
#define comparator_out_4__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define comparator_out_4__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define comparator_out_4__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define comparator_out_4__SLW CYREG_PRT12_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Node-Capybara"
#define CY_VERSION "PSoC Creator  4.0 Update 1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 12u
#define CYDEV_CHIP_DIE_PSOC5LP 19u
#define CYDEV_CHIP_DIE_PSOC5TM 20u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 4u
#define CYDEV_CHIP_FAMILY_FM3 5u
#define CYDEV_CHIP_FAMILY_FM4 6u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 12u
#define CYDEV_CHIP_MEMBER_4C 18u
#define CYDEV_CHIP_MEMBER_4D 8u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 13u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 11u
#define CYDEV_CHIP_MEMBER_4I 17u
#define CYDEV_CHIP_MEMBER_4J 9u
#define CYDEV_CHIP_MEMBER_4K 10u
#define CYDEV_CHIP_MEMBER_4L 16u
#define CYDEV_CHIP_MEMBER_4M 15u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4P 14u
#define CYDEV_CHIP_MEMBER_4Q 7u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 20u
#define CYDEV_CHIP_MEMBER_5B 19u
#define CYDEV_CHIP_MEMBER_FM3 24u
#define CYDEV_CHIP_MEMBER_FM4 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 21u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 22u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 23u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x1000
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x000081C7u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x4000
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000007u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
