vendor_name = ModelSim
source_file = 1, C:/Users/SCI/Desktop/EE_224_Project-master/Code/temp_regs.vhd
source_file = 1, C:/Users/SCI/Desktop/EE_224_Project-master/Code/Main_proc.vhd
source_file = 1, C:/Users/SCI/Desktop/EE_224_Project-master/Code/DataTypePackage.vhdl
source_file = 1, C:/Users/SCI/Desktop/EE_224_Project-master/Code/ALU.vhdl
source_file = 1, C:/Users/SCI/Desktop/EE_224_Project-master/Code/memory.vhd
source_file = 1, C:/Users/SCI/Desktop/EE_224_Project-master/Code/reg_file.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/SCI/Desktop/EE_224_Project-master/Code/db/IITB_CPU.cbx.xml
design_name = hard_block
design_name = Main_proc
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, Main_proc, 1
instance = comp, \stop_condition~output\, stop_condition~output, Main_proc, 1
instance = comp, \clock~input\, clock~input, Main_proc, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, Main_proc, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, Main_proc, 1
instance = comp, \~QUARTUS_CREATED_ADC2~\, ~QUARTUS_CREATED_ADC2~, Main_proc, 1
