verilog blk_mem_gen_v8_4_5 --include "../../../../ChessSpartan7.gen/sources_1/bd/mbblock_i/ipshared/ec67/hdl" --include "../../../../ChessSpartan7.gen/sources_1/bd/mbblock_i/ipshared/7698" --include "../../../../ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_hdmi_text_controller_0_0/src/clk_wiz_0_1" \
"../../../../ChessSpartan7.gen/sources_1/bd/mbblock_i/ipshared/25a8/simulation/blk_mem_gen_v8_4.v" \

verilog xil_defaultlib --include "../../../../ChessSpartan7.gen/sources_1/bd/mbblock_i/ipshared/ec67/hdl" --include "../../../../ChessSpartan7.gen/sources_1/bd/mbblock_i/ipshared/7698" --include "../../../../ChessSpartan7.gen/sources_1/bd/mbblock_i/ip/mbblock_i_hdmi_text_controller_0_0/src/clk_wiz_0_1" \
"../../../bd/mbblock_i/ip/mbblock_i_lmb_bram_0/sim/mbblock_i_lmb_bram_0.v" \
"../../../bd/mbblock_i/ip/mbblock_i_xbar_0/sim/mbblock_i_xbar_0.v" \
"../../../bd/mbblock_i/ip/mbblock_i_microblaze_0_xlconcat_0/sim/mbblock_i_microblaze_0_xlconcat_0.v" \
"../../../bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/mbblock_i/ip/mbblock_i_clk_wiz_1_0/mbblock_i_clk_wiz_1_0.v" \
"../../../bd/mbblock_i/ip/mbblock_i_hdmi_text_controller_0_0/src/blk_mem_gen_0_1/sim/blk_mem_gen_0.v" \
"../../../bd/mbblock_i/ip/mbblock_i_hdmi_text_controller_0_0/src/hdmi_tx_0_1/hdl/encode.v" \
"../../../bd/mbblock_i/ip/mbblock_i_hdmi_text_controller_0_0/src/hdmi_tx_0_1/hdl/serdes_10_to_1.v" \
"../../../bd/mbblock_i/ip/mbblock_i_hdmi_text_controller_0_0/src/hdmi_tx_0_1/hdl/srldelay.v" \
"../../../bd/mbblock_i/ip/mbblock_i_hdmi_text_controller_0_0/src/hdmi_tx_0_1/hdl/hdmi_tx_v1_0.v" \
"../../../bd/mbblock_i/ip/mbblock_i_hdmi_text_controller_0_0/src/hdmi_tx_0_1/sim/hdmi_tx_0.v" \
"../../../bd/mbblock_i/ip/mbblock_i_hdmi_text_controller_0_0/src/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" \
"../../../bd/mbblock_i/ip/mbblock_i_hdmi_text_controller_0_0/src/clk_wiz_0_1/clk_wiz_0.v" \
"../../../bd/mbblock_i/ip/mbblock_i_hdmi_text_controller_0_0/sim/mbblock_i_hdmi_text_controller_0_0.v" \
"../../../bd/mbblock_i/sim/mbblock_i.v" \

verilog xil_defaultlib "glbl.v"

nosort
