
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/sort_gen'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/sort_8bits'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/sort_4bits'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 213.879 ; gain = 3.938
Command: synth_design -top design_1_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11708 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 296.879 ; gain = 86.938
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'design_1' declared at 'C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:27]
INFO: [Synth 8-3491] module 'design_1_EightDisplayControl_0_0' declared at 'C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/realtime/design_1_EightDisplayControl_0_0_stub.vhdl:5' bound to instance 'EightDisplayControl_0' of component 'design_1_EightDisplayControl_0_0' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:255]
INFO: [Synth 8-638] synthesizing module 'design_1_EightDisplayControl_0_0' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/realtime/design_1_EightDisplayControl_0_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'design_1_blk_mem_gen_0_0' declared at 'C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/realtime/design_1_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'design_1_blk_mem_gen_0_0' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:269]
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_0_0' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/realtime/design_1_blk_mem_gen_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_clock_divider_0_0' declared at 'C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/realtime/design_1_clock_divider_0_0_stub.vhdl:5' bound to instance 'clock_divider_0' of component 'design_1_clock_divider_0_0' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:275]
INFO: [Synth 8-638] synthesizing module 'design_1_clock_divider_0_0' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/realtime/design_1_clock_divider_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_sort_4bits_0_0' declared at 'C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/realtime/design_1_sort_4bits_0_0_stub.vhdl:5' bound to instance 'sort_4bits_0' of component 'design_1_sort_4bits_0_0' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:281]
INFO: [Synth 8-638] synthesizing module 'design_1_sort_4bits_0_0' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/realtime/design_1_sort_4bits_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_1_sort_4bits_0_1' declared at 'C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/realtime/design_1_sort_4bits_0_1_stub.vhdl:5' bound to instance 'sort_4bits_1' of component 'design_1_sort_4bits_0_1' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:286]
INFO: [Synth 8-638] synthesizing module 'design_1_sort_4bits_0_1' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/realtime/design_1_sort_4bits_0_1_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_1_sort_4bits_0_2' declared at 'C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/realtime/design_1_sort_4bits_0_2_stub.vhdl:5' bound to instance 'sort_4bits_2' of component 'design_1_sort_4bits_0_2' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:291]
INFO: [Synth 8-638] synthesizing module 'design_1_sort_4bits_0_2' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/realtime/design_1_sort_4bits_0_2_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_1_sort_4bits_0_3' declared at 'C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/realtime/design_1_sort_4bits_0_3_stub.vhdl:5' bound to instance 'sort_4bits_3' of component 'design_1_sort_4bits_0_3' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:296]
INFO: [Synth 8-638] synthesizing module 'design_1_sort_4bits_0_3' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/realtime/design_1_sort_4bits_0_3_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_1_sort_4bits_4_0' declared at 'C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/realtime/design_1_sort_4bits_4_0_stub.vhdl:5' bound to instance 'sort_4bits_4' of component 'design_1_sort_4bits_4_0' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:301]
INFO: [Synth 8-638] synthesizing module 'design_1_sort_4bits_4_0' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/realtime/design_1_sort_4bits_4_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_1_sort_4bits_4_1' declared at 'C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/realtime/design_1_sort_4bits_4_1_stub.vhdl:5' bound to instance 'sort_4bits_5' of component 'design_1_sort_4bits_4_1' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:306]
INFO: [Synth 8-638] synthesizing module 'design_1_sort_4bits_4_1' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/realtime/design_1_sort_4bits_4_1_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_1_sort_4bits_4_2' declared at 'C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/realtime/design_1_sort_4bits_4_2_stub.vhdl:5' bound to instance 'sort_4bits_6' of component 'design_1_sort_4bits_4_2' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:311]
INFO: [Synth 8-638] synthesizing module 'design_1_sort_4bits_4_2' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/realtime/design_1_sort_4bits_4_2_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_1_sort_4bits_4_3' declared at 'C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/realtime/design_1_sort_4bits_4_3_stub.vhdl:5' bound to instance 'sort_4bits_7' of component 'design_1_sort_4bits_4_3' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:316]
INFO: [Synth 8-638] synthesizing module 'design_1_sort_4bits_4_3' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/realtime/design_1_sort_4bits_4_3_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_1_sort_8bit_0_0' declared at 'C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/realtime/design_1_sort_8bit_0_0_stub.vhdl:5' bound to instance 'sort_8bit_0' of component 'design_1_sort_8bit_0_0' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:321]
INFO: [Synth 8-638] synthesizing module 'design_1_sort_8bit_0_0' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/realtime/design_1_sort_8bit_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_sort_8bit_0_1' declared at 'C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/realtime/design_1_sort_8bit_0_1_stub.vhdl:5' bound to instance 'sort_8bit_1' of component 'design_1_sort_8bit_0_1' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:327]
INFO: [Synth 8-638] synthesizing module 'design_1_sort_8bit_0_1' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/realtime/design_1_sort_8bit_0_1_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_sort_gen_0_0' declared at 'C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/realtime/design_1_sort_gen_0_0_stub.vhdl:5' bound to instance 'sort_gen_0' of component 'design_1_sort_gen_0_0' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:333]
INFO: [Synth 8-638] synthesizing module 'design_1_sort_gen_0_0' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/realtime/design_1_sort_gen_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_valuesSorted_0_0' declared at 'C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/realtime/design_1_valuesSorted_0_0_stub.vhdl:5' bound to instance 'valuesSorted_0' of component 'design_1_valuesSorted_0_0' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:339]
INFO: [Synth 8-638] synthesizing module 'design_1_valuesSorted_0_0' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/realtime/design_1_valuesSorted_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_xlconcat_0_0' declared at 'C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/realtime/design_1_xlconcat_0_0_stub.vhdl:5' bound to instance 'xlconcat_0' of component 'design_1_xlconcat_0_0' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:346]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconcat_0_0' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/realtime/design_1_xlconcat_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_xlconcat_0_1' declared at 'C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/realtime/design_1_xlconcat_0_1_stub.vhdl:5' bound to instance 'xlconcat_1' of component 'design_1_xlconcat_0_1' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:352]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconcat_0_1' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/realtime/design_1_xlconcat_0_1_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_xlconstant_0_0' declared at 'C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/realtime/design_1_xlconstant_0_0_stub.vhdl:5' bound to instance 'xlconstant_0' of component 'design_1_xlconstant_0_0' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:358]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/realtime/design_1_xlconstant_0_0_stub.vhdl:12]
INFO: [Synth 8-3491] module 'design_1_xlconstant_1_0' declared at 'C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/realtime/design_1_xlconstant_1_0_stub.vhdl:5' bound to instance 'xlconstant_1' of component 'design_1_xlconstant_1_0' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:362]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_1_0' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/realtime/design_1_xlconstant_1_0_stub.vhdl:12]
INFO: [Synth 8-3491] module 'design_1_xlslice_0_0' declared at 'C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/realtime/design_1_xlslice_0_0_stub.vhdl:5' bound to instance 'xlslice_0' of component 'design_1_xlslice_0_0' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:366]
INFO: [Synth 8-638] synthesizing module 'design_1_xlslice_0_0' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/realtime/design_1_xlslice_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_1_xlslice_0_1' declared at 'C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/realtime/design_1_xlslice_0_1_stub.vhdl:5' bound to instance 'xlslice_1' of component 'design_1_xlslice_0_1' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:371]
INFO: [Synth 8-638] synthesizing module 'design_1_xlslice_0_1' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/realtime/design_1_xlslice_0_1_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_1_xlslice_8_2' declared at 'C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/realtime/design_1_xlslice_8_2_stub.vhdl:5' bound to instance 'xlslice_10' of component 'design_1_xlslice_8_2' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:376]
INFO: [Synth 8-638] synthesizing module 'design_1_xlslice_8_2' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/realtime/design_1_xlslice_8_2_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_1_xlslice_1_0' declared at 'C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/realtime/design_1_xlslice_1_0_stub.vhdl:5' bound to instance 'xlslice_2' of component 'design_1_xlslice_1_0' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:381]
INFO: [Synth 8-638] synthesizing module 'design_1_xlslice_1_0' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/realtime/design_1_xlslice_1_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_1_xlslice_1_1' declared at 'C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/realtime/design_1_xlslice_1_1_stub.vhdl:5' bound to instance 'xlslice_3' of component 'design_1_xlslice_1_1' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:386]
INFO: [Synth 8-638] synthesizing module 'design_1_xlslice_1_1' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/realtime/design_1_xlslice_1_1_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_1_xlslice_4_0' declared at 'C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/realtime/design_1_xlslice_4_0_stub.vhdl:5' bound to instance 'xlslice_4' of component 'design_1_xlslice_4_0' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:391]
INFO: [Synth 8-638] synthesizing module 'design_1_xlslice_4_0' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/realtime/design_1_xlslice_4_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_1_xlslice_4_1' declared at 'C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/realtime/design_1_xlslice_4_1_stub.vhdl:5' bound to instance 'xlslice_5' of component 'design_1_xlslice_4_1' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:396]
INFO: [Synth 8-638] synthesizing module 'design_1_xlslice_4_1' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/realtime/design_1_xlslice_4_1_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_1_xlslice_4_2' declared at 'C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/realtime/design_1_xlslice_4_2_stub.vhdl:5' bound to instance 'xlslice_6' of component 'design_1_xlslice_4_2' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:401]
INFO: [Synth 8-638] synthesizing module 'design_1_xlslice_4_2' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/realtime/design_1_xlslice_4_2_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_1_xlslice_5_0' declared at 'C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/realtime/design_1_xlslice_5_0_stub.vhdl:5' bound to instance 'xlslice_7' of component 'design_1_xlslice_5_0' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:406]
INFO: [Synth 8-638] synthesizing module 'design_1_xlslice_5_0' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/realtime/design_1_xlslice_5_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_1_xlslice_8_0' declared at 'C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/realtime/design_1_xlslice_8_0_stub.vhdl:5' bound to instance 'xlslice_8' of component 'design_1_xlslice_8_0' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:411]
INFO: [Synth 8-638] synthesizing module 'design_1_xlslice_8_0' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/realtime/design_1_xlslice_8_0_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'design_1' (1#1) [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (2#1) [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 335.297 ; gain = 125.355
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 335.297 ; gain = 125.355
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_EightDisplayControl_0_0' instantiated as 'design_1_i/EightDisplayControl_0' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:255]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_blk_mem_gen_0_0' instantiated as 'design_1_i/blk_mem_gen_0' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:269]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_clock_divider_0_0' instantiated as 'design_1_i/clock_divider_0' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:275]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_sort_4bits_0_0' instantiated as 'design_1_i/sort_4bits_0' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:281]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_sort_4bits_0_1' instantiated as 'design_1_i/sort_4bits_1' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:286]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_sort_4bits_0_2' instantiated as 'design_1_i/sort_4bits_2' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:291]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_sort_4bits_0_3' instantiated as 'design_1_i/sort_4bits_3' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:296]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_sort_4bits_4_0' instantiated as 'design_1_i/sort_4bits_4' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:301]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_sort_4bits_4_1' instantiated as 'design_1_i/sort_4bits_5' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:306]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_sort_4bits_4_2' instantiated as 'design_1_i/sort_4bits_6' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:311]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_sort_4bits_4_3' instantiated as 'design_1_i/sort_4bits_7' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:316]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_sort_8bit_0_0' instantiated as 'design_1_i/sort_8bit_0' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:321]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_sort_8bit_0_1' instantiated as 'design_1_i/sort_8bit_1' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:327]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_sort_gen_0_0' instantiated as 'design_1_i/sort_gen_0' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:333]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_valuesSorted_0_0' instantiated as 'design_1_i/valuesSorted_0' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:339]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlconcat_0_0' instantiated as 'design_1_i/xlconcat_0' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:346]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlconcat_0_1' instantiated as 'design_1_i/xlconcat_1' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:352]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlconstant_0_0' instantiated as 'design_1_i/xlconstant_0' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:358]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlconstant_1_0' instantiated as 'design_1_i/xlconstant_1' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:362]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlslice_0_0' instantiated as 'design_1_i/xlslice_0' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:366]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlslice_0_1' instantiated as 'design_1_i/xlslice_1' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:371]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlslice_1_0' instantiated as 'design_1_i/xlslice_2' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:381]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlslice_1_1' instantiated as 'design_1_i/xlslice_3' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:386]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlslice_4_0' instantiated as 'design_1_i/xlslice_4' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:391]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlslice_4_1' instantiated as 'design_1_i/xlslice_5' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:396]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlslice_4_2' instantiated as 'design_1_i/xlslice_6' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:401]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlslice_5_0' instantiated as 'design_1_i/xlslice_7' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:406]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlslice_8_0' instantiated as 'design_1_i/xlslice_8' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:411]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlslice_8_2' instantiated as 'design_1_i/xlslice_10' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/sources_1/bd/design_1/hdl/design_1.vhd:376]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_0'
Finished Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_0'
Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp_2/design_1_clock_divider_0_0_in_context.xdc] for cell 'design_1_i/clock_divider_0'
Finished Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp_2/design_1_clock_divider_0_0_in_context.xdc] for cell 'design_1_i/clock_divider_0'
Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp_3/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Finished Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp_3/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp_4/design_1_xlslice_0_0_in_context.xdc] for cell 'design_1_i/xlslice_0'
Finished Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp_4/design_1_xlslice_0_0_in_context.xdc] for cell 'design_1_i/xlslice_0'
Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp_5/design_1_xlslice_0_1_in_context.xdc] for cell 'design_1_i/xlslice_1'
Finished Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp_5/design_1_xlslice_0_1_in_context.xdc] for cell 'design_1_i/xlslice_1'
Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp_6/design_1_xlslice_1_0_in_context.xdc] for cell 'design_1_i/xlslice_2'
Finished Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp_6/design_1_xlslice_1_0_in_context.xdc] for cell 'design_1_i/xlslice_2'
Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp_7/design_1_xlslice_1_1_in_context.xdc] for cell 'design_1_i/xlslice_3'
Finished Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp_7/design_1_xlslice_1_1_in_context.xdc] for cell 'design_1_i/xlslice_3'
Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp_8/design_1_sort_4bits_0_0_in_context.xdc] for cell 'design_1_i/sort_4bits_0'
Finished Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp_8/design_1_sort_4bits_0_0_in_context.xdc] for cell 'design_1_i/sort_4bits_0'
Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp_9/design_1_sort_4bits_0_1_in_context.xdc] for cell 'design_1_i/sort_4bits_1'
Finished Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp_9/design_1_sort_4bits_0_1_in_context.xdc] for cell 'design_1_i/sort_4bits_1'
Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp_10/design_1_sort_4bits_0_0_in_context.xdc] for cell 'design_1_i/sort_4bits_2'
Finished Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp_10/design_1_sort_4bits_0_0_in_context.xdc] for cell 'design_1_i/sort_4bits_2'
Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp_11/design_1_sort_4bits_0_0_in_context.xdc] for cell 'design_1_i/sort_4bits_3'
Finished Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp_11/design_1_sort_4bits_0_0_in_context.xdc] for cell 'design_1_i/sort_4bits_3'
Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp_12/design_1_sort_8bit_0_0_in_context.xdc] for cell 'design_1_i/sort_8bit_0'
Finished Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp_12/design_1_sort_8bit_0_0_in_context.xdc] for cell 'design_1_i/sort_8bit_0'
Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp_13/design_1_sort_8bit_0_1_in_context.xdc] for cell 'design_1_i/sort_8bit_1'
Finished Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp_13/design_1_sort_8bit_0_1_in_context.xdc] for cell 'design_1_i/sort_8bit_1'
Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp_14/design_1_xlslice_4_0_in_context.xdc] for cell 'design_1_i/xlslice_4'
Finished Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp_14/design_1_xlslice_4_0_in_context.xdc] for cell 'design_1_i/xlslice_4'
Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp_15/design_1_xlslice_4_1_in_context.xdc] for cell 'design_1_i/xlslice_5'
Finished Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp_15/design_1_xlslice_4_1_in_context.xdc] for cell 'design_1_i/xlslice_5'
Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp_16/design_1_xlslice_4_2_in_context.xdc] for cell 'design_1_i/xlslice_6'
Finished Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp_16/design_1_xlslice_4_2_in_context.xdc] for cell 'design_1_i/xlslice_6'
Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp_17/design_1_xlslice_4_1_in_context.xdc] for cell 'design_1_i/xlslice_7'
Finished Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp_17/design_1_xlslice_4_1_in_context.xdc] for cell 'design_1_i/xlslice_7'
Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp_18/design_1_sort_4bits_4_0_in_context.xdc] for cell 'design_1_i/sort_4bits_4'
Finished Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp_18/design_1_sort_4bits_4_0_in_context.xdc] for cell 'design_1_i/sort_4bits_4'
Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp_19/design_1_sort_4bits_0_0_in_context.xdc] for cell 'design_1_i/sort_4bits_5'
Finished Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp_19/design_1_sort_4bits_0_0_in_context.xdc] for cell 'design_1_i/sort_4bits_5'
Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp_20/design_1_sort_4bits_0_0_in_context.xdc] for cell 'design_1_i/sort_4bits_6'
Finished Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp_20/design_1_sort_4bits_0_0_in_context.xdc] for cell 'design_1_i/sort_4bits_6'
Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp_21/design_1_sort_4bits_0_0_in_context.xdc] for cell 'design_1_i/sort_4bits_7'
Finished Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp_21/design_1_sort_4bits_0_0_in_context.xdc] for cell 'design_1_i/sort_4bits_7'
Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp_22/design_1_xlconcat_0_0_in_context.xdc] for cell 'design_1_i/xlconcat_0'
Finished Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp_22/design_1_xlconcat_0_0_in_context.xdc] for cell 'design_1_i/xlconcat_0'
Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp_23/design_1_xlconcat_0_1_in_context.xdc] for cell 'design_1_i/xlconcat_1'
Finished Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp_23/design_1_xlconcat_0_1_in_context.xdc] for cell 'design_1_i/xlconcat_1'
Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp_24/design_1_sort_gen_0_0_in_context.xdc] for cell 'design_1_i/sort_gen_0'
Finished Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp_24/design_1_sort_gen_0_0_in_context.xdc] for cell 'design_1_i/sort_gen_0'
Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp_25/design_1_valuesSorted_0_0_in_context.xdc] for cell 'design_1_i/valuesSorted_0'
Finished Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp_25/design_1_valuesSorted_0_0_in_context.xdc] for cell 'design_1_i/valuesSorted_0'
Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp_26/design_1_xlslice_8_0_in_context.xdc] for cell 'design_1_i/xlslice_8'
Finished Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp_26/design_1_xlslice_8_0_in_context.xdc] for cell 'design_1_i/xlslice_8'
Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp_27/design_1_xlslice_8_2_in_context.xdc] for cell 'design_1_i/xlslice_10'
Finished Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp_27/design_1_xlslice_8_2_in_context.xdc] for cell 'design_1_i/xlslice_10'
Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp_28/design_1_EightDisplayControl_0_0_in_context.xdc] for cell 'design_1_i/EightDisplayControl_0'
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp_28/design_1_EightDisplayControl_0_0_in_context.xdc:1]
Finished Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp_28/design_1_EightDisplayControl_0_0_in_context.xdc] for cell 'design_1_i/EightDisplayControl_0'
Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp_29/design_1_xlconstant_1_0_in_context.xdc] for cell 'design_1_i/xlconstant_1'
Finished Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/.Xil/Vivado-7000-TiagoHenriques/dcp_29/design_1_xlconstant_1_0_in_context.xdc] for cell 'design_1_i/xlconstant_1'
Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'RGB1_Red'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'RGB1_Red'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:116]
WARNING: [Vivado 12-584] No ports matched 'RGB1_Green'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:118]
WARNING: [Vivado 12-584] No ports matched 'RGB1_Green'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:119]
WARNING: [Vivado 12-584] No ports matched 'RGB1_Blue'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:121]
WARNING: [Vivado 12-584] No ports matched 'RGB1_Blue'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:122]
WARNING: [Vivado 12-584] No ports matched 'RGB2_Red'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:124]
WARNING: [Vivado 12-584] No ports matched 'RGB2_Red'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:125]
WARNING: [Vivado 12-584] No ports matched 'RGB2_Green'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:127]
WARNING: [Vivado 12-584] No ports matched 'RGB2_Green'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:128]
WARNING: [Vivado 12-584] No ports matched 'RGB2_Blue'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:130]
WARNING: [Vivado 12-584] No ports matched 'RGB2_Blue'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:131]
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:194]
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:195]
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:197]
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:198]
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:200]
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:201]
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:203]
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:204]
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:206]
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:207]
WARNING: [Vivado 12-584] No ports matched 'JA[0]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:213]
WARNING: [Vivado 12-584] No ports matched 'JA[0]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:214]
WARNING: [Vivado 12-584] No ports matched 'JA[1]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:216]
WARNING: [Vivado 12-584] No ports matched 'JA[1]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:217]
WARNING: [Vivado 12-584] No ports matched 'JA[2]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:219]
WARNING: [Vivado 12-584] No ports matched 'JA[2]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:220]
WARNING: [Vivado 12-584] No ports matched 'JA[3]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:222]
WARNING: [Vivado 12-584] No ports matched 'JA[3]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:223]
WARNING: [Vivado 12-584] No ports matched 'JA[4]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:225]
WARNING: [Vivado 12-584] No ports matched 'JA[4]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:226]
WARNING: [Vivado 12-584] No ports matched 'JA[5]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:228]
WARNING: [Vivado 12-584] No ports matched 'JA[5]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:229]
WARNING: [Vivado 12-584] No ports matched 'JA[6]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:231]
WARNING: [Vivado 12-584] No ports matched 'JA[6]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:232]
WARNING: [Vivado 12-584] No ports matched 'JA[7]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:234]
WARNING: [Vivado 12-584] No ports matched 'JA[7]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:235]
WARNING: [Vivado 12-584] No ports matched 'JB[0]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:241]
WARNING: [Vivado 12-584] No ports matched 'JB[0]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:242]
WARNING: [Vivado 12-584] No ports matched 'JB[1]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:244]
WARNING: [Vivado 12-584] No ports matched 'JB[1]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:245]
WARNING: [Vivado 12-584] No ports matched 'JB[2]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:247]
WARNING: [Vivado 12-584] No ports matched 'JB[2]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:248]
WARNING: [Vivado 12-584] No ports matched 'JB[3]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:250]
WARNING: [Vivado 12-584] No ports matched 'JB[3]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:251]
WARNING: [Vivado 12-584] No ports matched 'JB[4]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:253]
WARNING: [Vivado 12-584] No ports matched 'JB[4]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:254]
WARNING: [Vivado 12-584] No ports matched 'JB[5]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:256]
WARNING: [Vivado 12-584] No ports matched 'JB[5]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:257]
WARNING: [Vivado 12-584] No ports matched 'JB[6]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:259]
WARNING: [Vivado 12-584] No ports matched 'JB[6]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:260]
WARNING: [Vivado 12-584] No ports matched 'JB[7]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:262]
WARNING: [Vivado 12-584] No ports matched 'JB[7]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:263]
WARNING: [Vivado 12-584] No ports matched 'JC[0]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:269]
WARNING: [Vivado 12-584] No ports matched 'JC[0]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:270]
WARNING: [Vivado 12-584] No ports matched 'JC[1]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:272]
WARNING: [Vivado 12-584] No ports matched 'JC[1]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:273]
WARNING: [Vivado 12-584] No ports matched 'JC[2]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:275]
WARNING: [Vivado 12-584] No ports matched 'JC[2]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:276]
WARNING: [Vivado 12-584] No ports matched 'JC[3]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:278]
WARNING: [Vivado 12-584] No ports matched 'JC[3]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:279]
WARNING: [Vivado 12-584] No ports matched 'JC[4]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:281]
WARNING: [Vivado 12-584] No ports matched 'JC[4]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:282]
WARNING: [Vivado 12-584] No ports matched 'JC[5]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:284]
WARNING: [Vivado 12-584] No ports matched 'JC[5]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:285]
WARNING: [Vivado 12-584] No ports matched 'JC[6]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:287]
WARNING: [Vivado 12-584] No ports matched 'JC[6]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:288]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc:288]
Finished Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.srcs/constrs_1/imports/Praticas/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 629.020 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 629.020 ; gain = 419.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 629.020 ; gain = 419.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/EightDisplayControl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clock_divider_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/sort_4bits_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/sort_4bits_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/sort_4bits_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/sort_4bits_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/sort_4bits_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/sort_4bits_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/sort_4bits_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/sort_4bits_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/sort_8bit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/sort_8bit_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/sort_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/valuesSorted_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlslice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlslice_10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlslice_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlslice_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlslice_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlslice_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlslice_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlslice_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlslice_8. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 629.020 ; gain = 419.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 629.020 ; gain = 419.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 629.020 ; gain = 419.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/valuesSorted_0/clk' to pin 'design_1_i/clock_divider_0/bbstub_divided_clk/O'
WARNING: [Synth 8-565] redefining clock 'clk'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 629.020 ; gain = 419.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 629.020 ; gain = 419.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 629.020 ; gain = 419.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 629.020 ; gain = 419.078
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 629.020 ; gain = 419.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 629.020 ; gain = 419.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 629.020 ; gain = 419.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 629.020 ; gain = 419.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 629.020 ; gain = 419.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |design_1_EightDisplayControl_0_0 |         1|
|2     |design_1_blk_mem_gen_0_0         |         1|
|3     |design_1_clock_divider_0_0       |         1|
|4     |design_1_sort_4bits_0_0          |         1|
|5     |design_1_sort_4bits_0_1          |         1|
|6     |design_1_sort_4bits_0_2          |         1|
|7     |design_1_sort_4bits_0_3          |         1|
|8     |design_1_sort_4bits_4_0          |         1|
|9     |design_1_sort_4bits_4_1          |         1|
|10    |design_1_sort_4bits_4_2          |         1|
|11    |design_1_sort_4bits_4_3          |         1|
|12    |design_1_sort_8bit_0_0           |         1|
|13    |design_1_sort_8bit_0_1           |         1|
|14    |design_1_sort_gen_0_0            |         1|
|15    |design_1_valuesSorted_0_0        |         1|
|16    |design_1_xlconcat_0_0            |         1|
|17    |design_1_xlconcat_0_1            |         1|
|18    |design_1_xlconstant_0_0          |         1|
|19    |design_1_xlconstant_1_0          |         1|
|20    |design_1_xlslice_0_0             |         1|
|21    |design_1_xlslice_0_1             |         1|
|22    |design_1_xlslice_8_2             |         1|
|23    |design_1_xlslice_1_0             |         1|
|24    |design_1_xlslice_1_1             |         1|
|25    |design_1_xlslice_4_0             |         1|
|26    |design_1_xlslice_4_1             |         1|
|27    |design_1_xlslice_4_2             |         1|
|28    |design_1_xlslice_5_0             |         1|
|29    |design_1_xlslice_8_0             |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------+------+
|      |Cell                                  |Count |
+------+--------------------------------------+------+
|1     |design_1_EightDisplayControl_0_0_bbox |     1|
|2     |design_1_blk_mem_gen_0_0_bbox         |     1|
|3     |design_1_clock_divider_0_0_bbox       |     1|
|4     |design_1_sort_4bits_0_0_bbox          |     1|
|5     |design_1_sort_4bits_0_1_bbox          |     1|
|6     |design_1_sort_4bits_0_2_bbox          |     1|
|7     |design_1_sort_4bits_0_3_bbox          |     1|
|8     |design_1_sort_4bits_4_0_bbox          |     1|
|9     |design_1_sort_4bits_4_1_bbox          |     1|
|10    |design_1_sort_4bits_4_2_bbox          |     1|
|11    |design_1_sort_4bits_4_3_bbox          |     1|
|12    |design_1_sort_8bit_0_0_bbox           |     1|
|13    |design_1_sort_8bit_0_1_bbox           |     1|
|14    |design_1_sort_gen_0_0_bbox            |     1|
|15    |design_1_valuesSorted_0_0_bbox        |     1|
|16    |design_1_xlconcat_0_0_bbox            |     1|
|17    |design_1_xlconcat_0_1_bbox            |     1|
|18    |design_1_xlconstant_0_0_bbox          |     1|
|19    |design_1_xlconstant_1_0_bbox          |     1|
|20    |design_1_xlslice_0_0_bbox             |     1|
|21    |design_1_xlslice_0_1_bbox             |     1|
|22    |design_1_xlslice_1_0_bbox             |     1|
|23    |design_1_xlslice_1_1_bbox             |     1|
|24    |design_1_xlslice_4_0_bbox             |     1|
|25    |design_1_xlslice_4_1_bbox             |     1|
|26    |design_1_xlslice_4_2_bbox             |     1|
|27    |design_1_xlslice_5_0_bbox             |     1|
|28    |design_1_xlslice_8_0_bbox             |     1|
|29    |design_1_xlslice_8_2_bbox             |     1|
|30    |IBUF                                  |     1|
|31    |OBUF                                  |    31|
+------+--------------------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |  1109|
|2     |  design_1_i |design_1 |  1077|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 629.020 ; gain = 419.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 629.020 ; gain = 113.039
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 629.020 ; gain = 419.078
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
83 Infos, 136 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 629.020 ; gain = 415.141
INFO: [Common 17-1381] The checkpoint 'C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex8/Ex8.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 629.020 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr 12 12:42:14 2017...
