INS                      |    PC |    R1 |    R2 |    R3 |    R4 |    LP |    SP | EVENT
=========================|=======|=======|=======|=======|=======|=======|=======|=============
ADD R2 ZX ZX             |     1 |     0 |     0 |     0 |     0 |     0 |     0 | 
LOAD.s R2 PC 1           |     2 | 65296 |     0 |     0 |     0 |     0 |     0 | MEMGET(0002) => 00f0
0x00f0                   |     3 | 65296 |     0 |     0 |     0 |     0 |     0 | 
ADD R3 ZX ZX             |     4 | 65296 |     0 |     0 |     0 |     0 |     0 | 
LOAD.s R3 PC 1           |     5 | 65296 | 65312 |     0 |     0 |     0 |     0 | MEMGET(0005) => 00e0
0x00e0                   |     6 | 65296 | 65312 |     0 |     0 |     0 |     0 | 
BRANCH.l R2 3            |     9 | 65296 | 65312 |     0 |     0 |     0 |     0 | JMP => 0009
BRANCH.eg R2 9           |    10 | 65296 | 65312 |     0 |     0 |     0 |     0 | 
ADD.xo R2 R3 R2          |    11 |    16 | 65312 |     0 |     0 |     0 |     0 | 
BRANCH.egl ZX 2          |    13 |    16 | 65312 |     0 |     0 |     0 |     0 | JMP => 000d
BRANCH.eg R2 5           |    18 |    16 | 65312 |     0 |     0 |     0 |     0 | JMP => 0012
LOAD.hl R4 PC 2          |    19 |    16 | 65312 | 22136 |     0 |     0 |     0 | MEMGET(0014) => 5678
BRANCH.egl ZX 2          |    21 |    16 | 65312 | 22136 |     0 |     0 |     0 | JMP => 0015
STORE.hl ZX ZX -1        |    22 |    16 | 65312 | 22136 |     0 |     0 |     0 | MEMSET(ffff) <= 0000
