

================================================================
== Vitis HLS Report for 'test_Pipeline_ARRAY_2_READ'
================================================================
* Date:           Thu May  9 21:52:12 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D4
* Solution:       comb_12 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ARRAY_2_READ  |        9|        9|         2|          1|          1|     9|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.22>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 5 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%arg2_r = alloca i32 1"   --->   Operation 6 'alloca' 'arg2_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%arg2_r_1 = alloca i32 1"   --->   Operation 7 'alloca' 'arg2_r_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%arg2_r_2 = alloca i32 1"   --->   Operation 8 'alloca' 'arg2_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%arg2_r_3 = alloca i32 1"   --->   Operation 9 'alloca' 'arg2_r_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%arg2_r_4 = alloca i32 1"   --->   Operation 10 'alloca' 'arg2_r_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%arg2_r_5 = alloca i32 1"   --->   Operation 11 'alloca' 'arg2_r_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%arg2_r_6 = alloca i32 1"   --->   Operation 12 'alloca' 'arg2_r_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%arg2_r_7 = alloca i32 1"   --->   Operation 13 'alloca' 'arg2_r_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arg2_r_8 = alloca i32 1"   --->   Operation 14 'alloca' 'arg2_r_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln29_read = read i61 @_ssdm_op_Read.ap_auto.i61, i61 %sext_ln29"   --->   Operation 15 'read' 'sext_ln29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln29_cast = sext i61 %sext_ln29_read"   --->   Operation 16 'sext' 'sext_ln29_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mem, void @empty_12, i32 0, i32 0, void @empty, i32 0, i32 9, void @empty_0, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %i_1"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc12"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i = load i4 %i_1" [d4.cpp:29]   --->   Operation 20 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %mem"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i64 %mem, i64 %sext_ln29_cast" [d4.cpp:29]   --->   Operation 22 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 23 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.79ns)   --->   "%icmp_ln29 = icmp_eq  i4 %i, i4 9" [d4.cpp:29]   --->   Operation 24 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%add_ln29 = add i4 %i, i4 1" [d4.cpp:29]   --->   Operation 25 'add' 'add_ln29' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %for.inc12.split, void %for.end104.exitStub" [d4.cpp:29]   --->   Operation 26 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.74ns)   --->   "%switch_ln31 = switch i4 %i, void %arrayidx11.case.8, i4 0, void %for.inc12.split.arrayidx11.exit_crit_edge3, i4 1, void %arrayidx11.case.1, i4 2, void %arrayidx11.case.2, i4 3, void %arrayidx11.case.3, i4 4, void %arrayidx11.case.4, i4 5, void %arrayidx11.case.5, i4 6, void %arrayidx11.case.6, i4 7, void %for.inc12.split.arrayidx11.exit_crit_edge" [d4.cpp:31]   --->   Operation 27 'switch' 'switch_ln31' <Predicate = (!icmp_ln29)> <Delay = 0.74>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln29 = store i4 %add_ln29, i4 %i_1" [d4.cpp:29]   --->   Operation 28 'store' 'store_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.inc12" [d4.cpp:29]   --->   Operation 29 'br' 'br_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%arg2_r_load = load i64 %arg2_r"   --->   Operation 51 'load' 'arg2_r_load' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%arg2_r_1_load = load i64 %arg2_r_1"   --->   Operation 52 'load' 'arg2_r_1_load' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%arg2_r_2_load = load i64 %arg2_r_2"   --->   Operation 53 'load' 'arg2_r_2_load' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%arg2_r_3_load = load i64 %arg2_r_3"   --->   Operation 54 'load' 'arg2_r_3_load' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%arg2_r_4_load = load i64 %arg2_r_4"   --->   Operation 55 'load' 'arg2_r_4_load' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%arg2_r_5_load = load i64 %arg2_r_5"   --->   Operation 56 'load' 'arg2_r_5_load' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%arg2_r_6_load = load i64 %arg2_r_6"   --->   Operation 57 'load' 'arg2_r_6_load' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%arg2_r_7_load = load i64 %arg2_r_7"   --->   Operation 58 'load' 'arg2_r_7_load' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%arg2_r_8_load = load i64 %arg2_r_8"   --->   Operation 59 'load' 'arg2_r_8_load' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arg2_r_8_out, i64 %arg2_r_8_load"   --->   Operation 60 'write' 'write_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arg2_r_7_out, i64 %arg2_r_7_load"   --->   Operation 61 'write' 'write_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arg2_r_6_out, i64 %arg2_r_6_load"   --->   Operation 62 'write' 'write_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arg2_r_5_out, i64 %arg2_r_5_load"   --->   Operation 63 'write' 'write_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arg2_r_4_out, i64 %arg2_r_4_load"   --->   Operation 64 'write' 'write_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arg2_r_3_out, i64 %arg2_r_3_load"   --->   Operation 65 'write' 'write_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arg2_r_2_out, i64 %arg2_r_2_load"   --->   Operation 66 'write' 'write_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arg2_r_1_out, i64 %arg2_r_1_load"   --->   Operation 67 'write' 'write_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arg2_r_out, i64 %arg2_r_load"   --->   Operation 68 'write' 'write_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 69 'ret' 'ret_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln12 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [d4.cpp:12]   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [d4.cpp:29]   --->   Operation 31 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (7.30ns)   --->   "%arg2_r_9 = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %mem_addr" [d4.cpp:31]   --->   Operation 32 'read' 'arg2_r_9' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%store_ln31 = store i64 %arg2_r_9, i64 %arg2_r_7" [d4.cpp:31]   --->   Operation 33 'store' 'store_ln31' <Predicate = (i == 7)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln31 = br void %arrayidx11.exit" [d4.cpp:31]   --->   Operation 34 'br' 'br_ln31' <Predicate = (i == 7)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%store_ln31 = store i64 %arg2_r_9, i64 %arg2_r_6" [d4.cpp:31]   --->   Operation 35 'store' 'store_ln31' <Predicate = (i == 6)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln31 = br void %arrayidx11.exit" [d4.cpp:31]   --->   Operation 36 'br' 'br_ln31' <Predicate = (i == 6)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%store_ln31 = store i64 %arg2_r_9, i64 %arg2_r_5" [d4.cpp:31]   --->   Operation 37 'store' 'store_ln31' <Predicate = (i == 5)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln31 = br void %arrayidx11.exit" [d4.cpp:31]   --->   Operation 38 'br' 'br_ln31' <Predicate = (i == 5)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%store_ln31 = store i64 %arg2_r_9, i64 %arg2_r_4" [d4.cpp:31]   --->   Operation 39 'store' 'store_ln31' <Predicate = (i == 4)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln31 = br void %arrayidx11.exit" [d4.cpp:31]   --->   Operation 40 'br' 'br_ln31' <Predicate = (i == 4)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%store_ln31 = store i64 %arg2_r_9, i64 %arg2_r_3" [d4.cpp:31]   --->   Operation 41 'store' 'store_ln31' <Predicate = (i == 3)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln31 = br void %arrayidx11.exit" [d4.cpp:31]   --->   Operation 42 'br' 'br_ln31' <Predicate = (i == 3)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%store_ln31 = store i64 %arg2_r_9, i64 %arg2_r_2" [d4.cpp:31]   --->   Operation 43 'store' 'store_ln31' <Predicate = (i == 2)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln31 = br void %arrayidx11.exit" [d4.cpp:31]   --->   Operation 44 'br' 'br_ln31' <Predicate = (i == 2)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%store_ln31 = store i64 %arg2_r_9, i64 %arg2_r_1" [d4.cpp:31]   --->   Operation 45 'store' 'store_ln31' <Predicate = (i == 1)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln31 = br void %arrayidx11.exit" [d4.cpp:31]   --->   Operation 46 'br' 'br_ln31' <Predicate = (i == 1)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%store_ln31 = store i64 %arg2_r_9, i64 %arg2_r" [d4.cpp:31]   --->   Operation 47 'store' 'store_ln31' <Predicate = (i == 0)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln31 = br void %arrayidx11.exit" [d4.cpp:31]   --->   Operation 48 'br' 'br_ln31' <Predicate = (i == 0)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%store_ln31 = store i64 %arg2_r_9, i64 %arg2_r_8" [d4.cpp:31]   --->   Operation 49 'store' 'store_ln31' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6 & i != 7)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln31 = br void %arrayidx11.exit" [d4.cpp:31]   --->   Operation 50 'br' 'br_ln31' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6 & i != 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.224ns
The critical path consists of the following:
	'alloca' operation ('i') [12]  (0.000 ns)
	'load' operation ('i', d4.cpp:29) on local variable 'i' [28]  (0.000 ns)
	'add' operation ('add_ln29', d4.cpp:29) [33]  (0.797 ns)
	'store' operation ('store_ln29', d4.cpp:29) of variable 'add_ln29', d4.cpp:29 on local variable 'i' [68]  (0.427 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	bus read operation ('arg2_r', d4.cpp:31) on port 'mem' (d4.cpp:31) [38]  (7.300 ns)
	'store' operation ('store_ln31', d4.cpp:31) of variable 'arg2_r', d4.cpp:31 on local variable 'arg2_r' [41]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
