-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             ls5382@newnano.poly.edu                             
-- Generated date:           Wed Sep 15 15:47:04 EDT 2021                        

Solution Settings: ntt_flat.v3
  Current state: schedule
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/flat_md/src/utils.cpp
    $PROJECT_HOME/flat_md/src/ntt.cpp
      $PROJECT_HOME/flat_md/include/ntt.h
        $PROJECT_HOME/flat_md/include/config.h
          $MGC_HOME/shared/include/ac_math.h
            $MGC_HOME/shared/include/ac_math/ac_abs.h
              $MGC_HOME/shared/include/ac_int.h
              $MGC_HOME/shared/include/ac_fixed.h
              $MGC_HOME/shared/include/ac_float.h
              $MGC_HOME/shared/include/ac_complex.h
              $MGC_HOME/shared/include/ac_math/ac_sqrt_pwl.h
                $MGC_HOME/shared/include/ac_math/ac_shift.h
                $MGC_HOME/shared/include/ac_math/ac_normalize.h
            $MGC_HOME/shared/include/ac_math/ac_arccos_cordic.h
            $MGC_HOME/shared/include/ac_math/ac_arcsin_cordic.h
            $MGC_HOME/shared/include/ac_math/ac_atan_pwl.h
              $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_atan_pwl_ha.h
              $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl_ha.h
            $MGC_HOME/shared/include/ac_math/ac_atan2_cordic.h
            $MGC_HOME/shared/include/ac_math/ac_div.h
            $MGC_HOME/shared/include/ac_math/ac_hcordic.h
            $MGC_HOME/shared/include/ac_math/ac_inverse_sqrt_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_log_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_pow_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_sigmoid_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h
            $MGC_HOME/shared/include/ac_math/ac_sincos_lut.h
            $MGC_HOME/shared/include/ac_math/ac_sqrt.h
            $MGC_HOME/shared/include/ac_math/ac_tan_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_tanh_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_softmax_pwl.h
        $PROJECT_HOME/flat_md/include/utils.h
    $PROJECT_HOME/flat_md/src/main.cpp
    $PROJECT_HOME/flat_md/include/utils.h
    $PROJECT_HOME/flat_md/include/ntt.h
    $PROJECT_HOME/flat_md/include/config.h
      $MGC_HOME/shared/include/ac_math.h
        $MGC_HOME/shared/include/ac_math/ac_abs.h
          $MGC_HOME/shared/include/ac_int.h
          $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_float.h
          $MGC_HOME/shared/include/ac_complex.h
          $MGC_HOME/shared/include/ac_math/ac_sqrt_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_shift.h
            $MGC_HOME/shared/include/ac_math/ac_normalize.h
        $MGC_HOME/shared/include/ac_math/ac_arccos_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_arcsin_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_atan_pwl.h
          $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_atan_pwl_ha.h
          $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl_ha.h
        $MGC_HOME/shared/include/ac_math/ac_atan2_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_div.h
        $MGC_HOME/shared/include/ac_math/ac_hcordic.h
        $MGC_HOME/shared/include/ac_math/ac_inverse_sqrt_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_log_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_pow_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_sigmoid_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_sincos_lut.h
        $MGC_HOME/shared/include/ac_math/ac_sqrt.h
        $MGC_HOME/shared/include/ac_math/ac_tan_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_tanh_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_softmax_pwl.h
  
  Processes/Blocks in Design
    Process        Real Operation(s) count Latency Throughput Reset Length II Comments 
    -------------- ----------------------- ------- ---------- ------------ -- --------
    /ntt_flat/core                      58 1425433    1425438            0  0          
    Design Total:                       58 1425433    1425438            0  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising  5.100             20.00    0.000000 /ntt_flat/core           
    
  I/O Data Ranges
    Port                    Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    ----------------------- ---- -------- --------- --------- ------- -------- --------
    clk                     IN   Unsigned         1                                     
    rst                     IN   Unsigned         1                                     
    vec:rsc.qa              IN   Unsigned        32                                     
    vec:rsc.qb              IN   Unsigned        32                                     
    p:rsc.dat               IN   Unsigned        32                                     
    r:rsc.dat               IN   Unsigned        32                                     
    twiddle:rsc.qa          IN   Unsigned        32                                     
    twiddle:rsc.qb          IN   Unsigned        32                                     
    twiddle_h:rsc.qa        IN   Unsigned        32                                     
    twiddle_h:rsc.qb        IN   Unsigned        32                                     
    result:rsc.qa           IN   Unsigned        32                                     
    result:rsc.qb           IN   Unsigned        32                                     
    vec:rsc.adra            OUT  Unsigned        14                                     
    vec:rsc.da              OUT  Unsigned        32                                     
    vec:rsc.wea             OUT  Unsigned         1                                     
    vec:rsc.adrb            OUT  Unsigned        14                                     
    vec:rsc.db              OUT  Unsigned        32                                     
    vec:rsc.web             OUT  Unsigned         1                                     
    vec:rsc.triosy.lz       OUT  Unsigned         1                                     
    p:rsc.triosy.lz         OUT  Unsigned         1                                     
    r:rsc.triosy.lz         OUT  Unsigned         1                                     
    twiddle:rsc.adra        OUT  Unsigned        14                                     
    twiddle:rsc.da          OUT  Unsigned        32                                     
    twiddle:rsc.wea         OUT  Unsigned         1                                     
    twiddle:rsc.adrb        OUT  Unsigned        14                                     
    twiddle:rsc.db          OUT  Unsigned        32                                     
    twiddle:rsc.web         OUT  Unsigned         1                                     
    twiddle:rsc.triosy.lz   OUT  Unsigned         1                                     
    twiddle_h:rsc.adra      OUT  Unsigned        14                                     
    twiddle_h:rsc.da        OUT  Unsigned        32                                     
    twiddle_h:rsc.wea       OUT  Unsigned         1                                     
    twiddle_h:rsc.adrb      OUT  Unsigned        14                                     
    twiddle_h:rsc.db        OUT  Unsigned        32                                     
    twiddle_h:rsc.web       OUT  Unsigned         1                                     
    twiddle_h:rsc.triosy.lz OUT  Unsigned         1                                     
    result:rsc.adra         OUT  Unsigned        18                                     
    result:rsc.da           OUT  Unsigned        32                                     
    result:rsc.wea          OUT  Unsigned         1                                     
    result:rsc.adrb         OUT  Unsigned        18                                     
    result:rsc.db           OUT  Unsigned        32                                     
    result:rsc.web          OUT  Unsigned         1                                     
    result:rsc.triosy.lz    OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /ntt_flat/vec:rsc
      Memory Component: BLOCK_DPRAM_RBW              Size:         16384 x 32
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable      Indices Phys Memory Address         
      ------------- ------- ---------------------------
      /ntt_flat/vec    0:31 00003fff-00000000 (16383-0) 
      
    Resource Name: /ntt_flat/p:rsc
      Memory Component: ccs_in                       Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable    Indices Phys Memory Address     
      ----------- ------- -----------------------
      /ntt_flat/p    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /ntt_flat/r:rsc
      Memory Component: ccs_in                       Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable    Indices Phys Memory Address     
      ----------- ------- -----------------------
      /ntt_flat/r    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /ntt_flat/twiddle:rsc
      Memory Component: BLOCK_DPRAM_RBW              Size:         16384 x 32
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable          Indices Phys Memory Address         
      ----------------- ------- ---------------------------
      /ntt_flat/twiddle    0:31 00003fff-00000000 (16383-0) 
      
    Resource Name: /ntt_flat/twiddle_h:rsc
      Memory Component: BLOCK_DPRAM_RBW              Size:         16384 x 32
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable            Indices Phys Memory Address         
      ------------------- ------- ---------------------------
      /ntt_flat/twiddle_h    0:31 00003fff-00000000 (16383-0) 
      
    Resource Name: /ntt_flat/result:rsc
      Memory Component: BLOCK_DPRAM_RBW              Size:         245760 x 32
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable         Indices Phys Memory Address          
      ---------------- ------- ----------------------------
      /ntt_flat/result    0:31 0003bfff-00000000 (245759-0) 
      
  C++ to Interface Mappings
    C++ Field Interface Range Range Expression Expression Limits 
    --------- --------------- ---------------- -----------------
    
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process        Loop             Iterations C-Steps Total Cycles   Duration  Unroll Init Comments 
    -------------- ---------------- ---------- ------- ------------- ---------- ------ ---- --------
    /ntt_flat/core core:rlp           Infinite       0      1425438    7.27 ms                       
    /ntt_flat/core  main              Infinite       2      1425438    7.27 ms                       
    /ntt_flat/core   for                 16384       3        49152  250.68 us                       
    /ntt_flat/core   STAGE_LOOP             14       2      1376284    7.02 ms                       
    /ntt_flat/core    INNER_LOOP          8192      12        98304  501.35 us                       
    
  Loop Execution Profile
    Process        Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    -------------- ---------------- ------------ -------------------------- ----------------- --------
    /ntt_flat/core core:rlp                   0                        0.00          1425438           
    /ntt_flat/core  main                      2                        0.00          1425438           
    /ntt_flat/core   for                  49152                        3.45            49152           
    /ntt_flat/core   STAGE_LOOP              28                        0.00          1376284           
    /ntt_flat/core    INNER_LOOP        1376256                       96.55          1376256           
    
  End of Report
