###############################################################
#  Generated by:      Cadence Innovus 19.10-p002_1
#  OS:                Linux x86_64(Host ID remote02)
#  Generated on:      Fri May 29 13:00:14 2020
#  Design:            mult8x8
#  Command:           report_timing -check_type hold -nworst 5 > "$design_name.hold.rpt"
###############################################################
Path 1: MET Hold Check with Pin delay_a_reg_3_/CK 
Endpoint:   delay_a_reg_3_/D (v) checked with  leading edge of 'clk'
Beginpoint: a[3]             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: typical
Other End Arrival Time          0.000
+ Hold                         -0.017
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.010
= Required Time                -0.007
  Arrival Time                  0.315
  Slack Time                    0.322
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |    Cell     | Delay | Arrival | Required | 
     |                |            |             |       |  Time   |   Time   | 
     |----------------+------------+-------------+-------+---------+----------| 
     |                | a[3] v     |             |       |   0.131 |   -0.191 | 
     | U470           | B v -> Y v | CLKAND2X2TS | 0.184 |   0.315 |   -0.007 | 
     | delay_a_reg_3_ | D v        | DFFQX1TS    | 0.000 |   0.315 |   -0.007 | 
     +------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin lsb34_reg_0_/CK 
Endpoint:   lsb34_reg_0_/D (v) checked with  leading edge of 'clk'
Beginpoint: b[2]           (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: typical
Other End Arrival Time          0.000
+ Hold                         -0.018
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.010
= Required Time                -0.008
  Arrival Time                  0.316
  Slack Time                    0.324
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +----------------------------------------------------------------------+ 
     |   Instance   |    Arc     |    Cell     | Delay | Arrival | Required | 
     |              |            |             |       |  Time   |   Time   | 
     |--------------+------------+-------------+-------+---------+----------| 
     |              | b[2] v     |             |       |   0.129 |   -0.195 | 
     | U462         | B v -> Y v | CLKAND2X2TS | 0.186 |   0.316 |   -0.008 | 
     | lsb34_reg_0_ | D v        | DFFQX1TS    | 0.000 |   0.316 |   -0.008 | 
     +----------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin delay_a_reg_0_/CK 
Endpoint:   delay_a_reg_0_/D (v) checked with  leading edge of 'clk'
Beginpoint: a[0]             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: typical
Other End Arrival Time          0.000
+ Hold                         -0.018
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.010
= Required Time                -0.008
  Arrival Time                  0.317
  Slack Time                    0.325
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.131
     +------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |    Cell     | Delay | Arrival | Required | 
     |                |            |             |       |  Time   |   Time   | 
     |----------------+------------+-------------+-------+---------+----------| 
     |                | a[0] v     |             |       |   0.131 |   -0.195 | 
     | U467           | B v -> Y v | CLKAND2X2TS | 0.186 |   0.317 |   -0.008 | 
     | delay_a_reg_0_ | D v        | DFFQX1TS    | 0.000 |   0.317 |   -0.008 | 
     +------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin lsb12_reg_1_/CK 
Endpoint:   lsb12_reg_1_/D (v) checked with  leading edge of 'clk'
Beginpoint: b[1]           (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: typical
Other End Arrival Time          0.000
+ Hold                         -0.019
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.010
= Required Time                -0.009
  Arrival Time                  0.317
  Slack Time                    0.326
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.129
     +----------------------------------------------------------------------+ 
     |   Instance   |    Arc     |    Cell     | Delay | Arrival | Required | 
     |              |            |             |       |  Time   |   Time   | 
     |--------------+------------+-------------+-------+---------+----------| 
     |              | b[1] v     |             |       |   0.129 |   -0.196 | 
     | U464         | B v -> Y v | CLKAND2X2TS | 0.187 |   0.317 |   -0.009 | 
     | lsb12_reg_1_ | D v        | DFFQX1TS    | 0.000 |   0.317 |   -0.009 | 
     +----------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin delay_a_reg_2_/CK 
Endpoint:   delay_a_reg_2_/D (v) checked with  leading edge of 'clk'
Beginpoint: a[2]             (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: typical
Other End Arrival Time          0.000
+ Hold                         -0.019
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.010
= Required Time                -0.009
  Arrival Time                  0.318
  Slack Time                    0.327
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.030
     = Beginpoint Arrival Time            0.130
     +------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |    Cell     | Delay | Arrival | Required | 
     |                |            |             |       |  Time   |   Time   | 
     |----------------+------------+-------------+-------+---------+----------| 
     |                | a[2] v     |             |       |   0.130 |   -0.197 | 
     | U469           | B v -> Y v | CLKAND2X2TS | 0.188 |   0.318 |   -0.009 | 
     | delay_a_reg_2_ | D v        | DFFQX1TS    | 0.000 |   0.318 |   -0.009 | 
     +------------------------------------------------------------------------+ 

