../../../../../bench/verilog/regression/wb/bfm/mpsoc_msi_wb_bfm_master.sv
../../../../../bench/verilog/regression/wb/bfm/mpsoc_msi_wb_bfm_memory.sv
../../../../../bench/verilog/regression/wb/bfm/mpsoc_msi_wb_bfm_slave.sv
../../../../../bench/verilog/regression/wb/bfm/mpsoc_msi_wb_bfm_transactor.sv
../../../../../bench/verilog/regression/wb/vlog_tap_generator.sv
../../../../../bench/verilog/regression/wb/vlog_tb_utils.sv
../../../../../bench/verilog/regression/wb/wb_spram_tb.sv

../../../../../rtl/verilog/wb/core/mpsoc_wb_ram_generic.sv
../../../../../rtl/verilog/wb/core/mpsoc_wb_spram.sv
