# ğŸ› ï¸ Verilog Practice Questions and Solutions
Welcome to my Verilog Coding Practice repository! ğŸš€
Here, I solve interesting Verilog problems by first stating the problem description and then writing a clean, modular Verilog solution.

In this repository I have added questions from basic to advanced level, also in the solution files I have personally added comments which will make learning more easy and efficient.

This repository is designed to strengthen Verilog skills and help those who are learning hardware description languages!

# ğŸ“š Repository Structure

Each question is organized as:  âœ… Easy to navigate      âœ… Beginner-friendly

    Category_Name/

      Question_Name/
    
        question.md    â†’ Problem description (with diagrams if needed)
        
        solution.v     â†’ Verilog code solution
        
        [optional] diagram.png â†’ Supporting image or diagram

# ğŸ“‹ Topics Covered
1. Basics of Verilog

2. Wires and Vectors

3. Logical and Bitwise Operators

4. Module Hierarchies

5. Combinational Circuits

6. Sequential Circuits

7. FSM (Finite State Machines)
        
# âœ¨ Features
ğŸ“– Clear problem statements

ğŸ› ï¸ Well-commented Verilog solutions

ğŸ“· Supporting diagrams where necessary

ğŸš€ Continuously updating with more problems

# ğŸ’¡ Why This Repo?
"Practice beats talent when talent doesn't practice."

I believe in learning by doing.
This repo is a living notebook of my Verilog journey â€” and if you are learning too, feel free to explore, learn, and even contribute!

# ğŸ¤ Contributions
Currently, this is my personal practice repo.

However, if you find any errors or have interesting problems to suggest, feel free to open an Issue or Pull Request! ğŸ¯

# ğŸ”¥ Let's Connect!
If you liked this work or have suggestions, you can connect with me on:

LinkedIn (https://www.linkedin.com/in/pulkit-yadav-89a469286/)

# ğŸš€ Happy Coding and Keep Practicing Verilog!

