###############################################################
#  Generated by:      Cadence First Encounter 08.10-s273_1
#  OS:                Linux i686(Host ID localhost.localdomain)
#  Generated on:      Thu Oct 10 04:59:21 2013
#  Command:           optDesign -postCTS
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   pc_out[15]                       (^) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[15] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                2.000
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                16.650
- Arrival Time                  4.744
= Slack Time                   11.906
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |              |           |       |       |  Time   |   Time   | 
     |-------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^        |           | 0.000 |       |   0.000 |   11.906 | 
     | in1                           | I ^ -> O ^   | XMHA      | 0.313 | 0.663 |   0.663 |   12.569 | 
     | clk_m__L1_I4                  | I ^ -> O ^   | BUFCKGHD  | 0.220 | 0.224 |   0.887 |   12.793 | 
     | clk_m__L2_I12                 | I ^ -> O ^   | BUFCKHHD  | 0.357 | 0.253 |   1.140 |   13.046 | 
     | clk_m__L3_I124                | I ^ -> O ^   | BUFCKGHD  | 0.379 | 0.284 |   1.425 |   13.330 | 
     | mips_core/\pc_current_reg[15] | CK ^ -> Q ^  | QDFFRBEHD | 1.017 | 0.704 |   2.128 |   14.034 | 
     | out16                         | I ^ -> O ^   | YA28SHA   | 1.084 | 2.616 |   4.744 |   16.650 | 
     |                               | pc_out[15] ^ |           | 1.084 | 0.000 |   4.744 |   16.650 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   pc_out[7]                       (^) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[7] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                2.000
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                16.650
- Arrival Time                  4.728
= Slack Time                   11.922
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^       |           | 0.000 |       |   0.000 |   11.922 | 
     | in1                          | I ^ -> O ^  | XMHA      | 0.313 | 0.663 |   0.663 |   12.585 | 
     | clk_m__L1_I1                 | I ^ -> O ^  | BUFCKGHD  | 0.215 | 0.225 |   0.887 |   12.810 | 
     | clk_m__L2_I5                 | I ^ -> O ^  | BUFCKHHD  | 0.356 | 0.252 |   1.139 |   13.062 | 
     | clk_m__L3_I50                | I ^ -> O ^  | BUFCKGHD  | 0.353 | 0.273 |   1.412 |   13.334 | 
     | mips_core/\pc_current_reg[7] | CK ^ -> Q ^ | QDFFRBEHD | 1.013 | 0.700 |   2.112 |   14.035 | 
     | out8                         | I ^ -> O ^  | YA28SHA   | 1.084 | 2.615 |   4.728 |   16.650 | 
     |                              | pc_out[7] ^ |           | 1.084 | 0.000 |   4.728 |   16.650 | 
     +---------------------------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   pc_out[6]                       (^) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[6] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                2.000
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                16.650
- Arrival Time                  4.690
= Slack Time                   11.960
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^       |           | 0.000 |       |   0.000 |   11.960 | 
     | in1                          | I ^ -> O ^  | XMHA      | 0.313 | 0.663 |   0.663 |   12.623 | 
     | clk_m__L1_I1                 | I ^ -> O ^  | BUFCKGHD  | 0.215 | 0.225 |   0.887 |   12.848 | 
     | clk_m__L2_I5                 | I ^ -> O ^  | BUFCKHHD  | 0.356 | 0.252 |   1.139 |   13.100 | 
     | clk_m__L3_I50                | I ^ -> O ^  | BUFCKGHD  | 0.353 | 0.273 |   1.412 |   13.372 | 
     | mips_core/\pc_current_reg[6] | CK ^ -> Q ^ | QDFFRBEHD | 0.958 | 0.676 |   2.088 |   14.049 | 
     | out7                         | I ^ -> O ^  | YA28SHA   | 1.084 | 2.601 |   4.690 |   16.650 | 
     |                              | pc_out[6] ^ |           | 1.084 | 0.000 |   4.690 |   16.650 | 
     +---------------------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   pc_out[5]                       (^) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[5] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                2.000
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                16.650
- Arrival Time                  4.629
= Slack Time                   12.021
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^       |           | 0.000 |       |   0.000 |   12.021 | 
     | in1                          | I ^ -> O ^  | XMHA      | 0.313 | 0.663 |   0.663 |   12.684 | 
     | clk_m__L1_I1                 | I ^ -> O ^  | BUFCKGHD  | 0.215 | 0.225 |   0.887 |   12.909 | 
     | clk_m__L2_I5                 | I ^ -> O ^  | BUFCKHHD  | 0.356 | 0.252 |   1.139 |   13.161 | 
     | clk_m__L3_I50                | I ^ -> O ^  | BUFCKGHD  | 0.353 | 0.273 |   1.412 |   13.433 | 
     | mips_core/\pc_current_reg[5] | CK ^ -> Q ^ | QDFFRBEHD | 0.869 | 0.639 |   2.050 |   14.072 | 
     | out6                         | I ^ -> O ^  | YA28SHA   | 1.084 | 2.578 |   4.629 |   16.650 | 
     |                              | pc_out[5] ^ |           | 1.084 | 0.000 |   4.629 |   16.650 | 
     +---------------------------------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   pc_out[8]                       (^) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[8] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                2.000
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                16.650
- Arrival Time                  4.623
= Slack Time                   12.027
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^       |           | 0.000 |       |   0.000 |   12.027 | 
     | in1                          | I ^ -> O ^  | XMHA      | 0.313 | 0.663 |   0.663 |   12.690 | 
     | clk_m__L1_I4                 | I ^ -> O ^  | BUFCKGHD  | 0.220 | 0.224 |   0.887 |   12.914 | 
     | clk_m__L2_I12                | I ^ -> O ^  | BUFCKHHD  | 0.357 | 0.253 |   1.140 |   13.167 | 
     | clk_m__L3_I126               | I ^ -> O ^  | BUFCKHHD  | 0.318 | 0.255 |   1.396 |   13.422 | 
     | mips_core/\pc_current_reg[8] | CK ^ -> Q ^ | QDFFRBEHD | 0.891 | 0.644 |   2.040 |   14.066 | 
     | out9                         | I ^ -> O ^  | YA28SHA   | 1.084 | 2.583 |   4.623 |   16.650 | 
     |                              | pc_out[8] ^ |           | 1.084 | 0.000 |   4.623 |   16.650 | 
     +---------------------------------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   pc_out[0]                       (^) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                2.000
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                16.650
- Arrival Time                  4.605
= Slack Time                   12.045
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^       |           | 0.000 |       |   0.000 |   12.044 | 
     | in1                          | I ^ -> O ^  | XMHA      | 0.313 | 0.663 |   0.663 |   12.707 | 
     | clk_m__L1_I5                 | I ^ -> O ^  | BUFCKHHD  | 0.233 | 0.219 |   0.882 |   12.926 | 
     | clk_m__L2_I15                | I ^ -> O ^  | BUFCKHHD  | 0.332 | 0.246 |   1.127 |   13.172 | 
     | clk_m__L3_I154               | I ^ -> O ^  | BUFCKGHD  | 0.353 | 0.269 |   1.397 |   13.441 | 
     | mips_core/\pc_current_reg[0] | CK ^ -> Q ^ | QDFFRBEHD | 0.859 | 0.636 |   2.033 |   14.077 | 
     | out1                         | I ^ -> O ^  | YA28SHA   | 1.084 | 2.573 |   4.605 |   16.650 | 
     |                              | pc_out[0] ^ |           | 1.084 | 0.000 |   4.605 |   16.650 | 
     +---------------------------------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   pc_out[9]                       (^) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[9] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                2.000
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                16.650
- Arrival Time                  4.587
= Slack Time                   12.062
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^       |           | 0.000 |       |   0.000 |   12.063 | 
     | in1                          | I ^ -> O ^  | XMHA      | 0.313 | 0.663 |   0.663 |   12.725 | 
     | clk_m__L1_I4                 | I ^ -> O ^  | BUFCKGHD  | 0.220 | 0.224 |   0.887 |   12.950 | 
     | clk_m__L2_I12                | I ^ -> O ^  | BUFCKHHD  | 0.357 | 0.253 |   1.140 |   13.203 | 
     | clk_m__L3_I126               | I ^ -> O ^  | BUFCKHHD  | 0.318 | 0.255 |   1.396 |   13.458 | 
     | mips_core/\pc_current_reg[9] | CK ^ -> Q ^ | QDFFRBEHD | 0.838 | 0.622 |   2.017 |   14.080 | 
     | out10                        | I ^ -> O ^  | YA28SHA   | 1.084 | 2.570 |   4.587 |   16.650 | 
     |                              | pc_out[9] ^ |           | 1.084 | 0.000 |   4.587 |   16.650 | 
     +---------------------------------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   pc_out[14]                       (^) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[14] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                2.000
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                16.650
- Arrival Time                  4.581
= Slack Time                   12.069
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |              |           |       |       |  Time   |   Time   | 
     |-------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^        |           | 0.000 |       |   0.000 |   12.069 | 
     | in1                           | I ^ -> O ^   | XMHA      | 0.313 | 0.663 |   0.663 |   12.732 | 
     | clk_m__L1_I4                  | I ^ -> O ^   | BUFCKGHD  | 0.220 | 0.224 |   0.887 |   12.956 | 
     | clk_m__L2_I12                 | I ^ -> O ^   | BUFCKHHD  | 0.357 | 0.253 |   1.140 |   13.209 | 
     | clk_m__L3_I124                | I ^ -> O ^   | BUFCKGHD  | 0.379 | 0.284 |   1.424 |   13.493 | 
     | mips_core/\pc_current_reg[14] | CK ^ -> Q ^  | QDFFRBEHD | 0.784 | 0.601 |   2.025 |   14.094 | 
     | out15                         | I ^ -> O ^   | YA28SHA   | 1.084 | 2.556 |   4.581 |   16.650 | 
     |                               | pc_out[14] ^ |           | 1.084 | 0.000 |   4.581 |   16.650 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   pc_out[4]                       (^) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[4] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                2.000
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                16.650
- Arrival Time                  4.562
= Slack Time                   12.088
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^       |           | 0.000 |       |   0.000 |   12.088 | 
     | in1                          | I ^ -> O ^  | XMHA      | 0.313 | 0.663 |   0.663 |   12.751 | 
     | clk_m__L1_I1                 | I ^ -> O ^  | BUFCKGHD  | 0.215 | 0.225 |   0.887 |   12.976 | 
     | clk_m__L2_I5                 | I ^ -> O ^  | BUFCKHHD  | 0.356 | 0.252 |   1.139 |   13.228 | 
     | clk_m__L3_I51                | I ^ -> O ^  | BUFCKGHD  | 0.363 | 0.278 |   1.417 |   13.505 | 
     | mips_core/\pc_current_reg[4] | CK ^ -> Q ^ | QDFFRBEHD | 0.763 | 0.595 |   2.011 |   14.100 | 
     | out5                         | I ^ -> O ^  | YA28SHA   | 1.084 | 2.550 |   4.562 |   16.650 | 
     |                              | pc_out[4] ^ |           | 1.084 | 0.000 |   4.562 |   16.650 | 
     +---------------------------------------------------------------------------------------------+ 
Path 10: MET Late External Delay Assertion 
Endpoint:   pc_out[1]                       (^) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[1] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                2.000
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                16.650
- Arrival Time                  4.541
= Slack Time                   12.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^       |           | 0.000 |       |   0.000 |   12.109 | 
     | in1                          | I ^ -> O ^  | XMHA      | 0.313 | 0.663 |   0.663 |   12.772 | 
     | clk_m__L1_I1                 | I ^ -> O ^  | BUFCKGHD  | 0.215 | 0.225 |   0.887 |   12.996 | 
     | clk_m__L2_I5                 | I ^ -> O ^  | BUFCKHHD  | 0.356 | 0.252 |   1.139 |   13.248 | 
     | clk_m__L3_I51                | I ^ -> O ^  | BUFCKGHD  | 0.363 | 0.278 |   1.417 |   13.526 | 
     | mips_core/\pc_current_reg[1] | CK ^ -> Q ^ | QDFFRBEHD | 0.734 | 0.582 |   1.999 |   14.108 | 
     | out2                         | I ^ -> O ^  | YA28SHA   | 1.084 | 2.542 |   4.541 |   16.650 | 
     |                              | pc_out[1] ^ |           | 1.084 | 0.000 |   4.541 |   16.650 | 
     +---------------------------------------------------------------------------------------------+ 
Path 11: MET Late External Delay Assertion 
Endpoint:   pc_out[13]                       (^) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[13] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                2.000
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                16.650
- Arrival Time                  4.520
= Slack Time                   12.130
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |              |           |       |       |  Time   |   Time   | 
     |-------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^        |           | 0.000 |       |   0.000 |   12.130 | 
     | in1                           | I ^ -> O ^   | XMHA      | 0.313 | 0.663 |   0.663 |   12.793 | 
     | clk_m__L1_I4                  | I ^ -> O ^   | BUFCKGHD  | 0.220 | 0.224 |   0.887 |   13.017 | 
     | clk_m__L2_I12                 | I ^ -> O ^   | BUFCKHHD  | 0.357 | 0.253 |   1.140 |   13.270 | 
     | clk_m__L3_I123                | I ^ -> O ^   | BUFCKGHD  | 0.361 | 0.276 |   1.417 |   13.546 | 
     | mips_core/\pc_current_reg[13] | CK ^ -> Q ^  | QDFFRBEHD | 0.707 | 0.567 |   1.983 |   14.113 | 
     | out14                         | I ^ -> O ^   | YA28SHA   | 1.084 | 2.537 |   4.520 |   16.650 | 
     |                               | pc_out[13] ^ |           | 1.084 | 0.000 |   4.520 |   16.650 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 12: MET Late External Delay Assertion 
Endpoint:   pc_out[3]                       (^) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                2.000
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                16.650
- Arrival Time                  4.505
= Slack Time                   12.145
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^       |           | 0.000 |       |   0.000 |   12.145 | 
     | in1                          | I ^ -> O ^  | XMHA      | 0.313 | 0.663 |   0.663 |   12.808 | 
     | clk_m__L1_I1                 | I ^ -> O ^  | BUFCKGHD  | 0.215 | 0.225 |   0.887 |   13.033 | 
     | clk_m__L2_I5                 | I ^ -> O ^  | BUFCKHHD  | 0.356 | 0.252 |   1.139 |   13.285 | 
     | clk_m__L3_I51                | I ^ -> O ^  | BUFCKGHD  | 0.363 | 0.278 |   1.417 |   13.562 | 
     | mips_core/\pc_current_reg[3] | CK ^ -> Q ^ | QDFFRBEHD | 0.684 | 0.557 |   1.974 |   14.119 | 
     | out4                         | I ^ -> O ^  | YA28SHA   | 1.084 | 2.531 |   4.505 |   16.650 | 
     |                              | pc_out[3] ^ |           | 1.084 | 0.000 |   4.505 |   16.650 | 
     +---------------------------------------------------------------------------------------------+ 
Path 13: MET Late External Delay Assertion 
Endpoint:   pc_out[10]                       (^) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[10] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                2.000
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                16.650
- Arrival Time                  4.501
= Slack Time                   12.149
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |              |           |       |       |  Time   |   Time   | 
     |-------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^        |           | 0.000 |       |   0.000 |   12.149 | 
     | in1                           | I ^ -> O ^   | XMHA      | 0.313 | 0.663 |   0.663 |   12.812 | 
     | clk_m__L1_I4                  | I ^ -> O ^   | BUFCKGHD  | 0.220 | 0.224 |   0.887 |   13.036 | 
     | clk_m__L2_I12                 | I ^ -> O ^   | BUFCKHHD  | 0.357 | 0.253 |   1.140 |   13.289 | 
     | clk_m__L3_I122                | I ^ -> O ^   | BUFCKHHD  | 0.324 | 0.257 |   1.398 |   13.547 | 
     | mips_core/\pc_current_reg[10] | CK ^ -> Q ^  | QDFFRBEHD | 0.707 | 0.567 |   1.965 |   14.114 | 
     | out11                         | I ^ -> O ^   | YA28SHA   | 1.084 | 2.536 |   4.501 |   16.650 | 
     |                               | pc_out[10] ^ |           | 1.084 | 0.000 |   4.501 |   16.650 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 14: MET Late External Delay Assertion 
Endpoint:   pc_out[12]                       (^) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[12] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                2.000
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                16.650
- Arrival Time                  4.490
= Slack Time                   12.160
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |              |           |       |       |  Time   |   Time   | 
     |-------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^        |           | 0.000 |       |   0.000 |   12.161 | 
     | in1                           | I ^ -> O ^   | XMHA      | 0.313 | 0.663 |   0.663 |   12.823 | 
     | clk_m__L1_I4                  | I ^ -> O ^   | BUFCKGHD  | 0.220 | 0.224 |   0.887 |   13.048 | 
     | clk_m__L2_I12                 | I ^ -> O ^   | BUFCKHHD  | 0.357 | 0.253 |   1.140 |   13.301 | 
     | clk_m__L3_I123                | I ^ -> O ^   | BUFCKGHD  | 0.361 | 0.276 |   1.417 |   13.577 | 
     | mips_core/\pc_current_reg[12] | CK ^ -> Q ^  | QDFFRBEHD | 0.662 | 0.548 |   1.964 |   14.124 | 
     | out13                         | I ^ -> O ^   | YA28SHA   | 1.084 | 2.525 |   4.490 |   16.650 | 
     |                               | pc_out[12] ^ |           | 1.084 | 0.000 |   4.490 |   16.650 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 15: MET Late External Delay Assertion 
Endpoint:   pc_out[11]                       (^) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[11] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                2.000
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                16.650
- Arrival Time                  4.473
= Slack Time                   12.177
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |              |           |       |       |  Time   |   Time   | 
     |-------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^        |           | 0.000 |       |   0.000 |   12.177 | 
     | in1                           | I ^ -> O ^   | XMHA      | 0.313 | 0.663 |   0.663 |   12.840 | 
     | clk_m__L1_I4                  | I ^ -> O ^   | BUFCKGHD  | 0.220 | 0.224 |   0.887 |   13.064 | 
     | clk_m__L2_I12                 | I ^ -> O ^   | BUFCKHHD  | 0.357 | 0.253 |   1.140 |   13.317 | 
     | clk_m__L3_I122                | I ^ -> O ^   | BUFCKHHD  | 0.324 | 0.257 |   1.398 |   13.575 | 
     | mips_core/\pc_current_reg[11] | CK ^ -> Q ^  | QDFFRBEHD | 0.670 | 0.547 |   1.945 |   14.122 | 
     | out12                         | I ^ -> O ^   | YA28SHA   | 1.084 | 2.528 |   4.473 |   16.650 | 
     |                               | pc_out[11] ^ |           | 1.084 | 0.000 |   4.473 |   16.650 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 16: MET Late External Delay Assertion 
Endpoint:   pc_out[2]                       (^) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[2] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                2.000
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                16.650
- Arrival Time                  4.441
= Slack Time                   12.209
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^       |           | 0.000 |       |   0.000 |   12.209 | 
     | in1                          | I ^ -> O ^  | XMHA      | 0.313 | 0.663 |   0.663 |   12.871 | 
     | clk_m__L1_I5                 | I ^ -> O ^  | BUFCKHHD  | 0.233 | 0.219 |   0.882 |   13.090 | 
     | clk_m__L2_I15                | I ^ -> O ^  | BUFCKHHD  | 0.332 | 0.246 |   1.127 |   13.336 | 
     | clk_m__L3_I154               | I ^ -> O ^  | BUFCKGHD  | 0.353 | 0.269 |   1.397 |   13.605 | 
     | mips_core/\pc_current_reg[2] | CK ^ -> Q ^ | QDFFRBEHD | 0.621 | 0.530 |   1.927 |   14.135 | 
     | out3                         | I ^ -> O ^  | YA28SHA   | 1.084 | 2.515 |   4.441 |   16.650 | 
     |                              | pc_out[2] ^ |           | 1.084 | 0.000 |   4.441 |   16.650 | 
     +---------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin mips_core/\pc_current_reg[15] /CK 
Endpoint:   mips_core/\pc_current_reg[15] /D (v) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[1] /Q  (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.425
- Setup                         0.146
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.929
- Arrival Time                  4.326
= Slack Time                   15.603
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |           |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^       |           | 0.000 |       |   0.000 |   15.603 | 
     | in1                           | I ^ -> O ^  | XMHA      | 0.313 | 0.663 |   0.663 |   16.266 | 
     | clk_m__L1_I1                  | I ^ -> O ^  | BUFCKGHD  | 0.215 | 0.225 |   0.887 |   16.491 | 
     | clk_m__L2_I5                  | I ^ -> O ^  | BUFCKHHD  | 0.356 | 0.252 |   1.139 |   16.743 | 
     | clk_m__L3_I51                 | I ^ -> O ^  | BUFCKGHD  | 0.363 | 0.278 |   1.417 |   17.020 | 
     | mips_core/\pc_current_reg[1]  | CK ^ -> Q ^ | QDFFRBEHD | 0.734 | 0.582 |   1.999 |   17.602 | 
     | mips_core/U136                | I2 ^ -> O ^ | AN2CHD    | 0.158 | 0.188 |   2.187 |   17.790 | 
     | mips_core/U134                | I2 ^ -> O ^ | AN2CHD    | 0.167 | 0.152 |   2.339 |   17.942 | 
     | mips_core/U132                | I2 ^ -> O ^ | AN2CHD    | 0.169 | 0.153 |   2.492 |   18.095 | 
     | mips_core/U130                | I2 ^ -> O ^ | AN2CHD    | 0.185 | 0.160 |   2.652 |   18.255 | 
     | mips_core/U128                | I2 ^ -> O ^ | AN2CHD    | 0.229 | 0.182 |   2.834 |   18.437 | 
     | mips_core/U126                | I2 ^ -> O ^ | AN2CHD    | 0.158 | 0.151 |   2.986 |   18.589 | 
     | mips_core/U124                | I2 ^ -> O ^ | AN2CHD    | 0.166 | 0.149 |   3.134 |   18.737 | 
     | mips_core/U122                | I2 ^ -> O ^ | AN2CHD    | 0.147 | 0.140 |   3.274 |   18.878 | 
     | mips_core/U120                | I2 ^ -> O ^ | AN2CHD    | 0.152 | 0.142 |   3.417 |   19.020 | 
     | mips_core/U118                | I2 ^ -> O ^ | AN2CHD    | 0.219 | 0.176 |   3.592 |   19.195 | 
     | mips_core/U115                | I2 ^ -> O ^ | AN2CHD    | 0.150 | 0.150 |   3.743 |   19.346 | 
     | mips_core/U113                | I2 ^ -> O ^ | AN2CHD    | 0.153 | 0.143 |   3.885 |   19.489 | 
     | mips_core/U111                | I2 ^ -> O ^ | AN2CHD    | 0.115 | 0.123 |   4.008 |   19.611 | 
     | mips_core/U110                | I2 ^ -> O v | XOR2CHD   | 0.124 | 0.195 |   4.203 |   19.807 | 
     | mips_core/U51                 | I1 v -> O ^ | ND2DHD    | 0.096 | 0.066 |   4.269 |   19.872 | 
     | mips_core/U49                 | I2 ^ -> O v | ND3CHD    | 0.070 | 0.057 |   4.326 |   19.929 | 
     | mips_core/\pc_current_reg[15] | D v         | QDFFRBEHD | 0.070 | 0.000 |   4.326 |   19.929 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^      |           | 0.000 |       |   0.000 |  -15.603 | 
     | in1                           | I ^ -> O ^ | XMHA      | 0.313 | 0.663 |   0.663 |  -14.940 | 
     | clk_m__L1_I4                  | I ^ -> O ^ | BUFCKGHD  | 0.220 | 0.224 |   0.887 |  -14.716 | 
     | clk_m__L2_I12                 | I ^ -> O ^ | BUFCKHHD  | 0.357 | 0.253 |   1.140 |  -14.463 | 
     | clk_m__L3_I124                | I ^ -> O ^ | BUFCKGHD  | 0.379 | 0.284 |   1.424 |  -14.179 | 
     | mips_core/\pc_current_reg[15] | CK ^       | QDFFRBEHD | 0.379 | 0.000 |   1.425 |  -14.178 | 
     +---------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin mips_core/\pc_current_reg[14] /CK 
Endpoint:   mips_core/\pc_current_reg[14] /D (v) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[1] /Q  (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.425
- Setup                         0.147
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.928
- Arrival Time                  4.285
= Slack Time                   15.643
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |           |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^       |           | 0.000 |       |   0.000 |   15.643 | 
     | in1                           | I ^ -> O ^  | XMHA      | 0.313 | 0.663 |   0.663 |   16.306 | 
     | clk_m__L1_I1                  | I ^ -> O ^  | BUFCKGHD  | 0.215 | 0.225 |   0.887 |   16.530 | 
     | clk_m__L2_I5                  | I ^ -> O ^  | BUFCKHHD  | 0.356 | 0.252 |   1.139 |   16.782 | 
     | clk_m__L3_I51                 | I ^ -> O ^  | BUFCKGHD  | 0.363 | 0.278 |   1.417 |   17.060 | 
     | mips_core/\pc_current_reg[1]  | CK ^ -> Q ^ | QDFFRBEHD | 0.734 | 0.582 |   1.999 |   17.642 | 
     | mips_core/U136                | I2 ^ -> O ^ | AN2CHD    | 0.158 | 0.188 |   2.187 |   17.830 | 
     | mips_core/U134                | I2 ^ -> O ^ | AN2CHD    | 0.167 | 0.152 |   2.339 |   17.982 | 
     | mips_core/U132                | I2 ^ -> O ^ | AN2CHD    | 0.169 | 0.153 |   2.492 |   18.135 | 
     | mips_core/U130                | I2 ^ -> O ^ | AN2CHD    | 0.185 | 0.160 |   2.652 |   18.295 | 
     | mips_core/U128                | I2 ^ -> O ^ | AN2CHD    | 0.229 | 0.182 |   2.834 |   18.477 | 
     | mips_core/U126                | I2 ^ -> O ^ | AN2CHD    | 0.158 | 0.151 |   2.986 |   18.628 | 
     | mips_core/U124                | I2 ^ -> O ^ | AN2CHD    | 0.166 | 0.149 |   3.134 |   18.777 | 
     | mips_core/U122                | I2 ^ -> O ^ | AN2CHD    | 0.147 | 0.140 |   3.274 |   18.917 | 
     | mips_core/U120                | I2 ^ -> O ^ | AN2CHD    | 0.152 | 0.142 |   3.417 |   19.059 | 
     | mips_core/U118                | I2 ^ -> O ^ | AN2CHD    | 0.219 | 0.176 |   3.592 |   19.235 | 
     | mips_core/U115                | I2 ^ -> O ^ | AN2CHD    | 0.150 | 0.150 |   3.743 |   19.385 | 
     | mips_core/U113                | I2 ^ -> O ^ | AN2CHD    | 0.153 | 0.143 |   3.886 |   19.528 | 
     | mips_core/U112                | I2 ^ -> O v | XOR2CHD   | 0.127 | 0.208 |   4.094 |   19.736 | 
     | mips_core/U71                 | A2 v -> O ^ | AOI22BHD  | 0.174 | 0.132 |   4.226 |   19.868 | 
     | mips_core/U69                 | I1 ^ -> O v | ND2DHD    | 0.077 | 0.060 |   4.285 |   19.928 | 
     | mips_core/\pc_current_reg[14] | D v         | QDFFRBEHD | 0.077 | 0.000 |   4.285 |   19.928 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^      |           | 0.000 |       |   0.000 |  -15.643 | 
     | in1                           | I ^ -> O ^ | XMHA      | 0.313 | 0.663 |   0.663 |  -14.980 | 
     | clk_m__L1_I4                  | I ^ -> O ^ | BUFCKGHD  | 0.220 | 0.224 |   0.887 |  -14.756 | 
     | clk_m__L2_I12                 | I ^ -> O ^ | BUFCKHHD  | 0.357 | 0.253 |   1.140 |  -14.502 | 
     | clk_m__L3_I124                | I ^ -> O ^ | BUFCKGHD  | 0.379 | 0.284 |   1.424 |  -14.218 | 
     | mips_core/\pc_current_reg[14] | CK ^       | QDFFRBEHD | 0.379 | 0.000 |   1.425 |  -14.218 | 
     +---------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin mips_core/\pc_current_reg[13] /CK 
Endpoint:   mips_core/\pc_current_reg[13] /D (v) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[1] /Q  (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.417
- Setup                         0.146
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.920
- Arrival Time                  4.132
= Slack Time                   15.788
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |           |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^       |           | 0.000 |       |   0.000 |   15.788 | 
     | in1                           | I ^ -> O ^  | XMHA      | 0.313 | 0.663 |   0.663 |   16.451 | 
     | clk_m__L1_I1                  | I ^ -> O ^  | BUFCKGHD  | 0.215 | 0.225 |   0.887 |   16.676 | 
     | clk_m__L2_I5                  | I ^ -> O ^  | BUFCKHHD  | 0.356 | 0.252 |   1.139 |   16.928 | 
     | clk_m__L3_I51                 | I ^ -> O ^  | BUFCKGHD  | 0.363 | 0.278 |   1.417 |   17.205 | 
     | mips_core/\pc_current_reg[1]  | CK ^ -> Q ^ | QDFFRBEHD | 0.734 | 0.582 |   1.999 |   17.787 | 
     | mips_core/U136                | I2 ^ -> O ^ | AN2CHD    | 0.158 | 0.188 |   2.187 |   17.976 | 
     | mips_core/U134                | I2 ^ -> O ^ | AN2CHD    | 0.167 | 0.152 |   2.339 |   18.127 | 
     | mips_core/U132                | I2 ^ -> O ^ | AN2CHD    | 0.169 | 0.153 |   2.492 |   18.280 | 
     | mips_core/U130                | I2 ^ -> O ^ | AN2CHD    | 0.185 | 0.160 |   2.652 |   18.440 | 
     | mips_core/U128                | I2 ^ -> O ^ | AN2CHD    | 0.229 | 0.182 |   2.834 |   18.622 | 
     | mips_core/U126                | I2 ^ -> O ^ | AN2CHD    | 0.158 | 0.151 |   2.985 |   18.774 | 
     | mips_core/U124                | I2 ^ -> O ^ | AN2CHD    | 0.166 | 0.149 |   3.134 |   18.923 | 
     | mips_core/U122                | I2 ^ -> O ^ | AN2CHD    | 0.147 | 0.140 |   3.274 |   19.063 | 
     | mips_core/U120                | I2 ^ -> O ^ | AN2CHD    | 0.152 | 0.142 |   3.416 |   19.205 | 
     | mips_core/U118                | I2 ^ -> O ^ | AN2CHD    | 0.219 | 0.176 |   3.592 |   19.380 | 
     | mips_core/U115                | I2 ^ -> O ^ | AN2CHD    | 0.150 | 0.150 |   3.743 |   19.531 | 
     | mips_core/U114                | I2 ^ -> O v | XOR2CHD   | 0.125 | 0.207 |   3.949 |   19.737 | 
     | mips_core/U68                 | A2 v -> O ^ | AOI22BHD  | 0.170 | 0.130 |   4.079 |   19.867 | 
     | mips_core/U66                 | I1 ^ -> O v | ND2DHD    | 0.068 | 0.053 |   4.132 |   19.920 | 
     | mips_core/\pc_current_reg[13] | D v         | QDFFRBEHD | 0.068 | 0.000 |   4.132 |   19.920 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^      |           | 0.000 |       |   0.000 |  -15.788 | 
     | in1                           | I ^ -> O ^ | XMHA      | 0.313 | 0.663 |   0.663 |  -15.125 | 
     | clk_m__L1_I4                  | I ^ -> O ^ | BUFCKGHD  | 0.220 | 0.224 |   0.887 |  -14.901 | 
     | clk_m__L2_I12                 | I ^ -> O ^ | BUFCKHHD  | 0.357 | 0.253 |   1.140 |  -14.648 | 
     | clk_m__L3_I123                | I ^ -> O ^ | BUFCKGHD  | 0.361 | 0.276 |   1.417 |  -14.372 | 
     | mips_core/\pc_current_reg[13] | CK ^       | QDFFRBEHD | 0.361 | 0.000 |   1.417 |  -14.372 | 
     +---------------------------------------------------------------------------------------------+ 
Path 20: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[3][3] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[3][3] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.385
- Recovery                      0.198
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.837
- Arrival Time                  4.018
= Slack Time                   15.819
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.819 | 
     | in2                                     | I v -> O v | XMHA     | 0.157 | 0.365 |   2.365 |   18.183 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 1.840 | 0.862 |   3.226 |   19.045 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.392 | 0.777 |   4.004 |   19.822 | 
     | mips_core/reg_file/\reg_array_reg[3][3] | RB ^       | DFERBCHD | 1.392 | 0.015 |   4.018 |   19.837 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.819 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -15.156 | 
     | clk_m__L1_I1                            | I ^ -> O ^ | BUFCKGHD | 0.215 | 0.225 |   0.887 |  -14.931 | 
     | clk_m__L2_I5                            | I ^ -> O ^ | BUFCKHHD | 0.356 | 0.252 |   1.139 |  -14.679 | 
     | clk_m__L3_I54                           | I ^ -> O ^ | BUFCKHHD | 0.294 | 0.245 |   1.384 |  -14.434 | 
     | mips_core/reg_file/\reg_array_reg[3][3] | CK ^       | DFERBCHD | 0.294 | 0.001 |   1.385 |  -14.434 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 21: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[0][6] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[0][6] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.389
- Recovery                      0.197
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.842
- Arrival Time                  4.014
= Slack Time                   15.828
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.828 | 
     | in2                                     | I v -> O v | XMHA     | 0.157 | 0.365 |   2.365 |   18.192 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 1.840 | 0.862 |   3.226 |   19.054 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.392 | 0.777 |   4.004 |   19.831 | 
     | mips_core/reg_file/\reg_array_reg[0][6] | RB ^       | DFERBCHD | 1.392 | 0.011 |   4.014 |   19.842 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.828 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -15.165 | 
     | clk_m__L1_I1                            | I ^ -> O ^ | BUFCKGHD | 0.215 | 0.225 |   0.887 |  -14.940 | 
     | clk_m__L2_I5                            | I ^ -> O ^ | BUFCKHHD | 0.356 | 0.252 |   1.139 |  -14.688 | 
     | clk_m__L3_I53                           | I ^ -> O ^ | BUFCKHHD | 0.304 | 0.248 |   1.388 |  -14.440 | 
     | mips_core/reg_file/\reg_array_reg[0][6] | CK ^       | DFERBCHD | 0.304 | 0.002 |   1.389 |  -14.438 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 22: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[1][6] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[1][6] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.389
- Recovery                      0.197
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.842
- Arrival Time                  4.014
= Slack Time                   15.828
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.828 | 
     | in2                                     | I v -> O v | XMHA     | 0.157 | 0.365 |   2.365 |   18.193 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 1.840 | 0.862 |   3.226 |   19.054 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.392 | 0.777 |   4.004 |   19.832 | 
     | mips_core/reg_file/\reg_array_reg[1][6] | RB ^       | DFERBCHD | 1.392 | 0.011 |   4.014 |   19.842 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.828 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -15.165 | 
     | clk_m__L1_I1                            | I ^ -> O ^ | BUFCKGHD | 0.215 | 0.225 |   0.887 |  -14.941 | 
     | clk_m__L2_I5                            | I ^ -> O ^ | BUFCKHHD | 0.356 | 0.252 |   1.139 |  -14.688 | 
     | clk_m__L3_I53                           | I ^ -> O ^ | BUFCKHHD | 0.304 | 0.248 |   1.388 |  -14.440 | 
     | mips_core/reg_file/\reg_array_reg[1][6] | CK ^       | DFERBCHD | 0.304 | 0.002 |   1.389 |  -14.438 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 23: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[5][6] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[5][6] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.389
- Recovery                      0.197
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.842
- Arrival Time                  4.014
= Slack Time                   15.828
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.828 | 
     | in2                                     | I v -> O v | XMHA     | 0.157 | 0.365 |   2.365 |   18.193 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 1.840 | 0.862 |   3.226 |   19.054 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.392 | 0.777 |   4.004 |   19.832 | 
     | mips_core/reg_file/\reg_array_reg[5][6] | RB ^       | DFERBCHD | 1.392 | 0.011 |   4.014 |   19.842 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.828 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -15.165 | 
     | clk_m__L1_I1                            | I ^ -> O ^ | BUFCKGHD | 0.215 | 0.225 |   0.887 |  -14.941 | 
     | clk_m__L2_I5                            | I ^ -> O ^ | BUFCKHHD | 0.356 | 0.252 |   1.139 |  -14.688 | 
     | clk_m__L3_I53                           | I ^ -> O ^ | BUFCKHHD | 0.304 | 0.248 |   1.388 |  -14.440 | 
     | mips_core/reg_file/\reg_array_reg[5][6] | CK ^       | DFERBCHD | 0.304 | 0.002 |   1.389 |  -14.438 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 24: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[4][6] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[4][6] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.389
- Recovery                      0.197
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.842
- Arrival Time                  4.012
= Slack Time                   15.830
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.830 | 
     | in2                                     | I v -> O v | XMHA     | 0.157 | 0.365 |   2.365 |   18.195 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 1.840 | 0.862 |   3.226 |   19.057 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.392 | 0.777 |   4.004 |   19.834 | 
     | mips_core/reg_file/\reg_array_reg[4][6] | RB ^       | DFERBCHD | 1.392 | 0.008 |   4.012 |   19.842 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.830 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -15.168 | 
     | clk_m__L1_I1                            | I ^ -> O ^ | BUFCKGHD | 0.215 | 0.225 |   0.887 |  -14.943 | 
     | clk_m__L2_I5                            | I ^ -> O ^ | BUFCKHHD | 0.356 | 0.252 |   1.139 |  -14.691 | 
     | clk_m__L3_I53                           | I ^ -> O ^ | BUFCKHHD | 0.304 | 0.248 |   1.388 |  -14.443 | 
     | mips_core/reg_file/\reg_array_reg[4][6] | CK ^       | DFERBCHD | 0.304 | 0.002 |   1.389 |  -14.441 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 25: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[4][0] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[4][0] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.397
- Recovery                      0.193
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.854
- Arrival Time                  4.021
= Slack Time                   15.833
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.833 | 
     | in2                                     | I v -> O v | XMHA     | 0.157 | 0.365 |   2.365 |   18.197 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 1.840 | 0.862 |   3.226 |   19.059 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.392 | 0.777 |   4.004 |   19.836 | 
     | mips_core/reg_file/\reg_array_reg[4][0] | RB ^       | DFERBCHD | 1.392 | 0.018 |   4.021 |   19.854 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.833 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -15.170 | 
     | clk_m__L1_I5                            | I ^ -> O ^ | BUFCKHHD | 0.233 | 0.219 |   0.882 |  -14.951 | 
     | clk_m__L2_I15                           | I ^ -> O ^ | BUFCKHHD | 0.332 | 0.246 |   1.127 |  -14.705 | 
     | clk_m__L3_I154                          | I ^ -> O ^ | BUFCKGHD | 0.353 | 0.269 |   1.397 |  -14.436 | 
     | mips_core/reg_file/\reg_array_reg[4][0] | CK ^       | DFERBCHD | 0.353 | 0.000 |   1.397 |  -14.435 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 26: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[1][0] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[1][0] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.397
- Recovery                      0.193
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.854
- Arrival Time                  4.021
= Slack Time                   15.833
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.833 | 
     | in2                                     | I v -> O v | XMHA     | 0.157 | 0.365 |   2.365 |   18.197 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 1.840 | 0.862 |   3.226 |   19.059 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.392 | 0.777 |   4.004 |   19.836 | 
     | mips_core/reg_file/\reg_array_reg[1][0] | RB ^       | DFERBCHD | 1.392 | 0.018 |   4.021 |   19.854 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.833 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -15.170 | 
     | clk_m__L1_I5                            | I ^ -> O ^ | BUFCKHHD | 0.233 | 0.219 |   0.882 |  -14.951 | 
     | clk_m__L2_I15                           | I ^ -> O ^ | BUFCKHHD | 0.332 | 0.246 |   1.127 |  -14.705 | 
     | clk_m__L3_I154                          | I ^ -> O ^ | BUFCKGHD | 0.353 | 0.269 |   1.397 |  -14.436 | 
     | mips_core/reg_file/\reg_array_reg[1][0] | CK ^       | DFERBCHD | 0.353 | 0.000 |   1.397 |  -14.435 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 27: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[7][0] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[7][0] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.397
- Recovery                      0.193
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.854
- Arrival Time                  4.021
= Slack Time                   15.833
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.833 | 
     | in2                                     | I v -> O v | XMHA     | 0.157 | 0.365 |   2.365 |   18.197 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 1.840 | 0.862 |   3.226 |   19.059 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.392 | 0.777 |   4.004 |   19.836 | 
     | mips_core/reg_file/\reg_array_reg[7][0] | RB ^       | DFERBCHD | 1.392 | 0.018 |   4.021 |   19.854 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.833 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -15.170 | 
     | clk_m__L1_I5                            | I ^ -> O ^ | BUFCKHHD | 0.233 | 0.219 |   0.882 |  -14.951 | 
     | clk_m__L2_I15                           | I ^ -> O ^ | BUFCKHHD | 0.332 | 0.246 |   1.127 |  -14.705 | 
     | clk_m__L3_I154                          | I ^ -> O ^ | BUFCKGHD | 0.353 | 0.269 |   1.397 |  -14.436 | 
     | mips_core/reg_file/\reg_array_reg[7][0] | CK ^       | DFERBCHD | 0.353 | 0.000 |   1.397 |  -14.436 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 28: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[2][0] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[2][0] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.397
- Recovery                      0.193
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.854
- Arrival Time                  4.021
= Slack Time                   15.833
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.833 | 
     | in2                                     | I v -> O v | XMHA     | 0.157 | 0.365 |   2.365 |   18.198 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 1.840 | 0.862 |   3.226 |   19.059 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.392 | 0.777 |   4.004 |   19.836 | 
     | mips_core/reg_file/\reg_array_reg[2][0] | RB ^       | DFERBCHD | 1.392 | 0.018 |   4.021 |   19.854 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.833 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -15.170 | 
     | clk_m__L1_I5                            | I ^ -> O ^ | BUFCKHHD | 0.233 | 0.219 |   0.882 |  -14.951 | 
     | clk_m__L2_I15                           | I ^ -> O ^ | BUFCKHHD | 0.332 | 0.246 |   1.127 |  -14.705 | 
     | clk_m__L3_I154                          | I ^ -> O ^ | BUFCKGHD | 0.353 | 0.269 |   1.397 |  -14.436 | 
     | mips_core/reg_file/\reg_array_reg[2][0] | CK ^       | DFERBCHD | 0.353 | 0.001 |   1.397 |  -14.435 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 29: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[6][0] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[6][0] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.397
- Recovery                      0.193
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.854
- Arrival Time                  4.021
= Slack Time                   15.833
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.833 | 
     | in2                                     | I v -> O v | XMHA     | 0.157 | 0.365 |   2.365 |   18.198 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 1.840 | 0.862 |   3.226 |   19.059 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.392 | 0.777 |   4.004 |   19.837 | 
     | mips_core/reg_file/\reg_array_reg[6][0] | RB ^       | DFERBCHD | 1.392 | 0.017 |   4.021 |   19.854 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.833 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -15.170 | 
     | clk_m__L1_I5                            | I ^ -> O ^ | BUFCKHHD | 0.233 | 0.219 |   0.882 |  -14.951 | 
     | clk_m__L2_I15                           | I ^ -> O ^ | BUFCKHHD | 0.332 | 0.246 |   1.127 |  -14.705 | 
     | clk_m__L3_I154                          | I ^ -> O ^ | BUFCKGHD | 0.353 | 0.269 |   1.397 |  -14.436 | 
     | mips_core/reg_file/\reg_array_reg[6][0] | CK ^       | DFERBCHD | 0.353 | 0.000 |   1.397 |  -14.436 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 30: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[5][0] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[5][0] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.397
- Recovery                      0.193
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.854
- Arrival Time                  4.021
= Slack Time                   15.833
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.833 | 
     | in2                                     | I v -> O v | XMHA     | 0.157 | 0.365 |   2.365 |   18.198 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 1.840 | 0.862 |   3.226 |   19.059 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.392 | 0.777 |   4.004 |   19.837 | 
     | mips_core/reg_file/\reg_array_reg[5][0] | RB ^       | DFERBCHD | 1.392 | 0.017 |   4.021 |   19.854 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.833 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -15.170 | 
     | clk_m__L1_I5                            | I ^ -> O ^ | BUFCKHHD | 0.233 | 0.219 |   0.882 |  -14.951 | 
     | clk_m__L2_I15                           | I ^ -> O ^ | BUFCKHHD | 0.332 | 0.246 |   1.127 |  -14.705 | 
     | clk_m__L3_I154                          | I ^ -> O ^ | BUFCKGHD | 0.353 | 0.269 |   1.397 |  -14.436 | 
     | mips_core/reg_file/\reg_array_reg[5][0] | CK ^       | DFERBCHD | 0.353 | 0.000 |   1.397 |  -14.436 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 31: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[5][1] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[5][1] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.397
- Recovery                      0.193
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.854
- Arrival Time                  4.021
= Slack Time                   15.833
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.833 | 
     | in2                                     | I v -> O v | XMHA     | 0.157 | 0.365 |   2.365 |   18.198 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 1.840 | 0.862 |   3.226 |   19.059 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.392 | 0.777 |   4.004 |   19.837 | 
     | mips_core/reg_file/\reg_array_reg[5][1] | RB ^       | DFERBCHD | 1.392 | 0.017 |   4.021 |   19.854 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.833 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -15.170 | 
     | clk_m__L1_I5                            | I ^ -> O ^ | BUFCKHHD | 0.233 | 0.219 |   0.882 |  -14.951 | 
     | clk_m__L2_I15                           | I ^ -> O ^ | BUFCKHHD | 0.332 | 0.246 |   1.127 |  -14.705 | 
     | clk_m__L3_I154                          | I ^ -> O ^ | BUFCKGHD | 0.353 | 0.269 |   1.397 |  -14.436 | 
     | mips_core/reg_file/\reg_array_reg[5][1] | CK ^       | DFERBCHD | 0.353 | 0.000 |   1.397 |  -14.436 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 32: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[3][0] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[3][0] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.397
- Recovery                      0.193
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.854
- Arrival Time                  4.021
= Slack Time                   15.833
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.833 | 
     | in2                                     | I v -> O v | XMHA     | 0.157 | 0.365 |   2.365 |   18.198 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 1.840 | 0.862 |   3.226 |   19.059 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.392 | 0.777 |   4.004 |   19.837 | 
     | mips_core/reg_file/\reg_array_reg[3][0] | RB ^       | DFERBCHD | 1.392 | 0.017 |   4.021 |   19.854 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.833 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -15.170 | 
     | clk_m__L1_I5                            | I ^ -> O ^ | BUFCKHHD | 0.233 | 0.219 |   0.882 |  -14.951 | 
     | clk_m__L2_I15                           | I ^ -> O ^ | BUFCKHHD | 0.332 | 0.246 |   1.127 |  -14.706 | 
     | clk_m__L3_I154                          | I ^ -> O ^ | BUFCKGHD | 0.353 | 0.269 |   1.397 |  -14.436 | 
     | mips_core/reg_file/\reg_array_reg[3][0] | CK ^       | DFERBCHD | 0.353 | 0.000 |   1.397 |  -14.436 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 33: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[4][1] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[4][1] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.397
- Recovery                      0.193
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.854
- Arrival Time                  4.021
= Slack Time                   15.833
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.833 | 
     | in2                                     | I v -> O v | XMHA     | 0.157 | 0.365 |   2.365 |   18.198 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 1.840 | 0.862 |   3.226 |   19.060 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.392 | 0.777 |   4.004 |   19.837 | 
     | mips_core/reg_file/\reg_array_reg[4][1] | RB ^       | DFERBCHD | 1.392 | 0.017 |   4.021 |   19.854 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.833 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -15.170 | 
     | clk_m__L1_I5                            | I ^ -> O ^ | BUFCKHHD | 0.233 | 0.219 |   0.882 |  -14.952 | 
     | clk_m__L2_I15                           | I ^ -> O ^ | BUFCKHHD | 0.332 | 0.246 |   1.127 |  -14.706 | 
     | clk_m__L3_I154                          | I ^ -> O ^ | BUFCKGHD | 0.353 | 0.269 |   1.397 |  -14.436 | 
     | mips_core/reg_file/\reg_array_reg[4][1] | CK ^       | DFERBCHD | 0.353 | 0.000 |   1.397 |  -14.436 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 34: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[2][1] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[2][1] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.397
- Recovery                      0.193
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.854
- Arrival Time                  4.021
= Slack Time                   15.833
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.833 | 
     | in2                                     | I v -> O v | XMHA     | 0.157 | 0.365 |   2.365 |   18.198 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 1.840 | 0.862 |   3.226 |   19.060 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.392 | 0.777 |   4.004 |   19.837 | 
     | mips_core/reg_file/\reg_array_reg[2][1] | RB ^       | DFERBCHD | 1.392 | 0.017 |   4.021 |   19.854 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.833 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -15.170 | 
     | clk_m__L1_I5                            | I ^ -> O ^ | BUFCKHHD | 0.233 | 0.219 |   0.882 |  -14.952 | 
     | clk_m__L2_I15                           | I ^ -> O ^ | BUFCKHHD | 0.332 | 0.246 |   1.127 |  -14.706 | 
     | clk_m__L3_I154                          | I ^ -> O ^ | BUFCKGHD | 0.353 | 0.269 |   1.397 |  -14.436 | 
     | mips_core/reg_file/\reg_array_reg[2][1] | CK ^       | DFERBCHD | 0.353 | 0.001 |   1.397 |  -14.436 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 35: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[7][8] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[7][8] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.396
- Recovery                      0.196
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.850
- Arrival Time                  4.010
= Slack Time                   15.840
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.840 | 
     | in2                                     | I v -> O v | XMHA     | 0.157 | 0.365 |   2.365 |   18.204 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 1.840 | 0.862 |   3.226 |   19.066 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.392 | 0.777 |   4.004 |   19.843 | 
     | mips_core/reg_file/\reg_array_reg[7][8] | RB ^       | DFERBCHD | 1.392 | 0.006 |   4.010 |   19.850 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.840 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -15.177 | 
     | clk_m__L1_I4                            | I ^ -> O ^ | BUFCKGHD | 0.220 | 0.224 |   0.887 |  -14.953 | 
     | clk_m__L2_I12                           | I ^ -> O ^ | BUFCKHHD | 0.357 | 0.253 |   1.140 |  -14.699 | 
     | clk_m__L3_I126                          | I ^ -> O ^ | BUFCKHHD | 0.318 | 0.255 |   1.396 |  -14.444 | 
     | mips_core/reg_file/\reg_array_reg[7][8] | CK ^       | DFERBCHD | 0.318 | 0.000 |   1.396 |  -14.444 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 36: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[1][8] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[1][8] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.396
- Recovery                      0.196
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.850
- Arrival Time                  4.010
= Slack Time                   15.840
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.840 | 
     | in2                                     | I v -> O v | XMHA     | 0.157 | 0.365 |   2.365 |   18.205 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 1.840 | 0.862 |   3.226 |   19.067 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.392 | 0.777 |   4.004 |   19.844 | 
     | mips_core/reg_file/\reg_array_reg[1][8] | RB ^       | DFERBCHD | 1.392 | 0.006 |   4.010 |   19.850 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.840 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -15.177 | 
     | clk_m__L1_I4                            | I ^ -> O ^ | BUFCKGHD | 0.220 | 0.224 |   0.887 |  -14.953 | 
     | clk_m__L2_I12                           | I ^ -> O ^ | BUFCKHHD | 0.357 | 0.253 |   1.140 |  -14.700 | 
     | clk_m__L3_I126                          | I ^ -> O ^ | BUFCKHHD | 0.318 | 0.255 |   1.396 |  -14.444 | 
     | mips_core/reg_file/\reg_array_reg[1][8] | CK ^       | DFERBCHD | 0.318 | 0.000 |   1.396 |  -14.444 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 37: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[0][8] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[0][8] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.396
- Recovery                      0.196
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.850
- Arrival Time                  4.009
= Slack Time                   15.841
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.841 | 
     | in2                                     | I v -> O v | XMHA     | 0.157 | 0.365 |   2.365 |   18.206 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 1.840 | 0.862 |   3.226 |   19.068 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.392 | 0.777 |   4.004 |   19.845 | 
     | mips_core/reg_file/\reg_array_reg[0][8] | RB ^       | DFERBCHD | 1.392 | 0.005 |   4.009 |   19.850 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.841 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -15.178 | 
     | clk_m__L1_I4                            | I ^ -> O ^ | BUFCKGHD | 0.220 | 0.224 |   0.887 |  -14.954 | 
     | clk_m__L2_I12                           | I ^ -> O ^ | BUFCKHHD | 0.357 | 0.253 |   1.140 |  -14.701 | 
     | clk_m__L3_I126                          | I ^ -> O ^ | BUFCKHHD | 0.318 | 0.255 |   1.396 |  -14.445 | 
     | mips_core/reg_file/\reg_array_reg[0][8] | CK ^       | DFERBCHD | 0.318 | 0.000 |   1.396 |  -14.445 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 38: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[2][8] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[2][8] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.396
- Recovery                      0.196
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.850
- Arrival Time                  4.008
= Slack Time                   15.842
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.842 | 
     | in2                                     | I v -> O v | XMHA     | 0.157 | 0.365 |   2.365 |   18.207 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 1.840 | 0.862 |   3.226 |   19.069 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.392 | 0.777 |   4.004 |   19.846 | 
     | mips_core/reg_file/\reg_array_reg[2][8] | RB ^       | DFERBCHD | 1.392 | 0.004 |   4.008 |   19.850 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.842 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -15.179 | 
     | clk_m__L1_I4                            | I ^ -> O ^ | BUFCKGHD | 0.220 | 0.224 |   0.887 |  -14.955 | 
     | clk_m__L2_I12                           | I ^ -> O ^ | BUFCKHHD | 0.357 | 0.253 |   1.140 |  -14.702 | 
     | clk_m__L3_I126                          | I ^ -> O ^ | BUFCKHHD | 0.318 | 0.255 |   1.396 |  -14.447 | 
     | mips_core/reg_file/\reg_array_reg[2][8] | CK ^       | DFERBCHD | 0.318 | 0.000 |   1.396 |  -14.446 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 39: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[4][8] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[4][8] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.396
- Recovery                      0.196
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.850
- Arrival Time                  4.007
= Slack Time                   15.843
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.843 | 
     | in2                                     | I v -> O v | XMHA     | 0.157 | 0.365 |   2.365 |   18.207 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 1.840 | 0.862 |   3.226 |   19.069 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.392 | 0.777 |   4.004 |   19.846 | 
     | mips_core/reg_file/\reg_array_reg[4][8] | RB ^       | DFERBCHD | 1.392 | 0.004 |   4.007 |   19.850 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.843 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -15.180 | 
     | clk_m__L1_I4                            | I ^ -> O ^ | BUFCKGHD | 0.220 | 0.224 |   0.887 |  -14.955 | 
     | clk_m__L2_I12                           | I ^ -> O ^ | BUFCKHHD | 0.357 | 0.253 |   1.140 |  -14.702 | 
     | clk_m__L3_I126                          | I ^ -> O ^ | BUFCKHHD | 0.318 | 0.255 |   1.396 |  -14.447 | 
     | mips_core/reg_file/\reg_array_reg[4][8] | CK ^       | DFERBCHD | 0.318 | 0.000 |   1.396 |  -14.447 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 40: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[6][8] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[6][8] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.396
- Recovery                      0.196
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.850
- Arrival Time                  4.007
= Slack Time                   15.843
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.843 | 
     | in2                                     | I v -> O v | XMHA     | 0.157 | 0.365 |   2.365 |   18.207 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 1.840 | 0.862 |   3.226 |   19.069 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.392 | 0.777 |   4.004 |   19.846 | 
     | mips_core/reg_file/\reg_array_reg[6][8] | RB ^       | DFERBCHD | 1.392 | 0.003 |   4.007 |   19.850 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.843 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -15.180 | 
     | clk_m__L1_I4                            | I ^ -> O ^ | BUFCKGHD | 0.220 | 0.224 |   0.887 |  -14.956 | 
     | clk_m__L2_I12                           | I ^ -> O ^ | BUFCKHHD | 0.357 | 0.253 |   1.140 |  -14.702 | 
     | clk_m__L3_I126                          | I ^ -> O ^ | BUFCKHHD | 0.318 | 0.255 |   1.396 |  -14.447 | 
     | mips_core/reg_file/\reg_array_reg[6][8] | CK ^       | DFERBCHD | 0.318 | 0.000 |   1.396 |  -14.447 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 41: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[5][8] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[5][8] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.396
- Recovery                      0.196
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.850
- Arrival Time                  4.007
= Slack Time                   15.843
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.843 | 
     | in2                                     | I v -> O v | XMHA     | 0.157 | 0.365 |   2.365 |   18.207 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 1.840 | 0.862 |   3.226 |   19.069 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.392 | 0.777 |   4.004 |   19.846 | 
     | mips_core/reg_file/\reg_array_reg[5][8] | RB ^       | DFERBCHD | 1.392 | 0.003 |   4.007 |   19.850 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.843 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -15.180 | 
     | clk_m__L1_I4                            | I ^ -> O ^ | BUFCKGHD | 0.220 | 0.224 |   0.887 |  -14.956 | 
     | clk_m__L2_I12                           | I ^ -> O ^ | BUFCKHHD | 0.357 | 0.253 |   1.140 |  -14.702 | 
     | clk_m__L3_I126                          | I ^ -> O ^ | BUFCKHHD | 0.318 | 0.255 |   1.396 |  -14.447 | 
     | mips_core/reg_file/\reg_array_reg[5][8] | CK ^       | DFERBCHD | 0.318 | 0.000 |   1.396 |  -14.447 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 42: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[7][9] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[7][9] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.396
- Recovery                      0.196
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.850
- Arrival Time                  4.006
= Slack Time                   15.844
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.844 | 
     | in2                                     | I v -> O v | XMHA     | 0.157 | 0.365 |   2.365 |   18.209 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 1.840 | 0.862 |   3.226 |   19.071 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.392 | 0.777 |   4.004 |   19.848 | 
     | mips_core/reg_file/\reg_array_reg[7][9] | RB ^       | DFERBCHD | 1.392 | 0.002 |   4.006 |   19.850 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.844 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -15.181 | 
     | clk_m__L1_I4                            | I ^ -> O ^ | BUFCKGHD | 0.220 | 0.224 |   0.887 |  -14.957 | 
     | clk_m__L2_I12                           | I ^ -> O ^ | BUFCKHHD | 0.357 | 0.253 |   1.140 |  -14.704 | 
     | clk_m__L3_I126                          | I ^ -> O ^ | BUFCKHHD | 0.318 | 0.255 |   1.396 |  -14.449 | 
     | mips_core/reg_file/\reg_array_reg[7][9] | CK ^       | DFERBCHD | 0.318 | 0.001 |   1.396 |  -14.448 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 43: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[5][9] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[5][9] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.396
- Recovery                      0.196
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.850
- Arrival Time                  4.006
= Slack Time                   15.844
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.844 | 
     | in2                                     | I v -> O v | XMHA     | 0.157 | 0.365 |   2.365 |   18.209 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 1.840 | 0.862 |   3.226 |   19.071 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.392 | 0.777 |   4.004 |   19.848 | 
     | mips_core/reg_file/\reg_array_reg[5][9] | RB ^       | DFERBCHD | 1.392 | 0.002 |   4.006 |   19.850 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.844 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -15.181 | 
     | clk_m__L1_I4                            | I ^ -> O ^ | BUFCKGHD | 0.220 | 0.224 |   0.887 |  -14.957 | 
     | clk_m__L2_I12                           | I ^ -> O ^ | BUFCKHHD | 0.357 | 0.253 |   1.140 |  -14.704 | 
     | clk_m__L3_I126                          | I ^ -> O ^ | BUFCKHHD | 0.318 | 0.255 |   1.396 |  -14.449 | 
     | mips_core/reg_file/\reg_array_reg[5][9] | CK ^       | DFERBCHD | 0.318 | 0.001 |   1.396 |  -14.448 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 44: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[4][9] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[4][9] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.396
- Recovery                      0.196
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.850
- Arrival Time                  4.005
= Slack Time                   15.845
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.845 | 
     | in2                                     | I v -> O v | XMHA     | 0.157 | 0.365 |   2.365 |   18.210 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 1.840 | 0.862 |   3.226 |   19.072 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.392 | 0.777 |   4.004 |   19.849 | 
     | mips_core/reg_file/\reg_array_reg[4][9] | RB ^       | DFERBCHD | 1.392 | 0.001 |   4.005 |   19.850 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.845 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -15.182 | 
     | clk_m__L1_I4                            | I ^ -> O ^ | BUFCKGHD | 0.220 | 0.224 |   0.887 |  -14.958 | 
     | clk_m__L2_I12                           | I ^ -> O ^ | BUFCKHHD | 0.357 | 0.253 |   1.140 |  -14.705 | 
     | clk_m__L3_I126                          | I ^ -> O ^ | BUFCKHHD | 0.318 | 0.255 |   1.396 |  -14.450 | 
     | mips_core/reg_file/\reg_array_reg[4][9] | CK ^       | DFERBCHD | 0.318 | 0.001 |   1.396 |  -14.449 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 45: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[7][1] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[7][1] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.415
- Recovery                      0.196
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.868
- Arrival Time                  4.021
= Slack Time                   15.848
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.848 | 
     | in2                                     | I v -> O v | XMHA     | 0.157 | 0.365 |   2.365 |   18.212 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 1.840 | 0.862 |   3.226 |   19.074 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.392 | 0.777 |   4.004 |   19.851 | 
     | mips_core/reg_file/\reg_array_reg[7][1] | RB ^       | DFERBCHD | 1.392 | 0.017 |   4.021 |   19.868 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.848 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -15.185 | 
     | clk_m__L1_I2                            | I ^ -> O ^ | BUFCKHHD | 0.254 | 0.240 |   0.903 |  -14.945 | 
     | clk_m__L2_I8                            | I ^ -> O ^ | BUFCKHHD | 0.350 | 0.257 |   1.160 |  -14.688 | 
     | clk_m__L3_I80                           | I ^ -> O ^ | BUFCKHHD | 0.318 | 0.255 |   1.414 |  -14.433 | 
     | mips_core/reg_file/\reg_array_reg[7][1] | CK ^       | DFERBCHD | 0.318 | 0.000 |   1.415 |  -14.433 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 46: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[4][2] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[4][2] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.415
- Recovery                      0.196
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.868
- Arrival Time                  4.021
= Slack Time                   15.848
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.848 | 
     | in2                                     | I v -> O v | XMHA     | 0.157 | 0.365 |   2.365 |   18.213 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 1.840 | 0.862 |   3.226 |   19.074 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.392 | 0.777 |   4.004 |   19.851 | 
     | mips_core/reg_file/\reg_array_reg[4][2] | RB ^       | DFERBCHD | 1.392 | 0.017 |   4.021 |   19.868 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.848 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -15.185 | 
     | clk_m__L1_I2                            | I ^ -> O ^ | BUFCKHHD | 0.254 | 0.240 |   0.903 |  -14.945 | 
     | clk_m__L2_I8                            | I ^ -> O ^ | BUFCKHHD | 0.350 | 0.257 |   1.160 |  -14.688 | 
     | clk_m__L3_I80                           | I ^ -> O ^ | BUFCKHHD | 0.318 | 0.255 |   1.414 |  -14.434 | 
     | mips_core/reg_file/\reg_array_reg[4][2] | CK ^       | DFERBCHD | 0.318 | 0.000 |   1.415 |  -14.433 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 47: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[7][4] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[7][4] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.412
- Recovery                      0.193
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.869
- Arrival Time                  4.018
= Slack Time                   15.851
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.851 | 
     | in2                                     | I v -> O v | XMHA     | 0.157 | 0.365 |   2.365 |   18.216 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 1.840 | 0.862 |   3.226 |   19.077 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.392 | 0.777 |   4.004 |   19.854 | 
     | mips_core/reg_file/\reg_array_reg[7][4] | RB ^       | DFERBCHD | 1.392 | 0.015 |   4.018 |   19.869 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.851 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -15.188 | 
     | clk_m__L1_I1                            | I ^ -> O ^ | BUFCKGHD | 0.215 | 0.225 |   0.887 |  -14.964 | 
     | clk_m__L2_I5                            | I ^ -> O ^ | BUFCKHHD | 0.356 | 0.252 |   1.139 |  -14.712 | 
     | clk_m__L3_I50                           | I ^ -> O ^ | BUFCKGHD | 0.353 | 0.273 |   1.412 |  -14.439 | 
     | mips_core/reg_file/\reg_array_reg[7][4] | CK ^       | DFERBCHD | 0.353 | 0.000 |   1.412 |  -14.439 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 48: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[3][4] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[3][4] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.412
- Recovery                      0.193
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.869
- Arrival Time                  4.017
= Slack Time                   15.852
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.852 | 
     | in2                                     | I v -> O v | XMHA     | 0.157 | 0.365 |   2.365 |   18.216 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 1.840 | 0.862 |   3.226 |   19.078 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.392 | 0.777 |   4.004 |   19.855 | 
     | mips_core/reg_file/\reg_array_reg[3][4] | RB ^       | DFERBCHD | 1.392 | 0.014 |   4.017 |   19.869 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.852 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -15.189 | 
     | clk_m__L1_I1                            | I ^ -> O ^ | BUFCKGHD | 0.215 | 0.225 |   0.887 |  -14.964 | 
     | clk_m__L2_I5                            | I ^ -> O ^ | BUFCKHHD | 0.356 | 0.252 |   1.139 |  -14.712 | 
     | clk_m__L3_I50                           | I ^ -> O ^ | BUFCKGHD | 0.353 | 0.273 |   1.412 |  -14.440 | 
     | mips_core/reg_file/\reg_array_reg[3][4] | CK ^       | DFERBCHD | 0.353 | 0.001 |   1.413 |  -14.439 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 49: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[1][4] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[1][4] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.412
- Recovery                      0.193
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.869
- Arrival Time                  4.017
= Slack Time                   15.852
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.852 | 
     | in2                                     | I v -> O v | XMHA     | 0.157 | 0.365 |   2.365 |   18.217 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 1.840 | 0.862 |   3.226 |   19.078 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.392 | 0.777 |   4.004 |   19.856 | 
     | mips_core/reg_file/\reg_array_reg[1][4] | RB ^       | DFERBCHD | 1.392 | 0.014 |   4.017 |   19.869 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.852 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -15.189 | 
     | clk_m__L1_I1                            | I ^ -> O ^ | BUFCKGHD | 0.215 | 0.225 |   0.887 |  -14.965 | 
     | clk_m__L2_I5                            | I ^ -> O ^ | BUFCKHHD | 0.356 | 0.252 |   1.139 |  -14.713 | 
     | clk_m__L3_I50                           | I ^ -> O ^ | BUFCKGHD | 0.353 | 0.273 |   1.412 |  -14.440 | 
     | mips_core/reg_file/\reg_array_reg[1][4] | CK ^       | DFERBCHD | 0.353 | 0.001 |   1.412 |  -14.439 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 50: MET Recovery Check with Pin mips_core/reg_file/\reg_array_reg[6][4] /
CK 
Endpoint:   mips_core/reg_file/\reg_array_reg[6][4] /RB (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                       (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.412
- Recovery                      0.193
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                19.869
- Arrival Time                  4.017
= Slack Time                   15.852
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | reset v    |          | 0.000 |       |   2.000 |   17.852 | 
     | in2                                     | I v -> O v | XMHA     | 0.157 | 0.365 |   2.365 |   18.217 | 
     | mips_core/reg_file/U111                 | I v -> O ^ | INVDHD   | 1.840 | 0.862 |   3.226 |   19.079 | 
     | mips_core/reg_file/FE_OFC95_n240        | I ^ -> O ^ | BUFGHD   | 1.392 | 0.777 |   4.004 |   19.856 | 
     | mips_core/reg_file/\reg_array_reg[6][4] | RB ^       | DFERBCHD | 1.392 | 0.014 |   4.017 |   19.869 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                         | clk ^      |          | 0.000 |       |   0.000 |  -15.852 | 
     | in1                                     | I ^ -> O ^ | XMHA     | 0.313 | 0.663 |   0.663 |  -15.189 | 
     | clk_m__L1_I1                            | I ^ -> O ^ | BUFCKGHD | 0.215 | 0.225 |   0.887 |  -14.965 | 
     | clk_m__L2_I5                            | I ^ -> O ^ | BUFCKHHD | 0.356 | 0.252 |   1.139 |  -14.713 | 
     | clk_m__L3_I50                           | I ^ -> O ^ | BUFCKGHD | 0.353 | 0.273 |   1.412 |  -14.440 | 
     | mips_core/reg_file/\reg_array_reg[6][4] | CK ^       | DFERBCHD | 0.353 | 0.000 |   1.412 |  -14.440 | 
     +------------------------------------------------------------------------------------------------------+ 

