============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  02:02:34 pm
  Module:                 ms_es_ordered_cas_by4_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock clk)                 launch                                    0 R 
TOP
  genblk2.stoch2bin
    ctr
      countval_reg[0]/CLK                               0             0 R 
      countval_reg[0]/Q     DFFSR             1  1.5   10  +115     115 F 
      drc_bufs403/A                                          +0     115   
      drc_bufs403/Y         BUFX2             3 16.0   21   +47     162 F 
      g364/B                                                 +0     162   
      g364/YC               HAX1              1  7.1   22   +58     220 F 
      g361/C                                                 +0     220   
      g361/YC               FAX1              1  7.1   27   +80     300 F 
      g357/C                                                 +0     300   
      g357/YC               FAX1              1  7.1   27   +81     381 F 
      g353/C                                                 +0     381   
      g353/YC               FAX1              1  7.1   27   +81     463 F 
      g349/C                                                 +0     463   
      g349/YC               FAX1              1 10.9   37   +89     552 F 
      g2/A                                                   +0     552   
      g2/YS                 FAX1              1  2.8   21   +84     635 R 
      g343/A                                                 +0     635   
      g343/Y                MUX2X1            1  1.5   12   +23     658 F 
      g342/A                                                 +0     658   
      g342/Y                INVX1             1  2.0    0    +1     659 R 
      countval_reg[5]/D     DFFSR                            +0     659   
      countval_reg[5]/CLK   setup                       0   +70     729 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                5000 R 
                            uncertainty                     -50    4950 R 
--------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4221ps 
Start-point  : TOP/genblk2.stoch2bin/ctr/countval_reg[0]/CLK
End-point    : TOP/genblk2.stoch2bin/ctr/countval_reg[5]/D
