// Seed: 1084131527
module module_0 #(
    parameter id_0 = 32'd40,
    parameter id_4 = 32'd67
) (
    input  tri1  _id_0,
    input  uwire id_1,
    input  tri0  id_2,
    output wor   id_3,
    input  tri0  _id_4
);
  wire [id_0  &  id_4 : id_4] id_6;
endmodule
module module_1 #(
    parameter id_0  = 32'd20,
    parameter id_10 = 32'd67,
    parameter id_13 = 32'd26,
    parameter id_4  = 32'd63
) (
    input tri _id_0,
    input wire id_1,
    input wire id_2,
    output tri1 id_3,
    input tri1 _id_4,
    input tri0 id_5,
    input supply1 id_6,
    output wire id_7,
    input wire id_8
    , _id_10
);
  wire id_11;
  wire \id_12 ;
  ;
  assign id_3   = 1;
  assign \id_12 = id_8;
  parameter id_13 = -1'b0;
  localparam id_14 = -1;
  logic [id_13 : 1 'b0] id_15;
  module_0 modCall_1 (
      id_13,
      id_2,
      id_8,
      id_3,
      id_13
  );
  assign modCall_1.id_3 = 0;
  assign id_15 = -1 ? 1 : id_15;
  logic [1 : -1  ==  id_10] id_16;
  ;
  parameter id_17 = -1;
  assign id_11 = id_14[id_0] ? id_17[id_4] : id_17[-1 :-1'b0] & 1;
  assign id_16[1'b0] = id_13;
  wire id_18;
  ;
endmodule
