--
-- VHDL Architecture my_project_lib.lcd_de2115_tester.tb
--
-- Created:
--          by - Suzana.UNKNOWN (SUZANA-PC)
--          at - 11:45:07 25/02/2016
--
-- using Mentor Graphics HDL Designer(TM) 2012.1 (Build 6)
--
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_arith.ALL;

ENTITY lcd_de2115_tester IS
   PORT( 
      LED0    : IN     std_logic;
      LED1    : IN     std_logic;
      LED2    : IN     std_logic;
      LED3    : IN     std_logic;
      LED4    : IN     std_logic;
      switch1 : OUT    std_logic
   );

-- Declarations

END lcd_de2115_tester ;

--
ARCHITECTURE tb OF lcd_de2115_tester IS
BEGIN
  switch1 <= '1' after 300 ns , '0' ; 
END tb;

