Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Programs/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_foo_m_top glbl -Oenable_linking_all_libraries -prj foo_m.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib ieee_proposed=./ieee_proposed -s foo_m -debug wave 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol4_fifo/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol4_fifo/sim/verilog/AESL_automem_data_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_data_in
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol4_fifo/sim/verilog/AESL_automem_data_out1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_data_out1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol4_fifo/sim/verilog/AESL_automem_data_out2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_data_out2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol4_fifo/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol4_fifo/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol4_fifo/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol4_fifo/sim/verilog/foo_m.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_foo_m_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol4_fifo/sim/verilog/foo_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module foo_m
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol4_fifo/sim/verilog/foo_m_fifo_w32_d16384_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module foo_m_fifo_w32_d16384_A_ram
INFO: [VRFC 10-311] analyzing module foo_m_fifo_w32_d16384_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol4_fifo/sim/verilog/foo_m_Loop_Loop1_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module foo_m_Loop_Loop1_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol4_fifo/sim/verilog/foo_m_Loop_Loop2_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module foo_m_Loop_Loop2_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol4_fifo/sim/verilog/foo_m_Loop_Loop3_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module foo_m_Loop_Loop3_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol4_fifo/sim/verilog/foo_m_mul_32s_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module foo_m_mul_32s_32s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol4_fifo/sim/verilog/foo_m_mul_32s_6ns_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module foo_m_mul_32s_6ns_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol4_fifo/sim/verilog/foo_m_split.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module foo_m_split
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol4_fifo/sim/verilog/foo_m_start_for_Loop_Loop2_proc_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module foo_m_start_for_Loop_Loop2_proc_U0_shiftReg
INFO: [VRFC 10-311] analyzing module foo_m_start_for_Loop_Loop2_proc_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol4_fifo/sim/verilog/foo_m_start_for_Loop_Loop3_proc_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module foo_m_start_for_Loop_Loop3_proc_U0_shiftReg
INFO: [VRFC 10-311] analyzing module foo_m_start_for_Loop_Loop3_proc_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol4_fifo/sim/verilog/foo_m_start_for_split_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module foo_m_start_for_split_U0_shiftReg
INFO: [VRFC 10-311] analyzing module foo_m_start_for_split_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol4_fifo/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.foo_m_mul_32s_32s_32_1_1(NUM_STA...
Compiling module xil_defaultlib.foo_m_Loop_Loop1_proc
Compiling module xil_defaultlib.foo_m_split
Compiling module xil_defaultlib.foo_m_mul_32s_6ns_32_1_1(NUM_STA...
Compiling module xil_defaultlib.foo_m_Loop_Loop2_proc
Compiling module xil_defaultlib.foo_m_Loop_Loop3_proc
Compiling module xil_defaultlib.foo_m_fifo_w32_d16384_A_ram
Compiling module xil_defaultlib.foo_m_fifo_w32_d16384_A
Compiling module xil_defaultlib.foo_m_start_for_split_U0_shiftRe...
Compiling module xil_defaultlib.foo_m_start_for_split_U0
Compiling module xil_defaultlib.foo_m_start_for_Loop_Loop2_proc_...
Compiling module xil_defaultlib.foo_m_start_for_Loop_Loop2_proc_...
Compiling module xil_defaultlib.foo_m_start_for_Loop_Loop3_proc_...
Compiling module xil_defaultlib.foo_m_start_for_Loop_Loop3_proc_...
Compiling module xil_defaultlib.foo_m
Compiling module xil_defaultlib.AESL_automem_data_in
Compiling module xil_defaultlib.AESL_automem_data_out1
Compiling module xil_defaultlib.AESL_automem_data_out2
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(IN_CHA...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_I...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_I...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_I...
Compiling module xil_defaultlib.AESL_deadlock_report_unit_defaul...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=5)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=3)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=4)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_foo_m_top
Compiling module work.glbl
Built simulation snapshot foo_m
