// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module alveo_hls4ml_conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        layer25_out_dout,
        layer25_out_num_data_valid,
        layer25_out_fifo_cap,
        layer25_out_empty_n,
        layer25_out_read,
        layer2_out_din,
        layer2_out_num_data_valid,
        layer2_out_fifo_cap,
        layer2_out_full_n,
        layer2_out_write,
        start_out,
        start_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [15:0] layer25_out_dout;
input  [4:0] layer25_out_num_data_valid;
input  [4:0] layer25_out_fifo_cap;
input   layer25_out_empty_n;
output   layer25_out_read;
output  [255:0] layer2_out_din;
input  [3:0] layer2_out_num_data_valid;
input  [3:0] layer2_out_fifo_cap;
input   layer2_out_full_n;
output   layer2_out_write;
output   start_out;
output   start_write;

reg ap_idle;
reg layer25_out_read;
reg layer2_out_write;
reg start_write;

reg    real_start;
reg    start_once_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    internal_ap_ready;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] icmp_ln21_reg_3017;
reg    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
reg   [0:0] and_ln360_reg_3082;
reg   [0:0] and_ln360_reg_3082_pp0_iter2_reg;
reg    ap_block_state4_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln21_fu_1841_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [15:0] void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_6;
reg   [15:0] void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_5;
reg   [15:0] void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4;
reg   [15:0] void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3;
reg   [15:0] void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2;
reg   [15:0] void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1;
reg  signed [15:0] void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data;
reg   [31:0] sX_3;
reg   [31:0] pX_3;
reg    layer25_out_blk_n;
wire    ap_block_pp0_stage0;
reg    layer2_out_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln21_reg_3017_pp0_iter1_reg;
wire   [0:0] icmp_ln360_1_fu_1857_p2;
reg   [0:0] icmp_ln360_1_reg_3021;
wire   [0:0] icmp_ln384_fu_1869_p2;
reg   [0:0] icmp_ln384_reg_3026;
reg   [15:0] a_V_7_reg_3030;
reg  signed [15:0] a_V_1_reg_3039;
reg  signed [15:0] a_V_2_reg_3046;
reg  signed [15:0] a_V_3_reg_3051;
reg  signed [15:0] a_V_4_reg_3058;
reg   [15:0] a_V_5_reg_3066;
reg  signed [15:0] a_V_6_reg_3074;
wire   [0:0] and_ln360_fu_1962_p2;
reg   [15:0] trunc_ln818_109_reg_3086;
reg   [15:0] trunc_ln818_111_reg_3091;
reg   [13:0] trunc_ln818_115_reg_3096;
reg   [13:0] trunc_ln818_119_reg_3101;
reg   [12:0] trunc_ln818_121_reg_3106;
reg   [15:0] trunc_ln818_126_reg_3111;
wire   [15:0] add_ln813_129_fu_2230_p2;
reg   [15:0] add_ln813_129_reg_3116;
wire   [15:0] add_ln813_142_fu_2236_p2;
reg   [15:0] add_ln813_142_reg_3121;
wire   [15:0] res_out_V_fu_2861_p2;
reg   [15:0] res_out_V_reg_3126;
wire   [15:0] res_out_V_4_fu_2906_p2;
reg   [15:0] res_out_V_4_reg_3143;
wire   [15:0] res_out_V_2_fu_2934_p2;
reg   [15:0] res_out_V_2_reg_3148;
wire   [15:0] res_out_V_3_fu_2983_p2;
reg   [15:0] res_out_V_3_reg_3153;
reg   [31:0] ap_phi_mux_storemerge_phi_fu_153_p4;
wire   [31:0] select_ln391_fu_2248_p3;
reg   [31:0] ap_phi_reg_pp0_iter1_storemerge_reg_149;
wire   [31:0] ap_phi_reg_pp0_iter0_storemerge_reg_149;
wire   [31:0] add_ln384_fu_1863_p2;
reg   [3:0] i_iw_fu_132;
wire   [3:0] i_iw_8_fu_1847_p2;
wire    ap_loop_init;
reg   [3:0] ap_sig_allocacmp_i_iw_7;
reg    ap_block_pp0_stage0_01001;
wire  signed [15:0] r_V_178_fu_178_p0;
wire  signed [20:0] sext_ln1273_7_fu_2023_p1;
wire  signed [4:0] r_V_178_fu_178_p1;
wire   [5:0] mul_ln1270_fu_242_p1;
wire  signed [15:0] r_V_176_fu_253_p0;
wire   [4:0] r_V_176_fu_253_p1;
wire   [0:0] icmp_ln360_fu_1956_p2;
wire  signed [15:0] shl_ln1273_65_fu_1967_p1;
wire   [20:0] shl_ln1273_65_fu_1967_p3;
wire   [20:0] r_V_171_fu_1975_p2;
wire  signed [15:0] shl_ln1273_67_fu_1991_p1;
wire   [18:0] shl_ln1273_67_fu_1991_p3;
wire  signed [19:0] sext_ln1273_6_fu_1999_p1;
wire   [19:0] r_V_173_fu_2003_p2;
wire   [14:0] trunc_ln818_106_fu_2009_p4;
wire  signed [15:0] sext_ln1273_7_fu_2023_p0;
wire   [20:0] r_V_176_fu_253_p2;
wire  signed [15:0] shl_ln1273_69_fu_2039_p1;
wire   [18:0] shl_ln1273_69_fu_2039_p3;
wire  signed [15:0] shl_ln1273_70_fu_2051_p1;
wire   [16:0] shl_ln1273_70_fu_2051_p3;
wire  signed [19:0] sext_ln1273_9_fu_2059_p1;
wire  signed [19:0] sext_ln1273_8_fu_2047_p1;
wire   [19:0] r_V_177_fu_2063_p2;
wire   [14:0] trunc_ln818_110_fu_2069_p4;
wire   [20:0] r_V_178_fu_178_p2;
wire  signed [15:0] sext_ln1273_10_fu_2093_p0;
wire  signed [15:0] shl_ln1273_73_fu_2097_p1;
wire   [17:0] shl_ln1273_73_fu_2097_p3;
wire  signed [18:0] sext_ln1273_13_fu_2105_p1;
wire  signed [18:0] sext_ln1273_10_fu_2093_p1;
wire   [18:0] r_V_182_fu_2109_p2;
wire  signed [15:0] sext_ln1273_14_fu_2125_p0;
wire  signed [15:0] shl_ln1273_77_fu_2129_p1;
wire   [17:0] shl_ln1273_77_fu_2129_p3;
wire  signed [18:0] sext_ln1273_18_fu_2137_p1;
wire  signed [18:0] sext_ln1273_14_fu_2125_p1;
wire   [18:0] r_V_186_fu_2141_p2;
wire   [16:0] shl_ln1273_79_fu_2157_p3;
wire  signed [17:0] sext_ln1273_19_fu_2165_p1;
wire   [17:0] r_V_188_fu_2169_p2;
wire  signed [15:0] shl_ln1273_82_fu_2190_p1;
wire   [20:0] shl_ln1273_82_fu_2190_p3;
wire   [20:0] r_V_190_fu_2198_p2;
wire   [20:0] mul_ln1270_fu_242_p2;
wire   [15:0] trunc_ln818_124_fu_2204_p4;
wire   [15:0] add_ln813_128_fu_2224_p2;
wire   [15:0] trunc_ln818_104_fu_1981_p4;
wire  signed [15:0] sext_ln818_1_fu_2019_p1;
wire  signed [15:0] sext_ln818_2_fu_2079_p1;
wire   [31:0] add_ln391_fu_2242_p2;
wire  signed [15:0] sext_ln1273_fu_2272_p0;
wire  signed [15:0] shl_ln_fu_2276_p1;
wire   [20:0] shl_ln_fu_2276_p3;
wire   [20:0] r_V_fu_2284_p2;
wire  signed [15:0] shl_ln1273_s_fu_2300_p1;
wire   [18:0] shl_ln1273_s_fu_2300_p3;
wire  signed [15:0] shl_ln1273_63_fu_2312_p1;
wire   [16:0] shl_ln1273_63_fu_2312_p3;
wire  signed [19:0] sext_ln1273_1_fu_2308_p1;
wire  signed [19:0] sext_ln1273_2_fu_2320_p1;
wire   [19:0] r_V_169_fu_2324_p2;
wire   [14:0] trunc_ln818_s_fu_2330_p4;
wire  signed [15:0] shl_ln1273_64_fu_2344_p1;
wire   [19:0] shl_ln1273_64_fu_2344_p3;
wire  signed [20:0] sext_ln1273_fu_2272_p1;
wire  signed [20:0] sext_ln1273_3_fu_2352_p1;
wire   [20:0] r_V_170_fu_2356_p2;
wire   [19:0] shl_ln1273_66_fu_2375_p3;
wire  signed [20:0] sext_ln1273_5_fu_2382_p1;
wire  signed [20:0] sext_ln1273_4_fu_2372_p1;
wire   [20:0] r_V_172_fu_2386_p2;
wire   [20:0] r_V_174_fu_2402_p2;
wire   [20:0] shl_ln1273_68_fu_2418_p3;
wire   [20:0] r_V_175_fu_2425_p2;
wire   [20:0] shl_ln1273_71_fu_2444_p3;
wire   [20:0] r_V_179_fu_2451_p2;
wire   [19:0] shl_ln1273_72_fu_2467_p3;
wire  signed [20:0] sext_ln1273_11_fu_2441_p1;
wire  signed [20:0] sext_ln1273_12_fu_2474_p1;
wire   [20:0] r_V_180_fu_2478_p2;
wire   [20:0] r_V_181_fu_2494_p2;
wire   [20:0] shl_ln1273_74_fu_2516_p3;
wire   [20:0] r_V_183_fu_2523_p2;
wire   [19:0] shl_ln1273_75_fu_2539_p3;
wire   [16:0] shl_ln1273_76_fu_2550_p3;
wire  signed [20:0] sext_ln1273_16_fu_2546_p1;
wire  signed [20:0] sext_ln1273_17_fu_2557_p1;
wire   [20:0] r_V_184_fu_2561_p2;
wire  signed [20:0] sext_ln1273_15_fu_2513_p1;
wire   [20:0] r_V_185_fu_2577_p2;
wire   [20:0] shl_ln1273_78_fu_2596_p3;
wire   [20:0] r_V_187_fu_2603_p2;
wire   [19:0] shl_ln1273_80_fu_2622_p3;
wire   [17:0] shl_ln1273_81_fu_2633_p3;
wire  signed [20:0] sext_ln1273_21_fu_2629_p1;
wire  signed [20:0] sext_ln1273_22_fu_2640_p1;
wire   [20:0] r_V_189_fu_2644_p2;
wire   [12:0] trunc_ln818_123_fu_2660_p4;
wire   [19:0] shl_ln1273_83_fu_2676_p3;
wire   [16:0] shl_ln1273_84_fu_2687_p3;
wire  signed [20:0] sext_ln1273_24_fu_2683_p1;
wire  signed [20:0] sext_ln1273_25_fu_2694_p1;
wire   [20:0] r_V_191_fu_2698_p2;
wire   [18:0] shl_ln1273_85_fu_2714_p3;
wire  signed [19:0] sext_ln1273_26_fu_2721_p1;
wire  signed [19:0] sext_ln1273_23_fu_2673_p1;
wire   [19:0] r_V_192_fu_2725_p2;
wire   [14:0] trunc_ln818_127_fu_2731_p4;
wire   [20:0] shl_ln1273_86_fu_2745_p3;
wire   [20:0] r_V_193_fu_2752_p2;
wire   [12:0] trunc_ln818_129_fu_2768_p4;
wire   [19:0] shl_ln1273_87_fu_2781_p3;
wire   [16:0] shl_ln1273_88_fu_2792_p3;
wire  signed [20:0] sext_ln1273_28_fu_2788_p1;
wire  signed [20:0] sext_ln1273_29_fu_2799_p1;
wire   [20:0] r_V_194_fu_2803_p2;
wire   [13:0] trunc_ln818_131_fu_2819_p4;
wire   [15:0] trunc_ln818_120_fu_2609_p4;
wire   [15:0] trunc_ln818_116_fu_2529_p4;
wire   [15:0] trunc_ln818_112_fu_2457_p4;
wire   [15:0] trunc_ln_fu_2290_p4;
wire   [15:0] add_ln813_125_fu_2838_p2;
wire   [15:0] add_ln813_fu_2832_p2;
wire   [15:0] trunc_ln818_128_fu_2758_p4;
wire   [15:0] trunc_ln818_108_fu_2431_p4;
wire   [15:0] add_ln813_127_fu_2850_p2;
wire   [15:0] add_ln813_130_fu_2856_p2;
wire   [15:0] add_ln813_126_fu_2844_p2;
wire   [15:0] trunc_ln818_105_fu_2392_p4;
wire   [15:0] trunc_ln818_113_fu_2484_p4;
wire   [15:0] trunc_ln818_117_fu_2567_p4;
wire   [15:0] add_ln813_133_fu_2872_p2;
wire   [15:0] add_ln813_132_fu_2867_p2;
wire   [15:0] trunc_ln818_125_fu_2704_p4;
wire  signed [15:0] sext_ln818_fu_2340_p1;
wire  signed [13:0] sext_ln1273_27_fu_2777_p1;
wire  signed [13:0] sext_ln1273_20_fu_2619_p1;
wire   [13:0] add_ln813_136_fu_2890_p2;
wire  signed [15:0] sext_ln813_34_fu_2896_p1;
wire   [15:0] add_ln813_135_fu_2884_p2;
wire   [15:0] add_ln813_137_fu_2900_p2;
wire   [15:0] add_ln813_134_fu_2878_p2;
wire   [15:0] trunc_ln818_118_fu_2583_p4;
wire   [15:0] trunc_ln818_122_fu_2650_p4;
wire   [15:0] add_ln813_139_fu_2912_p2;
wire   [15:0] trunc_ln818_114_fu_2500_p4;
wire   [15:0] trunc_ln818_130_fu_2809_p4;
wire   [15:0] add_ln813_141_fu_2924_p2;
wire   [15:0] add_ln813_143_fu_2929_p2;
wire   [15:0] add_ln813_140_fu_2918_p2;
wire   [15:0] trunc_ln818_103_fu_2362_p4;
wire   [15:0] trunc_ln818_107_fu_2408_p4;
wire  signed [15:0] sext_ln818_3_fu_2741_p1;
wire   [15:0] add_ln813_146_fu_2946_p2;
wire   [15:0] add_ln813_145_fu_2940_p2;
wire  signed [14:0] sext_ln813_fu_2828_p1;
wire  signed [14:0] sext_ln70_fu_2510_p1;
wire   [14:0] add_ln813_148_fu_2957_p2;
wire  signed [14:0] sext_ln70_1_fu_2593_p1;
wire  signed [14:0] sext_ln70_2_fu_2669_p1;
wire   [14:0] add_ln813_149_fu_2967_p2;
wire  signed [15:0] sext_ln813_36_fu_2973_p1;
wire  signed [15:0] sext_ln813_35_fu_2963_p1;
wire   [15:0] add_ln813_150_fu_2977_p2;
wire   [15:0] add_ln813_147_fu_2951_p2;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_196;
reg    ap_condition_235;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_6 = 16'd0;
#0 void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_5 = 16'd0;
#0 void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4 = 16'd0;
#0 void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3 = 16'd0;
#0 void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2 = 16'd0;
#0 void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1 = 16'd0;
#0 void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data = 16'd0;
#0 sX_3 = 32'd0;
#0 pX_3 = 32'd0;
end

alveo_hls4ml_mul_16s_5s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 21 ))
mul_16s_5s_21_1_1_U12(
    .din0(r_V_178_fu_178_p0),
    .din1(r_V_178_fu_178_p1),
    .dout(r_V_178_fu_178_p2)
);

alveo_hls4ml_mul_16s_6ns_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
mul_16s_6ns_21_1_1_U13(
    .din0(void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data),
    .din1(mul_ln1270_fu_242_p1),
    .dout(mul_ln1270_fu_242_p2)
);

alveo_hls4ml_mul_16s_5ns_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 21 ))
mul_16s_5ns_21_1_1_U14(
    .din0(r_V_176_fu_253_p0),
    .din1(r_V_176_fu_253_p1),
    .dout(r_V_176_fu_253_p2)
);

alveo_hls4ml_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(real_start),
    .ap_ready(internal_ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_196)) begin
        if (((icmp_ln21_fu_1841_p2 == 1'd0) & (icmp_ln384_fu_1869_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_storemerge_reg_149 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_storemerge_reg_149 <= ap_phi_reg_pp0_iter0_storemerge_reg_149;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_196)) begin
        if ((icmp_ln21_fu_1841_p2 == 1'd0)) begin
            i_iw_fu_132 <= i_iw_8_fu_1847_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_iw_fu_132 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_235)) begin
        if ((icmp_ln384_fu_1869_p2 == 1'd1)) begin
            pX_3 <= 32'd0;
        end else if ((icmp_ln384_fu_1869_p2 == 1'd0)) begin
            pX_3 <= add_ln384_fu_1863_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln21_reg_3017 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_V_1_reg_3039 <= void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_5;
        a_V_2_reg_3046 <= void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4;
        a_V_3_reg_3051 <= void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3;
        a_V_4_reg_3058 <= void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2;
        a_V_5_reg_3066 <= void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1;
        a_V_6_reg_3074 <= void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data;
        a_V_7_reg_3030 <= layer25_out_dout;
        and_ln360_reg_3082 <= and_ln360_fu_1962_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln360_fu_1962_p2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln813_129_reg_3116 <= add_ln813_129_fu_2230_p2;
        add_ln813_142_reg_3121 <= add_ln813_142_fu_2236_p2;
        trunc_ln818_109_reg_3086 <= {{r_V_176_fu_253_p2[20:5]}};
        trunc_ln818_111_reg_3091 <= {{r_V_178_fu_178_p2[20:5]}};
        trunc_ln818_115_reg_3096 <= {{r_V_182_fu_2109_p2[18:5]}};
        trunc_ln818_119_reg_3101 <= {{r_V_186_fu_2141_p2[18:5]}};
        trunc_ln818_121_reg_3106 <= {{r_V_188_fu_2169_p2[17:5]}};
        trunc_ln818_126_reg_3111 <= {{mul_ln1270_fu_242_p2[20:5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        and_ln360_reg_3082_pp0_iter2_reg <= and_ln360_reg_3082;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln21_reg_3017 <= icmp_ln21_fu_1841_p2;
        icmp_ln21_reg_3017_pp0_iter1_reg <= icmp_ln21_reg_3017;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln21_fu_1841_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln360_1_reg_3021 <= icmp_ln360_1_fu_1857_p2;
        icmp_ln384_reg_3026 <= icmp_ln384_fu_1869_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln360_reg_3082))) begin
        res_out_V_2_reg_3148 <= res_out_V_2_fu_2934_p2;
        res_out_V_3_reg_3153 <= res_out_V_3_fu_2983_p2;
        res_out_V_4_reg_3143 <= res_out_V_4_fu_2906_p2;
        res_out_V_reg_3126 <= res_out_V_fu_2861_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sX_3 <= ap_phi_mux_storemerge_phi_fu_153_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln21_reg_3017 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data <= layer25_out_dout;
        void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1 <= void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data;
        void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2 <= void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1;
        void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3 <= void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2;
        void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4 <= void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3;
        void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_5 <= void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln21_reg_3017_pp0_iter1_reg == 1'd0))) begin
        void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_6 <= a_V_1_reg_3039;
    end
end

always @ (*) begin
    if (((icmp_ln21_fu_1841_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln21_reg_3017 == 1'd0) & (icmp_ln384_reg_3026 == 1'd0))) begin
        ap_phi_mux_storemerge_phi_fu_153_p4 = select_ln391_fu_2248_p3;
    end else begin
        ap_phi_mux_storemerge_phi_fu_153_p4 = ap_phi_reg_pp0_iter1_storemerge_reg_149;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_iw_7 = 4'd0;
    end else begin
        ap_sig_allocacmp_i_iw_7 = i_iw_fu_132;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln21_reg_3017 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer25_out_blk_n = layer25_out_empty_n;
    end else begin
        layer25_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln21_reg_3017 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer25_out_read = 1'b1;
    end else begin
        layer25_out_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'd1 == and_ln360_reg_3082_pp0_iter2_reg) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        layer2_out_blk_n = layer2_out_full_n;
    end else begin
        layer2_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln360_reg_3082_pp0_iter2_reg) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        layer2_out_write = 1'b1;
    end else begin
        layer2_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln384_fu_1863_p2 = (pX_3 + 32'd1);

assign add_ln391_fu_2242_p2 = (sX_3 + 32'd1);

assign add_ln813_125_fu_2838_p2 = (trunc_ln818_112_fu_2457_p4 + trunc_ln_fu_2290_p4);

assign add_ln813_126_fu_2844_p2 = (add_ln813_125_fu_2838_p2 + add_ln813_fu_2832_p2);

assign add_ln813_127_fu_2850_p2 = (trunc_ln818_128_fu_2758_p4 + trunc_ln818_108_fu_2431_p4);

assign add_ln813_128_fu_2224_p2 = ($signed(trunc_ln818_124_fu_2204_p4) + $signed(16'd64512));

assign add_ln813_129_fu_2230_p2 = (add_ln813_128_fu_2224_p2 + trunc_ln818_104_fu_1981_p4);

assign add_ln813_130_fu_2856_p2 = (add_ln813_129_reg_3116 + add_ln813_127_fu_2850_p2);

assign add_ln813_132_fu_2867_p2 = (trunc_ln818_105_fu_2392_p4 + trunc_ln818_109_reg_3086);

assign add_ln813_133_fu_2872_p2 = (trunc_ln818_113_fu_2484_p4 + trunc_ln818_117_fu_2567_p4);

assign add_ln813_134_fu_2878_p2 = (add_ln813_133_fu_2872_p2 + add_ln813_132_fu_2867_p2);

assign add_ln813_135_fu_2884_p2 = ($signed(trunc_ln818_125_fu_2704_p4) + $signed(sext_ln818_fu_2340_p1));

assign add_ln813_136_fu_2890_p2 = ($signed(sext_ln1273_27_fu_2777_p1) + $signed(sext_ln1273_20_fu_2619_p1));

assign add_ln813_137_fu_2900_p2 = ($signed(sext_ln813_34_fu_2896_p1) + $signed(add_ln813_135_fu_2884_p2));

assign add_ln813_139_fu_2912_p2 = (trunc_ln818_118_fu_2583_p4 + trunc_ln818_122_fu_2650_p4);

assign add_ln813_140_fu_2918_p2 = (add_ln813_139_fu_2912_p2 + trunc_ln818_114_fu_2500_p4);

assign add_ln813_141_fu_2924_p2 = (trunc_ln818_126_reg_3111 + trunc_ln818_130_fu_2809_p4);

assign add_ln813_142_fu_2236_p2 = ($signed(sext_ln818_1_fu_2019_p1) + $signed(sext_ln818_2_fu_2079_p1));

assign add_ln813_143_fu_2929_p2 = (add_ln813_142_reg_3121 + add_ln813_141_fu_2924_p2);

assign add_ln813_145_fu_2940_p2 = (trunc_ln818_103_fu_2362_p4 + trunc_ln818_107_fu_2408_p4);

assign add_ln813_146_fu_2946_p2 = ($signed(trunc_ln818_111_reg_3091) + $signed(sext_ln818_3_fu_2741_p1));

assign add_ln813_147_fu_2951_p2 = (add_ln813_146_fu_2946_p2 + add_ln813_145_fu_2940_p2);

assign add_ln813_148_fu_2957_p2 = ($signed(sext_ln813_fu_2828_p1) + $signed(sext_ln70_fu_2510_p1));

assign add_ln813_149_fu_2967_p2 = ($signed(sext_ln70_1_fu_2593_p1) + $signed(sext_ln70_2_fu_2669_p1));

assign add_ln813_150_fu_2977_p2 = ($signed(sext_ln813_36_fu_2973_p1) + $signed(sext_ln813_35_fu_2963_p1));

assign add_ln813_fu_2832_p2 = (trunc_ln818_120_fu_2609_p4 + trunc_ln818_116_fu_2529_p4);

assign and_ln360_fu_1962_p2 = (icmp_ln360_fu_1956_p2 & icmp_ln360_1_reg_3021);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((1'd1 == and_ln360_reg_3082_pp0_iter2_reg) & (layer2_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((icmp_ln21_reg_3017 == 1'd0) & (layer25_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((1'd1 == and_ln360_reg_3082_pp0_iter2_reg) & (layer2_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((icmp_ln21_reg_3017 == 1'd0) & (layer25_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((1'd1 == and_ln360_reg_3082_pp0_iter2_reg) & (layer2_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((icmp_ln21_reg_3017 == 1'd0) & (layer25_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((icmp_ln21_reg_3017 == 1'd0) & (layer25_out_empty_n == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = ((1'd1 == and_ln360_reg_3082_pp0_iter2_reg) & (layer2_out_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_196 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_235 = ((icmp_ln21_fu_1841_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_storemerge_reg_149 = 'bx;

assign ap_ready = internal_ap_ready;

assign i_iw_8_fu_1847_p2 = (ap_sig_allocacmp_i_iw_7 + 4'd1);

assign icmp_ln21_fu_1841_p2 = ((ap_sig_allocacmp_i_iw_7 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln360_1_fu_1857_p2 = (($signed(pX_3) > $signed(32'd6)) ? 1'b1 : 1'b0);

assign icmp_ln360_fu_1956_p2 = ((sX_3 == 32'd7) ? 1'b1 : 1'b0);

assign icmp_ln384_fu_1869_p2 = ((add_ln384_fu_1863_p2 == 32'd15) ? 1'b1 : 1'b0);

assign layer2_out_din = {{{{{{{{{{{{{{{{res_out_V_3_reg_3153}, {res_out_V_reg_3126}}, {res_out_V_reg_3126}}, {res_out_V_reg_3126}}, {res_out_V_2_reg_3148}}, {res_out_V_reg_3126}}, {res_out_V_reg_3126}}, {res_out_V_reg_3126}}, {res_out_V_reg_3126}}, {res_out_V_reg_3126}}, {res_out_V_reg_3126}}, {res_out_V_reg_3126}}, {res_out_V_reg_3126}}, {res_out_V_reg_3126}}, {res_out_V_4_reg_3143}}, {res_out_V_reg_3126}};

assign mul_ln1270_fu_242_p1 = 21'd19;

assign r_V_169_fu_2324_p2 = ($signed(sext_ln1273_1_fu_2308_p1) - $signed(sext_ln1273_2_fu_2320_p1));

assign r_V_170_fu_2356_p2 = ($signed(sext_ln1273_fu_2272_p1) - $signed(sext_ln1273_3_fu_2352_p1));

assign r_V_171_fu_1975_p2 = (21'd0 - shl_ln1273_65_fu_1967_p3);

assign r_V_172_fu_2386_p2 = ($signed(sext_ln1273_5_fu_2382_p1) - $signed(sext_ln1273_4_fu_2372_p1));

assign r_V_173_fu_2003_p2 = ($signed(20'd0) - $signed(sext_ln1273_6_fu_1999_p1));

assign r_V_174_fu_2402_p2 = ($signed(sext_ln1273_5_fu_2382_p1) + $signed(sext_ln1273_4_fu_2372_p1));

assign r_V_175_fu_2425_p2 = (21'd0 - shl_ln1273_68_fu_2418_p3);

assign r_V_176_fu_253_p0 = sext_ln1273_7_fu_2023_p1;

assign r_V_176_fu_253_p1 = 21'd11;

assign r_V_177_fu_2063_p2 = ($signed(sext_ln1273_9_fu_2059_p1) - $signed(sext_ln1273_8_fu_2047_p1));

assign r_V_178_fu_178_p0 = sext_ln1273_7_fu_2023_p1;

assign r_V_178_fu_178_p1 = 21'd2097139;

assign r_V_179_fu_2451_p2 = (21'd0 - shl_ln1273_71_fu_2444_p3);

assign r_V_180_fu_2478_p2 = ($signed(sext_ln1273_11_fu_2441_p1) - $signed(sext_ln1273_12_fu_2474_p1));

assign r_V_181_fu_2494_p2 = ($signed(sext_ln1273_12_fu_2474_p1) + $signed(sext_ln1273_11_fu_2441_p1));

assign r_V_182_fu_2109_p2 = ($signed(sext_ln1273_13_fu_2105_p1) + $signed(sext_ln1273_10_fu_2093_p1));

assign r_V_183_fu_2523_p2 = (21'd0 - shl_ln1273_74_fu_2516_p3);

assign r_V_184_fu_2561_p2 = ($signed(sext_ln1273_16_fu_2546_p1) - $signed(sext_ln1273_17_fu_2557_p1));

assign r_V_185_fu_2577_p2 = ($signed(sext_ln1273_16_fu_2546_p1) + $signed(sext_ln1273_15_fu_2513_p1));

assign r_V_186_fu_2141_p2 = ($signed(sext_ln1273_18_fu_2137_p1) - $signed(sext_ln1273_14_fu_2125_p1));

assign r_V_187_fu_2603_p2 = (21'd0 - shl_ln1273_78_fu_2596_p3);

assign r_V_188_fu_2169_p2 = ($signed(18'd0) - $signed(sext_ln1273_19_fu_2165_p1));

assign r_V_189_fu_2644_p2 = ($signed(sext_ln1273_21_fu_2629_p1) - $signed(sext_ln1273_22_fu_2640_p1));

assign r_V_190_fu_2198_p2 = (21'd0 - shl_ln1273_82_fu_2190_p3);

assign r_V_191_fu_2698_p2 = ($signed(sext_ln1273_24_fu_2683_p1) - $signed(sext_ln1273_25_fu_2694_p1));

assign r_V_192_fu_2725_p2 = ($signed(sext_ln1273_26_fu_2721_p1) + $signed(sext_ln1273_23_fu_2673_p1));

assign r_V_193_fu_2752_p2 = (21'd0 - shl_ln1273_86_fu_2745_p3);

assign r_V_194_fu_2803_p2 = ($signed(sext_ln1273_28_fu_2788_p1) - $signed(sext_ln1273_29_fu_2799_p1));

assign r_V_fu_2284_p2 = (21'd0 - shl_ln_fu_2276_p3);

assign res_out_V_2_fu_2934_p2 = (add_ln813_143_fu_2929_p2 + add_ln813_140_fu_2918_p2);

assign res_out_V_3_fu_2983_p2 = (add_ln813_150_fu_2977_p2 + add_ln813_147_fu_2951_p2);

assign res_out_V_4_fu_2906_p2 = (add_ln813_137_fu_2900_p2 + add_ln813_134_fu_2878_p2);

assign res_out_V_fu_2861_p2 = (add_ln813_130_fu_2856_p2 + add_ln813_126_fu_2844_p2);

assign select_ln391_fu_2248_p3 = ((icmp_ln360_fu_1956_p2[0:0] == 1'b1) ? 32'd7 : add_ln391_fu_2242_p2);

assign sext_ln1273_10_fu_2093_p0 = void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3;

assign sext_ln1273_10_fu_2093_p1 = sext_ln1273_10_fu_2093_p0;

assign sext_ln1273_11_fu_2441_p1 = a_V_3_reg_3051;

assign sext_ln1273_12_fu_2474_p1 = $signed(shl_ln1273_72_fu_2467_p3);

assign sext_ln1273_13_fu_2105_p1 = $signed(shl_ln1273_73_fu_2097_p3);

assign sext_ln1273_14_fu_2125_p0 = void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2;

assign sext_ln1273_14_fu_2125_p1 = sext_ln1273_14_fu_2125_p0;

assign sext_ln1273_15_fu_2513_p1 = a_V_4_reg_3058;

assign sext_ln1273_16_fu_2546_p1 = $signed(shl_ln1273_75_fu_2539_p3);

assign sext_ln1273_17_fu_2557_p1 = $signed(shl_ln1273_76_fu_2550_p3);

assign sext_ln1273_18_fu_2137_p1 = $signed(shl_ln1273_77_fu_2129_p3);

assign sext_ln1273_19_fu_2165_p1 = $signed(shl_ln1273_79_fu_2157_p3);

assign sext_ln1273_1_fu_2308_p1 = $signed(shl_ln1273_s_fu_2300_p3);

assign sext_ln1273_20_fu_2619_p1 = $signed(trunc_ln818_121_reg_3106);

assign sext_ln1273_21_fu_2629_p1 = $signed(shl_ln1273_80_fu_2622_p3);

assign sext_ln1273_22_fu_2640_p1 = $signed(shl_ln1273_81_fu_2633_p3);

assign sext_ln1273_23_fu_2673_p1 = a_V_6_reg_3074;

assign sext_ln1273_24_fu_2683_p1 = $signed(shl_ln1273_83_fu_2676_p3);

assign sext_ln1273_25_fu_2694_p1 = $signed(shl_ln1273_84_fu_2687_p3);

assign sext_ln1273_26_fu_2721_p1 = $signed(shl_ln1273_85_fu_2714_p3);

assign sext_ln1273_27_fu_2777_p1 = $signed(trunc_ln818_129_fu_2768_p4);

assign sext_ln1273_28_fu_2788_p1 = $signed(shl_ln1273_87_fu_2781_p3);

assign sext_ln1273_29_fu_2799_p1 = $signed(shl_ln1273_88_fu_2792_p3);

assign sext_ln1273_2_fu_2320_p1 = $signed(shl_ln1273_63_fu_2312_p3);

assign sext_ln1273_3_fu_2352_p1 = $signed(shl_ln1273_64_fu_2344_p3);

assign sext_ln1273_4_fu_2372_p1 = a_V_1_reg_3039;

assign sext_ln1273_5_fu_2382_p1 = $signed(shl_ln1273_66_fu_2375_p3);

assign sext_ln1273_6_fu_1999_p1 = $signed(shl_ln1273_67_fu_1991_p3);

assign sext_ln1273_7_fu_2023_p0 = void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4;

assign sext_ln1273_7_fu_2023_p1 = sext_ln1273_7_fu_2023_p0;

assign sext_ln1273_8_fu_2047_p1 = $signed(shl_ln1273_69_fu_2039_p3);

assign sext_ln1273_9_fu_2059_p1 = $signed(shl_ln1273_70_fu_2051_p3);

assign sext_ln1273_fu_2272_p0 = void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_6;

assign sext_ln1273_fu_2272_p1 = sext_ln1273_fu_2272_p0;

assign sext_ln70_1_fu_2593_p1 = $signed(trunc_ln818_119_reg_3101);

assign sext_ln70_2_fu_2669_p1 = $signed(trunc_ln818_123_fu_2660_p4);

assign sext_ln70_fu_2510_p1 = $signed(trunc_ln818_115_reg_3096);

assign sext_ln813_34_fu_2896_p1 = $signed(add_ln813_136_fu_2890_p2);

assign sext_ln813_35_fu_2963_p1 = $signed(add_ln813_148_fu_2957_p2);

assign sext_ln813_36_fu_2973_p1 = $signed(add_ln813_149_fu_2967_p2);

assign sext_ln813_fu_2828_p1 = $signed(trunc_ln818_131_fu_2819_p4);

assign sext_ln818_1_fu_2019_p1 = $signed(trunc_ln818_106_fu_2009_p4);

assign sext_ln818_2_fu_2079_p1 = $signed(trunc_ln818_110_fu_2069_p4);

assign sext_ln818_3_fu_2741_p1 = $signed(trunc_ln818_127_fu_2731_p4);

assign sext_ln818_fu_2340_p1 = $signed(trunc_ln818_s_fu_2330_p4);

assign shl_ln1273_63_fu_2312_p1 = void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_6;

assign shl_ln1273_63_fu_2312_p3 = {{shl_ln1273_63_fu_2312_p1}, {1'd0}};

assign shl_ln1273_64_fu_2344_p1 = void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_6;

assign shl_ln1273_64_fu_2344_p3 = {{shl_ln1273_64_fu_2344_p1}, {4'd0}};

assign shl_ln1273_65_fu_1967_p1 = void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_5;

assign shl_ln1273_65_fu_1967_p3 = {{shl_ln1273_65_fu_1967_p1}, {5'd0}};

assign shl_ln1273_66_fu_2375_p3 = {{a_V_1_reg_3039}, {4'd0}};

assign shl_ln1273_67_fu_1991_p1 = void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_5;

assign shl_ln1273_67_fu_1991_p3 = {{shl_ln1273_67_fu_1991_p1}, {3'd0}};

assign shl_ln1273_68_fu_2418_p3 = {{a_V_2_reg_3046}, {5'd0}};

assign shl_ln1273_69_fu_2039_p1 = void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4;

assign shl_ln1273_69_fu_2039_p3 = {{shl_ln1273_69_fu_2039_p1}, {3'd0}};

assign shl_ln1273_70_fu_2051_p1 = void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4;

assign shl_ln1273_70_fu_2051_p3 = {{shl_ln1273_70_fu_2051_p1}, {1'd0}};

assign shl_ln1273_71_fu_2444_p3 = {{a_V_3_reg_3051}, {5'd0}};

assign shl_ln1273_72_fu_2467_p3 = {{a_V_3_reg_3051}, {4'd0}};

assign shl_ln1273_73_fu_2097_p1 = void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3;

assign shl_ln1273_73_fu_2097_p3 = {{shl_ln1273_73_fu_2097_p1}, {2'd0}};

assign shl_ln1273_74_fu_2516_p3 = {{a_V_4_reg_3058}, {5'd0}};

assign shl_ln1273_75_fu_2539_p3 = {{a_V_4_reg_3058}, {4'd0}};

assign shl_ln1273_76_fu_2550_p3 = {{a_V_4_reg_3058}, {1'd0}};

assign shl_ln1273_77_fu_2129_p1 = void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2;

assign shl_ln1273_77_fu_2129_p3 = {{shl_ln1273_77_fu_2129_p1}, {2'd0}};

assign shl_ln1273_78_fu_2596_p3 = {{a_V_5_reg_3066}, {5'd0}};

assign shl_ln1273_79_fu_2157_p3 = {{void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1}, {1'd0}};

assign shl_ln1273_80_fu_2622_p3 = {{a_V_5_reg_3066}, {4'd0}};

assign shl_ln1273_81_fu_2633_p3 = {{a_V_5_reg_3066}, {2'd0}};

assign shl_ln1273_82_fu_2190_p1 = void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data;

assign shl_ln1273_82_fu_2190_p3 = {{shl_ln1273_82_fu_2190_p1}, {5'd0}};

assign shl_ln1273_83_fu_2676_p3 = {{a_V_6_reg_3074}, {4'd0}};

assign shl_ln1273_84_fu_2687_p3 = {{a_V_6_reg_3074}, {1'd0}};

assign shl_ln1273_85_fu_2714_p3 = {{a_V_6_reg_3074}, {3'd0}};

assign shl_ln1273_86_fu_2745_p3 = {{a_V_7_reg_3030}, {5'd0}};

assign shl_ln1273_87_fu_2781_p3 = {{a_V_7_reg_3030}, {4'd0}};

assign shl_ln1273_88_fu_2792_p3 = {{a_V_7_reg_3030}, {1'd0}};

assign shl_ln1273_s_fu_2300_p1 = void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_6;

assign shl_ln1273_s_fu_2300_p3 = {{shl_ln1273_s_fu_2300_p1}, {3'd0}};

assign shl_ln_fu_2276_p1 = void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_6;

assign shl_ln_fu_2276_p3 = {{shl_ln_fu_2276_p1}, {5'd0}};

assign start_out = real_start;

assign trunc_ln818_103_fu_2362_p4 = {{r_V_170_fu_2356_p2[20:5]}};

assign trunc_ln818_104_fu_1981_p4 = {{r_V_171_fu_1975_p2[20:5]}};

assign trunc_ln818_105_fu_2392_p4 = {{r_V_172_fu_2386_p2[20:5]}};

assign trunc_ln818_106_fu_2009_p4 = {{r_V_173_fu_2003_p2[19:5]}};

assign trunc_ln818_107_fu_2408_p4 = {{r_V_174_fu_2402_p2[20:5]}};

assign trunc_ln818_108_fu_2431_p4 = {{r_V_175_fu_2425_p2[20:5]}};

assign trunc_ln818_110_fu_2069_p4 = {{r_V_177_fu_2063_p2[19:5]}};

assign trunc_ln818_112_fu_2457_p4 = {{r_V_179_fu_2451_p2[20:5]}};

assign trunc_ln818_113_fu_2484_p4 = {{r_V_180_fu_2478_p2[20:5]}};

assign trunc_ln818_114_fu_2500_p4 = {{r_V_181_fu_2494_p2[20:5]}};

assign trunc_ln818_116_fu_2529_p4 = {{r_V_183_fu_2523_p2[20:5]}};

assign trunc_ln818_117_fu_2567_p4 = {{r_V_184_fu_2561_p2[20:5]}};

assign trunc_ln818_118_fu_2583_p4 = {{r_V_185_fu_2577_p2[20:5]}};

assign trunc_ln818_120_fu_2609_p4 = {{r_V_187_fu_2603_p2[20:5]}};

assign trunc_ln818_122_fu_2650_p4 = {{r_V_189_fu_2644_p2[20:5]}};

assign trunc_ln818_123_fu_2660_p4 = {{a_V_5_reg_3066[15:3]}};

assign trunc_ln818_124_fu_2204_p4 = {{r_V_190_fu_2198_p2[20:5]}};

assign trunc_ln818_125_fu_2704_p4 = {{r_V_191_fu_2698_p2[20:5]}};

assign trunc_ln818_127_fu_2731_p4 = {{r_V_192_fu_2725_p2[19:5]}};

assign trunc_ln818_128_fu_2758_p4 = {{r_V_193_fu_2752_p2[20:5]}};

assign trunc_ln818_129_fu_2768_p4 = {{a_V_7_reg_3030[15:3]}};

assign trunc_ln818_130_fu_2809_p4 = {{r_V_194_fu_2803_p2[20:5]}};

assign trunc_ln818_131_fu_2819_p4 = {{a_V_7_reg_3030[15:2]}};

assign trunc_ln818_s_fu_2330_p4 = {{r_V_169_fu_2324_p2[19:5]}};

assign trunc_ln_fu_2290_p4 = {{r_V_fu_2284_p2[20:5]}};

endmodule //alveo_hls4ml_conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s
