LIBRARY IEEE;
USE  IEEE.STD_LOGIC_1164.all;

ENTITY setpoint is
	PORT(
	set :out STD_LOGIC_VECTOR(7 downTo 0)
	);
end setpoint;

ARCHITECTURE sol of setpoint is

BEGIN
	set <= 128;
END sol;