/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [12:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  reg [3:0] celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  reg [15:0] celloutsig_1_13z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  reg [8:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[61] | in_data[21]);
  assign celloutsig_0_7z = ~(celloutsig_0_6z | celloutsig_0_4z[0]);
  assign celloutsig_0_13z = ~(in_data[1] | celloutsig_0_1z);
  assign celloutsig_1_1z = ~(celloutsig_1_0z | in_data[186]);
  assign celloutsig_1_6z = ~(celloutsig_1_2z | celloutsig_1_0z);
  assign celloutsig_1_8z = ~(celloutsig_1_3z | celloutsig_1_2z);
  assign celloutsig_0_11z = celloutsig_0_4z[1] ^ celloutsig_0_4z[2];
  assign celloutsig_1_4z = celloutsig_1_1z ^ celloutsig_1_0z;
  assign celloutsig_1_11z = celloutsig_1_0z ^ celloutsig_1_4z;
  assign celloutsig_0_1z = ~(in_data[68] ^ celloutsig_0_0z);
  assign celloutsig_0_17z = ~(celloutsig_0_13z ^ celloutsig_0_4z[2]);
  assign celloutsig_1_5z = { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z } / { 1'h1, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_6z = ! { celloutsig_0_2z[3:2], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_1_2z = ! in_data[187:178];
  assign celloutsig_0_3z = { in_data[73:60], celloutsig_0_0z } < { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_9z = { celloutsig_0_2z[7:3], celloutsig_0_7z } < { celloutsig_0_2z[11:7], celloutsig_0_7z };
  assign celloutsig_0_10z = { celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_9z } < in_data[60:56];
  assign celloutsig_1_0z = in_data[167:165] < in_data[173:171];
  assign celloutsig_1_9z = { in_data[148:115], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_8z } < { celloutsig_1_7z[3], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_12z = { in_data[146:110], celloutsig_1_9z, celloutsig_1_8z } < { in_data[135:125], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_10z };
  assign celloutsig_1_18z = celloutsig_1_13z[7:2] % { 1'h1, celloutsig_1_7z[3:0], celloutsig_1_1z };
  assign celloutsig_0_18z = { in_data[70:65], celloutsig_0_15z } !== { celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_11z };
  assign celloutsig_1_19z = ^ { celloutsig_1_13z[15:8], celloutsig_1_12z };
  assign celloutsig_0_15z = ^ { celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_2z = { in_data[73:62], celloutsig_0_0z } ~^ in_data[78:66];
  assign celloutsig_1_10z = { in_data[158:155], celloutsig_1_2z } ~^ { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_1z };
  always_latch
    if (clkin_data[32]) celloutsig_0_4z = 4'h0;
    else if (celloutsig_1_19z) celloutsig_0_4z = celloutsig_0_2z[3:0];
  always_latch
    if (clkin_data[64]) celloutsig_1_7z = 9'h000;
    else if (clkin_data[0]) celloutsig_1_7z = { in_data[132:129], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_6z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_13z = 16'h0000;
    else if (clkin_data[0]) celloutsig_1_13z = { celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_1_3z = ~((in_data[159] & celloutsig_1_0z) | (celloutsig_1_1z & celloutsig_1_0z));
  assign { out_data[133:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z, celloutsig_0_18z };
endmodule
