# Verilog
*.vcd
*.vpd
*.fdb_latexmk
*.fdb
*.fls
*.synopsys
*.xilinx
# VSCode
.vscode/
.history/
*.code-workspace
TP1_ALU.sim/sim_1/impl/timing/xsim/simulate.log
