---
title: "VHDL"
---
Last edited time: April 8, 2025 2:52 PM

# Contact

**Email:** `yann.douze@sorbonne-universite.fr`

[](https://moodle.epita.fr/course/view.php?id=3989)

[Impression_2025_EPITA](https://dropsu.sorbonne-universite.fr/s/RWw4PoLZ3ttdmR8)

# Classes

[Introduction](VHDL/Introduction.md)

[Fundamentals of the language](VHDL/Fundamentals%20of%20the%20language.md)

[Process](VHDL/Process.md)

[Synchronous / Asynchronous process](VHDL/Synchronous%20Asynchronous%20process.md)

[Common entities](VHDL/Common%20entities.md)

[Types](VHDL/Types.md)

[questions.pdf](VHDL/questions.pdf)

# Definitions

**combinatoire**: toutes les sorties sont defnies dans tout les cas

**sequentiel**: elles dependent de l’output precedent = pas combinatoire

**synchrone**: de la forme if reset = 1 then … else if raising_edge(clock) then … end if

**asynchrone**: pas synchrone
