<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: USART Registers</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__usart__registers.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">USART Registers<div class="ingroups"><a class="el" href="group__STM32F3xx__defines.html">STM32F3xx Defines</a> &raquo; <a class="el" href="group__usart__defines.html">USART Defines</a></div></div></div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for USART Registers:</div>
<div class="dyncontent">
<div class="center"><img src="group__usart__registers.png" border="0" usemap="#agroup____usart____registers" alt=""/></div>
<map name="agroup____usart____registers" id="agroup____usart____registers">
<area shape="rect" href="group__usart__defines.html" title="Defined Constants and Types for the STM32F3xx USART" alt="" coords="5,5,124,31"/>
<area shape="rect" title=" " alt="" coords="172,5,303,31"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga5b9b0782cd5ada75a6ef5c7fe27af74b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#ga5b9b0782cd5ada75a6ef5c7fe27af74b">USART_CR1</a>(usart_base)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((usart_base) + 0x00)</td></tr>
<tr class="memdesc:ga5b9b0782cd5ada75a6ef5c7fe27af74b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register 1 (USARTx_CR1)  <a href="group__usart__registers.html#ga5b9b0782cd5ada75a6ef5c7fe27af74b">More...</a><br /></td></tr>
<tr class="separator:ga5b9b0782cd5ada75a6ef5c7fe27af74b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0889f12c0e570ac578c26f7ca7f300e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#gaa0889f12c0e570ac578c26f7ca7f300e">USART1_CR1</a>&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#ga5b9b0782cd5ada75a6ef5c7fe27af74b">USART_CR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>)</td></tr>
<tr class="separator:gaa0889f12c0e570ac578c26f7ca7f300e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga685289c8590aa5257387ed4ba6460097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#ga685289c8590aa5257387ed4ba6460097">USART2_CR1</a>&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#ga5b9b0782cd5ada75a6ef5c7fe27af74b">USART_CR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a>)</td></tr>
<tr class="separator:ga685289c8590aa5257387ed4ba6460097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0cb9ab2eae74428d7316a0a8e46d18e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#gae0cb9ab2eae74428d7316a0a8e46d18e">USART3_CR1</a>&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#ga5b9b0782cd5ada75a6ef5c7fe27af74b">USART_CR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#abe0d6539ac0026d598274ee7f45b0251">USART3_BASE</a>)</td></tr>
<tr class="separator:gae0cb9ab2eae74428d7316a0a8e46d18e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83a6b73648eac5f34358a99513ac8a70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#ga83a6b73648eac5f34358a99513ac8a70">USART_CR2</a>(usart_base)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((usart_base) + 0x04)</td></tr>
<tr class="memdesc:ga83a6b73648eac5f34358a99513ac8a70"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register 2 (USARTx_CR2)  <a href="group__usart__registers.html#ga83a6b73648eac5f34358a99513ac8a70">More...</a><br /></td></tr>
<tr class="separator:ga83a6b73648eac5f34358a99513ac8a70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga621c8b25b011fdcf56e4a782d8732dd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#ga621c8b25b011fdcf56e4a782d8732dd6">USART1_CR2</a>&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#ga83a6b73648eac5f34358a99513ac8a70">USART_CR2</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>)</td></tr>
<tr class="separator:ga621c8b25b011fdcf56e4a782d8732dd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d6781c315665d9b368652940a13231d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#ga7d6781c315665d9b368652940a13231d">USART2_CR2</a>&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#ga83a6b73648eac5f34358a99513ac8a70">USART_CR2</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a>)</td></tr>
<tr class="separator:ga7d6781c315665d9b368652940a13231d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga275dfb14851963a5602e84dbbbbb089d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#ga275dfb14851963a5602e84dbbbbb089d">USART3_CR2</a>&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#ga83a6b73648eac5f34358a99513ac8a70">USART_CR2</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#abe0d6539ac0026d598274ee7f45b0251">USART3_BASE</a>)</td></tr>
<tr class="separator:ga275dfb14851963a5602e84dbbbbb089d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga300bacc7d0e2fa7623102b5587187c2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#ga300bacc7d0e2fa7623102b5587187c2c">USART_CR3</a>(usart_base)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((usart_base) + 0x08)</td></tr>
<tr class="memdesc:ga300bacc7d0e2fa7623102b5587187c2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register 3 (USARTx_CR3)  <a href="group__usart__registers.html#ga300bacc7d0e2fa7623102b5587187c2c">More...</a><br /></td></tr>
<tr class="separator:ga300bacc7d0e2fa7623102b5587187c2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dc65fcef52616580bbad9b1b71ff808"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#ga1dc65fcef52616580bbad9b1b71ff808">USART1_CR3</a>&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#ga300bacc7d0e2fa7623102b5587187c2c">USART_CR3</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>)</td></tr>
<tr class="separator:ga1dc65fcef52616580bbad9b1b71ff808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabef4bda64f9f994e6b7a58c765dbebfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#gabef4bda64f9f994e6b7a58c765dbebfa">USART2_CR3</a>&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#ga300bacc7d0e2fa7623102b5587187c2c">USART_CR3</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a>)</td></tr>
<tr class="separator:gabef4bda64f9f994e6b7a58c765dbebfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac66b2df14609068e0d3e69a52bb4f828"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#gac66b2df14609068e0d3e69a52bb4f828">USART3_CR3</a>&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#ga300bacc7d0e2fa7623102b5587187c2c">USART_CR3</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#abe0d6539ac0026d598274ee7f45b0251">USART3_BASE</a>)</td></tr>
<tr class="separator:gac66b2df14609068e0d3e69a52bb4f828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga731b110dac1a617cbdc0d251ec91401b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#ga731b110dac1a617cbdc0d251ec91401b">USART_BRR</a>(usart_base)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((usart_base) + 0x0C)</td></tr>
<tr class="memdesc:ga731b110dac1a617cbdc0d251ec91401b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Baud rate register (USARTx_BRR)  <a href="group__usart__registers.html#ga731b110dac1a617cbdc0d251ec91401b">More...</a><br /></td></tr>
<tr class="separator:ga731b110dac1a617cbdc0d251ec91401b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacb1e95db24ea6e6abdd0ca2737f4242"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#gaacb1e95db24ea6e6abdd0ca2737f4242">USART1_BRR</a>&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#ga731b110dac1a617cbdc0d251ec91401b">USART_BRR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>)</td></tr>
<tr class="separator:gaacb1e95db24ea6e6abdd0ca2737f4242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5530ccff0818ee6c53e71f013f28b46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#gae5530ccff0818ee6c53e71f013f28b46">USART2_BRR</a>&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#ga731b110dac1a617cbdc0d251ec91401b">USART_BRR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a>)</td></tr>
<tr class="separator:gae5530ccff0818ee6c53e71f013f28b46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb9599d83739dfb1a5f7593c1c6aa85c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#gafb9599d83739dfb1a5f7593c1c6aa85c">USART3_BRR</a>&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#ga731b110dac1a617cbdc0d251ec91401b">USART_BRR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#abe0d6539ac0026d598274ee7f45b0251">USART3_BASE</a>)</td></tr>
<tr class="separator:gafb9599d83739dfb1a5f7593c1c6aa85c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd51d7c3c301c9498a9f7de4d870013a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#gabd51d7c3c301c9498a9f7de4d870013a">USART_GTPR</a>(usart_base)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((usart_base) + 0x10)</td></tr>
<tr class="memdesc:gabd51d7c3c301c9498a9f7de4d870013a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Guard time and prescaler register (USARTx_GTPR)  <a href="group__usart__registers.html#gabd51d7c3c301c9498a9f7de4d870013a">More...</a><br /></td></tr>
<tr class="separator:gabd51d7c3c301c9498a9f7de4d870013a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dccc3dd4a4551ce2708f780f8d00f22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#ga7dccc3dd4a4551ce2708f780f8d00f22">USART1_GTPR</a>&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#gabd51d7c3c301c9498a9f7de4d870013a">USART_GTPR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>)</td></tr>
<tr class="separator:ga7dccc3dd4a4551ce2708f780f8d00f22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4e1d92a5a9e282e24c934c5ca142f48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#gab4e1d92a5a9e282e24c934c5ca142f48">USART2_GTPR</a>&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#gabd51d7c3c301c9498a9f7de4d870013a">USART_GTPR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a>)</td></tr>
<tr class="separator:gab4e1d92a5a9e282e24c934c5ca142f48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0041bd73a6914c07474c581f286199cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#ga0041bd73a6914c07474c581f286199cd">USART3_GTPR</a>&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#gabd51d7c3c301c9498a9f7de4d870013a">USART_GTPR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#abe0d6539ac0026d598274ee7f45b0251">USART3_BASE</a>)</td></tr>
<tr class="separator:ga0041bd73a6914c07474c581f286199cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63dba75e7db0b6b5783fe678403e9e5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#ga63dba75e7db0b6b5783fe678403e9e5e">USART_RTOR</a>(usart_base)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((usart_base) + 0x14)</td></tr>
<tr class="memdesc:ga63dba75e7db0b6b5783fe678403e9e5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver timeout register (USART_RTOR)  <a href="group__usart__registers.html#ga63dba75e7db0b6b5783fe678403e9e5e">More...</a><br /></td></tr>
<tr class="separator:ga63dba75e7db0b6b5783fe678403e9e5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81e450fcfeb44ed73e16d47acd84779d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#ga81e450fcfeb44ed73e16d47acd84779d">USART1_RTOR</a>&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#ga63dba75e7db0b6b5783fe678403e9e5e">USART_RTOR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>)</td></tr>
<tr class="separator:ga81e450fcfeb44ed73e16d47acd84779d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6840cb26974a2cf4ab211165ff431d64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#ga6840cb26974a2cf4ab211165ff431d64">USART2_RTOR</a>&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#ga63dba75e7db0b6b5783fe678403e9e5e">USART_RTOR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a>)</td></tr>
<tr class="separator:ga6840cb26974a2cf4ab211165ff431d64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5400e0e9065692fb9cb340f5a97437fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#ga5400e0e9065692fb9cb340f5a97437fc">USART3_RTOR</a>&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#ga63dba75e7db0b6b5783fe678403e9e5e">USART_RTOR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#abe0d6539ac0026d598274ee7f45b0251">USART3_BASE</a>)</td></tr>
<tr class="separator:ga5400e0e9065692fb9cb340f5a97437fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c40fd131ba66f7696f22f927fbe31a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#ga9c40fd131ba66f7696f22f927fbe31a4">USART_RQR</a>(usart_base)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((usart_base) + 0x18)</td></tr>
<tr class="memdesc:ga9c40fd131ba66f7696f22f927fbe31a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Request register (USART_RQR)  <a href="group__usart__registers.html#ga9c40fd131ba66f7696f22f927fbe31a4">More...</a><br /></td></tr>
<tr class="separator:ga9c40fd131ba66f7696f22f927fbe31a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64216ae34a514211b8a5e960d78c68ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#ga64216ae34a514211b8a5e960d78c68ee">USART1_RQR</a>&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#ga9c40fd131ba66f7696f22f927fbe31a4">USART_RQR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>)</td></tr>
<tr class="separator:ga64216ae34a514211b8a5e960d78c68ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b2a490f110fd07aa44bed1819331a1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#ga2b2a490f110fd07aa44bed1819331a1e">USART2_RQR</a>&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#ga9c40fd131ba66f7696f22f927fbe31a4">USART_RQR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a>)</td></tr>
<tr class="separator:ga2b2a490f110fd07aa44bed1819331a1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae83ecb1e51ab102b5efe33417301dae8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#gae83ecb1e51ab102b5efe33417301dae8">USART3_RQR</a>&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#ga9c40fd131ba66f7696f22f927fbe31a4">USART_RQR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#abe0d6539ac0026d598274ee7f45b0251">USART3_BASE</a>)</td></tr>
<tr class="separator:gae83ecb1e51ab102b5efe33417301dae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e472dcd41d9ce7a18268c8bd47339d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#ga7e472dcd41d9ce7a18268c8bd47339d2">USART_ISR</a>(usart_base)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((usart_base) + 0x1C)</td></tr>
<tr class="memdesc:ga7e472dcd41d9ce7a18268c8bd47339d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt &amp; status register (USART_ISR)  <a href="group__usart__registers.html#ga7e472dcd41d9ce7a18268c8bd47339d2">More...</a><br /></td></tr>
<tr class="separator:ga7e472dcd41d9ce7a18268c8bd47339d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1da164b27281ae2e297676a6e4f524c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#gad1da164b27281ae2e297676a6e4f524c">USART1_ISR</a>&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#ga7e472dcd41d9ce7a18268c8bd47339d2">USART_ISR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>)</td></tr>
<tr class="separator:gad1da164b27281ae2e297676a6e4f524c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98951b379f5d65a28fdd4699040e13b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#ga98951b379f5d65a28fdd4699040e13b1">USART2_ISR</a>&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#ga7e472dcd41d9ce7a18268c8bd47339d2">USART_ISR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a>)</td></tr>
<tr class="separator:ga98951b379f5d65a28fdd4699040e13b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa80ec185be032e3caa7348bd5e09a812"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#gaa80ec185be032e3caa7348bd5e09a812">USART3_ISR</a>&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#ga7e472dcd41d9ce7a18268c8bd47339d2">USART_ISR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#abe0d6539ac0026d598274ee7f45b0251">USART3_BASE</a>)</td></tr>
<tr class="separator:gaa80ec185be032e3caa7348bd5e09a812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb4514addbfa1b4acc7bbc76d9660385"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#gaeb4514addbfa1b4acc7bbc76d9660385">USART_ICR</a>(usart_base)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((usart_base) + 0x20)</td></tr>
<tr class="memdesc:gaeb4514addbfa1b4acc7bbc76d9660385"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt flag clear register (USART_ICR)  <a href="group__usart__registers.html#gaeb4514addbfa1b4acc7bbc76d9660385">More...</a><br /></td></tr>
<tr class="separator:gaeb4514addbfa1b4acc7bbc76d9660385"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac44ff7ae82beccebf74b774d77541a46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#gac44ff7ae82beccebf74b774d77541a46">USART1_ICR</a>&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#gaeb4514addbfa1b4acc7bbc76d9660385">USART_ICR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>)</td></tr>
<tr class="separator:gac44ff7ae82beccebf74b774d77541a46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeb65afd46afaa06c2813f46085928a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#gafeb65afd46afaa06c2813f46085928a5">USART2_ICR</a>&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#gaeb4514addbfa1b4acc7bbc76d9660385">USART_ICR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a>)</td></tr>
<tr class="separator:gafeb65afd46afaa06c2813f46085928a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44071360d76aaee311d7ad30e4e6a23b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#ga44071360d76aaee311d7ad30e4e6a23b">USART3_ICR</a>&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#gaeb4514addbfa1b4acc7bbc76d9660385">USART_ICR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#abe0d6539ac0026d598274ee7f45b0251">USART3_BASE</a>)</td></tr>
<tr class="separator:ga44071360d76aaee311d7ad30e4e6a23b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d123a63c4993a721cbf86e38090c866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#ga7d123a63c4993a721cbf86e38090c866">USART_RDR</a>(usart_base)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((usart_base) + 0x24)</td></tr>
<tr class="memdesc:ga7d123a63c4993a721cbf86e38090c866"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive data register (USART_RDR)  <a href="group__usart__registers.html#ga7d123a63c4993a721cbf86e38090c866">More...</a><br /></td></tr>
<tr class="separator:ga7d123a63c4993a721cbf86e38090c866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9f60dec2db1d294153fbeb61a5bf43b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#gac9f60dec2db1d294153fbeb61a5bf43b">USART1_RDR</a>&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#ga7d123a63c4993a721cbf86e38090c866">USART_RDR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>)</td></tr>
<tr class="separator:gac9f60dec2db1d294153fbeb61a5bf43b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa724d133c154c90971a891340439fd36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#gaa724d133c154c90971a891340439fd36">USART2_RDR</a>&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#ga7d123a63c4993a721cbf86e38090c866">USART_RDR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a>)</td></tr>
<tr class="separator:gaa724d133c154c90971a891340439fd36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa01aa8e75ceb894b5de06dfd2572e092"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#gaa01aa8e75ceb894b5de06dfd2572e092">USART3_RDR</a>&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#ga7d123a63c4993a721cbf86e38090c866">USART_RDR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#abe0d6539ac0026d598274ee7f45b0251">USART3_BASE</a>)</td></tr>
<tr class="separator:gaa01aa8e75ceb894b5de06dfd2572e092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5def5b8ad0056ebbc9c1788004d20651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#ga5def5b8ad0056ebbc9c1788004d20651">USART_TDR</a>(usart_base)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((usart_base) + 0x28)</td></tr>
<tr class="memdesc:ga5def5b8ad0056ebbc9c1788004d20651"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit data register (USART_TDR)  <a href="group__usart__registers.html#ga5def5b8ad0056ebbc9c1788004d20651">More...</a><br /></td></tr>
<tr class="separator:ga5def5b8ad0056ebbc9c1788004d20651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f5f2ef10b81c5354d293af82df8cece"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#ga0f5f2ef10b81c5354d293af82df8cece">USART1_TDR</a>&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#ga5def5b8ad0056ebbc9c1788004d20651">USART_TDR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>)</td></tr>
<tr class="separator:ga0f5f2ef10b81c5354d293af82df8cece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ecb1d4ba93e802b251486da79e3542a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#ga2ecb1d4ba93e802b251486da79e3542a">USART2_TDR</a>&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#ga5def5b8ad0056ebbc9c1788004d20651">USART_TDR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a>)</td></tr>
<tr class="separator:ga2ecb1d4ba93e802b251486da79e3542a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd4ea3782256e5575dc028c7a8cda798"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#gacd4ea3782256e5575dc028c7a8cda798">USART3_TDR</a>&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#ga5def5b8ad0056ebbc9c1788004d20651">USART_TDR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#abe0d6539ac0026d598274ee7f45b0251">USART3_BASE</a>)</td></tr>
<tr class="separator:gacd4ea3782256e5575dc028c7a8cda798"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gaacb1e95db24ea6e6abdd0ca2737f4242" name="gaacb1e95db24ea6e6abdd0ca2737f4242"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacb1e95db24ea6e6abdd0ca2737f4242">&#9670;&nbsp;</a></span>USART1_BRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART1_BRR&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#ga731b110dac1a617cbdc0d251ec91401b">USART_BRR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="usart__common__v2_8h_source.html#l00079">79</a> of file <a class="el" href="usart__common__v2_8h_source.html">usart_common_v2.h</a>.</p>

</div>
</div>
<a id="gaa0889f12c0e570ac578c26f7ca7f300e" name="gaa0889f12c0e570ac578c26f7ca7f300e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0889f12c0e570ac578c26f7ca7f300e">&#9670;&nbsp;</a></span>USART1_CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART1_CR1&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#ga5b9b0782cd5ada75a6ef5c7fe27af74b">USART_CR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="usart__common__v2_8h_source.html#l00034">34</a> of file <a class="el" href="usart__common__v2_8h_source.html">usart_common_v2.h</a>.</p>

</div>
</div>
<a id="ga621c8b25b011fdcf56e4a782d8732dd6" name="ga621c8b25b011fdcf56e4a782d8732dd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga621c8b25b011fdcf56e4a782d8732dd6">&#9670;&nbsp;</a></span>USART1_CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART1_CR2&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#ga83a6b73648eac5f34358a99513ac8a70">USART_CR2</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="usart__common__v2_8h_source.html#l00049">49</a> of file <a class="el" href="usart__common__v2_8h_source.html">usart_common_v2.h</a>.</p>

</div>
</div>
<a id="ga1dc65fcef52616580bbad9b1b71ff808" name="ga1dc65fcef52616580bbad9b1b71ff808"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1dc65fcef52616580bbad9b1b71ff808">&#9670;&nbsp;</a></span>USART1_CR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART1_CR3&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#ga300bacc7d0e2fa7623102b5587187c2c">USART_CR3</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="usart__common__v2_8h_source.html#l00064">64</a> of file <a class="el" href="usart__common__v2_8h_source.html">usart_common_v2.h</a>.</p>

</div>
</div>
<a id="ga7dccc3dd4a4551ce2708f780f8d00f22" name="ga7dccc3dd4a4551ce2708f780f8d00f22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7dccc3dd4a4551ce2708f780f8d00f22">&#9670;&nbsp;</a></span>USART1_GTPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART1_GTPR&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#gabd51d7c3c301c9498a9f7de4d870013a">USART_GTPR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="usart__common__v2_8h_source.html#l00094">94</a> of file <a class="el" href="usart__common__v2_8h_source.html">usart_common_v2.h</a>.</p>

</div>
</div>
<a id="gac44ff7ae82beccebf74b774d77541a46" name="gac44ff7ae82beccebf74b774d77541a46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac44ff7ae82beccebf74b774d77541a46">&#9670;&nbsp;</a></span>USART1_ICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART1_ICR&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#gaeb4514addbfa1b4acc7bbc76d9660385">USART_ICR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="usart__common__v2_8h_source.html#l00154">154</a> of file <a class="el" href="usart__common__v2_8h_source.html">usart_common_v2.h</a>.</p>

</div>
</div>
<a id="gad1da164b27281ae2e297676a6e4f524c" name="gad1da164b27281ae2e297676a6e4f524c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1da164b27281ae2e297676a6e4f524c">&#9670;&nbsp;</a></span>USART1_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART1_ISR&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#ga7e472dcd41d9ce7a18268c8bd47339d2">USART_ISR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="usart__common__v2_8h_source.html#l00139">139</a> of file <a class="el" href="usart__common__v2_8h_source.html">usart_common_v2.h</a>.</p>

</div>
</div>
<a id="gac9f60dec2db1d294153fbeb61a5bf43b" name="gac9f60dec2db1d294153fbeb61a5bf43b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9f60dec2db1d294153fbeb61a5bf43b">&#9670;&nbsp;</a></span>USART1_RDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART1_RDR&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#ga7d123a63c4993a721cbf86e38090c866">USART_RDR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="usart__common__v2_8h_source.html#l00169">169</a> of file <a class="el" href="usart__common__v2_8h_source.html">usart_common_v2.h</a>.</p>

</div>
</div>
<a id="ga64216ae34a514211b8a5e960d78c68ee" name="ga64216ae34a514211b8a5e960d78c68ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64216ae34a514211b8a5e960d78c68ee">&#9670;&nbsp;</a></span>USART1_RQR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART1_RQR&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#ga9c40fd131ba66f7696f22f927fbe31a4">USART_RQR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="usart__common__v2_8h_source.html#l00124">124</a> of file <a class="el" href="usart__common__v2_8h_source.html">usart_common_v2.h</a>.</p>

</div>
</div>
<a id="ga81e450fcfeb44ed73e16d47acd84779d" name="ga81e450fcfeb44ed73e16d47acd84779d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81e450fcfeb44ed73e16d47acd84779d">&#9670;&nbsp;</a></span>USART1_RTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART1_RTOR&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#ga63dba75e7db0b6b5783fe678403e9e5e">USART_RTOR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="usart__common__v2_8h_source.html#l00109">109</a> of file <a class="el" href="usart__common__v2_8h_source.html">usart_common_v2.h</a>.</p>

</div>
</div>
<a id="ga0f5f2ef10b81c5354d293af82df8cece" name="ga0f5f2ef10b81c5354d293af82df8cece"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f5f2ef10b81c5354d293af82df8cece">&#9670;&nbsp;</a></span>USART1_TDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART1_TDR&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#ga5def5b8ad0056ebbc9c1788004d20651">USART_TDR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#a86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="usart__common__v2_8h_source.html#l00184">184</a> of file <a class="el" href="usart__common__v2_8h_source.html">usart_common_v2.h</a>.</p>

</div>
</div>
<a id="gae5530ccff0818ee6c53e71f013f28b46" name="gae5530ccff0818ee6c53e71f013f28b46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5530ccff0818ee6c53e71f013f28b46">&#9670;&nbsp;</a></span>USART2_BRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART2_BRR&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#ga731b110dac1a617cbdc0d251ec91401b">USART_BRR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="usart__common__v2_8h_source.html#l00080">80</a> of file <a class="el" href="usart__common__v2_8h_source.html">usart_common_v2.h</a>.</p>

</div>
</div>
<a id="ga685289c8590aa5257387ed4ba6460097" name="ga685289c8590aa5257387ed4ba6460097"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga685289c8590aa5257387ed4ba6460097">&#9670;&nbsp;</a></span>USART2_CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART2_CR1&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#ga5b9b0782cd5ada75a6ef5c7fe27af74b">USART_CR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="usart__common__v2_8h_source.html#l00035">35</a> of file <a class="el" href="usart__common__v2_8h_source.html">usart_common_v2.h</a>.</p>

</div>
</div>
<a id="ga7d6781c315665d9b368652940a13231d" name="ga7d6781c315665d9b368652940a13231d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d6781c315665d9b368652940a13231d">&#9670;&nbsp;</a></span>USART2_CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART2_CR2&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#ga83a6b73648eac5f34358a99513ac8a70">USART_CR2</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="usart__common__v2_8h_source.html#l00050">50</a> of file <a class="el" href="usart__common__v2_8h_source.html">usart_common_v2.h</a>.</p>

</div>
</div>
<a id="gabef4bda64f9f994e6b7a58c765dbebfa" name="gabef4bda64f9f994e6b7a58c765dbebfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabef4bda64f9f994e6b7a58c765dbebfa">&#9670;&nbsp;</a></span>USART2_CR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART2_CR3&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#ga300bacc7d0e2fa7623102b5587187c2c">USART_CR3</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="usart__common__v2_8h_source.html#l00065">65</a> of file <a class="el" href="usart__common__v2_8h_source.html">usart_common_v2.h</a>.</p>

</div>
</div>
<a id="gab4e1d92a5a9e282e24c934c5ca142f48" name="gab4e1d92a5a9e282e24c934c5ca142f48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4e1d92a5a9e282e24c934c5ca142f48">&#9670;&nbsp;</a></span>USART2_GTPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART2_GTPR&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#gabd51d7c3c301c9498a9f7de4d870013a">USART_GTPR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="usart__common__v2_8h_source.html#l00095">95</a> of file <a class="el" href="usart__common__v2_8h_source.html">usart_common_v2.h</a>.</p>

</div>
</div>
<a id="gafeb65afd46afaa06c2813f46085928a5" name="gafeb65afd46afaa06c2813f46085928a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafeb65afd46afaa06c2813f46085928a5">&#9670;&nbsp;</a></span>USART2_ICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART2_ICR&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#gaeb4514addbfa1b4acc7bbc76d9660385">USART_ICR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="usart__common__v2_8h_source.html#l00155">155</a> of file <a class="el" href="usart__common__v2_8h_source.html">usart_common_v2.h</a>.</p>

</div>
</div>
<a id="ga98951b379f5d65a28fdd4699040e13b1" name="ga98951b379f5d65a28fdd4699040e13b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98951b379f5d65a28fdd4699040e13b1">&#9670;&nbsp;</a></span>USART2_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART2_ISR&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#ga7e472dcd41d9ce7a18268c8bd47339d2">USART_ISR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="usart__common__v2_8h_source.html#l00140">140</a> of file <a class="el" href="usart__common__v2_8h_source.html">usart_common_v2.h</a>.</p>

</div>
</div>
<a id="gaa724d133c154c90971a891340439fd36" name="gaa724d133c154c90971a891340439fd36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa724d133c154c90971a891340439fd36">&#9670;&nbsp;</a></span>USART2_RDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART2_RDR&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#ga7d123a63c4993a721cbf86e38090c866">USART_RDR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="usart__common__v2_8h_source.html#l00170">170</a> of file <a class="el" href="usart__common__v2_8h_source.html">usart_common_v2.h</a>.</p>

</div>
</div>
<a id="ga2b2a490f110fd07aa44bed1819331a1e" name="ga2b2a490f110fd07aa44bed1819331a1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b2a490f110fd07aa44bed1819331a1e">&#9670;&nbsp;</a></span>USART2_RQR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART2_RQR&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#ga9c40fd131ba66f7696f22f927fbe31a4">USART_RQR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="usart__common__v2_8h_source.html#l00125">125</a> of file <a class="el" href="usart__common__v2_8h_source.html">usart_common_v2.h</a>.</p>

</div>
</div>
<a id="ga6840cb26974a2cf4ab211165ff431d64" name="ga6840cb26974a2cf4ab211165ff431d64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6840cb26974a2cf4ab211165ff431d64">&#9670;&nbsp;</a></span>USART2_RTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART2_RTOR&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#ga63dba75e7db0b6b5783fe678403e9e5e">USART_RTOR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="usart__common__v2_8h_source.html#l00110">110</a> of file <a class="el" href="usart__common__v2_8h_source.html">usart_common_v2.h</a>.</p>

</div>
</div>
<a id="ga2ecb1d4ba93e802b251486da79e3542a" name="ga2ecb1d4ba93e802b251486da79e3542a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ecb1d4ba93e802b251486da79e3542a">&#9670;&nbsp;</a></span>USART2_TDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART2_TDR&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#ga5def5b8ad0056ebbc9c1788004d20651">USART_TDR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#ade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="usart__common__v2_8h_source.html#l00185">185</a> of file <a class="el" href="usart__common__v2_8h_source.html">usart_common_v2.h</a>.</p>

</div>
</div>
<a id="gafb9599d83739dfb1a5f7593c1c6aa85c" name="gafb9599d83739dfb1a5f7593c1c6aa85c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb9599d83739dfb1a5f7593c1c6aa85c">&#9670;&nbsp;</a></span>USART3_BRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART3_BRR&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#ga731b110dac1a617cbdc0d251ec91401b">USART_BRR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#abe0d6539ac0026d598274ee7f45b0251">USART3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="usart__common__v2_8h_source.html#l00081">81</a> of file <a class="el" href="usart__common__v2_8h_source.html">usart_common_v2.h</a>.</p>

</div>
</div>
<a id="gae0cb9ab2eae74428d7316a0a8e46d18e" name="gae0cb9ab2eae74428d7316a0a8e46d18e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0cb9ab2eae74428d7316a0a8e46d18e">&#9670;&nbsp;</a></span>USART3_CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART3_CR1&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#ga5b9b0782cd5ada75a6ef5c7fe27af74b">USART_CR1</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#abe0d6539ac0026d598274ee7f45b0251">USART3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="usart__common__v2_8h_source.html#l00036">36</a> of file <a class="el" href="usart__common__v2_8h_source.html">usart_common_v2.h</a>.</p>

</div>
</div>
<a id="ga275dfb14851963a5602e84dbbbbb089d" name="ga275dfb14851963a5602e84dbbbbb089d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga275dfb14851963a5602e84dbbbbb089d">&#9670;&nbsp;</a></span>USART3_CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART3_CR2&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#ga83a6b73648eac5f34358a99513ac8a70">USART_CR2</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#abe0d6539ac0026d598274ee7f45b0251">USART3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="usart__common__v2_8h_source.html#l00051">51</a> of file <a class="el" href="usart__common__v2_8h_source.html">usart_common_v2.h</a>.</p>

</div>
</div>
<a id="gac66b2df14609068e0d3e69a52bb4f828" name="gac66b2df14609068e0d3e69a52bb4f828"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac66b2df14609068e0d3e69a52bb4f828">&#9670;&nbsp;</a></span>USART3_CR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART3_CR3&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#ga300bacc7d0e2fa7623102b5587187c2c">USART_CR3</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#abe0d6539ac0026d598274ee7f45b0251">USART3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="usart__common__v2_8h_source.html#l00066">66</a> of file <a class="el" href="usart__common__v2_8h_source.html">usart_common_v2.h</a>.</p>

</div>
</div>
<a id="ga0041bd73a6914c07474c581f286199cd" name="ga0041bd73a6914c07474c581f286199cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0041bd73a6914c07474c581f286199cd">&#9670;&nbsp;</a></span>USART3_GTPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART3_GTPR&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#gabd51d7c3c301c9498a9f7de4d870013a">USART_GTPR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#abe0d6539ac0026d598274ee7f45b0251">USART3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="usart__common__v2_8h_source.html#l00096">96</a> of file <a class="el" href="usart__common__v2_8h_source.html">usart_common_v2.h</a>.</p>

</div>
</div>
<a id="ga44071360d76aaee311d7ad30e4e6a23b" name="ga44071360d76aaee311d7ad30e4e6a23b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44071360d76aaee311d7ad30e4e6a23b">&#9670;&nbsp;</a></span>USART3_ICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART3_ICR&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#gaeb4514addbfa1b4acc7bbc76d9660385">USART_ICR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#abe0d6539ac0026d598274ee7f45b0251">USART3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="usart__common__v2_8h_source.html#l00156">156</a> of file <a class="el" href="usart__common__v2_8h_source.html">usart_common_v2.h</a>.</p>

</div>
</div>
<a id="gaa80ec185be032e3caa7348bd5e09a812" name="gaa80ec185be032e3caa7348bd5e09a812"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa80ec185be032e3caa7348bd5e09a812">&#9670;&nbsp;</a></span>USART3_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART3_ISR&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#ga7e472dcd41d9ce7a18268c8bd47339d2">USART_ISR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#abe0d6539ac0026d598274ee7f45b0251">USART3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="usart__common__v2_8h_source.html#l00141">141</a> of file <a class="el" href="usart__common__v2_8h_source.html">usart_common_v2.h</a>.</p>

</div>
</div>
<a id="gaa01aa8e75ceb894b5de06dfd2572e092" name="gaa01aa8e75ceb894b5de06dfd2572e092"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa01aa8e75ceb894b5de06dfd2572e092">&#9670;&nbsp;</a></span>USART3_RDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART3_RDR&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#ga7d123a63c4993a721cbf86e38090c866">USART_RDR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#abe0d6539ac0026d598274ee7f45b0251">USART3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="usart__common__v2_8h_source.html#l00171">171</a> of file <a class="el" href="usart__common__v2_8h_source.html">usart_common_v2.h</a>.</p>

</div>
</div>
<a id="gae83ecb1e51ab102b5efe33417301dae8" name="gae83ecb1e51ab102b5efe33417301dae8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae83ecb1e51ab102b5efe33417301dae8">&#9670;&nbsp;</a></span>USART3_RQR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART3_RQR&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#ga9c40fd131ba66f7696f22f927fbe31a4">USART_RQR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#abe0d6539ac0026d598274ee7f45b0251">USART3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="usart__common__v2_8h_source.html#l00126">126</a> of file <a class="el" href="usart__common__v2_8h_source.html">usart_common_v2.h</a>.</p>

</div>
</div>
<a id="ga5400e0e9065692fb9cb340f5a97437fc" name="ga5400e0e9065692fb9cb340f5a97437fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5400e0e9065692fb9cb340f5a97437fc">&#9670;&nbsp;</a></span>USART3_RTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART3_RTOR&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#ga63dba75e7db0b6b5783fe678403e9e5e">USART_RTOR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#abe0d6539ac0026d598274ee7f45b0251">USART3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="usart__common__v2_8h_source.html#l00111">111</a> of file <a class="el" href="usart__common__v2_8h_source.html">usart_common_v2.h</a>.</p>

</div>
</div>
<a id="gacd4ea3782256e5575dc028c7a8cda798" name="gacd4ea3782256e5575dc028c7a8cda798"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd4ea3782256e5575dc028c7a8cda798">&#9670;&nbsp;</a></span>USART3_TDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART3_TDR&#160;&#160;&#160;<a class="el" href="group__usart__registers.html#ga5def5b8ad0056ebbc9c1788004d20651">USART_TDR</a>(<a class="el" href="stm32_2f3_2memorymap_8h.html#abe0d6539ac0026d598274ee7f45b0251">USART3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="usart__common__v2_8h_source.html#l00186">186</a> of file <a class="el" href="usart__common__v2_8h_source.html">usart_common_v2.h</a>.</p>

</div>
</div>
<a id="ga731b110dac1a617cbdc0d251ec91401b" name="ga731b110dac1a617cbdc0d251ec91401b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga731b110dac1a617cbdc0d251ec91401b">&#9670;&nbsp;</a></span>USART_BRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_BRR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">usart_base</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((usart_base) + 0x0C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Baud rate register (USARTx_BRR) </p>

<p class="definition">Definition at line <a class="el" href="usart__common__v2_8h_source.html#l00078">78</a> of file <a class="el" href="usart__common__v2_8h_source.html">usart_common_v2.h</a>.</p>

</div>
</div>
<a id="ga5b9b0782cd5ada75a6ef5c7fe27af74b" name="ga5b9b0782cd5ada75a6ef5c7fe27af74b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b9b0782cd5ada75a6ef5c7fe27af74b">&#9670;&nbsp;</a></span>USART_CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">usart_base</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((usart_base) + 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Control register 1 (USARTx_CR1) </p>

<p class="definition">Definition at line <a class="el" href="usart__common__v2_8h_source.html#l00033">33</a> of file <a class="el" href="usart__common__v2_8h_source.html">usart_common_v2.h</a>.</p>

</div>
</div>
<a id="ga83a6b73648eac5f34358a99513ac8a70" name="ga83a6b73648eac5f34358a99513ac8a70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83a6b73648eac5f34358a99513ac8a70">&#9670;&nbsp;</a></span>USART_CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">usart_base</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((usart_base) + 0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Control register 2 (USARTx_CR2) </p>

<p class="definition">Definition at line <a class="el" href="usart__common__v2_8h_source.html#l00048">48</a> of file <a class="el" href="usart__common__v2_8h_source.html">usart_common_v2.h</a>.</p>

</div>
</div>
<a id="ga300bacc7d0e2fa7623102b5587187c2c" name="ga300bacc7d0e2fa7623102b5587187c2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga300bacc7d0e2fa7623102b5587187c2c">&#9670;&nbsp;</a></span>USART_CR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR3</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">usart_base</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((usart_base) + 0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Control register 3 (USARTx_CR3) </p>

<p class="definition">Definition at line <a class="el" href="usart__common__v2_8h_source.html#l00063">63</a> of file <a class="el" href="usart__common__v2_8h_source.html">usart_common_v2.h</a>.</p>

</div>
</div>
<a id="gabd51d7c3c301c9498a9f7de4d870013a" name="gabd51d7c3c301c9498a9f7de4d870013a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd51d7c3c301c9498a9f7de4d870013a">&#9670;&nbsp;</a></span>USART_GTPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_GTPR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">usart_base</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((usart_base) + 0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Guard time and prescaler register (USARTx_GTPR) </p>

<p class="definition">Definition at line <a class="el" href="usart__common__v2_8h_source.html#l00093">93</a> of file <a class="el" href="usart__common__v2_8h_source.html">usart_common_v2.h</a>.</p>

</div>
</div>
<a id="gaeb4514addbfa1b4acc7bbc76d9660385" name="gaeb4514addbfa1b4acc7bbc76d9660385"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb4514addbfa1b4acc7bbc76d9660385">&#9670;&nbsp;</a></span>USART_ICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_ICR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">usart_base</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((usart_base) + 0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt flag clear register (USART_ICR) </p>

<p class="definition">Definition at line <a class="el" href="usart__common__v2_8h_source.html#l00153">153</a> of file <a class="el" href="usart__common__v2_8h_source.html">usart_common_v2.h</a>.</p>

</div>
</div>
<a id="ga7e472dcd41d9ce7a18268c8bd47339d2" name="ga7e472dcd41d9ce7a18268c8bd47339d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e472dcd41d9ce7a18268c8bd47339d2">&#9670;&nbsp;</a></span>USART_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_ISR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">usart_base</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((usart_base) + 0x1C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt &amp; status register (USART_ISR) </p>

<p class="definition">Definition at line <a class="el" href="usart__common__v2_8h_source.html#l00138">138</a> of file <a class="el" href="usart__common__v2_8h_source.html">usart_common_v2.h</a>.</p>

</div>
</div>
<a id="ga7d123a63c4993a721cbf86e38090c866" name="ga7d123a63c4993a721cbf86e38090c866"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d123a63c4993a721cbf86e38090c866">&#9670;&nbsp;</a></span>USART_RDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_RDR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">usart_base</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((usart_base) + 0x24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive data register (USART_RDR) </p>

<p class="definition">Definition at line <a class="el" href="usart__common__v2_8h_source.html#l00168">168</a> of file <a class="el" href="usart__common__v2_8h_source.html">usart_common_v2.h</a>.</p>

</div>
</div>
<a id="ga9c40fd131ba66f7696f22f927fbe31a4" name="ga9c40fd131ba66f7696f22f927fbe31a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c40fd131ba66f7696f22f927fbe31a4">&#9670;&nbsp;</a></span>USART_RQR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_RQR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">usart_base</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((usart_base) + 0x18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Request register (USART_RQR) </p>

<p class="definition">Definition at line <a class="el" href="usart__common__v2_8h_source.html#l00123">123</a> of file <a class="el" href="usart__common__v2_8h_source.html">usart_common_v2.h</a>.</p>

</div>
</div>
<a id="ga63dba75e7db0b6b5783fe678403e9e5e" name="ga63dba75e7db0b6b5783fe678403e9e5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63dba75e7db0b6b5783fe678403e9e5e">&#9670;&nbsp;</a></span>USART_RTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_RTOR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">usart_base</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((usart_base) + 0x14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver timeout register (USART_RTOR) </p>

<p class="definition">Definition at line <a class="el" href="usart__common__v2_8h_source.html#l00108">108</a> of file <a class="el" href="usart__common__v2_8h_source.html">usart_common_v2.h</a>.</p>

</div>
</div>
<a id="ga5def5b8ad0056ebbc9c1788004d20651" name="ga5def5b8ad0056ebbc9c1788004d20651"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5def5b8ad0056ebbc9c1788004d20651">&#9670;&nbsp;</a></span>USART_TDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_TDR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">usart_base</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((usart_base) + 0x28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit data register (USART_TDR) </p>

<p class="definition">Definition at line <a class="el" href="usart__common__v2_8h_source.html#l00183">183</a> of file <a class="el" href="usart__common__v2_8h_source.html">usart_common_v2.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue Mar 7 2023 16:11:36 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
