-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 32-bit"
-- VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

-- DATE "04/08/2015 10:03:22"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	mips32core IS
    PORT (
	ibus_a_o : OUT std_logic_vector(31 DOWNTO 0);
	ibus_d_i : IN std_logic_vector(31 DOWNTO 0);
	dbus_a_o : OUT std_logic_vector(31 DOWNTO 0);
	dbus_d_o : OUT std_logic_vector(31 DOWNTO 0);
	dbus_d_i : IN std_logic_vector(31 DOWNTO 0);
	dbus_we_o : OUT std_logic;
	int0 : OUT std_logic;
	clk : IN std_logic;
	resetn : IN std_logic
	);
END mips32core;

-- Design Ports Information
-- ibus_a_o[0]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_a_o[1]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_a_o[2]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_a_o[3]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_a_o[4]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_a_o[5]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_a_o[6]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_a_o[7]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_a_o[8]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_a_o[9]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_a_o[10]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_a_o[11]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_a_o[12]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_a_o[13]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_a_o[14]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_a_o[15]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_a_o[16]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_a_o[17]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_a_o[18]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_a_o[19]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_a_o[20]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_a_o[21]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_a_o[22]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_a_o[23]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_a_o[24]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_a_o[25]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_a_o[26]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_a_o[27]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_a_o[28]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_a_o[29]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_a_o[30]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_a_o[31]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_a_o[0]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_a_o[1]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_a_o[2]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_a_o[3]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_a_o[4]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_a_o[5]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_a_o[6]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_a_o[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_a_o[8]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_a_o[9]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_a_o[10]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_a_o[11]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_a_o[12]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_a_o[13]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_a_o[14]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_a_o[15]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_a_o[16]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_a_o[17]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_a_o[18]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_a_o[19]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_a_o[20]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_a_o[21]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_a_o[22]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_a_o[23]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_a_o[24]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_a_o[25]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_a_o[26]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_a_o[27]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_a_o[28]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_a_o[29]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_a_o[30]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_a_o[31]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_o[0]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_o[1]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_o[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_o[3]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_o[4]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_o[5]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_o[6]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_o[7]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_o[8]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_o[9]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_o[10]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_o[11]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_o[12]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_o[13]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_o[14]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_o[15]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_o[16]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_o[17]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_o[18]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_o[19]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_o[20]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_o[21]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_o[22]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_o[23]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_o[24]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_o[25]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_o[26]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_o[27]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_o[28]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_o[29]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_o[30]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_o[31]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_we_o	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- int0	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- resetn	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_i[0]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_d_i[19]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_d_i[18]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_d_i[17]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_d_i[16]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_d_i[20]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_i[1]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_i[2]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_i[3]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_i[4]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_i[5]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_i[6]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_i[7]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_i[8]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_i[9]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_i[10]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_i[11]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_i[12]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_i[13]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_i[14]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_i[15]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_i[16]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_i[17]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_i[18]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_i[19]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_i[20]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_i[21]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_i[22]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_i[23]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_i[24]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_i[25]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_i[26]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_i[27]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_i[28]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_i[29]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_i[30]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dbus_d_i[31]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_d_i[24]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_d_i[23]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_d_i[22]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_d_i[21]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_d_i[25]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_d_i[14]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_d_i[12]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_d_i[15]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_d_i[11]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_d_i[13]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_d_i[31]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_d_i[26]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_d_i[27]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_d_i[30]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_d_i[28]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_d_i[29]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_d_i[3]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_d_i[5]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_d_i[2]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_d_i[1]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_d_i[4]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_d_i[0]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_d_i[6]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_d_i[7]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_d_i[8]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_d_i[9]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ibus_d_i[10]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF mips32core IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_ibus_a_o : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_ibus_d_i : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_dbus_a_o : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_dbus_d_o : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_dbus_d_i : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_dbus_we_o : std_logic;
SIGNAL ww_int0 : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_resetn : std_logic;
SIGNAL \resetn~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \datapath|alu|Add0~3_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~15_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~33_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~39_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~45_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~48_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~57_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~69_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~75_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~81_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~87_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~90_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~94\ : std_logic;
SIGNAL \datapath|alu|Add0~96_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o[27]~1_combout\ : std_logic;
SIGNAL \datapath|mdu|add_ot[14]~26_combout\ : std_logic;
SIGNAL \datapath|mdu|add_ot[29]~56_combout\ : std_logic;
SIGNAL \datapath|mdu|ctr[3]~13\ : std_logic;
SIGNAL \datapath|mdu|ctr[4]~14_combout\ : std_logic;
SIGNAL \datapath|Mux63~4_combout\ : std_logic;
SIGNAL \datapath|Mux63~5_combout\ : std_logic;
SIGNAL \datapath|Mux63~6_combout\ : std_logic;
SIGNAL \datapath|Mux63~7_combout\ : std_logic;
SIGNAL \datapath|Mux63~8_combout\ : std_logic;
SIGNAL \datapath|Mux63~9_combout\ : std_logic;
SIGNAL \datapath|Mux63~10_combout\ : std_logic;
SIGNAL \datapath|Mux63~11_combout\ : std_logic;
SIGNAL \datapath|Mux63~12_combout\ : std_logic;
SIGNAL \datapath|Mux63~13_combout\ : std_logic;
SIGNAL \datapath|Mux63~19_combout\ : std_logic;
SIGNAL \datapath|Mux63~20_combout\ : std_logic;
SIGNAL \datapath|Mux62~4_combout\ : std_logic;
SIGNAL \datapath|Mux62~5_combout\ : std_logic;
SIGNAL \datapath|Mux62~6_combout\ : std_logic;
SIGNAL \datapath|Mux62~7_combout\ : std_logic;
SIGNAL \datapath|Mux62~8_combout\ : std_logic;
SIGNAL \datapath|Mux62~12_combout\ : std_logic;
SIGNAL \datapath|Mux62~13_combout\ : std_logic;
SIGNAL \datapath|Mux62~14_combout\ : std_logic;
SIGNAL \datapath|Mux62~15_combout\ : std_logic;
SIGNAL \datapath|Mux62~17_combout\ : std_logic;
SIGNAL \datapath|Mux62~18_combout\ : std_logic;
SIGNAL \datapath|Mux61~5_combout\ : std_logic;
SIGNAL \datapath|Mux61~6_combout\ : std_logic;
SIGNAL \datapath|Mux61~7_combout\ : std_logic;
SIGNAL \datapath|Mux61~8_combout\ : std_logic;
SIGNAL \datapath|Mux61~9_combout\ : std_logic;
SIGNAL \datapath|Mux61~10_combout\ : std_logic;
SIGNAL \datapath|Mux61~11_combout\ : std_logic;
SIGNAL \datapath|Mux61~12_combout\ : std_logic;
SIGNAL \datapath|Mux61~13_combout\ : std_logic;
SIGNAL \datapath|Mux61~14_combout\ : std_logic;
SIGNAL \datapath|Mux61~15_combout\ : std_logic;
SIGNAL \datapath|Mux61~17_combout\ : std_logic;
SIGNAL \datapath|Mux61~18_combout\ : std_logic;
SIGNAL \datapath|Mux61~19_combout\ : std_logic;
SIGNAL \datapath|Mux61~20_combout\ : std_logic;
SIGNAL \datapath|Mux60~2_combout\ : std_logic;
SIGNAL \datapath|Mux60~4_combout\ : std_logic;
SIGNAL \datapath|Mux60~5_combout\ : std_logic;
SIGNAL \datapath|Mux60~9_combout\ : std_logic;
SIGNAL \datapath|Mux60~12_combout\ : std_logic;
SIGNAL \datapath|Mux60~13_combout\ : std_logic;
SIGNAL \datapath|Mux60~14_combout\ : std_logic;
SIGNAL \datapath|Mux60~17_combout\ : std_logic;
SIGNAL \datapath|Mux59~4_combout\ : std_logic;
SIGNAL \datapath|Mux59~5_combout\ : std_logic;
SIGNAL \datapath|Mux59~8_combout\ : std_logic;
SIGNAL \datapath|Mux59~15_combout\ : std_logic;
SIGNAL \datapath|Mux59~19_combout\ : std_logic;
SIGNAL \datapath|Mux59~20_combout\ : std_logic;
SIGNAL \datapath|Mux59~23_combout\ : std_logic;
SIGNAL \datapath|Mux59~24_combout\ : std_logic;
SIGNAL \datapath|Mux58~0_combout\ : std_logic;
SIGNAL \datapath|Mux58~2_combout\ : std_logic;
SIGNAL \datapath|Mux58~3_combout\ : std_logic;
SIGNAL \datapath|Mux58~4_combout\ : std_logic;
SIGNAL \datapath|Mux58~5_combout\ : std_logic;
SIGNAL \datapath|Mux58~6_combout\ : std_logic;
SIGNAL \datapath|Mux58~7_combout\ : std_logic;
SIGNAL \datapath|Mux58~8_combout\ : std_logic;
SIGNAL \datapath|Mux58~9_combout\ : std_logic;
SIGNAL \datapath|Mux58~10_combout\ : std_logic;
SIGNAL \datapath|Mux58~11_combout\ : std_logic;
SIGNAL \datapath|Mux58~12_combout\ : std_logic;
SIGNAL \datapath|Mux58~13_combout\ : std_logic;
SIGNAL \datapath|Mux58~14_combout\ : std_logic;
SIGNAL \datapath|Mux58~15_combout\ : std_logic;
SIGNAL \datapath|Mux58~16_combout\ : std_logic;
SIGNAL \datapath|Mux58~17_combout\ : std_logic;
SIGNAL \datapath|Mux57~4_combout\ : std_logic;
SIGNAL \datapath|Mux57~5_combout\ : std_logic;
SIGNAL \datapath|Mux57~8_combout\ : std_logic;
SIGNAL \datapath|Mux57~9_combout\ : std_logic;
SIGNAL \datapath|Mux57~16_combout\ : std_logic;
SIGNAL \datapath|Mux57~19_combout\ : std_logic;
SIGNAL \datapath|Mux57~20_combout\ : std_logic;
SIGNAL \datapath|Mux57~21_combout\ : std_logic;
SIGNAL \datapath|Mux57~23_combout\ : std_logic;
SIGNAL \datapath|Mux57~24_combout\ : std_logic;
SIGNAL \datapath|Mux56~0_combout\ : std_logic;
SIGNAL \datapath|Mux56~2_combout\ : std_logic;
SIGNAL \datapath|Mux56~4_combout\ : std_logic;
SIGNAL \datapath|Mux56~5_combout\ : std_logic;
SIGNAL \datapath|Mux56~12_combout\ : std_logic;
SIGNAL \datapath|Mux56~13_combout\ : std_logic;
SIGNAL \datapath|Mux56~14_combout\ : std_logic;
SIGNAL \datapath|Mux56~17_combout\ : std_logic;
SIGNAL \datapath|Mux55~4_combout\ : std_logic;
SIGNAL \datapath|Mux55~6_combout\ : std_logic;
SIGNAL \datapath|Mux55~8_combout\ : std_logic;
SIGNAL \datapath|Mux55~11_combout\ : std_logic;
SIGNAL \datapath|Mux55~12_combout\ : std_logic;
SIGNAL \datapath|Mux55~15_combout\ : std_logic;
SIGNAL \datapath|Mux55~16_combout\ : std_logic;
SIGNAL \datapath|Mux55~17_combout\ : std_logic;
SIGNAL \datapath|Mux55~19_combout\ : std_logic;
SIGNAL \datapath|Mux55~23_combout\ : std_logic;
SIGNAL \datapath|Mux55~24_combout\ : std_logic;
SIGNAL \datapath|Mux54~0_combout\ : std_logic;
SIGNAL \datapath|Mux54~2_combout\ : std_logic;
SIGNAL \datapath|Mux54~4_combout\ : std_logic;
SIGNAL \datapath|Mux54~12_combout\ : std_logic;
SIGNAL \datapath|Mux54~13_combout\ : std_logic;
SIGNAL \datapath|Mux54~14_combout\ : std_logic;
SIGNAL \datapath|Mux54~17_combout\ : std_logic;
SIGNAL \datapath|Mux54~18_combout\ : std_logic;
SIGNAL \datapath|Mux53~2_combout\ : std_logic;
SIGNAL \datapath|Mux53~4_combout\ : std_logic;
SIGNAL \datapath|Mux53~5_combout\ : std_logic;
SIGNAL \datapath|Mux53~7_combout\ : std_logic;
SIGNAL \datapath|Mux53~8_combout\ : std_logic;
SIGNAL \datapath|Mux53~10_combout\ : std_logic;
SIGNAL \datapath|Mux52~0_combout\ : std_logic;
SIGNAL \datapath|Mux52~2_combout\ : std_logic;
SIGNAL \datapath|Mux52~3_combout\ : std_logic;
SIGNAL \datapath|Mux52~4_combout\ : std_logic;
SIGNAL \datapath|Mux52~5_combout\ : std_logic;
SIGNAL \datapath|Mux52~6_combout\ : std_logic;
SIGNAL \datapath|Mux52~7_combout\ : std_logic;
SIGNAL \datapath|Mux52~8_combout\ : std_logic;
SIGNAL \datapath|Mux52~9_combout\ : std_logic;
SIGNAL \datapath|Mux52~10_combout\ : std_logic;
SIGNAL \datapath|Mux52~11_combout\ : std_logic;
SIGNAL \datapath|Mux52~12_combout\ : std_logic;
SIGNAL \datapath|Mux52~13_combout\ : std_logic;
SIGNAL \datapath|Mux52~14_combout\ : std_logic;
SIGNAL \datapath|Mux52~15_combout\ : std_logic;
SIGNAL \datapath|Mux52~16_combout\ : std_logic;
SIGNAL \datapath|Mux51~0_combout\ : std_logic;
SIGNAL \datapath|Mux51~2_combout\ : std_logic;
SIGNAL \datapath|Mux51~3_combout\ : std_logic;
SIGNAL \datapath|Mux51~4_combout\ : std_logic;
SIGNAL \datapath|Mux51~7_combout\ : std_logic;
SIGNAL \datapath|Mux51~8_combout\ : std_logic;
SIGNAL \datapath|Mux51~10_combout\ : std_logic;
SIGNAL \datapath|Mux51~11_combout\ : std_logic;
SIGNAL \datapath|Mux51~12_combout\ : std_logic;
SIGNAL \datapath|Mux51~13_combout\ : std_logic;
SIGNAL \datapath|Mux51~14_combout\ : std_logic;
SIGNAL \datapath|Mux51~15_combout\ : std_logic;
SIGNAL \datapath|Mux51~16_combout\ : std_logic;
SIGNAL \datapath|Mux50~0_combout\ : std_logic;
SIGNAL \datapath|Mux50~2_combout\ : std_logic;
SIGNAL \datapath|Mux50~3_combout\ : std_logic;
SIGNAL \datapath|Mux50~4_combout\ : std_logic;
SIGNAL \datapath|Mux50~5_combout\ : std_logic;
SIGNAL \datapath|Mux50~6_combout\ : std_logic;
SIGNAL \datapath|Mux50~7_combout\ : std_logic;
SIGNAL \datapath|Mux50~8_combout\ : std_logic;
SIGNAL \datapath|Mux50~9_combout\ : std_logic;
SIGNAL \datapath|Mux50~10_combout\ : std_logic;
SIGNAL \datapath|Mux50~11_combout\ : std_logic;
SIGNAL \datapath|Mux50~12_combout\ : std_logic;
SIGNAL \datapath|Mux50~13_combout\ : std_logic;
SIGNAL \datapath|Mux50~14_combout\ : std_logic;
SIGNAL \datapath|Mux50~15_combout\ : std_logic;
SIGNAL \datapath|Mux50~16_combout\ : std_logic;
SIGNAL \datapath|Mux49~0_combout\ : std_logic;
SIGNAL \datapath|Mux49~1_combout\ : std_logic;
SIGNAL \datapath|Mux49~2_combout\ : std_logic;
SIGNAL \datapath|Mux49~3_combout\ : std_logic;
SIGNAL \datapath|Mux49~4_combout\ : std_logic;
SIGNAL \datapath|Mux49~5_combout\ : std_logic;
SIGNAL \datapath|Mux49~6_combout\ : std_logic;
SIGNAL \datapath|Mux49~7_combout\ : std_logic;
SIGNAL \datapath|Mux49~8_combout\ : std_logic;
SIGNAL \datapath|Mux49~9_combout\ : std_logic;
SIGNAL \datapath|Mux49~10_combout\ : std_logic;
SIGNAL \datapath|Mux49~12_combout\ : std_logic;
SIGNAL \datapath|Mux49~13_combout\ : std_logic;
SIGNAL \datapath|Mux49~17_combout\ : std_logic;
SIGNAL \datapath|Mux48~2_combout\ : std_logic;
SIGNAL \datapath|Mux48~3_combout\ : std_logic;
SIGNAL \datapath|Mux48~4_combout\ : std_logic;
SIGNAL \datapath|Mux48~5_combout\ : std_logic;
SIGNAL \datapath|Mux48~6_combout\ : std_logic;
SIGNAL \datapath|Mux48~7_combout\ : std_logic;
SIGNAL \datapath|Mux48~8_combout\ : std_logic;
SIGNAL \datapath|Mux48~9_combout\ : std_logic;
SIGNAL \datapath|Mux48~10_combout\ : std_logic;
SIGNAL \datapath|Mux48~11_combout\ : std_logic;
SIGNAL \datapath|Mux48~12_combout\ : std_logic;
SIGNAL \datapath|Mux48~13_combout\ : std_logic;
SIGNAL \datapath|Mux48~14_combout\ : std_logic;
SIGNAL \datapath|Mux48~15_combout\ : std_logic;
SIGNAL \datapath|Mux48~16_combout\ : std_logic;
SIGNAL \datapath|Mux47~0_combout\ : std_logic;
SIGNAL \datapath|Mux47~1_combout\ : std_logic;
SIGNAL \datapath|Mux47~2_combout\ : std_logic;
SIGNAL \datapath|Mux47~4_combout\ : std_logic;
SIGNAL \datapath|Mux47~7_combout\ : std_logic;
SIGNAL \datapath|Mux47~10_combout\ : std_logic;
SIGNAL \datapath|Mux47~11_combout\ : std_logic;
SIGNAL \datapath|Mux47~12_combout\ : std_logic;
SIGNAL \datapath|Mux47~13_combout\ : std_logic;
SIGNAL \datapath|Mux47~14_combout\ : std_logic;
SIGNAL \datapath|Mux47~15_combout\ : std_logic;
SIGNAL \datapath|Mux47~16_combout\ : std_logic;
SIGNAL \datapath|Mux47~17_combout\ : std_logic;
SIGNAL \datapath|Mux46~0_combout\ : std_logic;
SIGNAL \datapath|Mux46~2_combout\ : std_logic;
SIGNAL \datapath|Mux46~4_combout\ : std_logic;
SIGNAL \datapath|Mux46~9_combout\ : std_logic;
SIGNAL \datapath|Mux46~12_combout\ : std_logic;
SIGNAL \datapath|Mux45~4_combout\ : std_logic;
SIGNAL \datapath|Mux45~5_combout\ : std_logic;
SIGNAL \datapath|Mux45~7_combout\ : std_logic;
SIGNAL \datapath|Mux45~8_combout\ : std_logic;
SIGNAL \datapath|Mux45~12_combout\ : std_logic;
SIGNAL \datapath|Mux45~13_combout\ : std_logic;
SIGNAL \datapath|Mux45~14_combout\ : std_logic;
SIGNAL \datapath|Mux44~0_combout\ : std_logic;
SIGNAL \datapath|Mux44~1_combout\ : std_logic;
SIGNAL \datapath|Mux44~4_combout\ : std_logic;
SIGNAL \datapath|Mux44~5_combout\ : std_logic;
SIGNAL \datapath|Mux44~6_combout\ : std_logic;
SIGNAL \datapath|Mux44~7_combout\ : std_logic;
SIGNAL \datapath|Mux44~8_combout\ : std_logic;
SIGNAL \datapath|Mux43~0_combout\ : std_logic;
SIGNAL \datapath|Mux43~1_combout\ : std_logic;
SIGNAL \datapath|Mux43~2_combout\ : std_logic;
SIGNAL \datapath|Mux43~3_combout\ : std_logic;
SIGNAL \datapath|Mux43~4_combout\ : std_logic;
SIGNAL \datapath|Mux43~5_combout\ : std_logic;
SIGNAL \datapath|Mux43~6_combout\ : std_logic;
SIGNAL \datapath|Mux43~7_combout\ : std_logic;
SIGNAL \datapath|Mux43~8_combout\ : std_logic;
SIGNAL \datapath|Mux43~9_combout\ : std_logic;
SIGNAL \datapath|Mux43~10_combout\ : std_logic;
SIGNAL \datapath|Mux42~0_combout\ : std_logic;
SIGNAL \datapath|Mux42~4_combout\ : std_logic;
SIGNAL \datapath|Mux42~9_combout\ : std_logic;
SIGNAL \datapath|Mux42~12_combout\ : std_logic;
SIGNAL \datapath|Mux42~13_combout\ : std_logic;
SIGNAL \datapath|Mux42~14_combout\ : std_logic;
SIGNAL \datapath|Mux42~17_combout\ : std_logic;
SIGNAL \datapath|Mux41~0_combout\ : std_logic;
SIGNAL \datapath|Mux41~2_combout\ : std_logic;
SIGNAL \datapath|Mux41~3_combout\ : std_logic;
SIGNAL \datapath|Mux41~4_combout\ : std_logic;
SIGNAL \datapath|Mux41~5_combout\ : std_logic;
SIGNAL \datapath|Mux41~6_combout\ : std_logic;
SIGNAL \datapath|Mux41~10_combout\ : std_logic;
SIGNAL \datapath|Mux41~11_combout\ : std_logic;
SIGNAL \datapath|Mux41~12_combout\ : std_logic;
SIGNAL \datapath|Mux41~13_combout\ : std_logic;
SIGNAL \datapath|Mux41~14_combout\ : std_logic;
SIGNAL \datapath|Mux41~15_combout\ : std_logic;
SIGNAL \datapath|Mux41~16_combout\ : std_logic;
SIGNAL \datapath|Mux40~0_combout\ : std_logic;
SIGNAL \datapath|Mux40~2_combout\ : std_logic;
SIGNAL \datapath|Mux40~4_combout\ : std_logic;
SIGNAL \datapath|Mux40~5_combout\ : std_logic;
SIGNAL \datapath|Mux40~9_combout\ : std_logic;
SIGNAL \datapath|Mux40~12_combout\ : std_logic;
SIGNAL \datapath|Mux40~13_combout\ : std_logic;
SIGNAL \datapath|Mux40~14_combout\ : std_logic;
SIGNAL \datapath|Mux40~15_combout\ : std_logic;
SIGNAL \datapath|Mux39~0_combout\ : std_logic;
SIGNAL \datapath|Mux39~1_combout\ : std_logic;
SIGNAL \datapath|Mux39~2_combout\ : std_logic;
SIGNAL \datapath|Mux39~3_combout\ : std_logic;
SIGNAL \datapath|Mux39~4_combout\ : std_logic;
SIGNAL \datapath|Mux39~5_combout\ : std_logic;
SIGNAL \datapath|Mux39~6_combout\ : std_logic;
SIGNAL \datapath|Mux39~7_combout\ : std_logic;
SIGNAL \datapath|Mux39~8_combout\ : std_logic;
SIGNAL \datapath|Mux39~9_combout\ : std_logic;
SIGNAL \datapath|Mux39~10_combout\ : std_logic;
SIGNAL \datapath|Mux39~11_combout\ : std_logic;
SIGNAL \datapath|Mux39~17_combout\ : std_logic;
SIGNAL \datapath|Mux38~9_combout\ : std_logic;
SIGNAL \datapath|Mux38~12_combout\ : std_logic;
SIGNAL \datapath|Mux38~13_combout\ : std_logic;
SIGNAL \datapath|Mux38~14_combout\ : std_logic;
SIGNAL \datapath|Mux38~15_combout\ : std_logic;
SIGNAL \datapath|Mux38~17_combout\ : std_logic;
SIGNAL \datapath|Mux38~18_combout\ : std_logic;
SIGNAL \datapath|Mux37~0_combout\ : std_logic;
SIGNAL \datapath|Mux37~1_combout\ : std_logic;
SIGNAL \datapath|Mux37~2_combout\ : std_logic;
SIGNAL \datapath|Mux37~3_combout\ : std_logic;
SIGNAL \datapath|Mux37~4_combout\ : std_logic;
SIGNAL \datapath|Mux37~10_combout\ : std_logic;
SIGNAL \datapath|Mux37~11_combout\ : std_logic;
SIGNAL \datapath|Mux37~12_combout\ : std_logic;
SIGNAL \datapath|Mux37~13_combout\ : std_logic;
SIGNAL \datapath|Mux37~14_combout\ : std_logic;
SIGNAL \datapath|Mux37~15_combout\ : std_logic;
SIGNAL \datapath|Mux37~16_combout\ : std_logic;
SIGNAL \datapath|Mux37~17_combout\ : std_logic;
SIGNAL \datapath|Mux36~2_combout\ : std_logic;
SIGNAL \datapath|Mux36~3_combout\ : std_logic;
SIGNAL \datapath|Mux36~4_combout\ : std_logic;
SIGNAL \datapath|Mux36~5_combout\ : std_logic;
SIGNAL \datapath|Mux36~6_combout\ : std_logic;
SIGNAL \datapath|Mux36~7_combout\ : std_logic;
SIGNAL \datapath|Mux36~8_combout\ : std_logic;
SIGNAL \datapath|Mux36~9_combout\ : std_logic;
SIGNAL \datapath|Mux36~10_combout\ : std_logic;
SIGNAL \datapath|Mux36~11_combout\ : std_logic;
SIGNAL \datapath|Mux36~12_combout\ : std_logic;
SIGNAL \datapath|Mux36~13_combout\ : std_logic;
SIGNAL \datapath|Mux36~14_combout\ : std_logic;
SIGNAL \datapath|Mux36~15_combout\ : std_logic;
SIGNAL \datapath|Mux36~16_combout\ : std_logic;
SIGNAL \datapath|Mux35~0_combout\ : std_logic;
SIGNAL \datapath|Mux35~2_combout\ : std_logic;
SIGNAL \datapath|Mux35~3_combout\ : std_logic;
SIGNAL \datapath|Mux35~10_combout\ : std_logic;
SIGNAL \datapath|Mux35~11_combout\ : std_logic;
SIGNAL \datapath|Mux35~12_combout\ : std_logic;
SIGNAL \datapath|Mux35~13_combout\ : std_logic;
SIGNAL \datapath|Mux35~14_combout\ : std_logic;
SIGNAL \datapath|Mux35~15_combout\ : std_logic;
SIGNAL \datapath|Mux35~16_combout\ : std_logic;
SIGNAL \datapath|Mux34~2_combout\ : std_logic;
SIGNAL \datapath|Mux34~3_combout\ : std_logic;
SIGNAL \datapath|Mux34~6_combout\ : std_logic;
SIGNAL \datapath|Mux34~7_combout\ : std_logic;
SIGNAL \datapath|Mux34~9_combout\ : std_logic;
SIGNAL \datapath|Mux34~12_combout\ : std_logic;
SIGNAL \datapath|Mux34~17_combout\ : std_logic;
SIGNAL \datapath|Mux33~2_combout\ : std_logic;
SIGNAL \datapath|Mux33~4_combout\ : std_logic;
SIGNAL \datapath|Mux33~7_combout\ : std_logic;
SIGNAL \datapath|Mux33~8_combout\ : std_logic;
SIGNAL \datapath|Mux33~10_combout\ : std_logic;
SIGNAL \datapath|Mux33~11_combout\ : std_logic;
SIGNAL \datapath|Mux33~12_combout\ : std_logic;
SIGNAL \datapath|Mux32~0_combout\ : std_logic;
SIGNAL \datapath|Mux32~1_combout\ : std_logic;
SIGNAL \datapath|Mux32~2_combout\ : std_logic;
SIGNAL \datapath|Mux32~3_combout\ : std_logic;
SIGNAL \datapath|Mux32~4_combout\ : std_logic;
SIGNAL \datapath|Mux32~6_combout\ : std_logic;
SIGNAL \datapath|Mux32~12_combout\ : std_logic;
SIGNAL \datapath|Mux32~13_combout\ : std_logic;
SIGNAL \datapath|Mux32~14_combout\ : std_logic;
SIGNAL \datapath|Selector63~0_combout\ : std_logic;
SIGNAL \datapath|Mux31~2_combout\ : std_logic;
SIGNAL \datapath|Mux31~7_combout\ : std_logic;
SIGNAL \datapath|Mux31~8_combout\ : std_logic;
SIGNAL \datapath|Mux31~10_combout\ : std_logic;
SIGNAL \datapath|Mux31~11_combout\ : std_logic;
SIGNAL \datapath|Mux31~12_combout\ : std_logic;
SIGNAL \datapath|Mux31~13_combout\ : std_logic;
SIGNAL \datapath|Mux31~14_combout\ : std_logic;
SIGNAL \datapath|Mux31~15_combout\ : std_logic;
SIGNAL \datapath|Mux31~16_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~5_combout\ : std_logic;
SIGNAL \datapath|Mux30~0_combout\ : std_logic;
SIGNAL \datapath|Mux30~1_combout\ : std_logic;
SIGNAL \datapath|Mux30~9_combout\ : std_logic;
SIGNAL \datapath|Mux30~10_combout\ : std_logic;
SIGNAL \datapath|Selector62~0_combout\ : std_logic;
SIGNAL \datapath|Mux29~0_combout\ : std_logic;
SIGNAL \datapath|Mux29~1_combout\ : std_logic;
SIGNAL \datapath|Mux29~4_combout\ : std_logic;
SIGNAL \datapath|Mux29~5_combout\ : std_logic;
SIGNAL \datapath|Mux29~12_combout\ : std_logic;
SIGNAL \datapath|Mux29~13_combout\ : std_logic;
SIGNAL \datapath|Mux29~14_combout\ : std_logic;
SIGNAL \datapath|Mux29~15_combout\ : std_logic;
SIGNAL \datapath|Mux29~17_combout\ : std_logic;
SIGNAL \datapath|Selector29~0_combout\ : std_logic;
SIGNAL \datapath|Mux28~2_combout\ : std_logic;
SIGNAL \datapath|Mux28~3_combout\ : std_logic;
SIGNAL \datapath|Mux28~4_combout\ : std_logic;
SIGNAL \datapath|Mux28~5_combout\ : std_logic;
SIGNAL \datapath|Mux28~6_combout\ : std_logic;
SIGNAL \datapath|Mux28~7_combout\ : std_logic;
SIGNAL \datapath|Mux28~8_combout\ : std_logic;
SIGNAL \datapath|Mux28~9_combout\ : std_logic;
SIGNAL \datapath|Mux28~10_combout\ : std_logic;
SIGNAL \datapath|Mux28~11_combout\ : std_logic;
SIGNAL \datapath|Mux28~12_combout\ : std_logic;
SIGNAL \datapath|Mux28~13_combout\ : std_logic;
SIGNAL \datapath|Mux28~14_combout\ : std_logic;
SIGNAL \datapath|Mux28~15_combout\ : std_logic;
SIGNAL \datapath|Mux28~16_combout\ : std_logic;
SIGNAL \datapath|Mux27~0_combout\ : std_logic;
SIGNAL \datapath|Mux27~1_combout\ : std_logic;
SIGNAL \datapath|Mux27~4_combout\ : std_logic;
SIGNAL \datapath|Mux27~5_combout\ : std_logic;
SIGNAL \datapath|Mux27~17_combout\ : std_logic;
SIGNAL \datapath|Mux27~18_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~14_combout\ : std_logic;
SIGNAL \datapath|alu|alu_res~66_combout\ : std_logic;
SIGNAL \datapath|alu|Mux28~0_combout\ : std_logic;
SIGNAL \datapath|Mux26~0_combout\ : std_logic;
SIGNAL \datapath|Mux26~2_combout\ : std_logic;
SIGNAL \datapath|Mux26~3_combout\ : std_logic;
SIGNAL \datapath|Mux26~6_combout\ : std_logic;
SIGNAL \datapath|Mux26~7_combout\ : std_logic;
SIGNAL \datapath|Mux26~12_combout\ : std_logic;
SIGNAL \datapath|Mux26~17_combout\ : std_logic;
SIGNAL \datapath|Mux26~18_combout\ : std_logic;
SIGNAL \datapath|Selector58~0_combout\ : std_logic;
SIGNAL \datapath|alu|Mux27~2_combout\ : std_logic;
SIGNAL \datapath|Mux25~0_combout\ : std_logic;
SIGNAL \datapath|Mux25~1_combout\ : std_logic;
SIGNAL \datapath|Mux25~2_combout\ : std_logic;
SIGNAL \datapath|Mux25~3_combout\ : std_logic;
SIGNAL \datapath|Mux25~10_combout\ : std_logic;
SIGNAL \datapath|Mux25~11_combout\ : std_logic;
SIGNAL \datapath|Mux25~12_combout\ : std_logic;
SIGNAL \datapath|Mux25~13_combout\ : std_logic;
SIGNAL \datapath|Mux25~14_combout\ : std_logic;
SIGNAL \datapath|Mux25~15_combout\ : std_logic;
SIGNAL \datapath|Mux25~16_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~20_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~23_combout\ : std_logic;
SIGNAL \datapath|Mux24~0_combout\ : std_logic;
SIGNAL \datapath|Mux24~1_combout\ : std_logic;
SIGNAL \datapath|Mux24~2_combout\ : std_logic;
SIGNAL \datapath|Mux24~3_combout\ : std_logic;
SIGNAL \datapath|Mux24~4_combout\ : std_logic;
SIGNAL \datapath|Mux24~5_combout\ : std_logic;
SIGNAL \datapath|Mux24~6_combout\ : std_logic;
SIGNAL \datapath|Mux24~7_combout\ : std_logic;
SIGNAL \datapath|Mux24~8_combout\ : std_logic;
SIGNAL \datapath|Mux24~9_combout\ : std_logic;
SIGNAL \datapath|Mux24~10_combout\ : std_logic;
SIGNAL \datapath|Mux24~11_combout\ : std_logic;
SIGNAL \datapath|Mux23~2_combout\ : std_logic;
SIGNAL \datapath|Mux23~7_combout\ : std_logic;
SIGNAL \datapath|Mux23~8_combout\ : std_logic;
SIGNAL \datapath|Mux23~10_combout\ : std_logic;
SIGNAL \datapath|Mux23~11_combout\ : std_logic;
SIGNAL \datapath|Mux23~12_combout\ : std_logic;
SIGNAL \datapath|Mux23~13_combout\ : std_logic;
SIGNAL \datapath|Mux23~14_combout\ : std_logic;
SIGNAL \datapath|Mux23~15_combout\ : std_logic;
SIGNAL \datapath|Mux23~16_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~26_combout\ : std_logic;
SIGNAL \datapath|Mux22~0_combout\ : std_logic;
SIGNAL \datapath|Mux22~1_combout\ : std_logic;
SIGNAL \datapath|Mux22~2_combout\ : std_logic;
SIGNAL \datapath|Mux22~3_combout\ : std_logic;
SIGNAL \datapath|Mux22~4_combout\ : std_logic;
SIGNAL \datapath|Mux22~12_combout\ : std_logic;
SIGNAL \datapath|Mux22~13_combout\ : std_logic;
SIGNAL \datapath|Mux22~17_combout\ : std_logic;
SIGNAL \datapath|Selector22~0_combout\ : std_logic;
SIGNAL \datapath|Selector54~0_combout\ : std_logic;
SIGNAL \datapath|alu|Mux23~0_combout\ : std_logic;
SIGNAL \datapath|Mux21~0_combout\ : std_logic;
SIGNAL \datapath|Mux21~2_combout\ : std_logic;
SIGNAL \datapath|Mux21~3_combout\ : std_logic;
SIGNAL \datapath|Mux21~4_combout\ : std_logic;
SIGNAL \datapath|Mux21~5_combout\ : std_logic;
SIGNAL \datapath|Mux21~6_combout\ : std_logic;
SIGNAL \datapath|Mux21~7_combout\ : std_logic;
SIGNAL \datapath|Mux21~10_combout\ : std_logic;
SIGNAL \datapath|Mux21~11_combout\ : std_logic;
SIGNAL \datapath|Mux21~12_combout\ : std_logic;
SIGNAL \datapath|Mux21~13_combout\ : std_logic;
SIGNAL \datapath|Mux21~14_combout\ : std_logic;
SIGNAL \datapath|Mux21~15_combout\ : std_logic;
SIGNAL \datapath|Mux21~16_combout\ : std_logic;
SIGNAL \datapath|Mux21~17_combout\ : std_logic;
SIGNAL \datapath|alu|alu_res~69_combout\ : std_logic;
SIGNAL \datapath|alu|Mux22~0_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~35_combout\ : std_logic;
SIGNAL \datapath|Mux20~0_combout\ : std_logic;
SIGNAL \datapath|Mux20~1_combout\ : std_logic;
SIGNAL \datapath|Mux20~2_combout\ : std_logic;
SIGNAL \datapath|Mux20~3_combout\ : std_logic;
SIGNAL \datapath|Mux20~4_combout\ : std_logic;
SIGNAL \datapath|Mux20~5_combout\ : std_logic;
SIGNAL \datapath|Mux20~6_combout\ : std_logic;
SIGNAL \datapath|Mux20~7_combout\ : std_logic;
SIGNAL \datapath|Mux20~8_combout\ : std_logic;
SIGNAL \datapath|Mux20~9_combout\ : std_logic;
SIGNAL \datapath|Mux20~10_combout\ : std_logic;
SIGNAL \datapath|Mux20~11_combout\ : std_logic;
SIGNAL \datapath|Mux20~12_combout\ : std_logic;
SIGNAL \datapath|Mux20~13_combout\ : std_logic;
SIGNAL \datapath|Mux20~14_combout\ : std_logic;
SIGNAL \datapath|Mux20~15_combout\ : std_logic;
SIGNAL \datapath|Mux20~16_combout\ : std_logic;
SIGNAL \datapath|Mux20~17_combout\ : std_logic;
SIGNAL \datapath|Mux20~18_combout\ : std_logic;
SIGNAL \datapath|Mux20~19_combout\ : std_logic;
SIGNAL \datapath|Mux19~2_combout\ : std_logic;
SIGNAL \datapath|Mux19~4_combout\ : std_logic;
SIGNAL \datapath|Mux19~5_combout\ : std_logic;
SIGNAL \datapath|Mux19~7_combout\ : std_logic;
SIGNAL \datapath|Mux19~8_combout\ : std_logic;
SIGNAL \datapath|Mux19~10_combout\ : std_logic;
SIGNAL \datapath|Mux19~11_combout\ : std_logic;
SIGNAL \datapath|Mux19~12_combout\ : std_logic;
SIGNAL \datapath|Mux19~13_combout\ : std_logic;
SIGNAL \datapath|Mux19~14_combout\ : std_logic;
SIGNAL \datapath|Mux19~15_combout\ : std_logic;
SIGNAL \datapath|Mux19~16_combout\ : std_logic;
SIGNAL \datapath|Mux18~2_combout\ : std_logic;
SIGNAL \datapath|Mux18~3_combout\ : std_logic;
SIGNAL \datapath|Mux18~6_combout\ : std_logic;
SIGNAL \datapath|Mux18~7_combout\ : std_logic;
SIGNAL \datapath|Mux18~12_combout\ : std_logic;
SIGNAL \datapath|Mux18~13_combout\ : std_logic;
SIGNAL \datapath|Mux18~14_combout\ : std_logic;
SIGNAL \datapath|Mux18~15_combout\ : std_logic;
SIGNAL \datapath|Mux17~0_combout\ : std_logic;
SIGNAL \datapath|Mux17~1_combout\ : std_logic;
SIGNAL \datapath|Mux17~2_combout\ : std_logic;
SIGNAL \datapath|Mux17~3_combout\ : std_logic;
SIGNAL \datapath|Mux17~4_combout\ : std_logic;
SIGNAL \datapath|Mux17~5_combout\ : std_logic;
SIGNAL \datapath|Mux17~6_combout\ : std_logic;
SIGNAL \datapath|Mux17~7_combout\ : std_logic;
SIGNAL \datapath|Mux17~8_combout\ : std_logic;
SIGNAL \datapath|Mux17~9_combout\ : std_logic;
SIGNAL \datapath|Mux17~17_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~47_combout\ : std_logic;
SIGNAL \datapath|Mux16~0_combout\ : std_logic;
SIGNAL \datapath|Mux16~1_combout\ : std_logic;
SIGNAL \datapath|Mux16~4_combout\ : std_logic;
SIGNAL \datapath|Mux16~5_combout\ : std_logic;
SIGNAL \datapath|Mux16~6_combout\ : std_logic;
SIGNAL \datapath|Mux16~7_combout\ : std_logic;
SIGNAL \datapath|Mux16~8_combout\ : std_logic;
SIGNAL \datapath|Mux16~12_combout\ : std_logic;
SIGNAL \datapath|Mux16~13_combout\ : std_logic;
SIGNAL \datapath|Mux16~14_combout\ : std_logic;
SIGNAL \datapath|Mux16~15_combout\ : std_logic;
SIGNAL \datapath|Selector47~0_combout\ : std_logic;
SIGNAL \datapath|Mux15~0_combout\ : std_logic;
SIGNAL \datapath|Mux15~1_combout\ : std_logic;
SIGNAL \datapath|Mux15~12_combout\ : std_logic;
SIGNAL \datapath|Mux15~13_combout\ : std_logic;
SIGNAL \datapath|Mux15~14_combout\ : std_logic;
SIGNAL \datapath|Mux15~15_combout\ : std_logic;
SIGNAL \datapath|Mux15~17_combout\ : std_logic;
SIGNAL \datapath|Mux15~18_combout\ : std_logic;
SIGNAL \datapath|alu|alu_res~72_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~53_combout\ : std_logic;
SIGNAL \datapath|Mux14~2_combout\ : std_logic;
SIGNAL \datapath|Mux14~3_combout\ : std_logic;
SIGNAL \datapath|Mux14~4_combout\ : std_logic;
SIGNAL \datapath|Mux14~5_combout\ : std_logic;
SIGNAL \datapath|Mux14~6_combout\ : std_logic;
SIGNAL \datapath|Mux14~7_combout\ : std_logic;
SIGNAL \datapath|Mux14~8_combout\ : std_logic;
SIGNAL \datapath|Mux14~9_combout\ : std_logic;
SIGNAL \datapath|Mux14~10_combout\ : std_logic;
SIGNAL \datapath|Mux14~11_combout\ : std_logic;
SIGNAL \datapath|Mux14~12_combout\ : std_logic;
SIGNAL \datapath|Mux14~17_combout\ : std_logic;
SIGNAL \datapath|Mux13~0_combout\ : std_logic;
SIGNAL \datapath|Mux13~1_combout\ : std_logic;
SIGNAL \datapath|Mux13~4_combout\ : std_logic;
SIGNAL \datapath|Mux13~10_combout\ : std_logic;
SIGNAL \datapath|Mux13~11_combout\ : std_logic;
SIGNAL \datapath|Mux13~17_combout\ : std_logic;
SIGNAL \datapath|Mux13~18_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~56_combout\ : std_logic;
SIGNAL \datapath|alu|alu_res~73_combout\ : std_logic;
SIGNAL \datapath|alu|Mux14~0_combout\ : std_logic;
SIGNAL \datapath|Mux12~2_combout\ : std_logic;
SIGNAL \datapath|Mux12~3_combout\ : std_logic;
SIGNAL \datapath|Mux12~4_combout\ : std_logic;
SIGNAL \datapath|Mux12~5_combout\ : std_logic;
SIGNAL \datapath|Mux12~6_combout\ : std_logic;
SIGNAL \datapath|Mux12~12_combout\ : std_logic;
SIGNAL \datapath|Mux12~17_combout\ : std_logic;
SIGNAL \datapath|Mux12~18_combout\ : std_logic;
SIGNAL \datapath|Selector43~0_combout\ : std_logic;
SIGNAL \datapath|Mux11~7_combout\ : std_logic;
SIGNAL \datapath|Mux11~8_combout\ : std_logic;
SIGNAL \datapath|Mux11~17_combout\ : std_logic;
SIGNAL \datapath|Mux11~18_combout\ : std_logic;
SIGNAL \datapath|alu|alu_res~74_combout\ : std_logic;
SIGNAL \datapath|Mux10~4_combout\ : std_logic;
SIGNAL \datapath|Mux10~5_combout\ : std_logic;
SIGNAL \datapath|Mux10~9_combout\ : std_logic;
SIGNAL \datapath|Mux10~10_combout\ : std_logic;
SIGNAL \datapath|Selector42~0_combout\ : std_logic;
SIGNAL \datapath|Mux9~0_combout\ : std_logic;
SIGNAL \datapath|Mux9~1_combout\ : std_logic;
SIGNAL \datapath|Mux9~2_combout\ : std_logic;
SIGNAL \datapath|Mux9~3_combout\ : std_logic;
SIGNAL \datapath|Mux9~4_combout\ : std_logic;
SIGNAL \datapath|Mux9~5_combout\ : std_logic;
SIGNAL \datapath|Mux9~6_combout\ : std_logic;
SIGNAL \datapath|Mux9~7_combout\ : std_logic;
SIGNAL \datapath|Mux9~8_combout\ : std_logic;
SIGNAL \datapath|Mux9~9_combout\ : std_logic;
SIGNAL \datapath|Mux9~12_combout\ : std_logic;
SIGNAL \datapath|Mux9~13_combout\ : std_logic;
SIGNAL \datapath|Mux9~14_combout\ : std_logic;
SIGNAL \datapath|Mux9~17_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~68_combout\ : std_logic;
SIGNAL \datapath|alu|alu_res~75_combout\ : std_logic;
SIGNAL \datapath|alu|Mux10~0_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~71_combout\ : std_logic;
SIGNAL \datapath|Mux8~4_combout\ : std_logic;
SIGNAL \datapath|Mux8~5_combout\ : std_logic;
SIGNAL \datapath|Mux8~6_combout\ : std_logic;
SIGNAL \datapath|Mux8~7_combout\ : std_logic;
SIGNAL \datapath|Mux8~8_combout\ : std_logic;
SIGNAL \datapath|Mux8~17_combout\ : std_logic;
SIGNAL \datapath|Mux8~18_combout\ : std_logic;
SIGNAL \datapath|Selector40~0_combout\ : std_logic;
SIGNAL \datapath|alu|Mux9~0_combout\ : std_logic;
SIGNAL \datapath|Mux7~7_combout\ : std_logic;
SIGNAL \datapath|Mux7~8_combout\ : std_logic;
SIGNAL \datapath|Mux7~9_combout\ : std_logic;
SIGNAL \datapath|Mux7~10_combout\ : std_logic;
SIGNAL \datapath|Mux7~11_combout\ : std_logic;
SIGNAL \datapath|Mux7~15_combout\ : std_logic;
SIGNAL \datapath|Mux7~16_combout\ : std_logic;
SIGNAL \datapath|Mux7~17_combout\ : std_logic;
SIGNAL \datapath|Mux7~18_combout\ : std_logic;
SIGNAL \datapath|Mux7~19_combout\ : std_logic;
SIGNAL \datapath|Mux7~20_combout\ : std_logic;
SIGNAL \datapath|Mux7~21_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~74_combout\ : std_logic;
SIGNAL \datapath|alu|alu_res~76_combout\ : std_logic;
SIGNAL \datapath|alu|Mux8~0_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~77_combout\ : std_logic;
SIGNAL \datapath|Mux6~2_combout\ : std_logic;
SIGNAL \datapath|Mux6~3_combout\ : std_logic;
SIGNAL \datapath|Mux6~4_combout\ : std_logic;
SIGNAL \datapath|Mux6~5_combout\ : std_logic;
SIGNAL \datapath|Mux6~6_combout\ : std_logic;
SIGNAL \datapath|Mux6~7_combout\ : std_logic;
SIGNAL \datapath|Mux6~8_combout\ : std_logic;
SIGNAL \datapath|Mux6~9_combout\ : std_logic;
SIGNAL \datapath|Mux6~10_combout\ : std_logic;
SIGNAL \datapath|Mux6~11_combout\ : std_logic;
SIGNAL \datapath|Mux6~12_combout\ : std_logic;
SIGNAL \datapath|Mux6~13_combout\ : std_logic;
SIGNAL \datapath|Mux6~14_combout\ : std_logic;
SIGNAL \datapath|Mux6~15_combout\ : std_logic;
SIGNAL \datapath|Mux6~16_combout\ : std_logic;
SIGNAL \datapath|Mux5~0_combout\ : std_logic;
SIGNAL \datapath|Mux5~1_combout\ : std_logic;
SIGNAL \datapath|Mux5~2_combout\ : std_logic;
SIGNAL \datapath|Mux5~3_combout\ : std_logic;
SIGNAL \datapath|Mux5~4_combout\ : std_logic;
SIGNAL \datapath|Mux5~5_combout\ : std_logic;
SIGNAL \datapath|Mux5~6_combout\ : std_logic;
SIGNAL \datapath|Mux5~7_combout\ : std_logic;
SIGNAL \datapath|Mux5~8_combout\ : std_logic;
SIGNAL \datapath|Mux5~9_combout\ : std_logic;
SIGNAL \datapath|Mux5~12_combout\ : std_logic;
SIGNAL \datapath|Mux5~13_combout\ : std_logic;
SIGNAL \datapath|Mux5~14_combout\ : std_logic;
SIGNAL \datapath|Mux5~17_combout\ : std_logic;
SIGNAL \datapath|alu|alu_res~77_combout\ : std_logic;
SIGNAL \datapath|alu|Mux6~0_combout\ : std_logic;
SIGNAL \datapath|Mux4~4_combout\ : std_logic;
SIGNAL \datapath|Mux4~5_combout\ : std_logic;
SIGNAL \datapath|Mux4~9_combout\ : std_logic;
SIGNAL \datapath|Mux4~10_combout\ : std_logic;
SIGNAL \datapath|Mux4~12_combout\ : std_logic;
SIGNAL \datapath|Mux4~13_combout\ : std_logic;
SIGNAL \datapath|Mux4~14_combout\ : std_logic;
SIGNAL \datapath|Mux4~15_combout\ : std_logic;
SIGNAL \datapath|Mux4~17_combout\ : std_logic;
SIGNAL \datapath|Mux4~18_combout\ : std_logic;
SIGNAL \datapath|Selector35~0_combout\ : std_logic;
SIGNAL \datapath|Mux3~2_combout\ : std_logic;
SIGNAL \datapath|Mux3~7_combout\ : std_logic;
SIGNAL \datapath|Mux3~8_combout\ : std_logic;
SIGNAL \datapath|Mux3~12_combout\ : std_logic;
SIGNAL \datapath|Mux3~13_combout\ : std_logic;
SIGNAL \datapath|Mux3~14_combout\ : std_logic;
SIGNAL \datapath|Mux3~15_combout\ : std_logic;
SIGNAL \datapath|Mux3~17_combout\ : std_logic;
SIGNAL \datapath|Mux3~18_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~89_combout\ : std_logic;
SIGNAL \datapath|Mux2~2_combout\ : std_logic;
SIGNAL \datapath|Mux2~4_combout\ : std_logic;
SIGNAL \datapath|Mux2~5_combout\ : std_logic;
SIGNAL \datapath|Mux2~6_combout\ : std_logic;
SIGNAL \datapath|Mux2~7_combout\ : std_logic;
SIGNAL \datapath|Mux2~8_combout\ : std_logic;
SIGNAL \datapath|Selector34~0_combout\ : std_logic;
SIGNAL \datapath|Mux1~0_combout\ : std_logic;
SIGNAL \datapath|Mux1~4_combout\ : std_logic;
SIGNAL \datapath|Mux1~5_combout\ : std_logic;
SIGNAL \datapath|Mux1~7_combout\ : std_logic;
SIGNAL \datapath|Mux1~8_combout\ : std_logic;
SIGNAL \datapath|Mux1~12_combout\ : std_logic;
SIGNAL \datapath|Mux1~13_combout\ : std_logic;
SIGNAL \datapath|Mux1~14_combout\ : std_logic;
SIGNAL \datapath|Mux1~15_combout\ : std_logic;
SIGNAL \datapath|Mux1~17_combout\ : std_logic;
SIGNAL \datapath|Mux1~18_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~92_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~95_combout\ : std_logic;
SIGNAL \datapath|Mux0~0_combout\ : std_logic;
SIGNAL \datapath|Mux0~2_combout\ : std_logic;
SIGNAL \datapath|Mux0~4_combout\ : std_logic;
SIGNAL \datapath|Mux0~5_combout\ : std_logic;
SIGNAL \datapath|Mux0~6_combout\ : std_logic;
SIGNAL \datapath|Mux0~7_combout\ : std_logic;
SIGNAL \datapath|Mux0~8_combout\ : std_logic;
SIGNAL \datapath|Mux0~12_combout\ : std_logic;
SIGNAL \datapath|Mux0~13_combout\ : std_logic;
SIGNAL \datapath|Mux0~14_combout\ : std_logic;
SIGNAL \datapath|Mux0~15_combout\ : std_logic;
SIGNAL \datapath|Mux0~17_combout\ : std_logic;
SIGNAL \datapath|Decoder1~3_combout\ : std_logic;
SIGNAL \datapath|Decoder1~7_combout\ : std_logic;
SIGNAL \datapath|Decoder0~14_combout\ : std_logic;
SIGNAL \datapath|Decoder1~9_combout\ : std_logic;
SIGNAL \datapath|Decoder1~11_combout\ : std_logic;
SIGNAL \datapath|Decoder0~22_combout\ : std_logic;
SIGNAL \datapath|Decoder1~15_combout\ : std_logic;
SIGNAL \datapath|Decoder0~26_combout\ : std_logic;
SIGNAL \datapath|Decoder0~30_combout\ : std_logic;
SIGNAL \datapath|regnxt[1]~5_combout\ : std_logic;
SIGNAL \datapath|regnxt[6]~20_combout\ : std_logic;
SIGNAL \datapath|regnxt[6]~21_combout\ : std_logic;
SIGNAL \datapath|regnxt[8]~26_combout\ : std_logic;
SIGNAL \datapath|regnxt[12]~38_combout\ : std_logic;
SIGNAL \datapath|regnxt[13]~41_combout\ : std_logic;
SIGNAL \datapath|regnxt[13]~42_combout\ : std_logic;
SIGNAL \datapath|regnxt[14]~44_combout\ : std_logic;
SIGNAL \datapath|regnxt[17]~53_combout\ : std_logic;
SIGNAL \datapath|regnxt[17]~54_combout\ : std_logic;
SIGNAL \datapath|regnxt[20]~62_combout\ : std_logic;
SIGNAL \datapath|regnxt[20]~63_combout\ : std_logic;
SIGNAL \datapath|regnxt[25]~77_combout\ : std_logic;
SIGNAL \datapath|regnxt[25]~78_combout\ : std_logic;
SIGNAL \datapath|regnxt[27]~83_combout\ : std_logic;
SIGNAL \controller|Mux84~0_combout\ : std_logic;
SIGNAL \datapath|Selector67~0_combout\ : std_logic;
SIGNAL \datapath|Selector68~0_combout\ : std_logic;
SIGNAL \datapath|Selector70~0_combout\ : std_logic;
SIGNAL \datapath|Selector73~0_combout\ : std_logic;
SIGNAL \datapath|Selector78~0_combout\ : std_logic;
SIGNAL \datapath|Selector79~0_combout\ : std_logic;
SIGNAL \datapath|Selector80~0_combout\ : std_logic;
SIGNAL \datapath|Selector81~0_combout\ : std_logic;
SIGNAL \datapath|Selector87~0_combout\ : std_logic;
SIGNAL \datapath|Selector90~0_combout\ : std_logic;
SIGNAL \datapath|Selector92~0_combout\ : std_logic;
SIGNAL \datapath|Selector95~0_combout\ : std_logic;
SIGNAL \datapath|cmp|Equal0~3_combout\ : std_logic;
SIGNAL \datapath|cmp|Equal0~5_combout\ : std_logic;
SIGNAL \datapath|cmp|Equal0~6_combout\ : std_logic;
SIGNAL \datapath|cmp|Equal0~7_combout\ : std_logic;
SIGNAL \datapath|cmp|Equal0~8_combout\ : std_logic;
SIGNAL \datapath|cmp|Equal0~9_combout\ : std_logic;
SIGNAL \datapath|cmp|Equal0~10_combout\ : std_logic;
SIGNAL \datapath|cmp|Equal0~17_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o[24]~25_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o~27_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o~28_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o~29_combout\ : std_logic;
SIGNAL \controller|Mux12~0_combout\ : std_logic;
SIGNAL \controller|Mux11~1_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o~32_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o~33_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o~35_combout\ : std_logic;
SIGNAL \controller|Mux78~1_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o~42_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o~46_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o~51_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o~57_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o~61_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o~62_combout\ : std_logic;
SIGNAL \controller|Mux85~0_combout\ : std_logic;
SIGNAL \controller|Mux85~1_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux31~0_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux31~1_combout\ : std_logic;
SIGNAL \datapath|mdu|add_l[0]~1_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux30~0_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux30~1_combout\ : std_logic;
SIGNAL \datapath|mdu|add_l[3]~3_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux28~0_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux28~1_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux27~0_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux27~1_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux26~0_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux26~1_combout\ : std_logic;
SIGNAL \datapath|mdu|add_l[7]~7_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~13_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~14_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux24~0_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux24~1_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~15_combout\ : std_logic;
SIGNAL \datapath|mdu|add_l[9]~9_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux22~0_combout\ : std_logic;
SIGNAL \datapath|mdu|add_l[10]~10_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux21~0_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux21~1_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux20~0_combout\ : std_logic;
SIGNAL \datapath|mdu|add_l[12]~12_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux19~0_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux19~1_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~25_combout\ : std_logic;
SIGNAL \datapath|mdu|add_l[14]~14_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~27_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~28_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux17~0_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux17~1_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~29_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux16~0_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux16~1_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~31_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux15~0_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux15~1_combout\ : std_logic;
SIGNAL \datapath|mdu|add_l[18]~18_combout\ : std_logic;
SIGNAL \datapath|mdu|add_l[19]~19_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux12~0_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux12~1_combout\ : std_logic;
SIGNAL \datapath|mdu|add_l[21]~21_combout\ : std_logic;
SIGNAL \datapath|mdu|add_l[22]~22_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux9~0_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux9~1_combout\ : std_logic;
SIGNAL \datapath|mdu|add_l[24]~24_combout\ : std_logic;
SIGNAL \datapath|mdu|add_l[25]~25_combout\ : std_logic;
SIGNAL \datapath|mdu|hireg~25_combout\ : std_logic;
SIGNAL \datapath|mdu|add_l[26]~26_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux5~0_combout\ : std_logic;
SIGNAL \datapath|mdu|add_l[27]~27_combout\ : std_logic;
SIGNAL \datapath|mdu|add_l[28]~28_combout\ : std_logic;
SIGNAL \datapath|mdu|hireg~28_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~55_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux3~0_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux3~1_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux2~0_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux2~1_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~59_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux1~0_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux1~1_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~61_combout\ : std_logic;
SIGNAL \datapath|mdu|Equal1~0_combout\ : std_logic;
SIGNAL \datapath|mdu|Equal1~5_combout\ : std_logic;
SIGNAL \datapath|mdu|Equal1~6_combout\ : std_logic;
SIGNAL \datapath|mdu|Equal1~7_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~0_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~1_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~7_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~8_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~11_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~12_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~17_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~19_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~20_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~21_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~22_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~25_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~26_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~29_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~30_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~33_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~43_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~44_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~49_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~50_combout\ : std_logic;
SIGNAL \datapath|alu|alu_res~83_combout\ : std_logic;
SIGNAL \datapath|alu|alu_res~86_combout\ : std_logic;
SIGNAL \datapath|alu|alu_res~88_combout\ : std_logic;
SIGNAL \datapath|alu|alu_res~90_combout\ : std_logic;
SIGNAL \datapath|alu|alu_res~92_combout\ : std_logic;
SIGNAL \datapath|alu|alu_res~93_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o~72_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o~75_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o~76_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o~79_combout\ : std_logic;
SIGNAL \datapath|Mux59~26_combout\ : std_logic;
SIGNAL \dbus_d_i[3]~input_o\ : std_logic;
SIGNAL \dbus_d_i[6]~input_o\ : std_logic;
SIGNAL \dbus_d_i[7]~input_o\ : std_logic;
SIGNAL \dbus_d_i[11]~input_o\ : std_logic;
SIGNAL \dbus_d_i[13]~input_o\ : std_logic;
SIGNAL \dbus_d_i[16]~input_o\ : std_logic;
SIGNAL \dbus_d_i[17]~input_o\ : std_logic;
SIGNAL \dbus_d_i[19]~input_o\ : std_logic;
SIGNAL \dbus_d_i[20]~input_o\ : std_logic;
SIGNAL \dbus_d_i[21]~input_o\ : std_logic;
SIGNAL \dbus_d_i[22]~input_o\ : std_logic;
SIGNAL \dbus_d_i[24]~input_o\ : std_logic;
SIGNAL \dbus_d_i[25]~input_o\ : std_logic;
SIGNAL \dbus_d_i[26]~input_o\ : std_logic;
SIGNAL \dbus_d_i[28]~input_o\ : std_logic;
SIGNAL \ibus_a_o[0]~output_o\ : std_logic;
SIGNAL \ibus_a_o[1]~output_o\ : std_logic;
SIGNAL \ibus_a_o[2]~output_o\ : std_logic;
SIGNAL \ibus_a_o[3]~output_o\ : std_logic;
SIGNAL \ibus_a_o[4]~output_o\ : std_logic;
SIGNAL \ibus_a_o[5]~output_o\ : std_logic;
SIGNAL \ibus_a_o[6]~output_o\ : std_logic;
SIGNAL \ibus_a_o[7]~output_o\ : std_logic;
SIGNAL \ibus_a_o[8]~output_o\ : std_logic;
SIGNAL \ibus_a_o[9]~output_o\ : std_logic;
SIGNAL \ibus_a_o[10]~output_o\ : std_logic;
SIGNAL \ibus_a_o[11]~output_o\ : std_logic;
SIGNAL \ibus_a_o[12]~output_o\ : std_logic;
SIGNAL \ibus_a_o[13]~output_o\ : std_logic;
SIGNAL \ibus_a_o[14]~output_o\ : std_logic;
SIGNAL \ibus_a_o[15]~output_o\ : std_logic;
SIGNAL \ibus_a_o[16]~output_o\ : std_logic;
SIGNAL \ibus_a_o[17]~output_o\ : std_logic;
SIGNAL \ibus_a_o[18]~output_o\ : std_logic;
SIGNAL \ibus_a_o[19]~output_o\ : std_logic;
SIGNAL \ibus_a_o[20]~output_o\ : std_logic;
SIGNAL \ibus_a_o[21]~output_o\ : std_logic;
SIGNAL \ibus_a_o[22]~output_o\ : std_logic;
SIGNAL \ibus_a_o[23]~output_o\ : std_logic;
SIGNAL \ibus_a_o[24]~output_o\ : std_logic;
SIGNAL \ibus_a_o[25]~output_o\ : std_logic;
SIGNAL \ibus_a_o[26]~output_o\ : std_logic;
SIGNAL \ibus_a_o[27]~output_o\ : std_logic;
SIGNAL \ibus_a_o[28]~output_o\ : std_logic;
SIGNAL \ibus_a_o[29]~output_o\ : std_logic;
SIGNAL \ibus_a_o[30]~output_o\ : std_logic;
SIGNAL \ibus_a_o[31]~output_o\ : std_logic;
SIGNAL \dbus_a_o[0]~output_o\ : std_logic;
SIGNAL \dbus_a_o[1]~output_o\ : std_logic;
SIGNAL \dbus_a_o[2]~output_o\ : std_logic;
SIGNAL \dbus_a_o[3]~output_o\ : std_logic;
SIGNAL \dbus_a_o[4]~output_o\ : std_logic;
SIGNAL \dbus_a_o[5]~output_o\ : std_logic;
SIGNAL \dbus_a_o[6]~output_o\ : std_logic;
SIGNAL \dbus_a_o[7]~output_o\ : std_logic;
SIGNAL \dbus_a_o[8]~output_o\ : std_logic;
SIGNAL \dbus_a_o[9]~output_o\ : std_logic;
SIGNAL \dbus_a_o[10]~output_o\ : std_logic;
SIGNAL \dbus_a_o[11]~output_o\ : std_logic;
SIGNAL \dbus_a_o[12]~output_o\ : std_logic;
SIGNAL \dbus_a_o[13]~output_o\ : std_logic;
SIGNAL \dbus_a_o[14]~output_o\ : std_logic;
SIGNAL \dbus_a_o[15]~output_o\ : std_logic;
SIGNAL \dbus_a_o[16]~output_o\ : std_logic;
SIGNAL \dbus_a_o[17]~output_o\ : std_logic;
SIGNAL \dbus_a_o[18]~output_o\ : std_logic;
SIGNAL \dbus_a_o[19]~output_o\ : std_logic;
SIGNAL \dbus_a_o[20]~output_o\ : std_logic;
SIGNAL \dbus_a_o[21]~output_o\ : std_logic;
SIGNAL \dbus_a_o[22]~output_o\ : std_logic;
SIGNAL \dbus_a_o[23]~output_o\ : std_logic;
SIGNAL \dbus_a_o[24]~output_o\ : std_logic;
SIGNAL \dbus_a_o[25]~output_o\ : std_logic;
SIGNAL \dbus_a_o[26]~output_o\ : std_logic;
SIGNAL \dbus_a_o[27]~output_o\ : std_logic;
SIGNAL \dbus_a_o[28]~output_o\ : std_logic;
SIGNAL \dbus_a_o[29]~output_o\ : std_logic;
SIGNAL \dbus_a_o[30]~output_o\ : std_logic;
SIGNAL \dbus_a_o[31]~output_o\ : std_logic;
SIGNAL \dbus_d_o[0]~output_o\ : std_logic;
SIGNAL \dbus_d_o[1]~output_o\ : std_logic;
SIGNAL \dbus_d_o[2]~output_o\ : std_logic;
SIGNAL \dbus_d_o[3]~output_o\ : std_logic;
SIGNAL \dbus_d_o[4]~output_o\ : std_logic;
SIGNAL \dbus_d_o[5]~output_o\ : std_logic;
SIGNAL \dbus_d_o[6]~output_o\ : std_logic;
SIGNAL \dbus_d_o[7]~output_o\ : std_logic;
SIGNAL \dbus_d_o[8]~output_o\ : std_logic;
SIGNAL \dbus_d_o[9]~output_o\ : std_logic;
SIGNAL \dbus_d_o[10]~output_o\ : std_logic;
SIGNAL \dbus_d_o[11]~output_o\ : std_logic;
SIGNAL \dbus_d_o[12]~output_o\ : std_logic;
SIGNAL \dbus_d_o[13]~output_o\ : std_logic;
SIGNAL \dbus_d_o[14]~output_o\ : std_logic;
SIGNAL \dbus_d_o[15]~output_o\ : std_logic;
SIGNAL \dbus_d_o[16]~output_o\ : std_logic;
SIGNAL \dbus_d_o[17]~output_o\ : std_logic;
SIGNAL \dbus_d_o[18]~output_o\ : std_logic;
SIGNAL \dbus_d_o[19]~output_o\ : std_logic;
SIGNAL \dbus_d_o[20]~output_o\ : std_logic;
SIGNAL \dbus_d_o[21]~output_o\ : std_logic;
SIGNAL \dbus_d_o[22]~output_o\ : std_logic;
SIGNAL \dbus_d_o[23]~output_o\ : std_logic;
SIGNAL \dbus_d_o[24]~output_o\ : std_logic;
SIGNAL \dbus_d_o[25]~output_o\ : std_logic;
SIGNAL \dbus_d_o[26]~output_o\ : std_logic;
SIGNAL \dbus_d_o[27]~output_o\ : std_logic;
SIGNAL \dbus_d_o[28]~output_o\ : std_logic;
SIGNAL \dbus_d_o[29]~output_o\ : std_logic;
SIGNAL \dbus_d_o[30]~output_o\ : std_logic;
SIGNAL \dbus_d_o[31]~output_o\ : std_logic;
SIGNAL \dbus_we_o~output_o\ : std_logic;
SIGNAL \int0~output_o\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \controller|alu_l_sel_o~feeder_combout\ : std_logic;
SIGNAL \ibus_d_i[30]~input_o\ : std_logic;
SIGNAL \resetn~input_o\ : std_logic;
SIGNAL \resetn~inputclkctrl_outclk\ : std_logic;
SIGNAL \controller|Mux83~0_combout\ : std_logic;
SIGNAL \controller|insten~q\ : std_logic;
SIGNAL \ibus_d_i[31]~input_o\ : std_logic;
SIGNAL \controller|Mux48~0_combout\ : std_logic;
SIGNAL \ibus_d_i[26]~input_o\ : std_logic;
SIGNAL \ibus_d_i[27]~input_o\ : std_logic;
SIGNAL \controller|Equal1~0_combout\ : std_logic;
SIGNAL \controller|Mux89~0_combout\ : std_logic;
SIGNAL \ibus_d_i[3]~input_o\ : std_logic;
SIGNAL \ibus_d_i[2]~input_o\ : std_logic;
SIGNAL \ibus_d_i[0]~input_o\ : std_logic;
SIGNAL \controller|Mux0~0_combout\ : std_logic;
SIGNAL \ibus_d_i[4]~input_o\ : std_logic;
SIGNAL \controller|Mux89~1_combout\ : std_logic;
SIGNAL \controller|mdu_start~q\ : std_logic;
SIGNAL \datapath|mdu|busy~0_combout\ : std_logic;
SIGNAL \datapath|mdu|busy~q\ : std_logic;
SIGNAL \datapath|mdu|ctr[0]~6\ : std_logic;
SIGNAL \datapath|mdu|ctr[1]~8_combout\ : std_logic;
SIGNAL \ibus_d_i[19]~input_o\ : std_logic;
SIGNAL \ibus_d_i[20]~input_o\ : std_logic;
SIGNAL \datapath|Mux61~4_combout\ : std_logic;
SIGNAL \ibus_d_i[16]~input_o\ : std_logic;
SIGNAL \ibus_d_i[28]~input_o\ : std_logic;
SIGNAL \controller|Mux13~0_combout\ : std_logic;
SIGNAL \controller|alu_r_sel_o~q\ : std_logic;
SIGNAL \datapath|Selector36~0_combout\ : std_logic;
SIGNAL \ibus_d_i[1]~input_o\ : std_logic;
SIGNAL \controller|Mux10~0_combout\ : std_logic;
SIGNAL \controller|alu_func_sel_o~3_combout\ : std_logic;
SIGNAL \controller|Mux51~0_combout\ : std_logic;
SIGNAL \controller|alu_func_sel_o~5_combout\ : std_logic;
SIGNAL \controller|Mux11~0_combout\ : std_logic;
SIGNAL \controller|alu_func_sel_o[0]~0_combout\ : std_logic;
SIGNAL \datapath|alu|Mux27~0_combout\ : std_logic;
SIGNAL \controller|Mux8~0_combout\ : std_logic;
SIGNAL \controller|Mux87~0_combout\ : std_logic;
SIGNAL \controller|Mux87~1_combout\ : std_logic;
SIGNAL \controller|pgcen~q\ : std_logic;
SIGNAL \ibus_d_i[24]~input_o\ : std_logic;
SIGNAL \datapath|Mux7~1_combout\ : std_logic;
SIGNAL \ibus_d_i[25]~input_o\ : std_logic;
SIGNAL \datapath|Mux7~0_combout\ : std_logic;
SIGNAL \ibus_d_i[21]~input_o\ : std_logic;
SIGNAL \ibus_d_i[17]~input_o\ : std_logic;
SIGNAL \datapath|Decoder0~11_combout\ : std_logic;
SIGNAL \ibus_d_i[12]~input_o\ : std_logic;
SIGNAL \ibus_d_i[14]~input_o\ : std_logic;
SIGNAL \datapath|Decoder1~4_combout\ : std_logic;
SIGNAL \datapath|Decoder0~9_combout\ : std_logic;
SIGNAL \datapath|Decoder1~6_combout\ : std_logic;
SIGNAL \datapath|Decoder0~10_combout\ : std_logic;
SIGNAL \datapath|Mux4~2_combout\ : std_logic;
SIGNAL \ibus_d_i[18]~input_o\ : std_logic;
SIGNAL \datapath|Decoder0~7_combout\ : std_logic;
SIGNAL \ibus_d_i[29]~input_o\ : std_logic;
SIGNAL \controller|Mux13~1_combout\ : std_logic;
SIGNAL \controller|Mux86~2_combout\ : std_logic;
SIGNAL \controller|Mux86~3_combout\ : std_logic;
SIGNAL \controller|alu_func_sel_o~4_combout\ : std_logic;
SIGNAL \controller|Mux86~4_combout\ : std_logic;
SIGNAL \controller|ten~q\ : std_logic;
SIGNAL \datapath|Decoder0~8_combout\ : std_logic;
SIGNAL \controller|Mux85~2_combout\ : std_logic;
SIGNAL \controller|den~q\ : std_logic;
SIGNAL \ibus_d_i[11]~input_o\ : std_logic;
SIGNAL \ibus_d_i[13]~input_o\ : std_logic;
SIGNAL \datapath|Decoder1~5_combout\ : std_logic;
SIGNAL \datapath|Mux4~3_combout\ : std_logic;
SIGNAL \ibus_d_i[22]~input_o\ : std_logic;
SIGNAL \ibus_d_i[23]~input_o\ : std_logic;
SIGNAL \datapath|Decoder0~0_combout\ : std_logic;
SIGNAL \datapath|Decoder1~1_combout\ : std_logic;
SIGNAL \datapath|Mux4~6_combout\ : std_logic;
SIGNAL \datapath|Decoder0~15_combout\ : std_logic;
SIGNAL \datapath|Mux4~7_combout\ : std_logic;
SIGNAL \datapath|Mux4~8_combout\ : std_logic;
SIGNAL \datapath|Mux4~11_combout\ : std_logic;
SIGNAL \datapath|Mux4~16_combout\ : std_logic;
SIGNAL \datapath|Decoder1~10_combout\ : std_logic;
SIGNAL \datapath|Decoder0~27_combout\ : std_logic;
SIGNAL \ibus_d_i[15]~input_o\ : std_logic;
SIGNAL \datapath|Decoder1~16_combout\ : std_logic;
SIGNAL \datapath|Decoder1~12_combout\ : std_logic;
SIGNAL \datapath|Decoder0~12_combout\ : std_logic;
SIGNAL \datapath|Decoder0~28_combout\ : std_logic;
SIGNAL \datapath|Mux4~0_combout\ : std_logic;
SIGNAL \datapath|Decoder1~18_combout\ : std_logic;
SIGNAL \datapath|Mux4~1_combout\ : std_logic;
SIGNAL \datapath|Mux4~19_combout\ : std_logic;
SIGNAL \datapath|Selector4~0_combout\ : std_logic;
SIGNAL \datapath|alu|Mux5~0_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~83_combout\ : std_logic;
SIGNAL \datapath|Mux61~0_combout\ : std_logic;
SIGNAL \ibus_d_i[5]~input_o\ : std_logic;
SIGNAL \controller|Mux2~0_combout\ : std_logic;
SIGNAL \datapath|regnxt[31]~0_combout\ : std_logic;
SIGNAL \controller|tsrc~0_combout\ : std_logic;
SIGNAL \controller|Mux3~0_combout\ : std_logic;
SIGNAL \datapath|regnxt[31]~3_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~56_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg[11]~2_combout\ : std_logic;
SIGNAL \datapath|mdu|hireg[9]~1_combout\ : std_logic;
SIGNAL \controller|Mux79~0_combout\ : std_logic;
SIGNAL \controller|mdu_mode_o~0_combout\ : std_logic;
SIGNAL \controller|mdu_mode_o~q\ : std_logic;
SIGNAL \datapath|mdu|cmode~0_combout\ : std_logic;
SIGNAL \datapath|mdu|cmode~q\ : std_logic;
SIGNAL \datapath|Selector9~0_combout\ : std_logic;
SIGNAL \datapath|Decoder1~19_combout\ : std_logic;
SIGNAL \datapath|Decoder1~21_combout\ : std_logic;
SIGNAL \datapath|Decoder0~25_combout\ : std_logic;
SIGNAL \datapath|Decoder1~20_combout\ : std_logic;
SIGNAL \datapath|Decoder0~29_combout\ : std_logic;
SIGNAL \datapath|Mux41~17_combout\ : std_logic;
SIGNAL \datapath|Decoder0~5_combout\ : std_logic;
SIGNAL \datapath|Mux41~18_combout\ : std_logic;
SIGNAL \datapath|Decoder1~0_combout\ : std_logic;
SIGNAL \datapath|Decoder0~13_combout\ : std_logic;
SIGNAL \datapath|Decoder0~1_combout\ : std_logic;
SIGNAL \datapath|Decoder0~4_combout\ : std_logic;
SIGNAL \datapath|Decoder1~2_combout\ : std_logic;
SIGNAL \datapath|Decoder0~18_combout\ : std_logic;
SIGNAL \datapath|Decoder1~8_combout\ : std_logic;
SIGNAL \datapath|Decoder0~3_combout\ : std_logic;
SIGNAL \datapath|Mux41~7_combout\ : std_logic;
SIGNAL \datapath|Mux41~8_combout\ : std_logic;
SIGNAL \datapath|Decoder0~6_combout\ : std_logic;
SIGNAL \datapath|Mux41~1_combout\ : std_logic;
SIGNAL \datapath|Mux41~9_combout\ : std_logic;
SIGNAL \datapath|Mux41~19_combout\ : std_logic;
SIGNAL \datapath|Selector41~0_combout\ : std_logic;
SIGNAL \datapath|alu|Mux10~1_combout\ : std_logic;
SIGNAL \datapath|Decoder1~17_combout\ : std_logic;
SIGNAL \datapath|Mux11~10_combout\ : std_logic;
SIGNAL \datapath|Mux11~11_combout\ : std_logic;
SIGNAL \datapath|Decoder1~13_combout\ : std_logic;
SIGNAL \datapath|Decoder0~21_combout\ : std_logic;
SIGNAL \datapath|Decoder0~20_combout\ : std_logic;
SIGNAL \datapath|Mux7~3_combout\ : std_logic;
SIGNAL \datapath|Mux7~4_combout\ : std_logic;
SIGNAL \datapath|Decoder1~14_combout\ : std_logic;
SIGNAL \datapath|Decoder0~23_combout\ : std_logic;
SIGNAL \datapath|Decoder0~24_combout\ : std_logic;
SIGNAL \datapath|Mux11~12_combout\ : std_logic;
SIGNAL \datapath|Decoder0~2_combout\ : std_logic;
SIGNAL \datapath|Mux11~13_combout\ : std_logic;
SIGNAL \datapath|Mux11~14_combout\ : std_logic;
SIGNAL \datapath|Mux11~15_combout\ : std_logic;
SIGNAL \datapath|Mux11~16_combout\ : std_logic;
SIGNAL \datapath|Mux11~0_combout\ : std_logic;
SIGNAL \datapath|Mux11~1_combout\ : std_logic;
SIGNAL \datapath|Mux11~2_combout\ : std_logic;
SIGNAL \datapath|Mux11~3_combout\ : std_logic;
SIGNAL \datapath|Mux11~4_combout\ : std_logic;
SIGNAL \datapath|Mux11~5_combout\ : std_logic;
SIGNAL \datapath|Mux11~6_combout\ : std_logic;
SIGNAL \datapath|Mux11~9_combout\ : std_logic;
SIGNAL \datapath|Mux11~19_combout\ : std_logic;
SIGNAL \datapath|Selector11~0_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o[24]~44_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o[24]~45_combout\ : std_logic;
SIGNAL \controller|Mux52~5_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o~69_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o~70_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o~71_combout\ : std_logic;
SIGNAL \datapath|alu|alu_res~95_combout\ : std_logic;
SIGNAL \datapath|Mux0~9_combout\ : std_logic;
SIGNAL \datapath|Mux0~10_combout\ : std_logic;
SIGNAL \datapath|Mux0~3_combout\ : std_logic;
SIGNAL \datapath|Mux0~11_combout\ : std_logic;
SIGNAL \datapath|Mux0~16_combout\ : std_logic;
SIGNAL \datapath|Mux0~18_combout\ : std_logic;
SIGNAL \datapath|Mux0~1_combout\ : std_logic;
SIGNAL \datapath|Mux0~19_combout\ : std_logic;
SIGNAL \datapath|Selector0~0_combout\ : std_logic;
SIGNAL \datapath|Selector32~0_combout\ : std_logic;
SIGNAL \datapath|alu|Mux1~0_combout\ : std_logic;
SIGNAL \datapath|alu|Mux27~1_combout\ : std_logic;
SIGNAL \datapath|alu|Mux1~1_combout\ : std_logic;
SIGNAL \dbus_d_i[31]~input_o\ : std_logic;
SIGNAL \dbus_d_i[0]~input_o\ : std_logic;
SIGNAL \datapath|mdu|cmode~1_combout\ : std_logic;
SIGNAL \datapath|Mux61~1_combout\ : std_logic;
SIGNAL \datapath|Selector33~0_combout\ : std_logic;
SIGNAL \datapath|Mux1~10_combout\ : std_logic;
SIGNAL \datapath|Mux1~11_combout\ : std_logic;
SIGNAL \datapath|Mux1~16_combout\ : std_logic;
SIGNAL \datapath|Mux1~1_combout\ : std_logic;
SIGNAL \datapath|Mux1~2_combout\ : std_logic;
SIGNAL \datapath|Mux1~3_combout\ : std_logic;
SIGNAL \datapath|Mux1~6_combout\ : std_logic;
SIGNAL \datapath|Mux1~9_combout\ : std_logic;
SIGNAL \datapath|Mux1~19_combout\ : std_logic;
SIGNAL \datapath|Selector1~0_combout\ : std_logic;
SIGNAL \datapath|alu|Mux3~0_combout\ : std_logic;
SIGNAL \datapath|Mux61~3_combout\ : std_logic;
SIGNAL \dbus_d_i[29]~input_o\ : std_logic;
SIGNAL \controller|ctrl_data_o[24]~49_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o~77_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o[29]~3_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o~73_combout\ : std_logic;
SIGNAL \datapath|regnxt[29]~89_combout\ : std_logic;
SIGNAL \datapath|regnxt[29]~90_combout\ : std_logic;
SIGNAL \datapath|regnxt[29]~91_combout\ : std_logic;
SIGNAL \datapath|Mux61~2_combout\ : std_logic;
SIGNAL \datapath|Decoder0~19_combout\ : std_logic;
SIGNAL \datapath|Mux34~13_combout\ : std_logic;
SIGNAL \datapath|Mux34~14_combout\ : std_logic;
SIGNAL \datapath|Mux34~15_combout\ : std_logic;
SIGNAL \datapath|Mux34~10_combout\ : std_logic;
SIGNAL \datapath|Mux34~4_combout\ : std_logic;
SIGNAL \datapath|Mux34~5_combout\ : std_logic;
SIGNAL \datapath|Mux34~8_combout\ : std_logic;
SIGNAL \datapath|Mux34~11_combout\ : std_logic;
SIGNAL \datapath|Mux34~16_combout\ : std_logic;
SIGNAL \datapath|Mux34~0_combout\ : std_logic;
SIGNAL \datapath|Mux34~1_combout\ : std_logic;
SIGNAL \datapath|Mux34~18_combout\ : std_logic;
SIGNAL \datapath|Mux34~19_combout\ : std_logic;
SIGNAL \datapath|alu|alu_res~94_combout\ : std_logic;
SIGNAL \datapath|alu|Mux3~1_combout\ : std_logic;
SIGNAL \datapath|Selector2~0_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o[28]~2_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~60_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~57_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~58_combout\ : std_logic;
SIGNAL \datapath|regnxt[28]~86_combout\ : std_logic;
SIGNAL \datapath|regnxt[28]~87_combout\ : std_logic;
SIGNAL \datapath|regnxt[28]~88_combout\ : std_logic;
SIGNAL \datapath|Mux35~17_combout\ : std_logic;
SIGNAL \datapath|Mux35~18_combout\ : std_logic;
SIGNAL \datapath|Mux35~7_combout\ : std_logic;
SIGNAL \datapath|Mux35~8_combout\ : std_logic;
SIGNAL \datapath|Mux35~1_combout\ : std_logic;
SIGNAL \datapath|Decoder0~17_combout\ : std_logic;
SIGNAL \datapath|Decoder0~16_combout\ : std_logic;
SIGNAL \datapath|Mux35~4_combout\ : std_logic;
SIGNAL \datapath|Mux35~5_combout\ : std_logic;
SIGNAL \datapath|Mux35~6_combout\ : std_logic;
SIGNAL \datapath|Mux35~9_combout\ : std_logic;
SIGNAL \datapath|Mux35~19_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~86_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~85\ : std_logic;
SIGNAL \datapath|alu|Add0~88\ : std_logic;
SIGNAL \datapath|alu|Add0~91\ : std_logic;
SIGNAL \datapath|alu|Add0~93_combout\ : std_logic;
SIGNAL \datapath|alu|alu_res~79_combout\ : std_logic;
SIGNAL \datapath|alu|Mux2~0_combout\ : std_logic;
SIGNAL \datapath|alu|Mux2~1_combout\ : std_logic;
SIGNAL \dbus_d_i[30]~input_o\ : std_logic;
SIGNAL \datapath|mdu|hireg~29_combout\ : std_logic;
SIGNAL \datapath|mdu|add_l[29]~29_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux4~0_combout\ : std_logic;
SIGNAL \datapath|Mux3~10_combout\ : std_logic;
SIGNAL \datapath|Mux3~11_combout\ : std_logic;
SIGNAL \datapath|Mux3~16_combout\ : std_logic;
SIGNAL \datapath|Mux3~4_combout\ : std_logic;
SIGNAL \datapath|Mux3~5_combout\ : std_logic;
SIGNAL \datapath|Mux3~3_combout\ : std_logic;
SIGNAL \datapath|Mux3~6_combout\ : std_logic;
SIGNAL \datapath|Mux3~0_combout\ : std_logic;
SIGNAL \datapath|Mux3~1_combout\ : std_logic;
SIGNAL \datapath|Mux3~9_combout\ : std_logic;
SIGNAL \datapath|Mux3~19_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~59_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~60_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l[10]~2_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l[10]~3_combout\ : std_logic;
SIGNAL \datapath|Mux2~0_combout\ : std_logic;
SIGNAL \datapath|Mux2~1_combout\ : std_logic;
SIGNAL \datapath|Mux2~17_combout\ : std_logic;
SIGNAL \datapath|Mux2~18_combout\ : std_logic;
SIGNAL \datapath|Mux2~9_combout\ : std_logic;
SIGNAL \datapath|Mux2~10_combout\ : std_logic;
SIGNAL \datapath|Mux2~3_combout\ : std_logic;
SIGNAL \datapath|Mux2~11_combout\ : std_logic;
SIGNAL \datapath|Mux7~2_combout\ : std_logic;
SIGNAL \datapath|Mux2~12_combout\ : std_logic;
SIGNAL \datapath|Mux2~13_combout\ : std_logic;
SIGNAL \datapath|Mux2~14_combout\ : std_logic;
SIGNAL \datapath|Mux2~15_combout\ : std_logic;
SIGNAL \datapath|Mux2~16_combout\ : std_logic;
SIGNAL \datapath|Mux2~19_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~61_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~62_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~63_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~64_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~65_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~66_combout\ : std_logic;
SIGNAL \datapath|mdu|lsb~0_combout\ : std_logic;
SIGNAL \datapath|mdu|lsb~1_combout\ : std_logic;
SIGNAL \datapath|mdu|lsb~q\ : std_logic;
SIGNAL \datapath|mdu|add_r_sel[0]~1_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux4~1_combout\ : std_logic;
SIGNAL \datapath|mdu|add_r_sel[1]~0_combout\ : std_logic;
SIGNAL \datapath|Mux5~10_combout\ : std_logic;
SIGNAL \datapath|Mux5~11_combout\ : std_logic;
SIGNAL \datapath|Mux5~15_combout\ : std_logic;
SIGNAL \datapath|Mux5~16_combout\ : std_logic;
SIGNAL \datapath|Mux5~18_combout\ : std_logic;
SIGNAL \datapath|Mux5~19_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~57_combout\ : std_logic;
SIGNAL \ibus_d_i[9]~input_o\ : std_logic;
SIGNAL \controller|ctrl_data_o~67_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o~68_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o[24]~41_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o[24]~48_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o[24]~50_combout\ : std_logic;
SIGNAL \datapath|Selector38~0_combout\ : std_logic;
SIGNAL \datapath|Selector6~0_combout\ : std_logic;
SIGNAL \datapath|alu|Mux7~0_combout\ : std_logic;
SIGNAL \ibus_d_i[8]~input_o\ : std_logic;
SIGNAL \controller|ctrl_data_o~65_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o~66_combout\ : std_logic;
SIGNAL \datapath|regnxt[24]~74_combout\ : std_logic;
SIGNAL \datapath|regnxt[24]~75_combout\ : std_logic;
SIGNAL \datapath|regnxt[24]~76_combout\ : std_logic;
SIGNAL \datapath|Mux39~18_combout\ : std_logic;
SIGNAL \datapath|Mux39~12_combout\ : std_logic;
SIGNAL \datapath|Mux39~13_combout\ : std_logic;
SIGNAL \datapath|Mux39~14_combout\ : std_logic;
SIGNAL \datapath|Mux39~15_combout\ : std_logic;
SIGNAL \datapath|Mux39~16_combout\ : std_logic;
SIGNAL \datapath|Mux39~19_combout\ : std_logic;
SIGNAL \datapath|Selector39~0_combout\ : std_logic;
SIGNAL \datapath|alu|Mux8~1_combout\ : std_logic;
SIGNAL \datapath|Mux7~22_combout\ : std_logic;
SIGNAL \datapath|Mux7~23_combout\ : std_logic;
SIGNAL \datapath|Mux7~5_combout\ : std_logic;
SIGNAL \datapath|Mux7~6_combout\ : std_logic;
SIGNAL \datapath|Mux7~12_combout\ : std_logic;
SIGNAL \datapath|Mux7~13_combout\ : std_logic;
SIGNAL \datapath|Mux7~14_combout\ : std_logic;
SIGNAL \datapath|Mux7~24_combout\ : std_logic;
SIGNAL \datapath|Selector7~0_combout\ : std_logic;
SIGNAL \datapath|alu|alu_res~91_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o~59_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o~60_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~65_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o~55_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o~56_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~59_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o~53_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o~54_combout\ : std_logic;
SIGNAL \datapath|Selector45~0_combout\ : std_logic;
SIGNAL \datapath|alu|Mux14~1_combout\ : std_logic;
SIGNAL \dbus_d_i[18]~input_o\ : std_logic;
SIGNAL \controller|Mux78~2_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~35_combout\ : std_logic;
SIGNAL \datapath|Mux14~0_combout\ : std_logic;
SIGNAL \datapath|Mux14~1_combout\ : std_logic;
SIGNAL \datapath|Mux14~13_combout\ : std_logic;
SIGNAL \datapath|Mux14~14_combout\ : std_logic;
SIGNAL \datapath|Mux14~15_combout\ : std_logic;
SIGNAL \datapath|Mux14~16_combout\ : std_logic;
SIGNAL \datapath|Mux14~18_combout\ : std_logic;
SIGNAL \datapath|Mux14~19_combout\ : std_logic;
SIGNAL \datapath|Selector14~0_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o~23_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o~31_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o~43_combout\ : std_logic;
SIGNAL \dbus_d_i[15]~input_o\ : std_logic;
SIGNAL \datapath|mdu|hireg~18_combout\ : std_logic;
SIGNAL \datapath|mdu|add_l[17]~17_combout\ : std_logic;
SIGNAL \datapath|Mux17~18_combout\ : std_logic;
SIGNAL \datapath|Mux17~10_combout\ : std_logic;
SIGNAL \datapath|Mux17~11_combout\ : std_logic;
SIGNAL \datapath|Mux17~12_combout\ : std_logic;
SIGNAL \datapath|Mux17~13_combout\ : std_logic;
SIGNAL \datapath|Mux17~14_combout\ : std_logic;
SIGNAL \datapath|Mux17~15_combout\ : std_logic;
SIGNAL \datapath|Mux17~16_combout\ : std_logic;
SIGNAL \datapath|Mux17~19_combout\ : std_logic;
SIGNAL \datapath|Selector17~0_combout\ : std_logic;
SIGNAL \datapath|alu|alu_res~71_combout\ : std_logic;
SIGNAL \datapath|alu|Mux18~0_combout\ : std_logic;
SIGNAL \datapath|Selector49~0_combout\ : std_logic;
SIGNAL \datapath|alu|Mux18~1_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~30_combout\ : std_logic;
SIGNAL \dbus_d_i[14]~input_o\ : std_logic;
SIGNAL \datapath|regnxt[14]~45_combout\ : std_logic;
SIGNAL \datapath|regnxt[14]~46_combout\ : std_logic;
SIGNAL \datapath|Mux49~18_combout\ : std_logic;
SIGNAL \datapath|Mux49~11_combout\ : std_logic;
SIGNAL \datapath|Mux49~14_combout\ : std_logic;
SIGNAL \datapath|Mux49~15_combout\ : std_logic;
SIGNAL \datapath|Mux49~16_combout\ : std_logic;
SIGNAL \datapath|Mux49~19_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux18~0_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux18~1_combout\ : std_logic;
SIGNAL \dbus_d_i[12]~input_o\ : std_logic;
SIGNAL \datapath|Mux51~17_combout\ : std_logic;
SIGNAL \datapath|Mux51~18_combout\ : std_logic;
SIGNAL \datapath|Mux51~1_combout\ : std_logic;
SIGNAL \datapath|Mux51~5_combout\ : std_logic;
SIGNAL \datapath|Mux51~6_combout\ : std_logic;
SIGNAL \datapath|Mux51~9_combout\ : std_logic;
SIGNAL \datapath|Mux51~19_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~26_combout\ : std_logic;
SIGNAL \datapath|regnxt[12]~39_combout\ : std_logic;
SIGNAL \datapath|regnxt[12]~40_combout\ : std_logic;
SIGNAL \datapath|Mux19~17_combout\ : std_logic;
SIGNAL \datapath|Mux19~18_combout\ : std_logic;
SIGNAL \datapath|Mux19~3_combout\ : std_logic;
SIGNAL \datapath|Mux19~6_combout\ : std_logic;
SIGNAL \datapath|Mux19~0_combout\ : std_logic;
SIGNAL \datapath|Mux19~1_combout\ : std_logic;
SIGNAL \datapath|Mux19~9_combout\ : std_logic;
SIGNAL \datapath|Mux19~19_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~27_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~28_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux20~1_combout\ : std_logic;
SIGNAL \datapath|Mux54~1_combout\ : std_logic;
SIGNAL \datapath|Mux54~15_combout\ : std_logic;
SIGNAL \datapath|Mux54~3_combout\ : std_logic;
SIGNAL \datapath|Mux54~9_combout\ : std_logic;
SIGNAL \datapath|Mux54~10_combout\ : std_logic;
SIGNAL \datapath|Mux54~6_combout\ : std_logic;
SIGNAL \datapath|Mux54~7_combout\ : std_logic;
SIGNAL \datapath|Mux54~5_combout\ : std_logic;
SIGNAL \datapath|Mux54~8_combout\ : std_logic;
SIGNAL \datapath|Mux54~11_combout\ : std_logic;
SIGNAL \datapath|Mux54~16_combout\ : std_logic;
SIGNAL \datapath|Mux54~19_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux23~0_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux23~1_combout\ : std_logic;
SIGNAL \dbus_d_i[4]~input_o\ : std_logic;
SIGNAL \datapath|alu|Add0~11_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~17_combout\ : std_logic;
SIGNAL \datapath|Mux59~14_combout\ : std_logic;
SIGNAL \datapath|Mux59~21_combout\ : std_logic;
SIGNAL \datapath|Mux59~16_combout\ : std_logic;
SIGNAL \datapath|Mux59~17_combout\ : std_logic;
SIGNAL \datapath|Mux59~18_combout\ : std_logic;
SIGNAL \datapath|Mux59~22_combout\ : std_logic;
SIGNAL \datapath|Mux59~6_combout\ : std_logic;
SIGNAL \datapath|Mux59~7_combout\ : std_logic;
SIGNAL \datapath|Mux59~9_combout\ : std_logic;
SIGNAL \datapath|Mux59~10_combout\ : std_logic;
SIGNAL \datapath|Mux59~11_combout\ : std_logic;
SIGNAL \datapath|Mux59~12_combout\ : std_logic;
SIGNAL \datapath|Mux59~13_combout\ : std_logic;
SIGNAL \datapath|Mux59~25_combout\ : std_logic;
SIGNAL \datapath|Selector59~0_combout\ : std_logic;
SIGNAL \datapath|alu|Mux28~1_combout\ : std_logic;
SIGNAL \datapath|Selector27~0_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~13\ : std_logic;
SIGNAL \datapath|alu|Add0~16\ : std_logic;
SIGNAL \datapath|alu|Add0~18_combout\ : std_logic;
SIGNAL \datapath|Mux26~1_combout\ : std_logic;
SIGNAL \datapath|Mux26~13_combout\ : std_logic;
SIGNAL \datapath|Mux26~14_combout\ : std_logic;
SIGNAL \datapath|Mux26~15_combout\ : std_logic;
SIGNAL \datapath|Mux26~4_combout\ : std_logic;
SIGNAL \datapath|Mux26~5_combout\ : std_logic;
SIGNAL \datapath|Mux26~8_combout\ : std_logic;
SIGNAL \datapath|Mux26~9_combout\ : std_logic;
SIGNAL \datapath|Mux26~10_combout\ : std_logic;
SIGNAL \datapath|Mux26~11_combout\ : std_logic;
SIGNAL \datapath|Mux26~16_combout\ : std_logic;
SIGNAL \datapath|Mux26~19_combout\ : std_logic;
SIGNAL \datapath|Selector26~0_combout\ : std_logic;
SIGNAL \datapath|alu|alu_res~82_combout\ : std_logic;
SIGNAL \datapath|alu|Mux27~3_combout\ : std_logic;
SIGNAL \datapath|regnxt[5]~17_combout\ : std_logic;
SIGNAL \dbus_d_i[5]~input_o\ : std_logic;
SIGNAL \datapath|regnxt[5]~18_combout\ : std_logic;
SIGNAL \datapath|regnxt[5]~19_combout\ : std_logic;
SIGNAL \datapath|Mux58~1_combout\ : std_logic;
SIGNAL \datapath|Mux58~18_combout\ : std_logic;
SIGNAL \datapath|Mux58~19_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~11_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~12_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~9_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~10_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~7_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~8_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~5_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~6_combout\ : std_logic;
SIGNAL \dbus_d_i[2]~input_o\ : std_logic;
SIGNAL \datapath|mdu|hireg~0_combout\ : std_logic;
SIGNAL \datapath|mdu|add_l[1]~0_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux0~0_combout\ : std_logic;
SIGNAL \datapath|mdu|Add0~1_cout\ : std_logic;
SIGNAL \datapath|mdu|add_ot[1]~1\ : std_logic;
SIGNAL \datapath|mdu|add_ot[2]~2_combout\ : std_logic;
SIGNAL \datapath|mdu|hireg~2_combout\ : std_logic;
SIGNAL \datapath|mdu|add_l[2]~2_combout\ : std_logic;
SIGNAL \datapath|mdu|add_ot[2]~3\ : std_logic;
SIGNAL \datapath|mdu|add_ot[3]~4_combout\ : std_logic;
SIGNAL \datapath|mdu|hireg~3_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o~34_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o~36_combout\ : std_logic;
SIGNAL \datapath|regnxt[2]~8_combout\ : std_logic;
SIGNAL \datapath|regnxt[2]~9_combout\ : std_logic;
SIGNAL \datapath|regnxt[2]~10_combout\ : std_logic;
SIGNAL \datapath|Mux61~22_combout\ : std_logic;
SIGNAL \datapath|Mux61~23_combout\ : std_logic;
SIGNAL \datapath|Mux61~16_combout\ : std_logic;
SIGNAL \datapath|Mux61~21_combout\ : std_logic;
SIGNAL \datapath|Mux61~24_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~8_combout\ : std_logic;
SIGNAL \datapath|alu|Mux31~0_combout\ : std_logic;
SIGNAL \controller|Mux78~0_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o~24_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o~80_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o~26_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o~30_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~0_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~2_cout\ : std_logic;
SIGNAL \datapath|alu|Add0~4\ : std_logic;
SIGNAL \datapath|alu|Add0~6_combout\ : std_logic;
SIGNAL \dbus_d_i[1]~input_o\ : std_logic;
SIGNAL \datapath|mdu|loreg~3_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~4_combout\ : std_logic;
SIGNAL \datapath|regnxt[1]~6_combout\ : std_logic;
SIGNAL \datapath|regnxt[1]~7_combout\ : std_logic;
SIGNAL \datapath|Mux62~2_combout\ : std_logic;
SIGNAL \datapath|Mux62~3_combout\ : std_logic;
SIGNAL \datapath|Mux62~9_combout\ : std_logic;
SIGNAL \datapath|Mux62~10_combout\ : std_logic;
SIGNAL \datapath|Mux62~11_combout\ : std_logic;
SIGNAL \datapath|Mux62~16_combout\ : std_logic;
SIGNAL \datapath|Mux62~0_combout\ : std_logic;
SIGNAL \datapath|Mux62~1_combout\ : std_logic;
SIGNAL \datapath|Mux62~19_combout\ : std_logic;
SIGNAL \datapath|alu|alu_res~80_combout\ : std_logic;
SIGNAL \datapath|alu|Mux31~1_combout\ : std_logic;
SIGNAL \datapath|Mux30~17_combout\ : std_logic;
SIGNAL \datapath|Mux30~18_combout\ : std_logic;
SIGNAL \datapath|Mux30~12_combout\ : std_logic;
SIGNAL \datapath|Mux30~13_combout\ : std_logic;
SIGNAL \datapath|Mux30~14_combout\ : std_logic;
SIGNAL \datapath|Mux30~15_combout\ : std_logic;
SIGNAL \datapath|Mux30~2_combout\ : std_logic;
SIGNAL \datapath|Mux30~3_combout\ : std_logic;
SIGNAL \datapath|Mux30~6_combout\ : std_logic;
SIGNAL \datapath|Mux30~7_combout\ : std_logic;
SIGNAL \datapath|Mux30~4_combout\ : std_logic;
SIGNAL \datapath|Mux30~5_combout\ : std_logic;
SIGNAL \datapath|Mux30~8_combout\ : std_logic;
SIGNAL \datapath|Mux30~11_combout\ : std_logic;
SIGNAL \datapath|Mux30~16_combout\ : std_logic;
SIGNAL \datapath|Mux30~19_combout\ : std_logic;
SIGNAL \datapath|Selector30~0_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~7\ : std_logic;
SIGNAL \datapath|alu|Add0~10\ : std_logic;
SIGNAL \datapath|alu|Add0~12_combout\ : std_logic;
SIGNAL \datapath|alu|alu_res~81_combout\ : std_logic;
SIGNAL \datapath|Selector60~0_combout\ : std_logic;
SIGNAL \datapath|Selector28~0_combout\ : std_logic;
SIGNAL \datapath|alu|Mux29~0_combout\ : std_logic;
SIGNAL \datapath|alu|Mux29~1_combout\ : std_logic;
SIGNAL \datapath|regnxt[3]~11_combout\ : std_logic;
SIGNAL \datapath|regnxt[3]~12_combout\ : std_logic;
SIGNAL \datapath|regnxt[3]~13_combout\ : std_logic;
SIGNAL \datapath|Mux60~0_combout\ : std_logic;
SIGNAL \datapath|Mux60~1_combout\ : std_logic;
SIGNAL \datapath|Mux60~10_combout\ : std_logic;
SIGNAL \datapath|reg24[3]~feeder_combout\ : std_logic;
SIGNAL \datapath|Mux60~6_combout\ : std_logic;
SIGNAL \datapath|Mux60~7_combout\ : std_logic;
SIGNAL \datapath|Mux60~8_combout\ : std_logic;
SIGNAL \datapath|Mux60~3_combout\ : std_logic;
SIGNAL \datapath|Mux60~11_combout\ : std_logic;
SIGNAL \datapath|Mux60~15_combout\ : std_logic;
SIGNAL \datapath|Mux60~16_combout\ : std_logic;
SIGNAL \datapath|Mux60~18_combout\ : std_logic;
SIGNAL \datapath|Mux60~19_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux29~0_combout\ : std_logic;
SIGNAL \datapath|Mux28~17_combout\ : std_logic;
SIGNAL \datapath|Mux28~18_combout\ : std_logic;
SIGNAL \datapath|Mux28~0_combout\ : std_logic;
SIGNAL \datapath|Mux28~1_combout\ : std_logic;
SIGNAL \datapath|Mux28~19_combout\ : std_logic;
SIGNAL \datapath|Mux29~18_combout\ : std_logic;
SIGNAL \datapath|Mux29~10_combout\ : std_logic;
SIGNAL \datapath|Mux29~11_combout\ : std_logic;
SIGNAL \datapath|Mux29~16_combout\ : std_logic;
SIGNAL \datapath|Mux29~2_combout\ : std_logic;
SIGNAL \datapath|Mux29~3_combout\ : std_logic;
SIGNAL \datapath|Mux29~6_combout\ : std_logic;
SIGNAL \datapath|Mux29~7_combout\ : std_logic;
SIGNAL \datapath|Mux29~8_combout\ : std_logic;
SIGNAL \datapath|Mux29~9_combout\ : std_logic;
SIGNAL \datapath|Mux29~19_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~9_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~10_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux29~1_combout\ : std_logic;
SIGNAL \datapath|mdu|add_ot[3]~5\ : std_logic;
SIGNAL \datapath|mdu|add_ot[4]~6_combout\ : std_logic;
SIGNAL \datapath|mdu|hireg~4_combout\ : std_logic;
SIGNAL \datapath|mdu|add_l[4]~4_combout\ : std_logic;
SIGNAL \datapath|mdu|add_ot[4]~7\ : std_logic;
SIGNAL \datapath|mdu|add_ot[5]~8_combout\ : std_logic;
SIGNAL \datapath|mdu|add_ot[5]~9\ : std_logic;
SIGNAL \datapath|mdu|add_ot[6]~11\ : std_logic;
SIGNAL \datapath|mdu|add_ot[7]~13\ : std_logic;
SIGNAL \datapath|mdu|add_ot[8]~14_combout\ : std_logic;
SIGNAL \datapath|mdu|hireg~7_combout\ : std_logic;
SIGNAL \datapath|mdu|add_l[6]~6_combout\ : std_logic;
SIGNAL \datapath|mdu|add_ot[7]~12_combout\ : std_logic;
SIGNAL \datapath|mdu|hireg~6_combout\ : std_logic;
SIGNAL \datapath|mdu|add_l[5]~5_combout\ : std_logic;
SIGNAL \datapath|mdu|add_ot[6]~10_combout\ : std_logic;
SIGNAL \datapath|mdu|hireg~5_combout\ : std_logic;
SIGNAL \datapath|regnxt[4]~14_combout\ : std_logic;
SIGNAL \datapath|regnxt[4]~15_combout\ : std_logic;
SIGNAL \datapath|regnxt[4]~16_combout\ : std_logic;
SIGNAL \datapath|Mux27~10_combout\ : std_logic;
SIGNAL \datapath|Mux27~11_combout\ : std_logic;
SIGNAL \datapath|Mux27~12_combout\ : std_logic;
SIGNAL \datapath|Mux27~13_combout\ : std_logic;
SIGNAL \datapath|Mux27~14_combout\ : std_logic;
SIGNAL \datapath|Mux27~15_combout\ : std_logic;
SIGNAL \datapath|Mux27~16_combout\ : std_logic;
SIGNAL \datapath|Mux27~2_combout\ : std_logic;
SIGNAL \datapath|Mux27~3_combout\ : std_logic;
SIGNAL \datapath|Mux27~6_combout\ : std_logic;
SIGNAL \datapath|Mux27~7_combout\ : std_logic;
SIGNAL \datapath|Mux27~8_combout\ : std_logic;
SIGNAL \datapath|Mux27~9_combout\ : std_logic;
SIGNAL \datapath|Mux27~19_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~13_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~14_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~15_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~16_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~18_combout\ : std_logic;
SIGNAL \ibus_d_i[7]~input_o\ : std_logic;
SIGNAL \datapath|regnxt[7]~23_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~16_combout\ : std_logic;
SIGNAL \datapath|regnxt[7]~24_combout\ : std_logic;
SIGNAL \datapath|regnxt[7]~25_combout\ : std_logic;
SIGNAL \datapath|Mux56~9_combout\ : std_logic;
SIGNAL \datapath|Mux56~10_combout\ : std_logic;
SIGNAL \datapath|Mux56~3_combout\ : std_logic;
SIGNAL \datapath|Mux56~6_combout\ : std_logic;
SIGNAL \datapath|Mux56~7_combout\ : std_logic;
SIGNAL \datapath|Mux56~8_combout\ : std_logic;
SIGNAL \datapath|Mux56~11_combout\ : std_logic;
SIGNAL \datapath|Mux56~15_combout\ : std_logic;
SIGNAL \datapath|Mux56~16_combout\ : std_logic;
SIGNAL \datapath|Mux56~18_combout\ : std_logic;
SIGNAL \datapath|Mux56~1_combout\ : std_logic;
SIGNAL \datapath|Mux56~19_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux25~0_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux25~1_combout\ : std_logic;
SIGNAL \datapath|mdu|add_ot[8]~15\ : std_logic;
SIGNAL \datapath|mdu|add_ot[9]~16_combout\ : std_logic;
SIGNAL \datapath|mdu|hireg~8_combout\ : std_logic;
SIGNAL \datapath|mdu|add_l[8]~8_combout\ : std_logic;
SIGNAL \datapath|mdu|add_ot[9]~17\ : std_logic;
SIGNAL \datapath|mdu|add_ot[10]~18_combout\ : std_logic;
SIGNAL \datapath|mdu|add_ot[10]~19\ : std_logic;
SIGNAL \datapath|mdu|add_ot[11]~20_combout\ : std_logic;
SIGNAL \datapath|mdu|hireg~10_combout\ : std_logic;
SIGNAL \datapath|regnxt[9]~29_combout\ : std_logic;
SIGNAL \dbus_d_i[9]~input_o\ : std_logic;
SIGNAL \datapath|mdu|loreg~17_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~18_combout\ : std_logic;
SIGNAL \ibus_d_i[10]~input_o\ : std_logic;
SIGNAL \datapath|Selector53~0_combout\ : std_logic;
SIGNAL \datapath|Mux21~8_combout\ : std_logic;
SIGNAL \datapath|Mux21~1_combout\ : std_logic;
SIGNAL \datapath|Mux21~9_combout\ : std_logic;
SIGNAL \datapath|Mux21~18_combout\ : std_logic;
SIGNAL \datapath|Mux21~19_combout\ : std_logic;
SIGNAL \datapath|Selector21~0_combout\ : std_logic;
SIGNAL \datapath|alu|Mux22~1_combout\ : std_logic;
SIGNAL \dbus_d_i[10]~input_o\ : std_logic;
SIGNAL \datapath|regnxt[10]~32_combout\ : std_logic;
SIGNAL \datapath|regnxt[10]~33_combout\ : std_logic;
SIGNAL \datapath|regnxt[10]~34_combout\ : std_logic;
SIGNAL \datapath|Mux53~12_combout\ : std_logic;
SIGNAL \datapath|Mux53~13_combout\ : std_logic;
SIGNAL \datapath|Mux53~14_combout\ : std_logic;
SIGNAL \datapath|Mux53~15_combout\ : std_logic;
SIGNAL \datapath|Mux53~11_combout\ : std_logic;
SIGNAL \datapath|Mux53~16_combout\ : std_logic;
SIGNAL \datapath|Mux53~0_combout\ : std_logic;
SIGNAL \datapath|Mux53~1_combout\ : std_logic;
SIGNAL \datapath|Mux53~3_combout\ : std_logic;
SIGNAL \datapath|Mux53~6_combout\ : std_logic;
SIGNAL \datapath|Mux53~9_combout\ : std_logic;
SIGNAL \datapath|Mux53~17_combout\ : std_logic;
SIGNAL \datapath|Mux53~18_combout\ : std_logic;
SIGNAL \datapath|Mux53~19_combout\ : std_logic;
SIGNAL \datapath|mdu|hireg~12_combout\ : std_logic;
SIGNAL \datapath|regnxt[11]~35_combout\ : std_logic;
SIGNAL \datapath|regnxt[11]~36_combout\ : std_logic;
SIGNAL \datapath|Selector52~0_combout\ : std_logic;
SIGNAL \datapath|Selector20~0_combout\ : std_logic;
SIGNAL \datapath|alu|Mux21~0_combout\ : std_logic;
SIGNAL \datapath|alu|alu_res~85_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~32_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~29_combout\ : std_logic;
SIGNAL \dbus_d_i[8]~input_o\ : std_logic;
SIGNAL \datapath|regnxt[8]~27_combout\ : std_logic;
SIGNAL \datapath|regnxt[8]~28_combout\ : std_logic;
SIGNAL \datapath|Mux55~5_combout\ : std_logic;
SIGNAL \datapath|Mux55~7_combout\ : std_logic;
SIGNAL \datapath|Mux55~9_combout\ : std_logic;
SIGNAL \datapath|Mux55~10_combout\ : std_logic;
SIGNAL \datapath|Mux55~13_combout\ : std_logic;
SIGNAL \datapath|Mux55~18_combout\ : std_logic;
SIGNAL \datapath|Mux55~20_combout\ : std_logic;
SIGNAL \datapath|Mux55~26_combout\ : std_logic;
SIGNAL \datapath|Mux55~14_combout\ : std_logic;
SIGNAL \datapath|Mux55~21_combout\ : std_logic;
SIGNAL \datapath|Mux55~22_combout\ : std_logic;
SIGNAL \datapath|Mux55~25_combout\ : std_logic;
SIGNAL \datapath|Selector55~0_combout\ : std_logic;
SIGNAL \datapath|Selector56~0_combout\ : std_logic;
SIGNAL \datapath|alu|Mux25~0_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~19\ : std_logic;
SIGNAL \datapath|alu|Add0~21_combout\ : std_logic;
SIGNAL \ibus_d_i[6]~input_o\ : std_logic;
SIGNAL \datapath|Mux57~6_combout\ : std_logic;
SIGNAL \datapath|Mux57~7_combout\ : std_logic;
SIGNAL \datapath|Mux57~10_combout\ : std_logic;
SIGNAL \datapath|Mux57~11_combout\ : std_logic;
SIGNAL \datapath|Mux57~12_combout\ : std_logic;
SIGNAL \datapath|Mux57~13_combout\ : std_logic;
SIGNAL \datapath|Mux57~14_combout\ : std_logic;
SIGNAL \datapath|Mux57~15_combout\ : std_logic;
SIGNAL \datapath|Mux57~17_combout\ : std_logic;
SIGNAL \datapath|Mux57~18_combout\ : std_logic;
SIGNAL \datapath|Mux57~26_combout\ : std_logic;
SIGNAL \datapath|Mux57~22_combout\ : std_logic;
SIGNAL \datapath|Mux57~25_combout\ : std_logic;
SIGNAL \datapath|alu|alu_res~67_combout\ : std_logic;
SIGNAL \datapath|alu|Mux26~0_combout\ : std_logic;
SIGNAL \datapath|Selector57~0_combout\ : std_logic;
SIGNAL \datapath|alu|Mux26~1_combout\ : std_logic;
SIGNAL \datapath|regnxt[6]~22_combout\ : std_logic;
SIGNAL \datapath|Mux25~17_combout\ : std_logic;
SIGNAL \datapath|Mux25~18_combout\ : std_logic;
SIGNAL \datapath|Mux25~7_combout\ : std_logic;
SIGNAL \datapath|Mux25~8_combout\ : std_logic;
SIGNAL \datapath|Mux25~4_combout\ : std_logic;
SIGNAL \datapath|Mux25~5_combout\ : std_logic;
SIGNAL \datapath|Mux25~6_combout\ : std_logic;
SIGNAL \datapath|Mux25~9_combout\ : std_logic;
SIGNAL \datapath|Mux25~19_combout\ : std_logic;
SIGNAL \datapath|Selector25~0_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~22\ : std_logic;
SIGNAL \datapath|alu|Add0~24_combout\ : std_logic;
SIGNAL \datapath|alu|Mux25~1_combout\ : std_logic;
SIGNAL \datapath|Mux24~17_combout\ : std_logic;
SIGNAL \datapath|Mux24~18_combout\ : std_logic;
SIGNAL \datapath|Mux24~12_combout\ : std_logic;
SIGNAL \datapath|Mux24~13_combout\ : std_logic;
SIGNAL \datapath|Mux24~14_combout\ : std_logic;
SIGNAL \datapath|Mux24~15_combout\ : std_logic;
SIGNAL \datapath|Mux24~16_combout\ : std_logic;
SIGNAL \datapath|Mux24~19_combout\ : std_logic;
SIGNAL \datapath|Selector24~0_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~25\ : std_logic;
SIGNAL \datapath|alu|Add0~27_combout\ : std_logic;
SIGNAL \datapath|alu|alu_res~68_combout\ : std_logic;
SIGNAL \datapath|alu|Mux24~0_combout\ : std_logic;
SIGNAL \datapath|alu|Mux24~1_combout\ : std_logic;
SIGNAL \datapath|Mux23~17_combout\ : std_logic;
SIGNAL \datapath|Mux23~18_combout\ : std_logic;
SIGNAL \datapath|Mux23~0_combout\ : std_logic;
SIGNAL \datapath|Mux23~1_combout\ : std_logic;
SIGNAL \datapath|Mux23~3_combout\ : std_logic;
SIGNAL \datapath|Mux23~4_combout\ : std_logic;
SIGNAL \datapath|Mux23~5_combout\ : std_logic;
SIGNAL \datapath|Mux23~6_combout\ : std_logic;
SIGNAL \datapath|Mux23~9_combout\ : std_logic;
SIGNAL \datapath|Mux23~19_combout\ : std_logic;
SIGNAL \datapath|Selector23~0_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~28\ : std_logic;
SIGNAL \datapath|alu|Add0~31\ : std_logic;
SIGNAL \datapath|alu|Add0~34\ : std_logic;
SIGNAL \datapath|alu|Add0~36_combout\ : std_logic;
SIGNAL \datapath|alu|Mux21~1_combout\ : std_logic;
SIGNAL \datapath|regnxt[11]~37_combout\ : std_logic;
SIGNAL \datapath|Mux52~17_combout\ : std_logic;
SIGNAL \datapath|Mux52~18_combout\ : std_logic;
SIGNAL \datapath|Mux52~1_combout\ : std_logic;
SIGNAL \datapath|Mux52~19_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~23_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~24_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~21_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~22_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~19_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~20_combout\ : std_logic;
SIGNAL \datapath|regnxt[9]~30_combout\ : std_logic;
SIGNAL \datapath|regnxt[9]~31_combout\ : std_logic;
SIGNAL \datapath|Mux22~9_combout\ : std_logic;
SIGNAL \datapath|Mux22~10_combout\ : std_logic;
SIGNAL \datapath|Mux22~5_combout\ : std_logic;
SIGNAL \datapath|Mux22~6_combout\ : std_logic;
SIGNAL \datapath|Mux22~7_combout\ : std_logic;
SIGNAL \datapath|Mux22~8_combout\ : std_logic;
SIGNAL \datapath|Mux22~11_combout\ : std_logic;
SIGNAL \datapath|Mux22~14_combout\ : std_logic;
SIGNAL \datapath|Mux22~15_combout\ : std_logic;
SIGNAL \datapath|Mux22~16_combout\ : std_logic;
SIGNAL \datapath|Mux22~18_combout\ : std_logic;
SIGNAL \datapath|Mux22~19_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~23_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~24_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux22~1_combout\ : std_logic;
SIGNAL \datapath|mdu|add_ot[11]~21\ : std_logic;
SIGNAL \datapath|mdu|add_ot[12]~22_combout\ : std_logic;
SIGNAL \datapath|mdu|hireg~11_combout\ : std_logic;
SIGNAL \datapath|mdu|add_l[11]~11_combout\ : std_logic;
SIGNAL \datapath|mdu|add_ot[12]~23\ : std_logic;
SIGNAL \datapath|mdu|add_ot[13]~24_combout\ : std_logic;
SIGNAL \datapath|mdu|hireg~13_combout\ : std_logic;
SIGNAL \datapath|mdu|hireg~14_combout\ : std_logic;
SIGNAL \datapath|mdu|add_l[13]~13_combout\ : std_logic;
SIGNAL \datapath|mdu|add_ot[13]~25\ : std_logic;
SIGNAL \datapath|mdu|add_ot[14]~27\ : std_logic;
SIGNAL \datapath|mdu|add_ot[15]~28_combout\ : std_logic;
SIGNAL \datapath|mdu|add_ot[15]~29\ : std_logic;
SIGNAL \datapath|mdu|add_ot[16]~30_combout\ : std_logic;
SIGNAL \datapath|mdu|hireg~15_combout\ : std_logic;
SIGNAL \datapath|mdu|add_l[15]~15_combout\ : std_logic;
SIGNAL \datapath|mdu|add_ot[16]~31\ : std_logic;
SIGNAL \datapath|mdu|add_ot[17]~33\ : std_logic;
SIGNAL \datapath|mdu|add_ot[18]~34_combout\ : std_logic;
SIGNAL \datapath|mdu|hireg~17_combout\ : std_logic;
SIGNAL \datapath|mdu|add_l[16]~16_combout\ : std_logic;
SIGNAL \datapath|mdu|add_ot[17]~32_combout\ : std_logic;
SIGNAL \datapath|mdu|hireg~16_combout\ : std_logic;
SIGNAL \datapath|regnxt[15]~47_combout\ : std_logic;
SIGNAL \datapath|regnxt[15]~48_combout\ : std_logic;
SIGNAL \datapath|regnxt[15]~49_combout\ : std_logic;
SIGNAL \datapath|Mux48~17_combout\ : std_logic;
SIGNAL \datapath|Mux48~18_combout\ : std_logic;
SIGNAL \datapath|Mux48~0_combout\ : std_logic;
SIGNAL \datapath|Mux48~1_combout\ : std_logic;
SIGNAL \datapath|Mux48~19_combout\ : std_logic;
SIGNAL \datapath|Selector48~0_combout\ : std_logic;
SIGNAL \datapath|alu|Mux17~0_combout\ : std_logic;
SIGNAL \datapath|alu|alu_res~87_combout\ : std_logic;
SIGNAL \datapath|alu|Mux17~1_combout\ : std_logic;
SIGNAL \datapath|Mux16~9_combout\ : std_logic;
SIGNAL \datapath|Mux16~10_combout\ : std_logic;
SIGNAL \datapath|Mux16~2_combout\ : std_logic;
SIGNAL \datapath|Mux16~3_combout\ : std_logic;
SIGNAL \datapath|Mux16~11_combout\ : std_logic;
SIGNAL \datapath|Mux16~16_combout\ : std_logic;
SIGNAL \datapath|Mux16~17_combout\ : std_logic;
SIGNAL \datapath|Mux16~18_combout\ : std_logic;
SIGNAL \datapath|Mux16~19_combout\ : std_logic;
SIGNAL \datapath|Selector16~0_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~44_combout\ : std_logic;
SIGNAL \datapath|Mux50~1_combout\ : std_logic;
SIGNAL \datapath|Mux50~17_combout\ : std_logic;
SIGNAL \datapath|Mux50~18_combout\ : std_logic;
SIGNAL \datapath|Mux50~19_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~41_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~38_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~37\ : std_logic;
SIGNAL \datapath|alu|Add0~40\ : std_logic;
SIGNAL \datapath|alu|Add0~43\ : std_logic;
SIGNAL \datapath|alu|Add0~46\ : std_logic;
SIGNAL \datapath|alu|Add0~49\ : std_logic;
SIGNAL \datapath|alu|Add0~51_combout\ : std_logic;
SIGNAL \datapath|alu|Mux16~0_combout\ : std_logic;
SIGNAL \datapath|Mux15~10_combout\ : std_logic;
SIGNAL \datapath|Mux15~11_combout\ : std_logic;
SIGNAL \datapath|Mux15~16_combout\ : std_logic;
SIGNAL \datapath|Mux15~4_combout\ : std_logic;
SIGNAL \datapath|Mux15~5_combout\ : std_logic;
SIGNAL \datapath|Mux15~2_combout\ : std_logic;
SIGNAL \datapath|Mux15~3_combout\ : std_logic;
SIGNAL \datapath|Mux15~6_combout\ : std_logic;
SIGNAL \datapath|Mux15~7_combout\ : std_logic;
SIGNAL \datapath|Mux15~8_combout\ : std_logic;
SIGNAL \datapath|Mux15~9_combout\ : std_logic;
SIGNAL \datapath|Mux15~19_combout\ : std_logic;
SIGNAL \datapath|Selector15~0_combout\ : std_logic;
SIGNAL \datapath|alu|Mux16~1_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~32_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~33_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~34_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o~47_combout\ : std_logic;
SIGNAL \datapath|regnxt[16]~50_combout\ : std_logic;
SIGNAL \datapath|regnxt[16]~51_combout\ : std_logic;
SIGNAL \datapath|regnxt[16]~52_combout\ : std_logic;
SIGNAL \datapath|Mux47~18_combout\ : std_logic;
SIGNAL \datapath|Mux47~8_combout\ : std_logic;
SIGNAL \datapath|Mux47~5_combout\ : std_logic;
SIGNAL \datapath|Mux47~3_combout\ : std_logic;
SIGNAL \datapath|Mux47~6_combout\ : std_logic;
SIGNAL \datapath|Mux47~9_combout\ : std_logic;
SIGNAL \datapath|Mux47~19_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~50_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~52\ : std_logic;
SIGNAL \datapath|alu|Add0~54_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o~52_combout\ : std_logic;
SIGNAL \datapath|Selector46~0_combout\ : std_logic;
SIGNAL \datapath|alu|Mux15~0_combout\ : std_logic;
SIGNAL \datapath|alu|Mux15~1_combout\ : std_logic;
SIGNAL \datapath|regnxt[17]~55_combout\ : std_logic;
SIGNAL \datapath|Mux46~17_combout\ : std_logic;
SIGNAL \datapath|Mux46~18_combout\ : std_logic;
SIGNAL \datapath|Mux46~1_combout\ : std_logic;
SIGNAL \datapath|Mux46~13_combout\ : std_logic;
SIGNAL \datapath|Mux46~14_combout\ : std_logic;
SIGNAL \datapath|Mux46~15_combout\ : std_logic;
SIGNAL \datapath|Mux46~10_combout\ : std_logic;
SIGNAL \datapath|Mux46~5_combout\ : std_logic;
SIGNAL \datapath|Mux46~6_combout\ : std_logic;
SIGNAL \datapath|Mux46~7_combout\ : std_logic;
SIGNAL \datapath|Mux46~8_combout\ : std_logic;
SIGNAL \datapath|Mux46~3_combout\ : std_logic;
SIGNAL \datapath|Mux46~11_combout\ : std_logic;
SIGNAL \datapath|Mux46~16_combout\ : std_logic;
SIGNAL \datapath|Mux46~19_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~36_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~37_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~38_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~39_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~40_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux13~0_combout\ : std_logic;
SIGNAL \datapath|Mux12~7_combout\ : std_logic;
SIGNAL \datapath|Mux12~8_combout\ : std_logic;
SIGNAL \datapath|Mux12~9_combout\ : std_logic;
SIGNAL \datapath|Mux12~10_combout\ : std_logic;
SIGNAL \datapath|Mux12~11_combout\ : std_logic;
SIGNAL \datapath|Mux12~13_combout\ : std_logic;
SIGNAL \datapath|Mux12~14_combout\ : std_logic;
SIGNAL \datapath|Mux12~15_combout\ : std_logic;
SIGNAL \datapath|Mux12~16_combout\ : std_logic;
SIGNAL \datapath|Mux12~0_combout\ : std_logic;
SIGNAL \datapath|Mux12~1_combout\ : std_logic;
SIGNAL \datapath|Mux12~19_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~41_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~42_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux13~1_combout\ : std_logic;
SIGNAL \datapath|mdu|add_ot[18]~35\ : std_logic;
SIGNAL \datapath|mdu|add_ot[19]~37\ : std_logic;
SIGNAL \datapath|mdu|add_ot[20]~38_combout\ : std_logic;
SIGNAL \datapath|mdu|hireg~22_combout\ : std_logic;
SIGNAL \datapath|regnxt[21]~65_combout\ : std_logic;
SIGNAL \datapath|regnxt[21]~66_combout\ : std_logic;
SIGNAL \datapath|Mux10~6_combout\ : std_logic;
SIGNAL \datapath|Mux10~7_combout\ : std_logic;
SIGNAL \datapath|Mux10~8_combout\ : std_logic;
SIGNAL \datapath|Mux10~2_combout\ : std_logic;
SIGNAL \datapath|Mux10~3_combout\ : std_logic;
SIGNAL \datapath|Mux10~11_combout\ : std_logic;
SIGNAL \datapath|Mux10~12_combout\ : std_logic;
SIGNAL \datapath|Mux10~13_combout\ : std_logic;
SIGNAL \datapath|Mux10~14_combout\ : std_logic;
SIGNAL \datapath|Mux10~15_combout\ : std_logic;
SIGNAL \datapath|Mux10~16_combout\ : std_logic;
SIGNAL \datapath|Mux10~0_combout\ : std_logic;
SIGNAL \datapath|Mux10~1_combout\ : std_logic;
SIGNAL \datapath|Mux10~17_combout\ : std_logic;
SIGNAL \datapath|Mux10~18_combout\ : std_logic;
SIGNAL \datapath|Mux10~19_combout\ : std_logic;
SIGNAL \datapath|Selector10~0_combout\ : std_logic;
SIGNAL \datapath|alu|Mux11~0_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~66_combout\ : std_logic;
SIGNAL \datapath|alu|Mux11~1_combout\ : std_logic;
SIGNAL \datapath|regnxt[21]~67_combout\ : std_logic;
SIGNAL \datapath|Mux42~18_combout\ : std_logic;
SIGNAL \datapath|Mux42~1_combout\ : std_logic;
SIGNAL \datapath|Mux42~15_combout\ : std_logic;
SIGNAL \datapath|Mux42~2_combout\ : std_logic;
SIGNAL \datapath|Mux42~3_combout\ : std_logic;
SIGNAL \datapath|Mux42~10_combout\ : std_logic;
SIGNAL \datapath|Mux42~5_combout\ : std_logic;
SIGNAL \datapath|Mux42~6_combout\ : std_logic;
SIGNAL \datapath|Mux42~7_combout\ : std_logic;
SIGNAL \datapath|Mux42~8_combout\ : std_logic;
SIGNAL \datapath|Mux42~11_combout\ : std_logic;
SIGNAL \datapath|Mux42~16_combout\ : std_logic;
SIGNAL \datapath|Mux42~19_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux11~0_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~45_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~46_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux11~1_combout\ : std_logic;
SIGNAL \datapath|mdu|add_ot[20]~39\ : std_logic;
SIGNAL \datapath|mdu|add_ot[21]~41\ : std_logic;
SIGNAL \datapath|mdu|add_ot[22]~42_combout\ : std_logic;
SIGNAL \datapath|mdu|hireg~21_combout\ : std_logic;
SIGNAL \datapath|mdu|add_l[20]~20_combout\ : std_logic;
SIGNAL \datapath|mdu|add_ot[21]~40_combout\ : std_logic;
SIGNAL \datapath|mdu|hireg~20_combout\ : std_logic;
SIGNAL \datapath|regnxt[19]~59_combout\ : std_logic;
SIGNAL \datapath|regnxt[19]~60_combout\ : std_logic;
SIGNAL \datapath|regnxt[19]~61_combout\ : std_logic;
SIGNAL \datapath|Mux44~17_combout\ : std_logic;
SIGNAL \datapath|Mux44~18_combout\ : std_logic;
SIGNAL \datapath|Mux44~12_combout\ : std_logic;
SIGNAL \datapath|Mux44~13_combout\ : std_logic;
SIGNAL \datapath|Mux44~14_combout\ : std_logic;
SIGNAL \datapath|Mux44~15_combout\ : std_logic;
SIGNAL \datapath|Mux44~9_combout\ : std_logic;
SIGNAL \datapath|Mux44~10_combout\ : std_logic;
SIGNAL \datapath|Mux44~2_combout\ : std_logic;
SIGNAL \datapath|Mux44~3_combout\ : std_logic;
SIGNAL \datapath|Mux44~11_combout\ : std_logic;
SIGNAL \datapath|Mux44~16_combout\ : std_logic;
SIGNAL \datapath|Mux44~19_combout\ : std_logic;
SIGNAL \controller|cmp_r_sel_o~0_combout\ : std_logic;
SIGNAL \controller|cmp_r_sel_o~q\ : std_logic;
SIGNAL \datapath|Selector76~0_combout\ : std_logic;
SIGNAL \datapath|Mux45~17_combout\ : std_logic;
SIGNAL \datapath|Mux45~18_combout\ : std_logic;
SIGNAL \datapath|Mux45~2_combout\ : std_logic;
SIGNAL \datapath|Mux45~3_combout\ : std_logic;
SIGNAL \datapath|Mux45~6_combout\ : std_logic;
SIGNAL \datapath|Mux45~0_combout\ : std_logic;
SIGNAL \datapath|Mux45~1_combout\ : std_logic;
SIGNAL \datapath|Mux45~9_combout\ : std_logic;
SIGNAL \datapath|Mux45~10_combout\ : std_logic;
SIGNAL \datapath|Mux45~11_combout\ : std_logic;
SIGNAL \datapath|Mux45~15_combout\ : std_logic;
SIGNAL \datapath|Mux45~16_combout\ : std_logic;
SIGNAL \datapath|Mux45~19_combout\ : std_logic;
SIGNAL \datapath|Selector77~0_combout\ : std_logic;
SIGNAL \datapath|cmp|Equal0~11_combout\ : std_logic;
SIGNAL \datapath|Mux8~0_combout\ : std_logic;
SIGNAL \datapath|Mux8~1_combout\ : std_logic;
SIGNAL \datapath|Mux8~12_combout\ : std_logic;
SIGNAL \datapath|Mux8~13_combout\ : std_logic;
SIGNAL \datapath|Mux8~14_combout\ : std_logic;
SIGNAL \datapath|Mux8~15_combout\ : std_logic;
SIGNAL \datapath|Mux8~2_combout\ : std_logic;
SIGNAL \datapath|Mux8~3_combout\ : std_logic;
SIGNAL \datapath|Mux8~9_combout\ : std_logic;
SIGNAL \datapath|Mux8~10_combout\ : std_logic;
SIGNAL \datapath|Mux8~11_combout\ : std_logic;
SIGNAL \datapath|Mux8~16_combout\ : std_logic;
SIGNAL \datapath|Mux8~19_combout\ : std_logic;
SIGNAL \datapath|Selector72~0_combout\ : std_logic;
SIGNAL \datapath|cmp|Equal0~13_combout\ : std_logic;
SIGNAL \datapath|Selector75~0_combout\ : std_logic;
SIGNAL \datapath|Selector74~0_combout\ : std_logic;
SIGNAL \datapath|cmp|Equal0~12_combout\ : std_logic;
SIGNAL \datapath|cmp|Equal0~14_combout\ : std_logic;
SIGNAL \datapath|Selector91~0_combout\ : std_logic;
SIGNAL \datapath|cmp|Equal0~2_combout\ : std_logic;
SIGNAL \datapath|Selector94~0_combout\ : std_logic;
SIGNAL \datapath|Mux31~17_combout\ : std_logic;
SIGNAL \datapath|Mux31~18_combout\ : std_logic;
SIGNAL \datapath|Mux31~4_combout\ : std_logic;
SIGNAL \datapath|Mux31~5_combout\ : std_logic;
SIGNAL \datapath|Mux31~3_combout\ : std_logic;
SIGNAL \datapath|Mux31~6_combout\ : std_logic;
SIGNAL \datapath|Mux31~0_combout\ : std_logic;
SIGNAL \datapath|Mux31~1_combout\ : std_logic;
SIGNAL \datapath|Mux31~9_combout\ : std_logic;
SIGNAL \datapath|Mux31~19_combout\ : std_logic;
SIGNAL \datapath|cmp|Equal0~0_combout\ : std_logic;
SIGNAL \datapath|Selector93~0_combout\ : std_logic;
SIGNAL \datapath|cmp|Equal0~1_combout\ : std_logic;
SIGNAL \datapath|cmp|Equal0~4_combout\ : std_logic;
SIGNAL \datapath|Selector65~0_combout\ : std_logic;
SIGNAL \datapath|cmp|Equal0~18_combout\ : std_logic;
SIGNAL \datapath|Selector69~0_combout\ : std_logic;
SIGNAL \datapath|cmp|Equal0~16_combout\ : std_logic;
SIGNAL \datapath|Selector71~0_combout\ : std_logic;
SIGNAL \datapath|cmp|Equal0~15_combout\ : std_logic;
SIGNAL \datapath|cmp|Equal0~19_combout\ : std_logic;
SIGNAL \datapath|cmp|Equal0~20_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o[6]~37_combout\ : std_logic;
SIGNAL \controller|Mux86~1_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o[6]~38_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o[6]~39_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o[6]~40_combout\ : std_logic;
SIGNAL \datapath|Selector50~0_combout\ : std_logic;
SIGNAL \datapath|Selector18~0_combout\ : std_logic;
SIGNAL \datapath|alu|Mux19~0_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~42_combout\ : std_logic;
SIGNAL \datapath|alu|Mux19~1_combout\ : std_logic;
SIGNAL \datapath|regnxt[13]~43_combout\ : std_logic;
SIGNAL \datapath|Mux18~17_combout\ : std_logic;
SIGNAL \datapath|Mux18~18_combout\ : std_logic;
SIGNAL \datapath|Mux18~9_combout\ : std_logic;
SIGNAL \datapath|Mux18~10_combout\ : std_logic;
SIGNAL \datapath|Mux18~4_combout\ : std_logic;
SIGNAL \datapath|Mux18~5_combout\ : std_logic;
SIGNAL \datapath|Mux18~8_combout\ : std_logic;
SIGNAL \datapath|Mux18~11_combout\ : std_logic;
SIGNAL \datapath|Mux18~16_combout\ : std_logic;
SIGNAL \datapath|Mux18~0_combout\ : std_logic;
SIGNAL \datapath|Mux18~1_combout\ : std_logic;
SIGNAL \datapath|Mux18~19_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~31_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~32_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~34_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~35_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~36_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~37_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~38_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~39_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~40_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux14~0_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux14~1_combout\ : std_logic;
SIGNAL \datapath|mdu|add_ot[19]~36_combout\ : std_logic;
SIGNAL \datapath|mdu|hireg~19_combout\ : std_logic;
SIGNAL \datapath|regnxt[18]~56_combout\ : std_logic;
SIGNAL \datapath|regnxt[18]~57_combout\ : std_logic;
SIGNAL \datapath|regnxt[18]~58_combout\ : std_logic;
SIGNAL \datapath|Mux13~2_combout\ : std_logic;
SIGNAL \datapath|Mux13~3_combout\ : std_logic;
SIGNAL \datapath|Mux13~5_combout\ : std_logic;
SIGNAL \datapath|Mux13~6_combout\ : std_logic;
SIGNAL \datapath|Mux13~7_combout\ : std_logic;
SIGNAL \datapath|Mux13~8_combout\ : std_logic;
SIGNAL \datapath|Mux13~9_combout\ : std_logic;
SIGNAL \datapath|Mux13~12_combout\ : std_logic;
SIGNAL \datapath|Mux13~13_combout\ : std_logic;
SIGNAL \datapath|Mux13~14_combout\ : std_logic;
SIGNAL \datapath|Mux13~15_combout\ : std_logic;
SIGNAL \datapath|Mux13~16_combout\ : std_logic;
SIGNAL \datapath|Mux13~19_combout\ : std_logic;
SIGNAL \datapath|Selector13~0_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~55\ : std_logic;
SIGNAL \datapath|alu|Add0~58\ : std_logic;
SIGNAL \datapath|alu|Add0~61\ : std_logic;
SIGNAL \datapath|alu|Add0~64\ : std_logic;
SIGNAL \datapath|alu|Add0~67\ : std_logic;
SIGNAL \datapath|alu|Add0~70\ : std_logic;
SIGNAL \datapath|alu|Add0~72_combout\ : std_logic;
SIGNAL \datapath|alu|Mux9~1_combout\ : std_logic;
SIGNAL \datapath|Selector8~0_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~73\ : std_logic;
SIGNAL \datapath|alu|Add0~76\ : std_logic;
SIGNAL \datapath|alu|Add0~78_combout\ : std_logic;
SIGNAL \datapath|alu|Mux7~1_combout\ : std_logic;
SIGNAL \datapath|regnxt[25]~79_combout\ : std_logic;
SIGNAL \datapath|Mux6~17_combout\ : std_logic;
SIGNAL \datapath|Mux6~18_combout\ : std_logic;
SIGNAL \datapath|Mux6~0_combout\ : std_logic;
SIGNAL \datapath|Mux6~1_combout\ : std_logic;
SIGNAL \datapath|Mux6~19_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~55_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~51_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~52_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~53_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~54_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~56_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~58_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux5~1_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux6~0_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux6~1_combout\ : std_logic;
SIGNAL \datapath|Mux38~2_combout\ : std_logic;
SIGNAL \datapath|Mux38~3_combout\ : std_logic;
SIGNAL \datapath|Mux38~10_combout\ : std_logic;
SIGNAL \datapath|Mux38~6_combout\ : std_logic;
SIGNAL \datapath|Mux38~7_combout\ : std_logic;
SIGNAL \datapath|Mux38~4_combout\ : std_logic;
SIGNAL \datapath|Mux38~5_combout\ : std_logic;
SIGNAL \datapath|Mux38~8_combout\ : std_logic;
SIGNAL \datapath|Mux38~11_combout\ : std_logic;
SIGNAL \datapath|Mux38~16_combout\ : std_logic;
SIGNAL \datapath|Mux38~0_combout\ : std_logic;
SIGNAL \datapath|Mux38~1_combout\ : std_logic;
SIGNAL \datapath|Mux38~19_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux7~0_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux7~1_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux8~0_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux8~1_combout\ : std_logic;
SIGNAL \datapath|mdu|add_ot[22]~43\ : std_logic;
SIGNAL \datapath|mdu|add_ot[23]~45\ : std_logic;
SIGNAL \datapath|mdu|add_ot[24]~47\ : std_logic;
SIGNAL \datapath|mdu|add_ot[25]~49\ : std_logic;
SIGNAL \datapath|mdu|add_ot[26]~51\ : std_logic;
SIGNAL \datapath|mdu|add_ot[27]~53\ : std_logic;
SIGNAL \datapath|mdu|add_ot[28]~55\ : std_logic;
SIGNAL \datapath|mdu|add_ot[29]~57\ : std_logic;
SIGNAL \datapath|mdu|add_ot[30]~58_combout\ : std_logic;
SIGNAL \datapath|mdu|hireg~30_combout\ : std_logic;
SIGNAL \datapath|mdu|add_l[30]~30_combout\ : std_logic;
SIGNAL \datapath|mdu|add_ot[30]~59\ : std_logic;
SIGNAL \datapath|mdu|add_ot[31]~60_combout\ : std_logic;
SIGNAL \datapath|mdu|hireg~32_combout\ : std_logic;
SIGNAL \datapath|mdu|add_l[31]~31_combout\ : std_logic;
SIGNAL \datapath|mdu|add_ot[31]~61\ : std_logic;
SIGNAL \datapath|mdu|hireg_nxt[31]~0_combout\ : std_logic;
SIGNAL \datapath|mdu|hireg~31_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o~78_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o[30]~4_combout\ : std_logic;
SIGNAL \datapath|regnxt[30]~92_combout\ : std_logic;
SIGNAL \datapath|regnxt[30]~93_combout\ : std_logic;
SIGNAL \datapath|regnxt[30]~94_combout\ : std_logic;
SIGNAL \datapath|Mux33~13_combout\ : std_logic;
SIGNAL \datapath|Mux33~14_combout\ : std_logic;
SIGNAL \datapath|Mux33~15_combout\ : std_logic;
SIGNAL \datapath|Mux33~16_combout\ : std_logic;
SIGNAL \datapath|Mux33~17_combout\ : std_logic;
SIGNAL \datapath|Mux33~18_combout\ : std_logic;
SIGNAL \datapath|Mux33~0_combout\ : std_logic;
SIGNAL \datapath|Mux33~1_combout\ : std_logic;
SIGNAL \datapath|Mux33~5_combout\ : std_logic;
SIGNAL \datapath|Mux33~3_combout\ : std_logic;
SIGNAL \datapath|Mux33~6_combout\ : std_logic;
SIGNAL \datapath|Mux33~9_combout\ : std_logic;
SIGNAL \datapath|Mux33~19_combout\ : std_logic;
SIGNAL \datapath|mdu|add_ot[26]~50_combout\ : std_logic;
SIGNAL \datapath|mdu|add_ot[27]~52_combout\ : std_logic;
SIGNAL \datapath|mdu|hireg~26_combout\ : std_logic;
SIGNAL \datapath|mdu|hireg~9_combout\ : std_logic;
SIGNAL \datapath|mdu|LessThan0~1_cout\ : std_logic;
SIGNAL \datapath|mdu|LessThan0~3_cout\ : std_logic;
SIGNAL \datapath|mdu|LessThan0~5_cout\ : std_logic;
SIGNAL \datapath|mdu|LessThan0~7_cout\ : std_logic;
SIGNAL \datapath|mdu|LessThan0~9_cout\ : std_logic;
SIGNAL \datapath|mdu|LessThan0~11_cout\ : std_logic;
SIGNAL \datapath|mdu|LessThan0~13_cout\ : std_logic;
SIGNAL \datapath|mdu|LessThan0~15_cout\ : std_logic;
SIGNAL \datapath|mdu|LessThan0~17_cout\ : std_logic;
SIGNAL \datapath|mdu|LessThan0~19_cout\ : std_logic;
SIGNAL \datapath|mdu|LessThan0~21_cout\ : std_logic;
SIGNAL \datapath|mdu|LessThan0~23_cout\ : std_logic;
SIGNAL \datapath|mdu|LessThan0~25_cout\ : std_logic;
SIGNAL \datapath|mdu|LessThan0~27_cout\ : std_logic;
SIGNAL \datapath|mdu|LessThan0~29_cout\ : std_logic;
SIGNAL \datapath|mdu|LessThan0~31_cout\ : std_logic;
SIGNAL \datapath|mdu|LessThan0~33_cout\ : std_logic;
SIGNAL \datapath|mdu|LessThan0~35_cout\ : std_logic;
SIGNAL \datapath|mdu|LessThan0~37_cout\ : std_logic;
SIGNAL \datapath|mdu|LessThan0~39_cout\ : std_logic;
SIGNAL \datapath|mdu|LessThan0~41_cout\ : std_logic;
SIGNAL \datapath|mdu|LessThan0~43_cout\ : std_logic;
SIGNAL \datapath|mdu|LessThan0~45_cout\ : std_logic;
SIGNAL \datapath|mdu|LessThan0~47_cout\ : std_logic;
SIGNAL \datapath|mdu|LessThan0~49_cout\ : std_logic;
SIGNAL \datapath|mdu|LessThan0~51_cout\ : std_logic;
SIGNAL \datapath|mdu|LessThan0~53_cout\ : std_logic;
SIGNAL \datapath|mdu|LessThan0~55_cout\ : std_logic;
SIGNAL \datapath|mdu|LessThan0~57_cout\ : std_logic;
SIGNAL \datapath|mdu|LessThan0~59_cout\ : std_logic;
SIGNAL \datapath|mdu|LessThan0~61_cout\ : std_logic;
SIGNAL \datapath|mdu|LessThan0~62_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~0_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~1_combout\ : std_logic;
SIGNAL \datapath|regnxt[0]~1_combout\ : std_logic;
SIGNAL \datapath|regnxt[0]~2_combout\ : std_logic;
SIGNAL \datapath|regnxt[0]~4_combout\ : std_logic;
SIGNAL \datapath|Mux63~23_combout\ : std_logic;
SIGNAL \datapath|Mux63~24_combout\ : std_logic;
SIGNAL \datapath|Mux63~15_combout\ : std_logic;
SIGNAL \datapath|Mux63~16_combout\ : std_logic;
SIGNAL \datapath|Mux63~17_combout\ : std_logic;
SIGNAL \datapath|Mux63~18_combout\ : std_logic;
SIGNAL \datapath|Mux63~26_combout\ : std_logic;
SIGNAL \datapath|Mux63~14_combout\ : std_logic;
SIGNAL \datapath|Mux63~21_combout\ : std_logic;
SIGNAL \datapath|Mux63~22_combout\ : std_logic;
SIGNAL \datapath|Mux63~25_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux32~0_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~4_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l[0]~5_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l[0]~6_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux32~1_combout\ : std_logic;
SIGNAL \datapath|mdu|add_ot[1]~0_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~62_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~63_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~64_combout\ : std_logic;
SIGNAL \datapath|regnxt[31]~95_combout\ : std_logic;
SIGNAL \datapath|regnxt[31]~96_combout\ : std_logic;
SIGNAL \datapath|regnxt[31]~97_combout\ : std_logic;
SIGNAL \datapath|Mux32~17_combout\ : std_logic;
SIGNAL \datapath|Mux32~18_combout\ : std_logic;
SIGNAL \datapath|Mux32~7_combout\ : std_logic;
SIGNAL \datapath|Mux32~5_combout\ : std_logic;
SIGNAL \datapath|Mux32~8_combout\ : std_logic;
SIGNAL \datapath|Mux32~9_combout\ : std_logic;
SIGNAL \datapath|Mux32~10_combout\ : std_logic;
SIGNAL \datapath|Mux32~11_combout\ : std_logic;
SIGNAL \datapath|Mux32~15_combout\ : std_logic;
SIGNAL \datapath|Mux32~16_combout\ : std_logic;
SIGNAL \datapath|Mux32~19_combout\ : std_logic;
SIGNAL \datapath|Selector64~0_combout\ : std_logic;
SIGNAL \datapath|Selector66~0_combout\ : std_logic;
SIGNAL \datapath|Selector82~0_combout\ : std_logic;
SIGNAL \datapath|Selector83~0_combout\ : std_logic;
SIGNAL \datapath|Selector84~0_combout\ : std_logic;
SIGNAL \datapath|Selector85~0_combout\ : std_logic;
SIGNAL \datapath|Selector86~0_combout\ : std_logic;
SIGNAL \datapath|Selector88~0_combout\ : std_logic;
SIGNAL \datapath|Selector89~0_combout\ : std_logic;
SIGNAL \datapath|cmp|LessThan0~1_cout\ : std_logic;
SIGNAL \datapath|cmp|LessThan0~3_cout\ : std_logic;
SIGNAL \datapath|cmp|LessThan0~5_cout\ : std_logic;
SIGNAL \datapath|cmp|LessThan0~7_cout\ : std_logic;
SIGNAL \datapath|cmp|LessThan0~9_cout\ : std_logic;
SIGNAL \datapath|cmp|LessThan0~11_cout\ : std_logic;
SIGNAL \datapath|cmp|LessThan0~13_cout\ : std_logic;
SIGNAL \datapath|cmp|LessThan0~15_cout\ : std_logic;
SIGNAL \datapath|cmp|LessThan0~17_cout\ : std_logic;
SIGNAL \datapath|cmp|LessThan0~19_cout\ : std_logic;
SIGNAL \datapath|cmp|LessThan0~21_cout\ : std_logic;
SIGNAL \datapath|cmp|LessThan0~23_cout\ : std_logic;
SIGNAL \datapath|cmp|LessThan0~25_cout\ : std_logic;
SIGNAL \datapath|cmp|LessThan0~27_cout\ : std_logic;
SIGNAL \datapath|cmp|LessThan0~29_cout\ : std_logic;
SIGNAL \datapath|cmp|LessThan0~31_cout\ : std_logic;
SIGNAL \datapath|cmp|LessThan0~33_cout\ : std_logic;
SIGNAL \datapath|cmp|LessThan0~35_cout\ : std_logic;
SIGNAL \datapath|cmp|LessThan0~37_cout\ : std_logic;
SIGNAL \datapath|cmp|LessThan0~39_cout\ : std_logic;
SIGNAL \datapath|cmp|LessThan0~41_cout\ : std_logic;
SIGNAL \datapath|cmp|LessThan0~43_cout\ : std_logic;
SIGNAL \datapath|cmp|LessThan0~45_cout\ : std_logic;
SIGNAL \datapath|cmp|LessThan0~47_cout\ : std_logic;
SIGNAL \datapath|cmp|LessThan0~49_cout\ : std_logic;
SIGNAL \datapath|cmp|LessThan0~51_cout\ : std_logic;
SIGNAL \datapath|cmp|LessThan0~53_cout\ : std_logic;
SIGNAL \datapath|cmp|LessThan0~55_cout\ : std_logic;
SIGNAL \datapath|cmp|LessThan0~57_cout\ : std_logic;
SIGNAL \datapath|cmp|LessThan0~59_cout\ : std_logic;
SIGNAL \datapath|cmp|LessThan0~61_cout\ : std_logic;
SIGNAL \datapath|cmp|LessThan0~62_combout\ : std_logic;
SIGNAL \controller|Mux52~4_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o~58_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~62_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~63_combout\ : std_logic;
SIGNAL \datapath|alu|Mux12~0_combout\ : std_logic;
SIGNAL \datapath|alu|Mux12~1_combout\ : std_logic;
SIGNAL \datapath|regnxt[20]~64_combout\ : std_logic;
SIGNAL \datapath|Mux43~11_combout\ : std_logic;
SIGNAL \datapath|Mux43~12_combout\ : std_logic;
SIGNAL \datapath|Mux43~13_combout\ : std_logic;
SIGNAL \datapath|Mux43~14_combout\ : std_logic;
SIGNAL \datapath|Mux43~15_combout\ : std_logic;
SIGNAL \datapath|Mux43~16_combout\ : std_logic;
SIGNAL \datapath|Mux43~17_combout\ : std_logic;
SIGNAL \datapath|Mux43~18_combout\ : std_logic;
SIGNAL \datapath|Mux43~19_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~41_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~42_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~43_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~44_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~45_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~46_combout\ : std_logic;
SIGNAL \datapath|regnxt[22]~68_combout\ : std_logic;
SIGNAL \datapath|regnxt[22]~69_combout\ : std_logic;
SIGNAL \datapath|regnxt[22]~70_combout\ : std_logic;
SIGNAL \datapath|Mux9~18_combout\ : std_logic;
SIGNAL \datapath|Mux9~10_combout\ : std_logic;
SIGNAL \datapath|Mux9~11_combout\ : std_logic;
SIGNAL \datapath|Mux9~15_combout\ : std_logic;
SIGNAL \datapath|Mux9~16_combout\ : std_logic;
SIGNAL \datapath|Mux9~19_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~47_combout\ : std_logic;
SIGNAL \datapath|mdu|mdu_l~48_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux10~0_combout\ : std_logic;
SIGNAL \datapath|mdu|Mux10~1_combout\ : std_logic;
SIGNAL \datapath|mdu|add_ot[23]~44_combout\ : std_logic;
SIGNAL \datapath|mdu|hireg~23_combout\ : std_logic;
SIGNAL \datapath|mdu|add_l[23]~23_combout\ : std_logic;
SIGNAL \datapath|mdu|add_ot[24]~46_combout\ : std_logic;
SIGNAL \datapath|mdu|add_ot[25]~48_combout\ : std_logic;
SIGNAL \datapath|mdu|hireg~24_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o~63_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o~64_combout\ : std_logic;
SIGNAL \datapath|regnxt[23]~71_combout\ : std_logic;
SIGNAL \dbus_d_i[23]~input_o\ : std_logic;
SIGNAL \datapath|regnxt[23]~72_combout\ : std_logic;
SIGNAL \datapath|regnxt[23]~73_combout\ : std_logic;
SIGNAL \datapath|Mux40~17_combout\ : std_logic;
SIGNAL \datapath|Mux40~18_combout\ : std_logic;
SIGNAL \datapath|Mux40~3_combout\ : std_logic;
SIGNAL \datapath|Mux40~10_combout\ : std_logic;
SIGNAL \datapath|Mux40~6_combout\ : std_logic;
SIGNAL \datapath|Mux40~7_combout\ : std_logic;
SIGNAL \datapath|Mux40~8_combout\ : std_logic;
SIGNAL \datapath|Mux40~11_combout\ : std_logic;
SIGNAL \datapath|Mux40~16_combout\ : std_logic;
SIGNAL \datapath|Mux40~1_combout\ : std_logic;
SIGNAL \datapath|Mux40~19_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~47_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~48_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~49_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~50_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~51_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~52_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~53_combout\ : std_logic;
SIGNAL \datapath|mdu|loreg~54_combout\ : std_logic;
SIGNAL \datapath|mdu|add_ot[28]~54_combout\ : std_logic;
SIGNAL \datapath|mdu|hireg~27_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o~74_combout\ : std_logic;
SIGNAL \controller|ctrl_data_o[26]~0_combout\ : std_logic;
SIGNAL \datapath|regnxt[26]~80_combout\ : std_logic;
SIGNAL \datapath|regnxt[26]~81_combout\ : std_logic;
SIGNAL \datapath|regnxt[26]~82_combout\ : std_logic;
SIGNAL \datapath|Mux37~18_combout\ : std_logic;
SIGNAL \datapath|Mux37~5_combout\ : std_logic;
SIGNAL \datapath|Mux37~6_combout\ : std_logic;
SIGNAL \datapath|Mux37~7_combout\ : std_logic;
SIGNAL \datapath|Mux37~8_combout\ : std_logic;
SIGNAL \datapath|Mux37~9_combout\ : std_logic;
SIGNAL \datapath|Mux37~19_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~80_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~79\ : std_logic;
SIGNAL \datapath|alu|Add0~82\ : std_logic;
SIGNAL \datapath|alu|Add0~84_combout\ : std_logic;
SIGNAL \datapath|alu|Mux5~1_combout\ : std_logic;
SIGNAL \dbus_d_i[27]~input_o\ : std_logic;
SIGNAL \datapath|regnxt[27]~84_combout\ : std_logic;
SIGNAL \datapath|regnxt[27]~85_combout\ : std_logic;
SIGNAL \datapath|Mux36~17_combout\ : std_logic;
SIGNAL \datapath|Mux36~18_combout\ : std_logic;
SIGNAL \datapath|Mux36~0_combout\ : std_logic;
SIGNAL \datapath|Mux36~1_combout\ : std_logic;
SIGNAL \datapath|Mux36~19_combout\ : std_logic;
SIGNAL \datapath|mdu|Equal1~8_combout\ : std_logic;
SIGNAL \datapath|mdu|Equal1~1_combout\ : std_logic;
SIGNAL \datapath|mdu|Equal1~2_combout\ : std_logic;
SIGNAL \datapath|mdu|Equal1~3_combout\ : std_logic;
SIGNAL \datapath|mdu|Equal1~4_combout\ : std_logic;
SIGNAL \datapath|mdu|Equal1~9_combout\ : std_logic;
SIGNAL \datapath|mdu|Equal1~10_combout\ : std_logic;
SIGNAL \datapath|mdu|Equal1~10_wirecell_combout\ : std_logic;
SIGNAL \datapath|mdu|ctr[4]~7_combout\ : std_logic;
SIGNAL \datapath|mdu|ctr[1]~9\ : std_logic;
SIGNAL \datapath|mdu|ctr[2]~10_combout\ : std_logic;
SIGNAL \datapath|mdu|ctr[0]~5_combout\ : std_logic;
SIGNAL \datapath|mdu|Equal0~0_combout\ : std_logic;
SIGNAL \datapath|mdu|ctr[2]~11\ : std_logic;
SIGNAL \datapath|mdu|ctr[3]~12_combout\ : std_logic;
SIGNAL \datapath|mdu|Equal0~1_combout\ : std_logic;
SIGNAL \controller|Mux50~0_combout\ : std_logic;
SIGNAL \controller|Mux50~1_combout\ : std_logic;
SIGNAL \controller|Mux80~0_combout\ : std_logic;
SIGNAL \controller|Mux81~0_combout\ : std_logic;
SIGNAL \controller|alu_l_sel_o~q\ : std_logic;
SIGNAL \datapath|Selector31~0_combout\ : std_logic;
SIGNAL \datapath|alu|alu_res~64_combout\ : std_logic;
SIGNAL \datapath|alu|Mux32~0_combout\ : std_logic;
SIGNAL \datapath|alu|Mux32~1_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~9_combout\ : std_logic;
SIGNAL \datapath|alu|alu_res~65_combout\ : std_logic;
SIGNAL \datapath|alu|Mux30~0_combout\ : std_logic;
SIGNAL \datapath|Selector61~0_combout\ : std_logic;
SIGNAL \datapath|alu|Mux30~1_combout\ : std_logic;
SIGNAL \datapath|alu|alu_res~84_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~30_combout\ : std_logic;
SIGNAL \datapath|alu|Mux23~1_combout\ : std_logic;
SIGNAL \datapath|Selector51~0_combout\ : std_logic;
SIGNAL \datapath|Selector19~0_combout\ : std_logic;
SIGNAL \datapath|alu|alu_res~70_combout\ : std_logic;
SIGNAL \datapath|alu|Mux20~0_combout\ : std_logic;
SIGNAL \datapath|alu|Mux20~1_combout\ : std_logic;
SIGNAL \datapath|Selector12~0_combout\ : std_logic;
SIGNAL \datapath|alu|alu_res~89_combout\ : std_logic;
SIGNAL \datapath|alu|Add0~60_combout\ : std_logic;
SIGNAL \datapath|Selector44~0_combout\ : std_logic;
SIGNAL \datapath|alu|Mux13~0_combout\ : std_logic;
SIGNAL \datapath|alu|Mux13~1_combout\ : std_logic;
SIGNAL \datapath|Selector37~0_combout\ : std_logic;
SIGNAL \datapath|Selector5~0_combout\ : std_logic;
SIGNAL \datapath|alu|Mux6~1_combout\ : std_logic;
SIGNAL \datapath|alu|alu_res~78_combout\ : std_logic;
SIGNAL \datapath|alu|Mux4~0_combout\ : std_logic;
SIGNAL \datapath|Selector3~0_combout\ : std_logic;
SIGNAL \datapath|alu|Mux4~1_combout\ : std_logic;
SIGNAL \controller|Mux86~0_combout\ : std_logic;
SIGNAL \controller|Mux84~1_combout\ : std_logic;
SIGNAL \controller|Mux88~0_combout\ : std_logic;
SIGNAL \controller|daddren~q\ : std_logic;
SIGNAL \datapath|daddr[6]~feeder_combout\ : std_logic;
SIGNAL \datapath|daddr[14]~feeder_combout\ : std_logic;
SIGNAL \datapath|daddr[17]~feeder_combout\ : std_logic;
SIGNAL \datapath|daddr[23]~feeder_combout\ : std_logic;
SIGNAL \datapath|daddr[30]~feeder_combout\ : std_logic;
SIGNAL \controller|Mux84~2_combout\ : std_logic;
SIGNAL \controller|dbus_we_o~q\ : std_logic;
SIGNAL \controller|Mux82~1_combout\ : std_logic;
SIGNAL \controller|Mux82~0_combout\ : std_logic;
SIGNAL \controller|Mux82~2_combout\ : std_logic;
SIGNAL \controller|int0~q\ : std_logic;
SIGNAL \datapath|reg_en\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \datapath|reg8\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \datapath|reg6\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \datapath|reg4\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \datapath|reg30\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \datapath|reg29\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \datapath|reg27\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \datapath|reg25\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \datapath|reg23\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \datapath|reg21\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \datapath|reg2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \datapath|reg18\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \datapath|reg16\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \datapath|reg14\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \datapath|reg12\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \datapath|reg10\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \datapath|pgc\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \datapath|daddr\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \datapath|mdu|mdu_r\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \datapath|mdu|loreg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \datapath|mdu|hireg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \controller|state\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \controller|ctrl_data_o\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \datapath|reg9\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \datapath|reg7\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \datapath|reg5\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \datapath|reg31\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \datapath|reg3\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \datapath|reg28\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \datapath|reg26\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \datapath|reg24\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \datapath|reg22\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \datapath|reg20\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \datapath|reg19\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \datapath|reg17\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \datapath|reg15\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \datapath|reg13\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \datapath|reg11\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \datapath|reg1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \datapath|inst\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \datapath|mdu|mdu_l\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \datapath|mdu|ctr\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \controller|tsrc\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \controller|dsrc\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \controller|alu_func_sel_o\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \datapath|mdu|ALT_INV_busy~q\ : std_logic;

BEGIN

ibus_a_o <= ww_ibus_a_o;
ww_ibus_d_i <= ibus_d_i;
dbus_a_o <= ww_dbus_a_o;
dbus_d_o <= ww_dbus_d_o;
ww_dbus_d_i <= dbus_d_i;
dbus_we_o <= ww_dbus_we_o;
int0 <= ww_int0;
ww_clk <= clk;
ww_resetn <= resetn;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\resetn~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \resetn~input_o\);

\clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk~input_o\);
\datapath|mdu|ALT_INV_busy~q\ <= NOT \datapath|mdu|busy~q\;

-- Location: LCCOMB_X47_Y46_N18
\datapath|alu|Add0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~3_combout\ = (\datapath|Selector31~0_combout\ & ((\datapath|alu|Add0~0_combout\ & (\datapath|alu|Add0~2_cout\ & VCC)) # (!\datapath|alu|Add0~0_combout\ & (!\datapath|alu|Add0~2_cout\)))) # (!\datapath|Selector31~0_combout\ & 
-- ((\datapath|alu|Add0~0_combout\ & (!\datapath|alu|Add0~2_cout\)) # (!\datapath|alu|Add0~0_combout\ & ((\datapath|alu|Add0~2_cout\) # (GND)))))
-- \datapath|alu|Add0~4\ = CARRY((\datapath|Selector31~0_combout\ & (!\datapath|alu|Add0~0_combout\ & !\datapath|alu|Add0~2_cout\)) # (!\datapath|Selector31~0_combout\ & ((!\datapath|alu|Add0~2_cout\) # (!\datapath|alu|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector31~0_combout\,
	datab => \datapath|alu|Add0~0_combout\,
	datad => VCC,
	cin => \datapath|alu|Add0~2_cout\,
	combout => \datapath|alu|Add0~3_combout\,
	cout => \datapath|alu|Add0~4\);

-- Location: LCCOMB_X47_Y46_N26
\datapath|alu|Add0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~15_combout\ = (\datapath|alu|Add0~14_combout\ & ((\datapath|Selector27~0_combout\ & (\datapath|alu|Add0~13\ & VCC)) # (!\datapath|Selector27~0_combout\ & (!\datapath|alu|Add0~13\)))) # (!\datapath|alu|Add0~14_combout\ & 
-- ((\datapath|Selector27~0_combout\ & (!\datapath|alu|Add0~13\)) # (!\datapath|Selector27~0_combout\ & ((\datapath|alu|Add0~13\) # (GND)))))
-- \datapath|alu|Add0~16\ = CARRY((\datapath|alu|Add0~14_combout\ & (!\datapath|Selector27~0_combout\ & !\datapath|alu|Add0~13\)) # (!\datapath|alu|Add0~14_combout\ & ((!\datapath|alu|Add0~13\) # (!\datapath|Selector27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Add0~14_combout\,
	datab => \datapath|Selector27~0_combout\,
	datad => VCC,
	cin => \datapath|alu|Add0~13\,
	combout => \datapath|alu|Add0~15_combout\,
	cout => \datapath|alu|Add0~16\);

-- Location: LCCOMB_X47_Y45_N6
\datapath|alu|Add0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~33_combout\ = (\datapath|Selector21~0_combout\ & ((\datapath|alu|Add0~32_combout\ & (\datapath|alu|Add0~31\ & VCC)) # (!\datapath|alu|Add0~32_combout\ & (!\datapath|alu|Add0~31\)))) # (!\datapath|Selector21~0_combout\ & 
-- ((\datapath|alu|Add0~32_combout\ & (!\datapath|alu|Add0~31\)) # (!\datapath|alu|Add0~32_combout\ & ((\datapath|alu|Add0~31\) # (GND)))))
-- \datapath|alu|Add0~34\ = CARRY((\datapath|Selector21~0_combout\ & (!\datapath|alu|Add0~32_combout\ & !\datapath|alu|Add0~31\)) # (!\datapath|Selector21~0_combout\ & ((!\datapath|alu|Add0~31\) # (!\datapath|alu|Add0~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector21~0_combout\,
	datab => \datapath|alu|Add0~32_combout\,
	datad => VCC,
	cin => \datapath|alu|Add0~31\,
	combout => \datapath|alu|Add0~33_combout\,
	cout => \datapath|alu|Add0~34\);

-- Location: LCCOMB_X47_Y45_N10
\datapath|alu|Add0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~39_combout\ = (\datapath|Selector19~0_combout\ & ((\datapath|alu|Add0~38_combout\ & (\datapath|alu|Add0~37\ & VCC)) # (!\datapath|alu|Add0~38_combout\ & (!\datapath|alu|Add0~37\)))) # (!\datapath|Selector19~0_combout\ & 
-- ((\datapath|alu|Add0~38_combout\ & (!\datapath|alu|Add0~37\)) # (!\datapath|alu|Add0~38_combout\ & ((\datapath|alu|Add0~37\) # (GND)))))
-- \datapath|alu|Add0~40\ = CARRY((\datapath|Selector19~0_combout\ & (!\datapath|alu|Add0~38_combout\ & !\datapath|alu|Add0~37\)) # (!\datapath|Selector19~0_combout\ & ((!\datapath|alu|Add0~37\) # (!\datapath|alu|Add0~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector19~0_combout\,
	datab => \datapath|alu|Add0~38_combout\,
	datad => VCC,
	cin => \datapath|alu|Add0~37\,
	combout => \datapath|alu|Add0~39_combout\,
	cout => \datapath|alu|Add0~40\);

-- Location: LCCOMB_X47_Y45_N14
\datapath|alu|Add0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~45_combout\ = (\datapath|Selector17~0_combout\ & ((\datapath|alu|Add0~44_combout\ & (\datapath|alu|Add0~43\ & VCC)) # (!\datapath|alu|Add0~44_combout\ & (!\datapath|alu|Add0~43\)))) # (!\datapath|Selector17~0_combout\ & 
-- ((\datapath|alu|Add0~44_combout\ & (!\datapath|alu|Add0~43\)) # (!\datapath|alu|Add0~44_combout\ & ((\datapath|alu|Add0~43\) # (GND)))))
-- \datapath|alu|Add0~46\ = CARRY((\datapath|Selector17~0_combout\ & (!\datapath|alu|Add0~44_combout\ & !\datapath|alu|Add0~43\)) # (!\datapath|Selector17~0_combout\ & ((!\datapath|alu|Add0~43\) # (!\datapath|alu|Add0~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector17~0_combout\,
	datab => \datapath|alu|Add0~44_combout\,
	datad => VCC,
	cin => \datapath|alu|Add0~43\,
	combout => \datapath|alu|Add0~45_combout\,
	cout => \datapath|alu|Add0~46\);

-- Location: LCCOMB_X47_Y45_N16
\datapath|alu|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~48_combout\ = ((\datapath|alu|Add0~47_combout\ $ (\datapath|Selector16~0_combout\ $ (!\datapath|alu|Add0~46\)))) # (GND)
-- \datapath|alu|Add0~49\ = CARRY((\datapath|alu|Add0~47_combout\ & ((\datapath|Selector16~0_combout\) # (!\datapath|alu|Add0~46\))) # (!\datapath|alu|Add0~47_combout\ & (\datapath|Selector16~0_combout\ & !\datapath|alu|Add0~46\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Add0~47_combout\,
	datab => \datapath|Selector16~0_combout\,
	datad => VCC,
	cin => \datapath|alu|Add0~46\,
	combout => \datapath|alu|Add0~48_combout\,
	cout => \datapath|alu|Add0~49\);

-- Location: LCCOMB_X47_Y45_N22
\datapath|alu|Add0~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~57_combout\ = (\datapath|alu|Add0~56_combout\ & ((\datapath|Selector13~0_combout\ & (\datapath|alu|Add0~55\ & VCC)) # (!\datapath|Selector13~0_combout\ & (!\datapath|alu|Add0~55\)))) # (!\datapath|alu|Add0~56_combout\ & 
-- ((\datapath|Selector13~0_combout\ & (!\datapath|alu|Add0~55\)) # (!\datapath|Selector13~0_combout\ & ((\datapath|alu|Add0~55\) # (GND)))))
-- \datapath|alu|Add0~58\ = CARRY((\datapath|alu|Add0~56_combout\ & (!\datapath|Selector13~0_combout\ & !\datapath|alu|Add0~55\)) # (!\datapath|alu|Add0~56_combout\ & ((!\datapath|alu|Add0~55\) # (!\datapath|Selector13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Add0~56_combout\,
	datab => \datapath|Selector13~0_combout\,
	datad => VCC,
	cin => \datapath|alu|Add0~55\,
	combout => \datapath|alu|Add0~57_combout\,
	cout => \datapath|alu|Add0~58\);

-- Location: FF_X48_Y48_N29
\controller|ctrl_data_o[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \controller|ctrl_data_o~62_combout\,
	sclr => \controller|ctrl_data_o[24]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller|ctrl_data_o\(22));

-- Location: LCCOMB_X47_Y45_N30
\datapath|alu|Add0~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~69_combout\ = (\datapath|alu|Add0~68_combout\ & ((\datapath|Selector9~0_combout\ & (\datapath|alu|Add0~67\ & VCC)) # (!\datapath|Selector9~0_combout\ & (!\datapath|alu|Add0~67\)))) # (!\datapath|alu|Add0~68_combout\ & 
-- ((\datapath|Selector9~0_combout\ & (!\datapath|alu|Add0~67\)) # (!\datapath|Selector9~0_combout\ & ((\datapath|alu|Add0~67\) # (GND)))))
-- \datapath|alu|Add0~70\ = CARRY((\datapath|alu|Add0~68_combout\ & (!\datapath|Selector9~0_combout\ & !\datapath|alu|Add0~67\)) # (!\datapath|alu|Add0~68_combout\ & ((!\datapath|alu|Add0~67\) # (!\datapath|Selector9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Add0~68_combout\,
	datab => \datapath|Selector9~0_combout\,
	datad => VCC,
	cin => \datapath|alu|Add0~67\,
	combout => \datapath|alu|Add0~69_combout\,
	cout => \datapath|alu|Add0~70\);

-- Location: LCCOMB_X47_Y44_N2
\datapath|alu|Add0~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~75_combout\ = (\datapath|alu|Add0~74_combout\ & ((\datapath|Selector7~0_combout\ & (\datapath|alu|Add0~73\ & VCC)) # (!\datapath|Selector7~0_combout\ & (!\datapath|alu|Add0~73\)))) # (!\datapath|alu|Add0~74_combout\ & 
-- ((\datapath|Selector7~0_combout\ & (!\datapath|alu|Add0~73\)) # (!\datapath|Selector7~0_combout\ & ((\datapath|alu|Add0~73\) # (GND)))))
-- \datapath|alu|Add0~76\ = CARRY((\datapath|alu|Add0~74_combout\ & (!\datapath|Selector7~0_combout\ & !\datapath|alu|Add0~73\)) # (!\datapath|alu|Add0~74_combout\ & ((!\datapath|alu|Add0~73\) # (!\datapath|Selector7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Add0~74_combout\,
	datab => \datapath|Selector7~0_combout\,
	datad => VCC,
	cin => \datapath|alu|Add0~73\,
	combout => \datapath|alu|Add0~75_combout\,
	cout => \datapath|alu|Add0~76\);

-- Location: LCCOMB_X47_Y44_N6
\datapath|alu|Add0~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~81_combout\ = (\datapath|Selector5~0_combout\ & ((\datapath|alu|Add0~80_combout\ & (\datapath|alu|Add0~79\ & VCC)) # (!\datapath|alu|Add0~80_combout\ & (!\datapath|alu|Add0~79\)))) # (!\datapath|Selector5~0_combout\ & 
-- ((\datapath|alu|Add0~80_combout\ & (!\datapath|alu|Add0~79\)) # (!\datapath|alu|Add0~80_combout\ & ((\datapath|alu|Add0~79\) # (GND)))))
-- \datapath|alu|Add0~82\ = CARRY((\datapath|Selector5~0_combout\ & (!\datapath|alu|Add0~80_combout\ & !\datapath|alu|Add0~79\)) # (!\datapath|Selector5~0_combout\ & ((!\datapath|alu|Add0~79\) # (!\datapath|alu|Add0~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector5~0_combout\,
	datab => \datapath|alu|Add0~80_combout\,
	datad => VCC,
	cin => \datapath|alu|Add0~79\,
	combout => \datapath|alu|Add0~81_combout\,
	cout => \datapath|alu|Add0~82\);

-- Location: FF_X47_Y48_N19
\controller|ctrl_data_o[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \controller|ctrl_data_o[27]~1_combout\,
	asdata => \controller|ctrl_data_o~73_combout\,
	sload => \controller|state\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller|ctrl_data_o\(27));

-- Location: LCCOMB_X47_Y44_N10
\datapath|alu|Add0~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~87_combout\ = (\datapath|Selector3~0_combout\ & ((\datapath|alu|Add0~86_combout\ & (\datapath|alu|Add0~85\ & VCC)) # (!\datapath|alu|Add0~86_combout\ & (!\datapath|alu|Add0~85\)))) # (!\datapath|Selector3~0_combout\ & 
-- ((\datapath|alu|Add0~86_combout\ & (!\datapath|alu|Add0~85\)) # (!\datapath|alu|Add0~86_combout\ & ((\datapath|alu|Add0~85\) # (GND)))))
-- \datapath|alu|Add0~88\ = CARRY((\datapath|Selector3~0_combout\ & (!\datapath|alu|Add0~86_combout\ & !\datapath|alu|Add0~85\)) # (!\datapath|Selector3~0_combout\ & ((!\datapath|alu|Add0~85\) # (!\datapath|alu|Add0~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector3~0_combout\,
	datab => \datapath|alu|Add0~86_combout\,
	datad => VCC,
	cin => \datapath|alu|Add0~85\,
	combout => \datapath|alu|Add0~87_combout\,
	cout => \datapath|alu|Add0~88\);

-- Location: LCCOMB_X47_Y44_N12
\datapath|alu|Add0~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~90_combout\ = ((\datapath|alu|Add0~89_combout\ $ (\datapath|Selector2~0_combout\ $ (!\datapath|alu|Add0~88\)))) # (GND)
-- \datapath|alu|Add0~91\ = CARRY((\datapath|alu|Add0~89_combout\ & ((\datapath|Selector2~0_combout\) # (!\datapath|alu|Add0~88\))) # (!\datapath|alu|Add0~89_combout\ & (\datapath|Selector2~0_combout\ & !\datapath|alu|Add0~88\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Add0~89_combout\,
	datab => \datapath|Selector2~0_combout\,
	datad => VCC,
	cin => \datapath|alu|Add0~88\,
	combout => \datapath|alu|Add0~90_combout\,
	cout => \datapath|alu|Add0~91\);

-- Location: LCCOMB_X47_Y44_N14
\datapath|alu|Add0~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~93_combout\ = (\datapath|alu|Add0~92_combout\ & ((\datapath|Selector1~0_combout\ & (\datapath|alu|Add0~91\ & VCC)) # (!\datapath|Selector1~0_combout\ & (!\datapath|alu|Add0~91\)))) # (!\datapath|alu|Add0~92_combout\ & 
-- ((\datapath|Selector1~0_combout\ & (!\datapath|alu|Add0~91\)) # (!\datapath|Selector1~0_combout\ & ((\datapath|alu|Add0~91\) # (GND)))))
-- \datapath|alu|Add0~94\ = CARRY((\datapath|alu|Add0~92_combout\ & (!\datapath|Selector1~0_combout\ & !\datapath|alu|Add0~91\)) # (!\datapath|alu|Add0~92_combout\ & ((!\datapath|alu|Add0~91\) # (!\datapath|Selector1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Add0~92_combout\,
	datab => \datapath|Selector1~0_combout\,
	datad => VCC,
	cin => \datapath|alu|Add0~91\,
	combout => \datapath|alu|Add0~93_combout\,
	cout => \datapath|alu|Add0~94\);

-- Location: LCCOMB_X47_Y44_N16
\datapath|alu|Add0~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~96_combout\ = \datapath|Selector0~0_combout\ $ (\datapath|alu|Add0~94\ $ (!\datapath|alu|Add0~95_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector0~0_combout\,
	datad => \datapath|alu|Add0~95_combout\,
	cin => \datapath|alu|Add0~94\,
	combout => \datapath|alu|Add0~96_combout\);

-- Location: FF_X46_Y42_N21
\datapath|mdu|loreg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|loreg~14_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|loreg[11]~2_combout\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|loreg\(6));

-- Location: FF_X46_Y43_N27
\datapath|mdu|loreg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|loreg~28_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|loreg[11]~2_combout\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|loreg\(13));

-- Location: FF_X43_Y43_N27
\datapath|mdu|hireg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|hireg~25_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|ALT_INV_busy~q\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|hireg\(24));

-- Location: FF_X43_Y43_N25
\datapath|mdu|hireg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|hireg~28_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|ALT_INV_busy~q\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|hireg\(27));

-- Location: FF_X45_Y43_N31
\datapath|mdu|ctr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|ctr[4]~14_combout\,
	asdata => \datapath|mdu|Equal1~10_wirecell_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => \datapath|mdu|ALT_INV_busy~q\,
	ena => \datapath|mdu|ctr[4]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|ctr\(4));

-- Location: LCCOMB_X47_Y48_N18
\controller|ctrl_data_o[27]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o[27]~1_combout\ = (\controller|ctrl_data_o[24]~44_combout\ & ((\datapath|inst\(15)))) # (!\controller|ctrl_data_o[24]~44_combout\ & (\controller|ctrl_data_o~75_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_data_o~75_combout\,
	datab => \controller|ctrl_data_o[24]~44_combout\,
	datad => \datapath|inst\(15),
	combout => \controller|ctrl_data_o[27]~1_combout\);

-- Location: FF_X42_Y42_N25
\datapath|mdu|mdu_l[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|mdu_l~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|mdu_l[10]~2_combout\,
	ena => \datapath|mdu|mdu_l[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_l\(1));

-- Location: FF_X52_Y42_N1
\datapath|mdu|mdu_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Mux62~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|Equal1~10_combout\,
	ena => \datapath|mdu|cmode~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_r\(1));

-- Location: FF_X50_Y41_N9
\datapath|mdu|mdu_r[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Mux34~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|Equal1~10_combout\,
	ena => \datapath|mdu|cmode~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_r\(29));

-- Location: FF_X52_Y44_N9
\datapath|mdu|mdu_r[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Mux43~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|Equal1~10_combout\,
	ena => \datapath|mdu|cmode~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_r\(20));

-- Location: FF_X48_Y44_N3
\datapath|mdu|mdu_r[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Mux47~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|Equal1~10_combout\,
	ena => \datapath|mdu|cmode~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_r\(16));

-- Location: FF_X52_Y44_N15
\datapath|mdu|mdu_r[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Mux53~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|Equal1~10_combout\,
	ena => \datapath|mdu|cmode~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_r\(10));

-- Location: FF_X50_Y41_N21
\datapath|mdu|mdu_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Mux57~25_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|Equal1~10_combout\,
	ena => \datapath|mdu|cmode~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_r\(6));

-- Location: FF_X42_Y42_N11
\datapath|mdu|mdu_l[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|mdu_l~8_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|mdu_l[10]~2_combout\,
	ena => \datapath|mdu|mdu_l[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_l\(2));

-- Location: FF_X42_Y42_N7
\datapath|mdu|mdu_l[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|mdu_l~12_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|mdu_l[10]~2_combout\,
	ena => \datapath|mdu|mdu_l[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_l\(4));

-- Location: FF_X43_Y42_N9
\datapath|mdu|mdu_l[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|mdu_l~20_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|mdu_l[10]~2_combout\,
	ena => \datapath|mdu|mdu_l[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_l\(8));

-- Location: FF_X43_Y42_N11
\datapath|mdu|mdu_l[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|mdu_l~22_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|mdu_l[10]~2_combout\,
	ena => \datapath|mdu|mdu_l[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_l\(9));

-- Location: FF_X43_Y42_N23
\datapath|mdu|mdu_l[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|mdu_l~26_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|mdu_l[10]~2_combout\,
	ena => \datapath|mdu|mdu_l[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_l\(11));

-- Location: FF_X43_Y42_N19
\datapath|mdu|mdu_l[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|mdu_l~30_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|mdu_l[10]~2_combout\,
	ena => \datapath|mdu|mdu_l[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_l\(13));

-- Location: LCCOMB_X43_Y44_N12
\datapath|mdu|add_ot[14]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_ot[14]~26_combout\ = ((\datapath|mdu|Mux19~1_combout\ $ (\datapath|mdu|add_l[13]~13_combout\ $ (!\datapath|mdu|add_ot[13]~25\)))) # (GND)
-- \datapath|mdu|add_ot[14]~27\ = CARRY((\datapath|mdu|Mux19~1_combout\ & ((\datapath|mdu|add_l[13]~13_combout\) # (!\datapath|mdu|add_ot[13]~25\))) # (!\datapath|mdu|Mux19~1_combout\ & (\datapath|mdu|add_l[13]~13_combout\ & !\datapath|mdu|add_ot[13]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|Mux19~1_combout\,
	datab => \datapath|mdu|add_l[13]~13_combout\,
	datad => VCC,
	cin => \datapath|mdu|add_ot[13]~25\,
	combout => \datapath|mdu|add_ot[14]~26_combout\,
	cout => \datapath|mdu|add_ot[14]~27\);

-- Location: FF_X45_Y41_N13
\datapath|mdu|mdu_l[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|mdu_l~44_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|mdu_l[10]~2_combout\,
	ena => \datapath|mdu|mdu_l[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_l\(20));

-- Location: FF_X45_Y41_N19
\datapath|mdu|mdu_l[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|mdu_l~50_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|mdu_l[10]~2_combout\,
	ena => \datapath|mdu|mdu_l[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_l\(23));

-- Location: LCCOMB_X43_Y43_N10
\datapath|mdu|add_ot[29]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_ot[29]~56_combout\ = (\datapath|mdu|add_l[28]~28_combout\ & ((\datapath|mdu|Mux4~1_combout\ & (\datapath|mdu|add_ot[28]~55\ & VCC)) # (!\datapath|mdu|Mux4~1_combout\ & (!\datapath|mdu|add_ot[28]~55\)))) # 
-- (!\datapath|mdu|add_l[28]~28_combout\ & ((\datapath|mdu|Mux4~1_combout\ & (!\datapath|mdu|add_ot[28]~55\)) # (!\datapath|mdu|Mux4~1_combout\ & ((\datapath|mdu|add_ot[28]~55\) # (GND)))))
-- \datapath|mdu|add_ot[29]~57\ = CARRY((\datapath|mdu|add_l[28]~28_combout\ & (!\datapath|mdu|Mux4~1_combout\ & !\datapath|mdu|add_ot[28]~55\)) # (!\datapath|mdu|add_l[28]~28_combout\ & ((!\datapath|mdu|add_ot[28]~55\) # (!\datapath|mdu|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|add_l[28]~28_combout\,
	datab => \datapath|mdu|Mux4~1_combout\,
	datad => VCC,
	cin => \datapath|mdu|add_ot[28]~55\,
	combout => \datapath|mdu|add_ot[29]~56_combout\,
	cout => \datapath|mdu|add_ot[29]~57\);

-- Location: LCCOMB_X45_Y43_N28
\datapath|mdu|ctr[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|ctr[3]~12_combout\ = (\datapath|mdu|ctr\(3) & (\datapath|mdu|ctr[2]~11\ & VCC)) # (!\datapath|mdu|ctr\(3) & (!\datapath|mdu|ctr[2]~11\))
-- \datapath|mdu|ctr[3]~13\ = CARRY((!\datapath|mdu|ctr\(3) & !\datapath|mdu|ctr[2]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|ctr\(3),
	datad => VCC,
	cin => \datapath|mdu|ctr[2]~11\,
	combout => \datapath|mdu|ctr[3]~12_combout\,
	cout => \datapath|mdu|ctr[3]~13\);

-- Location: LCCOMB_X45_Y43_N30
\datapath|mdu|ctr[4]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|ctr[4]~14_combout\ = \datapath|mdu|ctr\(4) $ (\datapath|mdu|ctr[3]~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|ctr\(4),
	cin => \datapath|mdu|ctr[3]~13\,
	combout => \datapath|mdu|ctr[4]~14_combout\);

-- Location: LCCOMB_X54_Y49_N18
\datapath|Mux63~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux63~4_combout\ = (\datapath|inst\(19) & (\datapath|inst\(18))) # (!\datapath|inst\(19) & ((\datapath|inst\(18) & ((\datapath|reg22\(0)))) # (!\datapath|inst\(18) & (\datapath|reg18\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|inst\(18),
	datac => \datapath|reg18\(0),
	datad => \datapath|reg22\(0),
	combout => \datapath|Mux63~4_combout\);

-- Location: LCCOMB_X57_Y49_N24
\datapath|Mux63~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux63~5_combout\ = (\datapath|inst\(19) & ((\datapath|Mux63~4_combout\ & ((\datapath|reg30\(0)))) # (!\datapath|Mux63~4_combout\ & (\datapath|reg26\(0))))) # (!\datapath|inst\(19) & (\datapath|Mux63~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|Mux63~4_combout\,
	datac => \datapath|reg26\(0),
	datad => \datapath|reg30\(0),
	combout => \datapath|Mux63~5_combout\);

-- Location: FF_X50_Y47_N25
\datapath|reg25[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[0]~4_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg25\(0));

-- Location: FF_X50_Y47_N27
\datapath|reg17[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[0]~4_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg17\(0));

-- Location: LCCOMB_X50_Y47_N26
\datapath|Mux63~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux63~6_combout\ = (\datapath|inst\(18) & (\datapath|inst\(19))) # (!\datapath|inst\(18) & ((\datapath|inst\(19) & ((\datapath|reg25\(0)))) # (!\datapath|inst\(19) & (\datapath|reg17\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|inst\(19),
	datac => \datapath|reg17\(0),
	datad => \datapath|reg25\(0),
	combout => \datapath|Mux63~6_combout\);

-- Location: LCCOMB_X50_Y46_N2
\datapath|Mux63~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux63~7_combout\ = (\datapath|inst\(18) & ((\datapath|Mux63~6_combout\ & ((\datapath|reg29\(0)))) # (!\datapath|Mux63~6_combout\ & (\datapath|reg21\(0))))) # (!\datapath|inst\(18) & (((\datapath|Mux63~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|reg21\(0),
	datac => \datapath|reg29\(0),
	datad => \datapath|Mux63~6_combout\,
	combout => \datapath|Mux63~7_combout\);

-- Location: LCCOMB_X59_Y48_N28
\datapath|Mux63~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux63~8_combout\ = (\datapath|inst\(18) & ((\datapath|inst\(19)) # ((\datapath|reg20\(0))))) # (!\datapath|inst\(18) & (!\datapath|inst\(19) & (\datapath|reg16\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|inst\(19),
	datac => \datapath|reg16\(0),
	datad => \datapath|reg20\(0),
	combout => \datapath|Mux63~8_combout\);

-- Location: LCCOMB_X58_Y47_N10
\datapath|Mux63~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux63~9_combout\ = (\datapath|inst\(19) & ((\datapath|Mux63~8_combout\ & (\datapath|reg28\(0))) # (!\datapath|Mux63~8_combout\ & ((\datapath|reg24\(0)))))) # (!\datapath|inst\(19) & (\datapath|Mux63~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|Mux63~8_combout\,
	datac => \datapath|reg28\(0),
	datad => \datapath|reg24\(0),
	combout => \datapath|Mux63~9_combout\);

-- Location: LCCOMB_X52_Y42_N20
\datapath|Mux63~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux63~10_combout\ = (\datapath|inst\(17) & (((\datapath|inst\(16))))) # (!\datapath|inst\(17) & ((\datapath|inst\(16) & ((\datapath|Mux63~7_combout\))) # (!\datapath|inst\(16) & (\datapath|Mux63~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(17),
	datab => \datapath|Mux63~9_combout\,
	datac => \datapath|Mux63~7_combout\,
	datad => \datapath|inst\(16),
	combout => \datapath|Mux63~10_combout\);

-- Location: FF_X59_Y42_N1
\datapath|reg27[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[0]~4_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg27\(0));

-- Location: FF_X60_Y42_N25
\datapath|reg23[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[0]~4_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg23\(0));

-- Location: FF_X60_Y42_N27
\datapath|reg19[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[0]~4_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg19\(0));

-- Location: LCCOMB_X60_Y42_N26
\datapath|Mux63~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux63~11_combout\ = (\datapath|inst\(19) & (\datapath|inst\(18))) # (!\datapath|inst\(19) & ((\datapath|inst\(18) & ((\datapath|reg23\(0)))) # (!\datapath|inst\(18) & (\datapath|reg19\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|inst\(18),
	datac => \datapath|reg19\(0),
	datad => \datapath|reg23\(0),
	combout => \datapath|Mux63~11_combout\);

-- Location: FF_X59_Y42_N19
\datapath|reg31[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[0]~4_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg31\(0));

-- Location: LCCOMB_X59_Y42_N0
\datapath|Mux63~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux63~12_combout\ = (\datapath|Mux63~11_combout\ & (((\datapath|reg31\(0))) # (!\datapath|inst\(19)))) # (!\datapath|Mux63~11_combout\ & (\datapath|inst\(19) & (\datapath|reg27\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux63~11_combout\,
	datab => \datapath|inst\(19),
	datac => \datapath|reg27\(0),
	datad => \datapath|reg31\(0),
	combout => \datapath|Mux63~12_combout\);

-- Location: LCCOMB_X52_Y42_N22
\datapath|Mux63~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux63~13_combout\ = (\datapath|inst\(17) & ((\datapath|Mux63~10_combout\ & (\datapath|Mux63~12_combout\)) # (!\datapath|Mux63~10_combout\ & ((\datapath|Mux63~5_combout\))))) # (!\datapath|inst\(17) & (\datapath|Mux63~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(17),
	datab => \datapath|Mux63~10_combout\,
	datac => \datapath|Mux63~12_combout\,
	datad => \datapath|Mux63~5_combout\,
	combout => \datapath|Mux63~13_combout\);

-- Location: FF_X57_Y46_N17
\datapath|reg2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[0]~4_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg2\(0));

-- Location: FF_X58_Y46_N11
\datapath|reg4[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[0]~4_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg4\(0));

-- Location: FF_X57_Y45_N25
\datapath|reg9[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[0]~4_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg9\(0));

-- Location: FF_X58_Y45_N17
\datapath|reg10[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[0]~4_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg10\(0));

-- Location: FF_X58_Y45_N3
\datapath|reg8[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[0]~4_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg8\(0));

-- Location: LCCOMB_X58_Y45_N2
\datapath|Mux63~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux63~19_combout\ = (\datapath|inst\(16) & (\datapath|inst\(17))) # (!\datapath|inst\(16) & ((\datapath|inst\(17) & ((\datapath|reg10\(0)))) # (!\datapath|inst\(17) & (\datapath|reg8\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg8\(0),
	datad => \datapath|reg10\(0),
	combout => \datapath|Mux63~19_combout\);

-- Location: FF_X57_Y45_N11
\datapath|reg11[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[0]~4_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg11\(0));

-- Location: LCCOMB_X57_Y45_N10
\datapath|Mux63~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux63~20_combout\ = (\datapath|Mux63~19_combout\ & (((\datapath|reg11\(0))) # (!\datapath|inst\(16)))) # (!\datapath|Mux63~19_combout\ & (\datapath|inst\(16) & ((\datapath|reg9\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux63~19_combout\,
	datab => \datapath|inst\(16),
	datac => \datapath|reg11\(0),
	datad => \datapath|reg9\(0),
	combout => \datapath|Mux63~20_combout\);

-- Location: FF_X55_Y39_N17
\datapath|reg22[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[1]~7_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg22\(1));

-- Location: LCCOMB_X59_Y48_N26
\datapath|Mux62~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux62~4_combout\ = (\datapath|inst\(19) & (((\datapath|inst\(18))))) # (!\datapath|inst\(19) & ((\datapath|inst\(18) & (\datapath|reg22\(1))) # (!\datapath|inst\(18) & ((\datapath|reg18\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg22\(1),
	datab => \datapath|inst\(19),
	datac => \datapath|inst\(18),
	datad => \datapath|reg18\(1),
	combout => \datapath|Mux62~4_combout\);

-- Location: LCCOMB_X57_Y49_N22
\datapath|Mux62~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux62~5_combout\ = (\datapath|inst\(19) & ((\datapath|Mux62~4_combout\ & (\datapath|reg30\(1))) # (!\datapath|Mux62~4_combout\ & ((\datapath|reg26\(1)))))) # (!\datapath|inst\(19) & (\datapath|Mux62~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|Mux62~4_combout\,
	datac => \datapath|reg30\(1),
	datad => \datapath|reg26\(1),
	combout => \datapath|Mux62~5_combout\);

-- Location: FF_X49_Y47_N27
\datapath|reg24[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[1]~7_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg24\(1));

-- Location: LCCOMB_X59_Y48_N8
\datapath|Mux62~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux62~6_combout\ = (\datapath|inst\(18) & (((\datapath|inst\(19))))) # (!\datapath|inst\(18) & ((\datapath|inst\(19) & ((\datapath|reg24\(1)))) # (!\datapath|inst\(19) & (\datapath|reg16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|reg16\(1),
	datac => \datapath|inst\(19),
	datad => \datapath|reg24\(1),
	combout => \datapath|Mux62~6_combout\);

-- Location: LCCOMB_X57_Y48_N2
\datapath|Mux62~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux62~7_combout\ = (\datapath|Mux62~6_combout\ & (((\datapath|reg28\(1))) # (!\datapath|inst\(18)))) # (!\datapath|Mux62~6_combout\ & (\datapath|inst\(18) & ((\datapath|reg20\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux62~6_combout\,
	datab => \datapath|inst\(18),
	datac => \datapath|reg28\(1),
	datad => \datapath|reg20\(1),
	combout => \datapath|Mux62~7_combout\);

-- Location: LCCOMB_X52_Y42_N6
\datapath|Mux62~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux62~8_combout\ = (\datapath|inst\(17) & ((\datapath|Mux62~5_combout\) # ((\datapath|inst\(16))))) # (!\datapath|inst\(17) & (((\datapath|Mux62~7_combout\ & !\datapath|inst\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(17),
	datab => \datapath|Mux62~5_combout\,
	datac => \datapath|Mux62~7_combout\,
	datad => \datapath|inst\(16),
	combout => \datapath|Mux62~8_combout\);

-- Location: FF_X55_Y47_N7
\datapath|reg4[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[1]~7_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg4\(1));

-- Location: LCCOMB_X55_Y47_N6
\datapath|Mux62~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux62~12_combout\ = (\datapath|inst\(17) & ((\datapath|reg6\(1)) # ((\datapath|inst\(16))))) # (!\datapath|inst\(17) & (((\datapath|reg4\(1) & !\datapath|inst\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg6\(1),
	datab => \datapath|inst\(17),
	datac => \datapath|reg4\(1),
	datad => \datapath|inst\(16),
	combout => \datapath|Mux62~12_combout\);

-- Location: FF_X55_Y44_N11
\datapath|reg7[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[1]~7_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg7\(1));

-- Location: LCCOMB_X55_Y44_N10
\datapath|Mux62~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux62~13_combout\ = (\datapath|inst\(16) & ((\datapath|Mux62~12_combout\ & ((\datapath|reg7\(1)))) # (!\datapath|Mux62~12_combout\ & (\datapath|reg5\(1))))) # (!\datapath|inst\(16) & (((\datapath|Mux62~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|reg5\(1),
	datac => \datapath|reg7\(1),
	datad => \datapath|Mux62~12_combout\,
	combout => \datapath|Mux62~13_combout\);

-- Location: LCCOMB_X56_Y44_N12
\datapath|Mux62~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux62~14_combout\ = (\datapath|Mux61~1_combout\ & ((\datapath|Mux61~2_combout\ & (\datapath|Mux62~13_combout\)) # (!\datapath|Mux61~2_combout\ & ((\datapath|reg1\(1)))))) # (!\datapath|Mux61~1_combout\ & (((\datapath|Mux61~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux62~13_combout\,
	datab => \datapath|Mux61~1_combout\,
	datac => \datapath|reg1\(1),
	datad => \datapath|Mux61~2_combout\,
	combout => \datapath|Mux62~14_combout\);

-- Location: LCCOMB_X55_Y42_N26
\datapath|Mux62~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux62~15_combout\ = (\datapath|Mux61~3_combout\ & ((\datapath|Mux62~14_combout\ & ((\datapath|reg3\(1)))) # (!\datapath|Mux62~14_combout\ & (\datapath|reg2\(1))))) # (!\datapath|Mux61~3_combout\ & (((\datapath|Mux62~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~3_combout\,
	datab => \datapath|reg2\(1),
	datac => \datapath|reg3\(1),
	datad => \datapath|Mux62~14_combout\,
	combout => \datapath|Mux62~15_combout\);

-- Location: LCCOMB_X53_Y39_N10
\datapath|Mux62~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux62~17_combout\ = (\datapath|inst\(16) & (\datapath|inst\(17))) # (!\datapath|inst\(16) & ((\datapath|inst\(17) & ((\datapath|reg14\(1)))) # (!\datapath|inst\(17) & (\datapath|reg12\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg12\(1),
	datad => \datapath|reg14\(1),
	combout => \datapath|Mux62~17_combout\);

-- Location: FF_X54_Y39_N27
\datapath|reg15[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[1]~7_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg15\(1));

-- Location: LCCOMB_X54_Y39_N26
\datapath|Mux62~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux62~18_combout\ = (\datapath|Mux62~17_combout\ & (((\datapath|reg15\(1))) # (!\datapath|inst\(16)))) # (!\datapath|Mux62~17_combout\ & (\datapath|inst\(16) & ((\datapath|reg13\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux62~17_combout\,
	datab => \datapath|inst\(16),
	datac => \datapath|reg15\(1),
	datad => \datapath|reg13\(1),
	combout => \datapath|Mux62~18_combout\);

-- Location: FF_X57_Y49_N17
\datapath|reg26[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[2]~10_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg26\(2));

-- Location: FF_X54_Y49_N13
\datapath|reg22[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[2]~10_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg22\(2));

-- Location: FF_X55_Y49_N19
\datapath|reg18[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[2]~10_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg18\(2));

-- Location: LCCOMB_X55_Y49_N18
\datapath|Mux61~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux61~5_combout\ = (\datapath|inst\(19) & (\datapath|inst\(18))) # (!\datapath|inst\(19) & ((\datapath|inst\(18) & ((\datapath|reg22\(2)))) # (!\datapath|inst\(18) & (\datapath|reg18\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|inst\(18),
	datac => \datapath|reg18\(2),
	datad => \datapath|reg22\(2),
	combout => \datapath|Mux61~5_combout\);

-- Location: FF_X57_Y49_N19
\datapath|reg30[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[2]~10_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg30\(2));

-- Location: LCCOMB_X57_Y49_N16
\datapath|Mux61~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux61~6_combout\ = (\datapath|inst\(19) & ((\datapath|Mux61~5_combout\ & ((\datapath|reg30\(2)))) # (!\datapath|Mux61~5_combout\ & (\datapath|reg26\(2))))) # (!\datapath|inst\(19) & (\datapath|Mux61~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|Mux61~5_combout\,
	datac => \datapath|reg26\(2),
	datad => \datapath|reg30\(2),
	combout => \datapath|Mux61~6_combout\);

-- Location: FF_X50_Y47_N31
\datapath|reg17[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[2]~10_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg17\(2));

-- Location: LCCOMB_X50_Y47_N30
\datapath|Mux61~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux61~7_combout\ = (\datapath|inst\(18) & (\datapath|inst\(19))) # (!\datapath|inst\(18) & ((\datapath|inst\(19) & ((\datapath|reg25\(2)))) # (!\datapath|inst\(19) & (\datapath|reg17\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|inst\(19),
	datac => \datapath|reg17\(2),
	datad => \datapath|reg25\(2),
	combout => \datapath|Mux61~7_combout\);

-- Location: FF_X50_Y46_N27
\datapath|reg29[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[2]~10_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg29\(2));

-- Location: LCCOMB_X50_Y46_N26
\datapath|Mux61~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux61~8_combout\ = (\datapath|Mux61~7_combout\ & (((\datapath|reg29\(2)) # (!\datapath|inst\(18))))) # (!\datapath|Mux61~7_combout\ & (\datapath|reg21\(2) & ((\datapath|inst\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~7_combout\,
	datab => \datapath|reg21\(2),
	datac => \datapath|reg29\(2),
	datad => \datapath|inst\(18),
	combout => \datapath|Mux61~8_combout\);

-- Location: FF_X57_Y48_N5
\datapath|reg20[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[2]~10_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg20\(2));

-- Location: FF_X58_Y48_N17
\datapath|reg24[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[2]~10_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg24\(2));

-- Location: FF_X59_Y48_N25
\datapath|reg16[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[2]~10_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg16\(2));

-- Location: LCCOMB_X59_Y48_N24
\datapath|Mux61~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux61~9_combout\ = (\datapath|inst\(18) & (\datapath|inst\(19))) # (!\datapath|inst\(18) & ((\datapath|inst\(19) & ((\datapath|reg24\(2)))) # (!\datapath|inst\(19) & (\datapath|reg16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|inst\(19),
	datac => \datapath|reg16\(2),
	datad => \datapath|reg24\(2),
	combout => \datapath|Mux61~9_combout\);

-- Location: FF_X57_Y48_N31
\datapath|reg28[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[2]~10_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg28\(2));

-- Location: LCCOMB_X57_Y48_N30
\datapath|Mux61~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux61~10_combout\ = (\datapath|inst\(18) & ((\datapath|Mux61~9_combout\ & ((\datapath|reg28\(2)))) # (!\datapath|Mux61~9_combout\ & (\datapath|reg20\(2))))) # (!\datapath|inst\(18) & (((\datapath|Mux61~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|reg20\(2),
	datac => \datapath|reg28\(2),
	datad => \datapath|Mux61~9_combout\,
	combout => \datapath|Mux61~10_combout\);

-- Location: LCCOMB_X50_Y43_N14
\datapath|Mux61~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux61~11_combout\ = (\datapath|inst\(16) & ((\datapath|inst\(17)) # ((\datapath|Mux61~8_combout\)))) # (!\datapath|inst\(16) & (!\datapath|inst\(17) & (\datapath|Mux61~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|Mux61~10_combout\,
	datad => \datapath|Mux61~8_combout\,
	combout => \datapath|Mux61~11_combout\);

-- Location: FF_X60_Y42_N3
\datapath|reg19[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[2]~10_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg19\(2));

-- Location: LCCOMB_X60_Y42_N2
\datapath|Mux61~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux61~12_combout\ = (\datapath|inst\(19) & (((\datapath|inst\(18))))) # (!\datapath|inst\(19) & ((\datapath|inst\(18) & (\datapath|reg23\(2))) # (!\datapath|inst\(18) & ((\datapath|reg19\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|reg23\(2),
	datac => \datapath|reg19\(2),
	datad => \datapath|inst\(18),
	combout => \datapath|Mux61~12_combout\);

-- Location: LCCOMB_X59_Y42_N16
\datapath|Mux61~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux61~13_combout\ = (\datapath|Mux61~12_combout\ & ((\datapath|reg31\(2)) # ((!\datapath|inst\(19))))) # (!\datapath|Mux61~12_combout\ & (((\datapath|reg27\(2) & \datapath|inst\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~12_combout\,
	datab => \datapath|reg31\(2),
	datac => \datapath|reg27\(2),
	datad => \datapath|inst\(19),
	combout => \datapath|Mux61~13_combout\);

-- Location: LCCOMB_X50_Y43_N16
\datapath|Mux61~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux61~14_combout\ = (\datapath|inst\(17) & ((\datapath|Mux61~11_combout\ & (\datapath|Mux61~13_combout\)) # (!\datapath|Mux61~11_combout\ & ((\datapath|Mux61~6_combout\))))) # (!\datapath|inst\(17) & (((\datapath|Mux61~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~13_combout\,
	datab => \datapath|inst\(17),
	datac => \datapath|Mux61~11_combout\,
	datad => \datapath|Mux61~6_combout\,
	combout => \datapath|Mux61~14_combout\);

-- Location: LCCOMB_X58_Y45_N6
\datapath|Mux61~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux61~15_combout\ = (\datapath|inst\(16) & (\datapath|inst\(17))) # (!\datapath|inst\(16) & ((\datapath|inst\(17) & ((\datapath|reg10\(2)))) # (!\datapath|inst\(17) & (\datapath|reg8\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg8\(2),
	datad => \datapath|reg10\(2),
	combout => \datapath|Mux61~15_combout\);

-- Location: FF_X56_Y44_N31
\datapath|reg2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[2]~10_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg2\(2));

-- Location: FF_X57_Y43_N11
\datapath|reg3[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[2]~10_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg3\(2));

-- Location: FF_X56_Y44_N1
\datapath|reg1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[2]~10_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg1\(2));

-- Location: FF_X59_Y41_N17
\datapath|reg6[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[2]~10_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg6\(2));

-- Location: FF_X59_Y44_N11
\datapath|reg5[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[2]~10_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg5\(2));

-- Location: FF_X55_Y47_N1
\datapath|reg4[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regnxt[2]~10_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \datapath|reg_en\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg4\(2));

-- Location: LCCOMB_X55_Y47_N16
\datapath|Mux61~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux61~17_combout\ = (\datapath|inst\(17) & (((\datapath|inst\(16))))) # (!\datapath|inst\(17) & ((\datapath|inst\(16) & (\datapath|reg5\(2))) # (!\datapath|inst\(16) & ((\datapath|reg4\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg5\(2),
	datab => \datapath|reg4\(2),
	datac => \datapath|inst\(17),
	datad => \datapath|inst\(16),
	combout => \datapath|Mux61~17_combout\);

-- Location: FF_X59_Y41_N11
\datapath|reg7[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[2]~10_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg7\(2));

-- Location: LCCOMB_X59_Y41_N10
\datapath|Mux61~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux61~18_combout\ = (\datapath|Mux61~17_combout\ & (((\datapath|reg7\(2))) # (!\datapath|inst\(17)))) # (!\datapath|Mux61~17_combout\ & (\datapath|inst\(17) & ((\datapath|reg6\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~17_combout\,
	datab => \datapath|inst\(17),
	datac => \datapath|reg7\(2),
	datad => \datapath|reg6\(2),
	combout => \datapath|Mux61~18_combout\);

-- Location: LCCOMB_X56_Y44_N0
\datapath|Mux61~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux61~19_combout\ = (\datapath|Mux61~1_combout\ & ((\datapath|Mux61~2_combout\ & (\datapath|Mux61~18_combout\)) # (!\datapath|Mux61~2_combout\ & ((\datapath|reg1\(2)))))) # (!\datapath|Mux61~1_combout\ & (((\datapath|Mux61~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~18_combout\,
	datab => \datapath|Mux61~1_combout\,
	datac => \datapath|reg1\(2),
	datad => \datapath|Mux61~2_combout\,
	combout => \datapath|Mux61~19_combout\);

-- Location: LCCOMB_X56_Y44_N30
\datapath|Mux61~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux61~20_combout\ = (\datapath|Mux61~3_combout\ & ((\datapath|Mux61~19_combout\ & (\datapath|reg3\(2))) # (!\datapath|Mux61~19_combout\ & ((\datapath|reg2\(2)))))) # (!\datapath|Mux61~3_combout\ & (((\datapath|Mux61~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg3\(2),
	datab => \datapath|Mux61~3_combout\,
	datac => \datapath|reg2\(2),
	datad => \datapath|Mux61~19_combout\,
	combout => \datapath|Mux61~20_combout\);

-- Location: FF_X52_Y48_N17
\datapath|reg25[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[3]~13_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg25\(3));

-- Location: FF_X52_Y48_N11
\datapath|reg17[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[3]~13_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg17\(3));

-- Location: LCCOMB_X52_Y48_N10
\datapath|Mux60~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux60~2_combout\ = (\datapath|inst\(18) & (((\datapath|inst\(19))))) # (!\datapath|inst\(18) & ((\datapath|inst\(19) & (\datapath|reg25\(3))) # (!\datapath|inst\(19) & ((\datapath|reg17\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|reg25\(3),
	datac => \datapath|reg17\(3),
	datad => \datapath|inst\(19),
	combout => \datapath|Mux60~2_combout\);

-- Location: FF_X57_Y49_N13
\datapath|reg26[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[3]~13_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg26\(3));

-- Location: FF_X55_Y39_N13
\datapath|reg22[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[3]~13_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg22\(3));

-- Location: FF_X55_Y49_N21
\datapath|reg18[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[3]~13_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg18\(3));

-- Location: LCCOMB_X55_Y49_N20
\datapath|Mux60~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux60~4_combout\ = (\datapath|inst\(19) & (\datapath|inst\(18))) # (!\datapath|inst\(19) & ((\datapath|inst\(18) & ((\datapath|reg22\(3)))) # (!\datapath|inst\(18) & (\datapath|reg18\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|inst\(18),
	datac => \datapath|reg18\(3),
	datad => \datapath|reg22\(3),
	combout => \datapath|Mux60~4_combout\);

-- Location: FF_X57_Y49_N31
\datapath|reg30[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[3]~13_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg30\(3));

-- Location: LCCOMB_X57_Y49_N30
\datapath|Mux60~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux60~5_combout\ = (\datapath|inst\(19) & ((\datapath|Mux60~4_combout\ & (\datapath|reg30\(3))) # (!\datapath|Mux60~4_combout\ & ((\datapath|reg26\(3)))))) # (!\datapath|inst\(19) & (\datapath|Mux60~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|Mux60~4_combout\,
	datac => \datapath|reg30\(3),
	datad => \datapath|reg26\(3),
	combout => \datapath|Mux60~5_combout\);

-- Location: FF_X60_Y42_N21
\datapath|reg23[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[3]~13_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg23\(3));

-- Location: FF_X60_Y42_N23
\datapath|reg19[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[3]~13_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg19\(3));

-- Location: LCCOMB_X60_Y42_N22
\datapath|Mux60~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux60~9_combout\ = (\datapath|inst\(19) & (((\datapath|inst\(18))))) # (!\datapath|inst\(19) & ((\datapath|inst\(18) & (\datapath|reg23\(3))) # (!\datapath|inst\(18) & ((\datapath|reg19\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|reg23\(3),
	datac => \datapath|reg19\(3),
	datad => \datapath|inst\(18),
	combout => \datapath|Mux60~9_combout\);

-- Location: FF_X56_Y44_N3
\datapath|reg1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[3]~13_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg1\(3));

-- Location: FF_X55_Y44_N29
\datapath|reg5[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[3]~13_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg5\(3));

-- Location: FF_X56_Y47_N1
\datapath|reg6[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[3]~13_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg6\(3));

-- Location: FF_X55_Y47_N3
\datapath|reg4[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[3]~13_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg4\(3));

-- Location: LCCOMB_X55_Y47_N2
\datapath|Mux60~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux60~12_combout\ = (\datapath|inst\(16) & (\datapath|inst\(17))) # (!\datapath|inst\(16) & ((\datapath|inst\(17) & ((\datapath|reg6\(3)))) # (!\datapath|inst\(17) & (\datapath|reg4\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg4\(3),
	datad => \datapath|reg6\(3),
	combout => \datapath|Mux60~12_combout\);

-- Location: FF_X55_Y44_N7
\datapath|reg7[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[3]~13_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg7\(3));

-- Location: LCCOMB_X55_Y44_N6
\datapath|Mux60~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux60~13_combout\ = (\datapath|inst\(16) & ((\datapath|Mux60~12_combout\ & ((\datapath|reg7\(3)))) # (!\datapath|Mux60~12_combout\ & (\datapath|reg5\(3))))) # (!\datapath|inst\(16) & (((\datapath|Mux60~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|reg5\(3),
	datac => \datapath|reg7\(3),
	datad => \datapath|Mux60~12_combout\,
	combout => \datapath|Mux60~13_combout\);

-- Location: LCCOMB_X56_Y44_N2
\datapath|Mux60~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux60~14_combout\ = (\datapath|Mux61~2_combout\ & (((\datapath|Mux60~13_combout\)) # (!\datapath|Mux61~1_combout\))) # (!\datapath|Mux61~2_combout\ & (\datapath|Mux61~1_combout\ & (\datapath|reg1\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~2_combout\,
	datab => \datapath|Mux61~1_combout\,
	datac => \datapath|reg1\(3),
	datad => \datapath|Mux60~13_combout\,
	combout => \datapath|Mux60~14_combout\);

-- Location: LCCOMB_X53_Y39_N30
\datapath|Mux60~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux60~17_combout\ = (\datapath|inst\(16) & (\datapath|inst\(17))) # (!\datapath|inst\(16) & ((\datapath|inst\(17) & ((\datapath|reg14\(3)))) # (!\datapath|inst\(17) & (\datapath|reg12\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg12\(3),
	datad => \datapath|reg14\(3),
	combout => \datapath|Mux60~17_combout\);

-- Location: FF_X55_Y48_N1
\datapath|reg26[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[4]~16_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg26\(4));

-- Location: FF_X54_Y49_N31
\datapath|reg22[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[4]~16_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg22\(4));

-- Location: FF_X55_Y49_N31
\datapath|reg18[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[4]~16_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg18\(4));

-- Location: LCCOMB_X55_Y49_N30
\datapath|Mux59~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux59~4_combout\ = (\datapath|inst\(19) & (\datapath|inst\(18))) # (!\datapath|inst\(19) & ((\datapath|inst\(18) & ((\datapath|reg22\(4)))) # (!\datapath|inst\(18) & (\datapath|reg18\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|inst\(18),
	datac => \datapath|reg18\(4),
	datad => \datapath|reg22\(4),
	combout => \datapath|Mux59~4_combout\);

-- Location: FF_X55_Y48_N3
\datapath|reg30[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[4]~16_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg30\(4));

-- Location: LCCOMB_X55_Y48_N0
\datapath|Mux59~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux59~5_combout\ = (\datapath|Mux59~4_combout\ & ((\datapath|reg30\(4)) # ((!\datapath|inst\(19))))) # (!\datapath|Mux59~4_combout\ & (((\datapath|reg26\(4) & \datapath|inst\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux59~4_combout\,
	datab => \datapath|reg30\(4),
	datac => \datapath|reg26\(4),
	datad => \datapath|inst\(19),
	combout => \datapath|Mux59~5_combout\);

-- Location: FF_X58_Y48_N19
\datapath|reg24[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[4]~16_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg24\(4));

-- Location: FF_X59_Y48_N5
\datapath|reg16[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[4]~16_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg16\(4));

-- Location: LCCOMB_X59_Y48_N4
\datapath|Mux59~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux59~8_combout\ = (\datapath|inst\(18) & (\datapath|inst\(19))) # (!\datapath|inst\(18) & ((\datapath|inst\(19) & ((\datapath|reg24\(4)))) # (!\datapath|inst\(19) & (\datapath|reg16\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|inst\(19),
	datac => \datapath|reg16\(4),
	datad => \datapath|reg24\(4),
	combout => \datapath|Mux59~8_combout\);

-- Location: LCCOMB_X58_Y42_N12
\datapath|Mux59~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux59~15_combout\ = (\datapath|inst\(17) & ((\datapath|inst\(16) & (\datapath|reg7\(4))) # (!\datapath|inst\(16) & ((\datapath|reg6\(4)))))) # (!\datapath|inst\(17) & (((\datapath|inst\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(17),
	datab => \datapath|reg7\(4),
	datac => \datapath|reg6\(4),
	datad => \datapath|inst\(16),
	combout => \datapath|Mux59~15_combout\);

-- Location: LCCOMB_X58_Y45_N18
\datapath|Mux59~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux59~19_combout\ = (\datapath|inst\(16) & (\datapath|inst\(17))) # (!\datapath|inst\(16) & ((\datapath|inst\(17) & ((\datapath|reg10\(4)))) # (!\datapath|inst\(17) & (\datapath|reg8\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg8\(4),
	datad => \datapath|reg10\(4),
	combout => \datapath|Mux59~19_combout\);

-- Location: LCCOMB_X57_Y45_N2
\datapath|Mux59~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux59~20_combout\ = (\datapath|inst\(16) & ((\datapath|Mux59~19_combout\ & ((\datapath|reg11\(4)))) # (!\datapath|Mux59~19_combout\ & (\datapath|reg9\(4))))) # (!\datapath|inst\(16) & (((\datapath|Mux59~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|reg9\(4),
	datac => \datapath|reg11\(4),
	datad => \datapath|Mux59~19_combout\,
	combout => \datapath|Mux59~20_combout\);

-- Location: FF_X52_Y40_N15
\datapath|reg14[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[4]~16_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg14\(4));

-- Location: FF_X52_Y39_N15
\datapath|reg13[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[4]~16_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg13\(4));

-- Location: FF_X53_Y39_N1
\datapath|reg12[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[4]~16_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg12\(4));

-- Location: LCCOMB_X53_Y39_N0
\datapath|Mux59~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux59~23_combout\ = (\datapath|inst\(16) & ((\datapath|inst\(17)) # ((\datapath|reg13\(4))))) # (!\datapath|inst\(16) & (!\datapath|inst\(17) & (\datapath|reg12\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg12\(4),
	datad => \datapath|reg13\(4),
	combout => \datapath|Mux59~23_combout\);

-- Location: FF_X52_Y40_N17
\datapath|reg15[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[4]~16_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg15\(4));

-- Location: LCCOMB_X52_Y40_N14
\datapath|Mux59~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux59~24_combout\ = (\datapath|inst\(17) & ((\datapath|Mux59~23_combout\ & ((\datapath|reg15\(4)))) # (!\datapath|Mux59~23_combout\ & (\datapath|reg14\(4))))) # (!\datapath|inst\(17) & (\datapath|Mux59~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(17),
	datab => \datapath|Mux59~23_combout\,
	datac => \datapath|reg14\(4),
	datad => \datapath|reg15\(4),
	combout => \datapath|Mux59~24_combout\);

-- Location: FF_X56_Y41_N17
\datapath|reg9[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[5]~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg9\(5));

-- Location: FF_X57_Y41_N29
\datapath|reg8[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[5]~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg8\(5));

-- Location: LCCOMB_X57_Y41_N28
\datapath|Mux58~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux58~0_combout\ = (\datapath|inst\(17) & (((\datapath|inst\(16))))) # (!\datapath|inst\(17) & ((\datapath|inst\(16) & (\datapath|reg9\(5))) # (!\datapath|inst\(16) & ((\datapath|reg8\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg9\(5),
	datab => \datapath|inst\(17),
	datac => \datapath|reg8\(5),
	datad => \datapath|inst\(16),
	combout => \datapath|Mux58~0_combout\);

-- Location: FF_X50_Y46_N25
\datapath|reg21[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[5]~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg21\(5));

-- Location: FF_X49_Y46_N17
\datapath|reg25[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[5]~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg25\(5));

-- Location: FF_X49_Y46_N11
\datapath|reg17[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[5]~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg17\(5));

-- Location: LCCOMB_X49_Y46_N10
\datapath|Mux58~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux58~2_combout\ = (\datapath|inst\(18) & (\datapath|inst\(19))) # (!\datapath|inst\(18) & ((\datapath|inst\(19) & ((\datapath|reg25\(5)))) # (!\datapath|inst\(19) & (\datapath|reg17\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|inst\(19),
	datac => \datapath|reg17\(5),
	datad => \datapath|reg25\(5),
	combout => \datapath|Mux58~2_combout\);

-- Location: FF_X50_Y46_N11
\datapath|reg29[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[5]~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg29\(5));

-- Location: LCCOMB_X50_Y46_N10
\datapath|Mux58~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux58~3_combout\ = (\datapath|inst\(18) & ((\datapath|Mux58~2_combout\ & ((\datapath|reg29\(5)))) # (!\datapath|Mux58~2_combout\ & (\datapath|reg21\(5))))) # (!\datapath|inst\(18) & (((\datapath|Mux58~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|reg21\(5),
	datac => \datapath|reg29\(5),
	datad => \datapath|Mux58~2_combout\,
	combout => \datapath|Mux58~3_combout\);

-- Location: LCCOMB_X54_Y49_N2
\datapath|Mux58~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux58~4_combout\ = (\datapath|inst\(19) & (((\datapath|inst\(18))))) # (!\datapath|inst\(19) & ((\datapath|inst\(18) & (\datapath|reg22\(5))) # (!\datapath|inst\(18) & ((\datapath|reg18\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|reg22\(5),
	datac => \datapath|reg18\(5),
	datad => \datapath|inst\(18),
	combout => \datapath|Mux58~4_combout\);

-- Location: LCCOMB_X53_Y49_N18
\datapath|Mux58~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux58~5_combout\ = (\datapath|Mux58~4_combout\ & (((\datapath|reg30\(5))) # (!\datapath|inst\(19)))) # (!\datapath|Mux58~4_combout\ & (\datapath|inst\(19) & ((\datapath|reg26\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux58~4_combout\,
	datab => \datapath|inst\(19),
	datac => \datapath|reg30\(5),
	datad => \datapath|reg26\(5),
	combout => \datapath|Mux58~5_combout\);

-- Location: FF_X54_Y43_N25
\datapath|reg20[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[5]~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg20\(5));

-- Location: FF_X58_Y48_N5
\datapath|reg24[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[5]~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg24\(5));

-- Location: FF_X58_Y48_N15
\datapath|reg16[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[5]~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg16\(5));

-- Location: LCCOMB_X58_Y48_N14
\datapath|Mux58~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux58~6_combout\ = (\datapath|inst\(19) & ((\datapath|reg24\(5)) # ((\datapath|inst\(18))))) # (!\datapath|inst\(19) & (((\datapath|reg16\(5) & !\datapath|inst\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|reg24\(5),
	datac => \datapath|reg16\(5),
	datad => \datapath|inst\(18),
	combout => \datapath|Mux58~6_combout\);

-- Location: FF_X54_Y43_N11
\datapath|reg28[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[5]~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg28\(5));

-- Location: LCCOMB_X54_Y43_N10
\datapath|Mux58~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux58~7_combout\ = (\datapath|Mux58~6_combout\ & (((\datapath|reg28\(5))) # (!\datapath|inst\(18)))) # (!\datapath|Mux58~6_combout\ & (\datapath|inst\(18) & ((\datapath|reg20\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux58~6_combout\,
	datab => \datapath|inst\(18),
	datac => \datapath|reg28\(5),
	datad => \datapath|reg20\(5),
	combout => \datapath|Mux58~7_combout\);

-- Location: LCCOMB_X54_Y43_N12
\datapath|Mux58~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux58~8_combout\ = (\datapath|inst\(17) & ((\datapath|inst\(16)) # ((\datapath|Mux58~5_combout\)))) # (!\datapath|inst\(17) & (!\datapath|inst\(16) & (\datapath|Mux58~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(17),
	datab => \datapath|inst\(16),
	datac => \datapath|Mux58~7_combout\,
	datad => \datapath|Mux58~5_combout\,
	combout => \datapath|Mux58~8_combout\);

-- Location: LCCOMB_X60_Y42_N14
\datapath|Mux58~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux58~9_combout\ = (\datapath|inst\(19) & (\datapath|inst\(18))) # (!\datapath|inst\(19) & ((\datapath|inst\(18) & ((\datapath|reg23\(5)))) # (!\datapath|inst\(18) & (\datapath|reg19\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|inst\(18),
	datac => \datapath|reg19\(5),
	datad => \datapath|reg23\(5),
	combout => \datapath|Mux58~9_combout\);

-- Location: LCCOMB_X59_Y42_N14
\datapath|Mux58~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux58~10_combout\ = (\datapath|Mux58~9_combout\ & (((\datapath|reg31\(5)) # (!\datapath|inst\(19))))) # (!\datapath|Mux58~9_combout\ & (\datapath|reg27\(5) & ((\datapath|inst\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux58~9_combout\,
	datab => \datapath|reg27\(5),
	datac => \datapath|reg31\(5),
	datad => \datapath|inst\(19),
	combout => \datapath|Mux58~10_combout\);

-- Location: LCCOMB_X54_Y43_N22
\datapath|Mux58~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux58~11_combout\ = (\datapath|inst\(16) & ((\datapath|Mux58~8_combout\ & (\datapath|Mux58~10_combout\)) # (!\datapath|Mux58~8_combout\ & ((\datapath|Mux58~3_combout\))))) # (!\datapath|inst\(16) & (((\datapath|Mux58~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux58~10_combout\,
	datab => \datapath|Mux58~3_combout\,
	datac => \datapath|inst\(16),
	datad => \datapath|Mux58~8_combout\,
	combout => \datapath|Mux58~11_combout\);

-- Location: FF_X56_Y47_N19
\datapath|reg6[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[5]~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg6\(5));

-- Location: FF_X55_Y47_N21
\datapath|reg4[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[5]~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg4\(5));

-- Location: LCCOMB_X55_Y47_N20
\datapath|Mux58~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux58~12_combout\ = (\datapath|inst\(16) & (\datapath|inst\(17))) # (!\datapath|inst\(16) & ((\datapath|inst\(17) & ((\datapath|reg6\(5)))) # (!\datapath|inst\(17) & (\datapath|reg4\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg4\(5),
	datad => \datapath|reg6\(5),
	combout => \datapath|Mux58~12_combout\);

-- Location: LCCOMB_X55_Y44_N26
\datapath|Mux58~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux58~13_combout\ = (\datapath|inst\(16) & ((\datapath|Mux58~12_combout\ & ((\datapath|reg7\(5)))) # (!\datapath|Mux58~12_combout\ & (\datapath|reg5\(5))))) # (!\datapath|inst\(16) & (((\datapath|Mux58~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|reg5\(5),
	datac => \datapath|reg7\(5),
	datad => \datapath|Mux58~12_combout\,
	combout => \datapath|Mux58~13_combout\);

-- Location: LCCOMB_X54_Y41_N2
\datapath|Mux58~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux58~14_combout\ = (\datapath|Mux61~2_combout\ & ((\datapath|Mux58~13_combout\) # ((!\datapath|Mux61~1_combout\)))) # (!\datapath|Mux61~2_combout\ & (((\datapath|reg1\(5) & \datapath|Mux61~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~2_combout\,
	datab => \datapath|Mux58~13_combout\,
	datac => \datapath|reg1\(5),
	datad => \datapath|Mux61~1_combout\,
	combout => \datapath|Mux58~14_combout\);

-- Location: LCCOMB_X54_Y41_N0
\datapath|Mux58~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux58~15_combout\ = (\datapath|Mux61~3_combout\ & ((\datapath|Mux58~14_combout\ & (\datapath|reg3\(5))) # (!\datapath|Mux58~14_combout\ & ((\datapath|reg2\(5)))))) # (!\datapath|Mux61~3_combout\ & (((\datapath|Mux58~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg3\(5),
	datab => \datapath|Mux61~3_combout\,
	datac => \datapath|reg2\(5),
	datad => \datapath|Mux58~14_combout\,
	combout => \datapath|Mux58~15_combout\);

-- Location: LCCOMB_X54_Y43_N8
\datapath|Mux58~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux58~16_combout\ = (\datapath|Mux61~0_combout\ & (((\datapath|Mux58~11_combout\) # (\datapath|Mux61~4_combout\)))) # (!\datapath|Mux61~0_combout\ & (\datapath|Mux58~15_combout\ & ((!\datapath|Mux61~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux58~15_combout\,
	datab => \datapath|Mux61~0_combout\,
	datac => \datapath|Mux58~11_combout\,
	datad => \datapath|Mux61~4_combout\,
	combout => \datapath|Mux58~16_combout\);

-- Location: FF_X54_Y39_N17
\datapath|reg14[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[5]~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg14\(5));

-- Location: FF_X53_Y39_N3
\datapath|reg12[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[5]~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg12\(5));

-- Location: LCCOMB_X53_Y39_N2
\datapath|Mux58~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux58~17_combout\ = (\datapath|inst\(16) & (\datapath|inst\(17))) # (!\datapath|inst\(16) & ((\datapath|inst\(17) & ((\datapath|reg14\(5)))) # (!\datapath|inst\(17) & (\datapath|reg12\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg12\(5),
	datad => \datapath|reg14\(5),
	combout => \datapath|Mux58~17_combout\);

-- Location: FF_X53_Y49_N5
\datapath|reg26[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[6]~22_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg26\(6));

-- Location: FF_X54_Y49_N5
\datapath|reg22[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[6]~22_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg22\(6));

-- Location: FF_X55_Y49_N9
\datapath|reg18[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[6]~22_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg18\(6));

-- Location: LCCOMB_X55_Y49_N8
\datapath|Mux57~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux57~4_combout\ = (\datapath|inst\(19) & (((\datapath|inst\(18))))) # (!\datapath|inst\(19) & ((\datapath|inst\(18) & (\datapath|reg22\(6))) # (!\datapath|inst\(18) & ((\datapath|reg18\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|reg22\(6),
	datac => \datapath|reg18\(6),
	datad => \datapath|inst\(18),
	combout => \datapath|Mux57~4_combout\);

-- Location: FF_X53_Y49_N23
\datapath|reg30[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[6]~22_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg30\(6));

-- Location: LCCOMB_X53_Y49_N4
\datapath|Mux57~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux57~5_combout\ = (\datapath|inst\(19) & ((\datapath|Mux57~4_combout\ & (\datapath|reg30\(6))) # (!\datapath|Mux57~4_combout\ & ((\datapath|reg26\(6)))))) # (!\datapath|inst\(19) & (((\datapath|Mux57~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg30\(6),
	datab => \datapath|inst\(19),
	datac => \datapath|reg26\(6),
	datad => \datapath|Mux57~4_combout\,
	combout => \datapath|Mux57~5_combout\);

-- Location: LCCOMB_X59_Y48_N22
\datapath|Mux57~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux57~8_combout\ = (\datapath|inst\(18) & (\datapath|inst\(19))) # (!\datapath|inst\(18) & ((\datapath|inst\(19) & ((\datapath|reg24\(6)))) # (!\datapath|inst\(19) & (\datapath|reg16\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|inst\(19),
	datac => \datapath|reg16\(6),
	datad => \datapath|reg24\(6),
	combout => \datapath|Mux57~8_combout\);

-- Location: LCCOMB_X57_Y48_N18
\datapath|Mux57~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux57~9_combout\ = (\datapath|inst\(18) & ((\datapath|Mux57~8_combout\ & (\datapath|reg28\(6))) # (!\datapath|Mux57~8_combout\ & ((\datapath|reg20\(6)))))) # (!\datapath|inst\(18) & (\datapath|Mux57~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|Mux57~8_combout\,
	datac => \datapath|reg28\(6),
	datad => \datapath|reg20\(6),
	combout => \datapath|Mux57~9_combout\);

-- Location: FF_X58_Y43_N9
\datapath|reg4[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[6]~22_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg4\(6));

-- Location: LCCOMB_X58_Y43_N26
\datapath|Mux57~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux57~16_combout\ = (\datapath|Mux61~2_combout\ & ((\datapath|Mux57~15_combout\) # (\datapath|reg4\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|Mux57~15_combout\,
	datac => \datapath|reg4\(6),
	datad => \datapath|Mux61~2_combout\,
	combout => \datapath|Mux57~16_combout\);

-- Location: FF_X56_Y41_N5
\datapath|reg9[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[6]~22_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg9\(6));

-- Location: FF_X56_Y40_N1
\datapath|reg10[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regnxt[6]~22_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \datapath|reg_en\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg10\(6));

-- Location: FF_X57_Y41_N31
\datapath|reg8[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[6]~22_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg8\(6));

-- Location: LCCOMB_X57_Y41_N30
\datapath|Mux57~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux57~19_combout\ = (\datapath|inst\(16) & (\datapath|inst\(17))) # (!\datapath|inst\(16) & ((\datapath|inst\(17) & ((\datapath|reg10\(6)))) # (!\datapath|inst\(17) & (\datapath|reg8\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg8\(6),
	datad => \datapath|reg10\(6),
	combout => \datapath|Mux57~19_combout\);

-- Location: FF_X56_Y40_N27
\datapath|reg11[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[6]~22_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg11\(6));

-- Location: LCCOMB_X56_Y40_N26
\datapath|Mux57~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux57~20_combout\ = (\datapath|inst\(16) & ((\datapath|Mux57~19_combout\ & ((\datapath|reg11\(6)))) # (!\datapath|Mux57~19_combout\ & (\datapath|reg9\(6))))) # (!\datapath|inst\(16) & (((\datapath|Mux57~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg9\(6),
	datab => \datapath|inst\(16),
	datac => \datapath|reg11\(6),
	datad => \datapath|Mux57~19_combout\,
	combout => \datapath|Mux57~20_combout\);

-- Location: LCCOMB_X55_Y43_N12
\datapath|Mux57~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux57~21_combout\ = (\datapath|Mux61~4_combout\) # ((\datapath|Mux57~14_combout\ & ((\datapath|reg3\(6)) # (!\datapath|Mux61~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~3_combout\,
	datab => \datapath|Mux57~14_combout\,
	datac => \datapath|Mux61~4_combout\,
	datad => \datapath|reg3\(6),
	combout => \datapath|Mux57~21_combout\);

-- Location: FF_X52_Y40_N27
\datapath|reg14[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[6]~22_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg14\(6));

-- Location: LCCOMB_X53_Y39_N20
\datapath|Mux57~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux57~23_combout\ = (\datapath|inst\(16) & ((\datapath|inst\(17)) # ((\datapath|reg13\(6))))) # (!\datapath|inst\(16) & (!\datapath|inst\(17) & (\datapath|reg12\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg12\(6),
	datad => \datapath|reg13\(6),
	combout => \datapath|Mux57~23_combout\);

-- Location: LCCOMB_X52_Y40_N26
\datapath|Mux57~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux57~24_combout\ = (\datapath|inst\(17) & ((\datapath|Mux57~23_combout\ & ((\datapath|reg15\(6)))) # (!\datapath|Mux57~23_combout\ & (\datapath|reg14\(6))))) # (!\datapath|inst\(17) & (\datapath|Mux57~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(17),
	datab => \datapath|Mux57~23_combout\,
	datac => \datapath|reg14\(6),
	datad => \datapath|reg15\(6),
	combout => \datapath|Mux57~24_combout\);

-- Location: FF_X54_Y42_N9
\datapath|reg9[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[7]~25_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg9\(7));

-- Location: FF_X57_Y41_N25
\datapath|reg8[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regnxt[7]~25_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \datapath|reg_en\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg8\(7));

-- Location: LCCOMB_X54_Y42_N8
\datapath|Mux56~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux56~0_combout\ = (\datapath|inst\(17) & (\datapath|inst\(16))) # (!\datapath|inst\(17) & ((\datapath|inst\(16) & (\datapath|reg9\(7))) # (!\datapath|inst\(16) & ((\datapath|reg8\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(17),
	datab => \datapath|inst\(16),
	datac => \datapath|reg9\(7),
	datad => \datapath|reg8\(7),
	combout => \datapath|Mux56~0_combout\);

-- Location: FF_X49_Y46_N1
\datapath|reg25[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[7]~25_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg25\(7));

-- Location: FF_X49_Y46_N27
\datapath|reg17[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[7]~25_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg17\(7));

-- Location: LCCOMB_X49_Y46_N26
\datapath|Mux56~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux56~2_combout\ = (\datapath|inst\(18) & (\datapath|inst\(19))) # (!\datapath|inst\(18) & ((\datapath|inst\(19) & ((\datapath|reg25\(7)))) # (!\datapath|inst\(19) & (\datapath|reg17\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|inst\(19),
	datac => \datapath|reg17\(7),
	datad => \datapath|reg25\(7),
	combout => \datapath|Mux56~2_combout\);

-- Location: FF_X53_Y49_N25
\datapath|reg26[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[7]~25_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg26\(7));

-- Location: FF_X54_Y49_N7
\datapath|reg22[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[7]~25_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg22\(7));

-- Location: FF_X54_Y49_N17
\datapath|reg18[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[7]~25_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg18\(7));

-- Location: LCCOMB_X54_Y49_N16
\datapath|Mux56~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux56~4_combout\ = (\datapath|inst\(19) & (\datapath|inst\(18))) # (!\datapath|inst\(19) & ((\datapath|inst\(18) & ((\datapath|reg22\(7)))) # (!\datapath|inst\(18) & (\datapath|reg18\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|inst\(18),
	datac => \datapath|reg18\(7),
	datad => \datapath|reg22\(7),
	combout => \datapath|Mux56~4_combout\);

-- Location: FF_X53_Y49_N27
\datapath|reg30[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[7]~25_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg30\(7));

-- Location: LCCOMB_X53_Y49_N26
\datapath|Mux56~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux56~5_combout\ = (\datapath|Mux56~4_combout\ & (((\datapath|reg30\(7)) # (!\datapath|inst\(19))))) # (!\datapath|Mux56~4_combout\ & (\datapath|reg26\(7) & ((\datapath|inst\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux56~4_combout\,
	datab => \datapath|reg26\(7),
	datac => \datapath|reg30\(7),
	datad => \datapath|inst\(19),
	combout => \datapath|Mux56~5_combout\);

-- Location: FF_X54_Y41_N7
\datapath|reg1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[7]~25_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg1\(7));

-- Location: FF_X55_Y47_N15
\datapath|reg4[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[7]~25_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg4\(7));

-- Location: LCCOMB_X55_Y47_N14
\datapath|Mux56~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux56~12_combout\ = (\datapath|inst\(17) & ((\datapath|reg6\(7)) # ((\datapath|inst\(16))))) # (!\datapath|inst\(17) & (((\datapath|reg4\(7) & !\datapath|inst\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg6\(7),
	datab => \datapath|inst\(17),
	datac => \datapath|reg4\(7),
	datad => \datapath|inst\(16),
	combout => \datapath|Mux56~12_combout\);

-- Location: FF_X55_Y44_N23
\datapath|reg7[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[7]~25_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg7\(7));

-- Location: LCCOMB_X55_Y44_N22
\datapath|Mux56~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux56~13_combout\ = (\datapath|inst\(16) & ((\datapath|Mux56~12_combout\ & (\datapath|reg7\(7))) # (!\datapath|Mux56~12_combout\ & ((\datapath|reg5\(7)))))) # (!\datapath|inst\(16) & (\datapath|Mux56~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|Mux56~12_combout\,
	datac => \datapath|reg7\(7),
	datad => \datapath|reg5\(7),
	combout => \datapath|Mux56~13_combout\);

-- Location: LCCOMB_X54_Y41_N6
\datapath|Mux56~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux56~14_combout\ = (\datapath|Mux61~2_combout\ & ((\datapath|Mux56~13_combout\) # ((!\datapath|Mux61~1_combout\)))) # (!\datapath|Mux61~2_combout\ & (((\datapath|reg1\(7) & \datapath|Mux61~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~2_combout\,
	datab => \datapath|Mux56~13_combout\,
	datac => \datapath|reg1\(7),
	datad => \datapath|Mux61~1_combout\,
	combout => \datapath|Mux56~14_combout\);

-- Location: LCCOMB_X53_Y39_N22
\datapath|Mux56~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux56~17_combout\ = (\datapath|inst\(16) & (\datapath|inst\(17))) # (!\datapath|inst\(16) & ((\datapath|inst\(17) & ((\datapath|reg14\(7)))) # (!\datapath|inst\(17) & (\datapath|reg12\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg12\(7),
	datad => \datapath|reg14\(7),
	combout => \datapath|Mux56~17_combout\);

-- Location: LCCOMB_X54_Y49_N20
\datapath|Mux55~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux55~4_combout\ = (\datapath|inst\(19) & (\datapath|inst\(18))) # (!\datapath|inst\(19) & ((\datapath|inst\(18) & ((\datapath|reg22\(8)))) # (!\datapath|inst\(18) & (\datapath|reg18\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|inst\(18),
	datac => \datapath|reg18\(8),
	datad => \datapath|reg22\(8),
	combout => \datapath|Mux55~4_combout\);

-- Location: FF_X52_Y48_N13
\datapath|reg25[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[8]~28_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg25\(8));

-- Location: FF_X52_Y48_N15
\datapath|reg17[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[8]~28_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg17\(8));

-- Location: LCCOMB_X52_Y48_N14
\datapath|Mux55~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux55~6_combout\ = (\datapath|inst\(18) & (((\datapath|inst\(19))))) # (!\datapath|inst\(18) & ((\datapath|inst\(19) & (\datapath|reg25\(8))) # (!\datapath|inst\(19) & ((\datapath|reg17\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg25\(8),
	datab => \datapath|inst\(18),
	datac => \datapath|reg17\(8),
	datad => \datapath|inst\(19),
	combout => \datapath|Mux55~6_combout\);

-- Location: LCCOMB_X59_Y48_N16
\datapath|Mux55~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux55~8_combout\ = (\datapath|inst\(18) & (\datapath|inst\(19))) # (!\datapath|inst\(18) & ((\datapath|inst\(19) & ((\datapath|reg24\(8)))) # (!\datapath|inst\(19) & (\datapath|reg16\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|inst\(19),
	datac => \datapath|reg16\(8),
	datad => \datapath|reg24\(8),
	combout => \datapath|Mux55~8_combout\);

-- Location: FF_X59_Y46_N17
\datapath|reg27[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[8]~28_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg27\(8));

-- Location: FF_X60_Y45_N29
\datapath|reg23[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[8]~28_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg23\(8));

-- Location: FF_X60_Y45_N7
\datapath|reg19[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[8]~28_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg19\(8));

-- Location: LCCOMB_X60_Y45_N6
\datapath|Mux55~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux55~11_combout\ = (\datapath|inst\(19) & (\datapath|inst\(18))) # (!\datapath|inst\(19) & ((\datapath|inst\(18) & ((\datapath|reg23\(8)))) # (!\datapath|inst\(18) & (\datapath|reg19\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|inst\(18),
	datac => \datapath|reg19\(8),
	datad => \datapath|reg23\(8),
	combout => \datapath|Mux55~11_combout\);

-- Location: FF_X59_Y46_N19
\datapath|reg31[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[8]~28_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg31\(8));

-- Location: LCCOMB_X59_Y46_N16
\datapath|Mux55~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux55~12_combout\ = (\datapath|Mux55~11_combout\ & ((\datapath|reg31\(8)) # ((!\datapath|inst\(19))))) # (!\datapath|Mux55~11_combout\ & (((\datapath|reg27\(8) & \datapath|inst\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg31\(8),
	datab => \datapath|Mux55~11_combout\,
	datac => \datapath|reg27\(8),
	datad => \datapath|inst\(19),
	combout => \datapath|Mux55~12_combout\);

-- Location: FF_X55_Y44_N1
\datapath|reg5[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[8]~28_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg5\(8));

-- Location: FF_X59_Y44_N13
\datapath|reg6[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[8]~28_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg6\(8));

-- Location: FF_X55_Y44_N19
\datapath|reg7[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[8]~28_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg7\(8));

-- Location: LCCOMB_X55_Y44_N18
\datapath|Mux55~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux55~15_combout\ = (\datapath|inst\(16) & (((\datapath|reg7\(8)) # (!\datapath|inst\(17))))) # (!\datapath|inst\(16) & (\datapath|reg6\(8) & ((\datapath|inst\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|reg6\(8),
	datac => \datapath|reg7\(8),
	datad => \datapath|inst\(17),
	combout => \datapath|Mux55~15_combout\);

-- Location: FF_X55_Y47_N25
\datapath|reg4[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[8]~28_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg4\(8));

-- Location: LCCOMB_X55_Y44_N4
\datapath|Mux55~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux55~16_combout\ = (\datapath|Mux61~2_combout\ & ((\datapath|reg4\(8)) # (\datapath|Mux55~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|reg4\(8),
	datac => \datapath|Mux61~2_combout\,
	datad => \datapath|Mux55~15_combout\,
	combout => \datapath|Mux55~16_combout\);

-- Location: LCCOMB_X55_Y44_N0
\datapath|Mux55~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux55~17_combout\ = (\datapath|Mux55~16_combout\ & ((\datapath|inst\(17) & ((\datapath|Mux55~15_combout\))) # (!\datapath|inst\(17) & ((\datapath|reg5\(8)) # (!\datapath|Mux55~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(17),
	datab => \datapath|Mux55~16_combout\,
	datac => \datapath|reg5\(8),
	datad => \datapath|Mux55~15_combout\,
	combout => \datapath|Mux55~17_combout\);

-- Location: FF_X58_Y45_N21
\datapath|reg10[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[8]~28_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg10\(8));

-- Location: FF_X58_Y45_N15
\datapath|reg8[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[8]~28_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg8\(8));

-- Location: LCCOMB_X58_Y45_N14
\datapath|Mux55~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux55~19_combout\ = (\datapath|inst\(16) & (\datapath|inst\(17))) # (!\datapath|inst\(16) & ((\datapath|inst\(17) & ((\datapath|reg10\(8)))) # (!\datapath|inst\(17) & (\datapath|reg8\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg8\(8),
	datad => \datapath|reg10\(8),
	combout => \datapath|Mux55~19_combout\);

-- Location: FF_X52_Y40_N7
\datapath|reg14[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[8]~28_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg14\(8));

-- Location: LCCOMB_X53_Y39_N24
\datapath|Mux55~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux55~23_combout\ = (\datapath|inst\(16) & ((\datapath|inst\(17)) # ((\datapath|reg13\(8))))) # (!\datapath|inst\(16) & (!\datapath|inst\(17) & (\datapath|reg12\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg12\(8),
	datad => \datapath|reg13\(8),
	combout => \datapath|Mux55~23_combout\);

-- Location: LCCOMB_X52_Y40_N6
\datapath|Mux55~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux55~24_combout\ = (\datapath|inst\(17) & ((\datapath|Mux55~23_combout\ & (\datapath|reg15\(8))) # (!\datapath|Mux55~23_combout\ & ((\datapath|reg14\(8)))))) # (!\datapath|inst\(17) & (((\datapath|Mux55~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(17),
	datab => \datapath|reg15\(8),
	datac => \datapath|reg14\(8),
	datad => \datapath|Mux55~23_combout\,
	combout => \datapath|Mux55~24_combout\);

-- Location: FF_X57_Y45_N13
\datapath|reg9[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[9]~31_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg9\(9));

-- Location: FF_X57_Y41_N11
\datapath|reg8[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[9]~31_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg8\(9));

-- Location: LCCOMB_X57_Y41_N10
\datapath|Mux54~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux54~0_combout\ = (\datapath|inst\(17) & (((\datapath|inst\(16))))) # (!\datapath|inst\(17) & ((\datapath|inst\(16) & (\datapath|reg9\(9))) # (!\datapath|inst\(16) & ((\datapath|reg8\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg9\(9),
	datab => \datapath|inst\(17),
	datac => \datapath|reg8\(9),
	datad => \datapath|inst\(16),
	combout => \datapath|Mux54~0_combout\);

-- Location: FF_X52_Y48_N9
\datapath|reg25[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[9]~31_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg25\(9));

-- Location: FF_X52_Y48_N3
\datapath|reg17[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[9]~31_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg17\(9));

-- Location: LCCOMB_X52_Y48_N2
\datapath|Mux54~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux54~2_combout\ = (\datapath|inst\(18) & (((\datapath|inst\(19))))) # (!\datapath|inst\(18) & ((\datapath|inst\(19) & (\datapath|reg25\(9))) # (!\datapath|inst\(19) & ((\datapath|reg17\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|reg25\(9),
	datac => \datapath|reg17\(9),
	datad => \datapath|inst\(19),
	combout => \datapath|Mux54~2_combout\);

-- Location: FF_X54_Y49_N23
\datapath|reg22[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[9]~31_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg22\(9));

-- Location: FF_X55_Y49_N11
\datapath|reg18[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[9]~31_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg18\(9));

-- Location: LCCOMB_X55_Y49_N10
\datapath|Mux54~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux54~4_combout\ = (\datapath|inst\(19) & (\datapath|inst\(18))) # (!\datapath|inst\(19) & ((\datapath|inst\(18) & ((\datapath|reg22\(9)))) # (!\datapath|inst\(18) & (\datapath|reg18\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|inst\(18),
	datac => \datapath|reg18\(9),
	datad => \datapath|reg22\(9),
	combout => \datapath|Mux54~4_combout\);

-- Location: FF_X59_Y46_N31
\datapath|reg31[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regnxt[9]~31_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \datapath|reg_en\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg31\(9));

-- Location: FF_X55_Y44_N31
\datapath|reg5[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[9]~31_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg5\(9));

-- Location: FF_X56_Y47_N31
\datapath|reg6[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[9]~31_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg6\(9));

-- Location: FF_X55_Y47_N19
\datapath|reg4[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[9]~31_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg4\(9));

-- Location: LCCOMB_X55_Y47_N18
\datapath|Mux54~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux54~12_combout\ = (\datapath|inst\(17) & ((\datapath|reg6\(9)) # ((\datapath|inst\(16))))) # (!\datapath|inst\(17) & (((\datapath|reg4\(9) & !\datapath|inst\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg6\(9),
	datab => \datapath|inst\(17),
	datac => \datapath|reg4\(9),
	datad => \datapath|inst\(16),
	combout => \datapath|Mux54~12_combout\);

-- Location: FF_X55_Y44_N25
\datapath|reg7[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[9]~31_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg7\(9));

-- Location: LCCOMB_X55_Y44_N24
\datapath|Mux54~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux54~13_combout\ = (\datapath|inst\(16) & ((\datapath|Mux54~12_combout\ & (\datapath|reg7\(9))) # (!\datapath|Mux54~12_combout\ & ((\datapath|reg5\(9)))))) # (!\datapath|inst\(16) & (\datapath|Mux54~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|Mux54~12_combout\,
	datac => \datapath|reg7\(9),
	datad => \datapath|reg5\(9),
	combout => \datapath|Mux54~13_combout\);

-- Location: LCCOMB_X54_Y41_N26
\datapath|Mux54~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux54~14_combout\ = (\datapath|Mux61~2_combout\ & ((\datapath|Mux54~13_combout\) # ((!\datapath|Mux61~1_combout\)))) # (!\datapath|Mux61~2_combout\ & (((\datapath|reg1\(9) & \datapath|Mux61~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~2_combout\,
	datab => \datapath|Mux54~13_combout\,
	datac => \datapath|reg1\(9),
	datad => \datapath|Mux61~1_combout\,
	combout => \datapath|Mux54~14_combout\);

-- Location: FF_X54_Y39_N15
\datapath|reg14[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[9]~31_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg14\(9));

-- Location: FF_X53_Y39_N19
\datapath|reg12[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[9]~31_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg12\(9));

-- Location: LCCOMB_X53_Y39_N18
\datapath|Mux54~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux54~17_combout\ = (\datapath|inst\(16) & (\datapath|inst\(17))) # (!\datapath|inst\(16) & ((\datapath|inst\(17) & ((\datapath|reg14\(9)))) # (!\datapath|inst\(17) & (\datapath|reg12\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg12\(9),
	datad => \datapath|reg14\(9),
	combout => \datapath|Mux54~17_combout\);

-- Location: LCCOMB_X54_Y39_N24
\datapath|Mux54~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux54~18_combout\ = (\datapath|Mux54~17_combout\ & (((\datapath|reg15\(9))) # (!\datapath|inst\(16)))) # (!\datapath|Mux54~17_combout\ & (\datapath|inst\(16) & ((\datapath|reg13\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux54~17_combout\,
	datab => \datapath|inst\(16),
	datac => \datapath|reg15\(9),
	datad => \datapath|reg13\(9),
	combout => \datapath|Mux54~18_combout\);

-- Location: FF_X50_Y47_N9
\datapath|reg25[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regnxt[10]~34_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \datapath|reg_en\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg25\(10));

-- Location: FF_X50_Y47_N11
\datapath|reg17[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[10]~34_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg17\(10));

-- Location: LCCOMB_X50_Y47_N10
\datapath|Mux53~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux53~2_combout\ = (\datapath|inst\(18) & (\datapath|inst\(19))) # (!\datapath|inst\(18) & ((\datapath|inst\(19) & ((\datapath|reg25\(10)))) # (!\datapath|inst\(19) & (\datapath|reg17\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|inst\(19),
	datac => \datapath|reg17\(10),
	datad => \datapath|reg25\(10),
	combout => \datapath|Mux53~2_combout\);

-- Location: FF_X57_Y48_N9
\datapath|reg20[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[10]~34_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg20\(10));

-- Location: FF_X58_Y48_N11
\datapath|reg24[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[10]~34_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg24\(10));

-- Location: FF_X59_Y48_N13
\datapath|reg16[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[10]~34_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg16\(10));

-- Location: LCCOMB_X59_Y48_N12
\datapath|Mux53~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux53~4_combout\ = (\datapath|inst\(18) & (\datapath|inst\(19))) # (!\datapath|inst\(18) & ((\datapath|inst\(19) & ((\datapath|reg24\(10)))) # (!\datapath|inst\(19) & (\datapath|reg16\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|inst\(19),
	datac => \datapath|reg16\(10),
	datad => \datapath|reg24\(10),
	combout => \datapath|Mux53~4_combout\);

-- Location: FF_X57_Y48_N11
\datapath|reg28[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[10]~34_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg28\(10));

-- Location: LCCOMB_X57_Y48_N10
\datapath|Mux53~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux53~5_combout\ = (\datapath|Mux53~4_combout\ & (((\datapath|reg28\(10)) # (!\datapath|inst\(18))))) # (!\datapath|Mux53~4_combout\ & (\datapath|reg20\(10) & ((\datapath|inst\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux53~4_combout\,
	datab => \datapath|reg20\(10),
	datac => \datapath|reg28\(10),
	datad => \datapath|inst\(18),
	combout => \datapath|Mux53~5_combout\);

-- Location: FF_X60_Y45_N13
\datapath|reg23[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[10]~34_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg23\(10));

-- Location: FF_X60_Y45_N31
\datapath|reg19[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[10]~34_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg19\(10));

-- Location: LCCOMB_X60_Y45_N30
\datapath|Mux53~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux53~7_combout\ = (\datapath|inst\(19) & (\datapath|inst\(18))) # (!\datapath|inst\(19) & ((\datapath|inst\(18) & ((\datapath|reg23\(10)))) # (!\datapath|inst\(18) & (\datapath|reg19\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|inst\(18),
	datac => \datapath|reg19\(10),
	datad => \datapath|reg23\(10),
	combout => \datapath|Mux53~7_combout\);

-- Location: LCCOMB_X56_Y48_N0
\datapath|Mux53~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux53~8_combout\ = (\datapath|inst\(19) & ((\datapath|Mux53~7_combout\ & ((\datapath|reg31\(10)))) # (!\datapath|Mux53~7_combout\ & (\datapath|reg27\(10))))) # (!\datapath|inst\(19) & (\datapath|Mux53~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|Mux53~7_combout\,
	datac => \datapath|reg27\(10),
	datad => \datapath|reg31\(10),
	combout => \datapath|Mux53~8_combout\);

-- Location: FF_X58_Y45_N9
\datapath|reg10[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[10]~34_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg10\(10));

-- Location: FF_X58_Y45_N11
\datapath|reg8[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[10]~34_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg8\(10));

-- Location: LCCOMB_X58_Y45_N10
\datapath|Mux53~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux53~10_combout\ = (\datapath|inst\(16) & (((\datapath|inst\(17))))) # (!\datapath|inst\(16) & ((\datapath|inst\(17) & (\datapath|reg10\(10))) # (!\datapath|inst\(17) & ((\datapath|reg8\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|reg10\(10),
	datac => \datapath|reg8\(10),
	datad => \datapath|inst\(17),
	combout => \datapath|Mux53~10_combout\);

-- Location: FF_X56_Y47_N25
\datapath|reg6[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[10]~34_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg6\(10));

-- Location: FF_X56_Y41_N15
\datapath|reg9[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[11]~37_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg9\(11));

-- Location: FF_X57_Y41_N13
\datapath|reg8[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[11]~37_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg8\(11));

-- Location: LCCOMB_X57_Y41_N12
\datapath|Mux52~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux52~0_combout\ = (\datapath|inst\(16) & ((\datapath|inst\(17)) # ((\datapath|reg9\(11))))) # (!\datapath|inst\(16) & (!\datapath|inst\(17) & (\datapath|reg8\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg8\(11),
	datad => \datapath|reg9\(11),
	combout => \datapath|Mux52~0_combout\);

-- Location: FF_X53_Y48_N13
\datapath|reg21[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[11]~37_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg21\(11));

-- Location: FF_X52_Y48_N29
\datapath|reg25[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[11]~37_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg25\(11));

-- Location: FF_X52_Y48_N23
\datapath|reg17[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[11]~37_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg17\(11));

-- Location: LCCOMB_X52_Y48_N22
\datapath|Mux52~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux52~2_combout\ = (\datapath|inst\(18) & (((\datapath|inst\(19))))) # (!\datapath|inst\(18) & ((\datapath|inst\(19) & (\datapath|reg25\(11))) # (!\datapath|inst\(19) & ((\datapath|reg17\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|reg25\(11),
	datac => \datapath|reg17\(11),
	datad => \datapath|inst\(19),
	combout => \datapath|Mux52~2_combout\);

-- Location: FF_X53_Y48_N23
\datapath|reg29[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[11]~37_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg29\(11));

-- Location: LCCOMB_X53_Y48_N22
\datapath|Mux52~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux52~3_combout\ = (\datapath|inst\(18) & ((\datapath|Mux52~2_combout\ & ((\datapath|reg29\(11)))) # (!\datapath|Mux52~2_combout\ & (\datapath|reg21\(11))))) # (!\datapath|inst\(18) & (((\datapath|Mux52~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg21\(11),
	datab => \datapath|inst\(18),
	datac => \datapath|reg29\(11),
	datad => \datapath|Mux52~2_combout\,
	combout => \datapath|Mux52~3_combout\);

-- Location: FF_X53_Y49_N21
\datapath|reg26[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[11]~37_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg26\(11));

-- Location: FF_X54_Y49_N27
\datapath|reg22[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[11]~37_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg22\(11));

-- Location: FF_X55_Y49_N23
\datapath|reg18[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[11]~37_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg18\(11));

-- Location: LCCOMB_X55_Y49_N22
\datapath|Mux52~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux52~4_combout\ = (\datapath|inst\(19) & (\datapath|inst\(18))) # (!\datapath|inst\(19) & ((\datapath|inst\(18) & ((\datapath|reg22\(11)))) # (!\datapath|inst\(18) & (\datapath|reg18\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|inst\(18),
	datac => \datapath|reg18\(11),
	datad => \datapath|reg22\(11),
	combout => \datapath|Mux52~4_combout\);

-- Location: FF_X53_Y49_N15
\datapath|reg30[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regnxt[11]~37_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \datapath|reg_en\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg30\(11));

-- Location: LCCOMB_X53_Y49_N20
\datapath|Mux52~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux52~5_combout\ = (\datapath|Mux52~4_combout\ & ((\datapath|reg30\(11)) # ((!\datapath|inst\(19))))) # (!\datapath|Mux52~4_combout\ & (((\datapath|reg26\(11) & \datapath|inst\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux52~4_combout\,
	datab => \datapath|reg30\(11),
	datac => \datapath|reg26\(11),
	datad => \datapath|inst\(19),
	combout => \datapath|Mux52~5_combout\);

-- Location: FF_X57_Y48_N29
\datapath|reg20[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[11]~37_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg20\(11));

-- Location: FF_X58_Y48_N13
\datapath|reg24[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[11]~37_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg24\(11));

-- Location: FF_X58_Y48_N23
\datapath|reg16[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[11]~37_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg16\(11));

-- Location: LCCOMB_X58_Y48_N22
\datapath|Mux52~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux52~6_combout\ = (\datapath|inst\(19) & ((\datapath|reg24\(11)) # ((\datapath|inst\(18))))) # (!\datapath|inst\(19) & (((\datapath|reg16\(11) & !\datapath|inst\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg24\(11),
	datab => \datapath|inst\(19),
	datac => \datapath|reg16\(11),
	datad => \datapath|inst\(18),
	combout => \datapath|Mux52~6_combout\);

-- Location: FF_X57_Y48_N15
\datapath|reg28[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[11]~37_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg28\(11));

-- Location: LCCOMB_X57_Y48_N14
\datapath|Mux52~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux52~7_combout\ = (\datapath|inst\(18) & ((\datapath|Mux52~6_combout\ & ((\datapath|reg28\(11)))) # (!\datapath|Mux52~6_combout\ & (\datapath|reg20\(11))))) # (!\datapath|inst\(18) & (((\datapath|Mux52~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|reg20\(11),
	datac => \datapath|reg28\(11),
	datad => \datapath|Mux52~6_combout\,
	combout => \datapath|Mux52~7_combout\);

-- Location: LCCOMB_X53_Y49_N8
\datapath|Mux52~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux52~8_combout\ = (\datapath|inst\(16) & (((\datapath|inst\(17))))) # (!\datapath|inst\(16) & ((\datapath|inst\(17) & ((\datapath|Mux52~5_combout\))) # (!\datapath|inst\(17) & (\datapath|Mux52~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux52~7_combout\,
	datab => \datapath|Mux52~5_combout\,
	datac => \datapath|inst\(16),
	datad => \datapath|inst\(17),
	combout => \datapath|Mux52~8_combout\);

-- Location: FF_X56_Y48_N13
\datapath|reg27[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[11]~37_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg27\(11));

-- Location: FF_X60_Y45_N25
\datapath|reg23[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[11]~37_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg23\(11));

-- Location: FF_X60_Y45_N27
\datapath|reg19[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[11]~37_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg19\(11));

-- Location: LCCOMB_X60_Y45_N26
\datapath|Mux52~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux52~9_combout\ = (\datapath|inst\(19) & (\datapath|inst\(18))) # (!\datapath|inst\(19) & ((\datapath|inst\(18) & ((\datapath|reg23\(11)))) # (!\datapath|inst\(18) & (\datapath|reg19\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|inst\(18),
	datac => \datapath|reg19\(11),
	datad => \datapath|reg23\(11),
	combout => \datapath|Mux52~9_combout\);

-- Location: FF_X56_Y48_N7
\datapath|reg31[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[11]~37_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg31\(11));

-- Location: LCCOMB_X56_Y48_N6
\datapath|Mux52~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux52~10_combout\ = (\datapath|inst\(19) & ((\datapath|Mux52~9_combout\ & (\datapath|reg31\(11))) # (!\datapath|Mux52~9_combout\ & ((\datapath|reg27\(11)))))) # (!\datapath|inst\(19) & (\datapath|Mux52~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|Mux52~9_combout\,
	datac => \datapath|reg31\(11),
	datad => \datapath|reg27\(11),
	combout => \datapath|Mux52~10_combout\);

-- Location: LCCOMB_X53_Y49_N2
\datapath|Mux52~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux52~11_combout\ = (\datapath|inst\(16) & ((\datapath|Mux52~8_combout\ & ((\datapath|Mux52~10_combout\))) # (!\datapath|Mux52~8_combout\ & (\datapath|Mux52~3_combout\)))) # (!\datapath|inst\(16) & (((\datapath|Mux52~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|Mux52~3_combout\,
	datac => \datapath|Mux52~8_combout\,
	datad => \datapath|Mux52~10_combout\,
	combout => \datapath|Mux52~11_combout\);

-- Location: FF_X54_Y41_N17
\datapath|reg2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[11]~37_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg2\(11));

-- Location: FF_X55_Y41_N27
\datapath|reg3[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[11]~37_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg3\(11));

-- Location: FF_X54_Y41_N19
\datapath|reg1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[11]~37_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg1\(11));

-- Location: FF_X56_Y47_N13
\datapath|reg5[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[11]~37_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg5\(11));

-- Location: FF_X56_Y47_N23
\datapath|reg6[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[11]~37_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg6\(11));

-- Location: FF_X55_Y47_N23
\datapath|reg4[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[11]~37_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg4\(11));

-- Location: LCCOMB_X55_Y47_N22
\datapath|Mux52~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux52~12_combout\ = (\datapath|inst\(16) & (\datapath|inst\(17))) # (!\datapath|inst\(16) & ((\datapath|inst\(17) & ((\datapath|reg6\(11)))) # (!\datapath|inst\(17) & (\datapath|reg4\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg4\(11),
	datad => \datapath|reg6\(11),
	combout => \datapath|Mux52~12_combout\);

-- Location: FF_X54_Y47_N27
\datapath|reg7[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[11]~37_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg7\(11));

-- Location: LCCOMB_X54_Y47_N26
\datapath|Mux52~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux52~13_combout\ = (\datapath|Mux52~12_combout\ & (((\datapath|reg7\(11))) # (!\datapath|inst\(16)))) # (!\datapath|Mux52~12_combout\ & (\datapath|inst\(16) & ((\datapath|reg5\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux52~12_combout\,
	datab => \datapath|inst\(16),
	datac => \datapath|reg7\(11),
	datad => \datapath|reg5\(11),
	combout => \datapath|Mux52~13_combout\);

-- Location: LCCOMB_X54_Y41_N18
\datapath|Mux52~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux52~14_combout\ = (\datapath|Mux61~2_combout\ & ((\datapath|Mux52~13_combout\) # ((!\datapath|Mux61~1_combout\)))) # (!\datapath|Mux61~2_combout\ & (((\datapath|reg1\(11) & \datapath|Mux61~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~2_combout\,
	datab => \datapath|Mux52~13_combout\,
	datac => \datapath|reg1\(11),
	datad => \datapath|Mux61~1_combout\,
	combout => \datapath|Mux52~14_combout\);

-- Location: LCCOMB_X54_Y41_N16
\datapath|Mux52~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux52~15_combout\ = (\datapath|Mux52~14_combout\ & ((\datapath|reg3\(11)) # ((!\datapath|Mux61~3_combout\)))) # (!\datapath|Mux52~14_combout\ & (((\datapath|reg2\(11) & \datapath|Mux61~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux52~14_combout\,
	datab => \datapath|reg3\(11),
	datac => \datapath|reg2\(11),
	datad => \datapath|Mux61~3_combout\,
	combout => \datapath|Mux52~15_combout\);

-- Location: LCCOMB_X54_Y41_N28
\datapath|Mux52~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux52~16_combout\ = (\datapath|Mux61~4_combout\ & (\datapath|Mux61~0_combout\)) # (!\datapath|Mux61~4_combout\ & ((\datapath|Mux61~0_combout\ & (\datapath|Mux52~11_combout\)) # (!\datapath|Mux61~0_combout\ & ((\datapath|Mux52~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~4_combout\,
	datab => \datapath|Mux61~0_combout\,
	datac => \datapath|Mux52~11_combout\,
	datad => \datapath|Mux52~15_combout\,
	combout => \datapath|Mux52~16_combout\);

-- Location: FF_X55_Y39_N29
\datapath|reg13[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[11]~37_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg13\(11));

-- Location: LCCOMB_X54_Y48_N2
\datapath|Mux51~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux51~0_combout\ = (\datapath|inst\(19) & (\datapath|inst\(18))) # (!\datapath|inst\(19) & ((\datapath|inst\(18) & ((\datapath|reg22\(12)))) # (!\datapath|inst\(18) & (\datapath|reg18\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|inst\(18),
	datac => \datapath|reg18\(12),
	datad => \datapath|reg22\(12),
	combout => \datapath|Mux51~0_combout\);

-- Location: FF_X50_Y47_N21
\datapath|reg25[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[12]~40_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg25\(12));

-- Location: FF_X50_Y47_N15
\datapath|reg17[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[12]~40_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg17\(12));

-- Location: LCCOMB_X50_Y47_N14
\datapath|Mux51~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux51~2_combout\ = (\datapath|inst\(18) & (\datapath|inst\(19))) # (!\datapath|inst\(18) & ((\datapath|inst\(19) & ((\datapath|reg25\(12)))) # (!\datapath|inst\(19) & (\datapath|reg17\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|inst\(19),
	datac => \datapath|reg17\(12),
	datad => \datapath|reg25\(12),
	combout => \datapath|Mux51~2_combout\);

-- Location: LCCOMB_X53_Y47_N8
\datapath|Mux51~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux51~3_combout\ = (\datapath|Mux51~2_combout\ & (((\datapath|reg29\(12))) # (!\datapath|inst\(18)))) # (!\datapath|Mux51~2_combout\ & (\datapath|inst\(18) & (\datapath|reg21\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux51~2_combout\,
	datab => \datapath|inst\(18),
	datac => \datapath|reg21\(12),
	datad => \datapath|reg29\(12),
	combout => \datapath|Mux51~3_combout\);

-- Location: FF_X58_Y48_N1
\datapath|reg24[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[12]~40_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg24\(12));

-- Location: FF_X59_Y48_N31
\datapath|reg16[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[12]~40_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg16\(12));

-- Location: LCCOMB_X59_Y48_N30
\datapath|Mux51~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux51~4_combout\ = (\datapath|inst\(18) & (\datapath|inst\(19))) # (!\datapath|inst\(18) & ((\datapath|inst\(19) & ((\datapath|reg24\(12)))) # (!\datapath|inst\(19) & (\datapath|reg16\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|inst\(19),
	datac => \datapath|reg16\(12),
	datad => \datapath|reg24\(12),
	combout => \datapath|Mux51~4_combout\);

-- Location: FF_X59_Y45_N21
\datapath|reg27[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[12]~40_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg27\(12));

-- Location: FF_X60_Y45_N5
\datapath|reg23[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[12]~40_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg23\(12));

-- Location: FF_X60_Y45_N15
\datapath|reg19[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[12]~40_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg19\(12));

-- Location: LCCOMB_X60_Y45_N14
\datapath|Mux51~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux51~7_combout\ = (\datapath|inst\(19) & (((\datapath|inst\(18))))) # (!\datapath|inst\(19) & ((\datapath|inst\(18) & (\datapath|reg23\(12))) # (!\datapath|inst\(18) & ((\datapath|reg19\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|reg23\(12),
	datac => \datapath|reg19\(12),
	datad => \datapath|inst\(18),
	combout => \datapath|Mux51~7_combout\);

-- Location: FF_X59_Y45_N31
\datapath|reg31[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[12]~40_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg31\(12));

-- Location: LCCOMB_X59_Y45_N20
\datapath|Mux51~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux51~8_combout\ = (\datapath|Mux51~7_combout\ & ((\datapath|reg31\(12)) # ((!\datapath|inst\(19))))) # (!\datapath|Mux51~7_combout\ & (((\datapath|reg27\(12) & \datapath|inst\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg31\(12),
	datab => \datapath|Mux51~7_combout\,
	datac => \datapath|reg27\(12),
	datad => \datapath|inst\(19),
	combout => \datapath|Mux51~8_combout\);

-- Location: FF_X55_Y46_N25
\datapath|reg9[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[12]~40_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg9\(12));

-- Location: FF_X54_Y46_N1
\datapath|reg10[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[12]~40_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg10\(12));

-- Location: FF_X54_Y46_N11
\datapath|reg8[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[12]~40_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg8\(12));

-- Location: LCCOMB_X54_Y46_N10
\datapath|Mux51~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux51~10_combout\ = (\datapath|inst\(16) & (\datapath|inst\(17))) # (!\datapath|inst\(16) & ((\datapath|inst\(17) & ((\datapath|reg10\(12)))) # (!\datapath|inst\(17) & (\datapath|reg8\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg8\(12),
	datad => \datapath|reg10\(12),
	combout => \datapath|Mux51~10_combout\);

-- Location: FF_X55_Y46_N3
\datapath|reg11[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[12]~40_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg11\(12));

-- Location: LCCOMB_X55_Y46_N2
\datapath|Mux51~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux51~11_combout\ = (\datapath|Mux51~10_combout\ & (((\datapath|reg11\(12)) # (!\datapath|inst\(16))))) # (!\datapath|Mux51~10_combout\ & (\datapath|reg9\(12) & ((\datapath|inst\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux51~10_combout\,
	datab => \datapath|reg9\(12),
	datac => \datapath|reg11\(12),
	datad => \datapath|inst\(16),
	combout => \datapath|Mux51~11_combout\);

-- Location: FF_X56_Y45_N1
\datapath|reg2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[12]~40_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg2\(12));

-- Location: FF_X56_Y45_N19
\datapath|reg3[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[12]~40_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg3\(12));

-- Location: FF_X57_Y47_N17
\datapath|reg1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[12]~40_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg1\(12));

-- Location: FF_X56_Y47_N17
\datapath|reg6[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[12]~40_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg6\(12));

-- Location: FF_X56_Y47_N3
\datapath|reg5[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[12]~40_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg5\(12));

-- Location: FF_X55_Y47_N9
\datapath|reg4[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[12]~40_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg4\(12));

-- Location: LCCOMB_X55_Y47_N8
\datapath|Mux51~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux51~12_combout\ = (\datapath|inst\(16) & ((\datapath|inst\(17)) # ((\datapath|reg5\(12))))) # (!\datapath|inst\(16) & (!\datapath|inst\(17) & (\datapath|reg4\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg4\(12),
	datad => \datapath|reg5\(12),
	combout => \datapath|Mux51~12_combout\);

-- Location: FF_X57_Y47_N27
\datapath|reg7[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[12]~40_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg7\(12));

-- Location: LCCOMB_X57_Y47_N26
\datapath|Mux51~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux51~13_combout\ = (\datapath|inst\(17) & ((\datapath|Mux51~12_combout\ & ((\datapath|reg7\(12)))) # (!\datapath|Mux51~12_combout\ & (\datapath|reg6\(12))))) # (!\datapath|inst\(17) & (((\datapath|Mux51~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(17),
	datab => \datapath|reg6\(12),
	datac => \datapath|reg7\(12),
	datad => \datapath|Mux51~12_combout\,
	combout => \datapath|Mux51~13_combout\);

-- Location: LCCOMB_X57_Y47_N16
\datapath|Mux51~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux51~14_combout\ = (\datapath|Mux61~2_combout\ & ((\datapath|Mux51~13_combout\) # ((!\datapath|Mux61~1_combout\)))) # (!\datapath|Mux61~2_combout\ & (((\datapath|reg1\(12) & \datapath|Mux61~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux51~13_combout\,
	datab => \datapath|Mux61~2_combout\,
	datac => \datapath|reg1\(12),
	datad => \datapath|Mux61~1_combout\,
	combout => \datapath|Mux51~14_combout\);

-- Location: LCCOMB_X56_Y45_N0
\datapath|Mux51~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux51~15_combout\ = (\datapath|Mux51~14_combout\ & ((\datapath|reg3\(12)) # ((!\datapath|Mux61~3_combout\)))) # (!\datapath|Mux51~14_combout\ & (((\datapath|reg2\(12) & \datapath|Mux61~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg3\(12),
	datab => \datapath|Mux51~14_combout\,
	datac => \datapath|reg2\(12),
	datad => \datapath|Mux61~3_combout\,
	combout => \datapath|Mux51~15_combout\);

-- Location: LCCOMB_X56_Y45_N28
\datapath|Mux51~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux51~16_combout\ = (\datapath|Mux61~0_combout\ & (((\datapath|Mux61~4_combout\)))) # (!\datapath|Mux61~0_combout\ & ((\datapath|Mux61~4_combout\ & (\datapath|Mux51~11_combout\)) # (!\datapath|Mux61~4_combout\ & 
-- ((\datapath|Mux51~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~0_combout\,
	datab => \datapath|Mux51~11_combout\,
	datac => \datapath|Mux51~15_combout\,
	datad => \datapath|Mux61~4_combout\,
	combout => \datapath|Mux51~16_combout\);

-- Location: LCCOMB_X57_Y41_N6
\datapath|Mux50~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux50~0_combout\ = (\datapath|inst\(16) & ((\datapath|inst\(17)) # ((\datapath|reg9\(13))))) # (!\datapath|inst\(16) & (!\datapath|inst\(17) & (\datapath|reg8\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg8\(13),
	datad => \datapath|reg9\(13),
	combout => \datapath|Mux50~0_combout\);

-- Location: FF_X53_Y48_N25
\datapath|reg21[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[13]~43_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg21\(13));

-- Location: FF_X52_Y48_N1
\datapath|reg25[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[13]~43_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg25\(13));

-- Location: FF_X52_Y48_N27
\datapath|reg17[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[13]~43_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg17\(13));

-- Location: LCCOMB_X52_Y48_N26
\datapath|Mux50~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux50~2_combout\ = (\datapath|inst\(18) & (((\datapath|inst\(19))))) # (!\datapath|inst\(18) & ((\datapath|inst\(19) & (\datapath|reg25\(13))) # (!\datapath|inst\(19) & ((\datapath|reg17\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|reg25\(13),
	datac => \datapath|reg17\(13),
	datad => \datapath|inst\(19),
	combout => \datapath|Mux50~2_combout\);

-- Location: FF_X53_Y48_N19
\datapath|reg29[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[13]~43_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg29\(13));

-- Location: LCCOMB_X53_Y48_N18
\datapath|Mux50~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux50~3_combout\ = (\datapath|Mux50~2_combout\ & (((\datapath|reg29\(13))) # (!\datapath|inst\(18)))) # (!\datapath|Mux50~2_combout\ & (\datapath|inst\(18) & ((\datapath|reg21\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux50~2_combout\,
	datab => \datapath|inst\(18),
	datac => \datapath|reg29\(13),
	datad => \datapath|reg21\(13),
	combout => \datapath|Mux50~3_combout\);

-- Location: LCCOMB_X54_Y48_N14
\datapath|Mux50~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux50~4_combout\ = (\datapath|inst\(18) & ((\datapath|reg22\(13)) # ((\datapath|inst\(19))))) # (!\datapath|inst\(18) & (((\datapath|reg18\(13) & !\datapath|inst\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg22\(13),
	datab => \datapath|inst\(18),
	datac => \datapath|reg18\(13),
	datad => \datapath|inst\(19),
	combout => \datapath|Mux50~4_combout\);

-- Location: LCCOMB_X55_Y48_N26
\datapath|Mux50~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux50~5_combout\ = (\datapath|Mux50~4_combout\ & (((\datapath|reg30\(13)) # (!\datapath|inst\(19))))) # (!\datapath|Mux50~4_combout\ & (\datapath|reg26\(13) & ((\datapath|inst\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux50~4_combout\,
	datab => \datapath|reg26\(13),
	datac => \datapath|reg30\(13),
	datad => \datapath|inst\(19),
	combout => \datapath|Mux50~5_combout\);

-- Location: FF_X58_Y47_N17
\datapath|reg20[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[13]~43_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg20\(13));

-- Location: FF_X58_Y48_N27
\datapath|reg24[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[13]~43_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg24\(13));

-- Location: FF_X58_Y48_N21
\datapath|reg16[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[13]~43_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg16\(13));

-- Location: LCCOMB_X58_Y48_N20
\datapath|Mux50~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux50~6_combout\ = (\datapath|inst\(18) & (((\datapath|inst\(19))))) # (!\datapath|inst\(18) & ((\datapath|inst\(19) & (\datapath|reg24\(13))) # (!\datapath|inst\(19) & ((\datapath|reg16\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg24\(13),
	datab => \datapath|inst\(18),
	datac => \datapath|reg16\(13),
	datad => \datapath|inst\(19),
	combout => \datapath|Mux50~6_combout\);

-- Location: FF_X58_Y47_N19
\datapath|reg28[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[13]~43_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg28\(13));

-- Location: LCCOMB_X58_Y47_N18
\datapath|Mux50~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux50~7_combout\ = (\datapath|Mux50~6_combout\ & (((\datapath|reg28\(13))) # (!\datapath|inst\(18)))) # (!\datapath|Mux50~6_combout\ & (\datapath|inst\(18) & ((\datapath|reg20\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux50~6_combout\,
	datab => \datapath|inst\(18),
	datac => \datapath|reg28\(13),
	datad => \datapath|reg20\(13),
	combout => \datapath|Mux50~7_combout\);

-- Location: LCCOMB_X54_Y47_N16
\datapath|Mux50~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux50~8_combout\ = (\datapath|inst\(16) & (\datapath|inst\(17))) # (!\datapath|inst\(16) & ((\datapath|inst\(17) & ((\datapath|Mux50~5_combout\))) # (!\datapath|inst\(17) & (\datapath|Mux50~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|Mux50~7_combout\,
	datad => \datapath|Mux50~5_combout\,
	combout => \datapath|Mux50~8_combout\);

-- Location: FF_X60_Y45_N19
\datapath|reg19[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[13]~43_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg19\(13));

-- Location: LCCOMB_X60_Y45_N18
\datapath|Mux50~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux50~9_combout\ = (\datapath|inst\(19) & (((\datapath|inst\(18))))) # (!\datapath|inst\(19) & ((\datapath|inst\(18) & (\datapath|reg23\(13))) # (!\datapath|inst\(18) & ((\datapath|reg19\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|reg23\(13),
	datac => \datapath|reg19\(13),
	datad => \datapath|inst\(18),
	combout => \datapath|Mux50~9_combout\);

-- Location: FF_X59_Y45_N11
\datapath|reg31[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[13]~43_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg31\(13));

-- Location: LCCOMB_X59_Y45_N10
\datapath|Mux50~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux50~10_combout\ = (\datapath|inst\(19) & ((\datapath|Mux50~9_combout\ & ((\datapath|reg31\(13)))) # (!\datapath|Mux50~9_combout\ & (\datapath|reg27\(13))))) # (!\datapath|inst\(19) & (((\datapath|Mux50~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|reg27\(13),
	datac => \datapath|reg31\(13),
	datad => \datapath|Mux50~9_combout\,
	combout => \datapath|Mux50~10_combout\);

-- Location: LCCOMB_X54_Y47_N18
\datapath|Mux50~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux50~11_combout\ = (\datapath|inst\(16) & ((\datapath|Mux50~8_combout\ & ((\datapath|Mux50~10_combout\))) # (!\datapath|Mux50~8_combout\ & (\datapath|Mux50~3_combout\)))) # (!\datapath|inst\(16) & (((\datapath|Mux50~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux50~3_combout\,
	datab => \datapath|inst\(16),
	datac => \datapath|Mux50~10_combout\,
	datad => \datapath|Mux50~8_combout\,
	combout => \datapath|Mux50~11_combout\);

-- Location: FF_X56_Y45_N7
\datapath|reg2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[13]~43_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg2\(13));

-- Location: FF_X56_Y45_N25
\datapath|reg3[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[13]~43_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg3\(13));

-- Location: FF_X57_Y47_N21
\datapath|reg1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[13]~43_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg1\(13));

-- Location: FF_X56_Y47_N21
\datapath|reg5[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[13]~43_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg5\(13));

-- Location: FF_X56_Y47_N7
\datapath|reg6[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[13]~43_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg6\(13));

-- Location: FF_X55_Y47_N27
\datapath|reg4[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[13]~43_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg4\(13));

-- Location: LCCOMB_X55_Y47_N26
\datapath|Mux50~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux50~12_combout\ = (\datapath|inst\(17) & ((\datapath|reg6\(13)) # ((\datapath|inst\(16))))) # (!\datapath|inst\(17) & (((\datapath|reg4\(13) & !\datapath|inst\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg6\(13),
	datab => \datapath|inst\(17),
	datac => \datapath|reg4\(13),
	datad => \datapath|inst\(16),
	combout => \datapath|Mux50~12_combout\);

-- Location: FF_X57_Y47_N7
\datapath|reg7[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[13]~43_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg7\(13));

-- Location: LCCOMB_X57_Y47_N6
\datapath|Mux50~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux50~13_combout\ = (\datapath|inst\(16) & ((\datapath|Mux50~12_combout\ & (\datapath|reg7\(13))) # (!\datapath|Mux50~12_combout\ & ((\datapath|reg5\(13)))))) # (!\datapath|inst\(16) & (\datapath|Mux50~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|Mux50~12_combout\,
	datac => \datapath|reg7\(13),
	datad => \datapath|reg5\(13),
	combout => \datapath|Mux50~13_combout\);

-- Location: LCCOMB_X57_Y47_N20
\datapath|Mux50~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux50~14_combout\ = (\datapath|Mux61~2_combout\ & ((\datapath|Mux50~13_combout\) # ((!\datapath|Mux61~1_combout\)))) # (!\datapath|Mux61~2_combout\ & (((\datapath|reg1\(13) & \datapath|Mux61~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux50~13_combout\,
	datab => \datapath|Mux61~2_combout\,
	datac => \datapath|reg1\(13),
	datad => \datapath|Mux61~1_combout\,
	combout => \datapath|Mux50~14_combout\);

-- Location: LCCOMB_X56_Y45_N6
\datapath|Mux50~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux50~15_combout\ = (\datapath|Mux50~14_combout\ & ((\datapath|reg3\(13)) # ((!\datapath|Mux61~3_combout\)))) # (!\datapath|Mux50~14_combout\ & (((\datapath|reg2\(13) & \datapath|Mux61~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux50~14_combout\,
	datab => \datapath|reg3\(13),
	datac => \datapath|reg2\(13),
	datad => \datapath|Mux61~3_combout\,
	combout => \datapath|Mux50~15_combout\);

-- Location: LCCOMB_X56_Y45_N26
\datapath|Mux50~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux50~16_combout\ = (\datapath|Mux61~0_combout\ & (((\datapath|Mux50~11_combout\) # (\datapath|Mux61~4_combout\)))) # (!\datapath|Mux61~0_combout\ & (\datapath|Mux50~15_combout\ & ((!\datapath|Mux61~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux50~15_combout\,
	datab => \datapath|Mux50~11_combout\,
	datac => \datapath|Mux61~0_combout\,
	datad => \datapath|Mux61~4_combout\,
	combout => \datapath|Mux50~16_combout\);

-- Location: FF_X55_Y48_N21
\datapath|reg26[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[14]~46_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg26\(14));

-- Location: FF_X54_Y48_N9
\datapath|reg22[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[14]~46_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg22\(14));

-- Location: FF_X54_Y48_N11
\datapath|reg18[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[14]~46_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg18\(14));

-- Location: LCCOMB_X54_Y48_N10
\datapath|Mux49~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux49~0_combout\ = (\datapath|inst\(19) & (\datapath|inst\(18))) # (!\datapath|inst\(19) & ((\datapath|inst\(18) & ((\datapath|reg22\(14)))) # (!\datapath|inst\(18) & (\datapath|reg18\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|inst\(18),
	datac => \datapath|reg18\(14),
	datad => \datapath|reg22\(14),
	combout => \datapath|Mux49~0_combout\);

-- Location: FF_X55_Y48_N7
\datapath|reg30[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[14]~46_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg30\(14));

-- Location: LCCOMB_X55_Y48_N20
\datapath|Mux49~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux49~1_combout\ = (\datapath|Mux49~0_combout\ & (((\datapath|reg30\(14))) # (!\datapath|inst\(19)))) # (!\datapath|Mux49~0_combout\ & (\datapath|inst\(19) & (\datapath|reg26\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux49~0_combout\,
	datab => \datapath|inst\(19),
	datac => \datapath|reg26\(14),
	datad => \datapath|reg30\(14),
	combout => \datapath|Mux49~1_combout\);

-- Location: FF_X53_Y47_N5
\datapath|reg21[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[14]~46_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg21\(14));

-- Location: FF_X52_Y48_N21
\datapath|reg25[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[14]~46_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg25\(14));

-- Location: FF_X52_Y48_N31
\datapath|reg17[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[14]~46_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg17\(14));

-- Location: LCCOMB_X52_Y48_N30
\datapath|Mux49~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux49~2_combout\ = (\datapath|inst\(18) & (((\datapath|inst\(19))))) # (!\datapath|inst\(18) & ((\datapath|inst\(19) & (\datapath|reg25\(14))) # (!\datapath|inst\(19) & ((\datapath|reg17\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|reg25\(14),
	datac => \datapath|reg17\(14),
	datad => \datapath|inst\(19),
	combout => \datapath|Mux49~2_combout\);

-- Location: FF_X53_Y47_N15
\datapath|reg29[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[14]~46_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg29\(14));

-- Location: LCCOMB_X53_Y47_N14
\datapath|Mux49~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux49~3_combout\ = (\datapath|Mux49~2_combout\ & (((\datapath|reg29\(14)) # (!\datapath|inst\(18))))) # (!\datapath|Mux49~2_combout\ & (\datapath|reg21\(14) & ((\datapath|inst\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux49~2_combout\,
	datab => \datapath|reg21\(14),
	datac => \datapath|reg29\(14),
	datad => \datapath|inst\(18),
	combout => \datapath|Mux49~3_combout\);

-- Location: FF_X58_Y47_N13
\datapath|reg20[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[14]~46_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg20\(14));

-- Location: FF_X59_Y47_N1
\datapath|reg24[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[14]~46_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg24\(14));

-- Location: FF_X59_Y47_N3
\datapath|reg16[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[14]~46_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg16\(14));

-- Location: LCCOMB_X59_Y47_N2
\datapath|Mux49~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux49~4_combout\ = (\datapath|inst\(18) & (\datapath|inst\(19))) # (!\datapath|inst\(18) & ((\datapath|inst\(19) & ((\datapath|reg24\(14)))) # (!\datapath|inst\(19) & (\datapath|reg16\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|inst\(19),
	datac => \datapath|reg16\(14),
	datad => \datapath|reg24\(14),
	combout => \datapath|Mux49~4_combout\);

-- Location: FF_X58_Y47_N31
\datapath|reg28[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[14]~46_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg28\(14));

-- Location: LCCOMB_X58_Y47_N30
\datapath|Mux49~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux49~5_combout\ = (\datapath|inst\(18) & ((\datapath|Mux49~4_combout\ & ((\datapath|reg28\(14)))) # (!\datapath|Mux49~4_combout\ & (\datapath|reg20\(14))))) # (!\datapath|inst\(18) & (((\datapath|Mux49~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg20\(14),
	datab => \datapath|inst\(18),
	datac => \datapath|reg28\(14),
	datad => \datapath|Mux49~4_combout\,
	combout => \datapath|Mux49~5_combout\);

-- Location: LCCOMB_X54_Y47_N28
\datapath|Mux49~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux49~6_combout\ = (\datapath|inst\(16) & ((\datapath|Mux49~3_combout\) # ((\datapath|inst\(17))))) # (!\datapath|inst\(16) & (((!\datapath|inst\(17) & \datapath|Mux49~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux49~3_combout\,
	datab => \datapath|inst\(16),
	datac => \datapath|inst\(17),
	datad => \datapath|Mux49~5_combout\,
	combout => \datapath|Mux49~6_combout\);

-- Location: FF_X59_Y45_N13
\datapath|reg27[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[14]~46_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg27\(14));

-- Location: FF_X60_Y46_N9
\datapath|reg23[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[14]~46_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg23\(14));

-- Location: FF_X60_Y46_N19
\datapath|reg19[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[14]~46_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg19\(14));

-- Location: LCCOMB_X60_Y46_N18
\datapath|Mux49~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux49~7_combout\ = (\datapath|inst\(18) & ((\datapath|reg23\(14)) # ((\datapath|inst\(19))))) # (!\datapath|inst\(18) & (((\datapath|reg19\(14) & !\datapath|inst\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|reg23\(14),
	datac => \datapath|reg19\(14),
	datad => \datapath|inst\(19),
	combout => \datapath|Mux49~7_combout\);

-- Location: FF_X59_Y45_N15
\datapath|reg31[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[14]~46_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg31\(14));

-- Location: LCCOMB_X59_Y45_N12
\datapath|Mux49~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux49~8_combout\ = (\datapath|Mux49~7_combout\ & ((\datapath|reg31\(14)) # ((!\datapath|inst\(19))))) # (!\datapath|Mux49~7_combout\ & (((\datapath|reg27\(14) & \datapath|inst\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux49~7_combout\,
	datab => \datapath|reg31\(14),
	datac => \datapath|reg27\(14),
	datad => \datapath|inst\(19),
	combout => \datapath|Mux49~8_combout\);

-- Location: LCCOMB_X54_Y47_N30
\datapath|Mux49~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux49~9_combout\ = (\datapath|inst\(17) & ((\datapath|Mux49~6_combout\ & ((\datapath|Mux49~8_combout\))) # (!\datapath|Mux49~6_combout\ & (\datapath|Mux49~1_combout\)))) # (!\datapath|inst\(17) & (((\datapath|Mux49~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux49~1_combout\,
	datab => \datapath|inst\(17),
	datac => \datapath|Mux49~8_combout\,
	datad => \datapath|Mux49~6_combout\,
	combout => \datapath|Mux49~9_combout\);

-- Location: LCCOMB_X54_Y46_N14
\datapath|Mux49~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux49~10_combout\ = (\datapath|inst\(16) & (\datapath|inst\(17))) # (!\datapath|inst\(16) & ((\datapath|inst\(17) & ((\datapath|reg10\(14)))) # (!\datapath|inst\(17) & (\datapath|reg8\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg8\(14),
	datad => \datapath|reg10\(14),
	combout => \datapath|Mux49~10_combout\);

-- Location: FF_X60_Y41_N11
\datapath|reg4[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[14]~46_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg4\(14));

-- Location: LCCOMB_X60_Y41_N10
\datapath|Mux49~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux49~12_combout\ = (\datapath|inst\(16) & ((\datapath|inst\(17)) # ((\datapath|reg5\(14))))) # (!\datapath|inst\(16) & (!\datapath|inst\(17) & (\datapath|reg4\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg4\(14),
	datad => \datapath|reg5\(14),
	combout => \datapath|Mux49~12_combout\);

-- Location: FF_X57_Y47_N3
\datapath|reg7[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[14]~46_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg7\(14));

-- Location: LCCOMB_X57_Y47_N2
\datapath|Mux49~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux49~13_combout\ = (\datapath|inst\(17) & ((\datapath|Mux49~12_combout\ & ((\datapath|reg7\(14)))) # (!\datapath|Mux49~12_combout\ & (\datapath|reg6\(14))))) # (!\datapath|inst\(17) & (((\datapath|Mux49~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(17),
	datab => \datapath|reg6\(14),
	datac => \datapath|reg7\(14),
	datad => \datapath|Mux49~12_combout\,
	combout => \datapath|Mux49~13_combout\);

-- Location: FF_X53_Y41_N17
\datapath|reg13[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[14]~46_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg13\(14));

-- Location: FF_X48_Y40_N9
\datapath|reg12[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regnxt[14]~46_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \datapath|reg_en\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg12\(14));

-- Location: LCCOMB_X53_Y41_N16
\datapath|Mux49~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux49~17_combout\ = (\datapath|inst\(16) & (((\datapath|reg13\(14)) # (\datapath|inst\(17))))) # (!\datapath|inst\(16) & (\datapath|reg12\(14) & ((!\datapath|inst\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg12\(14),
	datab => \datapath|inst\(16),
	datac => \datapath|reg13\(14),
	datad => \datapath|inst\(17),
	combout => \datapath|Mux49~17_combout\);

-- Location: FF_X49_Y46_N23
\datapath|reg17[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[15]~49_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg17\(15));

-- Location: LCCOMB_X49_Y46_N22
\datapath|Mux48~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux48~2_combout\ = (\datapath|inst\(18) & (\datapath|inst\(19))) # (!\datapath|inst\(18) & ((\datapath|inst\(19) & ((\datapath|reg25\(15)))) # (!\datapath|inst\(19) & (\datapath|reg17\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|inst\(19),
	datac => \datapath|reg17\(15),
	datad => \datapath|reg25\(15),
	combout => \datapath|Mux48~2_combout\);

-- Location: FF_X53_Y47_N27
\datapath|reg29[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[15]~49_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg29\(15));

-- Location: LCCOMB_X53_Y47_N26
\datapath|Mux48~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux48~3_combout\ = (\datapath|Mux48~2_combout\ & (((\datapath|reg29\(15))) # (!\datapath|inst\(18)))) # (!\datapath|Mux48~2_combout\ & (\datapath|inst\(18) & ((\datapath|reg21\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux48~2_combout\,
	datab => \datapath|inst\(18),
	datac => \datapath|reg29\(15),
	datad => \datapath|reg21\(15),
	combout => \datapath|Mux48~3_combout\);

-- Location: FF_X55_Y48_N17
\datapath|reg26[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[15]~49_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg26\(15));

-- Location: FF_X54_Y48_N29
\datapath|reg22[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[15]~49_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg22\(15));

-- Location: FF_X54_Y48_N7
\datapath|reg18[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[15]~49_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg18\(15));

-- Location: LCCOMB_X54_Y48_N6
\datapath|Mux48~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux48~4_combout\ = (\datapath|inst\(19) & (\datapath|inst\(18))) # (!\datapath|inst\(19) & ((\datapath|inst\(18) & ((\datapath|reg22\(15)))) # (!\datapath|inst\(18) & (\datapath|reg18\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|inst\(18),
	datac => \datapath|reg18\(15),
	datad => \datapath|reg22\(15),
	combout => \datapath|Mux48~4_combout\);

-- Location: FF_X55_Y48_N19
\datapath|reg30[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[15]~49_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg30\(15));

-- Location: LCCOMB_X55_Y48_N18
\datapath|Mux48~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux48~5_combout\ = (\datapath|inst\(19) & ((\datapath|Mux48~4_combout\ & (\datapath|reg30\(15))) # (!\datapath|Mux48~4_combout\ & ((\datapath|reg26\(15)))))) # (!\datapath|inst\(19) & (\datapath|Mux48~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|Mux48~4_combout\,
	datac => \datapath|reg30\(15),
	datad => \datapath|reg26\(15),
	combout => \datapath|Mux48~5_combout\);

-- Location: FF_X58_Y47_N1
\datapath|reg20[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[15]~49_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg20\(15));

-- Location: FF_X59_Y47_N5
\datapath|reg24[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[15]~49_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg24\(15));

-- Location: FF_X59_Y47_N7
\datapath|reg16[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[15]~49_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg16\(15));

-- Location: LCCOMB_X59_Y47_N6
\datapath|Mux48~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux48~6_combout\ = (\datapath|inst\(18) & (((\datapath|inst\(19))))) # (!\datapath|inst\(18) & ((\datapath|inst\(19) & (\datapath|reg24\(15))) # (!\datapath|inst\(19) & ((\datapath|reg16\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|reg24\(15),
	datac => \datapath|reg16\(15),
	datad => \datapath|inst\(19),
	combout => \datapath|Mux48~6_combout\);

-- Location: FF_X58_Y47_N3
\datapath|reg28[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[15]~49_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg28\(15));

-- Location: LCCOMB_X58_Y47_N2
\datapath|Mux48~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux48~7_combout\ = (\datapath|Mux48~6_combout\ & (((\datapath|reg28\(15))) # (!\datapath|inst\(18)))) # (!\datapath|Mux48~6_combout\ & (\datapath|inst\(18) & ((\datapath|reg20\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux48~6_combout\,
	datab => \datapath|inst\(18),
	datac => \datapath|reg28\(15),
	datad => \datapath|reg20\(15),
	combout => \datapath|Mux48~7_combout\);

-- Location: LCCOMB_X54_Y47_N24
\datapath|Mux48~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux48~8_combout\ = (\datapath|inst\(16) & (((\datapath|inst\(17))))) # (!\datapath|inst\(16) & ((\datapath|inst\(17) & (\datapath|Mux48~5_combout\)) # (!\datapath|inst\(17) & ((\datapath|Mux48~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux48~5_combout\,
	datab => \datapath|inst\(16),
	datac => \datapath|Mux48~7_combout\,
	datad => \datapath|inst\(17),
	combout => \datapath|Mux48~8_combout\);

-- Location: LCCOMB_X60_Y46_N14
\datapath|Mux48~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux48~9_combout\ = (\datapath|inst\(19) & (\datapath|inst\(18))) # (!\datapath|inst\(19) & ((\datapath|inst\(18) & ((\datapath|reg23\(15)))) # (!\datapath|inst\(18) & (\datapath|reg19\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|inst\(18),
	datac => \datapath|reg19\(15),
	datad => \datapath|reg23\(15),
	combout => \datapath|Mux48~9_combout\);

-- Location: FF_X56_Y48_N27
\datapath|reg31[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[15]~49_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg31\(15));

-- Location: LCCOMB_X56_Y48_N26
\datapath|Mux48~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux48~10_combout\ = (\datapath|inst\(19) & ((\datapath|Mux48~9_combout\ & ((\datapath|reg31\(15)))) # (!\datapath|Mux48~9_combout\ & (\datapath|reg27\(15))))) # (!\datapath|inst\(19) & (((\datapath|Mux48~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|reg27\(15),
	datac => \datapath|reg31\(15),
	datad => \datapath|Mux48~9_combout\,
	combout => \datapath|Mux48~10_combout\);

-- Location: LCCOMB_X54_Y47_N10
\datapath|Mux48~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux48~11_combout\ = (\datapath|inst\(16) & ((\datapath|Mux48~8_combout\ & ((\datapath|Mux48~10_combout\))) # (!\datapath|Mux48~8_combout\ & (\datapath|Mux48~3_combout\)))) # (!\datapath|inst\(16) & (((\datapath|Mux48~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux48~3_combout\,
	datab => \datapath|inst\(16),
	datac => \datapath|Mux48~10_combout\,
	datad => \datapath|Mux48~8_combout\,
	combout => \datapath|Mux48~11_combout\);

-- Location: FF_X57_Y44_N7
\datapath|reg2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[15]~49_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg2\(15));

-- Location: FF_X57_Y44_N9
\datapath|reg3[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[15]~49_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg3\(15));

-- Location: FF_X58_Y44_N1
\datapath|reg1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[15]~49_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg1\(15));

-- Location: FF_X58_Y41_N25
\datapath|reg5[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[15]~49_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg5\(15));

-- Location: FF_X58_Y41_N19
\datapath|reg6[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[15]~49_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg6\(15));

-- Location: FF_X57_Y39_N17
\datapath|reg4[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[15]~49_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg4\(15));

-- Location: LCCOMB_X57_Y39_N16
\datapath|Mux48~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux48~12_combout\ = (\datapath|inst\(16) & (\datapath|inst\(17))) # (!\datapath|inst\(16) & ((\datapath|inst\(17) & ((\datapath|reg6\(15)))) # (!\datapath|inst\(17) & (\datapath|reg4\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg4\(15),
	datad => \datapath|reg6\(15),
	combout => \datapath|Mux48~12_combout\);

-- Location: FF_X58_Y44_N11
\datapath|reg7[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[15]~49_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg7\(15));

-- Location: LCCOMB_X58_Y44_N10
\datapath|Mux48~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux48~13_combout\ = (\datapath|Mux48~12_combout\ & (((\datapath|reg7\(15))) # (!\datapath|inst\(16)))) # (!\datapath|Mux48~12_combout\ & (\datapath|inst\(16) & ((\datapath|reg5\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux48~12_combout\,
	datab => \datapath|inst\(16),
	datac => \datapath|reg7\(15),
	datad => \datapath|reg5\(15),
	combout => \datapath|Mux48~13_combout\);

-- Location: LCCOMB_X58_Y44_N0
\datapath|Mux48~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux48~14_combout\ = (\datapath|Mux61~2_combout\ & ((\datapath|Mux48~13_combout\) # ((!\datapath|Mux61~1_combout\)))) # (!\datapath|Mux61~2_combout\ & (((\datapath|reg1\(15) & \datapath|Mux61~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux48~13_combout\,
	datab => \datapath|Mux61~2_combout\,
	datac => \datapath|reg1\(15),
	datad => \datapath|Mux61~1_combout\,
	combout => \datapath|Mux48~14_combout\);

-- Location: LCCOMB_X57_Y44_N6
\datapath|Mux48~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux48~15_combout\ = (\datapath|Mux61~3_combout\ & ((\datapath|Mux48~14_combout\ & ((\datapath|reg3\(15)))) # (!\datapath|Mux48~14_combout\ & (\datapath|reg2\(15))))) # (!\datapath|Mux61~3_combout\ & (\datapath|Mux48~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~3_combout\,
	datab => \datapath|Mux48~14_combout\,
	datac => \datapath|reg2\(15),
	datad => \datapath|reg3\(15),
	combout => \datapath|Mux48~15_combout\);

-- Location: LCCOMB_X57_Y44_N2
\datapath|Mux48~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux48~16_combout\ = (\datapath|Mux61~0_combout\ & ((\datapath|Mux61~4_combout\) # ((\datapath|Mux48~11_combout\)))) # (!\datapath|Mux61~0_combout\ & (!\datapath|Mux61~4_combout\ & ((\datapath|Mux48~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~0_combout\,
	datab => \datapath|Mux61~4_combout\,
	datac => \datapath|Mux48~11_combout\,
	datad => \datapath|Mux48~15_combout\,
	combout => \datapath|Mux48~16_combout\);

-- Location: FF_X55_Y48_N5
\datapath|reg26[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[16]~52_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg26\(16));

-- Location: FF_X54_Y48_N17
\datapath|reg22[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[16]~52_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg22\(16));

-- Location: FF_X54_Y48_N19
\datapath|reg18[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[16]~52_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg18\(16));

-- Location: LCCOMB_X54_Y48_N18
\datapath|Mux47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux47~0_combout\ = (\datapath|inst\(19) & (\datapath|inst\(18))) # (!\datapath|inst\(19) & ((\datapath|inst\(18) & ((\datapath|reg22\(16)))) # (!\datapath|inst\(18) & (\datapath|reg18\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|inst\(18),
	datac => \datapath|reg18\(16),
	datad => \datapath|reg22\(16),
	combout => \datapath|Mux47~0_combout\);

-- Location: FF_X55_Y48_N23
\datapath|reg30[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[16]~52_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg30\(16));

-- Location: LCCOMB_X55_Y48_N4
\datapath|Mux47~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux47~1_combout\ = (\datapath|Mux47~0_combout\ & ((\datapath|reg30\(16)) # ((!\datapath|inst\(19))))) # (!\datapath|Mux47~0_combout\ & (((\datapath|reg26\(16) & \datapath|inst\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg30\(16),
	datab => \datapath|Mux47~0_combout\,
	datac => \datapath|reg26\(16),
	datad => \datapath|inst\(19),
	combout => \datapath|Mux47~1_combout\);

-- Location: LCCOMB_X50_Y47_N16
\datapath|Mux47~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux47~2_combout\ = (\datapath|inst\(18) & (\datapath|inst\(19))) # (!\datapath|inst\(18) & ((\datapath|inst\(19) & (\datapath|reg25\(16))) # (!\datapath|inst\(19) & ((\datapath|reg17\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|inst\(19),
	datac => \datapath|reg25\(16),
	datad => \datapath|reg17\(16),
	combout => \datapath|Mux47~2_combout\);

-- Location: FF_X59_Y47_N27
\datapath|reg16[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[16]~52_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg16\(16));

-- Location: LCCOMB_X59_Y47_N26
\datapath|Mux47~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux47~4_combout\ = (\datapath|inst\(18) & (\datapath|inst\(19))) # (!\datapath|inst\(18) & ((\datapath|inst\(19) & ((\datapath|reg24\(16)))) # (!\datapath|inst\(19) & (\datapath|reg16\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|inst\(19),
	datac => \datapath|reg16\(16),
	datad => \datapath|reg24\(16),
	combout => \datapath|Mux47~4_combout\);

-- Location: LCCOMB_X60_Y46_N2
\datapath|Mux47~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux47~7_combout\ = (\datapath|inst\(19) & (\datapath|inst\(18))) # (!\datapath|inst\(19) & ((\datapath|inst\(18) & ((\datapath|reg23\(16)))) # (!\datapath|inst\(18) & (\datapath|reg19\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|inst\(18),
	datac => \datapath|reg19\(16),
	datad => \datapath|reg23\(16),
	combout => \datapath|Mux47~7_combout\);

-- Location: LCCOMB_X54_Y46_N18
\datapath|Mux47~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux47~10_combout\ = (\datapath|inst\(16) & (\datapath|inst\(17))) # (!\datapath|inst\(16) & ((\datapath|inst\(17) & ((\datapath|reg10\(16)))) # (!\datapath|inst\(17) & (\datapath|reg8\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg8\(16),
	datad => \datapath|reg10\(16),
	combout => \datapath|Mux47~10_combout\);

-- Location: FF_X57_Y45_N27
\datapath|reg11[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[16]~52_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg11\(16));

-- Location: LCCOMB_X57_Y45_N26
\datapath|Mux47~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux47~11_combout\ = (\datapath|inst\(16) & ((\datapath|Mux47~10_combout\ & ((\datapath|reg11\(16)))) # (!\datapath|Mux47~10_combout\ & (\datapath|reg9\(16))))) # (!\datapath|inst\(16) & (((\datapath|Mux47~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg9\(16),
	datab => \datapath|inst\(16),
	datac => \datapath|reg11\(16),
	datad => \datapath|Mux47~10_combout\,
	combout => \datapath|Mux47~11_combout\);

-- Location: FF_X57_Y44_N29
\datapath|reg2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[16]~52_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg2\(16));

-- Location: FF_X57_Y44_N31
\datapath|reg3[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[16]~52_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg3\(16));

-- Location: FF_X57_Y47_N29
\datapath|reg1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[16]~52_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg1\(16));

-- Location: FF_X59_Y44_N25
\datapath|reg6[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[16]~52_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg6\(16));

-- Location: FF_X60_Y41_N13
\datapath|reg5[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[16]~52_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg5\(16));

-- Location: FF_X60_Y41_N7
\datapath|reg4[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[16]~52_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg4\(16));

-- Location: LCCOMB_X60_Y41_N6
\datapath|Mux47~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux47~12_combout\ = (\datapath|inst\(17) & (((\datapath|inst\(16))))) # (!\datapath|inst\(17) & ((\datapath|inst\(16) & (\datapath|reg5\(16))) # (!\datapath|inst\(16) & ((\datapath|reg4\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg5\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg4\(16),
	datad => \datapath|inst\(16),
	combout => \datapath|Mux47~12_combout\);

-- Location: FF_X57_Y47_N31
\datapath|reg7[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[16]~52_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg7\(16));

-- Location: LCCOMB_X57_Y47_N30
\datapath|Mux47~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux47~13_combout\ = (\datapath|Mux47~12_combout\ & (((\datapath|reg7\(16)) # (!\datapath|inst\(17))))) # (!\datapath|Mux47~12_combout\ & (\datapath|reg6\(16) & ((\datapath|inst\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux47~12_combout\,
	datab => \datapath|reg6\(16),
	datac => \datapath|reg7\(16),
	datad => \datapath|inst\(17),
	combout => \datapath|Mux47~13_combout\);

-- Location: LCCOMB_X57_Y47_N28
\datapath|Mux47~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux47~14_combout\ = (\datapath|Mux61~2_combout\ & ((\datapath|Mux47~13_combout\) # ((!\datapath|Mux61~1_combout\)))) # (!\datapath|Mux61~2_combout\ & (((\datapath|reg1\(16) & \datapath|Mux61~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux47~13_combout\,
	datab => \datapath|Mux61~2_combout\,
	datac => \datapath|reg1\(16),
	datad => \datapath|Mux61~1_combout\,
	combout => \datapath|Mux47~14_combout\);

-- Location: LCCOMB_X57_Y44_N28
\datapath|Mux47~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux47~15_combout\ = (\datapath|Mux61~3_combout\ & ((\datapath|Mux47~14_combout\ & (\datapath|reg3\(16))) # (!\datapath|Mux47~14_combout\ & ((\datapath|reg2\(16)))))) # (!\datapath|Mux61~3_combout\ & (((\datapath|Mux47~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg3\(16),
	datab => \datapath|Mux61~3_combout\,
	datac => \datapath|reg2\(16),
	datad => \datapath|Mux47~14_combout\,
	combout => \datapath|Mux47~15_combout\);

-- Location: LCCOMB_X57_Y44_N16
\datapath|Mux47~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux47~16_combout\ = (\datapath|Mux61~4_combout\ & ((\datapath|Mux47~11_combout\) # ((\datapath|Mux61~0_combout\)))) # (!\datapath|Mux61~4_combout\ & (((\datapath|Mux47~15_combout\ & !\datapath|Mux61~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux47~11_combout\,
	datab => \datapath|Mux61~4_combout\,
	datac => \datapath|Mux47~15_combout\,
	datad => \datapath|Mux61~0_combout\,
	combout => \datapath|Mux47~16_combout\);

-- Location: FF_X54_Y40_N1
\datapath|reg13[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[16]~52_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg13\(16));

-- Location: FF_X54_Y40_N3
\datapath|reg12[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[16]~52_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg12\(16));

-- Location: LCCOMB_X54_Y40_N2
\datapath|Mux47~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux47~17_combout\ = (\datapath|inst\(16) & ((\datapath|inst\(17)) # ((\datapath|reg13\(16))))) # (!\datapath|inst\(16) & (!\datapath|inst\(17) & (\datapath|reg12\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg12\(16),
	datad => \datapath|reg13\(16),
	combout => \datapath|Mux47~17_combout\);

-- Location: FF_X57_Y41_N3
\datapath|reg8[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[17]~55_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg8\(17));

-- Location: LCCOMB_X57_Y41_N2
\datapath|Mux46~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux46~0_combout\ = (\datapath|inst\(16) & ((\datapath|inst\(17)) # ((\datapath|reg9\(17))))) # (!\datapath|inst\(16) & (!\datapath|inst\(17) & (\datapath|reg8\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg8\(17),
	datad => \datapath|reg9\(17),
	combout => \datapath|Mux46~0_combout\);

-- Location: FF_X52_Y46_N9
\datapath|reg25[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[17]~55_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg25\(17));

-- Location: FF_X53_Y46_N1
\datapath|reg17[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[17]~55_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg17\(17));

-- Location: LCCOMB_X53_Y46_N0
\datapath|Mux46~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux46~2_combout\ = (\datapath|inst\(19) & ((\datapath|reg25\(17)) # ((\datapath|inst\(18))))) # (!\datapath|inst\(19) & (((\datapath|reg17\(17) & !\datapath|inst\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg25\(17),
	datab => \datapath|inst\(19),
	datac => \datapath|reg17\(17),
	datad => \datapath|inst\(18),
	combout => \datapath|Mux46~2_combout\);

-- Location: FF_X54_Y48_N21
\datapath|reg22[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[17]~55_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg22\(17));

-- Location: FF_X54_Y48_N23
\datapath|reg18[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[17]~55_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg18\(17));

-- Location: LCCOMB_X54_Y48_N22
\datapath|Mux46~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux46~4_combout\ = (\datapath|inst\(19) & (\datapath|inst\(18))) # (!\datapath|inst\(19) & ((\datapath|inst\(18) & ((\datapath|reg22\(17)))) # (!\datapath|inst\(18) & (\datapath|reg18\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|inst\(18),
	datac => \datapath|reg18\(17),
	datad => \datapath|reg22\(17),
	combout => \datapath|Mux46~4_combout\);

-- Location: FF_X60_Y46_N5
\datapath|reg23[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[17]~55_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg23\(17));

-- Location: FF_X60_Y46_N7
\datapath|reg19[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[17]~55_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg19\(17));

-- Location: LCCOMB_X60_Y46_N6
\datapath|Mux46~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux46~9_combout\ = (\datapath|inst\(19) & (((\datapath|inst\(18))))) # (!\datapath|inst\(19) & ((\datapath|inst\(18) & (\datapath|reg23\(17))) # (!\datapath|inst\(18) & ((\datapath|reg19\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|reg23\(17),
	datac => \datapath|reg19\(17),
	datad => \datapath|inst\(18),
	combout => \datapath|Mux46~9_combout\);

-- Location: FF_X58_Y41_N7
\datapath|reg6[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[17]~55_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg6\(17));

-- Location: FF_X57_Y39_N5
\datapath|reg4[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[17]~55_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg4\(17));

-- Location: LCCOMB_X57_Y39_N4
\datapath|Mux46~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux46~12_combout\ = (\datapath|inst\(17) & ((\datapath|reg6\(17)) # ((\datapath|inst\(16))))) # (!\datapath|inst\(17) & (((\datapath|reg4\(17) & !\datapath|inst\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg6\(17),
	datab => \datapath|inst\(17),
	datac => \datapath|reg4\(17),
	datad => \datapath|inst\(16),
	combout => \datapath|Mux46~12_combout\);

-- Location: FF_X55_Y48_N31
\datapath|reg30[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[18]~58_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg30\(18));

-- Location: FF_X59_Y47_N9
\datapath|reg24[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[18]~58_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg24\(18));

-- Location: FF_X59_Y47_N19
\datapath|reg16[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[18]~58_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg16\(18));

-- Location: LCCOMB_X59_Y47_N18
\datapath|Mux45~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux45~4_combout\ = (\datapath|inst\(19) & ((\datapath|reg24\(18)) # ((\datapath|inst\(18))))) # (!\datapath|inst\(19) & (((\datapath|reg16\(18) & !\datapath|inst\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg24\(18),
	datab => \datapath|inst\(19),
	datac => \datapath|reg16\(18),
	datad => \datapath|inst\(18),
	combout => \datapath|Mux45~4_combout\);

-- Location: LCCOMB_X60_Y44_N2
\datapath|Mux45~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux45~5_combout\ = (\datapath|inst\(18) & ((\datapath|Mux45~4_combout\ & (\datapath|reg28\(18))) # (!\datapath|Mux45~4_combout\ & ((\datapath|reg20\(18)))))) # (!\datapath|inst\(18) & (\datapath|Mux45~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|Mux45~4_combout\,
	datac => \datapath|reg28\(18),
	datad => \datapath|reg20\(18),
	combout => \datapath|Mux45~5_combout\);

-- Location: FF_X59_Y46_N13
\datapath|reg27[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[18]~58_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg27\(18));

-- Location: FF_X59_Y43_N27
\datapath|reg19[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regnxt[18]~58_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \datapath|reg_en\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg19\(18));

-- Location: LCCOMB_X59_Y43_N16
\datapath|Mux45~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux45~7_combout\ = (\datapath|inst\(18) & ((\datapath|inst\(19)) # ((\datapath|reg23\(18))))) # (!\datapath|inst\(18) & (!\datapath|inst\(19) & ((\datapath|reg19\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|inst\(19),
	datac => \datapath|reg23\(18),
	datad => \datapath|reg19\(18),
	combout => \datapath|Mux45~7_combout\);

-- Location: LCCOMB_X59_Y46_N12
\datapath|Mux45~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux45~8_combout\ = (\datapath|Mux45~7_combout\ & ((\datapath|reg31\(18)) # ((!\datapath|inst\(19))))) # (!\datapath|Mux45~7_combout\ & (((\datapath|reg27\(18) & \datapath|inst\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux45~7_combout\,
	datab => \datapath|reg31\(18),
	datac => \datapath|reg27\(18),
	datad => \datapath|inst\(19),
	combout => \datapath|Mux45~8_combout\);

-- Location: FF_X57_Y42_N27
\datapath|reg1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[18]~58_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg1\(18));

-- Location: FF_X60_Y41_N19
\datapath|reg4[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[18]~58_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg4\(18));

-- Location: LCCOMB_X60_Y41_N18
\datapath|Mux45~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux45~12_combout\ = (\datapath|inst\(16) & ((\datapath|inst\(17)) # ((\datapath|reg5\(18))))) # (!\datapath|inst\(16) & (!\datapath|inst\(17) & (\datapath|reg4\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg4\(18),
	datad => \datapath|reg5\(18),
	combout => \datapath|Mux45~12_combout\);

-- Location: FF_X59_Y41_N7
\datapath|reg7[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[18]~58_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg7\(18));

-- Location: LCCOMB_X59_Y41_N6
\datapath|Mux45~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux45~13_combout\ = (\datapath|inst\(17) & ((\datapath|Mux45~12_combout\ & ((\datapath|reg7\(18)))) # (!\datapath|Mux45~12_combout\ & (\datapath|reg6\(18))))) # (!\datapath|inst\(17) & (((\datapath|Mux45~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg6\(18),
	datab => \datapath|inst\(17),
	datac => \datapath|reg7\(18),
	datad => \datapath|Mux45~12_combout\,
	combout => \datapath|Mux45~13_combout\);

-- Location: LCCOMB_X57_Y42_N26
\datapath|Mux45~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux45~14_combout\ = (\datapath|Mux61~1_combout\ & ((\datapath|Mux61~2_combout\ & ((\datapath|Mux45~13_combout\))) # (!\datapath|Mux61~2_combout\ & (\datapath|reg1\(18))))) # (!\datapath|Mux61~1_combout\ & (\datapath|Mux61~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~1_combout\,
	datab => \datapath|Mux61~2_combout\,
	datac => \datapath|reg1\(18),
	datad => \datapath|Mux45~13_combout\,
	combout => \datapath|Mux45~14_combout\);

-- Location: FF_X53_Y40_N31
\datapath|reg15[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[18]~58_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg15\(18));

-- Location: FF_X56_Y42_N17
\datapath|reg10[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[19]~61_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg10\(19));

-- Location: LCCOMB_X57_Y41_N20
\datapath|Mux44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux44~0_combout\ = (\datapath|inst\(16) & ((\datapath|inst\(17)) # ((\datapath|reg9\(19))))) # (!\datapath|inst\(16) & (!\datapath|inst\(17) & (\datapath|reg8\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg8\(19),
	datad => \datapath|reg9\(19),
	combout => \datapath|Mux44~0_combout\);

-- Location: LCCOMB_X56_Y42_N16
\datapath|Mux44~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux44~1_combout\ = (\datapath|inst\(17) & ((\datapath|Mux44~0_combout\ & ((\datapath|reg11\(19)))) # (!\datapath|Mux44~0_combout\ & (\datapath|reg10\(19))))) # (!\datapath|inst\(17) & (\datapath|Mux44~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(17),
	datab => \datapath|Mux44~0_combout\,
	datac => \datapath|reg10\(19),
	datad => \datapath|reg11\(19),
	combout => \datapath|Mux44~1_combout\);

-- Location: FF_X53_Y45_N17
\datapath|reg26[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[19]~61_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg26\(19));

-- Location: FF_X54_Y45_N9
\datapath|reg22[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[19]~61_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg22\(19));

-- Location: FF_X54_Y45_N19
\datapath|reg18[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[19]~61_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg18\(19));

-- Location: LCCOMB_X54_Y45_N18
\datapath|Mux44~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux44~4_combout\ = (\datapath|inst\(18) & ((\datapath|reg22\(19)) # ((\datapath|inst\(19))))) # (!\datapath|inst\(18) & (((\datapath|reg18\(19) & !\datapath|inst\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg22\(19),
	datab => \datapath|inst\(18),
	datac => \datapath|reg18\(19),
	datad => \datapath|inst\(19),
	combout => \datapath|Mux44~4_combout\);

-- Location: FF_X53_Y45_N27
\datapath|reg30[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[19]~61_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg30\(19));

-- Location: LCCOMB_X53_Y45_N26
\datapath|Mux44~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux44~5_combout\ = (\datapath|inst\(19) & ((\datapath|Mux44~4_combout\ & (\datapath|reg30\(19))) # (!\datapath|Mux44~4_combout\ & ((\datapath|reg26\(19)))))) # (!\datapath|inst\(19) & (\datapath|Mux44~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|Mux44~4_combout\,
	datac => \datapath|reg30\(19),
	datad => \datapath|reg26\(19),
	combout => \datapath|Mux44~5_combout\);

-- Location: FF_X59_Y47_N13
\datapath|reg24[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[19]~61_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg24\(19));

-- Location: FF_X59_Y47_N31
\datapath|reg16[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[19]~61_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg16\(19));

-- Location: LCCOMB_X59_Y47_N30
\datapath|Mux44~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux44~6_combout\ = (\datapath|inst\(18) & (\datapath|inst\(19))) # (!\datapath|inst\(18) & ((\datapath|inst\(19) & ((\datapath|reg24\(19)))) # (!\datapath|inst\(19) & (\datapath|reg16\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|inst\(19),
	datac => \datapath|reg16\(19),
	datad => \datapath|reg24\(19),
	combout => \datapath|Mux44~6_combout\);

-- Location: LCCOMB_X60_Y44_N14
\datapath|Mux44~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux44~7_combout\ = (\datapath|inst\(18) & ((\datapath|Mux44~6_combout\ & ((\datapath|reg28\(19)))) # (!\datapath|Mux44~6_combout\ & (\datapath|reg20\(19))))) # (!\datapath|inst\(18) & (((\datapath|Mux44~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|reg20\(19),
	datac => \datapath|reg28\(19),
	datad => \datapath|Mux44~6_combout\,
	combout => \datapath|Mux44~7_combout\);

-- Location: LCCOMB_X52_Y44_N22
\datapath|Mux44~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux44~8_combout\ = (\datapath|inst\(17) & ((\datapath|Mux44~5_combout\) # ((\datapath|inst\(16))))) # (!\datapath|inst\(17) & (((!\datapath|inst\(16) & \datapath|Mux44~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux44~5_combout\,
	datab => \datapath|inst\(17),
	datac => \datapath|inst\(16),
	datad => \datapath|Mux44~7_combout\,
	combout => \datapath|Mux44~8_combout\);

-- Location: FF_X50_Y39_N23
\datapath|reg15[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regnxt[19]~61_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \datapath|reg_en\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg15\(19));

-- Location: FF_X52_Y46_N31
\datapath|reg22[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regnxt[20]~64_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \datapath|reg_en\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg22\(20));

-- Location: LCCOMB_X53_Y46_N30
\datapath|Mux43~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux43~0_combout\ = (\datapath|inst\(18) & ((\datapath|reg22\(20)) # ((\datapath|inst\(19))))) # (!\datapath|inst\(18) & (((\datapath|reg18\(20) & !\datapath|inst\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg22\(20),
	datab => \datapath|inst\(18),
	datac => \datapath|reg18\(20),
	datad => \datapath|inst\(19),
	combout => \datapath|Mux43~0_combout\);

-- Location: LCCOMB_X53_Y45_N28
\datapath|Mux43~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux43~1_combout\ = (\datapath|Mux43~0_combout\ & ((\datapath|reg30\(20)) # ((!\datapath|inst\(19))))) # (!\datapath|Mux43~0_combout\ & (((\datapath|reg26\(20) & \datapath|inst\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux43~0_combout\,
	datab => \datapath|reg30\(20),
	datac => \datapath|reg26\(20),
	datad => \datapath|inst\(19),
	combout => \datapath|Mux43~1_combout\);

-- Location: LCCOMB_X53_Y46_N8
\datapath|Mux43~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux43~2_combout\ = (\datapath|inst\(18) & (((\datapath|inst\(19))))) # (!\datapath|inst\(18) & ((\datapath|inst\(19) & (\datapath|reg25\(20))) # (!\datapath|inst\(19) & ((\datapath|reg17\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg25\(20),
	datab => \datapath|inst\(18),
	datac => \datapath|reg17\(20),
	datad => \datapath|inst\(19),
	combout => \datapath|Mux43~2_combout\);

-- Location: FF_X53_Y44_N31
\datapath|reg29[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[20]~64_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg29\(20));

-- Location: LCCOMB_X53_Y44_N30
\datapath|Mux43~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux43~3_combout\ = (\datapath|inst\(18) & ((\datapath|Mux43~2_combout\ & (\datapath|reg29\(20))) # (!\datapath|Mux43~2_combout\ & ((\datapath|reg21\(20)))))) # (!\datapath|inst\(18) & (\datapath|Mux43~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|Mux43~2_combout\,
	datac => \datapath|reg29\(20),
	datad => \datapath|reg21\(20),
	combout => \datapath|Mux43~3_combout\);

-- Location: LCCOMB_X59_Y47_N10
\datapath|Mux43~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux43~4_combout\ = (\datapath|inst\(18) & (\datapath|inst\(19))) # (!\datapath|inst\(18) & ((\datapath|inst\(19) & ((\datapath|reg24\(20)))) # (!\datapath|inst\(19) & (\datapath|reg16\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|inst\(19),
	datac => \datapath|reg16\(20),
	datad => \datapath|reg24\(20),
	combout => \datapath|Mux43~4_combout\);

-- Location: FF_X52_Y47_N31
\datapath|reg28[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[20]~64_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg28\(20));

-- Location: LCCOMB_X52_Y47_N30
\datapath|Mux43~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux43~5_combout\ = (\datapath|inst\(18) & ((\datapath|Mux43~4_combout\ & ((\datapath|reg28\(20)))) # (!\datapath|Mux43~4_combout\ & (\datapath|reg20\(20))))) # (!\datapath|inst\(18) & (((\datapath|Mux43~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg20\(20),
	datab => \datapath|inst\(18),
	datac => \datapath|reg28\(20),
	datad => \datapath|Mux43~4_combout\,
	combout => \datapath|Mux43~5_combout\);

-- Location: LCCOMB_X52_Y44_N28
\datapath|Mux43~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux43~6_combout\ = (\datapath|inst\(16) & (((\datapath|inst\(17)) # (\datapath|Mux43~3_combout\)))) # (!\datapath|inst\(16) & (\datapath|Mux43~5_combout\ & (!\datapath|inst\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|Mux43~5_combout\,
	datac => \datapath|inst\(17),
	datad => \datapath|Mux43~3_combout\,
	combout => \datapath|Mux43~6_combout\);

-- Location: FF_X60_Y43_N13
\datapath|reg27[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[20]~64_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg27\(20));

-- Location: FF_X60_Y46_N13
\datapath|reg23[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[20]~64_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg23\(20));

-- Location: FF_X60_Y46_N31
\datapath|reg19[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[20]~64_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg19\(20));

-- Location: LCCOMB_X60_Y46_N30
\datapath|Mux43~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux43~7_combout\ = (\datapath|inst\(19) & (\datapath|inst\(18))) # (!\datapath|inst\(19) & ((\datapath|inst\(18) & ((\datapath|reg23\(20)))) # (!\datapath|inst\(18) & (\datapath|reg19\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|inst\(18),
	datac => \datapath|reg19\(20),
	datad => \datapath|reg23\(20),
	combout => \datapath|Mux43~7_combout\);

-- Location: FF_X60_Y43_N7
\datapath|reg31[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[20]~64_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg31\(20));

-- Location: LCCOMB_X60_Y43_N12
\datapath|Mux43~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux43~8_combout\ = (\datapath|Mux43~7_combout\ & (((\datapath|reg31\(20))) # (!\datapath|inst\(19)))) # (!\datapath|Mux43~7_combout\ & (\datapath|inst\(19) & (\datapath|reg27\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux43~7_combout\,
	datab => \datapath|inst\(19),
	datac => \datapath|reg27\(20),
	datad => \datapath|reg31\(20),
	combout => \datapath|Mux43~8_combout\);

-- Location: LCCOMB_X52_Y44_N30
\datapath|Mux43~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux43~9_combout\ = (\datapath|Mux43~6_combout\ & ((\datapath|Mux43~8_combout\) # ((!\datapath|inst\(17))))) # (!\datapath|Mux43~6_combout\ & (((\datapath|Mux43~1_combout\ & \datapath|inst\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux43~8_combout\,
	datab => \datapath|Mux43~6_combout\,
	datac => \datapath|Mux43~1_combout\,
	datad => \datapath|inst\(17),
	combout => \datapath|Mux43~9_combout\);

-- Location: FF_X56_Y46_N31
\datapath|reg8[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[20]~64_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg8\(20));

-- Location: LCCOMB_X56_Y46_N30
\datapath|Mux43~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux43~10_combout\ = (\datapath|inst\(16) & (\datapath|inst\(17))) # (!\datapath|inst\(16) & ((\datapath|inst\(17) & ((\datapath|reg10\(20)))) # (!\datapath|inst\(17) & (\datapath|reg8\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg8\(20),
	datad => \datapath|reg10\(20),
	combout => \datapath|Mux43~10_combout\);

-- Location: FF_X53_Y40_N11
\datapath|reg15[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[20]~64_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg15\(20));

-- Location: LCCOMB_X55_Y40_N10
\datapath|Mux42~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux42~0_combout\ = (\datapath|inst\(16) & ((\datapath|inst\(17)) # ((\datapath|reg9\(21))))) # (!\datapath|inst\(16) & (!\datapath|inst\(17) & (\datapath|reg8\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg8\(21),
	datad => \datapath|reg9\(21),
	combout => \datapath|Mux42~0_combout\);

-- Location: FF_X54_Y45_N21
\datapath|reg22[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[21]~67_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg22\(21));

-- Location: FF_X54_Y45_N7
\datapath|reg18[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[21]~67_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg18\(21));

-- Location: LCCOMB_X54_Y45_N6
\datapath|Mux42~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux42~4_combout\ = (\datapath|inst\(19) & (\datapath|inst\(18))) # (!\datapath|inst\(19) & ((\datapath|inst\(18) & ((\datapath|reg22\(21)))) # (!\datapath|inst\(18) & (\datapath|reg18\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|inst\(18),
	datac => \datapath|reg18\(21),
	datad => \datapath|reg22\(21),
	combout => \datapath|Mux42~4_combout\);

-- Location: FF_X60_Y46_N17
\datapath|reg23[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[21]~67_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg23\(21));

-- Location: FF_X60_Y46_N11
\datapath|reg19[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[21]~67_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg19\(21));

-- Location: LCCOMB_X60_Y46_N10
\datapath|Mux42~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux42~9_combout\ = (\datapath|inst\(19) & (\datapath|inst\(18))) # (!\datapath|inst\(19) & ((\datapath|inst\(18) & ((\datapath|reg23\(21)))) # (!\datapath|inst\(18) & (\datapath|reg19\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|inst\(18),
	datac => \datapath|reg19\(21),
	datad => \datapath|reg23\(21),
	combout => \datapath|Mux42~9_combout\);

-- Location: FF_X57_Y39_N13
\datapath|reg4[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[21]~67_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg4\(21));

-- Location: LCCOMB_X57_Y39_N12
\datapath|Mux42~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux42~12_combout\ = (\datapath|inst\(16) & (\datapath|inst\(17))) # (!\datapath|inst\(16) & ((\datapath|inst\(17) & ((\datapath|reg6\(21)))) # (!\datapath|inst\(17) & (\datapath|reg4\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg4\(21),
	datad => \datapath|reg6\(21),
	combout => \datapath|Mux42~12_combout\);

-- Location: FF_X58_Y42_N7
\datapath|reg7[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[21]~67_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg7\(21));

-- Location: LCCOMB_X58_Y42_N6
\datapath|Mux42~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux42~13_combout\ = (\datapath|Mux42~12_combout\ & (((\datapath|reg7\(21)) # (!\datapath|inst\(16))))) # (!\datapath|Mux42~12_combout\ & (\datapath|reg5\(21) & ((\datapath|inst\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg5\(21),
	datab => \datapath|Mux42~12_combout\,
	datac => \datapath|reg7\(21),
	datad => \datapath|inst\(16),
	combout => \datapath|Mux42~13_combout\);

-- Location: LCCOMB_X57_Y42_N30
\datapath|Mux42~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux42~14_combout\ = (\datapath|Mux61~1_combout\ & ((\datapath|Mux61~2_combout\ & ((\datapath|Mux42~13_combout\))) # (!\datapath|Mux61~2_combout\ & (\datapath|reg1\(21))))) # (!\datapath|Mux61~1_combout\ & (\datapath|Mux61~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~1_combout\,
	datab => \datapath|Mux61~2_combout\,
	datac => \datapath|reg1\(21),
	datad => \datapath|Mux42~13_combout\,
	combout => \datapath|Mux42~14_combout\);

-- Location: LCCOMB_X57_Y39_N22
\datapath|Mux42~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux42~17_combout\ = (\datapath|inst\(16) & (\datapath|inst\(17))) # (!\datapath|inst\(16) & ((\datapath|inst\(17) & ((\datapath|reg14\(21)))) # (!\datapath|inst\(17) & (\datapath|reg12\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg12\(21),
	datad => \datapath|reg14\(21),
	combout => \datapath|Mux42~17_combout\);

-- Location: FF_X54_Y45_N17
\datapath|reg22[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[22]~70_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg22\(22));

-- Location: FF_X54_Y45_N3
\datapath|reg18[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[22]~70_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg18\(22));

-- Location: LCCOMB_X54_Y45_N2
\datapath|Mux41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux41~0_combout\ = (\datapath|inst\(19) & (\datapath|inst\(18))) # (!\datapath|inst\(19) & ((\datapath|inst\(18) & ((\datapath|reg22\(22)))) # (!\datapath|inst\(18) & (\datapath|reg18\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|inst\(18),
	datac => \datapath|reg18\(22),
	datad => \datapath|reg22\(22),
	combout => \datapath|Mux41~0_combout\);

-- Location: FF_X53_Y44_N13
\datapath|reg21[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[22]~70_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg21\(22));

-- Location: FF_X52_Y46_N13
\datapath|reg25[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[22]~70_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg25\(22));

-- Location: FF_X53_Y46_N13
\datapath|reg17[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[22]~70_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg17\(22));

-- Location: LCCOMB_X53_Y46_N12
\datapath|Mux41~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux41~2_combout\ = (\datapath|inst\(18) & (((\datapath|inst\(19))))) # (!\datapath|inst\(18) & ((\datapath|inst\(19) & (\datapath|reg25\(22))) # (!\datapath|inst\(19) & ((\datapath|reg17\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg25\(22),
	datab => \datapath|inst\(18),
	datac => \datapath|reg17\(22),
	datad => \datapath|inst\(19),
	combout => \datapath|Mux41~2_combout\);

-- Location: FF_X53_Y44_N7
\datapath|reg29[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[22]~70_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg29\(22));

-- Location: LCCOMB_X53_Y44_N6
\datapath|Mux41~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux41~3_combout\ = (\datapath|inst\(18) & ((\datapath|Mux41~2_combout\ & (\datapath|reg29\(22))) # (!\datapath|Mux41~2_combout\ & ((\datapath|reg21\(22)))))) # (!\datapath|inst\(18) & (\datapath|Mux41~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|Mux41~2_combout\,
	datac => \datapath|reg29\(22),
	datad => \datapath|reg21\(22),
	combout => \datapath|Mux41~3_combout\);

-- Location: FF_X60_Y44_N13
\datapath|reg20[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[22]~70_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg20\(22));

-- Location: FF_X60_Y47_N21
\datapath|reg24[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[22]~70_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg24\(22));

-- Location: FF_X60_Y47_N23
\datapath|reg16[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[22]~70_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg16\(22));

-- Location: LCCOMB_X60_Y47_N22
\datapath|Mux41~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux41~4_combout\ = (\datapath|inst\(18) & (\datapath|inst\(19))) # (!\datapath|inst\(18) & ((\datapath|inst\(19) & ((\datapath|reg24\(22)))) # (!\datapath|inst\(19) & (\datapath|reg16\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|inst\(19),
	datac => \datapath|reg16\(22),
	datad => \datapath|reg24\(22),
	combout => \datapath|Mux41~4_combout\);

-- Location: FF_X60_Y44_N31
\datapath|reg28[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[22]~70_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg28\(22));

-- Location: LCCOMB_X60_Y44_N30
\datapath|Mux41~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux41~5_combout\ = (\datapath|inst\(18) & ((\datapath|Mux41~4_combout\ & (\datapath|reg28\(22))) # (!\datapath|Mux41~4_combout\ & ((\datapath|reg20\(22)))))) # (!\datapath|inst\(18) & (\datapath|Mux41~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|Mux41~4_combout\,
	datac => \datapath|reg28\(22),
	datad => \datapath|reg20\(22),
	combout => \datapath|Mux41~5_combout\);

-- Location: LCCOMB_X57_Y43_N12
\datapath|Mux41~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux41~6_combout\ = (\datapath|inst\(17) & (((\datapath|inst\(16))))) # (!\datapath|inst\(17) & ((\datapath|inst\(16) & (\datapath|Mux41~3_combout\)) # (!\datapath|inst\(16) & ((\datapath|Mux41~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux41~3_combout\,
	datab => \datapath|inst\(17),
	datac => \datapath|Mux41~5_combout\,
	datad => \datapath|inst\(16),
	combout => \datapath|Mux41~6_combout\);

-- Location: LCCOMB_X56_Y46_N18
\datapath|Mux41~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux41~10_combout\ = (\datapath|inst\(16) & (\datapath|inst\(17))) # (!\datapath|inst\(16) & ((\datapath|inst\(17) & ((\datapath|reg10\(22)))) # (!\datapath|inst\(17) & (\datapath|reg8\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg8\(22),
	datad => \datapath|reg10\(22),
	combout => \datapath|Mux41~10_combout\);

-- Location: LCCOMB_X56_Y40_N14
\datapath|Mux41~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux41~11_combout\ = (\datapath|Mux41~10_combout\ & (((\datapath|reg11\(22))) # (!\datapath|inst\(16)))) # (!\datapath|Mux41~10_combout\ & (\datapath|inst\(16) & ((\datapath|reg9\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux41~10_combout\,
	datab => \datapath|inst\(16),
	datac => \datapath|reg11\(22),
	datad => \datapath|reg9\(22),
	combout => \datapath|Mux41~11_combout\);

-- Location: FF_X57_Y42_N3
\datapath|reg1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[22]~70_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg1\(22));

-- Location: FF_X58_Y41_N3
\datapath|reg6[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[22]~70_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg6\(22));

-- Location: FF_X58_Y41_N13
\datapath|reg5[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[22]~70_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg5\(22));

-- Location: FF_X58_Y43_N31
\datapath|reg4[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[22]~70_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg4\(22));

-- Location: LCCOMB_X58_Y43_N30
\datapath|Mux41~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux41~12_combout\ = (\datapath|inst\(16) & ((\datapath|reg5\(22)) # ((\datapath|inst\(17))))) # (!\datapath|inst\(16) & (((\datapath|reg4\(22) & !\datapath|inst\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|reg5\(22),
	datac => \datapath|reg4\(22),
	datad => \datapath|inst\(17),
	combout => \datapath|Mux41~12_combout\);

-- Location: FF_X56_Y39_N17
\datapath|reg7[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[22]~70_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg7\(22));

-- Location: LCCOMB_X56_Y39_N16
\datapath|Mux41~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux41~13_combout\ = (\datapath|inst\(17) & ((\datapath|Mux41~12_combout\ & ((\datapath|reg7\(22)))) # (!\datapath|Mux41~12_combout\ & (\datapath|reg6\(22))))) # (!\datapath|inst\(17) & (((\datapath|Mux41~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(17),
	datab => \datapath|reg6\(22),
	datac => \datapath|reg7\(22),
	datad => \datapath|Mux41~12_combout\,
	combout => \datapath|Mux41~13_combout\);

-- Location: LCCOMB_X57_Y42_N2
\datapath|Mux41~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux41~14_combout\ = (\datapath|Mux61~2_combout\ & ((\datapath|Mux41~13_combout\) # ((!\datapath|Mux61~1_combout\)))) # (!\datapath|Mux61~2_combout\ & (((\datapath|reg1\(22) & \datapath|Mux61~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux41~13_combout\,
	datab => \datapath|Mux61~2_combout\,
	datac => \datapath|reg1\(22),
	datad => \datapath|Mux61~1_combout\,
	combout => \datapath|Mux41~14_combout\);

-- Location: LCCOMB_X57_Y42_N8
\datapath|Mux41~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux41~15_combout\ = (\datapath|Mux61~3_combout\ & ((\datapath|Mux41~14_combout\ & (\datapath|reg3\(22))) # (!\datapath|Mux41~14_combout\ & ((\datapath|reg2\(22)))))) # (!\datapath|Mux61~3_combout\ & (((\datapath|Mux41~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg3\(22),
	datab => \datapath|Mux61~3_combout\,
	datac => \datapath|reg2\(22),
	datad => \datapath|Mux41~14_combout\,
	combout => \datapath|Mux41~15_combout\);

-- Location: LCCOMB_X52_Y43_N30
\datapath|Mux41~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux41~16_combout\ = (\datapath|Mux61~0_combout\ & (((\datapath|Mux61~4_combout\)))) # (!\datapath|Mux61~0_combout\ & ((\datapath|Mux61~4_combout\ & ((\datapath|Mux41~11_combout\))) # (!\datapath|Mux61~4_combout\ & 
-- (\datapath|Mux41~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux41~15_combout\,
	datab => \datapath|Mux41~11_combout\,
	datac => \datapath|Mux61~0_combout\,
	datad => \datapath|Mux61~4_combout\,
	combout => \datapath|Mux41~16_combout\);

-- Location: LCCOMB_X55_Y40_N30
\datapath|Mux40~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux40~0_combout\ = (\datapath|inst\(17) & (((\datapath|inst\(16))))) # (!\datapath|inst\(17) & ((\datapath|inst\(16) & (\datapath|reg9\(23))) # (!\datapath|inst\(16) & ((\datapath|reg8\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(17),
	datab => \datapath|reg9\(23),
	datac => \datapath|reg8\(23),
	datad => \datapath|inst\(16),
	combout => \datapath|Mux40~0_combout\);

-- Location: FF_X53_Y46_N15
\datapath|reg17[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[23]~73_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg17\(23));

-- Location: LCCOMB_X53_Y46_N14
\datapath|Mux40~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux40~2_combout\ = (\datapath|inst\(18) & (((\datapath|inst\(19))))) # (!\datapath|inst\(18) & ((\datapath|inst\(19) & (\datapath|reg25\(23))) # (!\datapath|inst\(19) & ((\datapath|reg17\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg25\(23),
	datab => \datapath|inst\(18),
	datac => \datapath|reg17\(23),
	datad => \datapath|inst\(19),
	combout => \datapath|Mux40~2_combout\);

-- Location: FF_X53_Y43_N9
\datapath|reg26[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[23]~73_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg26\(23));

-- Location: FF_X54_Y45_N5
\datapath|reg22[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[23]~73_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg22\(23));

-- Location: FF_X54_Y45_N15
\datapath|reg18[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[23]~73_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg18\(23));

-- Location: LCCOMB_X54_Y45_N14
\datapath|Mux40~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux40~4_combout\ = (\datapath|inst\(19) & (((\datapath|inst\(18))))) # (!\datapath|inst\(19) & ((\datapath|inst\(18) & (\datapath|reg22\(23))) # (!\datapath|inst\(18) & ((\datapath|reg18\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|reg22\(23),
	datac => \datapath|reg18\(23),
	datad => \datapath|inst\(18),
	combout => \datapath|Mux40~4_combout\);

-- Location: FF_X53_Y43_N3
\datapath|reg30[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[23]~73_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg30\(23));

-- Location: LCCOMB_X53_Y43_N2
\datapath|Mux40~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux40~5_combout\ = (\datapath|Mux40~4_combout\ & (((\datapath|reg30\(23)) # (!\datapath|inst\(19))))) # (!\datapath|Mux40~4_combout\ & (\datapath|reg26\(23) & ((\datapath|inst\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg26\(23),
	datab => \datapath|Mux40~4_combout\,
	datac => \datapath|reg30\(23),
	datad => \datapath|inst\(19),
	combout => \datapath|Mux40~5_combout\);

-- Location: LCCOMB_X59_Y43_N2
\datapath|Mux40~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux40~9_combout\ = (\datapath|inst\(18) & ((\datapath|reg23\(23)) # ((\datapath|inst\(19))))) # (!\datapath|inst\(18) & (((\datapath|reg19\(23) & !\datapath|inst\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|reg23\(23),
	datac => \datapath|reg19\(23),
	datad => \datapath|inst\(19),
	combout => \datapath|Mux40~9_combout\);

-- Location: FF_X57_Y42_N13
\datapath|reg2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[23]~73_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg2\(23));

-- Location: LCCOMB_X57_Y39_N24
\datapath|Mux40~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux40~12_combout\ = (\datapath|inst\(16) & (\datapath|inst\(17))) # (!\datapath|inst\(16) & ((\datapath|inst\(17) & ((\datapath|reg6\(23)))) # (!\datapath|inst\(17) & (\datapath|reg4\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg4\(23),
	datad => \datapath|reg6\(23),
	combout => \datapath|Mux40~12_combout\);

-- Location: FF_X56_Y39_N21
\datapath|reg7[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[23]~73_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg7\(23));

-- Location: LCCOMB_X56_Y39_N20
\datapath|Mux40~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux40~13_combout\ = (\datapath|inst\(16) & ((\datapath|Mux40~12_combout\ & (\datapath|reg7\(23))) # (!\datapath|Mux40~12_combout\ & ((\datapath|reg5\(23)))))) # (!\datapath|inst\(16) & (\datapath|Mux40~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|Mux40~12_combout\,
	datac => \datapath|reg7\(23),
	datad => \datapath|reg5\(23),
	combout => \datapath|Mux40~13_combout\);

-- Location: LCCOMB_X57_Y42_N14
\datapath|Mux40~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux40~14_combout\ = (\datapath|Mux61~2_combout\ & ((\datapath|Mux40~13_combout\) # ((!\datapath|Mux61~1_combout\)))) # (!\datapath|Mux61~2_combout\ & (((\datapath|reg1\(23) & \datapath|Mux61~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux40~13_combout\,
	datab => \datapath|Mux61~2_combout\,
	datac => \datapath|reg1\(23),
	datad => \datapath|Mux61~1_combout\,
	combout => \datapath|Mux40~14_combout\);

-- Location: LCCOMB_X57_Y42_N12
\datapath|Mux40~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux40~15_combout\ = (\datapath|Mux40~14_combout\ & ((\datapath|reg3\(23)) # ((!\datapath|Mux61~3_combout\)))) # (!\datapath|Mux40~14_combout\ & (((\datapath|reg2\(23) & \datapath|Mux61~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux40~14_combout\,
	datab => \datapath|reg3\(23),
	datac => \datapath|reg2\(23),
	datad => \datapath|Mux61~3_combout\,
	combout => \datapath|Mux40~15_combout\);

-- Location: FF_X53_Y41_N31
\datapath|reg15[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regnxt[23]~73_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \datapath|reg_en\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg15\(23));

-- Location: LCCOMB_X53_Y46_N16
\datapath|Mux39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux39~0_combout\ = (\datapath|inst\(18) & ((\datapath|reg22\(24)) # ((\datapath|inst\(19))))) # (!\datapath|inst\(18) & (((\datapath|reg18\(24) & !\datapath|inst\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg22\(24),
	datab => \datapath|inst\(18),
	datac => \datapath|reg18\(24),
	datad => \datapath|inst\(19),
	combout => \datapath|Mux39~0_combout\);

-- Location: LCCOMB_X53_Y45_N0
\datapath|Mux39~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux39~1_combout\ = (\datapath|Mux39~0_combout\ & ((\datapath|reg30\(24)) # ((!\datapath|inst\(19))))) # (!\datapath|Mux39~0_combout\ & (((\datapath|reg26\(24) & \datapath|inst\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux39~0_combout\,
	datab => \datapath|reg30\(24),
	datac => \datapath|reg26\(24),
	datad => \datapath|inst\(19),
	combout => \datapath|Mux39~1_combout\);

-- Location: FF_X53_Y47_N17
\datapath|reg21[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[24]~76_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg21\(24));

-- Location: FF_X49_Y48_N25
\datapath|reg25[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[24]~76_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg25\(24));

-- Location: FF_X53_Y46_N27
\datapath|reg17[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[24]~76_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg17\(24));

-- Location: LCCOMB_X53_Y46_N26
\datapath|Mux39~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux39~2_combout\ = (\datapath|inst\(19) & ((\datapath|inst\(18)) # ((\datapath|reg25\(24))))) # (!\datapath|inst\(19) & (!\datapath|inst\(18) & (\datapath|reg17\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|inst\(18),
	datac => \datapath|reg17\(24),
	datad => \datapath|reg25\(24),
	combout => \datapath|Mux39~2_combout\);

-- Location: FF_X53_Y47_N3
\datapath|reg29[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regnxt[24]~76_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \datapath|reg_en\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg29\(24));

-- Location: LCCOMB_X53_Y47_N16
\datapath|Mux39~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux39~3_combout\ = (\datapath|Mux39~2_combout\ & (((\datapath|reg29\(24))) # (!\datapath|inst\(18)))) # (!\datapath|Mux39~2_combout\ & (\datapath|inst\(18) & (\datapath|reg21\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux39~2_combout\,
	datab => \datapath|inst\(18),
	datac => \datapath|reg21\(24),
	datad => \datapath|reg29\(24),
	combout => \datapath|Mux39~3_combout\);

-- Location: FF_X58_Y47_N21
\datapath|reg20[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[24]~76_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg20\(24));

-- Location: FF_X60_Y47_N13
\datapath|reg24[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[24]~76_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg24\(24));

-- Location: FF_X60_Y47_N7
\datapath|reg16[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[24]~76_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg16\(24));

-- Location: LCCOMB_X60_Y47_N6
\datapath|Mux39~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux39~4_combout\ = (\datapath|inst\(19) & ((\datapath|reg24\(24)) # ((\datapath|inst\(18))))) # (!\datapath|inst\(19) & (((\datapath|reg16\(24) & !\datapath|inst\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg24\(24),
	datab => \datapath|inst\(19),
	datac => \datapath|reg16\(24),
	datad => \datapath|inst\(18),
	combout => \datapath|Mux39~4_combout\);

-- Location: FF_X58_Y47_N23
\datapath|reg28[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[24]~76_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg28\(24));

-- Location: LCCOMB_X58_Y47_N22
\datapath|Mux39~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux39~5_combout\ = (\datapath|Mux39~4_combout\ & (((\datapath|reg28\(24))) # (!\datapath|inst\(18)))) # (!\datapath|Mux39~4_combout\ & (\datapath|inst\(18) & ((\datapath|reg20\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux39~4_combout\,
	datab => \datapath|inst\(18),
	datac => \datapath|reg28\(24),
	datad => \datapath|reg20\(24),
	combout => \datapath|Mux39~5_combout\);

-- Location: LCCOMB_X49_Y47_N22
\datapath|Mux39~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux39~6_combout\ = (\datapath|inst\(17) & (((\datapath|inst\(16))))) # (!\datapath|inst\(17) & ((\datapath|inst\(16) & (\datapath|Mux39~3_combout\)) # (!\datapath|inst\(16) & ((\datapath|Mux39~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(17),
	datab => \datapath|Mux39~3_combout\,
	datac => \datapath|Mux39~5_combout\,
	datad => \datapath|inst\(16),
	combout => \datapath|Mux39~6_combout\);

-- Location: FF_X60_Y43_N29
\datapath|reg27[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[24]~76_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg27\(24));

-- Location: LCCOMB_X59_Y43_N6
\datapath|Mux39~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux39~7_combout\ = (\datapath|inst\(18) & ((\datapath|inst\(19)) # ((\datapath|reg23\(24))))) # (!\datapath|inst\(18) & (!\datapath|inst\(19) & (\datapath|reg19\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|inst\(19),
	datac => \datapath|reg19\(24),
	datad => \datapath|reg23\(24),
	combout => \datapath|Mux39~7_combout\);

-- Location: LCCOMB_X60_Y43_N28
\datapath|Mux39~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux39~8_combout\ = (\datapath|inst\(19) & ((\datapath|Mux39~7_combout\ & (\datapath|reg31\(24))) # (!\datapath|Mux39~7_combout\ & ((\datapath|reg27\(24)))))) # (!\datapath|inst\(19) & (((\datapath|Mux39~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg31\(24),
	datab => \datapath|inst\(19),
	datac => \datapath|reg27\(24),
	datad => \datapath|Mux39~7_combout\,
	combout => \datapath|Mux39~8_combout\);

-- Location: LCCOMB_X49_Y47_N8
\datapath|Mux39~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux39~9_combout\ = (\datapath|Mux39~6_combout\ & (((\datapath|Mux39~8_combout\) # (!\datapath|inst\(17))))) # (!\datapath|Mux39~6_combout\ & (\datapath|Mux39~1_combout\ & (\datapath|inst\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux39~6_combout\,
	datab => \datapath|Mux39~1_combout\,
	datac => \datapath|inst\(17),
	datad => \datapath|Mux39~8_combout\,
	combout => \datapath|Mux39~9_combout\);

-- Location: FF_X55_Y46_N17
\datapath|reg9[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[24]~76_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg9\(24));

-- Location: FF_X55_Y40_N25
\datapath|reg10[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[24]~76_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg10\(24));

-- Location: FF_X55_Y40_N19
\datapath|reg8[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[24]~76_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg8\(24));

-- Location: LCCOMB_X55_Y40_N18
\datapath|Mux39~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux39~10_combout\ = (\datapath|inst\(17) & ((\datapath|reg10\(24)) # ((\datapath|inst\(16))))) # (!\datapath|inst\(17) & (((\datapath|reg8\(24) & !\datapath|inst\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(17),
	datab => \datapath|reg10\(24),
	datac => \datapath|reg8\(24),
	datad => \datapath|inst\(16),
	combout => \datapath|Mux39~10_combout\);

-- Location: FF_X55_Y46_N19
\datapath|reg11[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[24]~76_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg11\(24));

-- Location: LCCOMB_X55_Y46_N18
\datapath|Mux39~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux39~11_combout\ = (\datapath|Mux39~10_combout\ & (((\datapath|reg11\(24)) # (!\datapath|inst\(16))))) # (!\datapath|Mux39~10_combout\ & (\datapath|reg9\(24) & ((\datapath|inst\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg9\(24),
	datab => \datapath|Mux39~10_combout\,
	datac => \datapath|reg11\(24),
	datad => \datapath|inst\(16),
	combout => \datapath|Mux39~11_combout\);

-- Location: LCCOMB_X50_Y40_N6
\datapath|Mux39~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux39~17_combout\ = (\datapath|inst\(17) & (\datapath|inst\(16))) # (!\datapath|inst\(17) & ((\datapath|inst\(16) & ((\datapath|reg13\(24)))) # (!\datapath|inst\(16) & (\datapath|reg12\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(17),
	datab => \datapath|inst\(16),
	datac => \datapath|reg12\(24),
	datad => \datapath|reg13\(24),
	combout => \datapath|Mux39~17_combout\);

-- Location: FF_X52_Y46_N1
\datapath|reg25[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[25]~79_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg25\(25));

-- Location: FF_X52_Y46_N11
\datapath|reg22[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[25]~79_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg22\(25));

-- Location: FF_X52_Y47_N1
\datapath|reg20[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[25]~79_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg20\(25));

-- Location: FF_X59_Y43_N9
\datapath|reg23[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[25]~79_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg23\(25));

-- Location: FF_X59_Y43_N19
\datapath|reg19[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[25]~79_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg19\(25));

-- Location: LCCOMB_X59_Y43_N18
\datapath|Mux38~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux38~9_combout\ = (\datapath|inst\(18) & ((\datapath|inst\(19)) # ((\datapath|reg23\(25))))) # (!\datapath|inst\(18) & (!\datapath|inst\(19) & (\datapath|reg19\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|inst\(19),
	datac => \datapath|reg19\(25),
	datad => \datapath|reg23\(25),
	combout => \datapath|Mux38~9_combout\);

-- Location: FF_X56_Y43_N13
\datapath|reg2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[25]~79_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg2\(25));

-- Location: FF_X56_Y43_N15
\datapath|reg3[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[25]~79_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg3\(25));

-- Location: FF_X57_Y47_N25
\datapath|reg1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[25]~79_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg1\(25));

-- Location: FF_X59_Y44_N27
\datapath|reg5[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[25]~79_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg5\(25));

-- Location: FF_X59_Y44_N29
\datapath|reg6[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[25]~79_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg6\(25));

-- Location: FF_X57_Y39_N21
\datapath|reg4[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[25]~79_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg4\(25));

-- Location: LCCOMB_X57_Y39_N20
\datapath|Mux38~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux38~12_combout\ = (\datapath|inst\(16) & (\datapath|inst\(17))) # (!\datapath|inst\(16) & ((\datapath|inst\(17) & ((\datapath|reg6\(25)))) # (!\datapath|inst\(17) & (\datapath|reg4\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg4\(25),
	datad => \datapath|reg6\(25),
	combout => \datapath|Mux38~12_combout\);

-- Location: FF_X57_Y47_N11
\datapath|reg7[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[25]~79_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg7\(25));

-- Location: LCCOMB_X57_Y47_N10
\datapath|Mux38~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux38~13_combout\ = (\datapath|inst\(16) & ((\datapath|Mux38~12_combout\ & ((\datapath|reg7\(25)))) # (!\datapath|Mux38~12_combout\ & (\datapath|reg5\(25))))) # (!\datapath|inst\(16) & (((\datapath|Mux38~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg5\(25),
	datab => \datapath|inst\(16),
	datac => \datapath|reg7\(25),
	datad => \datapath|Mux38~12_combout\,
	combout => \datapath|Mux38~13_combout\);

-- Location: LCCOMB_X57_Y47_N24
\datapath|Mux38~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux38~14_combout\ = (\datapath|Mux61~1_combout\ & ((\datapath|Mux61~2_combout\ & (\datapath|Mux38~13_combout\)) # (!\datapath|Mux61~2_combout\ & ((\datapath|reg1\(25)))))) # (!\datapath|Mux61~1_combout\ & (((\datapath|Mux61~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux38~13_combout\,
	datab => \datapath|Mux61~1_combout\,
	datac => \datapath|reg1\(25),
	datad => \datapath|Mux61~2_combout\,
	combout => \datapath|Mux38~14_combout\);

-- Location: LCCOMB_X56_Y43_N12
\datapath|Mux38~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux38~15_combout\ = (\datapath|Mux61~3_combout\ & ((\datapath|Mux38~14_combout\ & ((\datapath|reg3\(25)))) # (!\datapath|Mux38~14_combout\ & (\datapath|reg2\(25))))) # (!\datapath|Mux61~3_combout\ & (\datapath|Mux38~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~3_combout\,
	datab => \datapath|Mux38~14_combout\,
	datac => \datapath|reg2\(25),
	datad => \datapath|reg3\(25),
	combout => \datapath|Mux38~15_combout\);

-- Location: LCCOMB_X57_Y39_N6
\datapath|Mux38~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux38~17_combout\ = (\datapath|inst\(16) & (\datapath|inst\(17))) # (!\datapath|inst\(16) & ((\datapath|inst\(17) & ((\datapath|reg14\(25)))) # (!\datapath|inst\(17) & (\datapath|reg12\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg12\(25),
	datad => \datapath|reg14\(25),
	combout => \datapath|Mux38~17_combout\);

-- Location: FF_X53_Y41_N11
\datapath|reg15[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[25]~79_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg15\(25));

-- Location: LCCOMB_X53_Y41_N10
\datapath|Mux38~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux38~18_combout\ = (\datapath|Mux38~17_combout\ & (((\datapath|reg15\(25)) # (!\datapath|inst\(16))))) # (!\datapath|Mux38~17_combout\ & (\datapath|reg13\(25) & ((\datapath|inst\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg13\(25),
	datab => \datapath|Mux38~17_combout\,
	datac => \datapath|reg15\(25),
	datad => \datapath|inst\(16),
	combout => \datapath|Mux38~18_combout\);

-- Location: FF_X52_Y45_N17
\datapath|reg26[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[26]~82_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg26\(26));

-- Location: FF_X54_Y45_N11
\datapath|reg22[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[26]~82_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg22\(26));

-- Location: FF_X54_Y45_N13
\datapath|reg18[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[26]~82_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg18\(26));

-- Location: LCCOMB_X54_Y45_N12
\datapath|Mux37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux37~0_combout\ = (\datapath|inst\(18) & ((\datapath|reg22\(26)) # ((\datapath|inst\(19))))) # (!\datapath|inst\(18) & (((\datapath|reg18\(26) & !\datapath|inst\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg22\(26),
	datab => \datapath|inst\(18),
	datac => \datapath|reg18\(26),
	datad => \datapath|inst\(19),
	combout => \datapath|Mux37~0_combout\);

-- Location: FF_X52_Y45_N27
\datapath|reg30[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[26]~82_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg30\(26));

-- Location: LCCOMB_X52_Y45_N16
\datapath|Mux37~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux37~1_combout\ = (\datapath|Mux37~0_combout\ & (((\datapath|reg30\(26))) # (!\datapath|inst\(19)))) # (!\datapath|Mux37~0_combout\ & (\datapath|inst\(19) & (\datapath|reg26\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux37~0_combout\,
	datab => \datapath|inst\(19),
	datac => \datapath|reg26\(26),
	datad => \datapath|reg30\(26),
	combout => \datapath|Mux37~1_combout\);

-- Location: FF_X53_Y48_N21
\datapath|reg21[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[26]~82_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg21\(26));

-- Location: FF_X50_Y47_N5
\datapath|reg25[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regnxt[26]~82_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \datapath|reg_en\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg25\(26));

-- Location: FF_X50_Y47_N23
\datapath|reg17[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[26]~82_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg17\(26));

-- Location: LCCOMB_X50_Y47_N22
\datapath|Mux37~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux37~2_combout\ = (\datapath|inst\(19) & ((\datapath|reg25\(26)) # ((\datapath|inst\(18))))) # (!\datapath|inst\(19) & (((\datapath|reg17\(26) & !\datapath|inst\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg25\(26),
	datab => \datapath|inst\(19),
	datac => \datapath|reg17\(26),
	datad => \datapath|inst\(18),
	combout => \datapath|Mux37~2_combout\);

-- Location: FF_X53_Y48_N31
\datapath|reg29[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[26]~82_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg29\(26));

-- Location: LCCOMB_X53_Y48_N30
\datapath|Mux37~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux37~3_combout\ = (\datapath|Mux37~2_combout\ & (((\datapath|reg29\(26))) # (!\datapath|inst\(18)))) # (!\datapath|Mux37~2_combout\ & (\datapath|inst\(18) & ((\datapath|reg21\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux37~2_combout\,
	datab => \datapath|inst\(18),
	datac => \datapath|reg29\(26),
	datad => \datapath|reg21\(26),
	combout => \datapath|Mux37~3_combout\);

-- Location: FF_X60_Y47_N29
\datapath|reg24[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[26]~82_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg24\(26));

-- Location: FF_X60_Y47_N31
\datapath|reg16[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[26]~82_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg16\(26));

-- Location: LCCOMB_X60_Y47_N30
\datapath|Mux37~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux37~4_combout\ = (\datapath|inst\(18) & (\datapath|inst\(19))) # (!\datapath|inst\(18) & ((\datapath|inst\(19) & ((\datapath|reg24\(26)))) # (!\datapath|inst\(19) & (\datapath|reg16\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|inst\(19),
	datac => \datapath|reg16\(26),
	datad => \datapath|reg24\(26),
	combout => \datapath|Mux37~4_combout\);

-- Location: FF_X59_Y46_N11
\datapath|reg31[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[26]~82_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg31\(26));

-- Location: FF_X56_Y46_N23
\datapath|reg8[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[26]~82_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg8\(26));

-- Location: LCCOMB_X56_Y46_N22
\datapath|Mux37~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux37~10_combout\ = (\datapath|inst\(16) & (\datapath|inst\(17))) # (!\datapath|inst\(16) & ((\datapath|inst\(17) & ((\datapath|reg10\(26)))) # (!\datapath|inst\(17) & (\datapath|reg8\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg8\(26),
	datad => \datapath|reg10\(26),
	combout => \datapath|Mux37~10_combout\);

-- Location: LCCOMB_X55_Y46_N30
\datapath|Mux37~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux37~11_combout\ = (\datapath|Mux37~10_combout\ & (((\datapath|reg11\(26)) # (!\datapath|inst\(16))))) # (!\datapath|Mux37~10_combout\ & (\datapath|reg9\(26) & ((\datapath|inst\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg9\(26),
	datab => \datapath|Mux37~10_combout\,
	datac => \datapath|reg11\(26),
	datad => \datapath|inst\(16),
	combout => \datapath|Mux37~11_combout\);

-- Location: FF_X57_Y47_N13
\datapath|reg1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[26]~82_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg1\(26));

-- Location: FF_X58_Y41_N5
\datapath|reg6[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[26]~82_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg6\(26));

-- Location: FF_X58_Y43_N11
\datapath|reg5[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[26]~82_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg5\(26));

-- Location: FF_X58_Y43_N21
\datapath|reg4[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[26]~82_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg4\(26));

-- Location: LCCOMB_X58_Y43_N20
\datapath|Mux37~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux37~12_combout\ = (\datapath|inst\(17) & (((\datapath|inst\(16))))) # (!\datapath|inst\(17) & ((\datapath|inst\(16) & (\datapath|reg5\(26))) # (!\datapath|inst\(16) & ((\datapath|reg4\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg5\(26),
	datab => \datapath|inst\(17),
	datac => \datapath|reg4\(26),
	datad => \datapath|inst\(16),
	combout => \datapath|Mux37~12_combout\);

-- Location: FF_X57_Y47_N15
\datapath|reg7[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[26]~82_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg7\(26));

-- Location: LCCOMB_X57_Y47_N14
\datapath|Mux37~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux37~13_combout\ = (\datapath|Mux37~12_combout\ & (((\datapath|reg7\(26)) # (!\datapath|inst\(17))))) # (!\datapath|Mux37~12_combout\ & (\datapath|reg6\(26) & ((\datapath|inst\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux37~12_combout\,
	datab => \datapath|reg6\(26),
	datac => \datapath|reg7\(26),
	datad => \datapath|inst\(17),
	combout => \datapath|Mux37~13_combout\);

-- Location: LCCOMB_X57_Y47_N12
\datapath|Mux37~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux37~14_combout\ = (\datapath|Mux61~2_combout\ & ((\datapath|Mux37~13_combout\) # ((!\datapath|Mux61~1_combout\)))) # (!\datapath|Mux61~2_combout\ & (((\datapath|reg1\(26) & \datapath|Mux61~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~2_combout\,
	datab => \datapath|Mux37~13_combout\,
	datac => \datapath|reg1\(26),
	datad => \datapath|Mux61~1_combout\,
	combout => \datapath|Mux37~14_combout\);

-- Location: LCCOMB_X56_Y43_N24
\datapath|Mux37~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux37~15_combout\ = (\datapath|Mux61~3_combout\ & ((\datapath|Mux37~14_combout\ & ((\datapath|reg3\(26)))) # (!\datapath|Mux37~14_combout\ & (\datapath|reg2\(26))))) # (!\datapath|Mux61~3_combout\ & (\datapath|Mux37~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~3_combout\,
	datab => \datapath|Mux37~14_combout\,
	datac => \datapath|reg2\(26),
	datad => \datapath|reg3\(26),
	combout => \datapath|Mux37~15_combout\);

-- Location: LCCOMB_X52_Y41_N6
\datapath|Mux37~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux37~16_combout\ = (\datapath|Mux61~4_combout\ & ((\datapath|Mux37~11_combout\) # ((\datapath|Mux61~0_combout\)))) # (!\datapath|Mux61~4_combout\ & (((!\datapath|Mux61~0_combout\ & \datapath|Mux37~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux37~11_combout\,
	datab => \datapath|Mux61~4_combout\,
	datac => \datapath|Mux61~0_combout\,
	datad => \datapath|Mux37~15_combout\,
	combout => \datapath|Mux37~16_combout\);

-- Location: FF_X50_Y40_N25
\datapath|reg13[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[26]~82_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg13\(26));

-- Location: FF_X50_Y40_N11
\datapath|reg12[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[26]~82_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg12\(26));

-- Location: LCCOMB_X50_Y40_N10
\datapath|Mux37~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux37~17_combout\ = (\datapath|inst\(17) & (\datapath|inst\(16))) # (!\datapath|inst\(17) & ((\datapath|inst\(16) & ((\datapath|reg13\(26)))) # (!\datapath|inst\(16) & (\datapath|reg12\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(17),
	datab => \datapath|inst\(16),
	datac => \datapath|reg12\(26),
	datad => \datapath|reg13\(26),
	combout => \datapath|Mux37~17_combout\);

-- Location: LCCOMB_X53_Y46_N24
\datapath|Mux36~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux36~2_combout\ = (\datapath|inst\(19) & ((\datapath|reg25\(27)) # ((\datapath|inst\(18))))) # (!\datapath|inst\(19) & (((\datapath|reg17\(27) & !\datapath|inst\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|reg25\(27),
	datac => \datapath|reg17\(27),
	datad => \datapath|inst\(18),
	combout => \datapath|Mux36~2_combout\);

-- Location: LCCOMB_X53_Y44_N2
\datapath|Mux36~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux36~3_combout\ = (\datapath|Mux36~2_combout\ & (((\datapath|reg29\(27)) # (!\datapath|inst\(18))))) # (!\datapath|Mux36~2_combout\ & (\datapath|reg21\(27) & ((\datapath|inst\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux36~2_combout\,
	datab => \datapath|reg21\(27),
	datac => \datapath|reg29\(27),
	datad => \datapath|inst\(18),
	combout => \datapath|Mux36~3_combout\);

-- Location: FF_X52_Y45_N29
\datapath|reg26[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[27]~85_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg26\(27));

-- Location: FF_X52_Y46_N15
\datapath|reg22[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[27]~85_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg22\(27));

-- Location: FF_X53_Y46_N11
\datapath|reg18[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[27]~85_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg18\(27));

-- Location: LCCOMB_X53_Y46_N10
\datapath|Mux36~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux36~4_combout\ = (\datapath|inst\(19) & (((\datapath|inst\(18))))) # (!\datapath|inst\(19) & ((\datapath|inst\(18) & (\datapath|reg22\(27))) # (!\datapath|inst\(18) & ((\datapath|reg18\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg22\(27),
	datab => \datapath|inst\(19),
	datac => \datapath|reg18\(27),
	datad => \datapath|inst\(18),
	combout => \datapath|Mux36~4_combout\);

-- Location: FF_X52_Y45_N7
\datapath|reg30[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[27]~85_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg30\(27));

-- Location: LCCOMB_X52_Y45_N6
\datapath|Mux36~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux36~5_combout\ = (\datapath|Mux36~4_combout\ & (((\datapath|reg30\(27))) # (!\datapath|inst\(19)))) # (!\datapath|Mux36~4_combout\ & (\datapath|inst\(19) & ((\datapath|reg26\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux36~4_combout\,
	datab => \datapath|inst\(19),
	datac => \datapath|reg30\(27),
	datad => \datapath|reg26\(27),
	combout => \datapath|Mux36~5_combout\);

-- Location: FF_X60_Y47_N11
\datapath|reg16[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[27]~85_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg16\(27));

-- Location: LCCOMB_X60_Y47_N10
\datapath|Mux36~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux36~6_combout\ = (\datapath|inst\(18) & (\datapath|inst\(19))) # (!\datapath|inst\(18) & ((\datapath|inst\(19) & ((\datapath|reg24\(27)))) # (!\datapath|inst\(19) & (\datapath|reg16\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|inst\(19),
	datac => \datapath|reg16\(27),
	datad => \datapath|reg24\(27),
	combout => \datapath|Mux36~6_combout\);

-- Location: FF_X52_Y47_N27
\datapath|reg28[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[27]~85_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg28\(27));

-- Location: LCCOMB_X52_Y47_N26
\datapath|Mux36~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux36~7_combout\ = (\datapath|Mux36~6_combout\ & (((\datapath|reg28\(27))) # (!\datapath|inst\(18)))) # (!\datapath|Mux36~6_combout\ & (\datapath|inst\(18) & ((\datapath|reg20\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux36~6_combout\,
	datab => \datapath|inst\(18),
	datac => \datapath|reg28\(27),
	datad => \datapath|reg20\(27),
	combout => \datapath|Mux36~7_combout\);

-- Location: LCCOMB_X52_Y41_N16
\datapath|Mux36~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux36~8_combout\ = (\datapath|inst\(17) & ((\datapath|Mux36~5_combout\) # ((\datapath|inst\(16))))) # (!\datapath|inst\(17) & (((\datapath|Mux36~7_combout\ & !\datapath|inst\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux36~5_combout\,
	datab => \datapath|Mux36~7_combout\,
	datac => \datapath|inst\(17),
	datad => \datapath|inst\(16),
	combout => \datapath|Mux36~8_combout\);

-- Location: FF_X60_Y43_N21
\datapath|reg27[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[27]~85_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg27\(27));

-- Location: FF_X59_Y43_N29
\datapath|reg23[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[27]~85_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg23\(27));

-- Location: FF_X59_Y43_N23
\datapath|reg19[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[27]~85_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg19\(27));

-- Location: LCCOMB_X59_Y43_N22
\datapath|Mux36~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux36~9_combout\ = (\datapath|inst\(18) & ((\datapath|inst\(19)) # ((\datapath|reg23\(27))))) # (!\datapath|inst\(18) & (!\datapath|inst\(19) & (\datapath|reg19\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|inst\(19),
	datac => \datapath|reg19\(27),
	datad => \datapath|reg23\(27),
	combout => \datapath|Mux36~9_combout\);

-- Location: FF_X60_Y43_N23
\datapath|reg31[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[27]~85_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg31\(27));

-- Location: LCCOMB_X60_Y43_N22
\datapath|Mux36~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux36~10_combout\ = (\datapath|inst\(19) & ((\datapath|Mux36~9_combout\ & (\datapath|reg31\(27))) # (!\datapath|Mux36~9_combout\ & ((\datapath|reg27\(27)))))) # (!\datapath|inst\(19) & (\datapath|Mux36~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|Mux36~9_combout\,
	datac => \datapath|reg31\(27),
	datad => \datapath|reg27\(27),
	combout => \datapath|Mux36~10_combout\);

-- Location: LCCOMB_X52_Y41_N2
\datapath|Mux36~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux36~11_combout\ = (\datapath|Mux36~8_combout\ & ((\datapath|Mux36~10_combout\) # ((!\datapath|inst\(16))))) # (!\datapath|Mux36~8_combout\ & (((\datapath|Mux36~3_combout\ & \datapath|inst\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux36~10_combout\,
	datab => \datapath|Mux36~8_combout\,
	datac => \datapath|Mux36~3_combout\,
	datad => \datapath|inst\(16),
	combout => \datapath|Mux36~11_combout\);

-- Location: FF_X58_Y40_N17
\datapath|reg2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[27]~85_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg2\(27));

-- Location: FF_X57_Y40_N1
\datapath|reg3[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[27]~85_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg3\(27));

-- Location: FF_X58_Y44_N19
\datapath|reg1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[27]~85_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg1\(27));

-- Location: FF_X59_Y44_N15
\datapath|reg5[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[27]~85_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg5\(27));

-- Location: FF_X59_Y44_N1
\datapath|reg6[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[27]~85_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg6\(27));

-- Location: FF_X57_Y39_N1
\datapath|reg4[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[27]~85_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg4\(27));

-- Location: LCCOMB_X57_Y39_N0
\datapath|Mux36~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux36~12_combout\ = (\datapath|inst\(17) & ((\datapath|reg6\(27)) # ((\datapath|inst\(16))))) # (!\datapath|inst\(17) & (((\datapath|reg4\(27) & !\datapath|inst\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg6\(27),
	datab => \datapath|inst\(17),
	datac => \datapath|reg4\(27),
	datad => \datapath|inst\(16),
	combout => \datapath|Mux36~12_combout\);

-- Location: FF_X58_Y44_N13
\datapath|reg7[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[27]~85_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg7\(27));

-- Location: LCCOMB_X58_Y44_N12
\datapath|Mux36~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux36~13_combout\ = (\datapath|Mux36~12_combout\ & (((\datapath|reg7\(27)) # (!\datapath|inst\(16))))) # (!\datapath|Mux36~12_combout\ & (\datapath|reg5\(27) & ((\datapath|inst\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux36~12_combout\,
	datab => \datapath|reg5\(27),
	datac => \datapath|reg7\(27),
	datad => \datapath|inst\(16),
	combout => \datapath|Mux36~13_combout\);

-- Location: LCCOMB_X58_Y44_N18
\datapath|Mux36~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux36~14_combout\ = (\datapath|Mux61~1_combout\ & ((\datapath|Mux61~2_combout\ & ((\datapath|Mux36~13_combout\))) # (!\datapath|Mux61~2_combout\ & (\datapath|reg1\(27))))) # (!\datapath|Mux61~1_combout\ & (\datapath|Mux61~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~1_combout\,
	datab => \datapath|Mux61~2_combout\,
	datac => \datapath|reg1\(27),
	datad => \datapath|Mux36~13_combout\,
	combout => \datapath|Mux36~14_combout\);

-- Location: LCCOMB_X58_Y40_N16
\datapath|Mux36~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux36~15_combout\ = (\datapath|Mux61~3_combout\ & ((\datapath|Mux36~14_combout\ & (\datapath|reg3\(27))) # (!\datapath|Mux36~14_combout\ & ((\datapath|reg2\(27)))))) # (!\datapath|Mux61~3_combout\ & (((\datapath|Mux36~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg3\(27),
	datab => \datapath|Mux61~3_combout\,
	datac => \datapath|reg2\(27),
	datad => \datapath|Mux36~14_combout\,
	combout => \datapath|Mux36~15_combout\);

-- Location: LCCOMB_X52_Y41_N12
\datapath|Mux36~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux36~16_combout\ = (\datapath|Mux61~4_combout\ & (((\datapath|Mux61~0_combout\)))) # (!\datapath|Mux61~4_combout\ & ((\datapath|Mux61~0_combout\ & ((\datapath|Mux36~11_combout\))) # (!\datapath|Mux61~0_combout\ & 
-- (\datapath|Mux36~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux36~15_combout\,
	datab => \datapath|Mux61~4_combout\,
	datac => \datapath|Mux61~0_combout\,
	datad => \datapath|Mux36~11_combout\,
	combout => \datapath|Mux36~16_combout\);

-- Location: FF_X53_Y41_N23
\datapath|reg15[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regnxt[27]~85_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \datapath|reg_en\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg15\(27));

-- Location: FF_X54_Y48_N31
\datapath|reg18[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[28]~88_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg18\(28));

-- Location: LCCOMB_X54_Y48_N30
\datapath|Mux35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux35~0_combout\ = (\datapath|inst\(19) & (\datapath|inst\(18))) # (!\datapath|inst\(19) & ((\datapath|inst\(18) & ((\datapath|reg22\(28)))) # (!\datapath|inst\(18) & (\datapath|reg18\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|inst\(18),
	datac => \datapath|reg18\(28),
	datad => \datapath|reg22\(28),
	combout => \datapath|Mux35~0_combout\);

-- Location: FF_X52_Y48_N25
\datapath|reg25[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[28]~88_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg25\(28));

-- Location: FF_X52_Y48_N19
\datapath|reg17[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[28]~88_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg17\(28));

-- Location: LCCOMB_X52_Y48_N18
\datapath|Mux35~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux35~2_combout\ = (\datapath|inst\(18) & (((\datapath|inst\(19))))) # (!\datapath|inst\(18) & ((\datapath|inst\(19) & (\datapath|reg25\(28))) # (!\datapath|inst\(19) & ((\datapath|reg17\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|reg25\(28),
	datac => \datapath|reg17\(28),
	datad => \datapath|inst\(19),
	combout => \datapath|Mux35~2_combout\);

-- Location: LCCOMB_X50_Y46_N18
\datapath|Mux35~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux35~3_combout\ = (\datapath|inst\(18) & ((\datapath|Mux35~2_combout\ & (\datapath|reg29\(28))) # (!\datapath|Mux35~2_combout\ & ((\datapath|reg21\(28)))))) # (!\datapath|inst\(18) & (\datapath|Mux35~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|Mux35~2_combout\,
	datac => \datapath|reg29\(28),
	datad => \datapath|reg21\(28),
	combout => \datapath|Mux35~3_combout\);

-- Location: FF_X56_Y48_N31
\datapath|reg31[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[28]~88_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg31\(28));

-- Location: FF_X54_Y46_N7
\datapath|reg8[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[28]~88_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg8\(28));

-- Location: LCCOMB_X54_Y46_N6
\datapath|Mux35~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux35~10_combout\ = (\datapath|inst\(16) & (\datapath|inst\(17))) # (!\datapath|inst\(16) & ((\datapath|inst\(17) & ((\datapath|reg10\(28)))) # (!\datapath|inst\(17) & (\datapath|reg8\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg8\(28),
	datad => \datapath|reg10\(28),
	combout => \datapath|Mux35~10_combout\);

-- Location: FF_X54_Y42_N23
\datapath|reg11[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[28]~88_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg11\(28));

-- Location: LCCOMB_X54_Y42_N22
\datapath|Mux35~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux35~11_combout\ = (\datapath|Mux35~10_combout\ & (((\datapath|reg11\(28))) # (!\datapath|inst\(16)))) # (!\datapath|Mux35~10_combout\ & (\datapath|inst\(16) & ((\datapath|reg9\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux35~10_combout\,
	datab => \datapath|inst\(16),
	datac => \datapath|reg11\(28),
	datad => \datapath|reg9\(28),
	combout => \datapath|Mux35~11_combout\);

-- Location: FF_X57_Y44_N15
\datapath|reg2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[28]~88_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg2\(28));

-- Location: FF_X57_Y44_N25
\datapath|reg3[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[28]~88_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg3\(28));

-- Location: FF_X57_Y42_N11
\datapath|reg1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[28]~88_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg1\(28));

-- Location: FF_X58_Y42_N29
\datapath|reg6[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[28]~88_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg6\(28));

-- Location: FF_X60_Y41_N21
\datapath|reg5[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[28]~88_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg5\(28));

-- Location: FF_X60_Y41_N23
\datapath|reg4[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[28]~88_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg4\(28));

-- Location: LCCOMB_X60_Y41_N22
\datapath|Mux35~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux35~12_combout\ = (\datapath|inst\(16) & ((\datapath|inst\(17)) # ((\datapath|reg5\(28))))) # (!\datapath|inst\(16) & (!\datapath|inst\(17) & (\datapath|reg4\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg4\(28),
	datad => \datapath|reg5\(28),
	combout => \datapath|Mux35~12_combout\);

-- Location: FF_X58_Y42_N23
\datapath|reg7[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regnxt[28]~88_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \datapath|reg_en\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg7\(28));

-- Location: LCCOMB_X58_Y42_N28
\datapath|Mux35~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux35~13_combout\ = (\datapath|inst\(17) & ((\datapath|Mux35~12_combout\ & ((\datapath|reg7\(28)))) # (!\datapath|Mux35~12_combout\ & (\datapath|reg6\(28))))) # (!\datapath|inst\(17) & (\datapath|Mux35~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(17),
	datab => \datapath|Mux35~12_combout\,
	datac => \datapath|reg6\(28),
	datad => \datapath|reg7\(28),
	combout => \datapath|Mux35~13_combout\);

-- Location: LCCOMB_X57_Y42_N10
\datapath|Mux35~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux35~14_combout\ = (\datapath|Mux61~1_combout\ & ((\datapath|Mux61~2_combout\ & ((\datapath|Mux35~13_combout\))) # (!\datapath|Mux61~2_combout\ & (\datapath|reg1\(28))))) # (!\datapath|Mux61~1_combout\ & (\datapath|Mux61~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~1_combout\,
	datab => \datapath|Mux61~2_combout\,
	datac => \datapath|reg1\(28),
	datad => \datapath|Mux35~13_combout\,
	combout => \datapath|Mux35~14_combout\);

-- Location: LCCOMB_X57_Y44_N14
\datapath|Mux35~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux35~15_combout\ = (\datapath|Mux35~14_combout\ & (((\datapath|reg3\(28))) # (!\datapath|Mux61~3_combout\))) # (!\datapath|Mux35~14_combout\ & (\datapath|Mux61~3_combout\ & (\datapath|reg2\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux35~14_combout\,
	datab => \datapath|Mux61~3_combout\,
	datac => \datapath|reg2\(28),
	datad => \datapath|reg3\(28),
	combout => \datapath|Mux35~15_combout\);

-- Location: LCCOMB_X50_Y41_N30
\datapath|Mux35~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux35~16_combout\ = (\datapath|Mux61~4_combout\ & ((\datapath|Mux61~0_combout\) # ((\datapath|Mux35~11_combout\)))) # (!\datapath|Mux61~4_combout\ & (!\datapath|Mux61~0_combout\ & ((\datapath|Mux35~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~4_combout\,
	datab => \datapath|Mux61~0_combout\,
	datac => \datapath|Mux35~11_combout\,
	datad => \datapath|Mux35~15_combout\,
	combout => \datapath|Mux35~16_combout\);

-- Location: FF_X52_Y46_N25
\datapath|reg25[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[29]~91_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg25\(29));

-- Location: FF_X53_Y46_N5
\datapath|reg17[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[29]~91_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg17\(29));

-- Location: LCCOMB_X53_Y46_N4
\datapath|Mux34~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux34~2_combout\ = (\datapath|inst\(19) & ((\datapath|inst\(18)) # ((\datapath|reg25\(29))))) # (!\datapath|inst\(19) & (!\datapath|inst\(18) & (\datapath|reg17\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|inst\(18),
	datac => \datapath|reg17\(29),
	datad => \datapath|reg25\(29),
	combout => \datapath|Mux34~2_combout\);

-- Location: LCCOMB_X53_Y44_N14
\datapath|Mux34~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux34~3_combout\ = (\datapath|Mux34~2_combout\ & (((\datapath|reg29\(29)) # (!\datapath|inst\(18))))) # (!\datapath|Mux34~2_combout\ & (\datapath|reg21\(29) & ((\datapath|inst\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux34~2_combout\,
	datab => \datapath|reg21\(29),
	datac => \datapath|reg29\(29),
	datad => \datapath|inst\(18),
	combout => \datapath|Mux34~3_combout\);

-- Location: FF_X50_Y44_N13
\datapath|reg26[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[29]~91_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg26\(29));

-- Location: FF_X52_Y46_N3
\datapath|reg22[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[29]~91_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg22\(29));

-- Location: FF_X52_Y47_N21
\datapath|reg20[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[29]~91_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg20\(29));

-- Location: FF_X60_Y47_N5
\datapath|reg24[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[29]~91_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg24\(29));

-- Location: FF_X60_Y47_N15
\datapath|reg16[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[29]~91_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg16\(29));

-- Location: LCCOMB_X60_Y47_N14
\datapath|Mux34~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux34~6_combout\ = (\datapath|inst\(18) & (((\datapath|inst\(19))))) # (!\datapath|inst\(18) & ((\datapath|inst\(19) & (\datapath|reg24\(29))) # (!\datapath|inst\(19) & ((\datapath|reg16\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|reg24\(29),
	datac => \datapath|reg16\(29),
	datad => \datapath|inst\(19),
	combout => \datapath|Mux34~6_combout\);

-- Location: FF_X52_Y47_N15
\datapath|reg28[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[29]~91_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg28\(29));

-- Location: LCCOMB_X52_Y47_N14
\datapath|Mux34~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux34~7_combout\ = (\datapath|Mux34~6_combout\ & (((\datapath|reg28\(29))) # (!\datapath|inst\(18)))) # (!\datapath|Mux34~6_combout\ & (\datapath|inst\(18) & ((\datapath|reg20\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux34~6_combout\,
	datab => \datapath|inst\(18),
	datac => \datapath|reg28\(29),
	datad => \datapath|reg20\(29),
	combout => \datapath|Mux34~7_combout\);

-- Location: LCCOMB_X59_Y43_N10
\datapath|Mux34~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux34~9_combout\ = (\datapath|inst\(18) & ((\datapath|inst\(19)) # ((\datapath|reg23\(29))))) # (!\datapath|inst\(18) & (!\datapath|inst\(19) & (\datapath|reg19\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|inst\(19),
	datac => \datapath|reg19\(29),
	datad => \datapath|reg23\(29),
	combout => \datapath|Mux34~9_combout\);

-- Location: LCCOMB_X58_Y43_N6
\datapath|Mux34~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux34~12_combout\ = (\datapath|inst\(17) & ((\datapath|reg6\(29)) # ((\datapath|inst\(16))))) # (!\datapath|inst\(17) & (((\datapath|reg4\(29) & !\datapath|inst\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg6\(29),
	datab => \datapath|inst\(17),
	datac => \datapath|reg4\(29),
	datad => \datapath|inst\(16),
	combout => \datapath|Mux34~12_combout\);

-- Location: LCCOMB_X50_Y40_N4
\datapath|Mux34~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux34~17_combout\ = (\datapath|inst\(17) & ((\datapath|reg14\(29)) # ((\datapath|inst\(16))))) # (!\datapath|inst\(17) & (((\datapath|reg12\(29) & !\datapath|inst\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(17),
	datab => \datapath|reg14\(29),
	datac => \datapath|reg12\(29),
	datad => \datapath|inst\(16),
	combout => \datapath|Mux34~17_combout\);

-- Location: LCCOMB_X49_Y46_N18
\datapath|Mux33~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux33~2_combout\ = (\datapath|inst\(18) & (\datapath|inst\(19))) # (!\datapath|inst\(18) & ((\datapath|inst\(19) & ((\datapath|reg25\(30)))) # (!\datapath|inst\(19) & (\datapath|reg17\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|inst\(19),
	datac => \datapath|reg17\(30),
	datad => \datapath|reg25\(30),
	combout => \datapath|Mux33~2_combout\);

-- Location: FF_X58_Y48_N31
\datapath|reg24[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[30]~94_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg24\(30));

-- Location: FF_X59_Y48_N1
\datapath|reg16[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[30]~94_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg16\(30));

-- Location: LCCOMB_X59_Y48_N0
\datapath|Mux33~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux33~4_combout\ = (\datapath|inst\(18) & (\datapath|inst\(19))) # (!\datapath|inst\(18) & ((\datapath|inst\(19) & ((\datapath|reg24\(30)))) # (!\datapath|inst\(19) & (\datapath|reg16\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|inst\(19),
	datac => \datapath|reg16\(30),
	datad => \datapath|reg24\(30),
	combout => \datapath|Mux33~4_combout\);

-- Location: FF_X59_Y42_N13
\datapath|reg27[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[30]~94_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg27\(30));

-- Location: FF_X60_Y42_N29
\datapath|reg23[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[30]~94_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg23\(30));

-- Location: FF_X60_Y42_N31
\datapath|reg19[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[30]~94_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg19\(30));

-- Location: LCCOMB_X60_Y42_N30
\datapath|Mux33~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux33~7_combout\ = (\datapath|inst\(19) & (((\datapath|inst\(18))))) # (!\datapath|inst\(19) & ((\datapath|inst\(18) & (\datapath|reg23\(30))) # (!\datapath|inst\(18) & ((\datapath|reg19\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|reg23\(30),
	datac => \datapath|reg19\(30),
	datad => \datapath|inst\(18),
	combout => \datapath|Mux33~7_combout\);

-- Location: FF_X59_Y42_N31
\datapath|reg31[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[30]~94_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg31\(30));

-- Location: LCCOMB_X59_Y42_N12
\datapath|Mux33~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux33~8_combout\ = (\datapath|Mux33~7_combout\ & ((\datapath|reg31\(30)) # ((!\datapath|inst\(19))))) # (!\datapath|Mux33~7_combout\ & (((\datapath|reg27\(30) & \datapath|inst\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg31\(30),
	datab => \datapath|Mux33~7_combout\,
	datac => \datapath|reg27\(30),
	datad => \datapath|inst\(19),
	combout => \datapath|Mux33~8_combout\);

-- Location: FF_X58_Y45_N31
\datapath|reg8[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[30]~94_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg8\(30));

-- Location: LCCOMB_X58_Y45_N30
\datapath|Mux33~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux33~10_combout\ = (\datapath|inst\(17) & ((\datapath|reg10\(30)) # ((\datapath|inst\(16))))) # (!\datapath|inst\(17) & (((\datapath|reg8\(30) & !\datapath|inst\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg10\(30),
	datab => \datapath|inst\(17),
	datac => \datapath|reg8\(30),
	datad => \datapath|inst\(16),
	combout => \datapath|Mux33~10_combout\);

-- Location: FF_X57_Y45_N15
\datapath|reg11[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[30]~94_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg11\(30));

-- Location: LCCOMB_X57_Y45_N14
\datapath|Mux33~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux33~11_combout\ = (\datapath|Mux33~10_combout\ & (((\datapath|reg11\(30)) # (!\datapath|inst\(16))))) # (!\datapath|Mux33~10_combout\ & (\datapath|reg9\(30) & ((\datapath|inst\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux33~10_combout\,
	datab => \datapath|reg9\(30),
	datac => \datapath|reg11\(30),
	datad => \datapath|inst\(16),
	combout => \datapath|Mux33~11_combout\);

-- Location: FF_X56_Y45_N23
\datapath|reg3[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[30]~94_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg3\(30));

-- Location: FF_X56_Y47_N11
\datapath|reg5[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[30]~94_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg5\(30));

-- Location: FF_X57_Y39_N29
\datapath|reg4[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[30]~94_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg4\(30));

-- Location: LCCOMB_X57_Y39_N28
\datapath|Mux33~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux33~12_combout\ = (\datapath|inst\(16) & ((\datapath|inst\(17)) # ((\datapath|reg5\(30))))) # (!\datapath|inst\(16) & (!\datapath|inst\(17) & (\datapath|reg4\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg4\(30),
	datad => \datapath|reg5\(30),
	combout => \datapath|Mux33~12_combout\);

-- Location: FF_X57_Y40_N15
\datapath|reg9[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[31]~97_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg9\(31));

-- Location: FF_X57_Y41_N19
\datapath|reg8[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[31]~97_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg8\(31));

-- Location: LCCOMB_X57_Y41_N18
\datapath|Mux32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux32~0_combout\ = (\datapath|inst\(16) & ((\datapath|inst\(17)) # ((\datapath|reg9\(31))))) # (!\datapath|inst\(16) & (!\datapath|inst\(17) & (\datapath|reg8\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg8\(31),
	datad => \datapath|reg9\(31),
	combout => \datapath|Mux32~0_combout\);

-- Location: LCCOMB_X56_Y40_N20
\datapath|Mux32~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux32~1_combout\ = (\datapath|inst\(17) & ((\datapath|Mux32~0_combout\ & ((\datapath|reg11\(31)))) # (!\datapath|Mux32~0_combout\ & (\datapath|reg10\(31))))) # (!\datapath|inst\(17) & (\datapath|Mux32~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(17),
	datab => \datapath|Mux32~0_combout\,
	datac => \datapath|reg10\(31),
	datad => \datapath|reg11\(31),
	combout => \datapath|Mux32~1_combout\);

-- Location: FF_X52_Y46_N5
\datapath|reg25[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[31]~97_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg25\(31));

-- Location: FF_X48_Y46_N25
\datapath|reg17[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[31]~97_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg17\(31));

-- Location: LCCOMB_X48_Y46_N24
\datapath|Mux32~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux32~2_combout\ = (\datapath|inst\(19) & ((\datapath|reg25\(31)) # ((\datapath|inst\(18))))) # (!\datapath|inst\(19) & (((\datapath|reg17\(31) & !\datapath|inst\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg25\(31),
	datab => \datapath|inst\(19),
	datac => \datapath|reg17\(31),
	datad => \datapath|inst\(18),
	combout => \datapath|Mux32~2_combout\);

-- Location: LCCOMB_X50_Y46_N14
\datapath|Mux32~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux32~3_combout\ = (\datapath|inst\(18) & ((\datapath|Mux32~2_combout\ & (\datapath|reg29\(31))) # (!\datapath|Mux32~2_combout\ & ((\datapath|reg21\(31)))))) # (!\datapath|inst\(18) & (\datapath|Mux32~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|Mux32~2_combout\,
	datac => \datapath|reg29\(31),
	datad => \datapath|reg21\(31),
	combout => \datapath|Mux32~3_combout\);

-- Location: FF_X52_Y46_N23
\datapath|reg22[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[31]~97_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg22\(31));

-- Location: FF_X49_Y47_N11
\datapath|reg18[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[31]~97_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg18\(31));

-- Location: LCCOMB_X49_Y47_N10
\datapath|Mux32~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux32~4_combout\ = (\datapath|inst\(19) & (((\datapath|inst\(18))))) # (!\datapath|inst\(19) & ((\datapath|inst\(18) & (\datapath|reg22\(31))) # (!\datapath|inst\(18) & ((\datapath|reg18\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg22\(31),
	datab => \datapath|inst\(19),
	datac => \datapath|reg18\(31),
	datad => \datapath|inst\(18),
	combout => \datapath|Mux32~4_combout\);

-- Location: FF_X49_Y47_N21
\datapath|reg24[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[31]~97_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg24\(31));

-- Location: FF_X48_Y46_N19
\datapath|reg16[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[31]~97_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg16\(31));

-- Location: LCCOMB_X48_Y46_N18
\datapath|Mux32~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux32~6_combout\ = (\datapath|inst\(18) & (((\datapath|inst\(19))))) # (!\datapath|inst\(18) & ((\datapath|inst\(19) & (\datapath|reg24\(31))) # (!\datapath|inst\(19) & ((\datapath|reg16\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|reg24\(31),
	datac => \datapath|reg16\(31),
	datad => \datapath|inst\(19),
	combout => \datapath|Mux32~6_combout\);

-- Location: FF_X58_Y44_N27
\datapath|reg1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[31]~97_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg1\(31));

-- Location: FF_X59_Y44_N31
\datapath|reg5[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[31]~97_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg5\(31));

-- Location: FF_X59_Y44_N17
\datapath|reg6[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[31]~97_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg6\(31));

-- Location: FF_X58_Y43_N1
\datapath|reg4[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[31]~97_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg4\(31));

-- Location: LCCOMB_X58_Y43_N0
\datapath|Mux32~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux32~12_combout\ = (\datapath|inst\(17) & ((\datapath|reg6\(31)) # ((\datapath|inst\(16))))) # (!\datapath|inst\(17) & (((\datapath|reg4\(31) & !\datapath|inst\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(17),
	datab => \datapath|reg6\(31),
	datac => \datapath|reg4\(31),
	datad => \datapath|inst\(16),
	combout => \datapath|Mux32~12_combout\);

-- Location: FF_X58_Y44_N21
\datapath|reg7[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[31]~97_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg7\(31));

-- Location: LCCOMB_X58_Y44_N20
\datapath|Mux32~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux32~13_combout\ = (\datapath|inst\(16) & ((\datapath|Mux32~12_combout\ & ((\datapath|reg7\(31)))) # (!\datapath|Mux32~12_combout\ & (\datapath|reg5\(31))))) # (!\datapath|inst\(16) & (((\datapath|Mux32~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg5\(31),
	datab => \datapath|inst\(16),
	datac => \datapath|reg7\(31),
	datad => \datapath|Mux32~12_combout\,
	combout => \datapath|Mux32~13_combout\);

-- Location: LCCOMB_X58_Y44_N26
\datapath|Mux32~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux32~14_combout\ = (\datapath|Mux61~1_combout\ & ((\datapath|Mux61~2_combout\ & ((\datapath|Mux32~13_combout\))) # (!\datapath|Mux61~2_combout\ & (\datapath|reg1\(31))))) # (!\datapath|Mux61~1_combout\ & (\datapath|Mux61~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~1_combout\,
	datab => \datapath|Mux61~2_combout\,
	datac => \datapath|reg1\(31),
	datad => \datapath|Mux32~13_combout\,
	combout => \datapath|Mux32~14_combout\);

-- Location: LCCOMB_X46_Y47_N6
\datapath|Selector63~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector63~0_combout\ = (\controller|alu_r_sel_o~q\ & (\controller|ctrl_data_o\(0))) # (!\controller|alu_r_sel_o~q\ & ((\datapath|Mux63~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller|ctrl_data_o\(0),
	datac => \controller|alu_r_sel_o~q\,
	datad => \datapath|Mux63~25_combout\,
	combout => \datapath|Selector63~0_combout\);

-- Location: LCCOMB_X50_Y47_N24
\datapath|Mux31~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux31~2_combout\ = (\datapath|inst\(24) & (((\datapath|reg25\(0)) # (\datapath|inst\(23))))) # (!\datapath|inst\(24) & (\datapath|reg17\(0) & ((!\datapath|inst\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg17\(0),
	datab => \datapath|inst\(24),
	datac => \datapath|reg25\(0),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux31~2_combout\);

-- Location: LCCOMB_X60_Y42_N24
\datapath|Mux31~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux31~7_combout\ = (\datapath|inst\(24) & (((\datapath|inst\(23))))) # (!\datapath|inst\(24) & ((\datapath|inst\(23) & ((\datapath|reg23\(0)))) # (!\datapath|inst\(23) & (\datapath|reg19\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg19\(0),
	datab => \datapath|inst\(24),
	datac => \datapath|reg23\(0),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux31~7_combout\);

-- Location: LCCOMB_X59_Y42_N18
\datapath|Mux31~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux31~8_combout\ = (\datapath|inst\(24) & ((\datapath|Mux31~7_combout\ & ((\datapath|reg31\(0)))) # (!\datapath|Mux31~7_combout\ & (\datapath|reg27\(0))))) # (!\datapath|inst\(24) & (((\datapath|Mux31~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|reg27\(0),
	datac => \datapath|reg31\(0),
	datad => \datapath|Mux31~7_combout\,
	combout => \datapath|Mux31~8_combout\);

-- Location: LCCOMB_X58_Y45_N16
\datapath|Mux31~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux31~10_combout\ = (\datapath|inst\(21) & (\datapath|inst\(22))) # (!\datapath|inst\(21) & ((\datapath|inst\(22) & (\datapath|reg10\(0))) # (!\datapath|inst\(22) & ((\datapath|reg8\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|inst\(22),
	datac => \datapath|reg10\(0),
	datad => \datapath|reg8\(0),
	combout => \datapath|Mux31~10_combout\);

-- Location: LCCOMB_X57_Y45_N24
\datapath|Mux31~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux31~11_combout\ = (\datapath|inst\(21) & ((\datapath|Mux31~10_combout\ & (\datapath|reg11\(0))) # (!\datapath|Mux31~10_combout\ & ((\datapath|reg9\(0)))))) # (!\datapath|inst\(21) & (((\datapath|Mux31~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg11\(0),
	datab => \datapath|inst\(21),
	datac => \datapath|reg9\(0),
	datad => \datapath|Mux31~10_combout\,
	combout => \datapath|Mux31~11_combout\);

-- Location: LCCOMB_X58_Y46_N10
\datapath|Mux31~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux31~12_combout\ = (\datapath|inst\(21) & ((\datapath|inst\(22)) # ((\datapath|reg5\(0))))) # (!\datapath|inst\(21) & (!\datapath|inst\(22) & (\datapath|reg4\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|inst\(22),
	datac => \datapath|reg4\(0),
	datad => \datapath|reg5\(0),
	combout => \datapath|Mux31~12_combout\);

-- Location: LCCOMB_X58_Y42_N18
\datapath|Mux31~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux31~13_combout\ = (\datapath|inst\(22) & ((\datapath|Mux31~12_combout\ & (\datapath|reg7\(0))) # (!\datapath|Mux31~12_combout\ & ((\datapath|reg6\(0)))))) # (!\datapath|inst\(22) & (\datapath|Mux31~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(22),
	datab => \datapath|Mux31~12_combout\,
	datac => \datapath|reg7\(0),
	datad => \datapath|reg6\(0),
	combout => \datapath|Mux31~13_combout\);

-- Location: LCCOMB_X59_Y41_N8
\datapath|Mux31~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux31~14_combout\ = (\datapath|Mux7~4_combout\ & (((\datapath|Mux31~13_combout\)) # (!\datapath|Mux7~3_combout\))) # (!\datapath|Mux7~4_combout\ & (\datapath|Mux7~3_combout\ & (\datapath|reg1\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux7~4_combout\,
	datab => \datapath|Mux7~3_combout\,
	datac => \datapath|reg1\(0),
	datad => \datapath|Mux31~13_combout\,
	combout => \datapath|Mux31~14_combout\);

-- Location: LCCOMB_X57_Y46_N16
\datapath|Mux31~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux31~15_combout\ = (\datapath|Mux7~2_combout\ & ((\datapath|Mux31~14_combout\ & (\datapath|reg3\(0))) # (!\datapath|Mux31~14_combout\ & ((\datapath|reg2\(0)))))) # (!\datapath|Mux7~2_combout\ & (((\datapath|Mux31~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux7~2_combout\,
	datab => \datapath|reg3\(0),
	datac => \datapath|reg2\(0),
	datad => \datapath|Mux31~14_combout\,
	combout => \datapath|Mux31~15_combout\);

-- Location: LCCOMB_X58_Y46_N22
\datapath|Mux31~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux31~16_combout\ = (\datapath|Mux7~1_combout\ & (((\datapath|Mux31~11_combout\) # (\datapath|Mux7~0_combout\)))) # (!\datapath|Mux7~1_combout\ & (\datapath|Mux31~15_combout\ & ((!\datapath|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux31~15_combout\,
	datab => \datapath|Mux7~1_combout\,
	datac => \datapath|Mux31~11_combout\,
	datad => \datapath|Mux7~0_combout\,
	combout => \datapath|Mux31~16_combout\);

-- Location: FF_X49_Y49_N11
\controller|ctrl_data_o[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \controller|ctrl_data_o~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller|ctrl_data_o\(1));

-- Location: LCCOMB_X47_Y46_N12
\datapath|alu|Add0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~5_combout\ = \controller|alu_func_sel_o\(1) $ (((\controller|alu_r_sel_o~q\ & (\controller|ctrl_data_o\(1))) # (!\controller|alu_r_sel_o~q\ & ((\datapath|Mux62~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_data_o\(1),
	datab => \datapath|Mux62~19_combout\,
	datac => \controller|alu_func_sel_o\(1),
	datad => \controller|alu_r_sel_o~q\,
	combout => \datapath|alu|Add0~5_combout\);

-- Location: LCCOMB_X56_Y41_N24
\datapath|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux30~0_combout\ = (\datapath|inst\(21) & (((\datapath|reg9\(1)) # (\datapath|inst\(22))))) # (!\datapath|inst\(21) & (\datapath|reg8\(1) & ((!\datapath|inst\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|reg8\(1),
	datac => \datapath|reg9\(1),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux30~0_combout\);

-- Location: LCCOMB_X56_Y41_N10
\datapath|Mux30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux30~1_combout\ = (\datapath|Mux30~0_combout\ & (((\datapath|reg11\(1)) # (!\datapath|inst\(22))))) # (!\datapath|Mux30~0_combout\ & (\datapath|reg10\(1) & ((\datapath|inst\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg10\(1),
	datab => \datapath|Mux30~0_combout\,
	datac => \datapath|reg11\(1),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux30~1_combout\);

-- Location: LCCOMB_X60_Y42_N4
\datapath|Mux30~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux30~9_combout\ = (\datapath|inst\(24) & (((\datapath|inst\(23))))) # (!\datapath|inst\(24) & ((\datapath|inst\(23) & ((\datapath|reg23\(1)))) # (!\datapath|inst\(23) & (\datapath|reg19\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg19\(1),
	datab => \datapath|inst\(24),
	datac => \datapath|reg23\(1),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux30~9_combout\);

-- Location: LCCOMB_X59_Y42_N4
\datapath|Mux30~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux30~10_combout\ = (\datapath|inst\(24) & ((\datapath|Mux30~9_combout\ & ((\datapath|reg31\(1)))) # (!\datapath|Mux30~9_combout\ & (\datapath|reg27\(1))))) # (!\datapath|inst\(24) & (\datapath|Mux30~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|Mux30~9_combout\,
	datac => \datapath|reg27\(1),
	datad => \datapath|reg31\(1),
	combout => \datapath|Mux30~10_combout\);

-- Location: LCCOMB_X47_Y46_N6
\datapath|Selector62~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector62~0_combout\ = (\controller|alu_r_sel_o~q\ & (\controller|ctrl_data_o\(1))) # (!\controller|alu_r_sel_o~q\ & ((\datapath|Mux62~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_data_o\(1),
	datab => \datapath|Mux62~19_combout\,
	datad => \controller|alu_r_sel_o~q\,
	combout => \datapath|Selector62~0_combout\);

-- Location: LCCOMB_X54_Y49_N12
\datapath|Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux29~0_combout\ = (\datapath|inst\(24) & (\datapath|inst\(23))) # (!\datapath|inst\(24) & ((\datapath|inst\(23) & (\datapath|reg22\(2))) # (!\datapath|inst\(23) & ((\datapath|reg18\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|inst\(23),
	datac => \datapath|reg22\(2),
	datad => \datapath|reg18\(2),
	combout => \datapath|Mux29~0_combout\);

-- Location: LCCOMB_X57_Y49_N18
\datapath|Mux29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux29~1_combout\ = (\datapath|inst\(24) & ((\datapath|Mux29~0_combout\ & (\datapath|reg30\(2))) # (!\datapath|Mux29~0_combout\ & ((\datapath|reg26\(2)))))) # (!\datapath|inst\(24) & (\datapath|Mux29~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|Mux29~0_combout\,
	datac => \datapath|reg30\(2),
	datad => \datapath|reg26\(2),
	combout => \datapath|Mux29~1_combout\);

-- Location: LCCOMB_X58_Y48_N16
\datapath|Mux29~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux29~4_combout\ = (\datapath|inst\(23) & (((\datapath|inst\(24))))) # (!\datapath|inst\(23) & ((\datapath|inst\(24) & ((\datapath|reg24\(2)))) # (!\datapath|inst\(24) & (\datapath|reg16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(23),
	datab => \datapath|reg16\(2),
	datac => \datapath|reg24\(2),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux29~4_combout\);

-- Location: LCCOMB_X57_Y48_N4
\datapath|Mux29~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux29~5_combout\ = (\datapath|inst\(23) & ((\datapath|Mux29~4_combout\ & (\datapath|reg28\(2))) # (!\datapath|Mux29~4_combout\ & ((\datapath|reg20\(2)))))) # (!\datapath|inst\(23) & (((\datapath|Mux29~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(23),
	datab => \datapath|reg28\(2),
	datac => \datapath|reg20\(2),
	datad => \datapath|Mux29~4_combout\,
	combout => \datapath|Mux29~5_combout\);

-- Location: LCCOMB_X55_Y47_N30
\datapath|Mux29~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux29~12_combout\ = (\datapath|inst\(22) & (((\datapath|inst\(21))))) # (!\datapath|inst\(22) & ((\datapath|inst\(21) & (\datapath|reg5\(2))) # (!\datapath|inst\(21) & ((\datapath|reg4\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg5\(2),
	datab => \datapath|inst\(22),
	datac => \datapath|inst\(21),
	datad => \datapath|reg4\(2),
	combout => \datapath|Mux29~12_combout\);

-- Location: LCCOMB_X59_Y41_N16
\datapath|Mux29~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux29~13_combout\ = (\datapath|Mux29~12_combout\ & (((\datapath|reg7\(2))) # (!\datapath|inst\(22)))) # (!\datapath|Mux29~12_combout\ & (\datapath|inst\(22) & (\datapath|reg6\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux29~12_combout\,
	datab => \datapath|inst\(22),
	datac => \datapath|reg6\(2),
	datad => \datapath|reg7\(2),
	combout => \datapath|Mux29~13_combout\);

-- Location: LCCOMB_X59_Y41_N26
\datapath|Mux29~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux29~14_combout\ = (\datapath|Mux7~4_combout\ & (((\datapath|Mux29~13_combout\)) # (!\datapath|Mux7~3_combout\))) # (!\datapath|Mux7~4_combout\ & (\datapath|Mux7~3_combout\ & ((\datapath|reg1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux7~4_combout\,
	datab => \datapath|Mux7~3_combout\,
	datac => \datapath|Mux29~13_combout\,
	datad => \datapath|reg1\(2),
	combout => \datapath|Mux29~14_combout\);

-- Location: LCCOMB_X57_Y43_N10
\datapath|Mux29~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux29~15_combout\ = (\datapath|Mux29~14_combout\ & (((\datapath|reg3\(2))) # (!\datapath|Mux7~2_combout\))) # (!\datapath|Mux29~14_combout\ & (\datapath|Mux7~2_combout\ & ((\datapath|reg2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux29~14_combout\,
	datab => \datapath|Mux7~2_combout\,
	datac => \datapath|reg3\(2),
	datad => \datapath|reg2\(2),
	combout => \datapath|Mux29~15_combout\);

-- Location: LCCOMB_X52_Y39_N28
\datapath|Mux29~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux29~17_combout\ = (\datapath|inst\(21) & (((\datapath|reg13\(2)) # (\datapath|inst\(22))))) # (!\datapath|inst\(21) & (\datapath|reg12\(2) & ((!\datapath|inst\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|reg12\(2),
	datac => \datapath|reg13\(2),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux29~17_combout\);

-- Location: LCCOMB_X49_Y45_N0
\datapath|Selector29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector29~0_combout\ = (\controller|alu_l_sel_o~q\ & (\datapath|pgc\(2))) # (!\controller|alu_l_sel_o~q\ & ((\datapath|Mux29~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|alu_l_sel_o~q\,
	datac => \datapath|pgc\(2),
	datad => \datapath|Mux29~19_combout\,
	combout => \datapath|Selector29~0_combout\);

-- Location: LCCOMB_X52_Y48_N16
\datapath|Mux28~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux28~2_combout\ = (\datapath|inst\(23) & (((\datapath|inst\(24))))) # (!\datapath|inst\(23) & ((\datapath|inst\(24) & ((\datapath|reg25\(3)))) # (!\datapath|inst\(24) & (\datapath|reg17\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg17\(3),
	datab => \datapath|inst\(23),
	datac => \datapath|reg25\(3),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux28~2_combout\);

-- Location: LCCOMB_X50_Y48_N22
\datapath|Mux28~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux28~3_combout\ = (\datapath|inst\(23) & ((\datapath|Mux28~2_combout\ & (\datapath|reg29\(3))) # (!\datapath|Mux28~2_combout\ & ((\datapath|reg21\(3)))))) # (!\datapath|inst\(23) & (((\datapath|Mux28~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(23),
	datab => \datapath|reg29\(3),
	datac => \datapath|Mux28~2_combout\,
	datad => \datapath|reg21\(3),
	combout => \datapath|Mux28~3_combout\);

-- Location: LCCOMB_X55_Y49_N26
\datapath|Mux28~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux28~4_combout\ = (\datapath|inst\(23) & ((\datapath|reg22\(3)) # ((\datapath|inst\(24))))) # (!\datapath|inst\(23) & (((\datapath|reg18\(3) & !\datapath|inst\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg22\(3),
	datab => \datapath|reg18\(3),
	datac => \datapath|inst\(23),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux28~4_combout\);

-- Location: LCCOMB_X57_Y49_N12
\datapath|Mux28~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux28~5_combout\ = (\datapath|Mux28~4_combout\ & ((\datapath|reg30\(3)) # ((!\datapath|inst\(24))))) # (!\datapath|Mux28~4_combout\ & (((\datapath|reg26\(3) & \datapath|inst\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg30\(3),
	datab => \datapath|Mux28~4_combout\,
	datac => \datapath|reg26\(3),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux28~5_combout\);

-- Location: LCCOMB_X59_Y48_N18
\datapath|Mux28~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux28~6_combout\ = (\datapath|inst\(23) & (((\datapath|inst\(24))))) # (!\datapath|inst\(23) & ((\datapath|inst\(24) & (\datapath|reg24\(3))) # (!\datapath|inst\(24) & ((\datapath|reg16\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg24\(3),
	datab => \datapath|inst\(23),
	datac => \datapath|inst\(24),
	datad => \datapath|reg16\(3),
	combout => \datapath|Mux28~6_combout\);

-- Location: LCCOMB_X60_Y44_N24
\datapath|Mux28~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux28~7_combout\ = (\datapath|Mux28~6_combout\ & (((\datapath|reg28\(3))) # (!\datapath|inst\(23)))) # (!\datapath|Mux28~6_combout\ & (\datapath|inst\(23) & (\datapath|reg20\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux28~6_combout\,
	datab => \datapath|inst\(23),
	datac => \datapath|reg20\(3),
	datad => \datapath|reg28\(3),
	combout => \datapath|Mux28~7_combout\);

-- Location: LCCOMB_X57_Y49_N0
\datapath|Mux28~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux28~8_combout\ = (\datapath|inst\(22) & (((\datapath|inst\(21)) # (\datapath|Mux28~5_combout\)))) # (!\datapath|inst\(22) & (\datapath|Mux28~7_combout\ & (!\datapath|inst\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux28~7_combout\,
	datab => \datapath|inst\(22),
	datac => \datapath|inst\(21),
	datad => \datapath|Mux28~5_combout\,
	combout => \datapath|Mux28~8_combout\);

-- Location: LCCOMB_X60_Y42_N20
\datapath|Mux28~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux28~9_combout\ = (\datapath|inst\(24) & (((\datapath|inst\(23))))) # (!\datapath|inst\(24) & ((\datapath|inst\(23) & ((\datapath|reg23\(3)))) # (!\datapath|inst\(23) & (\datapath|reg19\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg19\(3),
	datab => \datapath|inst\(24),
	datac => \datapath|reg23\(3),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux28~9_combout\);

-- Location: LCCOMB_X59_Y42_N28
\datapath|Mux28~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux28~10_combout\ = (\datapath|inst\(24) & ((\datapath|Mux28~9_combout\ & (\datapath|reg31\(3))) # (!\datapath|Mux28~9_combout\ & ((\datapath|reg27\(3)))))) # (!\datapath|inst\(24) & (((\datapath|Mux28~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|reg31\(3),
	datac => \datapath|reg27\(3),
	datad => \datapath|Mux28~9_combout\,
	combout => \datapath|Mux28~10_combout\);

-- Location: LCCOMB_X57_Y49_N26
\datapath|Mux28~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux28~11_combout\ = (\datapath|inst\(21) & ((\datapath|Mux28~8_combout\ & (\datapath|Mux28~10_combout\)) # (!\datapath|Mux28~8_combout\ & ((\datapath|Mux28~3_combout\))))) # (!\datapath|inst\(21) & (((\datapath|Mux28~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux28~10_combout\,
	datab => \datapath|Mux28~3_combout\,
	datac => \datapath|inst\(21),
	datad => \datapath|Mux28~8_combout\,
	combout => \datapath|Mux28~11_combout\);

-- Location: LCCOMB_X56_Y47_N0
\datapath|Mux28~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux28~12_combout\ = (\datapath|inst\(21) & (((\datapath|inst\(22))))) # (!\datapath|inst\(21) & ((\datapath|inst\(22) & ((\datapath|reg6\(3)))) # (!\datapath|inst\(22) & (\datapath|reg4\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg4\(3),
	datab => \datapath|inst\(21),
	datac => \datapath|reg6\(3),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux28~12_combout\);

-- Location: LCCOMB_X55_Y44_N28
\datapath|Mux28~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux28~13_combout\ = (\datapath|Mux28~12_combout\ & ((\datapath|reg7\(3)) # ((!\datapath|inst\(21))))) # (!\datapath|Mux28~12_combout\ & (((\datapath|reg5\(3) & \datapath|inst\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg7\(3),
	datab => \datapath|Mux28~12_combout\,
	datac => \datapath|reg5\(3),
	datad => \datapath|inst\(21),
	combout => \datapath|Mux28~13_combout\);

-- Location: LCCOMB_X56_Y44_N20
\datapath|Mux28~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux28~14_combout\ = (\datapath|Mux7~3_combout\ & ((\datapath|Mux7~4_combout\ & ((\datapath|Mux28~13_combout\))) # (!\datapath|Mux7~4_combout\ & (\datapath|reg1\(3))))) # (!\datapath|Mux7~3_combout\ & (((\datapath|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux7~3_combout\,
	datab => \datapath|reg1\(3),
	datac => \datapath|Mux7~4_combout\,
	datad => \datapath|Mux28~13_combout\,
	combout => \datapath|Mux28~14_combout\);

-- Location: LCCOMB_X55_Y41_N18
\datapath|Mux28~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux28~15_combout\ = (\datapath|Mux7~2_combout\ & ((\datapath|Mux28~14_combout\ & (\datapath|reg3\(3))) # (!\datapath|Mux28~14_combout\ & ((\datapath|reg2\(3)))))) # (!\datapath|Mux7~2_combout\ & (\datapath|Mux28~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux7~2_combout\,
	datab => \datapath|Mux28~14_combout\,
	datac => \datapath|reg3\(3),
	datad => \datapath|reg2\(3),
	combout => \datapath|Mux28~15_combout\);

-- Location: LCCOMB_X57_Y49_N4
\datapath|Mux28~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux28~16_combout\ = (\datapath|Mux7~1_combout\ & (((\datapath|Mux7~0_combout\)))) # (!\datapath|Mux7~1_combout\ & ((\datapath|Mux7~0_combout\ & (\datapath|Mux28~11_combout\)) # (!\datapath|Mux7~0_combout\ & ((\datapath|Mux28~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux28~11_combout\,
	datab => \datapath|Mux28~15_combout\,
	datac => \datapath|Mux7~1_combout\,
	datad => \datapath|Mux7~0_combout\,
	combout => \datapath|Mux28~16_combout\);

-- Location: LCCOMB_X54_Y49_N30
\datapath|Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux27~0_combout\ = (\datapath|inst\(23) & (((\datapath|reg22\(4)) # (\datapath|inst\(24))))) # (!\datapath|inst\(23) & (\datapath|reg18\(4) & ((!\datapath|inst\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg18\(4),
	datab => \datapath|inst\(23),
	datac => \datapath|reg22\(4),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux27~0_combout\);

-- Location: LCCOMB_X55_Y48_N2
\datapath|Mux27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux27~1_combout\ = (\datapath|inst\(24) & ((\datapath|Mux27~0_combout\ & ((\datapath|reg30\(4)))) # (!\datapath|Mux27~0_combout\ & (\datapath|reg26\(4))))) # (!\datapath|inst\(24) & (((\datapath|Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|reg26\(4),
	datac => \datapath|reg30\(4),
	datad => \datapath|Mux27~0_combout\,
	combout => \datapath|Mux27~1_combout\);

-- Location: LCCOMB_X58_Y48_N18
\datapath|Mux27~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux27~4_combout\ = (\datapath|inst\(23) & (\datapath|inst\(24))) # (!\datapath|inst\(23) & ((\datapath|inst\(24) & (\datapath|reg24\(4))) # (!\datapath|inst\(24) & ((\datapath|reg16\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(23),
	datab => \datapath|inst\(24),
	datac => \datapath|reg24\(4),
	datad => \datapath|reg16\(4),
	combout => \datapath|Mux27~4_combout\);

-- Location: LCCOMB_X52_Y47_N28
\datapath|Mux27~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux27~5_combout\ = (\datapath|inst\(23) & ((\datapath|Mux27~4_combout\ & ((\datapath|reg28\(4)))) # (!\datapath|Mux27~4_combout\ & (\datapath|reg20\(4))))) # (!\datapath|inst\(23) & (((\datapath|Mux27~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(23),
	datab => \datapath|reg20\(4),
	datac => \datapath|Mux27~4_combout\,
	datad => \datapath|reg28\(4),
	combout => \datapath|Mux27~5_combout\);

-- Location: LCCOMB_X52_Y39_N14
\datapath|Mux27~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux27~17_combout\ = (\datapath|inst\(21) & (((\datapath|reg13\(4)) # (\datapath|inst\(22))))) # (!\datapath|inst\(21) & (\datapath|reg12\(4) & ((!\datapath|inst\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|reg12\(4),
	datac => \datapath|reg13\(4),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux27~17_combout\);

-- Location: LCCOMB_X52_Y40_N16
\datapath|Mux27~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux27~18_combout\ = (\datapath|inst\(22) & ((\datapath|Mux27~17_combout\ & ((\datapath|reg15\(4)))) # (!\datapath|Mux27~17_combout\ & (\datapath|reg14\(4))))) # (!\datapath|inst\(22) & (((\datapath|Mux27~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(22),
	datab => \datapath|reg14\(4),
	datac => \datapath|reg15\(4),
	datad => \datapath|Mux27~17_combout\,
	combout => \datapath|Mux27~18_combout\);

-- Location: LCCOMB_X46_Y48_N16
\datapath|alu|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~14_combout\ = \controller|alu_func_sel_o\(1) $ (((\controller|alu_r_sel_o~q\ & (\controller|ctrl_data_o\(4))) # (!\controller|alu_r_sel_o~q\ & ((\datapath|Mux59~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|alu_r_sel_o~q\,
	datab => \controller|alu_func_sel_o\(1),
	datac => \controller|ctrl_data_o\(4),
	datad => \datapath|Mux59~25_combout\,
	combout => \datapath|alu|Add0~14_combout\);

-- Location: LCCOMB_X46_Y48_N24
\datapath|alu|alu_res~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|alu_res~66_combout\ = (\datapath|Selector27~0_combout\ & ((\controller|alu_r_sel_o~q\ & (\controller|ctrl_data_o\(4))) # (!\controller|alu_r_sel_o~q\ & ((\datapath|Mux59~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|alu_r_sel_o~q\,
	datab => \controller|ctrl_data_o\(4),
	datac => \datapath|Selector27~0_combout\,
	datad => \datapath|Mux59~25_combout\,
	combout => \datapath|alu|alu_res~66_combout\);

-- Location: LCCOMB_X46_Y48_N26
\datapath|alu|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux28~0_combout\ = (\datapath|alu|Mux27~1_combout\ & (((\datapath|alu|Add0~15_combout\) # (\datapath|alu|Mux27~0_combout\)))) # (!\datapath|alu|Mux27~1_combout\ & (\datapath|alu|alu_res~66_combout\ & ((!\datapath|alu|Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Mux27~1_combout\,
	datab => \datapath|alu|alu_res~66_combout\,
	datac => \datapath|alu|Add0~15_combout\,
	datad => \datapath|alu|Mux27~0_combout\,
	combout => \datapath|alu|Mux28~0_combout\);

-- Location: LCCOMB_X56_Y41_N16
\datapath|Mux26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux26~0_combout\ = (\datapath|inst\(21) & ((\datapath|inst\(22)) # ((\datapath|reg9\(5))))) # (!\datapath|inst\(21) & (!\datapath|inst\(22) & ((\datapath|reg8\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|inst\(22),
	datac => \datapath|reg9\(5),
	datad => \datapath|reg8\(5),
	combout => \datapath|Mux26~0_combout\);

-- Location: LCCOMB_X49_Y46_N16
\datapath|Mux26~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux26~2_combout\ = (\datapath|inst\(24) & ((\datapath|inst\(23)) # ((\datapath|reg25\(5))))) # (!\datapath|inst\(24) & (!\datapath|inst\(23) & ((\datapath|reg17\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|inst\(23),
	datac => \datapath|reg25\(5),
	datad => \datapath|reg17\(5),
	combout => \datapath|Mux26~2_combout\);

-- Location: LCCOMB_X50_Y46_N24
\datapath|Mux26~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux26~3_combout\ = (\datapath|Mux26~2_combout\ & (((\datapath|reg29\(5))) # (!\datapath|inst\(23)))) # (!\datapath|Mux26~2_combout\ & (\datapath|inst\(23) & (\datapath|reg21\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux26~2_combout\,
	datab => \datapath|inst\(23),
	datac => \datapath|reg21\(5),
	datad => \datapath|reg29\(5),
	combout => \datapath|Mux26~3_combout\);

-- Location: LCCOMB_X58_Y48_N4
\datapath|Mux26~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux26~6_combout\ = (\datapath|inst\(23) & (((\datapath|inst\(24))))) # (!\datapath|inst\(23) & ((\datapath|inst\(24) & ((\datapath|reg24\(5)))) # (!\datapath|inst\(24) & (\datapath|reg16\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(23),
	datab => \datapath|reg16\(5),
	datac => \datapath|reg24\(5),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux26~6_combout\);

-- Location: LCCOMB_X54_Y43_N24
\datapath|Mux26~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux26~7_combout\ = (\datapath|inst\(23) & ((\datapath|Mux26~6_combout\ & (\datapath|reg28\(5))) # (!\datapath|Mux26~6_combout\ & ((\datapath|reg20\(5)))))) # (!\datapath|inst\(23) & (((\datapath|Mux26~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg28\(5),
	datab => \datapath|inst\(23),
	datac => \datapath|reg20\(5),
	datad => \datapath|Mux26~6_combout\,
	combout => \datapath|Mux26~7_combout\);

-- Location: LCCOMB_X56_Y47_N18
\datapath|Mux26~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux26~12_combout\ = (\datapath|inst\(22) & ((\datapath|inst\(21)) # ((\datapath|reg6\(5))))) # (!\datapath|inst\(22) & (!\datapath|inst\(21) & ((\datapath|reg4\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(22),
	datab => \datapath|inst\(21),
	datac => \datapath|reg6\(5),
	datad => \datapath|reg4\(5),
	combout => \datapath|Mux26~12_combout\);

-- Location: LCCOMB_X54_Y39_N16
\datapath|Mux26~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux26~17_combout\ = (\datapath|inst\(22) & ((\datapath|inst\(21)) # ((\datapath|reg14\(5))))) # (!\datapath|inst\(22) & (!\datapath|inst\(21) & ((\datapath|reg12\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(22),
	datab => \datapath|inst\(21),
	datac => \datapath|reg14\(5),
	datad => \datapath|reg12\(5),
	combout => \datapath|Mux26~17_combout\);

-- Location: LCCOMB_X54_Y39_N0
\datapath|Mux26~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux26~18_combout\ = (\datapath|Mux26~17_combout\ & ((\datapath|reg15\(5)) # ((!\datapath|inst\(21))))) # (!\datapath|Mux26~17_combout\ & (((\datapath|reg13\(5) & \datapath|inst\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg15\(5),
	datab => \datapath|Mux26~17_combout\,
	datac => \datapath|reg13\(5),
	datad => \datapath|inst\(21),
	combout => \datapath|Mux26~18_combout\);

-- Location: LCCOMB_X45_Y46_N16
\datapath|Selector58~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector58~0_combout\ = (\controller|alu_r_sel_o~q\ & (\controller|ctrl_data_o\(5))) # (!\controller|alu_r_sel_o~q\ & ((\datapath|Mux58~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|alu_r_sel_o~q\,
	datab => \controller|ctrl_data_o\(5),
	datac => \datapath|Mux58~19_combout\,
	combout => \datapath|Selector58~0_combout\);

-- Location: LCCOMB_X45_Y46_N10
\datapath|alu|Mux27~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux27~2_combout\ = (\datapath|alu|Mux27~0_combout\ & ((\datapath|Selector58~0_combout\) # ((\datapath|alu|Mux27~1_combout\) # (\datapath|Selector26~0_combout\)))) # (!\datapath|alu|Mux27~0_combout\ & (\datapath|Selector58~0_combout\ & 
-- (!\datapath|alu|Mux27~1_combout\ & \datapath|Selector26~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Mux27~0_combout\,
	datab => \datapath|Selector58~0_combout\,
	datac => \datapath|alu|Mux27~1_combout\,
	datad => \datapath|Selector26~0_combout\,
	combout => \datapath|alu|Mux27~2_combout\);

-- Location: LCCOMB_X54_Y49_N4
\datapath|Mux25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux25~0_combout\ = (\datapath|inst\(24) & (((\datapath|inst\(23))))) # (!\datapath|inst\(24) & ((\datapath|inst\(23) & ((\datapath|reg22\(6)))) # (!\datapath|inst\(23) & (\datapath|reg18\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|reg18\(6),
	datac => \datapath|reg22\(6),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux25~0_combout\);

-- Location: LCCOMB_X53_Y49_N22
\datapath|Mux25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux25~1_combout\ = (\datapath|inst\(24) & ((\datapath|Mux25~0_combout\ & ((\datapath|reg30\(6)))) # (!\datapath|Mux25~0_combout\ & (\datapath|reg26\(6))))) # (!\datapath|inst\(24) & (((\datapath|Mux25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|reg26\(6),
	datac => \datapath|reg30\(6),
	datad => \datapath|Mux25~0_combout\,
	combout => \datapath|Mux25~1_combout\);

-- Location: LCCOMB_X49_Y46_N28
\datapath|Mux25~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux25~2_combout\ = (\datapath|inst\(24) & (((\datapath|reg25\(6)) # (\datapath|inst\(23))))) # (!\datapath|inst\(24) & (\datapath|reg17\(6) & ((!\datapath|inst\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|reg17\(6),
	datac => \datapath|reg25\(6),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux25~2_combout\);

-- Location: LCCOMB_X50_Y46_N28
\datapath|Mux25~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux25~3_combout\ = (\datapath|inst\(23) & ((\datapath|Mux25~2_combout\ & (\datapath|reg29\(6))) # (!\datapath|Mux25~2_combout\ & ((\datapath|reg21\(6)))))) # (!\datapath|inst\(23) & (((\datapath|Mux25~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg29\(6),
	datab => \datapath|inst\(23),
	datac => \datapath|reg21\(6),
	datad => \datapath|Mux25~2_combout\,
	combout => \datapath|Mux25~3_combout\);

-- Location: LCCOMB_X55_Y45_N20
\datapath|Mux25~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux25~10_combout\ = (\datapath|inst\(21) & (((\datapath|inst\(22))))) # (!\datapath|inst\(21) & ((\datapath|inst\(22) & ((\datapath|reg10\(6)))) # (!\datapath|inst\(22) & (\datapath|reg8\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|reg8\(6),
	datac => \datapath|reg10\(6),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux25~10_combout\);

-- Location: LCCOMB_X56_Y41_N4
\datapath|Mux25~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux25~11_combout\ = (\datapath|inst\(21) & ((\datapath|Mux25~10_combout\ & ((\datapath|reg11\(6)))) # (!\datapath|Mux25~10_combout\ & (\datapath|reg9\(6))))) # (!\datapath|inst\(21) & (\datapath|Mux25~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|Mux25~10_combout\,
	datac => \datapath|reg9\(6),
	datad => \datapath|reg11\(6),
	combout => \datapath|Mux25~11_combout\);

-- Location: LCCOMB_X58_Y43_N8
\datapath|Mux25~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux25~12_combout\ = (\datapath|inst\(21) & ((\datapath|reg5\(6)) # ((\datapath|inst\(22))))) # (!\datapath|inst\(21) & (((\datapath|reg4\(6) & !\datapath|inst\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|reg5\(6),
	datac => \datapath|reg4\(6),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux25~12_combout\);

-- Location: LCCOMB_X58_Y42_N0
\datapath|Mux25~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux25~13_combout\ = (\datapath|inst\(22) & ((\datapath|Mux25~12_combout\ & ((\datapath|reg7\(6)))) # (!\datapath|Mux25~12_combout\ & (\datapath|reg6\(6))))) # (!\datapath|inst\(22) & (\datapath|Mux25~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(22),
	datab => \datapath|Mux25~12_combout\,
	datac => \datapath|reg6\(6),
	datad => \datapath|reg7\(6),
	combout => \datapath|Mux25~13_combout\);

-- Location: LCCOMB_X55_Y43_N14
\datapath|Mux25~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux25~14_combout\ = (\datapath|Mux7~3_combout\ & ((\datapath|Mux7~4_combout\ & ((\datapath|Mux25~13_combout\))) # (!\datapath|Mux7~4_combout\ & (\datapath|reg1\(6))))) # (!\datapath|Mux7~3_combout\ & (((\datapath|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg1\(6),
	datab => \datapath|Mux7~3_combout\,
	datac => \datapath|Mux7~4_combout\,
	datad => \datapath|Mux25~13_combout\,
	combout => \datapath|Mux25~14_combout\);

-- Location: LCCOMB_X55_Y43_N0
\datapath|Mux25~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux25~15_combout\ = (\datapath|Mux25~14_combout\ & ((\datapath|reg3\(6)) # ((!\datapath|Mux7~2_combout\)))) # (!\datapath|Mux25~14_combout\ & (((\datapath|reg2\(6) & \datapath|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg3\(6),
	datab => \datapath|Mux25~14_combout\,
	datac => \datapath|reg2\(6),
	datad => \datapath|Mux7~2_combout\,
	combout => \datapath|Mux25~15_combout\);

-- Location: LCCOMB_X55_Y45_N22
\datapath|Mux25~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux25~16_combout\ = (\datapath|Mux7~1_combout\ & ((\datapath|Mux25~11_combout\) # ((\datapath|Mux7~0_combout\)))) # (!\datapath|Mux7~1_combout\ & (((\datapath|Mux25~15_combout\ & !\datapath|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux25~11_combout\,
	datab => \datapath|Mux25~15_combout\,
	datac => \datapath|Mux7~1_combout\,
	datad => \datapath|Mux7~0_combout\,
	combout => \datapath|Mux25~16_combout\);

-- Location: LCCOMB_X48_Y42_N0
\datapath|alu|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~20_combout\ = \controller|alu_func_sel_o\(1) $ (((\controller|alu_r_sel_o~q\ & ((\controller|ctrl_data_o\(6)))) # (!\controller|alu_r_sel_o~q\ & (\datapath|Mux57~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|alu_func_sel_o\(1),
	datab => \datapath|Mux57~25_combout\,
	datac => \controller|ctrl_data_o\(6),
	datad => \controller|alu_r_sel_o~q\,
	combout => \datapath|alu|Add0~20_combout\);

-- Location: LCCOMB_X45_Y46_N2
\datapath|alu|Add0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~23_combout\ = \controller|alu_func_sel_o\(1) $ (((\controller|alu_r_sel_o~q\ & (\controller|ctrl_data_o\(7))) # (!\controller|alu_r_sel_o~q\ & ((\datapath|Mux56~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|alu_r_sel_o~q\,
	datab => \controller|alu_func_sel_o\(1),
	datac => \controller|ctrl_data_o\(7),
	datad => \datapath|Mux56~19_combout\,
	combout => \datapath|alu|Add0~23_combout\);

-- Location: LCCOMB_X54_Y42_N16
\datapath|Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux24~0_combout\ = (\datapath|inst\(22) & (\datapath|inst\(21))) # (!\datapath|inst\(22) & ((\datapath|inst\(21) & (\datapath|reg9\(7))) # (!\datapath|inst\(21) & ((\datapath|reg8\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(22),
	datab => \datapath|inst\(21),
	datac => \datapath|reg9\(7),
	datad => \datapath|reg8\(7),
	combout => \datapath|Mux24~0_combout\);

-- Location: LCCOMB_X54_Y42_N10
\datapath|Mux24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux24~1_combout\ = (\datapath|Mux24~0_combout\ & (((\datapath|reg11\(7)) # (!\datapath|inst\(22))))) # (!\datapath|Mux24~0_combout\ & (\datapath|reg10\(7) & ((\datapath|inst\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg10\(7),
	datab => \datapath|Mux24~0_combout\,
	datac => \datapath|reg11\(7),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux24~1_combout\);

-- Location: LCCOMB_X49_Y46_N0
\datapath|Mux24~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux24~2_combout\ = (\datapath|inst\(23) & (((\datapath|inst\(24))))) # (!\datapath|inst\(23) & ((\datapath|inst\(24) & ((\datapath|reg25\(7)))) # (!\datapath|inst\(24) & (\datapath|reg17\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg17\(7),
	datab => \datapath|inst\(23),
	datac => \datapath|reg25\(7),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux24~2_combout\);

-- Location: LCCOMB_X50_Y48_N2
\datapath|Mux24~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux24~3_combout\ = (\datapath|Mux24~2_combout\ & ((\datapath|reg29\(7)) # ((!\datapath|inst\(23))))) # (!\datapath|Mux24~2_combout\ & (((\datapath|reg21\(7) & \datapath|inst\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux24~2_combout\,
	datab => \datapath|reg29\(7),
	datac => \datapath|reg21\(7),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux24~3_combout\);

-- Location: LCCOMB_X54_Y49_N6
\datapath|Mux24~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux24~4_combout\ = (\datapath|inst\(24) & (\datapath|inst\(23))) # (!\datapath|inst\(24) & ((\datapath|inst\(23) & (\datapath|reg22\(7))) # (!\datapath|inst\(23) & ((\datapath|reg18\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|inst\(23),
	datac => \datapath|reg22\(7),
	datad => \datapath|reg18\(7),
	combout => \datapath|Mux24~4_combout\);

-- Location: LCCOMB_X53_Y49_N24
\datapath|Mux24~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux24~5_combout\ = (\datapath|inst\(24) & ((\datapath|Mux24~4_combout\ & (\datapath|reg30\(7))) # (!\datapath|Mux24~4_combout\ & ((\datapath|reg26\(7)))))) # (!\datapath|inst\(24) & (((\datapath|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|reg30\(7),
	datac => \datapath|reg26\(7),
	datad => \datapath|Mux24~4_combout\,
	combout => \datapath|Mux24~5_combout\);

-- Location: LCCOMB_X58_Y48_N2
\datapath|Mux24~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux24~6_combout\ = (\datapath|inst\(23) & (\datapath|inst\(24))) # (!\datapath|inst\(23) & ((\datapath|inst\(24) & (\datapath|reg24\(7))) # (!\datapath|inst\(24) & ((\datapath|reg16\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(23),
	datab => \datapath|inst\(24),
	datac => \datapath|reg24\(7),
	datad => \datapath|reg16\(7),
	combout => \datapath|Mux24~6_combout\);

-- Location: LCCOMB_X57_Y48_N20
\datapath|Mux24~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux24~7_combout\ = (\datapath|Mux24~6_combout\ & ((\datapath|reg28\(7)) # ((!\datapath|inst\(23))))) # (!\datapath|Mux24~6_combout\ & (((\datapath|reg20\(7) & \datapath|inst\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg28\(7),
	datab => \datapath|Mux24~6_combout\,
	datac => \datapath|reg20\(7),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux24~7_combout\);

-- Location: LCCOMB_X55_Y45_N18
\datapath|Mux24~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux24~8_combout\ = (\datapath|inst\(21) & (((\datapath|inst\(22))))) # (!\datapath|inst\(21) & ((\datapath|inst\(22) & ((\datapath|Mux24~5_combout\))) # (!\datapath|inst\(22) & (\datapath|Mux24~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux24~7_combout\,
	datab => \datapath|Mux24~5_combout\,
	datac => \datapath|inst\(21),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux24~8_combout\);

-- Location: LCCOMB_X60_Y45_N0
\datapath|Mux24~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux24~9_combout\ = (\datapath|inst\(24) & (((\datapath|inst\(23))))) # (!\datapath|inst\(24) & ((\datapath|inst\(23) & ((\datapath|reg23\(7)))) # (!\datapath|inst\(23) & (\datapath|reg19\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg19\(7),
	datab => \datapath|inst\(24),
	datac => \datapath|reg23\(7),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux24~9_combout\);

-- Location: LCCOMB_X59_Y45_N8
\datapath|Mux24~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux24~10_combout\ = (\datapath|Mux24~9_combout\ & ((\datapath|reg31\(7)) # ((!\datapath|inst\(24))))) # (!\datapath|Mux24~9_combout\ & (((\datapath|reg27\(7) & \datapath|inst\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg31\(7),
	datab => \datapath|Mux24~9_combout\,
	datac => \datapath|reg27\(7),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux24~10_combout\);

-- Location: LCCOMB_X55_Y45_N12
\datapath|Mux24~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux24~11_combout\ = (\datapath|inst\(21) & ((\datapath|Mux24~8_combout\ & ((\datapath|Mux24~10_combout\))) # (!\datapath|Mux24~8_combout\ & (\datapath|Mux24~3_combout\)))) # (!\datapath|inst\(21) & (\datapath|Mux24~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|Mux24~8_combout\,
	datac => \datapath|Mux24~3_combout\,
	datad => \datapath|Mux24~10_combout\,
	combout => \datapath|Mux24~11_combout\);

-- Location: LCCOMB_X52_Y48_N12
\datapath|Mux23~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux23~2_combout\ = (\datapath|inst\(23) & (((\datapath|inst\(24))))) # (!\datapath|inst\(23) & ((\datapath|inst\(24) & ((\datapath|reg25\(8)))) # (!\datapath|inst\(24) & (\datapath|reg17\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg17\(8),
	datab => \datapath|inst\(23),
	datac => \datapath|reg25\(8),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux23~2_combout\);

-- Location: LCCOMB_X60_Y45_N28
\datapath|Mux23~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux23~7_combout\ = (\datapath|inst\(23) & (((\datapath|reg23\(8)) # (\datapath|inst\(24))))) # (!\datapath|inst\(23) & (\datapath|reg19\(8) & ((!\datapath|inst\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg19\(8),
	datab => \datapath|inst\(23),
	datac => \datapath|reg23\(8),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux23~7_combout\);

-- Location: LCCOMB_X59_Y46_N18
\datapath|Mux23~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux23~8_combout\ = (\datapath|Mux23~7_combout\ & (((\datapath|reg31\(8)) # (!\datapath|inst\(24))))) # (!\datapath|Mux23~7_combout\ & (\datapath|reg27\(8) & ((\datapath|inst\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux23~7_combout\,
	datab => \datapath|reg27\(8),
	datac => \datapath|reg31\(8),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux23~8_combout\);

-- Location: LCCOMB_X58_Y45_N20
\datapath|Mux23~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux23~10_combout\ = (\datapath|inst\(21) & (((\datapath|inst\(22))))) # (!\datapath|inst\(21) & ((\datapath|inst\(22) & ((\datapath|reg10\(8)))) # (!\datapath|inst\(22) & (\datapath|reg8\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|reg8\(8),
	datac => \datapath|reg10\(8),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux23~10_combout\);

-- Location: LCCOMB_X55_Y46_N0
\datapath|Mux23~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux23~11_combout\ = (\datapath|inst\(21) & ((\datapath|Mux23~10_combout\ & (\datapath|reg11\(8))) # (!\datapath|Mux23~10_combout\ & ((\datapath|reg9\(8)))))) # (!\datapath|inst\(21) & (((\datapath|Mux23~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg11\(8),
	datab => \datapath|inst\(21),
	datac => \datapath|reg9\(8),
	datad => \datapath|Mux23~10_combout\,
	combout => \datapath|Mux23~11_combout\);

-- Location: LCCOMB_X55_Y47_N24
\datapath|Mux23~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux23~12_combout\ = (\datapath|inst\(21) & ((\datapath|inst\(22)) # ((\datapath|reg5\(8))))) # (!\datapath|inst\(21) & (!\datapath|inst\(22) & (\datapath|reg4\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|inst\(22),
	datac => \datapath|reg4\(8),
	datad => \datapath|reg5\(8),
	combout => \datapath|Mux23~12_combout\);

-- Location: LCCOMB_X59_Y44_N12
\datapath|Mux23~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux23~13_combout\ = (\datapath|inst\(22) & ((\datapath|Mux23~12_combout\ & (\datapath|reg7\(8))) # (!\datapath|Mux23~12_combout\ & ((\datapath|reg6\(8)))))) # (!\datapath|inst\(22) & (((\datapath|Mux23~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg7\(8),
	datab => \datapath|inst\(22),
	datac => \datapath|reg6\(8),
	datad => \datapath|Mux23~12_combout\,
	combout => \datapath|Mux23~13_combout\);

-- Location: LCCOMB_X55_Y43_N8
\datapath|Mux23~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux23~14_combout\ = (\datapath|Mux7~3_combout\ & ((\datapath|Mux7~4_combout\ & (\datapath|Mux23~13_combout\)) # (!\datapath|Mux7~4_combout\ & ((\datapath|reg1\(8)))))) # (!\datapath|Mux7~3_combout\ & (((\datapath|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux23~13_combout\,
	datab => \datapath|Mux7~3_combout\,
	datac => \datapath|Mux7~4_combout\,
	datad => \datapath|reg1\(8),
	combout => \datapath|Mux23~14_combout\);

-- Location: LCCOMB_X55_Y43_N16
\datapath|Mux23~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux23~15_combout\ = (\datapath|Mux23~14_combout\ & ((\datapath|reg3\(8)) # ((!\datapath|Mux7~2_combout\)))) # (!\datapath|Mux23~14_combout\ & (((\datapath|reg2\(8) & \datapath|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg3\(8),
	datab => \datapath|Mux23~14_combout\,
	datac => \datapath|reg2\(8),
	datad => \datapath|Mux7~2_combout\,
	combout => \datapath|Mux23~15_combout\);

-- Location: LCCOMB_X55_Y43_N26
\datapath|Mux23~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux23~16_combout\ = (\datapath|Mux7~0_combout\ & (((\datapath|Mux7~1_combout\)))) # (!\datapath|Mux7~0_combout\ & ((\datapath|Mux7~1_combout\ & (\datapath|Mux23~11_combout\)) # (!\datapath|Mux7~1_combout\ & ((\datapath|Mux23~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux23~11_combout\,
	datab => \datapath|Mux7~0_combout\,
	datac => \datapath|Mux23~15_combout\,
	datad => \datapath|Mux7~1_combout\,
	combout => \datapath|Mux23~16_combout\);

-- Location: LCCOMB_X48_Y43_N24
\datapath|alu|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~26_combout\ = \controller|alu_func_sel_o\(1) $ (((\controller|alu_r_sel_o~q\ & (\controller|ctrl_data_o\(8))) # (!\controller|alu_r_sel_o~q\ & ((\datapath|Mux55~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|alu_func_sel_o\(1),
	datab => \controller|alu_r_sel_o~q\,
	datac => \controller|ctrl_data_o\(8),
	datad => \datapath|Mux55~25_combout\,
	combout => \datapath|alu|Add0~26_combout\);

-- Location: LCCOMB_X57_Y45_N12
\datapath|Mux22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux22~0_combout\ = (\datapath|inst\(22) & (((\datapath|inst\(21))))) # (!\datapath|inst\(22) & ((\datapath|inst\(21) & ((\datapath|reg9\(9)))) # (!\datapath|inst\(21) & (\datapath|reg8\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg8\(9),
	datab => \datapath|inst\(22),
	datac => \datapath|reg9\(9),
	datad => \datapath|inst\(21),
	combout => \datapath|Mux22~0_combout\);

-- Location: LCCOMB_X57_Y45_N22
\datapath|Mux22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux22~1_combout\ = (\datapath|inst\(22) & ((\datapath|Mux22~0_combout\ & ((\datapath|reg11\(9)))) # (!\datapath|Mux22~0_combout\ & (\datapath|reg10\(9))))) # (!\datapath|inst\(22) & (((\datapath|Mux22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg10\(9),
	datab => \datapath|inst\(22),
	datac => \datapath|reg11\(9),
	datad => \datapath|Mux22~0_combout\,
	combout => \datapath|Mux22~1_combout\);

-- Location: LCCOMB_X52_Y48_N8
\datapath|Mux22~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux22~2_combout\ = (\datapath|inst\(23) & (\datapath|inst\(24))) # (!\datapath|inst\(23) & ((\datapath|inst\(24) & (\datapath|reg25\(9))) # (!\datapath|inst\(24) & ((\datapath|reg17\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(23),
	datab => \datapath|inst\(24),
	datac => \datapath|reg25\(9),
	datad => \datapath|reg17\(9),
	combout => \datapath|Mux22~2_combout\);

-- Location: LCCOMB_X53_Y48_N4
\datapath|Mux22~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux22~3_combout\ = (\datapath|Mux22~2_combout\ & ((\datapath|reg29\(9)) # ((!\datapath|inst\(23))))) # (!\datapath|Mux22~2_combout\ & (((\datapath|reg21\(9) & \datapath|inst\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux22~2_combout\,
	datab => \datapath|reg29\(9),
	datac => \datapath|reg21\(9),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux22~3_combout\);

-- Location: LCCOMB_X54_Y49_N22
\datapath|Mux22~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux22~4_combout\ = (\datapath|inst\(24) & (((\datapath|inst\(23))))) # (!\datapath|inst\(24) & ((\datapath|inst\(23) & ((\datapath|reg22\(9)))) # (!\datapath|inst\(23) & (\datapath|reg18\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|reg18\(9),
	datac => \datapath|reg22\(9),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux22~4_combout\);

-- Location: LCCOMB_X56_Y47_N30
\datapath|Mux22~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux22~12_combout\ = (\datapath|inst\(21) & (((\datapath|inst\(22))))) # (!\datapath|inst\(21) & ((\datapath|inst\(22) & ((\datapath|reg6\(9)))) # (!\datapath|inst\(22) & (\datapath|reg4\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg4\(9),
	datab => \datapath|inst\(21),
	datac => \datapath|reg6\(9),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux22~12_combout\);

-- Location: LCCOMB_X55_Y44_N30
\datapath|Mux22~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux22~13_combout\ = (\datapath|Mux22~12_combout\ & (((\datapath|reg7\(9))) # (!\datapath|inst\(21)))) # (!\datapath|Mux22~12_combout\ & (\datapath|inst\(21) & (\datapath|reg5\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux22~12_combout\,
	datab => \datapath|inst\(21),
	datac => \datapath|reg5\(9),
	datad => \datapath|reg7\(9),
	combout => \datapath|Mux22~13_combout\);

-- Location: LCCOMB_X54_Y39_N14
\datapath|Mux22~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux22~17_combout\ = (\datapath|inst\(22) & ((\datapath|inst\(21)) # ((\datapath|reg14\(9))))) # (!\datapath|inst\(22) & (!\datapath|inst\(21) & ((\datapath|reg12\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(22),
	datab => \datapath|inst\(21),
	datac => \datapath|reg14\(9),
	datad => \datapath|reg12\(9),
	combout => \datapath|Mux22~17_combout\);

-- Location: LCCOMB_X46_Y47_N22
\datapath|Selector22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector22~0_combout\ = (\controller|alu_l_sel_o~q\ & ((\datapath|pgc\(9)))) # (!\controller|alu_l_sel_o~q\ & (\datapath|Mux22~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller|alu_l_sel_o~q\,
	datac => \datapath|Mux22~19_combout\,
	datad => \datapath|pgc\(9),
	combout => \datapath|Selector22~0_combout\);

-- Location: LCCOMB_X46_Y47_N8
\datapath|Selector54~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector54~0_combout\ = (\controller|alu_r_sel_o~q\ & (\controller|ctrl_data_o\(9))) # (!\controller|alu_r_sel_o~q\ & ((\datapath|Mux54~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|alu_r_sel_o~q\,
	datab => \controller|ctrl_data_o\(9),
	datad => \datapath|Mux54~19_combout\,
	combout => \datapath|Selector54~0_combout\);

-- Location: LCCOMB_X46_Y47_N10
\datapath|alu|Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux23~0_combout\ = (\datapath|Selector22~0_combout\ & ((\datapath|alu|Mux27~0_combout\) # ((\datapath|Selector54~0_combout\ & !\datapath|alu|Mux27~1_combout\)))) # (!\datapath|Selector22~0_combout\ & (\datapath|alu|Mux27~0_combout\ & 
-- ((\datapath|Selector54~0_combout\) # (\datapath|alu|Mux27~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector22~0_combout\,
	datab => \datapath|Selector54~0_combout\,
	datac => \datapath|alu|Mux27~1_combout\,
	datad => \datapath|alu|Mux27~0_combout\,
	combout => \datapath|alu|Mux23~0_combout\);

-- Location: LCCOMB_X54_Y49_N8
\datapath|Mux21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux21~0_combout\ = (\datapath|inst\(24) & (\datapath|inst\(23))) # (!\datapath|inst\(24) & ((\datapath|inst\(23) & (\datapath|reg22\(10))) # (!\datapath|inst\(23) & ((\datapath|reg18\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|inst\(23),
	datac => \datapath|reg22\(10),
	datad => \datapath|reg18\(10),
	combout => \datapath|Mux21~0_combout\);

-- Location: LCCOMB_X53_Y48_N28
\datapath|Mux21~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux21~2_combout\ = (\datapath|inst\(24) & ((\datapath|reg25\(10)) # ((\datapath|inst\(23))))) # (!\datapath|inst\(24) & (((\datapath|reg17\(10) & !\datapath|inst\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|reg25\(10),
	datac => \datapath|reg17\(10),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux21~2_combout\);

-- Location: LCCOMB_X53_Y48_N0
\datapath|Mux21~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux21~3_combout\ = (\datapath|inst\(23) & ((\datapath|Mux21~2_combout\ & (\datapath|reg29\(10))) # (!\datapath|Mux21~2_combout\ & ((\datapath|reg21\(10)))))) # (!\datapath|inst\(23) & (((\datapath|Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg29\(10),
	datab => \datapath|inst\(23),
	datac => \datapath|reg21\(10),
	datad => \datapath|Mux21~2_combout\,
	combout => \datapath|Mux21~3_combout\);

-- Location: LCCOMB_X58_Y48_N10
\datapath|Mux21~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux21~4_combout\ = (\datapath|inst\(23) & (((\datapath|inst\(24))))) # (!\datapath|inst\(23) & ((\datapath|inst\(24) & ((\datapath|reg24\(10)))) # (!\datapath|inst\(24) & (\datapath|reg16\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(23),
	datab => \datapath|reg16\(10),
	datac => \datapath|reg24\(10),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux21~4_combout\);

-- Location: LCCOMB_X57_Y48_N8
\datapath|Mux21~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux21~5_combout\ = (\datapath|inst\(23) & ((\datapath|Mux21~4_combout\ & ((\datapath|reg28\(10)))) # (!\datapath|Mux21~4_combout\ & (\datapath|reg20\(10))))) # (!\datapath|inst\(23) & (\datapath|Mux21~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(23),
	datab => \datapath|Mux21~4_combout\,
	datac => \datapath|reg20\(10),
	datad => \datapath|reg28\(10),
	combout => \datapath|Mux21~5_combout\);

-- Location: LCCOMB_X55_Y45_N10
\datapath|Mux21~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux21~6_combout\ = (\datapath|inst\(21) & ((\datapath|inst\(22)) # ((\datapath|Mux21~3_combout\)))) # (!\datapath|inst\(21) & (!\datapath|inst\(22) & ((\datapath|Mux21~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|inst\(22),
	datac => \datapath|Mux21~3_combout\,
	datad => \datapath|Mux21~5_combout\,
	combout => \datapath|Mux21~6_combout\);

-- Location: LCCOMB_X60_Y45_N12
\datapath|Mux21~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux21~7_combout\ = (\datapath|inst\(23) & (((\datapath|reg23\(10)) # (\datapath|inst\(24))))) # (!\datapath|inst\(23) & (\datapath|reg19\(10) & ((!\datapath|inst\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg19\(10),
	datab => \datapath|inst\(23),
	datac => \datapath|reg23\(10),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux21~7_combout\);

-- Location: LCCOMB_X58_Y45_N8
\datapath|Mux21~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux21~10_combout\ = (\datapath|inst\(21) & (\datapath|inst\(22))) # (!\datapath|inst\(21) & ((\datapath|inst\(22) & (\datapath|reg10\(10))) # (!\datapath|inst\(22) & ((\datapath|reg8\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|inst\(22),
	datac => \datapath|reg10\(10),
	datad => \datapath|reg8\(10),
	combout => \datapath|Mux21~10_combout\);

-- Location: LCCOMB_X55_Y46_N28
\datapath|Mux21~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux21~11_combout\ = (\datapath|inst\(21) & ((\datapath|Mux21~10_combout\ & (\datapath|reg11\(10))) # (!\datapath|Mux21~10_combout\ & ((\datapath|reg9\(10)))))) # (!\datapath|inst\(21) & (((\datapath|Mux21~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|reg11\(10),
	datac => \datapath|reg9\(10),
	datad => \datapath|Mux21~10_combout\,
	combout => \datapath|Mux21~11_combout\);

-- Location: LCCOMB_X56_Y47_N26
\datapath|Mux21~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux21~12_combout\ = (\datapath|inst\(21) & (((\datapath|reg5\(10)) # (\datapath|inst\(22))))) # (!\datapath|inst\(21) & (\datapath|reg4\(10) & ((!\datapath|inst\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg4\(10),
	datab => \datapath|inst\(21),
	datac => \datapath|reg5\(10),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux21~12_combout\);

-- Location: LCCOMB_X56_Y47_N24
\datapath|Mux21~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux21~13_combout\ = (\datapath|Mux21~12_combout\ & ((\datapath|reg7\(10)) # ((!\datapath|inst\(22))))) # (!\datapath|Mux21~12_combout\ & (((\datapath|reg6\(10) & \datapath|inst\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg7\(10),
	datab => \datapath|Mux21~12_combout\,
	datac => \datapath|reg6\(10),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux21~13_combout\);

-- Location: LCCOMB_X55_Y43_N28
\datapath|Mux21~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux21~14_combout\ = (\datapath|Mux7~3_combout\ & ((\datapath|Mux7~4_combout\ & ((\datapath|Mux21~13_combout\))) # (!\datapath|Mux7~4_combout\ & (\datapath|reg1\(10))))) # (!\datapath|Mux7~3_combout\ & (((\datapath|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg1\(10),
	datab => \datapath|Mux7~3_combout\,
	datac => \datapath|Mux7~4_combout\,
	datad => \datapath|Mux21~13_combout\,
	combout => \datapath|Mux21~14_combout\);

-- Location: LCCOMB_X55_Y43_N18
\datapath|Mux21~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux21~15_combout\ = (\datapath|Mux21~14_combout\ & (((\datapath|reg3\(10)) # (!\datapath|Mux7~2_combout\)))) # (!\datapath|Mux21~14_combout\ & (\datapath|reg2\(10) & ((\datapath|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg2\(10),
	datab => \datapath|Mux21~14_combout\,
	datac => \datapath|reg3\(10),
	datad => \datapath|Mux7~2_combout\,
	combout => \datapath|Mux21~15_combout\);

-- Location: LCCOMB_X55_Y45_N30
\datapath|Mux21~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux21~16_combout\ = (\datapath|Mux7~0_combout\ & (((\datapath|Mux7~1_combout\)))) # (!\datapath|Mux7~0_combout\ & ((\datapath|Mux7~1_combout\ & ((\datapath|Mux21~11_combout\))) # (!\datapath|Mux7~1_combout\ & (\datapath|Mux21~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux7~0_combout\,
	datab => \datapath|Mux21~15_combout\,
	datac => \datapath|Mux7~1_combout\,
	datad => \datapath|Mux21~11_combout\,
	combout => \datapath|Mux21~16_combout\);

-- Location: LCCOMB_X52_Y39_N20
\datapath|Mux21~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux21~17_combout\ = (\datapath|inst\(21) & (((\datapath|reg13\(10)) # (\datapath|inst\(22))))) # (!\datapath|inst\(21) & (\datapath|reg12\(10) & ((!\datapath|inst\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|reg12\(10),
	datac => \datapath|reg13\(10),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux21~17_combout\);

-- Location: LCCOMB_X48_Y45_N18
\datapath|alu|alu_res~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|alu_res~69_combout\ = (\datapath|Selector21~0_combout\ & ((\controller|alu_r_sel_o~q\ & ((\controller|ctrl_data_o\(10)))) # (!\controller|alu_r_sel_o~q\ & (\datapath|Mux53~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux53~19_combout\,
	datab => \controller|alu_r_sel_o~q\,
	datac => \datapath|Selector21~0_combout\,
	datad => \controller|ctrl_data_o\(10),
	combout => \datapath|alu|alu_res~69_combout\);

-- Location: LCCOMB_X48_Y45_N12
\datapath|alu|Mux22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux22~0_combout\ = (\datapath|alu|Mux27~0_combout\ & (((\datapath|alu|Mux27~1_combout\)))) # (!\datapath|alu|Mux27~0_combout\ & ((\datapath|alu|Mux27~1_combout\ & (\datapath|alu|Add0~33_combout\)) # (!\datapath|alu|Mux27~1_combout\ & 
-- ((\datapath|alu|alu_res~69_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Mux27~0_combout\,
	datab => \datapath|alu|Add0~33_combout\,
	datac => \datapath|alu|Mux27~1_combout\,
	datad => \datapath|alu|alu_res~69_combout\,
	combout => \datapath|alu|Mux22~0_combout\);

-- Location: LCCOMB_X48_Y45_N2
\datapath|alu|Add0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~35_combout\ = \controller|alu_func_sel_o\(1) $ (((\controller|alu_r_sel_o~q\ & ((\controller|ctrl_data_o\(11)))) # (!\controller|alu_r_sel_o~q\ & (\datapath|Mux52~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|alu_func_sel_o\(1),
	datab => \datapath|Mux52~19_combout\,
	datac => \controller|ctrl_data_o\(11),
	datad => \controller|alu_r_sel_o~q\,
	combout => \datapath|alu|Add0~35_combout\);

-- Location: LCCOMB_X56_Y41_N14
\datapath|Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux20~0_combout\ = (\datapath|inst\(21) & ((\datapath|inst\(22)) # ((\datapath|reg9\(11))))) # (!\datapath|inst\(21) & (!\datapath|inst\(22) & ((\datapath|reg8\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|inst\(22),
	datac => \datapath|reg9\(11),
	datad => \datapath|reg8\(11),
	combout => \datapath|Mux20~0_combout\);

-- Location: LCCOMB_X56_Y41_N0
\datapath|Mux20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux20~1_combout\ = (\datapath|inst\(22) & ((\datapath|Mux20~0_combout\ & (\datapath|reg11\(11))) # (!\datapath|Mux20~0_combout\ & ((\datapath|reg10\(11)))))) # (!\datapath|inst\(22) & (\datapath|Mux20~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(22),
	datab => \datapath|Mux20~0_combout\,
	datac => \datapath|reg11\(11),
	datad => \datapath|reg10\(11),
	combout => \datapath|Mux20~1_combout\);

-- Location: LCCOMB_X52_Y48_N28
\datapath|Mux20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux20~2_combout\ = (\datapath|inst\(23) & (((\datapath|inst\(24))))) # (!\datapath|inst\(23) & ((\datapath|inst\(24) & ((\datapath|reg25\(11)))) # (!\datapath|inst\(24) & (\datapath|reg17\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg17\(11),
	datab => \datapath|inst\(23),
	datac => \datapath|reg25\(11),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux20~2_combout\);

-- Location: LCCOMB_X53_Y48_N12
\datapath|Mux20~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux20~3_combout\ = (\datapath|inst\(23) & ((\datapath|Mux20~2_combout\ & (\datapath|reg29\(11))) # (!\datapath|Mux20~2_combout\ & ((\datapath|reg21\(11)))))) # (!\datapath|inst\(23) & (((\datapath|Mux20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg29\(11),
	datab => \datapath|inst\(23),
	datac => \datapath|reg21\(11),
	datad => \datapath|Mux20~2_combout\,
	combout => \datapath|Mux20~3_combout\);

-- Location: LCCOMB_X54_Y49_N26
\datapath|Mux20~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux20~4_combout\ = (\datapath|inst\(24) & (\datapath|inst\(23))) # (!\datapath|inst\(24) & ((\datapath|inst\(23) & (\datapath|reg22\(11))) # (!\datapath|inst\(23) & ((\datapath|reg18\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|inst\(23),
	datac => \datapath|reg22\(11),
	datad => \datapath|reg18\(11),
	combout => \datapath|Mux20~4_combout\);

-- Location: LCCOMB_X54_Y49_N14
\datapath|Mux20~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux20~5_combout\ = (\datapath|Mux20~4_combout\ & ((\datapath|reg30\(11)) # ((!\datapath|inst\(24))))) # (!\datapath|Mux20~4_combout\ & (((\datapath|reg26\(11) & \datapath|inst\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg30\(11),
	datab => \datapath|reg26\(11),
	datac => \datapath|Mux20~4_combout\,
	datad => \datapath|inst\(24),
	combout => \datapath|Mux20~5_combout\);

-- Location: LCCOMB_X58_Y48_N12
\datapath|Mux20~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux20~6_combout\ = (\datapath|inst\(24) & (((\datapath|reg24\(11)) # (\datapath|inst\(23))))) # (!\datapath|inst\(24) & (\datapath|reg16\(11) & ((!\datapath|inst\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg16\(11),
	datab => \datapath|inst\(24),
	datac => \datapath|reg24\(11),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux20~6_combout\);

-- Location: LCCOMB_X57_Y48_N28
\datapath|Mux20~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux20~7_combout\ = (\datapath|inst\(23) & ((\datapath|Mux20~6_combout\ & (\datapath|reg28\(11))) # (!\datapath|Mux20~6_combout\ & ((\datapath|reg20\(11)))))) # (!\datapath|inst\(23) & (((\datapath|Mux20~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(23),
	datab => \datapath|reg28\(11),
	datac => \datapath|reg20\(11),
	datad => \datapath|Mux20~6_combout\,
	combout => \datapath|Mux20~7_combout\);

-- Location: LCCOMB_X56_Y48_N16
\datapath|Mux20~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux20~8_combout\ = (\datapath|inst\(21) & (((\datapath|inst\(22))))) # (!\datapath|inst\(21) & ((\datapath|inst\(22) & (\datapath|Mux20~5_combout\)) # (!\datapath|inst\(22) & ((\datapath|Mux20~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux20~5_combout\,
	datab => \datapath|inst\(21),
	datac => \datapath|inst\(22),
	datad => \datapath|Mux20~7_combout\,
	combout => \datapath|Mux20~8_combout\);

-- Location: LCCOMB_X60_Y45_N24
\datapath|Mux20~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux20~9_combout\ = (\datapath|inst\(23) & (((\datapath|reg23\(11)) # (\datapath|inst\(24))))) # (!\datapath|inst\(23) & (\datapath|reg19\(11) & ((!\datapath|inst\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg19\(11),
	datab => \datapath|inst\(23),
	datac => \datapath|reg23\(11),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux20~9_combout\);

-- Location: LCCOMB_X56_Y48_N12
\datapath|Mux20~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux20~10_combout\ = (\datapath|Mux20~9_combout\ & (((\datapath|reg31\(11))) # (!\datapath|inst\(24)))) # (!\datapath|Mux20~9_combout\ & (\datapath|inst\(24) & (\datapath|reg27\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux20~9_combout\,
	datab => \datapath|inst\(24),
	datac => \datapath|reg27\(11),
	datad => \datapath|reg31\(11),
	combout => \datapath|Mux20~10_combout\);

-- Location: LCCOMB_X56_Y48_N10
\datapath|Mux20~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux20~11_combout\ = (\datapath|inst\(21) & ((\datapath|Mux20~8_combout\ & ((\datapath|Mux20~10_combout\))) # (!\datapath|Mux20~8_combout\ & (\datapath|Mux20~3_combout\)))) # (!\datapath|inst\(21) & (((\datapath|Mux20~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux20~3_combout\,
	datab => \datapath|inst\(21),
	datac => \datapath|Mux20~10_combout\,
	datad => \datapath|Mux20~8_combout\,
	combout => \datapath|Mux20~11_combout\);

-- Location: LCCOMB_X56_Y47_N22
\datapath|Mux20~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux20~12_combout\ = (\datapath|inst\(22) & (((\datapath|reg6\(11)) # (\datapath|inst\(21))))) # (!\datapath|inst\(22) & (\datapath|reg4\(11) & ((!\datapath|inst\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(22),
	datab => \datapath|reg4\(11),
	datac => \datapath|reg6\(11),
	datad => \datapath|inst\(21),
	combout => \datapath|Mux20~12_combout\);

-- Location: LCCOMB_X56_Y47_N12
\datapath|Mux20~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux20~13_combout\ = (\datapath|Mux20~12_combout\ & (((\datapath|reg7\(11))) # (!\datapath|inst\(21)))) # (!\datapath|Mux20~12_combout\ & (\datapath|inst\(21) & (\datapath|reg5\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux20~12_combout\,
	datab => \datapath|inst\(21),
	datac => \datapath|reg5\(11),
	datad => \datapath|reg7\(11),
	combout => \datapath|Mux20~13_combout\);

-- Location: LCCOMB_X59_Y41_N28
\datapath|Mux20~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux20~14_combout\ = (\datapath|Mux7~3_combout\ & ((\datapath|Mux7~4_combout\ & ((\datapath|Mux20~13_combout\))) # (!\datapath|Mux7~4_combout\ & (\datapath|reg1\(11))))) # (!\datapath|Mux7~3_combout\ & (((\datapath|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg1\(11),
	datab => \datapath|Mux7~3_combout\,
	datac => \datapath|Mux7~4_combout\,
	datad => \datapath|Mux20~13_combout\,
	combout => \datapath|Mux20~14_combout\);

-- Location: LCCOMB_X55_Y41_N26
\datapath|Mux20~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux20~15_combout\ = (\datapath|Mux7~2_combout\ & ((\datapath|Mux20~14_combout\ & ((\datapath|reg3\(11)))) # (!\datapath|Mux20~14_combout\ & (\datapath|reg2\(11))))) # (!\datapath|Mux7~2_combout\ & (((\datapath|Mux20~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux7~2_combout\,
	datab => \datapath|reg2\(11),
	datac => \datapath|reg3\(11),
	datad => \datapath|Mux20~14_combout\,
	combout => \datapath|Mux20~15_combout\);

-- Location: LCCOMB_X56_Y48_N28
\datapath|Mux20~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux20~16_combout\ = (\datapath|Mux7~0_combout\ & ((\datapath|Mux7~1_combout\) # ((\datapath|Mux20~11_combout\)))) # (!\datapath|Mux7~0_combout\ & (!\datapath|Mux7~1_combout\ & (\datapath|Mux20~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux7~0_combout\,
	datab => \datapath|Mux7~1_combout\,
	datac => \datapath|Mux20~15_combout\,
	datad => \datapath|Mux20~11_combout\,
	combout => \datapath|Mux20~16_combout\);

-- Location: LCCOMB_X54_Y39_N2
\datapath|Mux20~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux20~17_combout\ = (\datapath|inst\(22) & ((\datapath|inst\(21)) # ((\datapath|reg14\(11))))) # (!\datapath|inst\(22) & (!\datapath|inst\(21) & ((\datapath|reg12\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(22),
	datab => \datapath|inst\(21),
	datac => \datapath|reg14\(11),
	datad => \datapath|reg12\(11),
	combout => \datapath|Mux20~17_combout\);

-- Location: LCCOMB_X55_Y39_N28
\datapath|Mux20~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux20~18_combout\ = (\datapath|inst\(21) & ((\datapath|Mux20~17_combout\ & (\datapath|reg15\(11))) # (!\datapath|Mux20~17_combout\ & ((\datapath|reg13\(11)))))) # (!\datapath|inst\(21) & (((\datapath|Mux20~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg15\(11),
	datab => \datapath|inst\(21),
	datac => \datapath|reg13\(11),
	datad => \datapath|Mux20~17_combout\,
	combout => \datapath|Mux20~18_combout\);

-- Location: LCCOMB_X56_Y41_N20
\datapath|Mux20~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux20~19_combout\ = (\datapath|Mux7~1_combout\ & ((\datapath|Mux20~16_combout\ & (\datapath|Mux20~18_combout\)) # (!\datapath|Mux20~16_combout\ & ((\datapath|Mux20~1_combout\))))) # (!\datapath|Mux7~1_combout\ & 
-- (((\datapath|Mux20~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux20~18_combout\,
	datab => \datapath|Mux7~1_combout\,
	datac => \datapath|Mux20~16_combout\,
	datad => \datapath|Mux20~1_combout\,
	combout => \datapath|Mux20~19_combout\);

-- Location: LCCOMB_X50_Y47_N20
\datapath|Mux19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux19~2_combout\ = (\datapath|inst\(24) & (((\datapath|reg25\(12)) # (\datapath|inst\(23))))) # (!\datapath|inst\(24) & (\datapath|reg17\(12) & ((!\datapath|inst\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg17\(12),
	datab => \datapath|inst\(24),
	datac => \datapath|reg25\(12),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux19~2_combout\);

-- Location: LCCOMB_X58_Y48_N0
\datapath|Mux19~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux19~4_combout\ = (\datapath|inst\(23) & (\datapath|inst\(24))) # (!\datapath|inst\(23) & ((\datapath|inst\(24) & (\datapath|reg24\(12))) # (!\datapath|inst\(24) & ((\datapath|reg16\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(23),
	datab => \datapath|inst\(24),
	datac => \datapath|reg24\(12),
	datad => \datapath|reg16\(12),
	combout => \datapath|Mux19~4_combout\);

-- Location: LCCOMB_X58_Y47_N28
\datapath|Mux19~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux19~5_combout\ = (\datapath|Mux19~4_combout\ & (((\datapath|reg28\(12))) # (!\datapath|inst\(23)))) # (!\datapath|Mux19~4_combout\ & (\datapath|inst\(23) & (\datapath|reg20\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux19~4_combout\,
	datab => \datapath|inst\(23),
	datac => \datapath|reg20\(12),
	datad => \datapath|reg28\(12),
	combout => \datapath|Mux19~5_combout\);

-- Location: LCCOMB_X60_Y45_N4
\datapath|Mux19~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux19~7_combout\ = (\datapath|inst\(23) & (((\datapath|reg23\(12)) # (\datapath|inst\(24))))) # (!\datapath|inst\(23) & (\datapath|reg19\(12) & ((!\datapath|inst\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(23),
	datab => \datapath|reg19\(12),
	datac => \datapath|reg23\(12),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux19~7_combout\);

-- Location: LCCOMB_X59_Y45_N30
\datapath|Mux19~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux19~8_combout\ = (\datapath|Mux19~7_combout\ & (((\datapath|reg31\(12)) # (!\datapath|inst\(24))))) # (!\datapath|Mux19~7_combout\ & (\datapath|reg27\(12) & ((\datapath|inst\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux19~7_combout\,
	datab => \datapath|reg27\(12),
	datac => \datapath|reg31\(12),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux19~8_combout\);

-- Location: LCCOMB_X54_Y46_N0
\datapath|Mux19~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux19~10_combout\ = (\datapath|inst\(21) & (((\datapath|inst\(22))))) # (!\datapath|inst\(21) & ((\datapath|inst\(22) & ((\datapath|reg10\(12)))) # (!\datapath|inst\(22) & (\datapath|reg8\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg8\(12),
	datab => \datapath|inst\(21),
	datac => \datapath|reg10\(12),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux19~10_combout\);

-- Location: LCCOMB_X55_Y46_N24
\datapath|Mux19~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux19~11_combout\ = (\datapath|inst\(21) & ((\datapath|Mux19~10_combout\ & (\datapath|reg11\(12))) # (!\datapath|Mux19~10_combout\ & ((\datapath|reg9\(12)))))) # (!\datapath|inst\(21) & (((\datapath|Mux19~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|reg11\(12),
	datac => \datapath|reg9\(12),
	datad => \datapath|Mux19~10_combout\,
	combout => \datapath|Mux19~11_combout\);

-- Location: LCCOMB_X56_Y47_N2
\datapath|Mux19~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux19~12_combout\ = (\datapath|inst\(21) & (((\datapath|reg5\(12)) # (\datapath|inst\(22))))) # (!\datapath|inst\(21) & (\datapath|reg4\(12) & ((!\datapath|inst\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg4\(12),
	datab => \datapath|inst\(21),
	datac => \datapath|reg5\(12),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux19~12_combout\);

-- Location: LCCOMB_X56_Y47_N16
\datapath|Mux19~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux19~13_combout\ = (\datapath|inst\(22) & ((\datapath|Mux19~12_combout\ & (\datapath|reg7\(12))) # (!\datapath|Mux19~12_combout\ & ((\datapath|reg6\(12)))))) # (!\datapath|inst\(22) & (((\datapath|Mux19~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(22),
	datab => \datapath|reg7\(12),
	datac => \datapath|reg6\(12),
	datad => \datapath|Mux19~12_combout\,
	combout => \datapath|Mux19~13_combout\);

-- Location: LCCOMB_X56_Y45_N16
\datapath|Mux19~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux19~14_combout\ = (\datapath|Mux7~3_combout\ & ((\datapath|Mux7~4_combout\ & ((\datapath|Mux19~13_combout\))) # (!\datapath|Mux7~4_combout\ & (\datapath|reg1\(12))))) # (!\datapath|Mux7~3_combout\ & (((\datapath|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg1\(12),
	datab => \datapath|Mux19~13_combout\,
	datac => \datapath|Mux7~3_combout\,
	datad => \datapath|Mux7~4_combout\,
	combout => \datapath|Mux19~14_combout\);

-- Location: LCCOMB_X56_Y45_N18
\datapath|Mux19~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux19~15_combout\ = (\datapath|Mux7~2_combout\ & ((\datapath|Mux19~14_combout\ & (\datapath|reg3\(12))) # (!\datapath|Mux19~14_combout\ & ((\datapath|reg2\(12)))))) # (!\datapath|Mux7~2_combout\ & (\datapath|Mux19~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux7~2_combout\,
	datab => \datapath|Mux19~14_combout\,
	datac => \datapath|reg3\(12),
	datad => \datapath|reg2\(12),
	combout => \datapath|Mux19~15_combout\);

-- Location: LCCOMB_X56_Y45_N10
\datapath|Mux19~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux19~16_combout\ = (\datapath|Mux7~1_combout\ & (((\datapath|Mux7~0_combout\) # (\datapath|Mux19~11_combout\)))) # (!\datapath|Mux7~1_combout\ & (\datapath|Mux19~15_combout\ & (!\datapath|Mux7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux7~1_combout\,
	datab => \datapath|Mux19~15_combout\,
	datac => \datapath|Mux7~0_combout\,
	datad => \datapath|Mux19~11_combout\,
	combout => \datapath|Mux19~16_combout\);

-- Location: LCCOMB_X52_Y48_N0
\datapath|Mux18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux18~2_combout\ = (\datapath|inst\(23) & (((\datapath|inst\(24))))) # (!\datapath|inst\(23) & ((\datapath|inst\(24) & ((\datapath|reg25\(13)))) # (!\datapath|inst\(24) & (\datapath|reg17\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg17\(13),
	datab => \datapath|inst\(23),
	datac => \datapath|reg25\(13),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux18~2_combout\);

-- Location: LCCOMB_X53_Y48_N24
\datapath|Mux18~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux18~3_combout\ = (\datapath|Mux18~2_combout\ & (((\datapath|reg29\(13))) # (!\datapath|inst\(23)))) # (!\datapath|Mux18~2_combout\ & (\datapath|inst\(23) & (\datapath|reg21\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux18~2_combout\,
	datab => \datapath|inst\(23),
	datac => \datapath|reg21\(13),
	datad => \datapath|reg29\(13),
	combout => \datapath|Mux18~3_combout\);

-- Location: LCCOMB_X58_Y48_N26
\datapath|Mux18~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux18~6_combout\ = (\datapath|inst\(23) & (\datapath|inst\(24))) # (!\datapath|inst\(23) & ((\datapath|inst\(24) & (\datapath|reg24\(13))) # (!\datapath|inst\(24) & ((\datapath|reg16\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(23),
	datab => \datapath|inst\(24),
	datac => \datapath|reg24\(13),
	datad => \datapath|reg16\(13),
	combout => \datapath|Mux18~6_combout\);

-- Location: LCCOMB_X58_Y47_N16
\datapath|Mux18~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux18~7_combout\ = (\datapath|inst\(23) & ((\datapath|Mux18~6_combout\ & (\datapath|reg28\(13))) # (!\datapath|Mux18~6_combout\ & ((\datapath|reg20\(13)))))) # (!\datapath|inst\(23) & (((\datapath|Mux18~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(23),
	datab => \datapath|reg28\(13),
	datac => \datapath|reg20\(13),
	datad => \datapath|Mux18~6_combout\,
	combout => \datapath|Mux18~7_combout\);

-- Location: LCCOMB_X56_Y47_N6
\datapath|Mux18~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux18~12_combout\ = (\datapath|inst\(21) & (((\datapath|inst\(22))))) # (!\datapath|inst\(21) & ((\datapath|inst\(22) & ((\datapath|reg6\(13)))) # (!\datapath|inst\(22) & (\datapath|reg4\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg4\(13),
	datab => \datapath|inst\(21),
	datac => \datapath|reg6\(13),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux18~12_combout\);

-- Location: LCCOMB_X56_Y47_N20
\datapath|Mux18~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux18~13_combout\ = (\datapath|Mux18~12_combout\ & (((\datapath|reg7\(13))) # (!\datapath|inst\(21)))) # (!\datapath|Mux18~12_combout\ & (\datapath|inst\(21) & (\datapath|reg5\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux18~12_combout\,
	datab => \datapath|inst\(21),
	datac => \datapath|reg5\(13),
	datad => \datapath|reg7\(13),
	combout => \datapath|Mux18~13_combout\);

-- Location: LCCOMB_X56_Y45_N14
\datapath|Mux18~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux18~14_combout\ = (\datapath|Mux7~4_combout\ & ((\datapath|Mux18~13_combout\) # ((!\datapath|Mux7~3_combout\)))) # (!\datapath|Mux7~4_combout\ & (((\datapath|Mux7~3_combout\ & \datapath|reg1\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux7~4_combout\,
	datab => \datapath|Mux18~13_combout\,
	datac => \datapath|Mux7~3_combout\,
	datad => \datapath|reg1\(13),
	combout => \datapath|Mux18~14_combout\);

-- Location: LCCOMB_X56_Y45_N24
\datapath|Mux18~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux18~15_combout\ = (\datapath|Mux18~14_combout\ & (((\datapath|reg3\(13)) # (!\datapath|Mux7~2_combout\)))) # (!\datapath|Mux18~14_combout\ & (\datapath|reg2\(13) & ((\datapath|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg2\(13),
	datab => \datapath|Mux18~14_combout\,
	datac => \datapath|reg3\(13),
	datad => \datapath|Mux7~2_combout\,
	combout => \datapath|Mux18~15_combout\);

-- Location: LCCOMB_X54_Y48_N8
\datapath|Mux17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux17~0_combout\ = (\datapath|inst\(24) & (\datapath|inst\(23))) # (!\datapath|inst\(24) & ((\datapath|inst\(23) & (\datapath|reg22\(14))) # (!\datapath|inst\(23) & ((\datapath|reg18\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|inst\(23),
	datac => \datapath|reg22\(14),
	datad => \datapath|reg18\(14),
	combout => \datapath|Mux17~0_combout\);

-- Location: LCCOMB_X55_Y48_N6
\datapath|Mux17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux17~1_combout\ = (\datapath|inst\(24) & ((\datapath|Mux17~0_combout\ & ((\datapath|reg30\(14)))) # (!\datapath|Mux17~0_combout\ & (\datapath|reg26\(14))))) # (!\datapath|inst\(24) & (((\datapath|Mux17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|reg26\(14),
	datac => \datapath|reg30\(14),
	datad => \datapath|Mux17~0_combout\,
	combout => \datapath|Mux17~1_combout\);

-- Location: LCCOMB_X52_Y48_N20
\datapath|Mux17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux17~2_combout\ = (\datapath|inst\(23) & (((\datapath|inst\(24))))) # (!\datapath|inst\(23) & ((\datapath|inst\(24) & ((\datapath|reg25\(14)))) # (!\datapath|inst\(24) & (\datapath|reg17\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg17\(14),
	datab => \datapath|inst\(23),
	datac => \datapath|reg25\(14),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux17~2_combout\);

-- Location: LCCOMB_X53_Y47_N4
\datapath|Mux17~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux17~3_combout\ = (\datapath|Mux17~2_combout\ & ((\datapath|reg29\(14)) # ((!\datapath|inst\(23))))) # (!\datapath|Mux17~2_combout\ & (((\datapath|reg21\(14) & \datapath|inst\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux17~2_combout\,
	datab => \datapath|reg29\(14),
	datac => \datapath|reg21\(14),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux17~3_combout\);

-- Location: LCCOMB_X59_Y47_N0
\datapath|Mux17~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux17~4_combout\ = (\datapath|inst\(23) & (\datapath|inst\(24))) # (!\datapath|inst\(23) & ((\datapath|inst\(24) & (\datapath|reg24\(14))) # (!\datapath|inst\(24) & ((\datapath|reg16\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(23),
	datab => \datapath|inst\(24),
	datac => \datapath|reg24\(14),
	datad => \datapath|reg16\(14),
	combout => \datapath|Mux17~4_combout\);

-- Location: LCCOMB_X58_Y47_N12
\datapath|Mux17~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux17~5_combout\ = (\datapath|Mux17~4_combout\ & ((\datapath|reg28\(14)) # ((!\datapath|inst\(23))))) # (!\datapath|Mux17~4_combout\ & (((\datapath|reg20\(14) & \datapath|inst\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg28\(14),
	datab => \datapath|Mux17~4_combout\,
	datac => \datapath|reg20\(14),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux17~5_combout\);

-- Location: LCCOMB_X52_Y39_N12
\datapath|Mux17~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux17~6_combout\ = (\datapath|inst\(21) & (((\datapath|Mux17~3_combout\) # (\datapath|inst\(22))))) # (!\datapath|inst\(21) & (\datapath|Mux17~5_combout\ & ((!\datapath|inst\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux17~5_combout\,
	datab => \datapath|Mux17~3_combout\,
	datac => \datapath|inst\(21),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux17~6_combout\);

-- Location: LCCOMB_X60_Y46_N8
\datapath|Mux17~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux17~7_combout\ = (\datapath|inst\(24) & (\datapath|inst\(23))) # (!\datapath|inst\(24) & ((\datapath|inst\(23) & (\datapath|reg23\(14))) # (!\datapath|inst\(23) & ((\datapath|reg19\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|inst\(23),
	datac => \datapath|reg23\(14),
	datad => \datapath|reg19\(14),
	combout => \datapath|Mux17~7_combout\);

-- Location: LCCOMB_X59_Y45_N14
\datapath|Mux17~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux17~8_combout\ = (\datapath|inst\(24) & ((\datapath|Mux17~7_combout\ & ((\datapath|reg31\(14)))) # (!\datapath|Mux17~7_combout\ & (\datapath|reg27\(14))))) # (!\datapath|inst\(24) & (((\datapath|Mux17~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg27\(14),
	datab => \datapath|inst\(24),
	datac => \datapath|reg31\(14),
	datad => \datapath|Mux17~7_combout\,
	combout => \datapath|Mux17~8_combout\);

-- Location: LCCOMB_X52_Y39_N22
\datapath|Mux17~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux17~9_combout\ = (\datapath|Mux17~6_combout\ & ((\datapath|Mux17~8_combout\) # ((!\datapath|inst\(22))))) # (!\datapath|Mux17~6_combout\ & (((\datapath|Mux17~1_combout\ & \datapath|inst\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux17~8_combout\,
	datab => \datapath|Mux17~1_combout\,
	datac => \datapath|Mux17~6_combout\,
	datad => \datapath|inst\(22),
	combout => \datapath|Mux17~9_combout\);

-- Location: LCCOMB_X52_Y39_N16
\datapath|Mux17~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux17~17_combout\ = (\datapath|inst\(21) & ((\datapath|reg13\(14)) # ((\datapath|inst\(22))))) # (!\datapath|inst\(21) & (((\datapath|reg12\(14) & !\datapath|inst\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg13\(14),
	datab => \datapath|inst\(21),
	datac => \datapath|reg12\(14),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux17~17_combout\);

-- Location: LCCOMB_X46_Y46_N30
\datapath|alu|Add0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~47_combout\ = \controller|alu_func_sel_o\(1) $ (((\controller|alu_r_sel_o~q\ & (\controller|ctrl_data_o\(15))) # (!\controller|alu_r_sel_o~q\ & ((\datapath|Mux48~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_data_o\(15),
	datab => \controller|alu_func_sel_o\(1),
	datac => \controller|alu_r_sel_o~q\,
	datad => \datapath|Mux48~19_combout\,
	combout => \datapath|alu|Add0~47_combout\);

-- Location: LCCOMB_X56_Y41_N22
\datapath|Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux16~0_combout\ = (\datapath|inst\(21) & ((\datapath|inst\(22)) # ((\datapath|reg9\(15))))) # (!\datapath|inst\(21) & (!\datapath|inst\(22) & ((\datapath|reg8\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|inst\(22),
	datac => \datapath|reg9\(15),
	datad => \datapath|reg8\(15),
	combout => \datapath|Mux16~0_combout\);

-- Location: LCCOMB_X56_Y41_N8
\datapath|Mux16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux16~1_combout\ = (\datapath|Mux16~0_combout\ & (((\datapath|reg11\(15))) # (!\datapath|inst\(22)))) # (!\datapath|Mux16~0_combout\ & (\datapath|inst\(22) & ((\datapath|reg10\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux16~0_combout\,
	datab => \datapath|inst\(22),
	datac => \datapath|reg11\(15),
	datad => \datapath|reg10\(15),
	combout => \datapath|Mux16~1_combout\);

-- Location: LCCOMB_X54_Y48_N28
\datapath|Mux16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux16~4_combout\ = (\datapath|inst\(24) & (\datapath|inst\(23))) # (!\datapath|inst\(24) & ((\datapath|inst\(23) & (\datapath|reg22\(15))) # (!\datapath|inst\(23) & ((\datapath|reg18\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|inst\(23),
	datac => \datapath|reg22\(15),
	datad => \datapath|reg18\(15),
	combout => \datapath|Mux16~4_combout\);

-- Location: LCCOMB_X55_Y48_N16
\datapath|Mux16~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux16~5_combout\ = (\datapath|Mux16~4_combout\ & ((\datapath|reg30\(15)) # ((!\datapath|inst\(24))))) # (!\datapath|Mux16~4_combout\ & (((\datapath|reg26\(15) & \datapath|inst\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg30\(15),
	datab => \datapath|Mux16~4_combout\,
	datac => \datapath|reg26\(15),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux16~5_combout\);

-- Location: LCCOMB_X59_Y47_N4
\datapath|Mux16~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux16~6_combout\ = (\datapath|inst\(23) & (\datapath|inst\(24))) # (!\datapath|inst\(23) & ((\datapath|inst\(24) & (\datapath|reg24\(15))) # (!\datapath|inst\(24) & ((\datapath|reg16\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(23),
	datab => \datapath|inst\(24),
	datac => \datapath|reg24\(15),
	datad => \datapath|reg16\(15),
	combout => \datapath|Mux16~6_combout\);

-- Location: LCCOMB_X58_Y47_N0
\datapath|Mux16~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux16~7_combout\ = (\datapath|Mux16~6_combout\ & (((\datapath|reg28\(15))) # (!\datapath|inst\(23)))) # (!\datapath|Mux16~6_combout\ & (\datapath|inst\(23) & (\datapath|reg20\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux16~6_combout\,
	datab => \datapath|inst\(23),
	datac => \datapath|reg20\(15),
	datad => \datapath|reg28\(15),
	combout => \datapath|Mux16~7_combout\);

-- Location: LCCOMB_X56_Y48_N22
\datapath|Mux16~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux16~8_combout\ = (\datapath|inst\(21) & (((\datapath|inst\(22))))) # (!\datapath|inst\(21) & ((\datapath|inst\(22) & (\datapath|Mux16~5_combout\)) # (!\datapath|inst\(22) & ((\datapath|Mux16~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux16~5_combout\,
	datab => \datapath|inst\(21),
	datac => \datapath|inst\(22),
	datad => \datapath|Mux16~7_combout\,
	combout => \datapath|Mux16~8_combout\);

-- Location: LCCOMB_X58_Y41_N18
\datapath|Mux16~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux16~12_combout\ = (\datapath|inst\(22) & ((\datapath|inst\(21)) # ((\datapath|reg6\(15))))) # (!\datapath|inst\(22) & (!\datapath|inst\(21) & ((\datapath|reg4\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(22),
	datab => \datapath|inst\(21),
	datac => \datapath|reg6\(15),
	datad => \datapath|reg4\(15),
	combout => \datapath|Mux16~12_combout\);

-- Location: LCCOMB_X58_Y41_N24
\datapath|Mux16~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux16~13_combout\ = (\datapath|inst\(21) & ((\datapath|Mux16~12_combout\ & (\datapath|reg7\(15))) # (!\datapath|Mux16~12_combout\ & ((\datapath|reg5\(15)))))) # (!\datapath|inst\(21) & (((\datapath|Mux16~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg7\(15),
	datab => \datapath|inst\(21),
	datac => \datapath|reg5\(15),
	datad => \datapath|Mux16~12_combout\,
	combout => \datapath|Mux16~13_combout\);

-- Location: LCCOMB_X58_Y44_N6
\datapath|Mux16~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux16~14_combout\ = (\datapath|Mux7~3_combout\ & ((\datapath|Mux7~4_combout\ & (\datapath|Mux16~13_combout\)) # (!\datapath|Mux7~4_combout\ & ((\datapath|reg1\(15)))))) # (!\datapath|Mux7~3_combout\ & (\datapath|Mux7~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux7~3_combout\,
	datab => \datapath|Mux7~4_combout\,
	datac => \datapath|Mux16~13_combout\,
	datad => \datapath|reg1\(15),
	combout => \datapath|Mux16~14_combout\);

-- Location: LCCOMB_X57_Y44_N8
\datapath|Mux16~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux16~15_combout\ = (\datapath|Mux7~2_combout\ & ((\datapath|Mux16~14_combout\ & ((\datapath|reg3\(15)))) # (!\datapath|Mux16~14_combout\ & (\datapath|reg2\(15))))) # (!\datapath|Mux7~2_combout\ & (((\datapath|Mux16~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg2\(15),
	datab => \datapath|Mux7~2_combout\,
	datac => \datapath|reg3\(15),
	datad => \datapath|Mux16~14_combout\,
	combout => \datapath|Mux16~15_combout\);

-- Location: LCCOMB_X47_Y43_N6
\datapath|Selector47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector47~0_combout\ = (\controller|alu_r_sel_o~q\ & (\controller|ctrl_data_o\(16))) # (!\controller|alu_r_sel_o~q\ & ((\datapath|Mux47~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_data_o\(16),
	datab => \controller|alu_r_sel_o~q\,
	datad => \datapath|Mux47~19_combout\,
	combout => \datapath|Selector47~0_combout\);

-- Location: LCCOMB_X54_Y48_N16
\datapath|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux15~0_combout\ = (\datapath|inst\(24) & (\datapath|inst\(23))) # (!\datapath|inst\(24) & ((\datapath|inst\(23) & (\datapath|reg22\(16))) # (!\datapath|inst\(23) & ((\datapath|reg18\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|inst\(23),
	datac => \datapath|reg22\(16),
	datad => \datapath|reg18\(16),
	combout => \datapath|Mux15~0_combout\);

-- Location: LCCOMB_X55_Y48_N22
\datapath|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux15~1_combout\ = (\datapath|Mux15~0_combout\ & (((\datapath|reg30\(16)) # (!\datapath|inst\(24))))) # (!\datapath|Mux15~0_combout\ & (\datapath|reg26\(16) & ((\datapath|inst\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux15~0_combout\,
	datab => \datapath|reg26\(16),
	datac => \datapath|reg30\(16),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux15~1_combout\);

-- Location: LCCOMB_X60_Y41_N12
\datapath|Mux15~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux15~12_combout\ = (\datapath|inst\(21) & (((\datapath|reg5\(16)) # (\datapath|inst\(22))))) # (!\datapath|inst\(21) & (\datapath|reg4\(16) & ((!\datapath|inst\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg4\(16),
	datab => \datapath|inst\(21),
	datac => \datapath|reg5\(16),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux15~12_combout\);

-- Location: LCCOMB_X59_Y44_N24
\datapath|Mux15~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux15~13_combout\ = (\datapath|Mux15~12_combout\ & ((\datapath|reg7\(16)) # ((!\datapath|inst\(22))))) # (!\datapath|Mux15~12_combout\ & (((\datapath|reg6\(16) & \datapath|inst\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg7\(16),
	datab => \datapath|Mux15~12_combout\,
	datac => \datapath|reg6\(16),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux15~13_combout\);

-- Location: LCCOMB_X57_Y47_N22
\datapath|Mux15~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux15~14_combout\ = (\datapath|Mux7~4_combout\ & (((\datapath|Mux15~13_combout\)) # (!\datapath|Mux7~3_combout\))) # (!\datapath|Mux7~4_combout\ & (\datapath|Mux7~3_combout\ & ((\datapath|reg1\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux7~4_combout\,
	datab => \datapath|Mux7~3_combout\,
	datac => \datapath|Mux15~13_combout\,
	datad => \datapath|reg1\(16),
	combout => \datapath|Mux15~14_combout\);

-- Location: LCCOMB_X57_Y44_N30
\datapath|Mux15~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux15~15_combout\ = (\datapath|Mux15~14_combout\ & (((\datapath|reg3\(16))) # (!\datapath|Mux7~2_combout\))) # (!\datapath|Mux15~14_combout\ & (\datapath|Mux7~2_combout\ & ((\datapath|reg2\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux15~14_combout\,
	datab => \datapath|Mux7~2_combout\,
	datac => \datapath|reg3\(16),
	datad => \datapath|reg2\(16),
	combout => \datapath|Mux15~15_combout\);

-- Location: LCCOMB_X54_Y40_N0
\datapath|Mux15~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux15~17_combout\ = (\datapath|inst\(21) & ((\datapath|inst\(22)) # ((\datapath|reg13\(16))))) # (!\datapath|inst\(21) & (!\datapath|inst\(22) & ((\datapath|reg12\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|inst\(22),
	datac => \datapath|reg13\(16),
	datad => \datapath|reg12\(16),
	combout => \datapath|Mux15~17_combout\);

-- Location: LCCOMB_X53_Y40_N14
\datapath|Mux15~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux15~18_combout\ = (\datapath|inst\(22) & ((\datapath|Mux15~17_combout\ & (\datapath|reg15\(16))) # (!\datapath|Mux15~17_combout\ & ((\datapath|reg14\(16)))))) # (!\datapath|inst\(22) & (\datapath|Mux15~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(22),
	datab => \datapath|Mux15~17_combout\,
	datac => \datapath|reg15\(16),
	datad => \datapath|reg14\(16),
	combout => \datapath|Mux15~18_combout\);

-- Location: LCCOMB_X47_Y43_N26
\datapath|alu|alu_res~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|alu_res~72_combout\ = (\datapath|Selector15~0_combout\ & ((\controller|alu_r_sel_o~q\ & (\controller|ctrl_data_o\(16))) # (!\controller|alu_r_sel_o~q\ & ((\datapath|Mux47~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_data_o\(16),
	datab => \controller|alu_r_sel_o~q\,
	datac => \datapath|Mux47~19_combout\,
	datad => \datapath|Selector15~0_combout\,
	combout => \datapath|alu|alu_res~72_combout\);

-- Location: LCCOMB_X48_Y44_N14
\datapath|alu|Add0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~53_combout\ = \controller|alu_func_sel_o\(1) $ (((\controller|alu_r_sel_o~q\ & ((\controller|ctrl_data_o\(17)))) # (!\controller|alu_r_sel_o~q\ & (\datapath|Mux46~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|alu_func_sel_o\(1),
	datab => \datapath|Mux46~19_combout\,
	datac => \controller|ctrl_data_o\(17),
	datad => \controller|alu_r_sel_o~q\,
	combout => \datapath|alu|Add0~53_combout\);

-- Location: LCCOMB_X52_Y46_N8
\datapath|Mux14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux14~2_combout\ = (\datapath|inst\(23) & (((\datapath|inst\(24))))) # (!\datapath|inst\(23) & ((\datapath|inst\(24) & ((\datapath|reg25\(17)))) # (!\datapath|inst\(24) & (\datapath|reg17\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(23),
	datab => \datapath|reg17\(17),
	datac => \datapath|reg25\(17),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux14~2_combout\);

-- Location: LCCOMB_X53_Y47_N24
\datapath|Mux14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux14~3_combout\ = (\datapath|Mux14~2_combout\ & (((\datapath|reg29\(17))) # (!\datapath|inst\(23)))) # (!\datapath|Mux14~2_combout\ & (\datapath|inst\(23) & (\datapath|reg21\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux14~2_combout\,
	datab => \datapath|inst\(23),
	datac => \datapath|reg21\(17),
	datad => \datapath|reg29\(17),
	combout => \datapath|Mux14~3_combout\);

-- Location: LCCOMB_X54_Y48_N20
\datapath|Mux14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux14~4_combout\ = (\datapath|inst\(24) & (\datapath|inst\(23))) # (!\datapath|inst\(24) & ((\datapath|inst\(23) & (\datapath|reg22\(17))) # (!\datapath|inst\(23) & ((\datapath|reg18\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|inst\(23),
	datac => \datapath|reg22\(17),
	datad => \datapath|reg18\(17),
	combout => \datapath|Mux14~4_combout\);

-- Location: LCCOMB_X55_Y48_N24
\datapath|Mux14~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux14~5_combout\ = (\datapath|inst\(24) & ((\datapath|Mux14~4_combout\ & ((\datapath|reg30\(17)))) # (!\datapath|Mux14~4_combout\ & (\datapath|reg26\(17))))) # (!\datapath|inst\(24) & (\datapath|Mux14~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|Mux14~4_combout\,
	datac => \datapath|reg26\(17),
	datad => \datapath|reg30\(17),
	combout => \datapath|Mux14~5_combout\);

-- Location: LCCOMB_X59_Y47_N20
\datapath|Mux14~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux14~6_combout\ = (\datapath|inst\(23) & (((\datapath|inst\(24))))) # (!\datapath|inst\(23) & ((\datapath|inst\(24) & ((\datapath|reg24\(17)))) # (!\datapath|inst\(24) & (\datapath|reg16\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(23),
	datab => \datapath|reg16\(17),
	datac => \datapath|reg24\(17),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux14~6_combout\);

-- Location: LCCOMB_X60_Y44_N28
\datapath|Mux14~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux14~7_combout\ = (\datapath|Mux14~6_combout\ & ((\datapath|reg28\(17)) # ((!\datapath|inst\(23))))) # (!\datapath|Mux14~6_combout\ & (((\datapath|reg20\(17) & \datapath|inst\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg28\(17),
	datab => \datapath|Mux14~6_combout\,
	datac => \datapath|reg20\(17),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux14~7_combout\);

-- Location: LCCOMB_X54_Y46_N8
\datapath|Mux14~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux14~8_combout\ = (\datapath|inst\(21) & (((\datapath|inst\(22))))) # (!\datapath|inst\(21) & ((\datapath|inst\(22) & (\datapath|Mux14~5_combout\)) # (!\datapath|inst\(22) & ((\datapath|Mux14~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|Mux14~5_combout\,
	datac => \datapath|Mux14~7_combout\,
	datad => \datapath|inst\(22),
	combout => \datapath|Mux14~8_combout\);

-- Location: LCCOMB_X60_Y46_N4
\datapath|Mux14~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux14~9_combout\ = (\datapath|inst\(24) & (\datapath|inst\(23))) # (!\datapath|inst\(24) & ((\datapath|inst\(23) & (\datapath|reg23\(17))) # (!\datapath|inst\(23) & ((\datapath|reg19\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|inst\(23),
	datac => \datapath|reg23\(17),
	datad => \datapath|reg19\(17),
	combout => \datapath|Mux14~9_combout\);

-- Location: LCCOMB_X59_Y46_N0
\datapath|Mux14~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux14~10_combout\ = (\datapath|inst\(24) & ((\datapath|Mux14~9_combout\ & (\datapath|reg31\(17))) # (!\datapath|Mux14~9_combout\ & ((\datapath|reg27\(17)))))) # (!\datapath|inst\(24) & (((\datapath|Mux14~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg31\(17),
	datab => \datapath|inst\(24),
	datac => \datapath|reg27\(17),
	datad => \datapath|Mux14~9_combout\,
	combout => \datapath|Mux14~10_combout\);

-- Location: LCCOMB_X54_Y46_N26
\datapath|Mux14~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux14~11_combout\ = (\datapath|inst\(21) & ((\datapath|Mux14~8_combout\ & ((\datapath|Mux14~10_combout\))) # (!\datapath|Mux14~8_combout\ & (\datapath|Mux14~3_combout\)))) # (!\datapath|inst\(21) & (((\datapath|Mux14~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|Mux14~3_combout\,
	datac => \datapath|Mux14~8_combout\,
	datad => \datapath|Mux14~10_combout\,
	combout => \datapath|Mux14~11_combout\);

-- Location: LCCOMB_X58_Y41_N6
\datapath|Mux14~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux14~12_combout\ = (\datapath|inst\(22) & (((\datapath|reg6\(17)) # (\datapath|inst\(21))))) # (!\datapath|inst\(22) & (\datapath|reg4\(17) & ((!\datapath|inst\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg4\(17),
	datab => \datapath|inst\(22),
	datac => \datapath|reg6\(17),
	datad => \datapath|inst\(21),
	combout => \datapath|Mux14~12_combout\);

-- Location: LCCOMB_X53_Y40_N8
\datapath|Mux14~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux14~17_combout\ = (\datapath|inst\(22) & (((\datapath|reg14\(17)) # (\datapath|inst\(21))))) # (!\datapath|inst\(22) & (\datapath|reg12\(17) & ((!\datapath|inst\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(22),
	datab => \datapath|reg12\(17),
	datac => \datapath|reg14\(17),
	datad => \datapath|inst\(21),
	combout => \datapath|Mux14~17_combout\);

-- Location: LCCOMB_X54_Y48_N24
\datapath|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux13~0_combout\ = (\datapath|inst\(24) & (\datapath|inst\(23))) # (!\datapath|inst\(24) & ((\datapath|inst\(23) & (\datapath|reg22\(18))) # (!\datapath|inst\(23) & ((\datapath|reg18\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|inst\(23),
	datac => \datapath|reg22\(18),
	datad => \datapath|reg18\(18),
	combout => \datapath|Mux13~0_combout\);

-- Location: LCCOMB_X55_Y48_N30
\datapath|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux13~1_combout\ = (\datapath|inst\(24) & ((\datapath|Mux13~0_combout\ & (\datapath|reg30\(18))) # (!\datapath|Mux13~0_combout\ & ((\datapath|reg26\(18)))))) # (!\datapath|inst\(24) & (\datapath|Mux13~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|Mux13~0_combout\,
	datac => \datapath|reg30\(18),
	datad => \datapath|reg26\(18),
	combout => \datapath|Mux13~1_combout\);

-- Location: LCCOMB_X59_Y47_N8
\datapath|Mux13~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux13~4_combout\ = (\datapath|inst\(23) & (\datapath|inst\(24))) # (!\datapath|inst\(23) & ((\datapath|inst\(24) & (\datapath|reg24\(18))) # (!\datapath|inst\(24) & ((\datapath|reg16\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(23),
	datab => \datapath|inst\(24),
	datac => \datapath|reg24\(18),
	datad => \datapath|reg16\(18),
	combout => \datapath|Mux13~4_combout\);

-- Location: LCCOMB_X56_Y46_N24
\datapath|Mux13~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux13~10_combout\ = (\datapath|inst\(21) & (((\datapath|inst\(22))))) # (!\datapath|inst\(21) & ((\datapath|inst\(22) & ((\datapath|reg10\(18)))) # (!\datapath|inst\(22) & (\datapath|reg8\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg8\(18),
	datab => \datapath|inst\(21),
	datac => \datapath|reg10\(18),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux13~10_combout\);

-- Location: LCCOMB_X55_Y46_N8
\datapath|Mux13~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux13~11_combout\ = (\datapath|inst\(21) & ((\datapath|Mux13~10_combout\ & ((\datapath|reg11\(18)))) # (!\datapath|Mux13~10_combout\ & (\datapath|reg9\(18))))) # (!\datapath|inst\(21) & (\datapath|Mux13~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|Mux13~10_combout\,
	datac => \datapath|reg9\(18),
	datad => \datapath|reg11\(18),
	combout => \datapath|Mux13~11_combout\);

-- Location: LCCOMB_X54_Y40_N12
\datapath|Mux13~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux13~17_combout\ = (\datapath|inst\(22) & (((\datapath|inst\(21))))) # (!\datapath|inst\(22) & ((\datapath|inst\(21) & ((\datapath|reg13\(18)))) # (!\datapath|inst\(21) & (\datapath|reg12\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg12\(18),
	datab => \datapath|inst\(22),
	datac => \datapath|reg13\(18),
	datad => \datapath|inst\(21),
	combout => \datapath|Mux13~17_combout\);

-- Location: LCCOMB_X53_Y40_N30
\datapath|Mux13~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux13~18_combout\ = (\datapath|Mux13~17_combout\ & (((\datapath|reg15\(18)) # (!\datapath|inst\(22))))) # (!\datapath|Mux13~17_combout\ & (\datapath|reg14\(18) & ((\datapath|inst\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg14\(18),
	datab => \datapath|Mux13~17_combout\,
	datac => \datapath|reg15\(18),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux13~18_combout\);

-- Location: LCCOMB_X47_Y41_N2
\datapath|alu|Add0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~56_combout\ = \controller|alu_func_sel_o\(1) $ (((\controller|alu_r_sel_o~q\ & ((\controller|ctrl_data_o\(18)))) # (!\controller|alu_r_sel_o~q\ & (\datapath|Mux45~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux45~19_combout\,
	datab => \controller|alu_func_sel_o\(1),
	datac => \controller|alu_r_sel_o~q\,
	datad => \controller|ctrl_data_o\(18),
	combout => \datapath|alu|Add0~56_combout\);

-- Location: LCCOMB_X47_Y41_N28
\datapath|alu|alu_res~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|alu_res~73_combout\ = (\datapath|Selector13~0_combout\ & ((\controller|alu_r_sel_o~q\ & ((\controller|ctrl_data_o\(18)))) # (!\controller|alu_r_sel_o~q\ & (\datapath|Mux45~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux45~19_combout\,
	datab => \datapath|Selector13~0_combout\,
	datac => \controller|alu_r_sel_o~q\,
	datad => \controller|ctrl_data_o\(18),
	combout => \datapath|alu|alu_res~73_combout\);

-- Location: LCCOMB_X47_Y41_N22
\datapath|alu|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux14~0_combout\ = (\datapath|alu|Mux27~0_combout\ & (((\datapath|alu|Mux27~1_combout\)))) # (!\datapath|alu|Mux27~0_combout\ & ((\datapath|alu|Mux27~1_combout\ & ((\datapath|alu|Add0~57_combout\))) # (!\datapath|alu|Mux27~1_combout\ & 
-- (\datapath|alu|alu_res~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Mux27~0_combout\,
	datab => \datapath|alu|alu_res~73_combout\,
	datac => \datapath|alu|Add0~57_combout\,
	datad => \datapath|alu|Mux27~1_combout\,
	combout => \datapath|alu|Mux14~0_combout\);

-- Location: LCCOMB_X52_Y46_N28
\datapath|Mux12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux12~2_combout\ = (\datapath|inst\(24) & (((\datapath|reg25\(19)) # (\datapath|inst\(23))))) # (!\datapath|inst\(24) & (\datapath|reg17\(19) & ((!\datapath|inst\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg17\(19),
	datab => \datapath|inst\(24),
	datac => \datapath|reg25\(19),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux12~2_combout\);

-- Location: LCCOMB_X53_Y44_N8
\datapath|Mux12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux12~3_combout\ = (\datapath|Mux12~2_combout\ & ((\datapath|reg29\(19)) # ((!\datapath|inst\(23))))) # (!\datapath|Mux12~2_combout\ & (((\datapath|reg21\(19) & \datapath|inst\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg29\(19),
	datab => \datapath|Mux12~2_combout\,
	datac => \datapath|reg21\(19),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux12~3_combout\);

-- Location: LCCOMB_X54_Y45_N8
\datapath|Mux12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux12~4_combout\ = (\datapath|inst\(24) & (\datapath|inst\(23))) # (!\datapath|inst\(24) & ((\datapath|inst\(23) & (\datapath|reg22\(19))) # (!\datapath|inst\(23) & ((\datapath|reg18\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|inst\(23),
	datac => \datapath|reg22\(19),
	datad => \datapath|reg18\(19),
	combout => \datapath|Mux12~4_combout\);

-- Location: LCCOMB_X53_Y45_N16
\datapath|Mux12~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux12~5_combout\ = (\datapath|inst\(24) & ((\datapath|Mux12~4_combout\ & ((\datapath|reg30\(19)))) # (!\datapath|Mux12~4_combout\ & (\datapath|reg26\(19))))) # (!\datapath|inst\(24) & (\datapath|Mux12~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|Mux12~4_combout\,
	datac => \datapath|reg26\(19),
	datad => \datapath|reg30\(19),
	combout => \datapath|Mux12~5_combout\);

-- Location: LCCOMB_X59_Y47_N12
\datapath|Mux12~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux12~6_combout\ = (\datapath|inst\(24) & (((\datapath|reg24\(19)) # (\datapath|inst\(23))))) # (!\datapath|inst\(24) & (\datapath|reg16\(19) & ((!\datapath|inst\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg16\(19),
	datab => \datapath|inst\(24),
	datac => \datapath|reg24\(19),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux12~6_combout\);

-- Location: LCCOMB_X58_Y41_N10
\datapath|Mux12~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux12~12_combout\ = (\datapath|inst\(22) & (((\datapath|reg6\(19)) # (\datapath|inst\(21))))) # (!\datapath|inst\(22) & (\datapath|reg4\(19) & ((!\datapath|inst\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(22),
	datab => \datapath|reg4\(19),
	datac => \datapath|reg6\(19),
	datad => \datapath|inst\(21),
	combout => \datapath|Mux12~12_combout\);

-- Location: LCCOMB_X50_Y39_N20
\datapath|Mux12~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux12~17_combout\ = (\datapath|inst\(21) & (((\datapath|inst\(22))))) # (!\datapath|inst\(21) & ((\datapath|inst\(22) & ((\datapath|reg14\(19)))) # (!\datapath|inst\(22) & (\datapath|reg12\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|reg12\(19),
	datac => \datapath|reg14\(19),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux12~17_combout\);

-- Location: LCCOMB_X50_Y39_N14
\datapath|Mux12~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux12~18_combout\ = (\datapath|inst\(21) & ((\datapath|Mux12~17_combout\ & (\datapath|reg15\(19))) # (!\datapath|Mux12~17_combout\ & ((\datapath|reg13\(19)))))) # (!\datapath|inst\(21) & (((\datapath|Mux12~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|reg15\(19),
	datac => \datapath|reg13\(19),
	datad => \datapath|Mux12~17_combout\,
	combout => \datapath|Mux12~18_combout\);

-- Location: LCCOMB_X47_Y42_N0
\datapath|Selector43~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector43~0_combout\ = (\controller|alu_r_sel_o~q\ & ((\controller|ctrl_data_o\(20)))) # (!\controller|alu_r_sel_o~q\ & (\datapath|Mux43~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|Mux43~19_combout\,
	datac => \controller|alu_r_sel_o~q\,
	datad => \controller|ctrl_data_o\(20),
	combout => \datapath|Selector43~0_combout\);

-- Location: LCCOMB_X60_Y46_N12
\datapath|Mux11~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux11~7_combout\ = (\datapath|inst\(24) & (((\datapath|inst\(23))))) # (!\datapath|inst\(24) & ((\datapath|inst\(23) & ((\datapath|reg23\(20)))) # (!\datapath|inst\(23) & (\datapath|reg19\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg19\(20),
	datab => \datapath|inst\(24),
	datac => \datapath|reg23\(20),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux11~7_combout\);

-- Location: LCCOMB_X60_Y43_N6
\datapath|Mux11~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux11~8_combout\ = (\datapath|Mux11~7_combout\ & (((\datapath|reg31\(20)) # (!\datapath|inst\(24))))) # (!\datapath|Mux11~7_combout\ & (\datapath|reg27\(20) & ((\datapath|inst\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg27\(20),
	datab => \datapath|Mux11~7_combout\,
	datac => \datapath|reg31\(20),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux11~8_combout\);

-- Location: LCCOMB_X54_Y40_N24
\datapath|Mux11~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux11~17_combout\ = (\datapath|inst\(21) & ((\datapath|inst\(22)) # ((\datapath|reg13\(20))))) # (!\datapath|inst\(21) & (!\datapath|inst\(22) & ((\datapath|reg12\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|inst\(22),
	datac => \datapath|reg13\(20),
	datad => \datapath|reg12\(20),
	combout => \datapath|Mux11~17_combout\);

-- Location: LCCOMB_X53_Y40_N10
\datapath|Mux11~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux11~18_combout\ = (\datapath|inst\(22) & ((\datapath|Mux11~17_combout\ & (\datapath|reg15\(20))) # (!\datapath|Mux11~17_combout\ & ((\datapath|reg14\(20)))))) # (!\datapath|inst\(22) & (\datapath|Mux11~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(22),
	datab => \datapath|Mux11~17_combout\,
	datac => \datapath|reg15\(20),
	datad => \datapath|reg14\(20),
	combout => \datapath|Mux11~18_combout\);

-- Location: LCCOMB_X46_Y46_N22
\datapath|alu|alu_res~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|alu_res~74_combout\ = (\datapath|Selector11~0_combout\ & ((\controller|alu_r_sel_o~q\ & (\controller|ctrl_data_o\(20))) # (!\controller|alu_r_sel_o~q\ & ((\datapath|Mux43~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|alu_r_sel_o~q\,
	datab => \datapath|Selector11~0_combout\,
	datac => \controller|ctrl_data_o\(20),
	datad => \datapath|Mux43~19_combout\,
	combout => \datapath|alu|alu_res~74_combout\);

-- Location: LCCOMB_X54_Y45_N20
\datapath|Mux10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux10~4_combout\ = (\datapath|inst\(24) & (\datapath|inst\(23))) # (!\datapath|inst\(24) & ((\datapath|inst\(23) & (\datapath|reg22\(21))) # (!\datapath|inst\(23) & ((\datapath|reg18\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|inst\(23),
	datac => \datapath|reg22\(21),
	datad => \datapath|reg18\(21),
	combout => \datapath|Mux10~4_combout\);

-- Location: LCCOMB_X53_Y45_N8
\datapath|Mux10~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux10~5_combout\ = (\datapath|inst\(24) & ((\datapath|Mux10~4_combout\ & (\datapath|reg30\(21))) # (!\datapath|Mux10~4_combout\ & ((\datapath|reg26\(21)))))) # (!\datapath|inst\(24) & (((\datapath|Mux10~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|reg30\(21),
	datac => \datapath|reg26\(21),
	datad => \datapath|Mux10~4_combout\,
	combout => \datapath|Mux10~5_combout\);

-- Location: LCCOMB_X60_Y46_N16
\datapath|Mux10~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux10~9_combout\ = (\datapath|inst\(24) & (((\datapath|inst\(23))))) # (!\datapath|inst\(24) & ((\datapath|inst\(23) & ((\datapath|reg23\(21)))) # (!\datapath|inst\(23) & (\datapath|reg19\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg19\(21),
	datab => \datapath|inst\(24),
	datac => \datapath|reg23\(21),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux10~9_combout\);

-- Location: LCCOMB_X60_Y43_N16
\datapath|Mux10~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux10~10_combout\ = (\datapath|Mux10~9_combout\ & (((\datapath|reg31\(21))) # (!\datapath|inst\(24)))) # (!\datapath|Mux10~9_combout\ & (\datapath|inst\(24) & (\datapath|reg27\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux10~9_combout\,
	datab => \datapath|inst\(24),
	datac => \datapath|reg27\(21),
	datad => \datapath|reg31\(21),
	combout => \datapath|Mux10~10_combout\);

-- Location: LCCOMB_X47_Y42_N30
\datapath|Selector42~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector42~0_combout\ = (\controller|alu_r_sel_o~q\ & ((\controller|ctrl_data_o\(21)))) # (!\controller|alu_r_sel_o~q\ & (\datapath|Mux42~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux42~19_combout\,
	datab => \controller|alu_r_sel_o~q\,
	datad => \controller|ctrl_data_o\(21),
	combout => \datapath|Selector42~0_combout\);

-- Location: LCCOMB_X54_Y45_N16
\datapath|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux9~0_combout\ = (\datapath|inst\(24) & (\datapath|inst\(23))) # (!\datapath|inst\(24) & ((\datapath|inst\(23) & (\datapath|reg22\(22))) # (!\datapath|inst\(23) & ((\datapath|reg18\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|inst\(23),
	datac => \datapath|reg22\(22),
	datad => \datapath|reg18\(22),
	combout => \datapath|Mux9~0_combout\);

-- Location: LCCOMB_X54_Y45_N22
\datapath|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux9~1_combout\ = (\datapath|inst\(24) & ((\datapath|Mux9~0_combout\ & ((\datapath|reg30\(22)))) # (!\datapath|Mux9~0_combout\ & (\datapath|reg26\(22))))) # (!\datapath|inst\(24) & (((\datapath|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|reg26\(22),
	datac => \datapath|reg30\(22),
	datad => \datapath|Mux9~0_combout\,
	combout => \datapath|Mux9~1_combout\);

-- Location: LCCOMB_X52_Y46_N12
\datapath|Mux9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux9~2_combout\ = (\datapath|inst\(23) & (((\datapath|inst\(24))))) # (!\datapath|inst\(23) & ((\datapath|inst\(24) & ((\datapath|reg25\(22)))) # (!\datapath|inst\(24) & (\datapath|reg17\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(23),
	datab => \datapath|reg17\(22),
	datac => \datapath|reg25\(22),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux9~2_combout\);

-- Location: LCCOMB_X53_Y44_N12
\datapath|Mux9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux9~3_combout\ = (\datapath|inst\(23) & ((\datapath|Mux9~2_combout\ & ((\datapath|reg29\(22)))) # (!\datapath|Mux9~2_combout\ & (\datapath|reg21\(22))))) # (!\datapath|inst\(23) & (\datapath|Mux9~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(23),
	datab => \datapath|Mux9~2_combout\,
	datac => \datapath|reg21\(22),
	datad => \datapath|reg29\(22),
	combout => \datapath|Mux9~3_combout\);

-- Location: LCCOMB_X60_Y47_N20
\datapath|Mux9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux9~4_combout\ = (\datapath|inst\(24) & (((\datapath|reg24\(22)) # (\datapath|inst\(23))))) # (!\datapath|inst\(24) & (\datapath|reg16\(22) & ((!\datapath|inst\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg16\(22),
	datab => \datapath|inst\(24),
	datac => \datapath|reg24\(22),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux9~4_combout\);

-- Location: LCCOMB_X60_Y44_N12
\datapath|Mux9~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux9~5_combout\ = (\datapath|Mux9~4_combout\ & ((\datapath|reg28\(22)) # ((!\datapath|inst\(23))))) # (!\datapath|Mux9~4_combout\ & (((\datapath|reg20\(22) & \datapath|inst\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg28\(22),
	datab => \datapath|Mux9~4_combout\,
	datac => \datapath|reg20\(22),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux9~5_combout\);

-- Location: LCCOMB_X54_Y45_N0
\datapath|Mux9~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux9~6_combout\ = (\datapath|inst\(21) & (((\datapath|Mux9~3_combout\) # (\datapath|inst\(22))))) # (!\datapath|inst\(21) & (\datapath|Mux9~5_combout\ & ((!\datapath|inst\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux9~5_combout\,
	datab => \datapath|inst\(21),
	datac => \datapath|Mux9~3_combout\,
	datad => \datapath|inst\(22),
	combout => \datapath|Mux9~6_combout\);

-- Location: LCCOMB_X59_Y43_N20
\datapath|Mux9~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux9~7_combout\ = (\datapath|inst\(24) & (((\datapath|inst\(23))))) # (!\datapath|inst\(24) & ((\datapath|inst\(23) & ((\datapath|reg23\(22)))) # (!\datapath|inst\(23) & (\datapath|reg19\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg19\(22),
	datab => \datapath|inst\(24),
	datac => \datapath|reg23\(22),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux9~7_combout\);

-- Location: LCCOMB_X60_Y43_N14
\datapath|Mux9~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux9~8_combout\ = (\datapath|Mux9~7_combout\ & (((\datapath|reg31\(22)) # (!\datapath|inst\(24))))) # (!\datapath|Mux9~7_combout\ & (\datapath|reg27\(22) & ((\datapath|inst\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux9~7_combout\,
	datab => \datapath|reg27\(22),
	datac => \datapath|reg31\(22),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux9~8_combout\);

-- Location: LCCOMB_X54_Y45_N26
\datapath|Mux9~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux9~9_combout\ = (\datapath|inst\(22) & ((\datapath|Mux9~6_combout\ & ((\datapath|Mux9~8_combout\))) # (!\datapath|Mux9~6_combout\ & (\datapath|Mux9~1_combout\)))) # (!\datapath|inst\(22) & (\datapath|Mux9~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(22),
	datab => \datapath|Mux9~6_combout\,
	datac => \datapath|Mux9~1_combout\,
	datad => \datapath|Mux9~8_combout\,
	combout => \datapath|Mux9~9_combout\);

-- Location: LCCOMB_X58_Y41_N12
\datapath|Mux9~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux9~12_combout\ = (\datapath|inst\(21) & (((\datapath|reg5\(22)) # (\datapath|inst\(22))))) # (!\datapath|inst\(21) & (\datapath|reg4\(22) & ((!\datapath|inst\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg4\(22),
	datab => \datapath|inst\(21),
	datac => \datapath|reg5\(22),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux9~12_combout\);

-- Location: LCCOMB_X58_Y41_N2
\datapath|Mux9~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux9~13_combout\ = (\datapath|Mux9~12_combout\ & ((\datapath|reg7\(22)) # ((!\datapath|inst\(22))))) # (!\datapath|Mux9~12_combout\ & (((\datapath|reg6\(22) & \datapath|inst\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux9~12_combout\,
	datab => \datapath|reg7\(22),
	datac => \datapath|reg6\(22),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux9~13_combout\);

-- Location: LCCOMB_X59_Y41_N4
\datapath|Mux9~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux9~14_combout\ = (\datapath|Mux7~3_combout\ & ((\datapath|Mux7~4_combout\ & (\datapath|Mux9~13_combout\)) # (!\datapath|Mux7~4_combout\ & ((\datapath|reg1\(22)))))) # (!\datapath|Mux7~3_combout\ & (((\datapath|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux9~13_combout\,
	datab => \datapath|Mux7~3_combout\,
	datac => \datapath|Mux7~4_combout\,
	datad => \datapath|reg1\(22),
	combout => \datapath|Mux9~14_combout\);

-- Location: LCCOMB_X50_Y40_N8
\datapath|Mux9~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux9~17_combout\ = (\datapath|inst\(22) & (((\datapath|inst\(21))))) # (!\datapath|inst\(22) & ((\datapath|inst\(21) & ((\datapath|reg13\(22)))) # (!\datapath|inst\(21) & (\datapath|reg12\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(22),
	datab => \datapath|reg12\(22),
	datac => \datapath|reg13\(22),
	datad => \datapath|inst\(21),
	combout => \datapath|Mux9~17_combout\);

-- Location: LCCOMB_X47_Y42_N22
\datapath|alu|Add0~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~68_combout\ = \controller|alu_func_sel_o\(1) $ (((\controller|alu_r_sel_o~q\ & ((\controller|ctrl_data_o\(22)))) # (!\controller|alu_r_sel_o~q\ & (\datapath|Mux41~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|alu_func_sel_o\(1),
	datab => \controller|alu_r_sel_o~q\,
	datac => \datapath|Mux41~19_combout\,
	datad => \controller|ctrl_data_o\(22),
	combout => \datapath|alu|Add0~68_combout\);

-- Location: LCCOMB_X47_Y42_N8
\datapath|alu|alu_res~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|alu_res~75_combout\ = (\datapath|Selector9~0_combout\ & ((\controller|alu_r_sel_o~q\ & (\controller|ctrl_data_o\(22))) # (!\controller|alu_r_sel_o~q\ & ((\datapath|Mux41~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_data_o\(22),
	datab => \datapath|Mux41~19_combout\,
	datac => \datapath|Selector9~0_combout\,
	datad => \controller|alu_r_sel_o~q\,
	combout => \datapath|alu|alu_res~75_combout\);

-- Location: LCCOMB_X47_Y42_N2
\datapath|alu|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux10~0_combout\ = (\datapath|alu|Mux27~1_combout\ & ((\datapath|alu|Add0~69_combout\) # ((\datapath|alu|Mux27~0_combout\)))) # (!\datapath|alu|Mux27~1_combout\ & (((\datapath|alu|alu_res~75_combout\ & !\datapath|alu|Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Add0~69_combout\,
	datab => \datapath|alu|alu_res~75_combout\,
	datac => \datapath|alu|Mux27~1_combout\,
	datad => \datapath|alu|Mux27~0_combout\,
	combout => \datapath|alu|Mux10~0_combout\);

-- Location: LCCOMB_X46_Y41_N8
\datapath|alu|Add0~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~71_combout\ = \controller|alu_func_sel_o\(1) $ (((\controller|alu_r_sel_o~q\ & (\controller|ctrl_data_o\(23))) # (!\controller|alu_r_sel_o~q\ & ((\datapath|Mux40~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_data_o\(23),
	datab => \datapath|Mux40~19_combout\,
	datac => \controller|alu_func_sel_o\(1),
	datad => \controller|alu_r_sel_o~q\,
	combout => \datapath|alu|Add0~71_combout\);

-- Location: LCCOMB_X54_Y45_N4
\datapath|Mux8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux8~4_combout\ = (\datapath|inst\(24) & (((\datapath|inst\(23))))) # (!\datapath|inst\(24) & ((\datapath|inst\(23) & ((\datapath|reg22\(23)))) # (!\datapath|inst\(23) & (\datapath|reg18\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|reg18\(23),
	datac => \datapath|reg22\(23),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux8~4_combout\);

-- Location: LCCOMB_X53_Y43_N8
\datapath|Mux8~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux8~5_combout\ = (\datapath|inst\(24) & ((\datapath|Mux8~4_combout\ & ((\datapath|reg30\(23)))) # (!\datapath|Mux8~4_combout\ & (\datapath|reg26\(23))))) # (!\datapath|inst\(24) & (\datapath|Mux8~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|Mux8~4_combout\,
	datac => \datapath|reg26\(23),
	datad => \datapath|reg30\(23),
	combout => \datapath|Mux8~5_combout\);

-- Location: LCCOMB_X60_Y47_N8
\datapath|Mux8~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux8~6_combout\ = (\datapath|inst\(23) & (\datapath|inst\(24))) # (!\datapath|inst\(23) & ((\datapath|inst\(24) & (\datapath|reg24\(23))) # (!\datapath|inst\(24) & ((\datapath|reg16\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(23),
	datab => \datapath|inst\(24),
	datac => \datapath|reg24\(23),
	datad => \datapath|reg16\(23),
	combout => \datapath|Mux8~6_combout\);

-- Location: LCCOMB_X60_Y44_N0
\datapath|Mux8~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux8~7_combout\ = (\datapath|Mux8~6_combout\ & ((\datapath|reg28\(23)) # ((!\datapath|inst\(23))))) # (!\datapath|Mux8~6_combout\ & (((\datapath|reg20\(23) & \datapath|inst\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg28\(23),
	datab => \datapath|Mux8~6_combout\,
	datac => \datapath|reg20\(23),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux8~7_combout\);

-- Location: LCCOMB_X53_Y42_N16
\datapath|Mux8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux8~8_combout\ = (\datapath|inst\(22) & ((\datapath|Mux8~5_combout\) # ((\datapath|inst\(21))))) # (!\datapath|inst\(22) & (((\datapath|Mux8~7_combout\ & !\datapath|inst\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux8~5_combout\,
	datab => \datapath|inst\(22),
	datac => \datapath|Mux8~7_combout\,
	datad => \datapath|inst\(21),
	combout => \datapath|Mux8~8_combout\);

-- Location: LCCOMB_X56_Y39_N14
\datapath|Mux8~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux8~17_combout\ = (\datapath|inst\(21) & (\datapath|inst\(22))) # (!\datapath|inst\(21) & ((\datapath|inst\(22) & (\datapath|reg14\(23))) # (!\datapath|inst\(22) & ((\datapath|reg12\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|inst\(22),
	datac => \datapath|reg14\(23),
	datad => \datapath|reg12\(23),
	combout => \datapath|Mux8~17_combout\);

-- Location: LCCOMB_X53_Y42_N6
\datapath|Mux8~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux8~18_combout\ = (\datapath|inst\(21) & ((\datapath|Mux8~17_combout\ & ((\datapath|reg15\(23)))) # (!\datapath|Mux8~17_combout\ & (\datapath|reg13\(23))))) # (!\datapath|inst\(21) & (((\datapath|Mux8~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg13\(23),
	datab => \datapath|inst\(21),
	datac => \datapath|reg15\(23),
	datad => \datapath|Mux8~17_combout\,
	combout => \datapath|Mux8~18_combout\);

-- Location: LCCOMB_X46_Y41_N26
\datapath|Selector40~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector40~0_combout\ = (\controller|alu_r_sel_o~q\ & (\controller|ctrl_data_o\(23))) # (!\controller|alu_r_sel_o~q\ & ((\datapath|Mux40~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_data_o\(23),
	datac => \datapath|Mux40~19_combout\,
	datad => \controller|alu_r_sel_o~q\,
	combout => \datapath|Selector40~0_combout\);

-- Location: LCCOMB_X46_Y41_N28
\datapath|alu|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux9~0_combout\ = (\datapath|Selector40~0_combout\ & ((\datapath|alu|Mux27~0_combout\) # ((!\datapath|alu|Mux27~1_combout\ & \datapath|Selector8~0_combout\)))) # (!\datapath|Selector40~0_combout\ & (\datapath|alu|Mux27~0_combout\ & 
-- ((\datapath|alu|Mux27~1_combout\) # (\datapath|Selector8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector40~0_combout\,
	datab => \datapath|alu|Mux27~0_combout\,
	datac => \datapath|alu|Mux27~1_combout\,
	datad => \datapath|Selector8~0_combout\,
	combout => \datapath|alu|Mux9~0_combout\);

-- Location: LCCOMB_X49_Y48_N24
\datapath|Mux7~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux7~7_combout\ = (\datapath|inst\(23) & (((\datapath|inst\(24))))) # (!\datapath|inst\(23) & ((\datapath|inst\(24) & ((\datapath|reg25\(24)))) # (!\datapath|inst\(24) & (\datapath|reg17\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(23),
	datab => \datapath|reg17\(24),
	datac => \datapath|reg25\(24),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux7~7_combout\);

-- Location: LCCOMB_X53_Y47_N12
\datapath|Mux7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux7~8_combout\ = (\datapath|inst\(23) & ((\datapath|Mux7~7_combout\ & ((\datapath|reg29\(24)))) # (!\datapath|Mux7~7_combout\ & (\datapath|reg21\(24))))) # (!\datapath|inst\(23) & (((\datapath|Mux7~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg21\(24),
	datab => \datapath|inst\(23),
	datac => \datapath|Mux7~7_combout\,
	datad => \datapath|reg29\(24),
	combout => \datapath|Mux7~8_combout\);

-- Location: LCCOMB_X60_Y47_N12
\datapath|Mux7~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux7~9_combout\ = (\datapath|inst\(23) & (((\datapath|inst\(24))))) # (!\datapath|inst\(23) & ((\datapath|inst\(24) & ((\datapath|reg24\(24)))) # (!\datapath|inst\(24) & (\datapath|reg16\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg16\(24),
	datab => \datapath|inst\(23),
	datac => \datapath|reg24\(24),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux7~9_combout\);

-- Location: LCCOMB_X58_Y47_N20
\datapath|Mux7~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux7~10_combout\ = (\datapath|inst\(23) & ((\datapath|Mux7~9_combout\ & (\datapath|reg28\(24))) # (!\datapath|Mux7~9_combout\ & ((\datapath|reg20\(24)))))) # (!\datapath|inst\(23) & (((\datapath|Mux7~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg28\(24),
	datab => \datapath|inst\(23),
	datac => \datapath|reg20\(24),
	datad => \datapath|Mux7~9_combout\,
	combout => \datapath|Mux7~10_combout\);

-- Location: LCCOMB_X56_Y46_N16
\datapath|Mux7~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux7~11_combout\ = (\datapath|inst\(21) & (((\datapath|Mux7~8_combout\) # (\datapath|inst\(22))))) # (!\datapath|inst\(21) & (\datapath|Mux7~10_combout\ & ((!\datapath|inst\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|Mux7~10_combout\,
	datac => \datapath|Mux7~8_combout\,
	datad => \datapath|inst\(22),
	combout => \datapath|Mux7~11_combout\);

-- Location: LCCOMB_X55_Y40_N24
\datapath|Mux7~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux7~15_combout\ = (\datapath|inst\(21) & (\datapath|inst\(22))) # (!\datapath|inst\(21) & ((\datapath|inst\(22) & (\datapath|reg10\(24))) # (!\datapath|inst\(22) & ((\datapath|reg8\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|inst\(22),
	datac => \datapath|reg10\(24),
	datad => \datapath|reg8\(24),
	combout => \datapath|Mux7~15_combout\);

-- Location: LCCOMB_X55_Y46_N16
\datapath|Mux7~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux7~16_combout\ = (\datapath|inst\(21) & ((\datapath|Mux7~15_combout\ & ((\datapath|reg11\(24)))) # (!\datapath|Mux7~15_combout\ & (\datapath|reg9\(24))))) # (!\datapath|inst\(21) & (\datapath|Mux7~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|Mux7~15_combout\,
	datac => \datapath|reg9\(24),
	datad => \datapath|reg11\(24),
	combout => \datapath|Mux7~16_combout\);

-- Location: LCCOMB_X58_Y41_N26
\datapath|Mux7~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux7~17_combout\ = (\datapath|inst\(21) & (((\datapath|reg5\(24)) # (\datapath|inst\(22))))) # (!\datapath|inst\(21) & (\datapath|reg4\(24) & ((!\datapath|inst\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg4\(24),
	datab => \datapath|inst\(21),
	datac => \datapath|reg5\(24),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux7~17_combout\);

-- Location: LCCOMB_X58_Y42_N16
\datapath|Mux7~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux7~18_combout\ = (\datapath|inst\(22) & ((\datapath|Mux7~17_combout\ & (\datapath|reg7\(24))) # (!\datapath|Mux7~17_combout\ & ((\datapath|reg6\(24)))))) # (!\datapath|inst\(22) & (((\datapath|Mux7~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg7\(24),
	datab => \datapath|inst\(22),
	datac => \datapath|reg6\(24),
	datad => \datapath|Mux7~17_combout\,
	combout => \datapath|Mux7~18_combout\);

-- Location: LCCOMB_X57_Y42_N22
\datapath|Mux7~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux7~19_combout\ = (\datapath|Mux7~4_combout\ & ((\datapath|Mux7~18_combout\) # ((!\datapath|Mux7~3_combout\)))) # (!\datapath|Mux7~4_combout\ & (((\datapath|Mux7~3_combout\ & \datapath|reg1\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux7~4_combout\,
	datab => \datapath|Mux7~18_combout\,
	datac => \datapath|Mux7~3_combout\,
	datad => \datapath|reg1\(24),
	combout => \datapath|Mux7~19_combout\);

-- Location: LCCOMB_X56_Y43_N2
\datapath|Mux7~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux7~20_combout\ = (\datapath|Mux7~19_combout\ & (((\datapath|reg3\(24))) # (!\datapath|Mux7~2_combout\))) # (!\datapath|Mux7~19_combout\ & (\datapath|Mux7~2_combout\ & ((\datapath|reg2\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux7~19_combout\,
	datab => \datapath|Mux7~2_combout\,
	datac => \datapath|reg3\(24),
	datad => \datapath|reg2\(24),
	combout => \datapath|Mux7~20_combout\);

-- Location: LCCOMB_X56_Y43_N22
\datapath|Mux7~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux7~21_combout\ = (\datapath|Mux7~1_combout\ & ((\datapath|Mux7~16_combout\) # ((\datapath|Mux7~0_combout\)))) # (!\datapath|Mux7~1_combout\ & (((!\datapath|Mux7~0_combout\ & \datapath|Mux7~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux7~16_combout\,
	datab => \datapath|Mux7~1_combout\,
	datac => \datapath|Mux7~0_combout\,
	datad => \datapath|Mux7~20_combout\,
	combout => \datapath|Mux7~21_combout\);

-- Location: LCCOMB_X47_Y47_N18
\datapath|alu|Add0~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~74_combout\ = \controller|alu_func_sel_o\(1) $ (((\controller|alu_r_sel_o~q\ & (\controller|ctrl_data_o\(24))) # (!\controller|alu_r_sel_o~q\ & ((\datapath|Mux39~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|alu_r_sel_o~q\,
	datab => \controller|ctrl_data_o\(24),
	datac => \datapath|Mux39~19_combout\,
	datad => \controller|alu_func_sel_o\(1),
	combout => \datapath|alu|Add0~74_combout\);

-- Location: LCCOMB_X47_Y47_N12
\datapath|alu|alu_res~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|alu_res~76_combout\ = (\datapath|Selector7~0_combout\ & ((\controller|alu_r_sel_o~q\ & (\controller|ctrl_data_o\(24))) # (!\controller|alu_r_sel_o~q\ & ((\datapath|Mux39~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|alu_r_sel_o~q\,
	datab => \controller|ctrl_data_o\(24),
	datac => \datapath|Mux39~19_combout\,
	datad => \datapath|Selector7~0_combout\,
	combout => \datapath|alu|alu_res~76_combout\);

-- Location: LCCOMB_X47_Y47_N22
\datapath|alu|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux8~0_combout\ = (\datapath|alu|Mux27~0_combout\ & (((\datapath|alu|Mux27~1_combout\)))) # (!\datapath|alu|Mux27~0_combout\ & ((\datapath|alu|Mux27~1_combout\ & (\datapath|alu|Add0~75_combout\)) # (!\datapath|alu|Mux27~1_combout\ & 
-- ((\datapath|alu|alu_res~76_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Mux27~0_combout\,
	datab => \datapath|alu|Add0~75_combout\,
	datac => \datapath|alu|alu_res~76_combout\,
	datad => \datapath|alu|Mux27~1_combout\,
	combout => \datapath|alu|Mux8~0_combout\);

-- Location: LCCOMB_X47_Y47_N16
\datapath|alu|Add0~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~77_combout\ = \controller|alu_func_sel_o\(1) $ (((\controller|alu_r_sel_o~q\ & ((\controller|ctrl_data_o\(25)))) # (!\controller|alu_r_sel_o~q\ & (\datapath|Mux38~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux38~19_combout\,
	datab => \controller|alu_func_sel_o\(1),
	datac => \controller|alu_r_sel_o~q\,
	datad => \controller|ctrl_data_o\(25),
	combout => \datapath|alu|Add0~77_combout\);

-- Location: LCCOMB_X52_Y46_N0
\datapath|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux6~2_combout\ = (\datapath|inst\(23) & (((\datapath|inst\(24))))) # (!\datapath|inst\(23) & ((\datapath|inst\(24) & ((\datapath|reg25\(25)))) # (!\datapath|inst\(24) & (\datapath|reg17\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(23),
	datab => \datapath|reg17\(25),
	datac => \datapath|reg25\(25),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux6~2_combout\);

-- Location: LCCOMB_X53_Y44_N4
\datapath|Mux6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux6~3_combout\ = (\datapath|Mux6~2_combout\ & ((\datapath|reg29\(25)) # ((!\datapath|inst\(23))))) # (!\datapath|Mux6~2_combout\ & (((\datapath|reg21\(25) & \datapath|inst\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg29\(25),
	datab => \datapath|Mux6~2_combout\,
	datac => \datapath|reg21\(25),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux6~3_combout\);

-- Location: LCCOMB_X52_Y46_N10
\datapath|Mux6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux6~4_combout\ = (\datapath|inst\(23) & (((\datapath|reg22\(25)) # (\datapath|inst\(24))))) # (!\datapath|inst\(23) & (\datapath|reg18\(25) & ((!\datapath|inst\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(23),
	datab => \datapath|reg18\(25),
	datac => \datapath|reg22\(25),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux6~4_combout\);

-- Location: LCCOMB_X53_Y43_N20
\datapath|Mux6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux6~5_combout\ = (\datapath|inst\(24) & ((\datapath|Mux6~4_combout\ & (\datapath|reg30\(25))) # (!\datapath|Mux6~4_combout\ & ((\datapath|reg26\(25)))))) # (!\datapath|inst\(24) & (((\datapath|Mux6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|reg30\(25),
	datac => \datapath|reg26\(25),
	datad => \datapath|Mux6~4_combout\,
	combout => \datapath|Mux6~5_combout\);

-- Location: LCCOMB_X60_Y47_N0
\datapath|Mux6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux6~6_combout\ = (\datapath|inst\(23) & (((\datapath|inst\(24))))) # (!\datapath|inst\(23) & ((\datapath|inst\(24) & ((\datapath|reg24\(25)))) # (!\datapath|inst\(24) & (\datapath|reg16\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(23),
	datab => \datapath|reg16\(25),
	datac => \datapath|reg24\(25),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux6~6_combout\);

-- Location: LCCOMB_X52_Y47_N0
\datapath|Mux6~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux6~7_combout\ = (\datapath|Mux6~6_combout\ & ((\datapath|reg28\(25)) # ((!\datapath|inst\(23))))) # (!\datapath|Mux6~6_combout\ & (((\datapath|reg20\(25) & \datapath|inst\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux6~6_combout\,
	datab => \datapath|reg28\(25),
	datac => \datapath|reg20\(25),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux6~7_combout\);

-- Location: LCCOMB_X56_Y43_N8
\datapath|Mux6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux6~8_combout\ = (\datapath|inst\(21) & (((\datapath|inst\(22))))) # (!\datapath|inst\(21) & ((\datapath|inst\(22) & (\datapath|Mux6~5_combout\)) # (!\datapath|inst\(22) & ((\datapath|Mux6~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|Mux6~5_combout\,
	datac => \datapath|Mux6~7_combout\,
	datad => \datapath|inst\(22),
	combout => \datapath|Mux6~8_combout\);

-- Location: LCCOMB_X59_Y43_N8
\datapath|Mux6~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux6~9_combout\ = (\datapath|inst\(23) & ((\datapath|inst\(24)) # ((\datapath|reg23\(25))))) # (!\datapath|inst\(23) & (!\datapath|inst\(24) & ((\datapath|reg19\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(23),
	datab => \datapath|inst\(24),
	datac => \datapath|reg23\(25),
	datad => \datapath|reg19\(25),
	combout => \datapath|Mux6~9_combout\);

-- Location: LCCOMB_X60_Y43_N24
\datapath|Mux6~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux6~10_combout\ = (\datapath|Mux6~9_combout\ & ((\datapath|reg31\(25)) # ((!\datapath|inst\(24))))) # (!\datapath|Mux6~9_combout\ & (((\datapath|reg27\(25) & \datapath|inst\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux6~9_combout\,
	datab => \datapath|reg31\(25),
	datac => \datapath|reg27\(25),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux6~10_combout\);

-- Location: LCCOMB_X56_Y43_N26
\datapath|Mux6~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux6~11_combout\ = (\datapath|inst\(21) & ((\datapath|Mux6~8_combout\ & ((\datapath|Mux6~10_combout\))) # (!\datapath|Mux6~8_combout\ & (\datapath|Mux6~3_combout\)))) # (!\datapath|inst\(21) & (\datapath|Mux6~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|Mux6~8_combout\,
	datac => \datapath|Mux6~3_combout\,
	datad => \datapath|Mux6~10_combout\,
	combout => \datapath|Mux6~11_combout\);

-- Location: LCCOMB_X59_Y44_N28
\datapath|Mux6~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux6~12_combout\ = (\datapath|inst\(21) & (\datapath|inst\(22))) # (!\datapath|inst\(21) & ((\datapath|inst\(22) & (\datapath|reg6\(25))) # (!\datapath|inst\(22) & ((\datapath|reg4\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|inst\(22),
	datac => \datapath|reg6\(25),
	datad => \datapath|reg4\(25),
	combout => \datapath|Mux6~12_combout\);

-- Location: LCCOMB_X59_Y44_N26
\datapath|Mux6~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux6~13_combout\ = (\datapath|inst\(21) & ((\datapath|Mux6~12_combout\ & ((\datapath|reg7\(25)))) # (!\datapath|Mux6~12_combout\ & (\datapath|reg5\(25))))) # (!\datapath|inst\(21) & (\datapath|Mux6~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|Mux6~12_combout\,
	datac => \datapath|reg5\(25),
	datad => \datapath|reg7\(25),
	combout => \datapath|Mux6~13_combout\);

-- Location: LCCOMB_X56_Y43_N20
\datapath|Mux6~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux6~14_combout\ = (\datapath|Mux7~4_combout\ & ((\datapath|Mux6~13_combout\) # ((!\datapath|Mux7~3_combout\)))) # (!\datapath|Mux7~4_combout\ & (((\datapath|reg1\(25) & \datapath|Mux7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux6~13_combout\,
	datab => \datapath|reg1\(25),
	datac => \datapath|Mux7~4_combout\,
	datad => \datapath|Mux7~3_combout\,
	combout => \datapath|Mux6~14_combout\);

-- Location: LCCOMB_X56_Y43_N14
\datapath|Mux6~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux6~15_combout\ = (\datapath|Mux7~2_combout\ & ((\datapath|Mux6~14_combout\ & ((\datapath|reg3\(25)))) # (!\datapath|Mux6~14_combout\ & (\datapath|reg2\(25))))) # (!\datapath|Mux7~2_combout\ & (((\datapath|Mux6~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg2\(25),
	datab => \datapath|Mux7~2_combout\,
	datac => \datapath|reg3\(25),
	datad => \datapath|Mux6~14_combout\,
	combout => \datapath|Mux6~15_combout\);

-- Location: LCCOMB_X56_Y43_N30
\datapath|Mux6~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux6~16_combout\ = (\datapath|Mux7~0_combout\ & ((\datapath|Mux6~11_combout\) # ((\datapath|Mux7~1_combout\)))) # (!\datapath|Mux7~0_combout\ & (((\datapath|Mux6~15_combout\ & !\datapath|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux6~11_combout\,
	datab => \datapath|Mux7~0_combout\,
	datac => \datapath|Mux6~15_combout\,
	datad => \datapath|Mux7~1_combout\,
	combout => \datapath|Mux6~16_combout\);

-- Location: LCCOMB_X54_Y45_N10
\datapath|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux5~0_combout\ = (\datapath|inst\(24) & (\datapath|inst\(23))) # (!\datapath|inst\(24) & ((\datapath|inst\(23) & (\datapath|reg22\(26))) # (!\datapath|inst\(23) & ((\datapath|reg18\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|inst\(23),
	datac => \datapath|reg22\(26),
	datad => \datapath|reg18\(26),
	combout => \datapath|Mux5~0_combout\);

-- Location: LCCOMB_X52_Y45_N26
\datapath|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux5~1_combout\ = (\datapath|inst\(24) & ((\datapath|Mux5~0_combout\ & (\datapath|reg30\(26))) # (!\datapath|Mux5~0_combout\ & ((\datapath|reg26\(26)))))) # (!\datapath|inst\(24) & (\datapath|Mux5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|Mux5~0_combout\,
	datac => \datapath|reg30\(26),
	datad => \datapath|reg26\(26),
	combout => \datapath|Mux5~1_combout\);

-- Location: LCCOMB_X53_Y48_N6
\datapath|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux5~2_combout\ = (\datapath|inst\(24) & ((\datapath|reg25\(26)) # ((\datapath|inst\(23))))) # (!\datapath|inst\(24) & (((\datapath|reg17\(26) & !\datapath|inst\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg25\(26),
	datab => \datapath|reg17\(26),
	datac => \datapath|inst\(24),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux5~2_combout\);

-- Location: LCCOMB_X53_Y48_N20
\datapath|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux5~3_combout\ = (\datapath|inst\(23) & ((\datapath|Mux5~2_combout\ & (\datapath|reg29\(26))) # (!\datapath|Mux5~2_combout\ & ((\datapath|reg21\(26)))))) # (!\datapath|inst\(23) & (((\datapath|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg29\(26),
	datab => \datapath|inst\(23),
	datac => \datapath|reg21\(26),
	datad => \datapath|Mux5~2_combout\,
	combout => \datapath|Mux5~3_combout\);

-- Location: LCCOMB_X60_Y47_N28
\datapath|Mux5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux5~4_combout\ = (\datapath|inst\(23) & (((\datapath|inst\(24))))) # (!\datapath|inst\(23) & ((\datapath|inst\(24) & ((\datapath|reg24\(26)))) # (!\datapath|inst\(24) & (\datapath|reg16\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg16\(26),
	datab => \datapath|inst\(23),
	datac => \datapath|reg24\(26),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux5~4_combout\);

-- Location: LCCOMB_X52_Y47_N4
\datapath|Mux5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux5~5_combout\ = (\datapath|Mux5~4_combout\ & ((\datapath|reg28\(26)) # ((!\datapath|inst\(23))))) # (!\datapath|Mux5~4_combout\ & (((\datapath|reg20\(26) & \datapath|inst\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg28\(26),
	datab => \datapath|Mux5~4_combout\,
	datac => \datapath|reg20\(26),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux5~5_combout\);

-- Location: LCCOMB_X52_Y45_N24
\datapath|Mux5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux5~6_combout\ = (\datapath|inst\(22) & (((\datapath|inst\(21))))) # (!\datapath|inst\(22) & ((\datapath|inst\(21) & (\datapath|Mux5~3_combout\)) # (!\datapath|inst\(21) & ((\datapath|Mux5~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux5~3_combout\,
	datab => \datapath|inst\(22),
	datac => \datapath|Mux5~5_combout\,
	datad => \datapath|inst\(21),
	combout => \datapath|Mux5~6_combout\);

-- Location: LCCOMB_X60_Y46_N28
\datapath|Mux5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux5~7_combout\ = (\datapath|inst\(24) & (((\datapath|inst\(23))))) # (!\datapath|inst\(24) & ((\datapath|inst\(23) & ((\datapath|reg23\(26)))) # (!\datapath|inst\(23) & (\datapath|reg19\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg19\(26),
	datab => \datapath|inst\(24),
	datac => \datapath|reg23\(26),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux5~7_combout\);

-- Location: LCCOMB_X59_Y46_N10
\datapath|Mux5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux5~8_combout\ = (\datapath|inst\(24) & ((\datapath|Mux5~7_combout\ & ((\datapath|reg31\(26)))) # (!\datapath|Mux5~7_combout\ & (\datapath|reg27\(26))))) # (!\datapath|inst\(24) & (((\datapath|Mux5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg27\(26),
	datab => \datapath|inst\(24),
	datac => \datapath|reg31\(26),
	datad => \datapath|Mux5~7_combout\,
	combout => \datapath|Mux5~8_combout\);

-- Location: LCCOMB_X52_Y45_N10
\datapath|Mux5~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux5~9_combout\ = (\datapath|inst\(22) & ((\datapath|Mux5~6_combout\ & ((\datapath|Mux5~8_combout\))) # (!\datapath|Mux5~6_combout\ & (\datapath|Mux5~1_combout\)))) # (!\datapath|inst\(22) & (((\datapath|Mux5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux5~1_combout\,
	datab => \datapath|inst\(22),
	datac => \datapath|Mux5~6_combout\,
	datad => \datapath|Mux5~8_combout\,
	combout => \datapath|Mux5~9_combout\);

-- Location: LCCOMB_X58_Y43_N10
\datapath|Mux5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux5~12_combout\ = (\datapath|inst\(21) & ((\datapath|inst\(22)) # ((\datapath|reg5\(26))))) # (!\datapath|inst\(21) & (!\datapath|inst\(22) & ((\datapath|reg4\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|inst\(22),
	datac => \datapath|reg5\(26),
	datad => \datapath|reg4\(26),
	combout => \datapath|Mux5~12_combout\);

-- Location: LCCOMB_X58_Y41_N4
\datapath|Mux5~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux5~13_combout\ = (\datapath|Mux5~12_combout\ & ((\datapath|reg7\(26)) # ((!\datapath|inst\(22))))) # (!\datapath|Mux5~12_combout\ & (((\datapath|reg6\(26) & \datapath|inst\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg7\(26),
	datab => \datapath|Mux5~12_combout\,
	datac => \datapath|reg6\(26),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux5~13_combout\);

-- Location: LCCOMB_X56_Y43_N10
\datapath|Mux5~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux5~14_combout\ = (\datapath|Mux7~3_combout\ & ((\datapath|Mux7~4_combout\ & ((\datapath|Mux5~13_combout\))) # (!\datapath|Mux7~4_combout\ & (\datapath|reg1\(26))))) # (!\datapath|Mux7~3_combout\ & (\datapath|Mux7~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux7~3_combout\,
	datab => \datapath|Mux7~4_combout\,
	datac => \datapath|reg1\(26),
	datad => \datapath|Mux5~13_combout\,
	combout => \datapath|Mux5~14_combout\);

-- Location: LCCOMB_X50_Y40_N24
\datapath|Mux5~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux5~17_combout\ = (\datapath|inst\(22) & (\datapath|inst\(21))) # (!\datapath|inst\(22) & ((\datapath|inst\(21) & (\datapath|reg13\(26))) # (!\datapath|inst\(21) & ((\datapath|reg12\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(22),
	datab => \datapath|inst\(21),
	datac => \datapath|reg13\(26),
	datad => \datapath|reg12\(26),
	combout => \datapath|Mux5~17_combout\);

-- Location: LCCOMB_X47_Y41_N20
\datapath|alu|alu_res~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|alu_res~77_combout\ = (\datapath|Selector5~0_combout\ & ((\controller|alu_r_sel_o~q\ & ((\controller|ctrl_data_o\(26)))) # (!\controller|alu_r_sel_o~q\ & (\datapath|Mux37~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector5~0_combout\,
	datab => \datapath|Mux37~19_combout\,
	datac => \controller|alu_r_sel_o~q\,
	datad => \controller|ctrl_data_o\(26),
	combout => \datapath|alu|alu_res~77_combout\);

-- Location: LCCOMB_X47_Y41_N6
\datapath|alu|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux6~0_combout\ = (\datapath|alu|Mux27~0_combout\ & (((\datapath|alu|Mux27~1_combout\)))) # (!\datapath|alu|Mux27~0_combout\ & ((\datapath|alu|Mux27~1_combout\ & ((\datapath|alu|Add0~81_combout\))) # (!\datapath|alu|Mux27~1_combout\ & 
-- (\datapath|alu|alu_res~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Mux27~0_combout\,
	datab => \datapath|alu|alu_res~77_combout\,
	datac => \datapath|alu|Add0~81_combout\,
	datad => \datapath|alu|Mux27~1_combout\,
	combout => \datapath|alu|Mux6~0_combout\);

-- Location: LCCOMB_X52_Y46_N14
\datapath|Mux4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux4~4_combout\ = (\datapath|inst\(23) & (((\datapath|reg22\(27)) # (\datapath|inst\(24))))) # (!\datapath|inst\(23) & (\datapath|reg18\(27) & ((!\datapath|inst\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(23),
	datab => \datapath|reg18\(27),
	datac => \datapath|reg22\(27),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux4~4_combout\);

-- Location: LCCOMB_X52_Y45_N28
\datapath|Mux4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux4~5_combout\ = (\datapath|inst\(24) & ((\datapath|Mux4~4_combout\ & ((\datapath|reg30\(27)))) # (!\datapath|Mux4~4_combout\ & (\datapath|reg26\(27))))) # (!\datapath|inst\(24) & (\datapath|Mux4~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|Mux4~4_combout\,
	datac => \datapath|reg26\(27),
	datad => \datapath|reg30\(27),
	combout => \datapath|Mux4~5_combout\);

-- Location: LCCOMB_X59_Y43_N28
\datapath|Mux4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux4~9_combout\ = (\datapath|inst\(24) & (((\datapath|inst\(23))))) # (!\datapath|inst\(24) & ((\datapath|inst\(23) & ((\datapath|reg23\(27)))) # (!\datapath|inst\(23) & (\datapath|reg19\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg19\(27),
	datab => \datapath|inst\(24),
	datac => \datapath|reg23\(27),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux4~9_combout\);

-- Location: LCCOMB_X60_Y43_N20
\datapath|Mux4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux4~10_combout\ = (\datapath|Mux4~9_combout\ & ((\datapath|reg31\(27)) # ((!\datapath|inst\(24))))) # (!\datapath|Mux4~9_combout\ & (((\datapath|reg27\(27) & \datapath|inst\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg31\(27),
	datab => \datapath|Mux4~9_combout\,
	datac => \datapath|reg27\(27),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux4~10_combout\);

-- Location: LCCOMB_X59_Y44_N0
\datapath|Mux4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux4~12_combout\ = (\datapath|inst\(21) & (\datapath|inst\(22))) # (!\datapath|inst\(21) & ((\datapath|inst\(22) & (\datapath|reg6\(27))) # (!\datapath|inst\(22) & ((\datapath|reg4\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|inst\(22),
	datac => \datapath|reg6\(27),
	datad => \datapath|reg4\(27),
	combout => \datapath|Mux4~12_combout\);

-- Location: LCCOMB_X59_Y44_N14
\datapath|Mux4~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux4~13_combout\ = (\datapath|inst\(21) & ((\datapath|Mux4~12_combout\ & ((\datapath|reg7\(27)))) # (!\datapath|Mux4~12_combout\ & (\datapath|reg5\(27))))) # (!\datapath|inst\(21) & (\datapath|Mux4~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|Mux4~12_combout\,
	datac => \datapath|reg5\(27),
	datad => \datapath|reg7\(27),
	combout => \datapath|Mux4~13_combout\);

-- Location: LCCOMB_X58_Y44_N2
\datapath|Mux4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux4~14_combout\ = (\datapath|Mux7~3_combout\ & ((\datapath|Mux7~4_combout\ & (\datapath|Mux4~13_combout\)) # (!\datapath|Mux7~4_combout\ & ((\datapath|reg1\(27)))))) # (!\datapath|Mux7~3_combout\ & (\datapath|Mux7~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux7~3_combout\,
	datab => \datapath|Mux7~4_combout\,
	datac => \datapath|Mux4~13_combout\,
	datad => \datapath|reg1\(27),
	combout => \datapath|Mux4~14_combout\);

-- Location: LCCOMB_X57_Y40_N0
\datapath|Mux4~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux4~15_combout\ = (\datapath|Mux4~14_combout\ & (((\datapath|reg3\(27))) # (!\datapath|Mux7~2_combout\))) # (!\datapath|Mux4~14_combout\ & (\datapath|Mux7~2_combout\ & ((\datapath|reg2\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux4~14_combout\,
	datab => \datapath|Mux7~2_combout\,
	datac => \datapath|reg3\(27),
	datad => \datapath|reg2\(27),
	combout => \datapath|Mux4~15_combout\);

-- Location: LCCOMB_X56_Y39_N2
\datapath|Mux4~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux4~17_combout\ = (\datapath|inst\(22) & (((\datapath|reg14\(27)) # (\datapath|inst\(21))))) # (!\datapath|inst\(22) & (\datapath|reg12\(27) & ((!\datapath|inst\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg12\(27),
	datab => \datapath|inst\(22),
	datac => \datapath|reg14\(27),
	datad => \datapath|inst\(21),
	combout => \datapath|Mux4~17_combout\);

-- Location: LCCOMB_X52_Y45_N22
\datapath|Mux4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux4~18_combout\ = (\datapath|inst\(21) & ((\datapath|Mux4~17_combout\ & ((\datapath|reg15\(27)))) # (!\datapath|Mux4~17_combout\ & (\datapath|reg13\(27))))) # (!\datapath|inst\(21) & (((\datapath|Mux4~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg13\(27),
	datab => \datapath|inst\(21),
	datac => \datapath|Mux4~17_combout\,
	datad => \datapath|reg15\(27),
	combout => \datapath|Mux4~18_combout\);

-- Location: LCCOMB_X47_Y43_N30
\datapath|Selector35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector35~0_combout\ = (\controller|alu_r_sel_o~q\ & ((\controller|ctrl_data_o\(28)))) # (!\controller|alu_r_sel_o~q\ & (\datapath|Mux35~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux35~19_combout\,
	datac => \controller|ctrl_data_o\(28),
	datad => \controller|alu_r_sel_o~q\,
	combout => \datapath|Selector35~0_combout\);

-- Location: LCCOMB_X52_Y48_N24
\datapath|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux3~2_combout\ = (\datapath|inst\(23) & (((\datapath|inst\(24))))) # (!\datapath|inst\(23) & ((\datapath|inst\(24) & ((\datapath|reg25\(28)))) # (!\datapath|inst\(24) & (\datapath|reg17\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg17\(28),
	datab => \datapath|inst\(23),
	datac => \datapath|reg25\(28),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux3~2_combout\);

-- Location: LCCOMB_X60_Y45_N20
\datapath|Mux3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux3~7_combout\ = (\datapath|inst\(23) & (((\datapath|reg23\(28)) # (\datapath|inst\(24))))) # (!\datapath|inst\(23) & (\datapath|reg19\(28) & ((!\datapath|inst\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg19\(28),
	datab => \datapath|inst\(23),
	datac => \datapath|reg23\(28),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux3~7_combout\);

-- Location: LCCOMB_X56_Y48_N30
\datapath|Mux3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux3~8_combout\ = (\datapath|Mux3~7_combout\ & (((\datapath|reg31\(28)) # (!\datapath|inst\(24))))) # (!\datapath|Mux3~7_combout\ & (\datapath|reg27\(28) & ((\datapath|inst\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux3~7_combout\,
	datab => \datapath|reg27\(28),
	datac => \datapath|reg31\(28),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux3~8_combout\);

-- Location: LCCOMB_X60_Y41_N20
\datapath|Mux3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux3~12_combout\ = (\datapath|inst\(21) & (((\datapath|reg5\(28)) # (\datapath|inst\(22))))) # (!\datapath|inst\(21) & (\datapath|reg4\(28) & ((!\datapath|inst\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg4\(28),
	datab => \datapath|inst\(21),
	datac => \datapath|reg5\(28),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux3~12_combout\);

-- Location: LCCOMB_X58_Y42_N2
\datapath|Mux3~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux3~13_combout\ = (\datapath|Mux3~12_combout\ & ((\datapath|reg7\(28)) # ((!\datapath|inst\(22))))) # (!\datapath|Mux3~12_combout\ & (((\datapath|inst\(22) & \datapath|reg6\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux3~12_combout\,
	datab => \datapath|reg7\(28),
	datac => \datapath|inst\(22),
	datad => \datapath|reg6\(28),
	combout => \datapath|Mux3~13_combout\);

-- Location: LCCOMB_X58_Y42_N4
\datapath|Mux3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux3~14_combout\ = (\datapath|Mux7~3_combout\ & ((\datapath|Mux7~4_combout\ & ((\datapath|Mux3~13_combout\))) # (!\datapath|Mux7~4_combout\ & (\datapath|reg1\(28))))) # (!\datapath|Mux7~3_combout\ & (((\datapath|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg1\(28),
	datab => \datapath|Mux3~13_combout\,
	datac => \datapath|Mux7~3_combout\,
	datad => \datapath|Mux7~4_combout\,
	combout => \datapath|Mux3~14_combout\);

-- Location: LCCOMB_X57_Y44_N24
\datapath|Mux3~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux3~15_combout\ = (\datapath|Mux3~14_combout\ & (((\datapath|reg3\(28)) # (!\datapath|Mux7~2_combout\)))) # (!\datapath|Mux3~14_combout\ & (\datapath|reg2\(28) & ((\datapath|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux3~14_combout\,
	datab => \datapath|reg2\(28),
	datac => \datapath|reg3\(28),
	datad => \datapath|Mux7~2_combout\,
	combout => \datapath|Mux3~15_combout\);

-- Location: LCCOMB_X54_Y40_N20
\datapath|Mux3~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux3~17_combout\ = (\datapath|inst\(21) & (((\datapath|reg13\(28)) # (\datapath|inst\(22))))) # (!\datapath|inst\(21) & (\datapath|reg12\(28) & ((!\datapath|inst\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg12\(28),
	datab => \datapath|inst\(21),
	datac => \datapath|reg13\(28),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux3~17_combout\);

-- Location: LCCOMB_X52_Y40_N24
\datapath|Mux3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux3~18_combout\ = (\datapath|Mux3~17_combout\ & (((\datapath|reg15\(28))) # (!\datapath|inst\(22)))) # (!\datapath|Mux3~17_combout\ & (\datapath|inst\(22) & (\datapath|reg14\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux3~17_combout\,
	datab => \datapath|inst\(22),
	datac => \datapath|reg14\(28),
	datad => \datapath|reg15\(28),
	combout => \datapath|Mux3~18_combout\);

-- Location: LCCOMB_X46_Y41_N14
\datapath|alu|Add0~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~89_combout\ = \controller|alu_func_sel_o\(1) $ (((\controller|alu_r_sel_o~q\ & (\controller|ctrl_data_o\(29))) # (!\controller|alu_r_sel_o~q\ & ((\datapath|Mux34~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_data_o\(29),
	datab => \datapath|Mux34~19_combout\,
	datac => \controller|alu_func_sel_o\(1),
	datad => \controller|alu_r_sel_o~q\,
	combout => \datapath|alu|Add0~89_combout\);

-- Location: LCCOMB_X52_Y46_N24
\datapath|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux2~2_combout\ = (\datapath|inst\(24) & (((\datapath|reg25\(29)) # (\datapath|inst\(23))))) # (!\datapath|inst\(24) & (\datapath|reg17\(29) & ((!\datapath|inst\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg17\(29),
	datab => \datapath|inst\(24),
	datac => \datapath|reg25\(29),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux2~2_combout\);

-- Location: LCCOMB_X52_Y46_N2
\datapath|Mux2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux2~4_combout\ = (\datapath|inst\(24) & (((\datapath|inst\(23))))) # (!\datapath|inst\(24) & ((\datapath|inst\(23) & ((\datapath|reg22\(29)))) # (!\datapath|inst\(23) & (\datapath|reg18\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg18\(29),
	datab => \datapath|inst\(24),
	datac => \datapath|reg22\(29),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux2~4_combout\);

-- Location: LCCOMB_X50_Y44_N12
\datapath|Mux2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux2~5_combout\ = (\datapath|inst\(24) & ((\datapath|Mux2~4_combout\ & (\datapath|reg30\(29))) # (!\datapath|Mux2~4_combout\ & ((\datapath|reg26\(29)))))) # (!\datapath|inst\(24) & (((\datapath|Mux2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|reg30\(29),
	datac => \datapath|reg26\(29),
	datad => \datapath|Mux2~4_combout\,
	combout => \datapath|Mux2~5_combout\);

-- Location: LCCOMB_X60_Y47_N4
\datapath|Mux2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux2~6_combout\ = (\datapath|inst\(23) & (((\datapath|inst\(24))))) # (!\datapath|inst\(23) & ((\datapath|inst\(24) & ((\datapath|reg24\(29)))) # (!\datapath|inst\(24) & (\datapath|reg16\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(23),
	datab => \datapath|reg16\(29),
	datac => \datapath|reg24\(29),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux2~6_combout\);

-- Location: LCCOMB_X52_Y47_N20
\datapath|Mux2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux2~7_combout\ = (\datapath|Mux2~6_combout\ & ((\datapath|reg28\(29)) # ((!\datapath|inst\(23))))) # (!\datapath|Mux2~6_combout\ & (((\datapath|reg20\(29) & \datapath|inst\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux2~6_combout\,
	datab => \datapath|reg28\(29),
	datac => \datapath|reg20\(29),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux2~7_combout\);

-- Location: LCCOMB_X50_Y44_N16
\datapath|Mux2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux2~8_combout\ = (\datapath|inst\(22) & (((\datapath|Mux2~5_combout\) # (\datapath|inst\(21))))) # (!\datapath|inst\(22) & (\datapath|Mux2~7_combout\ & ((!\datapath|inst\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(22),
	datab => \datapath|Mux2~7_combout\,
	datac => \datapath|Mux2~5_combout\,
	datad => \datapath|inst\(21),
	combout => \datapath|Mux2~8_combout\);

-- Location: LCCOMB_X46_Y41_N10
\datapath|Selector34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector34~0_combout\ = (\controller|alu_r_sel_o~q\ & (\controller|ctrl_data_o\(29))) # (!\controller|alu_r_sel_o~q\ & ((\datapath|Mux34~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_data_o\(29),
	datab => \datapath|Mux34~19_combout\,
	datad => \controller|alu_r_sel_o~q\,
	combout => \datapath|Selector34~0_combout\);

-- Location: LCCOMB_X54_Y49_N28
\datapath|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux1~0_combout\ = (\datapath|inst\(24) & (\datapath|inst\(23))) # (!\datapath|inst\(24) & ((\datapath|inst\(23) & (\datapath|reg22\(30))) # (!\datapath|inst\(23) & ((\datapath|reg18\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|inst\(23),
	datac => \datapath|reg22\(30),
	datad => \datapath|reg18\(30),
	combout => \datapath|Mux1~0_combout\);

-- Location: LCCOMB_X58_Y48_N30
\datapath|Mux1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux1~4_combout\ = (\datapath|inst\(23) & (((\datapath|inst\(24))))) # (!\datapath|inst\(23) & ((\datapath|inst\(24) & ((\datapath|reg24\(30)))) # (!\datapath|inst\(24) & (\datapath|reg16\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(23),
	datab => \datapath|reg16\(30),
	datac => \datapath|reg24\(30),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux1~4_combout\);

-- Location: LCCOMB_X50_Y45_N12
\datapath|Mux1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux1~5_combout\ = (\datapath|inst\(23) & ((\datapath|Mux1~4_combout\ & (\datapath|reg28\(30))) # (!\datapath|Mux1~4_combout\ & ((\datapath|reg20\(30)))))) # (!\datapath|inst\(23) & (((\datapath|Mux1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg28\(30),
	datab => \datapath|reg20\(30),
	datac => \datapath|inst\(23),
	datad => \datapath|Mux1~4_combout\,
	combout => \datapath|Mux1~5_combout\);

-- Location: LCCOMB_X60_Y42_N28
\datapath|Mux1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux1~7_combout\ = (\datapath|inst\(24) & (((\datapath|inst\(23))))) # (!\datapath|inst\(24) & ((\datapath|inst\(23) & ((\datapath|reg23\(30)))) # (!\datapath|inst\(23) & (\datapath|reg19\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg19\(30),
	datab => \datapath|inst\(24),
	datac => \datapath|reg23\(30),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux1~7_combout\);

-- Location: LCCOMB_X59_Y42_N30
\datapath|Mux1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux1~8_combout\ = (\datapath|inst\(24) & ((\datapath|Mux1~7_combout\ & (\datapath|reg31\(30))) # (!\datapath|Mux1~7_combout\ & ((\datapath|reg27\(30)))))) # (!\datapath|inst\(24) & (\datapath|Mux1~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|Mux1~7_combout\,
	datac => \datapath|reg31\(30),
	datad => \datapath|reg27\(30),
	combout => \datapath|Mux1~8_combout\);

-- Location: LCCOMB_X56_Y47_N10
\datapath|Mux1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux1~12_combout\ = (\datapath|inst\(21) & (((\datapath|reg5\(30)) # (\datapath|inst\(22))))) # (!\datapath|inst\(21) & (\datapath|reg4\(30) & ((!\datapath|inst\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg4\(30),
	datab => \datapath|inst\(21),
	datac => \datapath|reg5\(30),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux1~12_combout\);

-- Location: LCCOMB_X56_Y47_N8
\datapath|Mux1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux1~13_combout\ = (\datapath|Mux1~12_combout\ & ((\datapath|reg7\(30)) # ((!\datapath|inst\(22))))) # (!\datapath|Mux1~12_combout\ & (((\datapath|reg6\(30) & \datapath|inst\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux1~12_combout\,
	datab => \datapath|reg7\(30),
	datac => \datapath|reg6\(30),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux1~13_combout\);

-- Location: LCCOMB_X56_Y45_N2
\datapath|Mux1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux1~14_combout\ = (\datapath|Mux7~3_combout\ & ((\datapath|Mux7~4_combout\ & ((\datapath|Mux1~13_combout\))) # (!\datapath|Mux7~4_combout\ & (\datapath|reg1\(30))))) # (!\datapath|Mux7~3_combout\ & (((\datapath|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg1\(30),
	datab => \datapath|Mux1~13_combout\,
	datac => \datapath|Mux7~3_combout\,
	datad => \datapath|Mux7~4_combout\,
	combout => \datapath|Mux1~14_combout\);

-- Location: LCCOMB_X56_Y45_N22
\datapath|Mux1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux1~15_combout\ = (\datapath|Mux7~2_combout\ & ((\datapath|Mux1~14_combout\ & ((\datapath|reg3\(30)))) # (!\datapath|Mux1~14_combout\ & (\datapath|reg2\(30))))) # (!\datapath|Mux7~2_combout\ & (((\datapath|Mux1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux7~2_combout\,
	datab => \datapath|reg2\(30),
	datac => \datapath|reg3\(30),
	datad => \datapath|Mux1~14_combout\,
	combout => \datapath|Mux1~15_combout\);

-- Location: LCCOMB_X52_Y39_N18
\datapath|Mux1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux1~17_combout\ = (\datapath|inst\(21) & (((\datapath|reg13\(30)) # (\datapath|inst\(22))))) # (!\datapath|inst\(21) & (\datapath|reg12\(30) & ((!\datapath|inst\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|reg12\(30),
	datac => \datapath|reg13\(30),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux1~17_combout\);

-- Location: LCCOMB_X52_Y40_N12
\datapath|Mux1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux1~18_combout\ = (\datapath|inst\(22) & ((\datapath|Mux1~17_combout\ & (\datapath|reg15\(30))) # (!\datapath|Mux1~17_combout\ & ((\datapath|reg14\(30)))))) # (!\datapath|inst\(22) & (((\datapath|Mux1~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg15\(30),
	datab => \datapath|inst\(22),
	datac => \datapath|reg14\(30),
	datad => \datapath|Mux1~17_combout\,
	combout => \datapath|Mux1~18_combout\);

-- Location: LCCOMB_X47_Y44_N22
\datapath|alu|Add0~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~92_combout\ = \controller|alu_func_sel_o\(1) $ (((\controller|alu_r_sel_o~q\ & (\controller|ctrl_data_o\(30))) # (!\controller|alu_r_sel_o~q\ & ((\datapath|Mux33~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_data_o\(30),
	datab => \datapath|Mux33~19_combout\,
	datac => \controller|alu_r_sel_o~q\,
	datad => \controller|alu_func_sel_o\(1),
	combout => \datapath|alu|Add0~92_combout\);

-- Location: LCCOMB_X47_Y44_N28
\datapath|alu|Add0~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~95_combout\ = \controller|alu_func_sel_o\(1) $ (((\controller|alu_r_sel_o~q\ & ((\controller|ctrl_data_o\(31)))) # (!\controller|alu_r_sel_o~q\ & (\datapath|Mux32~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|alu_r_sel_o~q\,
	datab => \controller|alu_func_sel_o\(1),
	datac => \datapath|Mux32~19_combout\,
	datad => \controller|ctrl_data_o\(31),
	combout => \datapath|alu|Add0~95_combout\);

-- Location: LCCOMB_X57_Y40_N14
\datapath|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux0~0_combout\ = (\datapath|inst\(21) & ((\datapath|inst\(22)) # ((\datapath|reg9\(31))))) # (!\datapath|inst\(21) & (!\datapath|inst\(22) & ((\datapath|reg8\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|inst\(22),
	datac => \datapath|reg9\(31),
	datad => \datapath|reg8\(31),
	combout => \datapath|Mux0~0_combout\);

-- Location: LCCOMB_X52_Y46_N4
\datapath|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux0~2_combout\ = (\datapath|inst\(23) & (\datapath|inst\(24))) # (!\datapath|inst\(23) & ((\datapath|inst\(24) & (\datapath|reg25\(31))) # (!\datapath|inst\(24) & ((\datapath|reg17\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(23),
	datab => \datapath|inst\(24),
	datac => \datapath|reg25\(31),
	datad => \datapath|reg17\(31),
	combout => \datapath|Mux0~2_combout\);

-- Location: LCCOMB_X52_Y46_N22
\datapath|Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux0~4_combout\ = (\datapath|inst\(23) & ((\datapath|inst\(24)) # ((\datapath|reg22\(31))))) # (!\datapath|inst\(23) & (!\datapath|inst\(24) & ((\datapath|reg18\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(23),
	datab => \datapath|inst\(24),
	datac => \datapath|reg22\(31),
	datad => \datapath|reg18\(31),
	combout => \datapath|Mux0~4_combout\);

-- Location: LCCOMB_X53_Y43_N24
\datapath|Mux0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux0~5_combout\ = (\datapath|inst\(24) & ((\datapath|Mux0~4_combout\ & (\datapath|reg30\(31))) # (!\datapath|Mux0~4_combout\ & ((\datapath|reg26\(31)))))) # (!\datapath|inst\(24) & (((\datapath|Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|reg30\(31),
	datac => \datapath|reg26\(31),
	datad => \datapath|Mux0~4_combout\,
	combout => \datapath|Mux0~5_combout\);

-- Location: LCCOMB_X49_Y47_N20
\datapath|Mux0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux0~6_combout\ = (\datapath|inst\(24) & ((\datapath|inst\(23)) # ((\datapath|reg24\(31))))) # (!\datapath|inst\(24) & (!\datapath|inst\(23) & ((\datapath|reg16\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|inst\(23),
	datac => \datapath|reg24\(31),
	datad => \datapath|reg16\(31),
	combout => \datapath|Mux0~6_combout\);

-- Location: LCCOMB_X49_Y47_N14
\datapath|Mux0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux0~7_combout\ = (\datapath|inst\(23) & ((\datapath|Mux0~6_combout\ & (\datapath|reg28\(31))) # (!\datapath|Mux0~6_combout\ & ((\datapath|reg20\(31)))))) # (!\datapath|inst\(23) & (((\datapath|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg28\(31),
	datab => \datapath|inst\(23),
	datac => \datapath|reg20\(31),
	datad => \datapath|Mux0~6_combout\,
	combout => \datapath|Mux0~7_combout\);

-- Location: LCCOMB_X50_Y40_N20
\datapath|Mux0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux0~8_combout\ = (\datapath|inst\(21) & (((\datapath|inst\(22))))) # (!\datapath|inst\(21) & ((\datapath|inst\(22) & (\datapath|Mux0~5_combout\)) # (!\datapath|inst\(22) & ((\datapath|Mux0~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux0~5_combout\,
	datab => \datapath|inst\(21),
	datac => \datapath|inst\(22),
	datad => \datapath|Mux0~7_combout\,
	combout => \datapath|Mux0~8_combout\);

-- Location: LCCOMB_X59_Y44_N16
\datapath|Mux0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux0~12_combout\ = (\datapath|inst\(21) & (\datapath|inst\(22))) # (!\datapath|inst\(21) & ((\datapath|inst\(22) & (\datapath|reg6\(31))) # (!\datapath|inst\(22) & ((\datapath|reg4\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|inst\(22),
	datac => \datapath|reg6\(31),
	datad => \datapath|reg4\(31),
	combout => \datapath|Mux0~12_combout\);

-- Location: LCCOMB_X59_Y44_N30
\datapath|Mux0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux0~13_combout\ = (\datapath|inst\(21) & ((\datapath|Mux0~12_combout\ & (\datapath|reg7\(31))) # (!\datapath|Mux0~12_combout\ & ((\datapath|reg5\(31)))))) # (!\datapath|inst\(21) & (((\datapath|Mux0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|reg7\(31),
	datac => \datapath|reg5\(31),
	datad => \datapath|Mux0~12_combout\,
	combout => \datapath|Mux0~13_combout\);

-- Location: LCCOMB_X58_Y44_N22
\datapath|Mux0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux0~14_combout\ = (\datapath|Mux7~3_combout\ & ((\datapath|Mux7~4_combout\ & ((\datapath|Mux0~13_combout\))) # (!\datapath|Mux7~4_combout\ & (\datapath|reg1\(31))))) # (!\datapath|Mux7~3_combout\ & (\datapath|Mux7~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux7~3_combout\,
	datab => \datapath|Mux7~4_combout\,
	datac => \datapath|reg1\(31),
	datad => \datapath|Mux0~13_combout\,
	combout => \datapath|Mux0~14_combout\);

-- Location: LCCOMB_X57_Y40_N8
\datapath|Mux0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux0~15_combout\ = (\datapath|Mux0~14_combout\ & (((\datapath|reg3\(31)) # (!\datapath|Mux7~2_combout\)))) # (!\datapath|Mux0~14_combout\ & (\datapath|reg2\(31) & ((\datapath|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux0~14_combout\,
	datab => \datapath|reg2\(31),
	datac => \datapath|reg3\(31),
	datad => \datapath|Mux7~2_combout\,
	combout => \datapath|Mux0~15_combout\);

-- Location: LCCOMB_X53_Y40_N28
\datapath|Mux0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux0~17_combout\ = (\datapath|inst\(22) & (((\datapath|reg14\(31)) # (\datapath|inst\(21))))) # (!\datapath|inst\(22) & (\datapath|reg12\(31) & ((!\datapath|inst\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg12\(31),
	datab => \datapath|inst\(22),
	datac => \datapath|reg14\(31),
	datad => \datapath|inst\(21),
	combout => \datapath|Mux0~17_combout\);

-- Location: LCCOMB_X49_Y48_N22
\datapath|Decoder1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Decoder1~3_combout\ = (\datapath|inst\(15) & (\datapath|inst\(13) & (!\datapath|inst\(11) & \controller|den~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(15),
	datab => \datapath|inst\(13),
	datac => \datapath|inst\(11),
	datad => \controller|den~q\,
	combout => \datapath|Decoder1~3_combout\);

-- Location: LCCOMB_X48_Y47_N6
\datapath|Decoder1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Decoder1~7_combout\ = (\datapath|inst\(15) & (!\datapath|inst\(13) & (\controller|den~q\ & \datapath|inst\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(15),
	datab => \datapath|inst\(13),
	datac => \controller|den~q\,
	datad => \datapath|inst\(11),
	combout => \datapath|Decoder1~7_combout\);

-- Location: LCCOMB_X53_Y49_N30
\datapath|Decoder0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Decoder0~14_combout\ = (!\datapath|inst\(16) & (!\datapath|inst\(19) & !\datapath|inst\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(19),
	datad => \datapath|inst\(17),
	combout => \datapath|Decoder0~14_combout\);

-- Location: LCCOMB_X54_Y42_N2
\datapath|Decoder1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Decoder1~9_combout\ = (\datapath|inst\(12) & (\datapath|inst\(11) & !\datapath|inst\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(12),
	datab => \datapath|inst\(11),
	datac => \datapath|inst\(14),
	combout => \datapath|Decoder1~9_combout\);

-- Location: LCCOMB_X54_Y42_N12
\datapath|Decoder1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Decoder1~11_combout\ = (!\datapath|inst\(14) & (!\datapath|inst\(15) & (\datapath|Decoder1~10_combout\ & !\datapath|inst\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(14),
	datab => \datapath|inst\(15),
	datac => \datapath|Decoder1~10_combout\,
	datad => \datapath|inst\(12),
	combout => \datapath|Decoder1~11_combout\);

-- Location: LCCOMB_X55_Y42_N12
\datapath|Decoder0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Decoder0~22_combout\ = (!\datapath|inst\(18) & (!\datapath|inst\(16) & !\datapath|inst\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|inst\(18),
	datac => \datapath|inst\(16),
	datad => \datapath|inst\(20),
	combout => \datapath|Decoder0~22_combout\);

-- Location: LCCOMB_X54_Y42_N4
\datapath|Decoder1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Decoder1~15_combout\ = (\datapath|inst\(12) & (!\datapath|inst\(14) & (\datapath|Decoder1~14_combout\ & !\datapath|inst\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(12),
	datab => \datapath|inst\(14),
	datac => \datapath|Decoder1~14_combout\,
	datad => \datapath|inst\(11),
	combout => \datapath|Decoder1~15_combout\);

-- Location: LCCOMB_X54_Y44_N2
\datapath|Decoder0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Decoder0~26_combout\ = (\datapath|Decoder0~14_combout\ & (\datapath|inst\(18) & (!\datapath|inst\(20) & \controller|ten~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Decoder0~14_combout\,
	datab => \datapath|inst\(18),
	datac => \datapath|inst\(20),
	datad => \controller|ten~q\,
	combout => \datapath|Decoder0~26_combout\);

-- Location: LCCOMB_X57_Y46_N24
\datapath|Decoder0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Decoder0~30_combout\ = (\controller|ten~q\ & (\datapath|inst\(19) & (!\datapath|inst\(20) & \datapath|inst\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ten~q\,
	datab => \datapath|inst\(19),
	datac => \datapath|inst\(20),
	datad => \datapath|inst\(16),
	combout => \datapath|Decoder0~30_combout\);

-- Location: LCCOMB_X53_Y45_N30
\datapath|regnxt[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[1]~5_combout\ = (\datapath|regnxt[31]~0_combout\ & (((\controller|den~q\)))) # (!\datapath|regnxt[31]~0_combout\ & ((\controller|den~q\ & (\datapath|mdu|hireg\(1))) # (!\controller|den~q\ & ((\controller|ctrl_data_o\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|hireg\(1),
	datab => \datapath|regnxt[31]~0_combout\,
	datac => \controller|ctrl_data_o\(1),
	datad => \controller|den~q\,
	combout => \datapath|regnxt[1]~5_combout\);

-- Location: LCCOMB_X48_Y42_N28
\datapath|regnxt[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[6]~20_combout\ = (\controller|den~q\ & ((\datapath|mdu|hireg\(6)) # ((\datapath|regnxt[31]~0_combout\)))) # (!\controller|den~q\ & (((!\datapath|regnxt[31]~0_combout\ & \controller|ctrl_data_o\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|hireg\(6),
	datab => \controller|den~q\,
	datac => \datapath|regnxt[31]~0_combout\,
	datad => \controller|ctrl_data_o\(6),
	combout => \datapath|regnxt[6]~20_combout\);

-- Location: LCCOMB_X48_Y42_N30
\datapath|regnxt[6]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[6]~21_combout\ = (\datapath|regnxt[31]~0_combout\ & ((\datapath|regnxt[6]~20_combout\ & (\datapath|mdu|loreg\(6))) # (!\datapath|regnxt[6]~20_combout\ & ((\dbus_d_i[6]~input_o\))))) # (!\datapath|regnxt[31]~0_combout\ & 
-- (\datapath|regnxt[6]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regnxt[31]~0_combout\,
	datab => \datapath|regnxt[6]~20_combout\,
	datac => \datapath|mdu|loreg\(6),
	datad => \dbus_d_i[6]~input_o\,
	combout => \datapath|regnxt[6]~21_combout\);

-- Location: LCCOMB_X48_Y43_N26
\datapath|regnxt[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[8]~26_combout\ = (\controller|den~q\ & ((\datapath|regnxt[31]~0_combout\) # ((\datapath|mdu|hireg\(8))))) # (!\controller|den~q\ & (!\datapath|regnxt[31]~0_combout\ & ((\controller|ctrl_data_o\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|den~q\,
	datab => \datapath|regnxt[31]~0_combout\,
	datac => \datapath|mdu|hireg\(8),
	datad => \controller|ctrl_data_o\(8),
	combout => \datapath|regnxt[8]~26_combout\);

-- Location: LCCOMB_X45_Y48_N26
\datapath|regnxt[12]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[12]~38_combout\ = (\datapath|regnxt[31]~0_combout\ & (((\controller|den~q\)))) # (!\datapath|regnxt[31]~0_combout\ & ((\controller|den~q\ & (\datapath|mdu|hireg\(12))) # (!\controller|den~q\ & ((\controller|ctrl_data_o\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regnxt[31]~0_combout\,
	datab => \datapath|mdu|hireg\(12),
	datac => \controller|den~q\,
	datad => \controller|ctrl_data_o\(12),
	combout => \datapath|regnxt[12]~38_combout\);

-- Location: LCCOMB_X45_Y48_N22
\datapath|regnxt[13]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[13]~41_combout\ = (\datapath|regnxt[31]~0_combout\ & (((\controller|den~q\)))) # (!\datapath|regnxt[31]~0_combout\ & ((\controller|den~q\ & ((\datapath|mdu|hireg\(13)))) # (!\controller|den~q\ & (\controller|ctrl_data_o\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regnxt[31]~0_combout\,
	datab => \controller|ctrl_data_o\(13),
	datac => \controller|den~q\,
	datad => \datapath|mdu|hireg\(13),
	combout => \datapath|regnxt[13]~41_combout\);

-- Location: LCCOMB_X45_Y48_N16
\datapath|regnxt[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[13]~42_combout\ = (\datapath|regnxt[31]~0_combout\ & ((\datapath|regnxt[13]~41_combout\ & ((\datapath|mdu|loreg\(13)))) # (!\datapath|regnxt[13]~41_combout\ & (\dbus_d_i[13]~input_o\)))) # (!\datapath|regnxt[31]~0_combout\ & 
-- (((\datapath|regnxt[13]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regnxt[31]~0_combout\,
	datab => \dbus_d_i[13]~input_o\,
	datac => \datapath|regnxt[13]~41_combout\,
	datad => \datapath|mdu|loreg\(13),
	combout => \datapath|regnxt[13]~42_combout\);

-- Location: LCCOMB_X48_Y41_N10
\datapath|regnxt[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[14]~44_combout\ = (\datapath|regnxt[31]~0_combout\ & (((\controller|den~q\)))) # (!\datapath|regnxt[31]~0_combout\ & ((\controller|den~q\ & (\datapath|mdu|hireg\(14))) # (!\controller|den~q\ & ((\controller|ctrl_data_o\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|hireg\(14),
	datab => \controller|ctrl_data_o\(14),
	datac => \datapath|regnxt[31]~0_combout\,
	datad => \controller|den~q\,
	combout => \datapath|regnxt[14]~44_combout\);

-- Location: LCCOMB_X50_Y39_N0
\datapath|regnxt[17]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[17]~53_combout\ = (\datapath|regnxt[31]~0_combout\ & (((\controller|den~q\)))) # (!\datapath|regnxt[31]~0_combout\ & ((\controller|den~q\ & ((\datapath|mdu|hireg\(17)))) # (!\controller|den~q\ & (\controller|ctrl_data_o\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_data_o\(17),
	datab => \datapath|regnxt[31]~0_combout\,
	datac => \controller|den~q\,
	datad => \datapath|mdu|hireg\(17),
	combout => \datapath|regnxt[17]~53_combout\);

-- Location: LCCOMB_X50_Y39_N10
\datapath|regnxt[17]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[17]~54_combout\ = (\datapath|regnxt[17]~53_combout\ & ((\datapath|mdu|loreg\(17)) # ((!\datapath|regnxt[31]~0_combout\)))) # (!\datapath|regnxt[17]~53_combout\ & (((\dbus_d_i[17]~input_o\ & \datapath|regnxt[31]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regnxt[17]~53_combout\,
	datab => \datapath|mdu|loreg\(17),
	datac => \dbus_d_i[17]~input_o\,
	datad => \datapath|regnxt[31]~0_combout\,
	combout => \datapath|regnxt[17]~54_combout\);

-- Location: LCCOMB_X45_Y47_N10
\datapath|regnxt[20]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[20]~62_combout\ = (\controller|den~q\ & ((\datapath|mdu|hireg\(20)) # ((\datapath|regnxt[31]~0_combout\)))) # (!\controller|den~q\ & (((\controller|ctrl_data_o\(20) & !\datapath|regnxt[31]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|hireg\(20),
	datab => \controller|den~q\,
	datac => \controller|ctrl_data_o\(20),
	datad => \datapath|regnxt[31]~0_combout\,
	combout => \datapath|regnxt[20]~62_combout\);

-- Location: LCCOMB_X45_Y47_N28
\datapath|regnxt[20]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[20]~63_combout\ = (\datapath|regnxt[20]~62_combout\ & (((\datapath|mdu|loreg\(20))) # (!\datapath|regnxt[31]~0_combout\))) # (!\datapath|regnxt[20]~62_combout\ & (\datapath|regnxt[31]~0_combout\ & (\dbus_d_i[20]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regnxt[20]~62_combout\,
	datab => \datapath|regnxt[31]~0_combout\,
	datac => \dbus_d_i[20]~input_o\,
	datad => \datapath|mdu|loreg\(20),
	combout => \datapath|regnxt[20]~63_combout\);

-- Location: LCCOMB_X55_Y40_N28
\datapath|regnxt[25]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[25]~77_combout\ = (\datapath|regnxt[31]~0_combout\ & (((\controller|den~q\)))) # (!\datapath|regnxt[31]~0_combout\ & ((\controller|den~q\ & (\datapath|mdu|hireg\(25))) # (!\controller|den~q\ & ((\controller|ctrl_data_o\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regnxt[31]~0_combout\,
	datab => \datapath|mdu|hireg\(25),
	datac => \controller|den~q\,
	datad => \controller|ctrl_data_o\(25),
	combout => \datapath|regnxt[25]~77_combout\);

-- Location: LCCOMB_X55_Y40_N22
\datapath|regnxt[25]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[25]~78_combout\ = (\datapath|regnxt[31]~0_combout\ & ((\datapath|regnxt[25]~77_combout\ & ((\datapath|mdu|loreg\(25)))) # (!\datapath|regnxt[25]~77_combout\ & (\dbus_d_i[25]~input_o\)))) # (!\datapath|regnxt[31]~0_combout\ & 
-- (\datapath|regnxt[25]~77_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regnxt[31]~0_combout\,
	datab => \datapath|regnxt[25]~77_combout\,
	datac => \dbus_d_i[25]~input_o\,
	datad => \datapath|mdu|loreg\(25),
	combout => \datapath|regnxt[25]~78_combout\);

-- Location: LCCOMB_X46_Y44_N12
\datapath|regnxt[27]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[27]~83_combout\ = (\datapath|regnxt[31]~0_combout\ & (\controller|den~q\)) # (!\datapath|regnxt[31]~0_combout\ & ((\controller|den~q\ & ((\datapath|mdu|hireg\(27)))) # (!\controller|den~q\ & (\controller|ctrl_data_o\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regnxt[31]~0_combout\,
	datab => \controller|den~q\,
	datac => \controller|ctrl_data_o\(27),
	datad => \datapath|mdu|hireg\(27),
	combout => \datapath|regnxt[27]~83_combout\);

-- Location: LCCOMB_X47_Y49_N12
\controller|Mux84~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|Mux84~0_combout\ = (\datapath|inst\(26) & \datapath|inst\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|inst\(26),
	datad => \datapath|inst\(31),
	combout => \controller|Mux84~0_combout\);

-- Location: LCCOMB_X50_Y41_N24
\datapath|Selector67~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector67~0_combout\ = (\datapath|Mux35~19_combout\ & \controller|cmp_r_sel_o~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath|Mux35~19_combout\,
	datad => \controller|cmp_r_sel_o~q\,
	combout => \datapath|Selector67~0_combout\);

-- Location: LCCOMB_X52_Y41_N22
\datapath|Selector68~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector68~0_combout\ = (\controller|cmp_r_sel_o~q\ & \datapath|Mux36~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|cmp_r_sel_o~q\,
	datad => \datapath|Mux36~19_combout\,
	combout => \datapath|Selector68~0_combout\);

-- Location: LCCOMB_X47_Y47_N6
\datapath|Selector70~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector70~0_combout\ = (\datapath|Mux38~19_combout\ & \controller|cmp_r_sel_o~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux38~19_combout\,
	datad => \controller|cmp_r_sel_o~q\,
	combout => \datapath|Selector70~0_combout\);

-- Location: LCCOMB_X49_Y41_N6
\datapath|Selector73~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector73~0_combout\ = (\controller|cmp_r_sel_o~q\ & \datapath|Mux41~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|cmp_r_sel_o~q\,
	datad => \datapath|Mux41~19_combout\,
	combout => \datapath|Selector73~0_combout\);

-- Location: LCCOMB_X48_Y44_N6
\datapath|Selector78~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector78~0_combout\ = (\datapath|Mux46~19_combout\ & \controller|cmp_r_sel_o~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|Mux46~19_combout\,
	datac => \controller|cmp_r_sel_o~q\,
	combout => \datapath|Selector78~0_combout\);

-- Location: LCCOMB_X48_Y44_N16
\datapath|Selector79~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector79~0_combout\ = (\controller|cmp_r_sel_o~q\ & \datapath|Mux47~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \controller|cmp_r_sel_o~q\,
	datad => \datapath|Mux47~19_combout\,
	combout => \datapath|Selector79~0_combout\);

-- Location: LCCOMB_X48_Y41_N6
\datapath|Selector80~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector80~0_combout\ = (\controller|cmp_r_sel_o~q\ & \datapath|Mux48~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller|cmp_r_sel_o~q\,
	datac => \datapath|Mux48~19_combout\,
	combout => \datapath|Selector80~0_combout\);

-- Location: LCCOMB_X48_Y41_N24
\datapath|Selector81~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector81~0_combout\ = (\controller|cmp_r_sel_o~q\ & \datapath|Mux49~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \controller|cmp_r_sel_o~q\,
	datad => \datapath|Mux49~19_combout\,
	combout => \datapath|Selector81~0_combout\);

-- Location: LCCOMB_X48_Y43_N16
\datapath|Selector87~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector87~0_combout\ = (\controller|cmp_r_sel_o~q\ & \datapath|Mux55~25_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|cmp_r_sel_o~q\,
	datad => \datapath|Mux55~25_combout\,
	combout => \datapath|Selector87~0_combout\);

-- Location: LCCOMB_X52_Y41_N26
\datapath|Selector90~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector90~0_combout\ = (\datapath|Mux58~19_combout\ & \controller|cmp_r_sel_o~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath|Mux58~19_combout\,
	datad => \controller|cmp_r_sel_o~q\,
	combout => \datapath|Selector90~0_combout\);

-- Location: LCCOMB_X50_Y43_N30
\datapath|Selector92~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector92~0_combout\ = (\datapath|Mux60~19_combout\ & \controller|cmp_r_sel_o~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|Mux60~19_combout\,
	datad => \controller|cmp_r_sel_o~q\,
	combout => \datapath|Selector92~0_combout\);

-- Location: LCCOMB_X52_Y42_N30
\datapath|Selector95~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector95~0_combout\ = (\controller|cmp_r_sel_o~q\ & \datapath|Mux63~25_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller|cmp_r_sel_o~q\,
	datad => \datapath|Mux63~25_combout\,
	combout => \datapath|Selector95~0_combout\);

-- Location: LCCOMB_X48_Y42_N4
\datapath|cmp|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|cmp|Equal0~3_combout\ = (\datapath|Selector89~0_combout\ & (\datapath|Mux25~19_combout\ & (\datapath|Selector88~0_combout\ $ (!\datapath|Mux24~19_combout\)))) # (!\datapath|Selector89~0_combout\ & (!\datapath|Mux25~19_combout\ & 
-- (\datapath|Selector88~0_combout\ $ (!\datapath|Mux24~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector89~0_combout\,
	datab => \datapath|Selector88~0_combout\,
	datac => \datapath|Mux25~19_combout\,
	datad => \datapath|Mux24~19_combout\,
	combout => \datapath|cmp|Equal0~3_combout\);

-- Location: LCCOMB_X48_Y43_N2
\datapath|cmp|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|cmp|Equal0~5_combout\ = (\datapath|Selector86~0_combout\ & (\datapath|Mux22~19_combout\ & (\datapath|Selector87~0_combout\ $ (!\datapath|Mux23~19_combout\)))) # (!\datapath|Selector86~0_combout\ & (!\datapath|Mux22~19_combout\ & 
-- (\datapath|Selector87~0_combout\ $ (!\datapath|Mux23~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector86~0_combout\,
	datab => \datapath|Mux22~19_combout\,
	datac => \datapath|Selector87~0_combout\,
	datad => \datapath|Mux23~19_combout\,
	combout => \datapath|cmp|Equal0~5_combout\);

-- Location: LCCOMB_X48_Y45_N28
\datapath|cmp|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|cmp|Equal0~6_combout\ = (\datapath|Selector85~0_combout\ & (\datapath|Mux21~19_combout\ & (\datapath|Mux20~19_combout\ $ (!\datapath|Selector84~0_combout\)))) # (!\datapath|Selector85~0_combout\ & (!\datapath|Mux21~19_combout\ & 
-- (\datapath|Mux20~19_combout\ $ (!\datapath|Selector84~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector85~0_combout\,
	datab => \datapath|Mux20~19_combout\,
	datac => \datapath|Mux21~19_combout\,
	datad => \datapath|Selector84~0_combout\,
	combout => \datapath|cmp|Equal0~6_combout\);

-- Location: LCCOMB_X49_Y44_N24
\datapath|cmp|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|cmp|Equal0~7_combout\ = (\datapath|Selector82~0_combout\ & (\datapath|Mux18~19_combout\ & (\datapath|Selector83~0_combout\ $ (!\datapath|Mux19~19_combout\)))) # (!\datapath|Selector82~0_combout\ & (!\datapath|Mux18~19_combout\ & 
-- (\datapath|Selector83~0_combout\ $ (!\datapath|Mux19~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector82~0_combout\,
	datab => \datapath|Mux18~19_combout\,
	datac => \datapath|Selector83~0_combout\,
	datad => \datapath|Mux19~19_combout\,
	combout => \datapath|cmp|Equal0~7_combout\);

-- Location: LCCOMB_X48_Y41_N26
\datapath|cmp|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|cmp|Equal0~8_combout\ = (\datapath|Selector80~0_combout\ & (\datapath|Mux16~19_combout\ & (\datapath|Selector81~0_combout\ $ (!\datapath|Mux17~19_combout\)))) # (!\datapath|Selector80~0_combout\ & (!\datapath|Mux16~19_combout\ & 
-- (\datapath|Selector81~0_combout\ $ (!\datapath|Mux17~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector80~0_combout\,
	datab => \datapath|Selector81~0_combout\,
	datac => \datapath|Mux17~19_combout\,
	datad => \datapath|Mux16~19_combout\,
	combout => \datapath|cmp|Equal0~8_combout\);

-- Location: LCCOMB_X49_Y44_N10
\datapath|cmp|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|cmp|Equal0~9_combout\ = (\datapath|cmp|Equal0~5_combout\ & (\datapath|cmp|Equal0~6_combout\ & (\datapath|cmp|Equal0~8_combout\ & \datapath|cmp|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|cmp|Equal0~5_combout\,
	datab => \datapath|cmp|Equal0~6_combout\,
	datac => \datapath|cmp|Equal0~8_combout\,
	datad => \datapath|cmp|Equal0~7_combout\,
	combout => \datapath|cmp|Equal0~9_combout\);

-- Location: LCCOMB_X48_Y44_N10
\datapath|cmp|Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|cmp|Equal0~10_combout\ = (\datapath|Selector78~0_combout\ & (\datapath|Mux14~19_combout\ & (\datapath|Mux15~19_combout\ $ (!\datapath|Selector79~0_combout\)))) # (!\datapath|Selector78~0_combout\ & (!\datapath|Mux14~19_combout\ & 
-- (\datapath|Mux15~19_combout\ $ (!\datapath|Selector79~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector78~0_combout\,
	datab => \datapath|Mux15~19_combout\,
	datac => \datapath|Mux14~19_combout\,
	datad => \datapath|Selector79~0_combout\,
	combout => \datapath|cmp|Equal0~10_combout\);

-- Location: LCCOMB_X50_Y44_N24
\datapath|cmp|Equal0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|cmp|Equal0~17_combout\ = (\datapath|Selector67~0_combout\ & (\datapath|Mux3~19_combout\ & (\datapath|Selector66~0_combout\ $ (!\datapath|Mux2~19_combout\)))) # (!\datapath|Selector67~0_combout\ & (!\datapath|Mux3~19_combout\ & 
-- (\datapath|Selector66~0_combout\ $ (!\datapath|Mux2~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector67~0_combout\,
	datab => \datapath|Selector66~0_combout\,
	datac => \datapath|Mux3~19_combout\,
	datad => \datapath|Mux2~19_combout\,
	combout => \datapath|cmp|Equal0~17_combout\);

-- Location: LCCOMB_X49_Y48_N12
\controller|ctrl_data_o[24]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o[24]~25_combout\ = (!\datapath|inst\(26) & \datapath|inst\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(26),
	datad => \datapath|inst\(27),
	combout => \controller|ctrl_data_o[24]~25_combout\);

-- Location: LCCOMB_X46_Y49_N14
\controller|ctrl_data_o~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o~27_combout\ = ((\datapath|inst\(0)) # (!\controller|ctrl_data_o~72_combout\)) # (!\controller|Mux48~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller|Mux48~0_combout\,
	datac => \datapath|inst\(0),
	datad => \controller|ctrl_data_o~72_combout\,
	combout => \controller|ctrl_data_o~27_combout\);

-- Location: LCCOMB_X46_Y49_N0
\controller|ctrl_data_o~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o~28_combout\ = (\controller|ctrl_data_o~24_combout\ & ((\datapath|inst\(0)) # ((!\datapath|inst\(29) & \datapath|inst\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(29),
	datab => \controller|ctrl_data_o~24_combout\,
	datac => \datapath|inst\(0),
	datad => \datapath|inst\(28),
	combout => \controller|ctrl_data_o~28_combout\);

-- Location: LCCOMB_X46_Y49_N2
\controller|ctrl_data_o~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o~29_combout\ = (\controller|state\(0) & ((\controller|ctrl_data_o~27_combout\))) # (!\controller|state\(0) & (\controller|ctrl_data_o~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller|ctrl_data_o~28_combout\,
	datac => \controller|ctrl_data_o~27_combout\,
	datad => \controller|state\(0),
	combout => \controller|ctrl_data_o~29_combout\);

-- Location: LCCOMB_X47_Y49_N22
\controller|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|Mux12~0_combout\ = (!\datapath|inst\(29) & (!\datapath|inst\(31) & ((\datapath|inst\(28)) # (\datapath|inst\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(29),
	datab => \datapath|inst\(31),
	datac => \datapath|inst\(28),
	datad => \datapath|inst\(27),
	combout => \controller|Mux12~0_combout\);

-- Location: LCCOMB_X47_Y49_N6
\controller|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|Mux11~1_combout\ = (\datapath|inst\(26) & \datapath|inst\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|inst\(26),
	datad => \datapath|inst\(29),
	combout => \controller|Mux11~1_combout\);

-- Location: LCCOMB_X46_Y48_N18
\controller|ctrl_data_o~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o~32_combout\ = (\datapath|inst\(27) & (\controller|Mux86~1_combout\ & (!\datapath|cmp|Equal0~20_combout\ & \datapath|cmp|LessThan0~62_combout\))) # (!\datapath|inst\(27) & (((\datapath|cmp|Equal0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(27),
	datab => \controller|Mux86~1_combout\,
	datac => \datapath|cmp|Equal0~20_combout\,
	datad => \datapath|cmp|LessThan0~62_combout\,
	combout => \controller|ctrl_data_o~32_combout\);

-- Location: LCCOMB_X46_Y48_N20
\controller|ctrl_data_o~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o~33_combout\ = (\datapath|inst\(26) & (\controller|ctrl_data_o~32_combout\ & (\datapath|inst\(27)))) # (!\datapath|inst\(26) & ((\datapath|inst\(28) & (\controller|ctrl_data_o~32_combout\)) # (!\datapath|inst\(28) & 
-- ((\datapath|inst\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(26),
	datab => \controller|ctrl_data_o~32_combout\,
	datac => \datapath|inst\(27),
	datad => \datapath|inst\(28),
	combout => \controller|ctrl_data_o~33_combout\);

-- Location: LCCOMB_X49_Y49_N10
\controller|ctrl_data_o~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o~35_combout\ = (\datapath|inst\(1) & ((\controller|ctrl_data_o~31_combout\) # ((\controller|ctrl_data_o~34_combout\ & \controller|ctrl_data_o~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_data_o~31_combout\,
	datab => \controller|ctrl_data_o~34_combout\,
	datac => \controller|ctrl_data_o~33_combout\,
	datad => \datapath|inst\(1),
	combout => \controller|ctrl_data_o~35_combout\);

-- Location: LCCOMB_X46_Y48_N8
\controller|Mux78~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|Mux78~1_combout\ = (!\datapath|cmp|Equal0~20_combout\ & \datapath|cmp|LessThan0~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath|cmp|Equal0~20_combout\,
	datad => \datapath|cmp|LessThan0~62_combout\,
	combout => \controller|Mux78~1_combout\);

-- Location: LCCOMB_X47_Y48_N30
\controller|ctrl_data_o~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o~42_combout\ = (\datapath|inst\(15) & ((\controller|ctrl_data_o~31_combout\) # (\controller|Mux51~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_data_o~31_combout\,
	datac => \datapath|inst\(15),
	datad => \controller|Mux51~0_combout\,
	combout => \controller|ctrl_data_o~42_combout\);

-- Location: LCCOMB_X48_Y48_N22
\controller|ctrl_data_o~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o~46_combout\ = (\controller|ctrl_data_o[24]~45_combout\ & (((\controller|state\(0))))) # (!\controller|ctrl_data_o[24]~45_combout\ & ((\controller|state\(0) & (\datapath|inst\(16))) # (!\controller|state\(0) & 
-- ((\datapath|inst\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \controller|ctrl_data_o[24]~45_combout\,
	datac => \controller|state\(0),
	datad => \datapath|inst\(0),
	combout => \controller|ctrl_data_o~46_combout\);

-- Location: LCCOMB_X49_Y49_N30
\controller|ctrl_data_o~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o~51_combout\ = (\controller|state\(0) & ((\datapath|inst\(17)) # ((\controller|ctrl_data_o[24]~45_combout\)))) # (!\controller|state\(0) & (((!\controller|ctrl_data_o[24]~45_combout\ & \datapath|inst\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|state\(0),
	datab => \datapath|inst\(17),
	datac => \controller|ctrl_data_o[24]~45_combout\,
	datad => \datapath|inst\(1),
	combout => \controller|ctrl_data_o~51_combout\);

-- Location: LCCOMB_X48_Y48_N6
\controller|ctrl_data_o~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o~57_combout\ = (\controller|ctrl_data_o[24]~45_combout\ & (((\controller|state\(0))))) # (!\controller|ctrl_data_o[24]~45_combout\ & ((\controller|state\(0) & (\datapath|inst\(20))) # (!\controller|state\(0) & 
-- ((\datapath|inst\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(20),
	datab => \controller|ctrl_data_o[24]~45_combout\,
	datac => \controller|state\(0),
	datad => \datapath|inst\(4),
	combout => \controller|ctrl_data_o~57_combout\);

-- Location: LCCOMB_X49_Y48_N16
\controller|ctrl_data_o~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o~61_combout\ = (\controller|state\(0) & ((\datapath|inst\(22)) # ((\controller|ctrl_data_o[24]~45_combout\)))) # (!\controller|state\(0) & (((\datapath|inst\(6) & !\controller|ctrl_data_o[24]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|state\(0),
	datab => \datapath|inst\(22),
	datac => \datapath|inst\(6),
	datad => \controller|ctrl_data_o[24]~45_combout\,
	combout => \controller|ctrl_data_o~61_combout\);

-- Location: LCCOMB_X48_Y48_N28
\controller|ctrl_data_o~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o~62_combout\ = (\controller|ctrl_data_o[24]~45_combout\ & ((\controller|ctrl_data_o~61_combout\ & (\controller|Mux52~4_combout\)) # (!\controller|ctrl_data_o~61_combout\ & ((\datapath|inst\(15)))))) # 
-- (!\controller|ctrl_data_o[24]~45_combout\ & (((\controller|ctrl_data_o~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|Mux52~4_combout\,
	datab => \controller|ctrl_data_o[24]~45_combout\,
	datac => \datapath|inst\(15),
	datad => \controller|ctrl_data_o~61_combout\,
	combout => \controller|ctrl_data_o~62_combout\);

-- Location: LCCOMB_X49_Y49_N22
\controller|Mux85~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|Mux85~0_combout\ = (\datapath|inst\(5) & ((!\datapath|inst\(0)) # (!\datapath|inst\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(5),
	datac => \datapath|inst\(1),
	datad => \datapath|inst\(0),
	combout => \controller|Mux85~0_combout\);

-- Location: LCCOMB_X49_Y49_N12
\controller|Mux85~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|Mux85~1_combout\ = (\datapath|inst\(2) & (((\controller|Mux85~0_combout\ & !\datapath|inst\(4))))) # (!\datapath|inst\(2) & (!\datapath|inst\(0) & (\controller|Mux85~0_combout\ $ (\datapath|inst\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(0),
	datab => \controller|Mux85~0_combout\,
	datac => \datapath|inst\(2),
	datad => \datapath|inst\(4),
	combout => \controller|Mux85~1_combout\);

-- Location: LCCOMB_X45_Y42_N10
\datapath|mdu|Mux31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux31~0_combout\ = (!\datapath|mdu|LessThan0~62_combout\ & (!\datapath|mdu|cmode~q\ & !\datapath|mdu|mdu_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|LessThan0~62_combout\,
	datab => \datapath|mdu|cmode~q\,
	datad => \datapath|mdu|mdu_r\(1),
	combout => \datapath|mdu|Mux31~0_combout\);

-- Location: LCCOMB_X45_Y42_N22
\datapath|mdu|Mux31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux31~1_combout\ = (\datapath|mdu|add_r_sel[0]~1_combout\ & (((!\datapath|mdu|add_r_sel[1]~0_combout\ & \datapath|mdu|mdu_l\(1))))) # (!\datapath|mdu|add_r_sel[0]~1_combout\ & ((\datapath|mdu|Mux31~0_combout\) # 
-- ((\datapath|mdu|add_r_sel[1]~0_combout\ & !\datapath|mdu|mdu_l\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|Mux31~0_combout\,
	datab => \datapath|mdu|add_r_sel[1]~0_combout\,
	datac => \datapath|mdu|mdu_l\(1),
	datad => \datapath|mdu|add_r_sel[0]~1_combout\,
	combout => \datapath|mdu|Mux31~1_combout\);

-- Location: LCCOMB_X46_Y41_N0
\datapath|mdu|add_l[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_l[0]~1_combout\ = (\datapath|mdu|cmode~q\ & (\datapath|mdu|hireg\(0))) # (!\datapath|mdu|cmode~q\ & ((\datapath|mdu|lsb~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|hireg\(0),
	datab => \datapath|mdu|cmode~q\,
	datad => \datapath|mdu|lsb~q\,
	combout => \datapath|mdu|add_l[0]~1_combout\);

-- Location: LCCOMB_X42_Y42_N16
\datapath|mdu|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux30~0_combout\ = (!\datapath|mdu|mdu_r\(2) & (!\datapath|mdu|cmode~q\ & !\datapath|mdu|LessThan0~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|mdu_r\(2),
	datab => \datapath|mdu|cmode~q\,
	datac => \datapath|mdu|LessThan0~62_combout\,
	combout => \datapath|mdu|Mux30~0_combout\);

-- Location: LCCOMB_X42_Y42_N2
\datapath|mdu|Mux30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux30~1_combout\ = (\datapath|mdu|add_r_sel[0]~1_combout\ & (\datapath|mdu|mdu_l\(2) & (!\datapath|mdu|add_r_sel[1]~0_combout\))) # (!\datapath|mdu|add_r_sel[0]~1_combout\ & ((\datapath|mdu|Mux30~0_combout\) # ((!\datapath|mdu|mdu_l\(2) & 
-- \datapath|mdu|add_r_sel[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|mdu_l\(2),
	datab => \datapath|mdu|add_r_sel[1]~0_combout\,
	datac => \datapath|mdu|Mux30~0_combout\,
	datad => \datapath|mdu|add_r_sel[0]~1_combout\,
	combout => \datapath|mdu|Mux30~1_combout\);

-- Location: LCCOMB_X46_Y45_N6
\datapath|mdu|add_l[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_l[3]~3_combout\ = (\datapath|mdu|cmode~q\ & ((\datapath|mdu|hireg\(3)))) # (!\datapath|mdu|cmode~q\ & (\datapath|mdu|hireg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|hireg\(2),
	datab => \datapath|mdu|hireg\(3),
	datad => \datapath|mdu|cmode~q\,
	combout => \datapath|mdu|add_l[3]~3_combout\);

-- Location: LCCOMB_X45_Y42_N12
\datapath|mdu|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux28~0_combout\ = (!\datapath|mdu|cmode~q\ & (!\datapath|mdu|LessThan0~62_combout\ & !\datapath|mdu|mdu_r\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|cmode~q\,
	datac => \datapath|mdu|LessThan0~62_combout\,
	datad => \datapath|mdu|mdu_r\(4),
	combout => \datapath|mdu|Mux28~0_combout\);

-- Location: LCCOMB_X45_Y42_N30
\datapath|mdu|Mux28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux28~1_combout\ = (\datapath|mdu|add_r_sel[0]~1_combout\ & (((!\datapath|mdu|add_r_sel[1]~0_combout\ & \datapath|mdu|mdu_l\(4))))) # (!\datapath|mdu|add_r_sel[0]~1_combout\ & ((\datapath|mdu|Mux28~0_combout\) # 
-- ((\datapath|mdu|add_r_sel[1]~0_combout\ & !\datapath|mdu|mdu_l\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|Mux28~0_combout\,
	datab => \datapath|mdu|add_r_sel[1]~0_combout\,
	datac => \datapath|mdu|mdu_l\(4),
	datad => \datapath|mdu|add_r_sel[0]~1_combout\,
	combout => \datapath|mdu|Mux28~1_combout\);

-- Location: LCCOMB_X42_Y42_N12
\datapath|mdu|Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux27~0_combout\ = (!\datapath|mdu|LessThan0~62_combout\ & (!\datapath|mdu|cmode~q\ & !\datapath|mdu|mdu_r\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|LessThan0~62_combout\,
	datab => \datapath|mdu|cmode~q\,
	datac => \datapath|mdu|mdu_r\(5),
	combout => \datapath|mdu|Mux27~0_combout\);

-- Location: LCCOMB_X42_Y42_N14
\datapath|mdu|Mux27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux27~1_combout\ = (\datapath|mdu|add_r_sel[0]~1_combout\ & (!\datapath|mdu|add_r_sel[1]~0_combout\ & ((\datapath|mdu|mdu_l\(5))))) # (!\datapath|mdu|add_r_sel[0]~1_combout\ & ((\datapath|mdu|Mux27~0_combout\) # 
-- ((\datapath|mdu|add_r_sel[1]~0_combout\ & !\datapath|mdu|mdu_l\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|add_r_sel[0]~1_combout\,
	datab => \datapath|mdu|add_r_sel[1]~0_combout\,
	datac => \datapath|mdu|Mux27~0_combout\,
	datad => \datapath|mdu|mdu_l\(5),
	combout => \datapath|mdu|Mux27~1_combout\);

-- Location: LCCOMB_X42_Y42_N8
\datapath|mdu|Mux26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux26~0_combout\ = (!\datapath|mdu|cmode~q\ & (!\datapath|mdu|LessThan0~62_combout\ & !\datapath|mdu|mdu_r\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|cmode~q\,
	datac => \datapath|mdu|LessThan0~62_combout\,
	datad => \datapath|mdu|mdu_r\(6),
	combout => \datapath|mdu|Mux26~0_combout\);

-- Location: LCCOMB_X42_Y42_N26
\datapath|mdu|Mux26~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux26~1_combout\ = (\datapath|mdu|add_r_sel[0]~1_combout\ & (\datapath|mdu|mdu_l\(6) & ((!\datapath|mdu|add_r_sel[1]~0_combout\)))) # (!\datapath|mdu|add_r_sel[0]~1_combout\ & ((\datapath|mdu|Mux26~0_combout\) # ((!\datapath|mdu|mdu_l\(6) & 
-- \datapath|mdu|add_r_sel[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|add_r_sel[0]~1_combout\,
	datab => \datapath|mdu|mdu_l\(6),
	datac => \datapath|mdu|Mux26~0_combout\,
	datad => \datapath|mdu|add_r_sel[1]~0_combout\,
	combout => \datapath|mdu|Mux26~1_combout\);

-- Location: LCCOMB_X43_Y46_N28
\datapath|mdu|add_l[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_l[7]~7_combout\ = (\datapath|mdu|cmode~q\ & ((\datapath|mdu|hireg\(7)))) # (!\datapath|mdu|cmode~q\ & (\datapath|mdu|hireg\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|cmode~q\,
	datac => \datapath|mdu|hireg\(6),
	datad => \datapath|mdu|hireg\(7),
	combout => \datapath|mdu|add_l[7]~7_combout\);

-- Location: LCCOMB_X46_Y42_N12
\datapath|mdu|loreg~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~13_combout\ = (\datapath|mdu|cmode~q\ & (\datapath|mdu|loreg\(7))) # (!\datapath|mdu|cmode~q\ & ((\datapath|mdu|loreg\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|loreg\(7),
	datac => \datapath|mdu|cmode~q\,
	datad => \datapath|mdu|loreg\(5),
	combout => \datapath|mdu|loreg~13_combout\);

-- Location: LCCOMB_X46_Y42_N20
\datapath|mdu|loreg~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~14_combout\ = (\datapath|mdu|busy~q\ & ((\datapath|mdu|loreg~13_combout\))) # (!\datapath|mdu|busy~q\ & (\datapath|Mux57~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|busy~q\,
	datac => \datapath|Mux57~25_combout\,
	datad => \datapath|mdu|loreg~13_combout\,
	combout => \datapath|mdu|loreg~14_combout\);

-- Location: LCCOMB_X43_Y42_N4
\datapath|mdu|Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux24~0_combout\ = (!\datapath|mdu|LessThan0~62_combout\ & (!\datapath|mdu|mdu_r\(8) & !\datapath|mdu|cmode~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|LessThan0~62_combout\,
	datab => \datapath|mdu|mdu_r\(8),
	datac => \datapath|mdu|cmode~q\,
	combout => \datapath|mdu|Mux24~0_combout\);

-- Location: LCCOMB_X43_Y42_N30
\datapath|mdu|Mux24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux24~1_combout\ = (\datapath|mdu|add_r_sel[0]~1_combout\ & (!\datapath|mdu|add_r_sel[1]~0_combout\ & ((\datapath|mdu|mdu_l\(8))))) # (!\datapath|mdu|add_r_sel[0]~1_combout\ & ((\datapath|mdu|Mux24~0_combout\) # 
-- ((\datapath|mdu|add_r_sel[1]~0_combout\ & !\datapath|mdu|mdu_l\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|add_r_sel[1]~0_combout\,
	datab => \datapath|mdu|Mux24~0_combout\,
	datac => \datapath|mdu|mdu_l\(8),
	datad => \datapath|mdu|add_r_sel[0]~1_combout\,
	combout => \datapath|mdu|Mux24~1_combout\);

-- Location: LCCOMB_X45_Y42_N26
\datapath|mdu|loreg~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~15_combout\ = (\datapath|mdu|cmode~q\ & ((\datapath|mdu|loreg\(8)))) # (!\datapath|mdu|cmode~q\ & (\datapath|mdu|loreg\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|cmode~q\,
	datac => \datapath|mdu|loreg\(6),
	datad => \datapath|mdu|loreg\(8),
	combout => \datapath|mdu|loreg~15_combout\);

-- Location: LCCOMB_X43_Y46_N24
\datapath|mdu|add_l[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_l[9]~9_combout\ = (\datapath|mdu|cmode~q\ & (\datapath|mdu|hireg\(9))) # (!\datapath|mdu|cmode~q\ & ((\datapath|mdu|hireg\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|cmode~q\,
	datac => \datapath|mdu|hireg\(9),
	datad => \datapath|mdu|hireg\(8),
	combout => \datapath|mdu|add_l[9]~9_combout\);

-- Location: LCCOMB_X43_Y42_N12
\datapath|mdu|Mux22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux22~0_combout\ = (!\datapath|mdu|cmode~q\ & (!\datapath|mdu|LessThan0~62_combout\ & !\datapath|mdu|mdu_r\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|cmode~q\,
	datac => \datapath|mdu|LessThan0~62_combout\,
	datad => \datapath|mdu|mdu_r\(10),
	combout => \datapath|mdu|Mux22~0_combout\);

-- Location: LCCOMB_X43_Y46_N10
\datapath|mdu|add_l[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_l[10]~10_combout\ = (\datapath|mdu|cmode~q\ & ((\datapath|mdu|hireg\(10)))) # (!\datapath|mdu|cmode~q\ & (\datapath|mdu|hireg\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|cmode~q\,
	datac => \datapath|mdu|hireg\(9),
	datad => \datapath|mdu|hireg\(10),
	combout => \datapath|mdu|add_l[10]~10_combout\);

-- Location: LCCOMB_X45_Y42_N20
\datapath|mdu|Mux21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux21~0_combout\ = (!\datapath|mdu|LessThan0~62_combout\ & (!\datapath|mdu|cmode~q\ & !\datapath|mdu|mdu_r\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|LessThan0~62_combout\,
	datab => \datapath|mdu|cmode~q\,
	datac => \datapath|mdu|mdu_r\(11),
	combout => \datapath|mdu|Mux21~0_combout\);

-- Location: LCCOMB_X43_Y42_N24
\datapath|mdu|Mux21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux21~1_combout\ = (\datapath|mdu|add_r_sel[0]~1_combout\ & (\datapath|mdu|mdu_l\(11) & ((!\datapath|mdu|add_r_sel[1]~0_combout\)))) # (!\datapath|mdu|add_r_sel[0]~1_combout\ & ((\datapath|mdu|Mux21~0_combout\) # ((!\datapath|mdu|mdu_l\(11) 
-- & \datapath|mdu|add_r_sel[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|mdu_l\(11),
	datab => \datapath|mdu|Mux21~0_combout\,
	datac => \datapath|mdu|add_r_sel[1]~0_combout\,
	datad => \datapath|mdu|add_r_sel[0]~1_combout\,
	combout => \datapath|mdu|Mux21~1_combout\);

-- Location: LCCOMB_X43_Y42_N26
\datapath|mdu|Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux20~0_combout\ = (!\datapath|mdu|cmode~q\ & (!\datapath|mdu|LessThan0~62_combout\ & !\datapath|mdu|mdu_r\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|cmode~q\,
	datac => \datapath|mdu|LessThan0~62_combout\,
	datad => \datapath|mdu|mdu_r\(12),
	combout => \datapath|mdu|Mux20~0_combout\);

-- Location: LCCOMB_X43_Y46_N6
\datapath|mdu|add_l[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_l[12]~12_combout\ = (\datapath|mdu|cmode~q\ & ((\datapath|mdu|hireg\(12)))) # (!\datapath|mdu|cmode~q\ & (\datapath|mdu|hireg\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|hireg\(11),
	datac => \datapath|mdu|cmode~q\,
	datad => \datapath|mdu|hireg\(12),
	combout => \datapath|mdu|add_l[12]~12_combout\);

-- Location: LCCOMB_X43_Y42_N6
\datapath|mdu|Mux19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux19~0_combout\ = (!\datapath|mdu|cmode~q\ & (!\datapath|mdu|LessThan0~62_combout\ & !\datapath|mdu|mdu_r\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|cmode~q\,
	datac => \datapath|mdu|LessThan0~62_combout\,
	datad => \datapath|mdu|mdu_r\(13),
	combout => \datapath|mdu|Mux19~0_combout\);

-- Location: LCCOMB_X43_Y41_N0
\datapath|mdu|Mux19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux19~1_combout\ = (\datapath|mdu|add_r_sel[0]~1_combout\ & (\datapath|mdu|mdu_l\(13) & ((!\datapath|mdu|add_r_sel[1]~0_combout\)))) # (!\datapath|mdu|add_r_sel[0]~1_combout\ & ((\datapath|mdu|Mux19~0_combout\) # ((!\datapath|mdu|mdu_l\(13) 
-- & \datapath|mdu|add_r_sel[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|mdu_l\(13),
	datab => \datapath|mdu|Mux19~0_combout\,
	datac => \datapath|mdu|add_r_sel[1]~0_combout\,
	datad => \datapath|mdu|add_r_sel[0]~1_combout\,
	combout => \datapath|mdu|Mux19~1_combout\);

-- Location: LCCOMB_X45_Y43_N16
\datapath|mdu|loreg~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~25_combout\ = (\datapath|mdu|cmode~q\ & ((\datapath|mdu|loreg\(13)))) # (!\datapath|mdu|cmode~q\ & (\datapath|mdu|loreg\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|cmode~q\,
	datab => \datapath|mdu|loreg\(11),
	datad => \datapath|mdu|loreg\(13),
	combout => \datapath|mdu|loreg~25_combout\);

-- Location: LCCOMB_X45_Y48_N12
\datapath|mdu|add_l[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_l[14]~14_combout\ = (\datapath|mdu|cmode~q\ & (\datapath|mdu|hireg\(14))) # (!\datapath|mdu|cmode~q\ & ((\datapath|mdu|hireg\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|hireg\(14),
	datac => \datapath|mdu|cmode~q\,
	datad => \datapath|mdu|hireg\(13),
	combout => \datapath|mdu|add_l[14]~14_combout\);

-- Location: LCCOMB_X46_Y43_N12
\datapath|mdu|loreg~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~27_combout\ = (\datapath|mdu|cmode~q\ & ((\datapath|mdu|loreg\(14)))) # (!\datapath|mdu|cmode~q\ & (\datapath|mdu|loreg\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|loreg\(12),
	datac => \datapath|mdu|cmode~q\,
	datad => \datapath|mdu|loreg\(14),
	combout => \datapath|mdu|loreg~27_combout\);

-- Location: LCCOMB_X46_Y43_N26
\datapath|mdu|loreg~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~28_combout\ = (\datapath|mdu|busy~q\ & (\datapath|mdu|loreg~27_combout\)) # (!\datapath|mdu|busy~q\ & ((\datapath|Mux50~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|loreg~27_combout\,
	datab => \datapath|mdu|busy~q\,
	datac => \datapath|Mux50~19_combout\,
	combout => \datapath|mdu|loreg~28_combout\);

-- Location: LCCOMB_X43_Y41_N14
\datapath|mdu|Mux17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux17~0_combout\ = (!\datapath|mdu|cmode~q\ & (!\datapath|mdu|LessThan0~62_combout\ & !\datapath|mdu|mdu_r\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|cmode~q\,
	datac => \datapath|mdu|LessThan0~62_combout\,
	datad => \datapath|mdu|mdu_r\(15),
	combout => \datapath|mdu|Mux17~0_combout\);

-- Location: LCCOMB_X43_Y41_N24
\datapath|mdu|Mux17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux17~1_combout\ = (\datapath|mdu|add_r_sel[0]~1_combout\ & (!\datapath|mdu|add_r_sel[1]~0_combout\ & (\datapath|mdu|mdu_l\(15)))) # (!\datapath|mdu|add_r_sel[0]~1_combout\ & ((\datapath|mdu|Mux17~0_combout\) # 
-- ((\datapath|mdu|add_r_sel[1]~0_combout\ & !\datapath|mdu|mdu_l\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|add_r_sel[1]~0_combout\,
	datab => \datapath|mdu|mdu_l\(15),
	datac => \datapath|mdu|Mux17~0_combout\,
	datad => \datapath|mdu|add_r_sel[0]~1_combout\,
	combout => \datapath|mdu|Mux17~1_combout\);

-- Location: LCCOMB_X45_Y43_N2
\datapath|mdu|loreg~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~29_combout\ = (\datapath|mdu|cmode~q\ & ((\datapath|mdu|loreg\(15)))) # (!\datapath|mdu|cmode~q\ & (\datapath|mdu|loreg\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|cmode~q\,
	datab => \datapath|mdu|loreg\(13),
	datad => \datapath|mdu|loreg\(15),
	combout => \datapath|mdu|loreg~29_combout\);

-- Location: LCCOMB_X43_Y41_N10
\datapath|mdu|Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux16~0_combout\ = (!\datapath|mdu|cmode~q\ & (!\datapath|mdu|LessThan0~62_combout\ & !\datapath|mdu|mdu_r\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|cmode~q\,
	datac => \datapath|mdu|LessThan0~62_combout\,
	datad => \datapath|mdu|mdu_r\(16),
	combout => \datapath|mdu|Mux16~0_combout\);

-- Location: LCCOMB_X43_Y41_N4
\datapath|mdu|Mux16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux16~1_combout\ = (\datapath|mdu|add_r_sel[0]~1_combout\ & (((\datapath|mdu|mdu_l\(16) & !\datapath|mdu|add_r_sel[1]~0_combout\)))) # (!\datapath|mdu|add_r_sel[0]~1_combout\ & ((\datapath|mdu|Mux16~0_combout\) # ((!\datapath|mdu|mdu_l\(16) 
-- & \datapath|mdu|add_r_sel[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|Mux16~0_combout\,
	datab => \datapath|mdu|mdu_l\(16),
	datac => \datapath|mdu|add_r_sel[1]~0_combout\,
	datad => \datapath|mdu|add_r_sel[0]~1_combout\,
	combout => \datapath|mdu|Mux16~1_combout\);

-- Location: LCCOMB_X46_Y43_N30
\datapath|mdu|loreg~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~31_combout\ = (\datapath|mdu|cmode~q\ & ((\datapath|mdu|loreg\(16)))) # (!\datapath|mdu|cmode~q\ & (\datapath|mdu|loreg\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|loreg\(14),
	datac => \datapath|mdu|cmode~q\,
	datad => \datapath|mdu|loreg\(16),
	combout => \datapath|mdu|loreg~31_combout\);

-- Location: LCCOMB_X42_Y45_N16
\datapath|mdu|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux15~0_combout\ = (!\datapath|mdu|cmode~q\ & (!\datapath|mdu|LessThan0~62_combout\ & !\datapath|mdu|mdu_r\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|cmode~q\,
	datab => \datapath|mdu|LessThan0~62_combout\,
	datac => \datapath|mdu|mdu_r\(17),
	combout => \datapath|mdu|Mux15~0_combout\);

-- Location: LCCOMB_X42_Y45_N18
\datapath|mdu|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux15~1_combout\ = (\datapath|mdu|add_r_sel[0]~1_combout\ & (((\datapath|mdu|mdu_l\(17) & !\datapath|mdu|add_r_sel[1]~0_combout\)))) # (!\datapath|mdu|add_r_sel[0]~1_combout\ & ((\datapath|mdu|Mux15~0_combout\) # ((!\datapath|mdu|mdu_l\(17) 
-- & \datapath|mdu|add_r_sel[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|add_r_sel[0]~1_combout\,
	datab => \datapath|mdu|Mux15~0_combout\,
	datac => \datapath|mdu|mdu_l\(17),
	datad => \datapath|mdu|add_r_sel[1]~0_combout\,
	combout => \datapath|mdu|Mux15~1_combout\);

-- Location: LCCOMB_X42_Y44_N8
\datapath|mdu|add_l[18]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_l[18]~18_combout\ = (\datapath|mdu|cmode~q\ & ((\datapath|mdu|hireg\(18)))) # (!\datapath|mdu|cmode~q\ & (\datapath|mdu|hireg\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|hireg\(17),
	datac => \datapath|mdu|hireg\(18),
	datad => \datapath|mdu|cmode~q\,
	combout => \datapath|mdu|add_l[18]~18_combout\);

-- Location: LCCOMB_X42_Y44_N2
\datapath|mdu|add_l[19]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_l[19]~19_combout\ = (\datapath|mdu|cmode~q\ & (\datapath|mdu|hireg\(19))) # (!\datapath|mdu|cmode~q\ & ((\datapath|mdu|hireg\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|hireg\(19),
	datac => \datapath|mdu|hireg\(18),
	datad => \datapath|mdu|cmode~q\,
	combout => \datapath|mdu|add_l[19]~19_combout\);

-- Location: LCCOMB_X45_Y41_N4
\datapath|mdu|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux12~0_combout\ = (!\datapath|mdu|cmode~q\ & (!\datapath|mdu|mdu_r\(20) & !\datapath|mdu|LessThan0~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|cmode~q\,
	datac => \datapath|mdu|mdu_r\(20),
	datad => \datapath|mdu|LessThan0~62_combout\,
	combout => \datapath|mdu|Mux12~0_combout\);

-- Location: LCCOMB_X45_Y41_N14
\datapath|mdu|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux12~1_combout\ = (\datapath|mdu|add_r_sel[0]~1_combout\ & (((!\datapath|mdu|add_r_sel[1]~0_combout\ & \datapath|mdu|mdu_l\(20))))) # (!\datapath|mdu|add_r_sel[0]~1_combout\ & ((\datapath|mdu|Mux12~0_combout\) # 
-- ((\datapath|mdu|add_r_sel[1]~0_combout\ & !\datapath|mdu|mdu_l\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|add_r_sel[0]~1_combout\,
	datab => \datapath|mdu|Mux12~0_combout\,
	datac => \datapath|mdu|add_r_sel[1]~0_combout\,
	datad => \datapath|mdu|mdu_l\(20),
	combout => \datapath|mdu|Mux12~1_combout\);

-- Location: LCCOMB_X42_Y44_N22
\datapath|mdu|add_l[21]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_l[21]~21_combout\ = (\datapath|mdu|cmode~q\ & ((\datapath|mdu|hireg\(21)))) # (!\datapath|mdu|cmode~q\ & (\datapath|mdu|hireg\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|cmode~q\,
	datac => \datapath|mdu|hireg\(20),
	datad => \datapath|mdu|hireg\(21),
	combout => \datapath|mdu|add_l[21]~21_combout\);

-- Location: LCCOMB_X43_Y41_N16
\datapath|mdu|add_l[22]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_l[22]~22_combout\ = (\datapath|mdu|cmode~q\ & (\datapath|mdu|hireg\(22))) # (!\datapath|mdu|cmode~q\ & ((\datapath|mdu|hireg\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|cmode~q\,
	datac => \datapath|mdu|hireg\(22),
	datad => \datapath|mdu|hireg\(21),
	combout => \datapath|mdu|add_l[22]~22_combout\);

-- Location: LCCOMB_X42_Y45_N4
\datapath|mdu|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux9~0_combout\ = (!\datapath|mdu|cmode~q\ & (!\datapath|mdu|mdu_r\(23) & !\datapath|mdu|LessThan0~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|cmode~q\,
	datac => \datapath|mdu|mdu_r\(23),
	datad => \datapath|mdu|LessThan0~62_combout\,
	combout => \datapath|mdu|Mux9~0_combout\);

-- Location: LCCOMB_X42_Y45_N14
\datapath|mdu|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux9~1_combout\ = (\datapath|mdu|add_r_sel[0]~1_combout\ & (\datapath|mdu|mdu_l\(23) & ((!\datapath|mdu|add_r_sel[1]~0_combout\)))) # (!\datapath|mdu|add_r_sel[0]~1_combout\ & ((\datapath|mdu|Mux9~0_combout\) # ((!\datapath|mdu|mdu_l\(23) & 
-- \datapath|mdu|add_r_sel[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|mdu_l\(23),
	datab => \datapath|mdu|Mux9~0_combout\,
	datac => \datapath|mdu|add_r_sel[0]~1_combout\,
	datad => \datapath|mdu|add_r_sel[1]~0_combout\,
	combout => \datapath|mdu|Mux9~1_combout\);

-- Location: LCCOMB_X45_Y43_N4
\datapath|mdu|add_l[24]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_l[24]~24_combout\ = (\datapath|mdu|cmode~q\ & ((\datapath|mdu|hireg\(24)))) # (!\datapath|mdu|cmode~q\ & (\datapath|mdu|hireg\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|hireg\(23),
	datab => \datapath|mdu|hireg\(24),
	datad => \datapath|mdu|cmode~q\,
	combout => \datapath|mdu|add_l[24]~24_combout\);

-- Location: LCCOMB_X45_Y43_N6
\datapath|mdu|add_l[25]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_l[25]~25_combout\ = (\datapath|mdu|cmode~q\ & (\datapath|mdu|hireg\(25))) # (!\datapath|mdu|cmode~q\ & ((\datapath|mdu|hireg\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|hireg\(25),
	datab => \datapath|mdu|hireg\(24),
	datad => \datapath|mdu|cmode~q\,
	combout => \datapath|mdu|add_l[25]~25_combout\);

-- Location: LCCOMB_X43_Y43_N26
\datapath|mdu|hireg~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|hireg~25_combout\ = (\datapath|mdu|cmode~q\ & (\datapath|mdu|add_ot[26]~50_combout\)) # (!\datapath|mdu|cmode~q\ & ((\datapath|mdu|add_ot[25]~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|cmode~q\,
	datac => \datapath|mdu|add_ot[26]~50_combout\,
	datad => \datapath|mdu|add_ot[25]~48_combout\,
	combout => \datapath|mdu|hireg~25_combout\);

-- Location: LCCOMB_X45_Y43_N0
\datapath|mdu|add_l[26]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_l[26]~26_combout\ = (\datapath|mdu|cmode~q\ & ((\datapath|mdu|hireg\(26)))) # (!\datapath|mdu|cmode~q\ & (\datapath|mdu|hireg\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|hireg\(25),
	datab => \datapath|mdu|hireg\(26),
	datad => \datapath|mdu|cmode~q\,
	combout => \datapath|mdu|add_l[26]~26_combout\);

-- Location: LCCOMB_X42_Y45_N12
\datapath|mdu|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux5~0_combout\ = (!\datapath|mdu|cmode~q\ & (!\datapath|mdu|mdu_r\(27) & !\datapath|mdu|LessThan0~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|cmode~q\,
	datac => \datapath|mdu|mdu_r\(27),
	datad => \datapath|mdu|LessThan0~62_combout\,
	combout => \datapath|mdu|Mux5~0_combout\);

-- Location: LCCOMB_X45_Y43_N18
\datapath|mdu|add_l[27]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_l[27]~27_combout\ = (\datapath|mdu|cmode~q\ & (\datapath|mdu|hireg\(27))) # (!\datapath|mdu|cmode~q\ & ((\datapath|mdu|hireg\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|cmode~q\,
	datac => \datapath|mdu|hireg\(27),
	datad => \datapath|mdu|hireg\(26),
	combout => \datapath|mdu|add_l[27]~27_combout\);

-- Location: LCCOMB_X45_Y43_N20
\datapath|mdu|add_l[28]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_l[28]~28_combout\ = (\datapath|mdu|cmode~q\ & (\datapath|mdu|hireg\(28))) # (!\datapath|mdu|cmode~q\ & ((\datapath|mdu|hireg\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|cmode~q\,
	datab => \datapath|mdu|hireg\(28),
	datac => \datapath|mdu|hireg\(27),
	combout => \datapath|mdu|add_l[28]~28_combout\);

-- Location: LCCOMB_X43_Y43_N24
\datapath|mdu|hireg~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|hireg~28_combout\ = (\datapath|mdu|cmode~q\ & ((\datapath|mdu|add_ot[29]~56_combout\))) # (!\datapath|mdu|cmode~q\ & (\datapath|mdu|add_ot[28]~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|cmode~q\,
	datac => \datapath|mdu|add_ot[28]~54_combout\,
	datad => \datapath|mdu|add_ot[29]~56_combout\,
	combout => \datapath|mdu|hireg~28_combout\);

-- Location: LCCOMB_X50_Y45_N22
\datapath|mdu|loreg~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~55_combout\ = (\datapath|mdu|cmode~q\ & (\datapath|mdu|loreg\(28))) # (!\datapath|mdu|cmode~q\ & ((\datapath|mdu|loreg\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|loreg\(28),
	datab => \datapath|mdu|loreg\(26),
	datad => \datapath|mdu|cmode~q\,
	combout => \datapath|mdu|loreg~55_combout\);

-- Location: LCCOMB_X42_Y43_N0
\datapath|mdu|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux3~0_combout\ = (!\datapath|mdu|mdu_r\(29) & (!\datapath|mdu|cmode~q\ & !\datapath|mdu|LessThan0~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|mdu_r\(29),
	datab => \datapath|mdu|cmode~q\,
	datad => \datapath|mdu|LessThan0~62_combout\,
	combout => \datapath|mdu|Mux3~0_combout\);

-- Location: LCCOMB_X42_Y43_N10
\datapath|mdu|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux3~1_combout\ = (\datapath|mdu|add_r_sel[0]~1_combout\ & (((!\datapath|mdu|add_r_sel[1]~0_combout\ & \datapath|mdu|mdu_l\(29))))) # (!\datapath|mdu|add_r_sel[0]~1_combout\ & ((\datapath|mdu|Mux3~0_combout\) # 
-- ((\datapath|mdu|add_r_sel[1]~0_combout\ & !\datapath|mdu|mdu_l\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|add_r_sel[0]~1_combout\,
	datab => \datapath|mdu|Mux3~0_combout\,
	datac => \datapath|mdu|add_r_sel[1]~0_combout\,
	datad => \datapath|mdu|mdu_l\(29),
	combout => \datapath|mdu|Mux3~1_combout\);

-- Location: LCCOMB_X42_Y43_N20
\datapath|mdu|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux2~0_combout\ = (!\datapath|mdu|cmode~q\ & (!\datapath|mdu|mdu_r\(30) & !\datapath|mdu|LessThan0~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|cmode~q\,
	datac => \datapath|mdu|mdu_r\(30),
	datad => \datapath|mdu|LessThan0~62_combout\,
	combout => \datapath|mdu|Mux2~0_combout\);

-- Location: LCCOMB_X42_Y43_N14
\datapath|mdu|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux2~1_combout\ = (\datapath|mdu|add_r_sel[0]~1_combout\ & (((!\datapath|mdu|add_r_sel[1]~0_combout\ & \datapath|mdu|mdu_l\(30))))) # (!\datapath|mdu|add_r_sel[0]~1_combout\ & ((\datapath|mdu|Mux2~0_combout\) # 
-- ((\datapath|mdu|add_r_sel[1]~0_combout\ & !\datapath|mdu|mdu_l\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|add_r_sel[0]~1_combout\,
	datab => \datapath|mdu|Mux2~0_combout\,
	datac => \datapath|mdu|add_r_sel[1]~0_combout\,
	datad => \datapath|mdu|mdu_l\(30),
	combout => \datapath|mdu|Mux2~1_combout\);

-- Location: LCCOMB_X50_Y45_N16
\datapath|mdu|loreg~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~59_combout\ = (\datapath|mdu|cmode~q\ & ((\datapath|mdu|loreg\(30)))) # (!\datapath|mdu|cmode~q\ & (\datapath|mdu|loreg\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|cmode~q\,
	datac => \datapath|mdu|loreg\(28),
	datad => \datapath|mdu|loreg\(30),
	combout => \datapath|mdu|loreg~59_combout\);

-- Location: LCCOMB_X42_Y43_N24
\datapath|mdu|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux1~0_combout\ = (!\datapath|mdu|cmode~q\ & (!\datapath|mdu|mdu_r\(31) & !\datapath|mdu|LessThan0~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|cmode~q\,
	datac => \datapath|mdu|mdu_r\(31),
	datad => \datapath|mdu|LessThan0~62_combout\,
	combout => \datapath|mdu|Mux1~0_combout\);

-- Location: LCCOMB_X42_Y43_N2
\datapath|mdu|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux1~1_combout\ = (\datapath|mdu|add_r_sel[0]~1_combout\ & (!\datapath|mdu|add_r_sel[1]~0_combout\ & ((\datapath|mdu|mdu_l\(31))))) # (!\datapath|mdu|add_r_sel[0]~1_combout\ & ((\datapath|mdu|Mux1~0_combout\) # 
-- ((\datapath|mdu|add_r_sel[1]~0_combout\ & !\datapath|mdu|mdu_l\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|add_r_sel[1]~0_combout\,
	datab => \datapath|mdu|Mux1~0_combout\,
	datac => \datapath|mdu|mdu_l\(31),
	datad => \datapath|mdu|add_r_sel[0]~1_combout\,
	combout => \datapath|mdu|Mux1~1_combout\);

-- Location: LCCOMB_X56_Y39_N0
\datapath|mdu|loreg~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~61_combout\ = (\datapath|mdu|cmode~q\ & ((\datapath|mdu|loreg\(31)))) # (!\datapath|mdu|cmode~q\ & (\datapath|mdu|loreg\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|loreg\(29),
	datab => \datapath|mdu|loreg\(31),
	datac => \datapath|mdu|cmode~q\,
	combout => \datapath|mdu|loreg~61_combout\);

-- Location: LCCOMB_X52_Y42_N18
\datapath|mdu|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Equal1~0_combout\ = (!\datapath|Mux63~25_combout\ & (!\datapath|Mux60~19_combout\ & (!\datapath|Mux61~24_combout\ & !\datapath|Mux62~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux63~25_combout\,
	datab => \datapath|Mux60~19_combout\,
	datac => \datapath|Mux61~24_combout\,
	datad => \datapath|Mux62~19_combout\,
	combout => \datapath|mdu|Equal1~0_combout\);

-- Location: LCCOMB_X48_Y44_N4
\datapath|mdu|Equal1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Equal1~5_combout\ = (!\datapath|Mux46~19_combout\ & !\datapath|Mux47~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|Mux46~19_combout\,
	datad => \datapath|Mux47~19_combout\,
	combout => \datapath|mdu|Equal1~5_combout\);

-- Location: LCCOMB_X49_Y41_N16
\datapath|mdu|Equal1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Equal1~6_combout\ = (!\datapath|Mux40~19_combout\ & (!\datapath|Mux42~19_combout\ & (!\datapath|Mux43~19_combout\ & !\datapath|Mux41~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux40~19_combout\,
	datab => \datapath|Mux42~19_combout\,
	datac => \datapath|Mux43~19_combout\,
	datad => \datapath|Mux41~19_combout\,
	combout => \datapath|mdu|Equal1~6_combout\);

-- Location: LCCOMB_X52_Y44_N18
\datapath|mdu|Equal1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Equal1~7_combout\ = (!\datapath|Mux44~19_combout\ & (\datapath|mdu|Equal1~5_combout\ & (\datapath|mdu|Equal1~6_combout\ & !\datapath|Mux45~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux44~19_combout\,
	datab => \datapath|mdu|Equal1~5_combout\,
	datac => \datapath|mdu|Equal1~6_combout\,
	datad => \datapath|Mux45~19_combout\,
	combout => \datapath|mdu|Equal1~7_combout\);

-- Location: LCCOMB_X52_Y42_N28
\datapath|mdu|mdu_l~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~0_combout\ = (\controller|mdu_mode_o~q\ & (\datapath|Mux30~19_combout\)) # (!\controller|mdu_mode_o~q\ & ((\datapath|Mux31~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|Mux30~19_combout\,
	datac => \controller|mdu_mode_o~q\,
	datad => \datapath|Mux31~19_combout\,
	combout => \datapath|mdu|mdu_l~0_combout\);

-- Location: LCCOMB_X42_Y42_N24
\datapath|mdu|mdu_l~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~1_combout\ = (\datapath|mdu|busy~q\ & (\datapath|mdu|mdu_l\(0))) # (!\datapath|mdu|busy~q\ & ((\datapath|mdu|mdu_l~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|mdu_l\(0),
	datab => \datapath|mdu|busy~q\,
	datac => \datapath|mdu|mdu_l~0_combout\,
	combout => \datapath|mdu|mdu_l~1_combout\);

-- Location: LCCOMB_X49_Y45_N4
\datapath|mdu|mdu_l~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~7_combout\ = (\controller|mdu_mode_o~q\ & ((\datapath|Mux29~19_combout\))) # (!\controller|mdu_mode_o~q\ & (\datapath|Mux30~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller|mdu_mode_o~q\,
	datac => \datapath|Mux30~19_combout\,
	datad => \datapath|Mux29~19_combout\,
	combout => \datapath|mdu|mdu_l~7_combout\);

-- Location: LCCOMB_X42_Y42_N10
\datapath|mdu|mdu_l~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~8_combout\ = (\datapath|mdu|busy~q\ & ((\datapath|mdu|mdu_l\(1)))) # (!\datapath|mdu|busy~q\ & (\datapath|mdu|mdu_l~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|busy~q\,
	datac => \datapath|mdu|mdu_l~7_combout\,
	datad => \datapath|mdu|mdu_l\(1),
	combout => \datapath|mdu|mdu_l~8_combout\);

-- Location: LCCOMB_X53_Y42_N26
\datapath|mdu|mdu_l~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~11_combout\ = (\controller|mdu_mode_o~q\ & ((\datapath|Mux27~19_combout\))) # (!\controller|mdu_mode_o~q\ & (\datapath|Mux28~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux28~19_combout\,
	datab => \datapath|Mux27~19_combout\,
	datad => \controller|mdu_mode_o~q\,
	combout => \datapath|mdu|mdu_l~11_combout\);

-- Location: LCCOMB_X42_Y42_N6
\datapath|mdu|mdu_l~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~12_combout\ = (\datapath|mdu|busy~q\ & ((\datapath|mdu|mdu_l\(3)))) # (!\datapath|mdu|busy~q\ & (\datapath|mdu|mdu_l~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|mdu_l~11_combout\,
	datac => \datapath|mdu|busy~q\,
	datad => \datapath|mdu|mdu_l\(3),
	combout => \datapath|mdu|mdu_l~12_combout\);

-- Location: LCCOMB_X48_Y42_N24
\datapath|mdu|mdu_l~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~17_combout\ = (\controller|mdu_mode_o~q\ & (\datapath|Mux24~19_combout\)) # (!\controller|mdu_mode_o~q\ & ((\datapath|Mux25~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux24~19_combout\,
	datab => \controller|mdu_mode_o~q\,
	datac => \datapath|Mux25~19_combout\,
	combout => \datapath|mdu|mdu_l~17_combout\);

-- Location: LCCOMB_X48_Y42_N26
\datapath|mdu|mdu_l~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~19_combout\ = (\controller|mdu_mode_o~q\ & (\datapath|Mux23~19_combout\)) # (!\controller|mdu_mode_o~q\ & ((\datapath|Mux24~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller|mdu_mode_o~q\,
	datac => \datapath|Mux23~19_combout\,
	datad => \datapath|Mux24~19_combout\,
	combout => \datapath|mdu|mdu_l~19_combout\);

-- Location: LCCOMB_X43_Y42_N8
\datapath|mdu|mdu_l~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~20_combout\ = (\datapath|mdu|busy~q\ & ((\datapath|mdu|mdu_l\(7)))) # (!\datapath|mdu|busy~q\ & (\datapath|mdu|mdu_l~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|mdu_l~19_combout\,
	datab => \datapath|mdu|mdu_l\(7),
	datac => \datapath|mdu|busy~q\,
	combout => \datapath|mdu|mdu_l~20_combout\);

-- Location: LCCOMB_X48_Y43_N30
\datapath|mdu|mdu_l~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~21_combout\ = (\controller|mdu_mode_o~q\ & (\datapath|Mux22~19_combout\)) # (!\controller|mdu_mode_o~q\ & ((\datapath|Mux23~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|mdu_mode_o~q\,
	datab => \datapath|Mux22~19_combout\,
	datad => \datapath|Mux23~19_combout\,
	combout => \datapath|mdu|mdu_l~21_combout\);

-- Location: LCCOMB_X43_Y42_N10
\datapath|mdu|mdu_l~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~22_combout\ = (\datapath|mdu|busy~q\ & (\datapath|mdu|mdu_l\(8))) # (!\datapath|mdu|busy~q\ & ((\datapath|mdu|mdu_l~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|busy~q\,
	datab => \datapath|mdu|mdu_l\(8),
	datac => \datapath|mdu|mdu_l~21_combout\,
	combout => \datapath|mdu|mdu_l~22_combout\);

-- Location: LCCOMB_X49_Y45_N16
\datapath|mdu|mdu_l~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~25_combout\ = (\controller|mdu_mode_o~q\ & ((\datapath|Mux20~19_combout\))) # (!\controller|mdu_mode_o~q\ & (\datapath|Mux21~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux21~19_combout\,
	datab => \controller|mdu_mode_o~q\,
	datac => \datapath|Mux20~19_combout\,
	combout => \datapath|mdu|mdu_l~25_combout\);

-- Location: LCCOMB_X43_Y42_N22
\datapath|mdu|mdu_l~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~26_combout\ = (\datapath|mdu|busy~q\ & (\datapath|mdu|mdu_l\(10))) # (!\datapath|mdu|busy~q\ & ((\datapath|mdu|mdu_l~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|mdu_l\(10),
	datac => \datapath|mdu|busy~q\,
	datad => \datapath|mdu|mdu_l~25_combout\,
	combout => \datapath|mdu|mdu_l~26_combout\);

-- Location: LCCOMB_X49_Y45_N28
\datapath|mdu|mdu_l~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~29_combout\ = (\controller|mdu_mode_o~q\ & ((\datapath|Mux18~19_combout\))) # (!\controller|mdu_mode_o~q\ & (\datapath|Mux19~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux19~19_combout\,
	datab => \controller|mdu_mode_o~q\,
	datad => \datapath|Mux18~19_combout\,
	combout => \datapath|mdu|mdu_l~29_combout\);

-- Location: LCCOMB_X43_Y42_N18
\datapath|mdu|mdu_l~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~30_combout\ = (\datapath|mdu|busy~q\ & (\datapath|mdu|mdu_l\(12))) # (!\datapath|mdu|busy~q\ & ((\datapath|mdu|mdu_l~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|mdu_l\(12),
	datac => \datapath|mdu|busy~q\,
	datad => \datapath|mdu|mdu_l~29_combout\,
	combout => \datapath|mdu|mdu_l~30_combout\);

-- Location: LCCOMB_X48_Y41_N22
\datapath|mdu|mdu_l~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~33_combout\ = (\controller|mdu_mode_o~q\ & ((\datapath|Mux16~19_combout\))) # (!\controller|mdu_mode_o~q\ & (\datapath|Mux17~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller|mdu_mode_o~q\,
	datac => \datapath|Mux17~19_combout\,
	datad => \datapath|Mux16~19_combout\,
	combout => \datapath|mdu|mdu_l~33_combout\);

-- Location: LCCOMB_X48_Y46_N30
\datapath|mdu|mdu_l~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~43_combout\ = (\controller|mdu_mode_o~q\ & ((\datapath|Mux11~19_combout\))) # (!\controller|mdu_mode_o~q\ & (\datapath|Mux12~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller|mdu_mode_o~q\,
	datac => \datapath|Mux12~19_combout\,
	datad => \datapath|Mux11~19_combout\,
	combout => \datapath|mdu|mdu_l~43_combout\);

-- Location: LCCOMB_X45_Y41_N12
\datapath|mdu|mdu_l~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~44_combout\ = (\datapath|mdu|busy~q\ & ((\datapath|mdu|mdu_l\(19)))) # (!\datapath|mdu|busy~q\ & (\datapath|mdu|mdu_l~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|busy~q\,
	datac => \datapath|mdu|mdu_l~43_combout\,
	datad => \datapath|mdu|mdu_l\(19),
	combout => \datapath|mdu|mdu_l~44_combout\);

-- Location: LCCOMB_X49_Y41_N30
\datapath|mdu|mdu_l~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~49_combout\ = (\controller|mdu_mode_o~q\ & (\datapath|Mux8~19_combout\)) # (!\controller|mdu_mode_o~q\ & ((\datapath|Mux9~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|Mux8~19_combout\,
	datac => \controller|mdu_mode_o~q\,
	datad => \datapath|Mux9~19_combout\,
	combout => \datapath|mdu|mdu_l~49_combout\);

-- Location: LCCOMB_X45_Y41_N18
\datapath|mdu|mdu_l~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~50_combout\ = (\datapath|mdu|busy~q\ & (\datapath|mdu|mdu_l\(22))) # (!\datapath|mdu|busy~q\ & ((\datapath|mdu|mdu_l~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|mdu_l\(22),
	datac => \datapath|mdu|busy~q\,
	datad => \datapath|mdu|mdu_l~49_combout\,
	combout => \datapath|mdu|mdu_l~50_combout\);

-- Location: LCCOMB_X45_Y46_N6
\datapath|alu|alu_res~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|alu_res~83_combout\ = \datapath|Selector24~0_combout\ $ (((\controller|alu_r_sel_o~q\ & ((\controller|ctrl_data_o\(7)))) # (!\controller|alu_r_sel_o~q\ & (\datapath|Mux56~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux56~19_combout\,
	datab => \controller|ctrl_data_o\(7),
	datac => \controller|alu_r_sel_o~q\,
	datad => \datapath|Selector24~0_combout\,
	combout => \datapath|alu|alu_res~83_combout\);

-- Location: LCCOMB_X45_Y48_N6
\datapath|alu|alu_res~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|alu_res~86_combout\ = \datapath|Selector18~0_combout\ $ (((\controller|alu_r_sel_o~q\ & ((\controller|ctrl_data_o\(13)))) # (!\controller|alu_r_sel_o~q\ & (\datapath|Mux50~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|alu_r_sel_o~q\,
	datab => \datapath|Mux50~19_combout\,
	datac => \controller|ctrl_data_o\(13),
	datad => \datapath|Selector18~0_combout\,
	combout => \datapath|alu|alu_res~86_combout\);

-- Location: LCCOMB_X48_Y44_N30
\datapath|alu|alu_res~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|alu_res~88_combout\ = \datapath|Selector14~0_combout\ $ (((\controller|alu_r_sel_o~q\ & ((\controller|ctrl_data_o\(17)))) # (!\controller|alu_r_sel_o~q\ & (\datapath|Mux46~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|alu_r_sel_o~q\,
	datab => \datapath|Mux46~19_combout\,
	datac => \controller|ctrl_data_o\(17),
	datad => \datapath|Selector14~0_combout\,
	combout => \datapath|alu|alu_res~88_combout\);

-- Location: LCCOMB_X47_Y42_N6
\datapath|alu|alu_res~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|alu_res~90_combout\ = \datapath|Selector10~0_combout\ $ (((\controller|alu_r_sel_o~q\ & ((\controller|ctrl_data_o\(21)))) # (!\controller|alu_r_sel_o~q\ & (\datapath|Mux42~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux42~19_combout\,
	datab => \datapath|Selector10~0_combout\,
	datac => \controller|alu_r_sel_o~q\,
	datad => \controller|ctrl_data_o\(21),
	combout => \datapath|alu|alu_res~90_combout\);

-- Location: LCCOMB_X47_Y47_N30
\datapath|alu|alu_res~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|alu_res~92_combout\ = \datapath|Selector6~0_combout\ $ (((\controller|alu_r_sel_o~q\ & ((\controller|ctrl_data_o\(25)))) # (!\controller|alu_r_sel_o~q\ & (\datapath|Mux38~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux38~19_combout\,
	datab => \controller|ctrl_data_o\(25),
	datac => \controller|alu_r_sel_o~q\,
	datad => \datapath|Selector6~0_combout\,
	combout => \datapath|alu|alu_res~92_combout\);

-- Location: LCCOMB_X46_Y44_N10
\datapath|alu|alu_res~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|alu_res~93_combout\ = \datapath|Selector4~0_combout\ $ (((\controller|alu_r_sel_o~q\ & (\controller|ctrl_data_o\(27))) # (!\controller|alu_r_sel_o~q\ & ((\datapath|Mux36~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_data_o\(27),
	datab => \datapath|Mux36~19_combout\,
	datac => \controller|alu_r_sel_o~q\,
	datad => \datapath|Selector4~0_combout\,
	combout => \datapath|alu|alu_res~93_combout\);

-- Location: LCCOMB_X46_Y49_N6
\controller|ctrl_data_o~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o~72_combout\ = (\datapath|inst\(26) & (\datapath|inst\(28) & \datapath|inst\(27))) # (!\datapath|inst\(26) & (\datapath|inst\(28) $ (\datapath|inst\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|inst\(26),
	datac => \datapath|inst\(28),
	datad => \datapath|inst\(27),
	combout => \controller|ctrl_data_o~72_combout\);

-- Location: LCCOMB_X49_Y48_N28
\controller|ctrl_data_o~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o~75_combout\ = (\datapath|inst\(28) & (((\datapath|inst\(11) & !\controller|ctrl_data_o[24]~49_combout\)))) # (!\datapath|inst\(28) & (((\datapath|inst\(11) & !\controller|ctrl_data_o[24]~49_combout\)) # (!\datapath|inst\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(28),
	datab => \datapath|inst\(29),
	datac => \datapath|inst\(11),
	datad => \controller|ctrl_data_o[24]~49_combout\,
	combout => \controller|ctrl_data_o~75_combout\);

-- Location: LCCOMB_X47_Y48_N26
\controller|ctrl_data_o~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o~76_combout\ = (\datapath|inst\(28) & (((\datapath|inst\(12) & !\controller|ctrl_data_o[24]~49_combout\)))) # (!\datapath|inst\(28) & (((\datapath|inst\(12) & !\controller|ctrl_data_o[24]~49_combout\)) # (!\datapath|inst\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(28),
	datab => \datapath|inst\(29),
	datac => \datapath|inst\(12),
	datad => \controller|ctrl_data_o[24]~49_combout\,
	combout => \controller|ctrl_data_o~76_combout\);

-- Location: LCCOMB_X47_Y48_N6
\controller|ctrl_data_o~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o~79_combout\ = (\datapath|inst\(28) & ((\controller|state\(0) & (!\datapath|inst\(30) & !\datapath|inst\(31))) # (!\controller|state\(0) & ((\datapath|inst\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|state\(0),
	datab => \datapath|inst\(30),
	datac => \datapath|inst\(28),
	datad => \datapath|inst\(31),
	combout => \controller|ctrl_data_o~79_combout\);

-- Location: LCCOMB_X57_Y46_N10
\datapath|Mux59~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux59~26_combout\ = (!\datapath|inst\(20) & ((\datapath|Mux59~20_combout\) # ((\datapath|inst\(18)) # (!\datapath|inst\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux59~20_combout\,
	datab => \datapath|inst\(19),
	datac => \datapath|inst\(20),
	datad => \datapath|inst\(18),
	combout => \datapath|Mux59~26_combout\);

-- Location: IOIBUF_X25_Y73_N22
\dbus_d_i[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dbus_d_i(3),
	o => \dbus_d_i[3]~input_o\);

-- Location: IOIBUF_X0_Y42_N1
\dbus_d_i[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dbus_d_i(6),
	o => \dbus_d_i[6]~input_o\);

-- Location: IOIBUF_X31_Y73_N8
\dbus_d_i[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dbus_d_i(7),
	o => \dbus_d_i[7]~input_o\);

-- Location: IOIBUF_X0_Y35_N1
\dbus_d_i[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dbus_d_i(11),
	o => \dbus_d_i[11]~input_o\);

-- Location: IOIBUF_X115_Y48_N8
\dbus_d_i[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dbus_d_i(13),
	o => \dbus_d_i[13]~input_o\);

-- Location: IOIBUF_X18_Y73_N15
\dbus_d_i[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dbus_d_i(16),
	o => \dbus_d_i[16]~input_o\);

-- Location: IOIBUF_X56_Y0_N1
\dbus_d_i[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dbus_d_i(17),
	o => \dbus_d_i[17]~input_o\);

-- Location: IOIBUF_X54_Y0_N22
\dbus_d_i[19]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dbus_d_i(19),
	o => \dbus_d_i[19]~input_o\);

-- Location: IOIBUF_X33_Y73_N8
\dbus_d_i[20]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dbus_d_i(20),
	o => \dbus_d_i[20]~input_o\);

-- Location: IOIBUF_X81_Y73_N8
\dbus_d_i[21]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dbus_d_i(21),
	o => \dbus_d_i[21]~input_o\);

-- Location: IOIBUF_X65_Y73_N8
\dbus_d_i[22]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dbus_d_i(22),
	o => \dbus_d_i[22]~input_o\);

-- Location: IOIBUF_X20_Y73_N1
\dbus_d_i[24]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dbus_d_i(24),
	o => \dbus_d_i[24]~input_o\);

-- Location: IOIBUF_X60_Y0_N1
\dbus_d_i[25]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dbus_d_i(25),
	o => \dbus_d_i[25]~input_o\);

-- Location: IOIBUF_X58_Y73_N8
\dbus_d_i[26]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dbus_d_i(26),
	o => \dbus_d_i[26]~input_o\);

-- Location: IOIBUF_X0_Y30_N1
\dbus_d_i[28]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dbus_d_i(28),
	o => \dbus_d_i[28]~input_o\);

-- Location: IOOBUF_X42_Y73_N9
\ibus_a_o[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|pgc\(0),
	devoe => ww_devoe,
	o => \ibus_a_o[0]~output_o\);

-- Location: IOOBUF_X72_Y73_N2
\ibus_a_o[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|pgc\(1),
	devoe => ww_devoe,
	o => \ibus_a_o[1]~output_o\);

-- Location: IOOBUF_X29_Y73_N2
\ibus_a_o[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|pgc\(2),
	devoe => ww_devoe,
	o => \ibus_a_o[2]~output_o\);

-- Location: IOOBUF_X115_Y45_N23
\ibus_a_o[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|pgc\(3),
	devoe => ww_devoe,
	o => \ibus_a_o[3]~output_o\);

-- Location: IOOBUF_X29_Y73_N9
\ibus_a_o[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|pgc\(4),
	devoe => ww_devoe,
	o => \ibus_a_o[4]~output_o\);

-- Location: IOOBUF_X62_Y0_N23
\ibus_a_o[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|pgc\(5),
	devoe => ww_devoe,
	o => \ibus_a_o[5]~output_o\);

-- Location: IOOBUF_X56_Y0_N23
\ibus_a_o[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|pgc\(6),
	devoe => ww_devoe,
	o => \ibus_a_o[6]~output_o\);

-- Location: IOOBUF_X60_Y0_N16
\ibus_a_o[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|pgc\(7),
	devoe => ww_devoe,
	o => \ibus_a_o[7]~output_o\);

-- Location: IOOBUF_X67_Y73_N23
\ibus_a_o[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|pgc\(8),
	devoe => ww_devoe,
	o => \ibus_a_o[8]~output_o\);

-- Location: IOOBUF_X33_Y73_N2
\ibus_a_o[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|pgc\(9),
	devoe => ww_devoe,
	o => \ibus_a_o[9]~output_o\);

-- Location: IOOBUF_X81_Y73_N23
\ibus_a_o[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|pgc\(10),
	devoe => ww_devoe,
	o => \ibus_a_o[10]~output_o\);

-- Location: IOOBUF_X60_Y0_N9
\ibus_a_o[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|pgc\(11),
	devoe => ww_devoe,
	o => \ibus_a_o[11]~output_o\);

-- Location: IOOBUF_X56_Y0_N16
\ibus_a_o[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|pgc\(12),
	devoe => ww_devoe,
	o => \ibus_a_o[12]~output_o\);

-- Location: IOOBUF_X60_Y73_N16
\ibus_a_o[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|pgc\(13),
	devoe => ww_devoe,
	o => \ibus_a_o[13]~output_o\);

-- Location: IOOBUF_X115_Y41_N9
\ibus_a_o[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|pgc\(14),
	devoe => ww_devoe,
	o => \ibus_a_o[14]~output_o\);

-- Location: IOOBUF_X74_Y73_N23
\ibus_a_o[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|pgc\(15),
	devoe => ww_devoe,
	o => \ibus_a_o[15]~output_o\);

-- Location: IOOBUF_X20_Y73_N9
\ibus_a_o[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|pgc\(16),
	devoe => ww_devoe,
	o => \ibus_a_o[16]~output_o\);

-- Location: IOOBUF_X67_Y73_N16
\ibus_a_o[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|pgc\(17),
	devoe => ww_devoe,
	o => \ibus_a_o[17]~output_o\);

-- Location: IOOBUF_X23_Y73_N16
\ibus_a_o[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|pgc\(18),
	devoe => ww_devoe,
	o => \ibus_a_o[18]~output_o\);

-- Location: IOOBUF_X0_Y46_N23
\ibus_a_o[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|pgc\(19),
	devoe => ww_devoe,
	o => \ibus_a_o[19]~output_o\);

-- Location: IOOBUF_X35_Y73_N23
\ibus_a_o[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|pgc\(20),
	devoe => ww_devoe,
	o => \ibus_a_o[20]~output_o\);

-- Location: IOOBUF_X20_Y73_N23
\ibus_a_o[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|pgc\(21),
	devoe => ww_devoe,
	o => \ibus_a_o[21]~output_o\);

-- Location: IOOBUF_X27_Y73_N23
\ibus_a_o[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|pgc\(22),
	devoe => ww_devoe,
	o => \ibus_a_o[22]~output_o\);

-- Location: IOOBUF_X52_Y0_N2
\ibus_a_o[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|pgc\(23),
	devoe => ww_devoe,
	o => \ibus_a_o[23]~output_o\);

-- Location: IOOBUF_X27_Y73_N9
\ibus_a_o[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|pgc\(24),
	devoe => ww_devoe,
	o => \ibus_a_o[24]~output_o\);

-- Location: IOOBUF_X47_Y0_N2
\ibus_a_o[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|pgc\(25),
	devoe => ww_devoe,
	o => \ibus_a_o[25]~output_o\);

-- Location: IOOBUF_X0_Y34_N23
\ibus_a_o[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|pgc\(26),
	devoe => ww_devoe,
	o => \ibus_a_o[26]~output_o\);

-- Location: IOOBUF_X81_Y73_N16
\ibus_a_o[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|pgc\(27),
	devoe => ww_devoe,
	o => \ibus_a_o[27]~output_o\);

-- Location: IOOBUF_X47_Y73_N16
\ibus_a_o[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|pgc\(28),
	devoe => ww_devoe,
	o => \ibus_a_o[28]~output_o\);

-- Location: IOOBUF_X0_Y34_N16
\ibus_a_o[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|pgc\(29),
	devoe => ww_devoe,
	o => \ibus_a_o[29]~output_o\);

-- Location: IOOBUF_X45_Y73_N9
\ibus_a_o[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|pgc\(30),
	devoe => ww_devoe,
	o => \ibus_a_o[30]~output_o\);

-- Location: IOOBUF_X0_Y44_N16
\ibus_a_o[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|pgc\(31),
	devoe => ww_devoe,
	o => \ibus_a_o[31]~output_o\);

-- Location: IOOBUF_X0_Y44_N9
\dbus_a_o[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|daddr\(0),
	devoe => ww_devoe,
	o => \dbus_a_o[0]~output_o\);

-- Location: IOOBUF_X0_Y46_N16
\dbus_a_o[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|daddr\(1),
	devoe => ww_devoe,
	o => \dbus_a_o[1]~output_o\);

-- Location: IOOBUF_X56_Y0_N9
\dbus_a_o[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|daddr\(2),
	devoe => ww_devoe,
	o => \dbus_a_o[2]~output_o\);

-- Location: IOOBUF_X23_Y73_N2
\dbus_a_o[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|daddr\(3),
	devoe => ww_devoe,
	o => \dbus_a_o[3]~output_o\);

-- Location: IOOBUF_X0_Y32_N16
\dbus_a_o[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|daddr\(4),
	devoe => ww_devoe,
	o => \dbus_a_o[4]~output_o\);

-- Location: IOOBUF_X115_Y46_N2
\dbus_a_o[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|daddr\(5),
	devoe => ww_devoe,
	o => \dbus_a_o[5]~output_o\);

-- Location: IOOBUF_X67_Y0_N23
\dbus_a_o[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|daddr\(6),
	devoe => ww_devoe,
	o => \dbus_a_o[6]~output_o\);

-- Location: IOOBUF_X31_Y73_N2
\dbus_a_o[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|daddr\(7),
	devoe => ww_devoe,
	o => \dbus_a_o[7]~output_o\);

-- Location: IOOBUF_X79_Y73_N2
\dbus_a_o[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|daddr\(8),
	devoe => ww_devoe,
	o => \dbus_a_o[8]~output_o\);

-- Location: IOOBUF_X69_Y73_N16
\dbus_a_o[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|daddr\(9),
	devoe => ww_devoe,
	o => \dbus_a_o[9]~output_o\);

-- Location: IOOBUF_X0_Y45_N23
\dbus_a_o[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|daddr\(10),
	devoe => ww_devoe,
	o => \dbus_a_o[10]~output_o\);

-- Location: IOOBUF_X52_Y0_N16
\dbus_a_o[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|daddr\(11),
	devoe => ww_devoe,
	o => \dbus_a_o[11]~output_o\);

-- Location: IOOBUF_X0_Y52_N16
\dbus_a_o[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|daddr\(12),
	devoe => ww_devoe,
	o => \dbus_a_o[12]~output_o\);

-- Location: IOOBUF_X40_Y73_N9
\dbus_a_o[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|daddr\(13),
	devoe => ww_devoe,
	o => \dbus_a_o[13]~output_o\);

-- Location: IOOBUF_X0_Y33_N16
\dbus_a_o[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|daddr\(14),
	devoe => ww_devoe,
	o => \dbus_a_o[14]~output_o\);

-- Location: IOOBUF_X0_Y35_N16
\dbus_a_o[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|daddr\(15),
	devoe => ww_devoe,
	o => \dbus_a_o[15]~output_o\);

-- Location: IOOBUF_X38_Y73_N2
\dbus_a_o[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|daddr\(16),
	devoe => ww_devoe,
	o => \dbus_a_o[16]~output_o\);

-- Location: IOOBUF_X54_Y0_N9
\dbus_a_o[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|daddr\(17),
	devoe => ww_devoe,
	o => \dbus_a_o[17]~output_o\);

-- Location: IOOBUF_X40_Y0_N16
\dbus_a_o[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|daddr\(18),
	devoe => ww_devoe,
	o => \dbus_a_o[18]~output_o\);

-- Location: IOOBUF_X35_Y0_N23
\dbus_a_o[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|daddr\(19),
	devoe => ww_devoe,
	o => \dbus_a_o[19]~output_o\);

-- Location: IOOBUF_X42_Y0_N16
\dbus_a_o[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|daddr\(20),
	devoe => ww_devoe,
	o => \dbus_a_o[20]~output_o\);

-- Location: IOOBUF_X47_Y0_N9
\dbus_a_o[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|daddr\(21),
	devoe => ww_devoe,
	o => \dbus_a_o[21]~output_o\);

-- Location: IOOBUF_X115_Y42_N16
\dbus_a_o[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|daddr\(22),
	devoe => ww_devoe,
	o => \dbus_a_o[22]~output_o\);

-- Location: IOOBUF_X0_Y34_N9
\dbus_a_o[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|daddr\(23),
	devoe => ww_devoe,
	o => \dbus_a_o[23]~output_o\);

-- Location: IOOBUF_X35_Y73_N16
\dbus_a_o[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|daddr\(24),
	devoe => ww_devoe,
	o => \dbus_a_o[24]~output_o\);

-- Location: IOOBUF_X69_Y73_N2
\dbus_a_o[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|daddr\(25),
	devoe => ww_devoe,
	o => \dbus_a_o[25]~output_o\);

-- Location: IOOBUF_X0_Y34_N2
\dbus_a_o[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|daddr\(26),
	devoe => ww_devoe,
	o => \dbus_a_o[26]~output_o\);

-- Location: IOOBUF_X42_Y0_N23
\dbus_a_o[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|daddr\(27),
	devoe => ww_devoe,
	o => \dbus_a_o[27]~output_o\);

-- Location: IOOBUF_X38_Y0_N2
\dbus_a_o[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|daddr\(28),
	devoe => ww_devoe,
	o => \dbus_a_o[28]~output_o\);

-- Location: IOOBUF_X38_Y0_N9
\dbus_a_o[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|daddr\(29),
	devoe => ww_devoe,
	o => \dbus_a_o[29]~output_o\);

-- Location: IOOBUF_X0_Y32_N23
\dbus_a_o[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|daddr\(30),
	devoe => ww_devoe,
	o => \dbus_a_o[30]~output_o\);

-- Location: IOOBUF_X38_Y73_N9
\dbus_a_o[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|daddr\(31),
	devoe => ww_devoe,
	o => \dbus_a_o[31]~output_o\);

-- Location: IOOBUF_X0_Y50_N16
\dbus_d_o[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|Mux63~25_combout\,
	devoe => ww_devoe,
	o => \dbus_d_o[0]~output_o\);

-- Location: IOOBUF_X52_Y73_N9
\dbus_d_o[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|Mux62~19_combout\,
	devoe => ww_devoe,
	o => \dbus_d_o[1]~output_o\);

-- Location: IOOBUF_X52_Y73_N23
\dbus_d_o[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|Mux61~24_combout\,
	devoe => ww_devoe,
	o => \dbus_d_o[2]~output_o\);

-- Location: IOOBUF_X0_Y47_N2
\dbus_d_o[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|Mux60~19_combout\,
	devoe => ww_devoe,
	o => \dbus_d_o[3]~output_o\);

-- Location: IOOBUF_X49_Y73_N23
\dbus_d_o[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|Mux59~25_combout\,
	devoe => ww_devoe,
	o => \dbus_d_o[4]~output_o\);

-- Location: IOOBUF_X62_Y73_N23
\dbus_d_o[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|Mux58~19_combout\,
	devoe => ww_devoe,
	o => \dbus_d_o[5]~output_o\);

-- Location: IOOBUF_X42_Y73_N2
\dbus_d_o[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|Mux57~25_combout\,
	devoe => ww_devoe,
	o => \dbus_d_o[6]~output_o\);

-- Location: IOOBUF_X0_Y42_N9
\dbus_d_o[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|Mux56~19_combout\,
	devoe => ww_devoe,
	o => \dbus_d_o[7]~output_o\);

-- Location: IOOBUF_X0_Y43_N16
\dbus_d_o[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|Mux55~25_combout\,
	devoe => ww_devoe,
	o => \dbus_d_o[8]~output_o\);

-- Location: IOOBUF_X47_Y73_N2
\dbus_d_o[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|Mux54~19_combout\,
	devoe => ww_devoe,
	o => \dbus_d_o[9]~output_o\);

-- Location: IOOBUF_X0_Y44_N23
\dbus_d_o[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|Mux53~19_combout\,
	devoe => ww_devoe,
	o => \dbus_d_o[10]~output_o\);

-- Location: IOOBUF_X45_Y0_N16
\dbus_d_o[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|Mux52~19_combout\,
	devoe => ww_devoe,
	o => \dbus_d_o[11]~output_o\);

-- Location: IOOBUF_X65_Y0_N23
\dbus_d_o[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|Mux51~19_combout\,
	devoe => ww_devoe,
	o => \dbus_d_o[12]~output_o\);

-- Location: IOOBUF_X0_Y51_N16
\dbus_d_o[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|Mux50~19_combout\,
	devoe => ww_devoe,
	o => \dbus_d_o[13]~output_o\);

-- Location: IOOBUF_X40_Y73_N2
\dbus_d_o[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|Mux49~19_combout\,
	devoe => ww_devoe,
	o => \dbus_d_o[14]~output_o\);

-- Location: IOOBUF_X49_Y0_N23
\dbus_d_o[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|Mux48~19_combout\,
	devoe => ww_devoe,
	o => \dbus_d_o[15]~output_o\);

-- Location: IOOBUF_X45_Y73_N2
\dbus_d_o[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|Mux47~19_combout\,
	devoe => ww_devoe,
	o => \dbus_d_o[16]~output_o\);

-- Location: IOOBUF_X72_Y73_N23
\dbus_d_o[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|Mux46~19_combout\,
	devoe => ww_devoe,
	o => \dbus_d_o[17]~output_o\);

-- Location: IOOBUF_X0_Y44_N2
\dbus_d_o[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|Mux45~19_combout\,
	devoe => ww_devoe,
	o => \dbus_d_o[18]~output_o\);

-- Location: IOOBUF_X52_Y0_N23
\dbus_d_o[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|Mux44~19_combout\,
	devoe => ww_devoe,
	o => \dbus_d_o[19]~output_o\);

-- Location: IOOBUF_X58_Y73_N23
\dbus_d_o[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|Mux43~19_combout\,
	devoe => ww_devoe,
	o => \dbus_d_o[20]~output_o\);

-- Location: IOOBUF_X49_Y0_N16
\dbus_d_o[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|Mux42~19_combout\,
	devoe => ww_devoe,
	o => \dbus_d_o[21]~output_o\);

-- Location: IOOBUF_X0_Y35_N9
\dbus_d_o[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|Mux41~19_combout\,
	devoe => ww_devoe,
	o => \dbus_d_o[22]~output_o\);

-- Location: IOOBUF_X52_Y73_N16
\dbus_d_o[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|Mux40~19_combout\,
	devoe => ww_devoe,
	o => \dbus_d_o[23]~output_o\);

-- Location: IOOBUF_X0_Y47_N16
\dbus_d_o[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|Mux39~19_combout\,
	devoe => ww_devoe,
	o => \dbus_d_o[24]~output_o\);

-- Location: IOOBUF_X52_Y73_N2
\dbus_d_o[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|Mux38~19_combout\,
	devoe => ww_devoe,
	o => \dbus_d_o[25]~output_o\);

-- Location: IOOBUF_X54_Y0_N16
\dbus_d_o[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|Mux37~19_combout\,
	devoe => ww_devoe,
	o => \dbus_d_o[26]~output_o\);

-- Location: IOOBUF_X115_Y44_N2
\dbus_d_o[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|Mux36~19_combout\,
	devoe => ww_devoe,
	o => \dbus_d_o[27]~output_o\);

-- Location: IOOBUF_X65_Y0_N2
\dbus_d_o[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|Mux35~19_combout\,
	devoe => ww_devoe,
	o => \dbus_d_o[28]~output_o\);

-- Location: IOOBUF_X65_Y0_N16
\dbus_d_o[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|Mux34~19_combout\,
	devoe => ww_devoe,
	o => \dbus_d_o[29]~output_o\);

-- Location: IOOBUF_X49_Y0_N9
\dbus_d_o[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|Mux33~19_combout\,
	devoe => ww_devoe,
	o => \dbus_d_o[30]~output_o\);

-- Location: IOOBUF_X49_Y73_N16
\dbus_d_o[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \datapath|Mux32~19_combout\,
	devoe => ww_devoe,
	o => \dbus_d_o[31]~output_o\);

-- Location: IOOBUF_X0_Y49_N9
\dbus_we_o~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \controller|dbus_we_o~q\,
	devoe => ww_devoe,
	o => \dbus_we_o~output_o\);

-- Location: IOOBUF_X25_Y73_N16
\int0~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \controller|int0~q\,
	devoe => ww_devoe,
	o => \int0~output_o\);

-- Location: IOIBUF_X0_Y36_N8
\clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G2
\clk~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~inputclkctrl_outclk\);

-- Location: LCCOMB_X47_Y49_N2
\controller|alu_l_sel_o~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|alu_l_sel_o~feeder_combout\ = \controller|Mux12~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|Mux12~0_combout\,
	combout => \controller|alu_l_sel_o~feeder_combout\);

-- Location: IOIBUF_X23_Y73_N22
\ibus_d_i[30]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ibus_d_i(30),
	o => \ibus_d_i[30]~input_o\);

-- Location: IOIBUF_X0_Y36_N15
\resetn~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_resetn,
	o => \resetn~input_o\);

-- Location: CLKCTRL_G4
\resetn~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \resetn~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \resetn~inputclkctrl_outclk\);

-- Location: LCCOMB_X48_Y49_N2
\controller|Mux83~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|Mux83~0_combout\ = (!\controller|state\(1) & !\controller|state\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller|state\(1),
	datac => \controller|state\(0),
	combout => \controller|Mux83~0_combout\);

-- Location: FF_X48_Y49_N3
\controller|insten\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \controller|Mux83~0_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller|insten~q\);

-- Location: FF_X46_Y49_N21
\datapath|inst[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ibus_d_i[30]~input_o\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|insten~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|inst\(30));

-- Location: IOIBUF_X54_Y0_N1
\ibus_d_i[31]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ibus_d_i(31),
	o => \ibus_d_i[31]~input_o\);

-- Location: FF_X46_Y49_N23
\datapath|inst[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ibus_d_i[31]~input_o\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|insten~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|inst\(31));

-- Location: LCCOMB_X46_Y49_N20
\controller|Mux48~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|Mux48~0_combout\ = (!\datapath|inst\(29) & (!\datapath|inst\(30) & !\datapath|inst\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(29),
	datac => \datapath|inst\(30),
	datad => \datapath|inst\(31),
	combout => \controller|Mux48~0_combout\);

-- Location: IOIBUF_X38_Y73_N15
\ibus_d_i[26]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ibus_d_i(26),
	o => \ibus_d_i[26]~input_o\);

-- Location: FF_X46_Y49_N17
\datapath|inst[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ibus_d_i[26]~input_o\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|insten~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|inst\(26));

-- Location: IOIBUF_X0_Y49_N1
\ibus_d_i[27]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ibus_d_i(27),
	o => \ibus_d_i[27]~input_o\);

-- Location: FF_X46_Y49_N27
\datapath|inst[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ibus_d_i[27]~input_o\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|insten~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|inst\(27));

-- Location: LCCOMB_X46_Y49_N16
\controller|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|Equal1~0_combout\ = (!\datapath|inst\(28) & (!\datapath|inst\(26) & !\datapath|inst\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(28),
	datac => \datapath|inst\(26),
	datad => \datapath|inst\(27),
	combout => \controller|Equal1~0_combout\);

-- Location: LCCOMB_X49_Y49_N8
\controller|Mux89~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|Mux89~0_combout\ = (!\controller|state\(0) & (\controller|state\(1) & (\controller|Mux48~0_combout\ & \controller|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|state\(0),
	datab => \controller|state\(1),
	datac => \controller|Mux48~0_combout\,
	datad => \controller|Equal1~0_combout\,
	combout => \controller|Mux89~0_combout\);

-- Location: IOIBUF_X67_Y0_N1
\ibus_d_i[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ibus_d_i(3),
	o => \ibus_d_i[3]~input_o\);

-- Location: FF_X49_Y49_N17
\datapath|inst[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ibus_d_i[3]~input_o\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|insten~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|inst\(3));

-- Location: IOIBUF_X60_Y73_N1
\ibus_d_i[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ibus_d_i(2),
	o => \ibus_d_i[2]~input_o\);

-- Location: FF_X49_Y49_N13
\datapath|inst[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ibus_d_i[2]~input_o\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|insten~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|inst\(2));

-- Location: IOIBUF_X45_Y0_N22
\ibus_d_i[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ibus_d_i(0),
	o => \ibus_d_i[0]~input_o\);

-- Location: FF_X46_Y49_N19
\datapath|inst[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ibus_d_i[0]~input_o\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|insten~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|inst\(0));

-- Location: LCCOMB_X49_Y49_N4
\controller|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|Mux0~0_combout\ = (\datapath|inst\(3) & (!\datapath|inst\(2) & (\datapath|inst\(1) $ (!\datapath|inst\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(1),
	datab => \datapath|inst\(3),
	datac => \datapath|inst\(2),
	datad => \datapath|inst\(0),
	combout => \controller|Mux0~0_combout\);

-- Location: IOIBUF_X81_Y73_N1
\ibus_d_i[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ibus_d_i(4),
	o => \ibus_d_i[4]~input_o\);

-- Location: FF_X49_Y49_N19
\datapath|inst[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ibus_d_i[4]~input_o\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|insten~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|inst\(4));

-- Location: LCCOMB_X49_Y49_N2
\controller|Mux89~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|Mux89~1_combout\ = (!\datapath|inst\(5) & (\controller|Mux89~0_combout\ & (\controller|Mux0~0_combout\ & \datapath|inst\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(5),
	datab => \controller|Mux89~0_combout\,
	datac => \controller|Mux0~0_combout\,
	datad => \datapath|inst\(4),
	combout => \controller|Mux89~1_combout\);

-- Location: FF_X49_Y49_N3
\controller|mdu_start\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \controller|Mux89~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller|mdu_start~q\);

-- Location: LCCOMB_X42_Y43_N16
\datapath|mdu|busy~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|busy~0_combout\ = (\datapath|mdu|busy~q\ & (!\datapath|mdu|Equal0~1_combout\)) # (!\datapath|mdu|busy~q\ & ((\controller|mdu_start~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|Equal0~1_combout\,
	datac => \datapath|mdu|busy~q\,
	datad => \controller|mdu_start~q\,
	combout => \datapath|mdu|busy~0_combout\);

-- Location: FF_X42_Y43_N17
\datapath|mdu|busy\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|busy~0_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|busy~q\);

-- Location: LCCOMB_X45_Y43_N22
\datapath|mdu|ctr[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|ctr[0]~5_combout\ = \datapath|mdu|ctr\(0) $ (VCC)
-- \datapath|mdu|ctr[0]~6\ = CARRY(\datapath|mdu|ctr\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|ctr\(0),
	datad => VCC,
	combout => \datapath|mdu|ctr[0]~5_combout\,
	cout => \datapath|mdu|ctr[0]~6\);

-- Location: LCCOMB_X45_Y43_N24
\datapath|mdu|ctr[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|ctr[1]~8_combout\ = (\datapath|mdu|ctr\(1) & (\datapath|mdu|ctr[0]~6\ & VCC)) # (!\datapath|mdu|ctr\(1) & (!\datapath|mdu|ctr[0]~6\))
-- \datapath|mdu|ctr[1]~9\ = CARRY((!\datapath|mdu|ctr\(1) & !\datapath|mdu|ctr[0]~6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|ctr\(1),
	datad => VCC,
	cin => \datapath|mdu|ctr[0]~6\,
	combout => \datapath|mdu|ctr[1]~8_combout\,
	cout => \datapath|mdu|ctr[1]~9\);

-- Location: IOIBUF_X58_Y0_N1
\ibus_d_i[19]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ibus_d_i(19),
	o => \ibus_d_i[19]~input_o\);

-- Location: FF_X59_Y48_N9
\datapath|inst[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ibus_d_i[19]~input_o\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|insten~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|inst\(19));

-- Location: IOIBUF_X65_Y73_N15
\ibus_d_i[20]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ibus_d_i(20),
	o => \ibus_d_i[20]~input_o\);

-- Location: FF_X57_Y43_N17
\datapath|inst[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ibus_d_i[20]~input_o\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|insten~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|inst\(20));

-- Location: LCCOMB_X57_Y43_N16
\datapath|Mux61~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux61~4_combout\ = (\datapath|inst\(19) & !\datapath|inst\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|inst\(19),
	datac => \datapath|inst\(20),
	combout => \datapath|Mux61~4_combout\);

-- Location: IOIBUF_X83_Y73_N15
\ibus_d_i[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ibus_d_i(16),
	o => \ibus_d_i[16]~input_o\);

-- Location: FF_X55_Y47_N11
\datapath|inst[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ibus_d_i[16]~input_o\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|insten~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|inst\(16));

-- Location: IOIBUF_X18_Y73_N22
\ibus_d_i[28]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ibus_d_i(28),
	o => \ibus_d_i[28]~input_o\);

-- Location: FF_X46_Y49_N7
\datapath|inst[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ibus_d_i[28]~input_o\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|insten~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|inst\(28));

-- Location: LCCOMB_X47_Y49_N24
\controller|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|Mux13~0_combout\ = (\datapath|inst\(29)) # ((\datapath|inst\(28)) # (\datapath|inst\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(29),
	datab => \datapath|inst\(28),
	datad => \datapath|inst\(27),
	combout => \controller|Mux13~0_combout\);

-- Location: FF_X47_Y49_N25
\controller|alu_r_sel_o\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \controller|Mux13~0_combout\,
	asdata => VCC,
	sload => \controller|state\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller|alu_r_sel_o~q\);

-- Location: LCCOMB_X46_Y44_N28
\datapath|Selector36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector36~0_combout\ = (\controller|alu_r_sel_o~q\ & (\controller|ctrl_data_o\(27))) # (!\controller|alu_r_sel_o~q\ & ((\datapath|Mux36~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_data_o\(27),
	datac => \controller|alu_r_sel_o~q\,
	datad => \datapath|Mux36~19_combout\,
	combout => \datapath|Selector36~0_combout\);

-- Location: IOIBUF_X60_Y73_N22
\ibus_d_i[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ibus_d_i(1),
	o => \ibus_d_i[1]~input_o\);

-- Location: FF_X49_Y49_N23
\datapath|inst[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ibus_d_i[1]~input_o\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|insten~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|inst\(1));

-- Location: LCCOMB_X48_Y49_N8
\controller|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|Mux10~0_combout\ = (\datapath|inst\(29) & (\datapath|inst\(28) & ((\datapath|inst\(27))))) # (!\datapath|inst\(29) & (!\datapath|inst\(28) & (\datapath|inst\(1) & !\datapath|inst\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(29),
	datab => \datapath|inst\(28),
	datac => \datapath|inst\(1),
	datad => \datapath|inst\(27),
	combout => \controller|Mux10~0_combout\);

-- Location: FF_X48_Y49_N9
\controller|alu_func_sel_o[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \controller|Mux10~0_combout\,
	sclr => \controller|state\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller|alu_func_sel_o\(1));

-- Location: LCCOMB_X47_Y49_N0
\controller|alu_func_sel_o~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|alu_func_sel_o~3_combout\ = (\datapath|inst\(29) & (((\datapath|inst\(28))))) # (!\datapath|inst\(29) & (!\datapath|inst\(28) & ((\datapath|inst\(27)) # (\datapath|inst\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(29),
	datab => \datapath|inst\(27),
	datac => \datapath|inst\(28),
	datad => \datapath|inst\(2),
	combout => \controller|alu_func_sel_o~3_combout\);

-- Location: LCCOMB_X47_Y49_N26
\controller|Mux51~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|Mux51~0_combout\ = (\controller|Mux48~0_combout\ & (!\datapath|inst\(26) & (!\datapath|inst\(28) & \datapath|inst\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|Mux48~0_combout\,
	datab => \datapath|inst\(26),
	datac => \datapath|inst\(28),
	datad => \datapath|inst\(27),
	combout => \controller|Mux51~0_combout\);

-- Location: LCCOMB_X47_Y49_N14
\controller|alu_func_sel_o~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|alu_func_sel_o~5_combout\ = (\controller|state\(0) & (((\controller|Mux51~0_combout\)))) # (!\controller|state\(0) & (\controller|alu_func_sel_o~3_combout\ & ((!\datapath|inst\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|state\(0),
	datab => \controller|alu_func_sel_o~3_combout\,
	datac => \controller|Mux51~0_combout\,
	datad => \datapath|inst\(31),
	combout => \controller|alu_func_sel_o~5_combout\);

-- Location: FF_X47_Y49_N15
\controller|alu_func_sel_o[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \controller|alu_func_sel_o~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller|alu_func_sel_o\(2));

-- Location: LCCOMB_X47_Y49_N4
\controller|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|Mux11~0_combout\ = (!\datapath|inst\(27) & ((\datapath|inst\(29) & (\datapath|inst\(26))) # (!\datapath|inst\(29) & ((\datapath|inst\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(29),
	datab => \datapath|inst\(26),
	datac => \datapath|inst\(0),
	datad => \datapath|inst\(27),
	combout => \controller|Mux11~0_combout\);

-- Location: LCCOMB_X47_Y49_N28
\controller|alu_func_sel_o[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|alu_func_sel_o[0]~0_combout\ = (\datapath|inst\(28) & (\controller|Mux11~1_combout\)) # (!\datapath|inst\(28) & ((\controller|Mux11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|Mux11~1_combout\,
	datab => \datapath|inst\(28),
	datad => \controller|Mux11~0_combout\,
	combout => \controller|alu_func_sel_o[0]~0_combout\);

-- Location: FF_X47_Y49_N29
\controller|alu_func_sel_o[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \controller|alu_func_sel_o[0]~0_combout\,
	asdata => \controller|Mux51~0_combout\,
	sload => \controller|state\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller|alu_func_sel_o\(0));

-- Location: LCCOMB_X47_Y49_N8
\datapath|alu|Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux27~0_combout\ = (\controller|alu_func_sel_o\(2) & ((\controller|alu_func_sel_o\(1)) # (\controller|alu_func_sel_o\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller|alu_func_sel_o\(1),
	datac => \controller|alu_func_sel_o\(2),
	datad => \controller|alu_func_sel_o\(0),
	combout => \datapath|alu|Mux27~0_combout\);

-- Location: LCCOMB_X48_Y49_N28
\controller|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|Mux8~0_combout\ = (!\datapath|inst\(30) & ((\datapath|inst\(26) & (\datapath|inst\(28) & \datapath|inst\(27))) # (!\datapath|inst\(26) & (\datapath|inst\(28) $ (\datapath|inst\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(26),
	datab => \datapath|inst\(30),
	datac => \datapath|inst\(28),
	datad => \datapath|inst\(27),
	combout => \controller|Mux8~0_combout\);

-- Location: LCCOMB_X48_Y49_N30
\controller|Mux87~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|Mux87~0_combout\ = (!\datapath|inst\(29) & (!\datapath|inst\(31) & (!\controller|state\(0) & \controller|Mux8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(29),
	datab => \datapath|inst\(31),
	datac => \controller|state\(0),
	datad => \controller|Mux8~0_combout\,
	combout => \controller|Mux87~0_combout\);

-- Location: LCCOMB_X48_Y49_N4
\controller|Mux87~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|Mux87~1_combout\ = (\controller|state\(1) & ((\controller|Mux87~0_combout\) # ((\controller|state\(0) & \controller|Mux50~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|state\(0),
	datab => \controller|state\(1),
	datac => \controller|Mux87~0_combout\,
	datad => \controller|Mux50~1_combout\,
	combout => \controller|Mux87~1_combout\);

-- Location: FF_X48_Y49_N5
\controller|pgcen\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \controller|Mux87~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller|pgcen~q\);

-- Location: FF_X49_Y45_N9
\datapath|pgc[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|alu|Mux5~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|pgcen~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pgc\(27));

-- Location: IOIBUF_X65_Y73_N22
\ibus_d_i[24]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ibus_d_i(24),
	o => \ibus_d_i[24]~input_o\);

-- Location: FF_X59_Y48_N19
\datapath|inst[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ibus_d_i[24]~input_o\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|insten~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|inst\(24));

-- Location: LCCOMB_X58_Y46_N20
\datapath|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux7~1_combout\ = (!\datapath|inst\(25) & \datapath|inst\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(25),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux7~1_combout\);

-- Location: IOIBUF_X0_Y52_N22
\ibus_d_i[25]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ibus_d_i(25),
	o => \ibus_d_i[25]~input_o\);

-- Location: FF_X49_Y48_N27
\datapath|inst[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ibus_d_i[25]~input_o\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|insten~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|inst\(25));

-- Location: LCCOMB_X49_Y48_N26
\datapath|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux7~0_combout\ = (\datapath|inst\(25)) # ((\datapath|inst\(23) & \datapath|inst\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(23),
	datac => \datapath|inst\(25),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux7~0_combout\);

-- Location: IOIBUF_X62_Y73_N15
\ibus_d_i[21]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ibus_d_i(21),
	o => \ibus_d_i[21]~input_o\);

-- Location: FF_X55_Y47_N31
\datapath|inst[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ibus_d_i[21]~input_o\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|insten~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|inst\(21));

-- Location: IOIBUF_X67_Y73_N1
\ibus_d_i[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ibus_d_i(17),
	o => \ibus_d_i[17]~input_o\);

-- Location: FF_X55_Y47_N17
\datapath|inst[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ibus_d_i[17]~input_o\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|insten~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|inst\(17));

-- Location: LCCOMB_X48_Y47_N28
\datapath|Decoder0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Decoder0~11_combout\ = (\controller|ten~q\ & (!\datapath|inst\(17) & (\datapath|inst\(20) & !\datapath|inst\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ten~q\,
	datab => \datapath|inst\(17),
	datac => \datapath|inst\(20),
	datad => \datapath|inst\(19),
	combout => \datapath|Decoder0~11_combout\);

-- Location: IOIBUF_X54_Y73_N8
\ibus_d_i[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ibus_d_i(12),
	o => \ibus_d_i[12]~input_o\);

-- Location: FF_X46_Y49_N29
\datapath|inst[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ibus_d_i[12]~input_o\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|insten~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|inst\(12));

-- Location: IOIBUF_X0_Y31_N15
\ibus_d_i[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ibus_d_i(14),
	o => \ibus_d_i[14]~input_o\);

-- Location: FF_X46_Y49_N11
\datapath|inst[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ibus_d_i[14]~input_o\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|insten~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|inst\(14));

-- Location: LCCOMB_X46_Y49_N28
\datapath|Decoder1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Decoder1~4_combout\ = (!\datapath|inst\(12) & !\datapath|inst\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath|inst\(12),
	datad => \datapath|inst\(14),
	combout => \datapath|Decoder1~4_combout\);

-- Location: LCCOMB_X48_Y47_N20
\datapath|Decoder0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Decoder0~9_combout\ = (!\datapath|inst\(18) & \datapath|inst\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datad => \datapath|inst\(16),
	combout => \datapath|Decoder0~9_combout\);

-- Location: LCCOMB_X48_Y47_N30
\datapath|reg_en[17]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|reg_en\(17) = (\datapath|Decoder1~7_combout\ & ((\datapath|Decoder1~4_combout\) # ((\datapath|Decoder0~11_combout\ & \datapath|Decoder0~9_combout\)))) # (!\datapath|Decoder1~7_combout\ & (\datapath|Decoder0~11_combout\ & 
-- ((\datapath|Decoder0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Decoder1~7_combout\,
	datab => \datapath|Decoder0~11_combout\,
	datac => \datapath|Decoder1~4_combout\,
	datad => \datapath|Decoder0~9_combout\,
	combout => \datapath|reg_en\(17));

-- Location: FF_X53_Y46_N25
\datapath|reg17[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[27]~85_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg17\(27));

-- Location: LCCOMB_X54_Y44_N26
\datapath|Decoder1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Decoder1~6_combout\ = (!\datapath|inst\(12) & \datapath|inst\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath|inst\(12),
	datad => \datapath|inst\(14),
	combout => \datapath|Decoder1~6_combout\);

-- Location: LCCOMB_X48_Y47_N8
\datapath|Decoder0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Decoder0~10_combout\ = (\controller|ten~q\ & (!\datapath|inst\(17) & (\datapath|inst\(20) & \datapath|inst\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ten~q\,
	datab => \datapath|inst\(17),
	datac => \datapath|inst\(20),
	datad => \datapath|inst\(19),
	combout => \datapath|Decoder0~10_combout\);

-- Location: LCCOMB_X48_Y47_N26
\datapath|reg_en[25]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|reg_en\(25) = (\datapath|Decoder1~7_combout\ & ((\datapath|Decoder1~6_combout\) # ((\datapath|Decoder0~10_combout\ & \datapath|Decoder0~9_combout\)))) # (!\datapath|Decoder1~7_combout\ & (((\datapath|Decoder0~10_combout\ & 
-- \datapath|Decoder0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Decoder1~7_combout\,
	datab => \datapath|Decoder1~6_combout\,
	datac => \datapath|Decoder0~10_combout\,
	datad => \datapath|Decoder0~9_combout\,
	combout => \datapath|reg_en\(25));

-- Location: FF_X52_Y46_N21
\datapath|reg25[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[27]~85_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg25\(27));

-- Location: LCCOMB_X52_Y46_N20
\datapath|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux4~2_combout\ = (\datapath|inst\(23) & (((\datapath|inst\(24))))) # (!\datapath|inst\(23) & ((\datapath|inst\(24) & ((\datapath|reg25\(27)))) # (!\datapath|inst\(24) & (\datapath|reg17\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(23),
	datab => \datapath|reg17\(27),
	datac => \datapath|reg25\(27),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux4~2_combout\);

-- Location: IOIBUF_X67_Y73_N8
\ibus_d_i[18]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ibus_d_i(18),
	o => \ibus_d_i[18]~input_o\);

-- Location: FF_X59_Y48_N27
\datapath|inst[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ibus_d_i[18]~input_o\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|insten~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|inst\(18));

-- Location: LCCOMB_X54_Y43_N0
\datapath|Decoder0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Decoder0~7_combout\ = (\datapath|inst\(18) & !\datapath|inst\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath|inst\(18),
	datad => \datapath|inst\(17),
	combout => \datapath|Decoder0~7_combout\);

-- Location: IOIBUF_X74_Y73_N15
\ibus_d_i[29]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ibus_d_i(29),
	o => \ibus_d_i[29]~input_o\);

-- Location: FF_X46_Y49_N9
\datapath|inst[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ibus_d_i[29]~input_o\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|insten~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|inst\(29));

-- Location: LCCOMB_X47_Y49_N20
\controller|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|Mux13~1_combout\ = (!\datapath|inst\(28) & !\datapath|inst\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath|inst\(28),
	datad => \datapath|inst\(29),
	combout => \controller|Mux13~1_combout\);

-- Location: LCCOMB_X48_Y49_N0
\controller|Mux86~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|Mux86~2_combout\ = (\controller|Mux84~0_combout\ & (\datapath|inst\(27) & (\controller|state\(0) & \controller|Mux13~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|Mux84~0_combout\,
	datab => \datapath|inst\(27),
	datac => \controller|state\(0),
	datad => \controller|Mux13~1_combout\,
	combout => \controller|Mux86~2_combout\);

-- Location: LCCOMB_X48_Y49_N18
\controller|Mux86~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|Mux86~3_combout\ = (\datapath|inst\(29) & ((\datapath|inst\(26) & (\datapath|inst\(28))) # (!\datapath|inst\(26) & ((!\datapath|inst\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(29),
	datab => \datapath|inst\(26),
	datac => \datapath|inst\(28),
	datad => \datapath|inst\(27),
	combout => \controller|Mux86~3_combout\);

-- Location: LCCOMB_X49_Y48_N6
\controller|alu_func_sel_o~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|alu_func_sel_o~4_combout\ = (!\datapath|inst\(31) & !\controller|state\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath|inst\(31),
	datad => \controller|state\(0),
	combout => \controller|alu_func_sel_o~4_combout\);

-- Location: LCCOMB_X48_Y49_N24
\controller|Mux86~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|Mux86~4_combout\ = (\controller|Mux86~0_combout\ & ((\controller|Mux86~2_combout\) # ((\controller|Mux86~3_combout\ & \controller|alu_func_sel_o~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|Mux86~0_combout\,
	datab => \controller|Mux86~2_combout\,
	datac => \controller|Mux86~3_combout\,
	datad => \controller|alu_func_sel_o~4_combout\,
	combout => \controller|Mux86~4_combout\);

-- Location: FF_X48_Y49_N25
\controller|ten\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \controller|Mux86~4_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller|ten~q\);

-- Location: LCCOMB_X54_Y44_N30
\datapath|Decoder0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Decoder0~8_combout\ = (\datapath|inst\(16) & (\controller|ten~q\ & (\datapath|inst\(20) & !\datapath|inst\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \controller|ten~q\,
	datac => \datapath|inst\(20),
	datad => \datapath|inst\(19),
	combout => \datapath|Decoder0~8_combout\);

-- Location: LCCOMB_X54_Y44_N16
\datapath|reg_en[21]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|reg_en\(21) = (\datapath|Decoder1~5_combout\ & ((\datapath|Decoder1~4_combout\) # ((\datapath|Decoder0~7_combout\ & \datapath|Decoder0~8_combout\)))) # (!\datapath|Decoder1~5_combout\ & (\datapath|Decoder0~7_combout\ & 
-- (\datapath|Decoder0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Decoder1~5_combout\,
	datab => \datapath|Decoder0~7_combout\,
	datac => \datapath|Decoder0~8_combout\,
	datad => \datapath|Decoder1~4_combout\,
	combout => \datapath|reg_en\(21));

-- Location: FF_X53_Y44_N25
\datapath|reg21[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[27]~85_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg21\(27));

-- Location: LCCOMB_X49_Y49_N14
\controller|Mux85~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|Mux85~2_combout\ = (\controller|Mux85~1_combout\ & (!\datapath|inst\(3) & \controller|Mux89~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|Mux85~1_combout\,
	datab => \datapath|inst\(3),
	datad => \controller|Mux89~0_combout\,
	combout => \controller|Mux85~2_combout\);

-- Location: FF_X49_Y49_N15
\controller|den\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \controller|Mux85~2_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller|den~q\);

-- Location: IOIBUF_X0_Y48_N8
\ibus_d_i[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ibus_d_i(11),
	o => \ibus_d_i[11]~input_o\);

-- Location: FF_X49_Y48_N23
\datapath|inst[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ibus_d_i[11]~input_o\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|insten~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|inst\(11));

-- Location: IOIBUF_X67_Y0_N8
\ibus_d_i[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ibus_d_i(13),
	o => \ibus_d_i[13]~input_o\);

-- Location: FF_X49_Y48_N1
\datapath|inst[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ibus_d_i[13]~input_o\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|insten~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|inst\(13));

-- Location: LCCOMB_X55_Y42_N20
\datapath|Decoder1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Decoder1~5_combout\ = (\datapath|inst\(15) & (\controller|den~q\ & (\datapath|inst\(11) & \datapath|inst\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(15),
	datab => \controller|den~q\,
	datac => \datapath|inst\(11),
	datad => \datapath|inst\(13),
	combout => \datapath|Decoder1~5_combout\);

-- Location: LCCOMB_X54_Y44_N0
\datapath|reg_en[29]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|reg_en\(29) = (\datapath|Decoder0~13_combout\ & (((\datapath|Decoder1~6_combout\ & \datapath|Decoder1~5_combout\)) # (!\datapath|inst\(17)))) # (!\datapath|Decoder0~13_combout\ & (((\datapath|Decoder1~6_combout\ & 
-- \datapath|Decoder1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Decoder0~13_combout\,
	datab => \datapath|inst\(17),
	datac => \datapath|Decoder1~6_combout\,
	datad => \datapath|Decoder1~5_combout\,
	combout => \datapath|reg_en\(29));

-- Location: FF_X53_Y44_N3
\datapath|reg29[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[27]~85_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg29\(27));

-- Location: LCCOMB_X53_Y44_N24
\datapath|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux4~3_combout\ = (\datapath|inst\(23) & ((\datapath|Mux4~2_combout\ & ((\datapath|reg29\(27)))) # (!\datapath|Mux4~2_combout\ & (\datapath|reg21\(27))))) # (!\datapath|inst\(23) & (\datapath|Mux4~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(23),
	datab => \datapath|Mux4~2_combout\,
	datac => \datapath|reg21\(27),
	datad => \datapath|reg29\(27),
	combout => \datapath|Mux4~3_combout\);

-- Location: IOIBUF_X83_Y73_N22
\ibus_d_i[22]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ibus_d_i(22),
	o => \ibus_d_i[22]~input_o\);

-- Location: FF_X55_Y47_N29
\datapath|inst[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ibus_d_i[22]~input_o\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|insten~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|inst\(22));

-- Location: IOIBUF_X58_Y73_N1
\ibus_d_i[23]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ibus_d_i(23),
	o => \ibus_d_i[23]~input_o\);

-- Location: FF_X55_Y49_N27
\datapath|inst[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ibus_d_i[23]~input_o\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|insten~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|inst\(23));

-- Location: LCCOMB_X48_Y47_N0
\datapath|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Decoder0~0_combout\ = (!\datapath|inst\(18) & !\datapath|inst\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datad => \datapath|inst\(16),
	combout => \datapath|Decoder0~0_combout\);

-- Location: LCCOMB_X48_Y47_N2
\datapath|Decoder1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Decoder1~1_combout\ = (\datapath|inst\(15) & (!\datapath|inst\(13) & (\controller|den~q\ & !\datapath|inst\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(15),
	datab => \datapath|inst\(13),
	datac => \controller|den~q\,
	datad => \datapath|inst\(11),
	combout => \datapath|Decoder1~1_combout\);

-- Location: LCCOMB_X48_Y47_N24
\datapath|reg_en[24]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|reg_en\(24) = (\datapath|Decoder1~6_combout\ & ((\datapath|Decoder1~1_combout\) # ((\datapath|Decoder0~0_combout\ & \datapath|Decoder0~10_combout\)))) # (!\datapath|Decoder1~6_combout\ & (\datapath|Decoder0~0_combout\ & 
-- (\datapath|Decoder0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Decoder1~6_combout\,
	datab => \datapath|Decoder0~0_combout\,
	datac => \datapath|Decoder0~10_combout\,
	datad => \datapath|Decoder1~1_combout\,
	combout => \datapath|reg_en\(24));

-- Location: FF_X60_Y47_N25
\datapath|reg24[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[27]~85_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg24\(27));

-- Location: LCCOMB_X60_Y47_N24
\datapath|Mux4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux4~6_combout\ = (\datapath|inst\(23) & (((\datapath|inst\(24))))) # (!\datapath|inst\(23) & ((\datapath|inst\(24) & ((\datapath|reg24\(27)))) # (!\datapath|inst\(24) & (\datapath|reg16\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg16\(27),
	datab => \datapath|inst\(23),
	datac => \datapath|reg24\(27),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux4~6_combout\);

-- Location: LCCOMB_X54_Y44_N18
\datapath|Decoder0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Decoder0~15_combout\ = (\datapath|Decoder0~14_combout\ & (\datapath|inst\(18) & (\datapath|inst\(20) & \controller|ten~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Decoder0~14_combout\,
	datab => \datapath|inst\(18),
	datac => \datapath|inst\(20),
	datad => \controller|ten~q\,
	combout => \datapath|Decoder0~15_combout\);

-- Location: LCCOMB_X54_Y44_N14
\datapath|reg_en[20]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|reg_en\(20) = (\datapath|Decoder0~15_combout\) # ((\datapath|Decoder1~3_combout\ & (!\datapath|inst\(14) & !\datapath|inst\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Decoder1~3_combout\,
	datab => \datapath|inst\(14),
	datac => \datapath|inst\(12),
	datad => \datapath|Decoder0~15_combout\,
	combout => \datapath|reg_en\(20));

-- Location: FF_X52_Y47_N17
\datapath|reg20[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[27]~85_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg20\(27));

-- Location: LCCOMB_X52_Y47_N16
\datapath|Mux4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux4~7_combout\ = (\datapath|Mux4~6_combout\ & ((\datapath|reg28\(27)) # ((!\datapath|inst\(23))))) # (!\datapath|Mux4~6_combout\ & (((\datapath|reg20\(27) & \datapath|inst\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg28\(27),
	datab => \datapath|Mux4~6_combout\,
	datac => \datapath|reg20\(27),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux4~7_combout\);

-- Location: LCCOMB_X52_Y45_N0
\datapath|Mux4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux4~8_combout\ = (\datapath|inst\(22) & ((\datapath|Mux4~5_combout\) # ((\datapath|inst\(21))))) # (!\datapath|inst\(22) & (((\datapath|Mux4~7_combout\ & !\datapath|inst\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux4~5_combout\,
	datab => \datapath|inst\(22),
	datac => \datapath|Mux4~7_combout\,
	datad => \datapath|inst\(21),
	combout => \datapath|Mux4~8_combout\);

-- Location: LCCOMB_X52_Y45_N18
\datapath|Mux4~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux4~11_combout\ = (\datapath|inst\(21) & ((\datapath|Mux4~8_combout\ & (\datapath|Mux4~10_combout\)) # (!\datapath|Mux4~8_combout\ & ((\datapath|Mux4~3_combout\))))) # (!\datapath|inst\(21) & (((\datapath|Mux4~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux4~10_combout\,
	datab => \datapath|inst\(21),
	datac => \datapath|Mux4~3_combout\,
	datad => \datapath|Mux4~8_combout\,
	combout => \datapath|Mux4~11_combout\);

-- Location: LCCOMB_X52_Y45_N4
\datapath|Mux4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux4~16_combout\ = (\datapath|Mux7~1_combout\ & (((\datapath|Mux7~0_combout\)))) # (!\datapath|Mux7~1_combout\ & ((\datapath|Mux7~0_combout\ & ((\datapath|Mux4~11_combout\))) # (!\datapath|Mux7~0_combout\ & (\datapath|Mux4~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux4~15_combout\,
	datab => \datapath|Mux7~1_combout\,
	datac => \datapath|Mux7~0_combout\,
	datad => \datapath|Mux4~11_combout\,
	combout => \datapath|Mux4~16_combout\);

-- Location: LCCOMB_X49_Y48_N0
\datapath|Decoder1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Decoder1~10_combout\ = (\datapath|inst\(11) & (!\datapath|inst\(13) & \controller|den~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(11),
	datac => \datapath|inst\(13),
	datad => \controller|den~q\,
	combout => \datapath|Decoder1~10_combout\);

-- Location: LCCOMB_X56_Y49_N30
\datapath|Decoder0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Decoder0~27_combout\ = (!\datapath|inst\(17) & (\controller|ten~q\ & \datapath|inst\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(17),
	datac => \controller|ten~q\,
	datad => \datapath|inst\(19),
	combout => \datapath|Decoder0~27_combout\);

-- Location: IOIBUF_X0_Y50_N22
\ibus_d_i[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ibus_d_i(15),
	o => \ibus_d_i[15]~input_o\);

-- Location: FF_X49_Y48_N21
\datapath|inst[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ibus_d_i[15]~input_o\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|insten~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|inst\(15));

-- Location: LCCOMB_X55_Y42_N6
\datapath|Decoder1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Decoder1~16_combout\ = (\datapath|inst\(14) & (!\datapath|inst\(15) & !\datapath|inst\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|inst\(14),
	datac => \datapath|inst\(15),
	datad => \datapath|inst\(12),
	combout => \datapath|Decoder1~16_combout\);

-- Location: LCCOMB_X54_Y42_N14
\datapath|reg_en[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|reg_en\(9) = (\datapath|Decoder0~20_combout\ & ((\datapath|Decoder0~27_combout\) # ((\datapath|Decoder1~10_combout\ & \datapath|Decoder1~16_combout\)))) # (!\datapath|Decoder0~20_combout\ & (\datapath|Decoder1~10_combout\ & 
-- ((\datapath|Decoder1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Decoder0~20_combout\,
	datab => \datapath|Decoder1~10_combout\,
	datac => \datapath|Decoder0~27_combout\,
	datad => \datapath|Decoder1~16_combout\,
	combout => \datapath|reg_en\(9));

-- Location: FF_X57_Y40_N31
\datapath|reg9[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[27]~85_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg9\(27));

-- Location: LCCOMB_X55_Y42_N0
\datapath|Decoder1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Decoder1~12_combout\ = (!\datapath|inst\(11) & (\controller|den~q\ & !\datapath|inst\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|inst\(11),
	datac => \controller|den~q\,
	datad => \datapath|inst\(13),
	combout => \datapath|Decoder1~12_combout\);

-- Location: LCCOMB_X54_Y44_N20
\datapath|Decoder0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Decoder0~12_combout\ = (\datapath|inst\(19) & \controller|ten~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datad => \controller|ten~q\,
	combout => \datapath|Decoder0~12_combout\);

-- Location: LCCOMB_X55_Y42_N18
\datapath|Decoder0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Decoder0~28_combout\ = (!\datapath|inst\(16) & (!\datapath|inst\(20) & (!\datapath|inst\(18) & \datapath|Decoder0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(20),
	datac => \datapath|inst\(18),
	datad => \datapath|Decoder0~12_combout\,
	combout => \datapath|Decoder0~28_combout\);

-- Location: LCCOMB_X55_Y42_N14
\datapath|reg_en[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|reg_en\(8) = (\datapath|Decoder1~16_combout\ & ((\datapath|Decoder1~12_combout\) # ((!\datapath|inst\(17) & \datapath|Decoder0~28_combout\)))) # (!\datapath|Decoder1~16_combout\ & (((!\datapath|inst\(17) & \datapath|Decoder0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Decoder1~16_combout\,
	datab => \datapath|Decoder1~12_combout\,
	datac => \datapath|inst\(17),
	datad => \datapath|Decoder0~28_combout\,
	combout => \datapath|reg_en\(8));

-- Location: FF_X57_Y41_N23
\datapath|reg8[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[27]~85_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg8\(27));

-- Location: LCCOMB_X57_Y40_N30
\datapath|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux4~0_combout\ = (\datapath|inst\(21) & ((\datapath|inst\(22)) # ((\datapath|reg9\(27))))) # (!\datapath|inst\(21) & (!\datapath|inst\(22) & ((\datapath|reg8\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|inst\(22),
	datac => \datapath|reg9\(27),
	datad => \datapath|reg8\(27),
	combout => \datapath|Mux4~0_combout\);

-- Location: LCCOMB_X54_Y42_N0
\datapath|Decoder1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Decoder1~18_combout\ = (\datapath|inst\(14) & (!\datapath|inst\(15) & (\datapath|Decoder1~10_combout\ & \datapath|inst\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(14),
	datab => \datapath|inst\(15),
	datac => \datapath|Decoder1~10_combout\,
	datad => \datapath|inst\(12),
	combout => \datapath|Decoder1~18_combout\);

-- Location: LCCOMB_X54_Y42_N18
\datapath|reg_en[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|reg_en\(11) = (\datapath|Decoder1~18_combout\) # ((\datapath|Decoder0~20_combout\ & (\datapath|inst\(17) & \datapath|Decoder0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Decoder0~20_combout\,
	datab => \datapath|Decoder1~18_combout\,
	datac => \datapath|inst\(17),
	datad => \datapath|Decoder0~12_combout\,
	combout => \datapath|reg_en\(11));

-- Location: FF_X56_Y40_N31
\datapath|reg11[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[27]~85_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg11\(27));

-- Location: LCCOMB_X56_Y40_N30
\datapath|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux4~1_combout\ = (\datapath|Mux4~0_combout\ & (((\datapath|reg11\(27)) # (!\datapath|inst\(22))))) # (!\datapath|Mux4~0_combout\ & (\datapath|reg10\(27) & ((\datapath|inst\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg10\(27),
	datab => \datapath|Mux4~0_combout\,
	datac => \datapath|reg11\(27),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux4~1_combout\);

-- Location: LCCOMB_X52_Y45_N8
\datapath|Mux4~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux4~19_combout\ = (\datapath|Mux7~1_combout\ & ((\datapath|Mux4~16_combout\ & (\datapath|Mux4~18_combout\)) # (!\datapath|Mux4~16_combout\ & ((\datapath|Mux4~1_combout\))))) # (!\datapath|Mux7~1_combout\ & (((\datapath|Mux4~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux4~18_combout\,
	datab => \datapath|Mux7~1_combout\,
	datac => \datapath|Mux4~16_combout\,
	datad => \datapath|Mux4~1_combout\,
	combout => \datapath|Mux4~19_combout\);

-- Location: LCCOMB_X49_Y45_N8
\datapath|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector4~0_combout\ = (\controller|alu_l_sel_o~q\ & (\datapath|pgc\(27))) # (!\controller|alu_l_sel_o~q\ & ((\datapath|Mux4~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|alu_l_sel_o~q\,
	datac => \datapath|pgc\(27),
	datad => \datapath|Mux4~19_combout\,
	combout => \datapath|Selector4~0_combout\);

-- Location: LCCOMB_X46_Y44_N14
\datapath|alu|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux5~0_combout\ = (\datapath|alu|Mux27~1_combout\ & (((\datapath|alu|Mux27~0_combout\)))) # (!\datapath|alu|Mux27~1_combout\ & ((\datapath|Selector36~0_combout\ & ((\datapath|alu|Mux27~0_combout\) # (\datapath|Selector4~0_combout\))) # 
-- (!\datapath|Selector36~0_combout\ & (\datapath|alu|Mux27~0_combout\ & \datapath|Selector4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Mux27~1_combout\,
	datab => \datapath|Selector36~0_combout\,
	datac => \datapath|alu|Mux27~0_combout\,
	datad => \datapath|Selector4~0_combout\,
	combout => \datapath|alu|Mux5~0_combout\);

-- Location: LCCOMB_X46_Y44_N18
\datapath|alu|Add0~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~83_combout\ = \controller|alu_func_sel_o\(1) $ (((\controller|alu_r_sel_o~q\ & (\controller|ctrl_data_o\(27))) # (!\controller|alu_r_sel_o~q\ & ((\datapath|Mux36~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_data_o\(27),
	datab => \controller|alu_func_sel_o\(1),
	datac => \controller|alu_r_sel_o~q\,
	datad => \datapath|Mux36~19_combout\,
	combout => \datapath|alu|Add0~83_combout\);

-- Location: LCCOMB_X52_Y42_N24
\datapath|Mux61~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux61~0_combout\ = (\datapath|inst\(20)) # ((\datapath|inst\(19) & \datapath|inst\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(20),
	datab => \datapath|inst\(19),
	datad => \datapath|inst\(18),
	combout => \datapath|Mux61~0_combout\);

-- Location: FF_X45_Y47_N3
\controller|tsrc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \controller|state\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller|tsrc\(1));

-- Location: IOIBUF_X54_Y73_N1
\ibus_d_i[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ibus_d_i(5),
	o => \ibus_d_i[5]~input_o\);

-- Location: FF_X49_Y49_N27
\datapath|inst[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ibus_d_i[5]~input_o\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|insten~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|inst\(5));

-- Location: LCCOMB_X45_Y47_N0
\controller|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|Mux2~0_combout\ = (\datapath|inst\(1) & !\datapath|inst\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|inst\(1),
	datac => \datapath|inst\(5),
	combout => \controller|Mux2~0_combout\);

-- Location: FF_X45_Y47_N1
\controller|dsrc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \controller|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller|dsrc\(1));

-- Location: LCCOMB_X45_Y47_N2
\datapath|regnxt[31]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[31]~0_combout\ = (\controller|den~q\ & ((\controller|dsrc\(1)))) # (!\controller|den~q\ & (\controller|tsrc\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller|den~q\,
	datac => \controller|tsrc\(1),
	datad => \controller|dsrc\(1),
	combout => \datapath|regnxt[31]~0_combout\);

-- Location: LCCOMB_X46_Y49_N24
\controller|tsrc~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|tsrc~0_combout\ = (\datapath|inst\(28) & (\datapath|inst\(26) & (!\controller|state\(0) & \datapath|inst\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(28),
	datab => \datapath|inst\(26),
	datac => \controller|state\(0),
	datad => \datapath|inst\(27),
	combout => \controller|tsrc~0_combout\);

-- Location: FF_X46_Y49_N25
\controller|tsrc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \controller|tsrc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller|tsrc\(0));

-- Location: LCCOMB_X45_Y47_N4
\controller|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|Mux3~0_combout\ = (!\datapath|inst\(1) & !\datapath|inst\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|inst\(1),
	datac => \datapath|inst\(5),
	combout => \controller|Mux3~0_combout\);

-- Location: FF_X45_Y47_N5
\controller|dsrc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \controller|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller|dsrc\(0));

-- Location: LCCOMB_X46_Y45_N30
\datapath|regnxt[31]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[31]~3_combout\ = (\datapath|regnxt[31]~0_combout\) # ((\controller|den~q\ & ((\controller|dsrc\(0)))) # (!\controller|den~q\ & (\controller|tsrc\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|den~q\,
	datab => \datapath|regnxt[31]~0_combout\,
	datac => \controller|tsrc\(0),
	datad => \controller|dsrc\(0),
	combout => \datapath|regnxt[31]~3_combout\);

-- Location: LCCOMB_X46_Y42_N24
\datapath|mdu|loreg~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~56_combout\ = (\datapath|mdu|busy~q\ & (\datapath|mdu|loreg~55_combout\)) # (!\datapath|mdu|busy~q\ & ((\datapath|Mux36~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|loreg~55_combout\,
	datab => \datapath|Mux36~19_combout\,
	datac => \datapath|mdu|busy~q\,
	combout => \datapath|mdu|loreg~56_combout\);

-- Location: LCCOMB_X45_Y47_N6
\datapath|mdu|loreg[11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg[11]~2_combout\ = (!\controller|mdu_mode_o~q\ & !\datapath|mdu|busy~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|mdu_mode_o~q\,
	datad => \datapath|mdu|busy~q\,
	combout => \datapath|mdu|loreg[11]~2_combout\);

-- Location: LCCOMB_X45_Y47_N26
\datapath|mdu|hireg[9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|hireg[9]~1_combout\ = (\controller|mdu_start~q\) # (\datapath|mdu|busy~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller|mdu_start~q\,
	datad => \datapath|mdu|busy~q\,
	combout => \datapath|mdu|hireg[9]~1_combout\);

-- Location: FF_X46_Y42_N25
\datapath|mdu|loreg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|loreg~56_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|loreg[11]~2_combout\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|loreg\(27));

-- Location: LCCOMB_X48_Y49_N12
\controller|Mux79~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|Mux79~0_combout\ = (\controller|state\(1) & (\controller|state\(0) & \controller|Mux50~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller|state\(1),
	datac => \controller|state\(0),
	datad => \controller|Mux50~1_combout\,
	combout => \controller|Mux79~0_combout\);

-- Location: FF_X48_Y49_N13
\controller|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \controller|Mux79~0_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller|state\(2));

-- Location: LCCOMB_X45_Y47_N12
\controller|mdu_mode_o~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|mdu_mode_o~0_combout\ = (\controller|state\(2) & (\controller|mdu_mode_o~q\)) # (!\controller|state\(2) & ((!\datapath|inst\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller|state\(2),
	datac => \controller|mdu_mode_o~q\,
	datad => \datapath|inst\(1),
	combout => \controller|mdu_mode_o~0_combout\);

-- Location: FF_X45_Y47_N13
\controller|mdu_mode_o\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \controller|mdu_mode_o~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller|mdu_mode_o~q\);

-- Location: LCCOMB_X43_Y46_N16
\datapath|mdu|cmode~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|cmode~0_combout\ = (\datapath|mdu|busy~q\ & (((\datapath|mdu|cmode~q\)))) # (!\datapath|mdu|busy~q\ & ((\controller|mdu_start~q\ & (\controller|mdu_mode_o~q\)) # (!\controller|mdu_start~q\ & ((\datapath|mdu|cmode~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|busy~q\,
	datab => \controller|mdu_mode_o~q\,
	datac => \datapath|mdu|cmode~q\,
	datad => \controller|mdu_start~q\,
	combout => \datapath|mdu|cmode~0_combout\);

-- Location: FF_X43_Y46_N17
\datapath|mdu|cmode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|cmode~0_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|cmode~q\);

-- Location: FF_X47_Y42_N27
\datapath|pgc[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Mux10~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \controller|pgcen~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pgc\(22));

-- Location: LCCOMB_X47_Y42_N4
\datapath|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector9~0_combout\ = (\controller|alu_l_sel_o~q\ & ((\datapath|pgc\(22)))) # (!\controller|alu_l_sel_o~q\ & (\datapath|Mux9~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|Mux9~19_combout\,
	datac => \datapath|pgc\(22),
	datad => \controller|alu_l_sel_o~q\,
	combout => \datapath|Selector9~0_combout\);

-- Location: LCCOMB_X49_Y48_N10
\datapath|Decoder1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Decoder1~19_combout\ = (\controller|den~q\ & \datapath|inst\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller|den~q\,
	datad => \datapath|inst\(13),
	combout => \datapath|Decoder1~19_combout\);

-- Location: LCCOMB_X54_Y43_N14
\datapath|Decoder1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Decoder1~21_combout\ = (!\datapath|inst\(15) & (\datapath|inst\(14) & (\datapath|inst\(11) & \datapath|Decoder1~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(15),
	datab => \datapath|inst\(14),
	datac => \datapath|inst\(11),
	datad => \datapath|Decoder1~19_combout\,
	combout => \datapath|Decoder1~21_combout\);

-- Location: LCCOMB_X55_Y42_N10
\datapath|Decoder0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Decoder0~25_combout\ = (\datapath|inst\(18) & (\datapath|inst\(16) & !\datapath|inst\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|inst\(18),
	datac => \datapath|inst\(16),
	datad => \datapath|inst\(20),
	combout => \datapath|Decoder0~25_combout\);

-- Location: LCCOMB_X54_Y43_N16
\datapath|reg_en[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|reg_en\(13) = (\datapath|Decoder0~27_combout\ & ((\datapath|Decoder0~25_combout\) # ((\datapath|Decoder1~21_combout\ & !\datapath|inst\(12))))) # (!\datapath|Decoder0~27_combout\ & (\datapath|Decoder1~21_combout\ & ((!\datapath|inst\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Decoder0~27_combout\,
	datab => \datapath|Decoder1~21_combout\,
	datac => \datapath|Decoder0~25_combout\,
	datad => \datapath|inst\(12),
	combout => \datapath|reg_en\(13));

-- Location: FF_X50_Y40_N9
\datapath|reg13[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[22]~70_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg13\(22));

-- Location: LCCOMB_X54_Y43_N26
\datapath|Decoder1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Decoder1~20_combout\ = (!\datapath|inst\(15) & (\datapath|inst\(14) & (!\datapath|inst\(11) & \datapath|Decoder1~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(15),
	datab => \datapath|inst\(14),
	datac => \datapath|inst\(11),
	datad => \datapath|Decoder1~19_combout\,
	combout => \datapath|Decoder1~20_combout\);

-- Location: LCCOMB_X54_Y44_N4
\datapath|Decoder0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Decoder0~29_combout\ = (!\datapath|inst\(16) & (\controller|ten~q\ & (!\datapath|inst\(20) & \datapath|inst\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \controller|ten~q\,
	datac => \datapath|inst\(20),
	datad => \datapath|inst\(19),
	combout => \datapath|Decoder0~29_combout\);

-- Location: LCCOMB_X54_Y43_N2
\datapath|reg_en[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|reg_en\(12) = (\datapath|Decoder0~7_combout\ & ((\datapath|Decoder0~29_combout\) # ((!\datapath|inst\(12) & \datapath|Decoder1~20_combout\)))) # (!\datapath|Decoder0~7_combout\ & (!\datapath|inst\(12) & (\datapath|Decoder1~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Decoder0~7_combout\,
	datab => \datapath|inst\(12),
	datac => \datapath|Decoder1~20_combout\,
	datad => \datapath|Decoder0~29_combout\,
	combout => \datapath|reg_en\(12));

-- Location: FF_X50_Y40_N19
\datapath|reg12[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[22]~70_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg12\(22));

-- Location: LCCOMB_X50_Y40_N18
\datapath|Mux41~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux41~17_combout\ = (\datapath|inst\(17) & (((\datapath|inst\(16))))) # (!\datapath|inst\(17) & ((\datapath|inst\(16) & (\datapath|reg13\(22))) # (!\datapath|inst\(16) & ((\datapath|reg12\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(17),
	datab => \datapath|reg13\(22),
	datac => \datapath|reg12\(22),
	datad => \datapath|inst\(16),
	combout => \datapath|Mux41~17_combout\);

-- Location: LCCOMB_X54_Y43_N30
\datapath|Decoder0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Decoder0~5_combout\ = (\datapath|inst\(18) & \datapath|inst\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath|inst\(18),
	datad => \datapath|inst\(17),
	combout => \datapath|Decoder0~5_combout\);

-- Location: LCCOMB_X54_Y43_N28
\datapath|reg_en[15]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|reg_en\(15) = (\datapath|Decoder0~30_combout\ & ((\datapath|Decoder0~5_combout\) # ((\datapath|Decoder1~21_combout\ & \datapath|inst\(12))))) # (!\datapath|Decoder0~30_combout\ & (\datapath|Decoder1~21_combout\ & ((\datapath|inst\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Decoder0~30_combout\,
	datab => \datapath|Decoder1~21_combout\,
	datac => \datapath|Decoder0~5_combout\,
	datad => \datapath|inst\(12),
	combout => \datapath|reg_en\(15));

-- Location: FF_X53_Y41_N19
\datapath|reg15[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[22]~70_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg15\(22));

-- Location: LCCOMB_X53_Y41_N18
\datapath|Mux41~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux41~18_combout\ = (\datapath|Mux41~17_combout\ & (((\datapath|reg15\(22)) # (!\datapath|inst\(17))))) # (!\datapath|Mux41~17_combout\ & (\datapath|reg14\(22) & ((\datapath|inst\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg14\(22),
	datab => \datapath|Mux41~17_combout\,
	datac => \datapath|reg15\(22),
	datad => \datapath|inst\(17),
	combout => \datapath|Mux41~18_combout\);

-- Location: LCCOMB_X54_Y44_N24
\datapath|Decoder1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Decoder1~0_combout\ = (\datapath|inst\(12) & \datapath|inst\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath|inst\(12),
	datad => \datapath|inst\(14),
	combout => \datapath|Decoder1~0_combout\);

-- Location: LCCOMB_X54_Y44_N6
\datapath|Decoder0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Decoder0~13_combout\ = (\datapath|inst\(16) & (\datapath|inst\(18) & (\datapath|inst\(20) & \datapath|Decoder0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(18),
	datac => \datapath|inst\(20),
	datad => \datapath|Decoder0~12_combout\,
	combout => \datapath|Decoder0~13_combout\);

-- Location: LCCOMB_X54_Y44_N8
\datapath|reg_en[31]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|reg_en\(31) = (\datapath|Decoder1~5_combout\ & ((\datapath|Decoder1~0_combout\) # ((\datapath|inst\(17) & \datapath|Decoder0~13_combout\)))) # (!\datapath|Decoder1~5_combout\ & (((\datapath|inst\(17) & \datapath|Decoder0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Decoder1~5_combout\,
	datab => \datapath|Decoder1~0_combout\,
	datac => \datapath|inst\(17),
	datad => \datapath|Decoder0~13_combout\,
	combout => \datapath|reg_en\(31));

-- Location: FF_X60_Y43_N15
\datapath|reg31[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[22]~70_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg31\(22));

-- Location: LCCOMB_X48_Y47_N12
\datapath|Decoder0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Decoder0~1_combout\ = (\controller|ten~q\ & (\datapath|inst\(17) & (\datapath|inst\(20) & \datapath|inst\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ten~q\,
	datab => \datapath|inst\(17),
	datac => \datapath|inst\(20),
	datad => \datapath|inst\(19),
	combout => \datapath|Decoder0~1_combout\);

-- Location: LCCOMB_X48_Y47_N4
\datapath|reg_en[27]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|reg_en\(27) = (\datapath|Decoder1~7_combout\ & ((\datapath|Decoder1~0_combout\) # ((\datapath|Decoder0~9_combout\ & \datapath|Decoder0~1_combout\)))) # (!\datapath|Decoder1~7_combout\ & (\datapath|Decoder0~9_combout\ & 
-- ((\datapath|Decoder0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Decoder1~7_combout\,
	datab => \datapath|Decoder0~9_combout\,
	datac => \datapath|Decoder1~0_combout\,
	datad => \datapath|Decoder0~1_combout\,
	combout => \datapath|reg_en\(27));

-- Location: FF_X60_Y43_N5
\datapath|reg27[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[22]~70_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg27\(22));

-- Location: LCCOMB_X48_Y47_N16
\datapath|Decoder0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Decoder0~4_combout\ = (\controller|ten~q\ & (\datapath|inst\(17) & (\datapath|inst\(20) & !\datapath|inst\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ten~q\,
	datab => \datapath|inst\(17),
	datac => \datapath|inst\(20),
	datad => \datapath|inst\(19),
	combout => \datapath|Decoder0~4_combout\);

-- Location: LCCOMB_X46_Y49_N10
\datapath|Decoder1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Decoder1~2_combout\ = (!\datapath|inst\(14) & \datapath|inst\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath|inst\(14),
	datad => \datapath|inst\(12),
	combout => \datapath|Decoder1~2_combout\);

-- Location: LCCOMB_X48_Y47_N14
\datapath|reg_en[19]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|reg_en\(19) = (\datapath|Decoder1~7_combout\ & ((\datapath|Decoder1~2_combout\) # ((\datapath|Decoder0~4_combout\ & \datapath|Decoder0~9_combout\)))) # (!\datapath|Decoder1~7_combout\ & (\datapath|Decoder0~4_combout\ & 
-- ((\datapath|Decoder0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Decoder1~7_combout\,
	datab => \datapath|Decoder0~4_combout\,
	datac => \datapath|Decoder1~2_combout\,
	datad => \datapath|Decoder0~9_combout\,
	combout => \datapath|reg_en\(19));

-- Location: FF_X59_Y43_N31
\datapath|reg19[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[22]~70_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg19\(22));

-- Location: LCCOMB_X57_Y43_N14
\datapath|Decoder0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Decoder0~18_combout\ = (\datapath|inst\(16) & (\controller|ten~q\ & (!\datapath|inst\(19) & \datapath|inst\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \controller|ten~q\,
	datac => \datapath|inst\(19),
	datad => \datapath|inst\(17),
	combout => \datapath|Decoder0~18_combout\);

-- Location: LCCOMB_X57_Y43_N28
\datapath|Decoder1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Decoder1~8_combout\ = (\controller|den~q\ & (\datapath|inst\(15) & \datapath|inst\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|den~q\,
	datab => \datapath|inst\(15),
	datad => \datapath|inst\(13),
	combout => \datapath|Decoder1~8_combout\);

-- Location: LCCOMB_X57_Y43_N24
\datapath|Decoder0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Decoder0~3_combout\ = (\datapath|inst\(20) & \datapath|inst\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath|inst\(20),
	datad => \datapath|inst\(18),
	combout => \datapath|Decoder0~3_combout\);

-- Location: LCCOMB_X57_Y43_N0
\datapath|reg_en[23]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|reg_en\(23) = (\datapath|Decoder1~9_combout\ & ((\datapath|Decoder1~8_combout\) # ((\datapath|Decoder0~18_combout\ & \datapath|Decoder0~3_combout\)))) # (!\datapath|Decoder1~9_combout\ & (\datapath|Decoder0~18_combout\ & 
-- ((\datapath|Decoder0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Decoder1~9_combout\,
	datab => \datapath|Decoder0~18_combout\,
	datac => \datapath|Decoder1~8_combout\,
	datad => \datapath|Decoder0~3_combout\,
	combout => \datapath|reg_en\(23));

-- Location: FF_X59_Y43_N21
\datapath|reg23[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[22]~70_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg23\(22));

-- Location: LCCOMB_X59_Y43_N30
\datapath|Mux41~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux41~7_combout\ = (\datapath|inst\(18) & ((\datapath|inst\(19)) # ((\datapath|reg23\(22))))) # (!\datapath|inst\(18) & (!\datapath|inst\(19) & (\datapath|reg19\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|inst\(19),
	datac => \datapath|reg19\(22),
	datad => \datapath|reg23\(22),
	combout => \datapath|Mux41~7_combout\);

-- Location: LCCOMB_X60_Y43_N4
\datapath|Mux41~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux41~8_combout\ = (\datapath|inst\(19) & ((\datapath|Mux41~7_combout\ & (\datapath|reg31\(22))) # (!\datapath|Mux41~7_combout\ & ((\datapath|reg27\(22)))))) # (!\datapath|inst\(19) & (((\datapath|Mux41~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|reg31\(22),
	datac => \datapath|reg27\(22),
	datad => \datapath|Mux41~7_combout\,
	combout => \datapath|Mux41~8_combout\);

-- Location: LCCOMB_X54_Y44_N10
\datapath|Decoder0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Decoder0~6_combout\ = (!\datapath|inst\(16) & (\controller|ten~q\ & (\datapath|inst\(20) & \datapath|inst\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \controller|ten~q\,
	datac => \datapath|inst\(20),
	datad => \datapath|inst\(19),
	combout => \datapath|Decoder0~6_combout\);

-- Location: LCCOMB_X54_Y44_N28
\datapath|reg_en[30]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|reg_en\(30) = (\datapath|Decoder1~3_combout\ & ((\datapath|Decoder1~0_combout\) # ((\datapath|Decoder0~5_combout\ & \datapath|Decoder0~6_combout\)))) # (!\datapath|Decoder1~3_combout\ & (((\datapath|Decoder0~5_combout\ & 
-- \datapath|Decoder0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Decoder1~3_combout\,
	datab => \datapath|Decoder1~0_combout\,
	datac => \datapath|Decoder0~5_combout\,
	datad => \datapath|Decoder0~6_combout\,
	combout => \datapath|reg_en\(30));

-- Location: FF_X53_Y45_N15
\datapath|reg30[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[22]~70_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg30\(22));

-- Location: LCCOMB_X48_Y47_N22
\datapath|reg_en[26]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|reg_en\(26) = (\datapath|Decoder0~1_combout\ & ((\datapath|Decoder0~0_combout\) # ((\datapath|Decoder1~0_combout\ & \datapath|Decoder1~1_combout\)))) # (!\datapath|Decoder0~1_combout\ & (((\datapath|Decoder1~0_combout\ & 
-- \datapath|Decoder1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Decoder0~1_combout\,
	datab => \datapath|Decoder0~0_combout\,
	datac => \datapath|Decoder1~0_combout\,
	datad => \datapath|Decoder1~1_combout\,
	combout => \datapath|reg_en\(26));

-- Location: FF_X53_Y45_N21
\datapath|reg26[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regnxt[22]~70_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \datapath|reg_en\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg26\(22));

-- Location: LCCOMB_X53_Y45_N14
\datapath|Mux41~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux41~1_combout\ = (\datapath|Mux41~0_combout\ & (((\datapath|reg30\(22))) # (!\datapath|inst\(19)))) # (!\datapath|Mux41~0_combout\ & (\datapath|inst\(19) & ((\datapath|reg26\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux41~0_combout\,
	datab => \datapath|inst\(19),
	datac => \datapath|reg30\(22),
	datad => \datapath|reg26\(22),
	combout => \datapath|Mux41~1_combout\);

-- Location: LCCOMB_X52_Y43_N28
\datapath|Mux41~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux41~9_combout\ = (\datapath|Mux41~6_combout\ & ((\datapath|Mux41~8_combout\) # ((!\datapath|inst\(17))))) # (!\datapath|Mux41~6_combout\ & (((\datapath|Mux41~1_combout\ & \datapath|inst\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux41~6_combout\,
	datab => \datapath|Mux41~8_combout\,
	datac => \datapath|Mux41~1_combout\,
	datad => \datapath|inst\(17),
	combout => \datapath|Mux41~9_combout\);

-- Location: LCCOMB_X52_Y43_N20
\datapath|Mux41~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux41~19_combout\ = (\datapath|Mux41~16_combout\ & (((\datapath|Mux41~18_combout\)) # (!\datapath|Mux61~0_combout\))) # (!\datapath|Mux41~16_combout\ & (\datapath|Mux61~0_combout\ & ((\datapath|Mux41~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux41~16_combout\,
	datab => \datapath|Mux61~0_combout\,
	datac => \datapath|Mux41~18_combout\,
	datad => \datapath|Mux41~9_combout\,
	combout => \datapath|Mux41~19_combout\);

-- Location: LCCOMB_X47_Y42_N18
\datapath|Selector41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector41~0_combout\ = (\controller|alu_r_sel_o~q\ & (\controller|ctrl_data_o\(22))) # (!\controller|alu_r_sel_o~q\ & ((\datapath|Mux41~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_data_o\(22),
	datac => \datapath|Mux41~19_combout\,
	datad => \controller|alu_r_sel_o~q\,
	combout => \datapath|Selector41~0_combout\);

-- Location: LCCOMB_X47_Y42_N26
\datapath|alu|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux10~1_combout\ = (\datapath|alu|Mux27~0_combout\ & ((\datapath|Selector9~0_combout\ & ((!\datapath|Selector41~0_combout\) # (!\datapath|alu|Mux10~0_combout\))) # (!\datapath|Selector9~0_combout\ & ((\datapath|Selector41~0_combout\))))) # 
-- (!\datapath|alu|Mux27~0_combout\ & (\datapath|alu|Mux10~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Mux10~0_combout\,
	datab => \datapath|Selector9~0_combout\,
	datac => \datapath|Selector41~0_combout\,
	datad => \datapath|alu|Mux27~0_combout\,
	combout => \datapath|alu|Mux10~1_combout\);

-- Location: FF_X46_Y46_N29
\datapath|pgc[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|alu|Mux12~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|pgcen~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pgc\(20));

-- Location: LCCOMB_X55_Y42_N8
\datapath|Decoder1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Decoder1~17_combout\ = (\datapath|inst\(14) & (!\datapath|inst\(15) & \datapath|inst\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|inst\(14),
	datac => \datapath|inst\(15),
	datad => \datapath|inst\(12),
	combout => \datapath|Decoder1~17_combout\);

-- Location: LCCOMB_X55_Y42_N28
\datapath|reg_en[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|reg_en\(10) = (\datapath|inst\(17) & ((\datapath|Decoder0~28_combout\) # ((\datapath|Decoder1~17_combout\ & \datapath|Decoder1~12_combout\)))) # (!\datapath|inst\(17) & (((\datapath|Decoder1~17_combout\ & \datapath|Decoder1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(17),
	datab => \datapath|Decoder0~28_combout\,
	datac => \datapath|Decoder1~17_combout\,
	datad => \datapath|Decoder1~12_combout\,
	combout => \datapath|reg_en\(10));

-- Location: FF_X56_Y46_N13
\datapath|reg10[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[20]~64_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg10\(20));

-- Location: LCCOMB_X56_Y46_N12
\datapath|Mux11~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux11~10_combout\ = (\datapath|inst\(21) & (((\datapath|inst\(22))))) # (!\datapath|inst\(21) & ((\datapath|inst\(22) & ((\datapath|reg10\(20)))) # (!\datapath|inst\(22) & (\datapath|reg8\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg8\(20),
	datab => \datapath|inst\(21),
	datac => \datapath|reg10\(20),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux11~10_combout\);

-- Location: LCCOMB_X55_Y46_N20
\datapath|Mux11~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux11~11_combout\ = (\datapath|inst\(21) & ((\datapath|Mux11~10_combout\ & (\datapath|reg11\(20))) # (!\datapath|Mux11~10_combout\ & ((\datapath|reg9\(20)))))) # (!\datapath|inst\(21) & (((\datapath|Mux11~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg11\(20),
	datab => \datapath|inst\(21),
	datac => \datapath|reg9\(20),
	datad => \datapath|Mux11~10_combout\,
	combout => \datapath|Mux11~11_combout\);

-- Location: LCCOMB_X55_Y42_N2
\datapath|Decoder1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Decoder1~13_combout\ = (!\datapath|inst\(14) & (!\datapath|inst\(15) & \datapath|inst\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|inst\(14),
	datac => \datapath|inst\(15),
	datad => \datapath|inst\(12),
	combout => \datapath|Decoder1~13_combout\);

-- Location: LCCOMB_X55_Y42_N30
\datapath|Decoder0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Decoder0~21_combout\ = (\controller|ten~q\ & (\datapath|inst\(17) & !\datapath|inst\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller|ten~q\,
	datac => \datapath|inst\(17),
	datad => \datapath|inst\(19),
	combout => \datapath|Decoder0~21_combout\);

-- Location: LCCOMB_X55_Y42_N22
\datapath|reg_en[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|reg_en\(2) = (\datapath|Decoder0~22_combout\ & ((\datapath|Decoder0~21_combout\) # ((\datapath|Decoder1~13_combout\ & \datapath|Decoder1~12_combout\)))) # (!\datapath|Decoder0~22_combout\ & (\datapath|Decoder1~13_combout\ & 
-- ((\datapath|Decoder1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Decoder0~22_combout\,
	datab => \datapath|Decoder1~13_combout\,
	datac => \datapath|Decoder0~21_combout\,
	datad => \datapath|Decoder1~12_combout\,
	combout => \datapath|reg_en\(2));

-- Location: FF_X57_Y42_N17
\datapath|reg2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[20]~64_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg2\(20));

-- Location: LCCOMB_X54_Y42_N6
\datapath|Decoder0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Decoder0~20_combout\ = (!\datapath|inst\(20) & (!\datapath|inst\(18) & \datapath|inst\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(20),
	datab => \datapath|inst\(18),
	datad => \datapath|inst\(16),
	combout => \datapath|Decoder0~20_combout\);

-- Location: LCCOMB_X55_Y42_N16
\datapath|reg_en[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|reg_en\(3) = (\datapath|Decoder0~21_combout\ & ((\datapath|Decoder0~20_combout\) # ((\datapath|Decoder1~10_combout\ & \datapath|Decoder1~13_combout\)))) # (!\datapath|Decoder0~21_combout\ & (\datapath|Decoder1~10_combout\ & 
-- ((\datapath|Decoder1~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Decoder0~21_combout\,
	datab => \datapath|Decoder1~10_combout\,
	datac => \datapath|Decoder0~20_combout\,
	datad => \datapath|Decoder1~13_combout\,
	combout => \datapath|reg_en\(3));

-- Location: FF_X56_Y42_N13
\datapath|reg3[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[20]~64_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg3\(20));

-- Location: LCCOMB_X59_Y41_N20
\datapath|Mux7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux7~3_combout\ = (\datapath|inst\(23)) # ((!\datapath|inst\(22) & \datapath|inst\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|inst\(22),
	datac => \datapath|inst\(21),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux7~3_combout\);

-- Location: LCCOMB_X59_Y41_N22
\datapath|Mux7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux7~4_combout\ = (\datapath|inst\(23)) # ((\datapath|inst\(22) & \datapath|inst\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|inst\(22),
	datac => \datapath|inst\(21),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux7~4_combout\);

-- Location: LCCOMB_X54_Y42_N26
\datapath|Decoder1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Decoder1~14_combout\ = (\datapath|inst\(13) & (!\datapath|inst\(15) & \controller|den~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(13),
	datab => \datapath|inst\(15),
	datad => \controller|den~q\,
	combout => \datapath|Decoder1~14_combout\);

-- Location: LCCOMB_X57_Y43_N18
\datapath|Decoder0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Decoder0~23_combout\ = (\datapath|inst\(16) & !\datapath|inst\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datac => \datapath|inst\(20),
	combout => \datapath|Decoder0~23_combout\);

-- Location: LCCOMB_X58_Y43_N2
\datapath|Decoder0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Decoder0~24_combout\ = (\datapath|Decoder0~19_combout\ & (\datapath|Decoder0~23_combout\ & (\controller|ten~q\ & \datapath|inst\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Decoder0~19_combout\,
	datab => \datapath|Decoder0~23_combout\,
	datac => \controller|ten~q\,
	datad => \datapath|inst\(18),
	combout => \datapath|Decoder0~24_combout\);

-- Location: LCCOMB_X58_Y43_N12
\datapath|reg_en[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|reg_en\(5) = (\datapath|Decoder0~24_combout\) # ((\datapath|Decoder1~4_combout\ & (\datapath|inst\(11) & \datapath|Decoder1~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Decoder1~4_combout\,
	datab => \datapath|inst\(11),
	datac => \datapath|Decoder1~14_combout\,
	datad => \datapath|Decoder0~24_combout\,
	combout => \datapath|reg_en\(5));

-- Location: FF_X58_Y41_N29
\datapath|reg5[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[20]~64_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg5\(20));

-- Location: LCCOMB_X58_Y41_N28
\datapath|Mux11~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux11~12_combout\ = (\datapath|inst\(21) & (((\datapath|reg5\(20)) # (\datapath|inst\(22))))) # (!\datapath|inst\(21) & (\datapath|reg4\(20) & ((!\datapath|inst\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg4\(20),
	datab => \datapath|inst\(21),
	datac => \datapath|reg5\(20),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux11~12_combout\);

-- Location: LCCOMB_X57_Y43_N6
\datapath|Decoder0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Decoder0~2_combout\ = (!\datapath|inst\(16) & (\controller|ten~q\ & (!\datapath|inst\(19) & \datapath|inst\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \controller|ten~q\,
	datac => \datapath|inst\(19),
	datad => \datapath|inst\(17),
	combout => \datapath|Decoder0~2_combout\);

-- Location: LCCOMB_X57_Y43_N4
\datapath|reg_en[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|reg_en\(6) = (\datapath|Decoder1~15_combout\) # ((\datapath|inst\(18) & (!\datapath|inst\(20) & \datapath|Decoder0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Decoder1~15_combout\,
	datab => \datapath|inst\(18),
	datac => \datapath|inst\(20),
	datad => \datapath|Decoder0~2_combout\,
	combout => \datapath|reg_en\(6));

-- Location: FF_X59_Y41_N25
\datapath|reg6[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[20]~64_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg6\(20));

-- Location: LCCOMB_X55_Y42_N4
\datapath|reg_en[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|reg_en\(7) = (\datapath|Decoder1~9_combout\ & ((\datapath|Decoder1~14_combout\) # ((\datapath|Decoder0~21_combout\ & \datapath|Decoder0~25_combout\)))) # (!\datapath|Decoder1~9_combout\ & (((\datapath|Decoder0~21_combout\ & 
-- \datapath|Decoder0~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Decoder1~9_combout\,
	datab => \datapath|Decoder1~14_combout\,
	datac => \datapath|Decoder0~21_combout\,
	datad => \datapath|Decoder0~25_combout\,
	combout => \datapath|reg_en\(7));

-- Location: FF_X59_Y41_N3
\datapath|reg7[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[20]~64_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg7\(20));

-- Location: LCCOMB_X59_Y41_N24
\datapath|Mux11~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux11~13_combout\ = (\datapath|inst\(22) & ((\datapath|Mux11~12_combout\ & ((\datapath|reg7\(20)))) # (!\datapath|Mux11~12_combout\ & (\datapath|reg6\(20))))) # (!\datapath|inst\(22) & (\datapath|Mux11~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(22),
	datab => \datapath|Mux11~12_combout\,
	datac => \datapath|reg6\(20),
	datad => \datapath|reg7\(20),
	combout => \datapath|Mux11~13_combout\);

-- Location: LCCOMB_X59_Y41_N0
\datapath|Mux11~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux11~14_combout\ = (\datapath|Mux7~3_combout\ & ((\datapath|Mux7~4_combout\ & ((\datapath|Mux11~13_combout\))) # (!\datapath|Mux7~4_combout\ & (\datapath|reg1\(20))))) # (!\datapath|Mux7~3_combout\ & (((\datapath|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg1\(20),
	datab => \datapath|Mux7~3_combout\,
	datac => \datapath|Mux7~4_combout\,
	datad => \datapath|Mux11~13_combout\,
	combout => \datapath|Mux11~14_combout\);

-- Location: LCCOMB_X56_Y42_N12
\datapath|Mux11~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux11~15_combout\ = (\datapath|Mux7~2_combout\ & ((\datapath|Mux11~14_combout\ & ((\datapath|reg3\(20)))) # (!\datapath|Mux11~14_combout\ & (\datapath|reg2\(20))))) # (!\datapath|Mux7~2_combout\ & (((\datapath|Mux11~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux7~2_combout\,
	datab => \datapath|reg2\(20),
	datac => \datapath|reg3\(20),
	datad => \datapath|Mux11~14_combout\,
	combout => \datapath|Mux11~15_combout\);

-- Location: LCCOMB_X54_Y40_N4
\datapath|Mux11~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux11~16_combout\ = (\datapath|Mux7~1_combout\ & ((\datapath|Mux11~11_combout\) # ((\datapath|Mux7~0_combout\)))) # (!\datapath|Mux7~1_combout\ & (((!\datapath|Mux7~0_combout\ & \datapath|Mux11~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux7~1_combout\,
	datab => \datapath|Mux11~11_combout\,
	datac => \datapath|Mux7~0_combout\,
	datad => \datapath|Mux11~15_combout\,
	combout => \datapath|Mux11~16_combout\);

-- Location: LCCOMB_X48_Y47_N10
\datapath|reg_en[18]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|reg_en\(18) = (\datapath|Decoder0~0_combout\ & ((\datapath|Decoder0~4_combout\) # ((\datapath|Decoder1~2_combout\ & \datapath|Decoder1~1_combout\)))) # (!\datapath|Decoder0~0_combout\ & (((\datapath|Decoder1~2_combout\ & 
-- \datapath|Decoder1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Decoder0~0_combout\,
	datab => \datapath|Decoder0~4_combout\,
	datac => \datapath|Decoder1~2_combout\,
	datad => \datapath|Decoder1~1_combout\,
	combout => \datapath|reg_en\(18));

-- Location: FF_X53_Y46_N31
\datapath|reg18[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[20]~64_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg18\(20));

-- Location: LCCOMB_X53_Y45_N4
\datapath|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux11~0_combout\ = (\datapath|inst\(24) & (((\datapath|inst\(23))))) # (!\datapath|inst\(24) & ((\datapath|inst\(23) & (\datapath|reg22\(20))) # (!\datapath|inst\(23) & ((\datapath|reg18\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg22\(20),
	datab => \datapath|reg18\(20),
	datac => \datapath|inst\(24),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux11~0_combout\);

-- Location: FF_X53_Y45_N23
\datapath|reg30[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[20]~64_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg30\(20));

-- Location: FF_X53_Y45_N29
\datapath|reg26[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[20]~64_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg26\(20));

-- Location: LCCOMB_X53_Y45_N22
\datapath|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux11~1_combout\ = (\datapath|inst\(24) & ((\datapath|Mux11~0_combout\ & (\datapath|reg30\(20))) # (!\datapath|Mux11~0_combout\ & ((\datapath|reg26\(20)))))) # (!\datapath|inst\(24) & (\datapath|Mux11~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|Mux11~0_combout\,
	datac => \datapath|reg30\(20),
	datad => \datapath|reg26\(20),
	combout => \datapath|Mux11~1_combout\);

-- Location: FF_X53_Y46_N9
\datapath|reg17[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[20]~64_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg17\(20));

-- Location: FF_X52_Y46_N17
\datapath|reg25[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[20]~64_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg25\(20));

-- Location: LCCOMB_X52_Y46_N16
\datapath|Mux11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux11~2_combout\ = (\datapath|inst\(23) & (((\datapath|inst\(24))))) # (!\datapath|inst\(23) & ((\datapath|inst\(24) & ((\datapath|reg25\(20)))) # (!\datapath|inst\(24) & (\datapath|reg17\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(23),
	datab => \datapath|reg17\(20),
	datac => \datapath|reg25\(20),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux11~2_combout\);

-- Location: FF_X53_Y44_N21
\datapath|reg21[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[20]~64_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg21\(20));

-- Location: LCCOMB_X53_Y44_N20
\datapath|Mux11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux11~3_combout\ = (\datapath|Mux11~2_combout\ & ((\datapath|reg29\(20)) # ((!\datapath|inst\(23))))) # (!\datapath|Mux11~2_combout\ & (((\datapath|reg21\(20) & \datapath|inst\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg29\(20),
	datab => \datapath|Mux11~2_combout\,
	datac => \datapath|reg21\(20),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux11~3_combout\);

-- Location: FF_X59_Y47_N17
\datapath|reg24[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[20]~64_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg24\(20));

-- Location: LCCOMB_X48_Y47_N18
\datapath|reg_en[16]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|reg_en\(16) = (\datapath|Decoder0~0_combout\ & ((\datapath|Decoder0~11_combout\) # ((\datapath|Decoder1~4_combout\ & \datapath|Decoder1~1_combout\)))) # (!\datapath|Decoder0~0_combout\ & (((\datapath|Decoder1~4_combout\ & 
-- \datapath|Decoder1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Decoder0~0_combout\,
	datab => \datapath|Decoder0~11_combout\,
	datac => \datapath|Decoder1~4_combout\,
	datad => \datapath|Decoder1~1_combout\,
	combout => \datapath|reg_en\(16));

-- Location: FF_X59_Y47_N11
\datapath|reg16[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[20]~64_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg16\(20));

-- Location: LCCOMB_X59_Y47_N16
\datapath|Mux11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux11~4_combout\ = (\datapath|inst\(23) & (\datapath|inst\(24))) # (!\datapath|inst\(23) & ((\datapath|inst\(24) & (\datapath|reg24\(20))) # (!\datapath|inst\(24) & ((\datapath|reg16\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(23),
	datab => \datapath|inst\(24),
	datac => \datapath|reg24\(20),
	datad => \datapath|reg16\(20),
	combout => \datapath|Mux11~4_combout\);

-- Location: FF_X52_Y47_N13
\datapath|reg20[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[20]~64_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg20\(20));

-- Location: LCCOMB_X52_Y47_N12
\datapath|Mux11~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux11~5_combout\ = (\datapath|Mux11~4_combout\ & ((\datapath|reg28\(20)) # ((!\datapath|inst\(23))))) # (!\datapath|Mux11~4_combout\ & (((\datapath|reg20\(20) & \datapath|inst\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg28\(20),
	datab => \datapath|Mux11~4_combout\,
	datac => \datapath|reg20\(20),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux11~5_combout\);

-- Location: LCCOMB_X54_Y40_N8
\datapath|Mux11~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux11~6_combout\ = (\datapath|inst\(21) & ((\datapath|inst\(22)) # ((\datapath|Mux11~3_combout\)))) # (!\datapath|inst\(21) & (!\datapath|inst\(22) & ((\datapath|Mux11~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|inst\(22),
	datac => \datapath|Mux11~3_combout\,
	datad => \datapath|Mux11~5_combout\,
	combout => \datapath|Mux11~6_combout\);

-- Location: LCCOMB_X54_Y40_N10
\datapath|Mux11~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux11~9_combout\ = (\datapath|Mux11~6_combout\ & ((\datapath|Mux11~8_combout\) # ((!\datapath|inst\(22))))) # (!\datapath|Mux11~6_combout\ & (((\datapath|Mux11~1_combout\ & \datapath|inst\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux11~8_combout\,
	datab => \datapath|Mux11~1_combout\,
	datac => \datapath|Mux11~6_combout\,
	datad => \datapath|inst\(22),
	combout => \datapath|Mux11~9_combout\);

-- Location: LCCOMB_X54_Y40_N30
\datapath|Mux11~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux11~19_combout\ = (\datapath|Mux11~16_combout\ & ((\datapath|Mux11~18_combout\) # ((!\datapath|Mux7~0_combout\)))) # (!\datapath|Mux11~16_combout\ & (((\datapath|Mux7~0_combout\ & \datapath|Mux11~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux11~18_combout\,
	datab => \datapath|Mux11~16_combout\,
	datac => \datapath|Mux7~0_combout\,
	datad => \datapath|Mux11~9_combout\,
	combout => \datapath|Mux11~19_combout\);

-- Location: LCCOMB_X46_Y46_N28
\datapath|Selector11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector11~0_combout\ = (\controller|alu_l_sel_o~q\ & (\datapath|pgc\(20))) # (!\controller|alu_l_sel_o~q\ & ((\datapath|Mux11~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|alu_l_sel_o~q\,
	datac => \datapath|pgc\(20),
	datad => \datapath|Mux11~19_combout\,
	combout => \datapath|Selector11~0_combout\);

-- Location: LCCOMB_X46_Y49_N22
\controller|ctrl_data_o[24]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o[24]~44_combout\ = (\datapath|inst\(31)) # ((\datapath|inst\(29) & \controller|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(29),
	datac => \datapath|inst\(31),
	datad => \controller|Equal1~0_combout\,
	combout => \controller|ctrl_data_o[24]~44_combout\);

-- Location: LCCOMB_X47_Y48_N24
\controller|ctrl_data_o[24]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o[24]~45_combout\ = (\controller|state\(0) & ((\datapath|inst\(28)))) # (!\controller|state\(0) & (\controller|ctrl_data_o[24]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller|ctrl_data_o[24]~44_combout\,
	datac => \datapath|inst\(28),
	datad => \controller|state\(0),
	combout => \controller|ctrl_data_o[24]~45_combout\);

-- Location: LCCOMB_X49_Y48_N20
\controller|Mux52~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|Mux52~5_combout\ = (!\datapath|inst\(29) & (\datapath|inst\(15) & (\datapath|inst\(26) $ (!\datapath|inst\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(26),
	datab => \datapath|inst\(29),
	datac => \datapath|inst\(15),
	datad => \datapath|inst\(27),
	combout => \controller|Mux52~5_combout\);

-- Location: LCCOMB_X47_Y48_N12
\controller|ctrl_data_o~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o~69_combout\ = (\datapath|inst\(29) & ((\datapath|inst\(28) & (\datapath|inst\(26) & \datapath|inst\(27))) # (!\datapath|inst\(28) & (!\datapath|inst\(26) & !\datapath|inst\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(28),
	datab => \datapath|inst\(29),
	datac => \datapath|inst\(26),
	datad => \datapath|inst\(27),
	combout => \controller|ctrl_data_o~69_combout\);

-- Location: LCCOMB_X47_Y48_N22
\controller|ctrl_data_o~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o~70_combout\ = (\datapath|inst\(31) & (((\datapath|inst\(15))))) # (!\datapath|inst\(31) & ((\controller|Mux13~1_combout\) # ((\datapath|inst\(15) & \controller|ctrl_data_o~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(31),
	datab => \controller|Mux13~1_combout\,
	datac => \datapath|inst\(15),
	datad => \controller|ctrl_data_o~69_combout\,
	combout => \controller|ctrl_data_o~70_combout\);

-- Location: LCCOMB_X47_Y48_N20
\controller|ctrl_data_o~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o~71_combout\ = (\controller|ctrl_data_o~79_combout\ & (\controller|Mux52~4_combout\ & ((\controller|state\(0))))) # (!\controller|ctrl_data_o~79_combout\ & (((\controller|ctrl_data_o~70_combout\ & !\controller|state\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_data_o~79_combout\,
	datab => \controller|Mux52~4_combout\,
	datac => \controller|ctrl_data_o~70_combout\,
	datad => \controller|state\(0),
	combout => \controller|ctrl_data_o~71_combout\);

-- Location: FF_X47_Y48_N21
\controller|ctrl_data_o[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \controller|ctrl_data_o~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller|ctrl_data_o\(31));

-- Location: LCCOMB_X46_Y44_N20
\datapath|alu|alu_res~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|alu_res~95_combout\ = \datapath|Selector0~0_combout\ $ (((\controller|alu_r_sel_o~q\ & ((\controller|ctrl_data_o\(31)))) # (!\controller|alu_r_sel_o~q\ & (\datapath|Mux32~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector0~0_combout\,
	datab => \controller|alu_r_sel_o~q\,
	datac => \datapath|Mux32~19_combout\,
	datad => \controller|ctrl_data_o\(31),
	combout => \datapath|alu|alu_res~95_combout\);

-- Location: FF_X46_Y44_N3
\datapath|pgc[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|alu|Mux1~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|pgcen~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pgc\(31));

-- Location: FF_X59_Y43_N15
\datapath|reg19[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[31]~97_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg19\(31));

-- Location: FF_X59_Y43_N5
\datapath|reg23[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[31]~97_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg23\(31));

-- Location: LCCOMB_X59_Y43_N4
\datapath|Mux0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux0~9_combout\ = (\datapath|inst\(23) & (((\datapath|reg23\(31)) # (\datapath|inst\(24))))) # (!\datapath|inst\(23) & (\datapath|reg19\(31) & ((!\datapath|inst\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(23),
	datab => \datapath|reg19\(31),
	datac => \datapath|reg23\(31),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux0~9_combout\);

-- Location: FF_X59_Y45_N29
\datapath|reg27[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[31]~97_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg27\(31));

-- Location: LCCOMB_X59_Y45_N28
\datapath|Mux0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux0~10_combout\ = (\datapath|Mux0~9_combout\ & ((\datapath|reg31\(31)) # ((!\datapath|inst\(24))))) # (!\datapath|Mux0~9_combout\ & (((\datapath|reg27\(31) & \datapath|inst\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg31\(31),
	datab => \datapath|Mux0~9_combout\,
	datac => \datapath|reg27\(31),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux0~10_combout\);

-- Location: FF_X50_Y46_N15
\datapath|reg29[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[31]~97_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg29\(31));

-- Location: FF_X50_Y46_N13
\datapath|reg21[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[31]~97_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg21\(31));

-- Location: LCCOMB_X50_Y46_N12
\datapath|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux0~3_combout\ = (\datapath|Mux0~2_combout\ & ((\datapath|reg29\(31)) # ((!\datapath|inst\(23))))) # (!\datapath|Mux0~2_combout\ & (((\datapath|reg21\(31) & \datapath|inst\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux0~2_combout\,
	datab => \datapath|reg29\(31),
	datac => \datapath|reg21\(31),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux0~3_combout\);

-- Location: LCCOMB_X50_Y40_N14
\datapath|Mux0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux0~11_combout\ = (\datapath|Mux0~8_combout\ & (((\datapath|Mux0~10_combout\)) # (!\datapath|inst\(21)))) # (!\datapath|Mux0~8_combout\ & (\datapath|inst\(21) & ((\datapath|Mux0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux0~8_combout\,
	datab => \datapath|inst\(21),
	datac => \datapath|Mux0~10_combout\,
	datad => \datapath|Mux0~3_combout\,
	combout => \datapath|Mux0~11_combout\);

-- Location: LCCOMB_X50_Y40_N0
\datapath|Mux0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux0~16_combout\ = (\datapath|Mux7~0_combout\ & (((\datapath|Mux0~11_combout\) # (\datapath|Mux7~1_combout\)))) # (!\datapath|Mux7~0_combout\ & (\datapath|Mux0~15_combout\ & ((!\datapath|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux0~15_combout\,
	datab => \datapath|Mux7~0_combout\,
	datac => \datapath|Mux0~11_combout\,
	datad => \datapath|Mux7~1_combout\,
	combout => \datapath|Mux0~16_combout\);

-- Location: FF_X53_Y40_N23
\datapath|reg15[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[31]~97_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg15\(31));

-- Location: LCCOMB_X50_Y40_N22
\datapath|Mux0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux0~18_combout\ = (\datapath|Mux0~17_combout\ & ((\datapath|reg15\(31)) # ((!\datapath|inst\(21))))) # (!\datapath|Mux0~17_combout\ & (((\datapath|reg13\(31) & \datapath|inst\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux0~17_combout\,
	datab => \datapath|reg15\(31),
	datac => \datapath|reg13\(31),
	datad => \datapath|inst\(21),
	combout => \datapath|Mux0~18_combout\);

-- Location: FF_X56_Y40_N21
\datapath|reg10[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[31]~97_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg10\(31));

-- Location: FF_X56_Y40_N23
\datapath|reg11[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[31]~97_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg11\(31));

-- Location: LCCOMB_X56_Y40_N22
\datapath|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux0~1_combout\ = (\datapath|Mux0~0_combout\ & (((\datapath|reg11\(31)) # (!\datapath|inst\(22))))) # (!\datapath|Mux0~0_combout\ & (\datapath|reg10\(31) & ((\datapath|inst\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux0~0_combout\,
	datab => \datapath|reg10\(31),
	datac => \datapath|reg11\(31),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux0~1_combout\);

-- Location: LCCOMB_X50_Y40_N26
\datapath|Mux0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux0~19_combout\ = (\datapath|Mux7~1_combout\ & ((\datapath|Mux0~16_combout\ & (\datapath|Mux0~18_combout\)) # (!\datapath|Mux0~16_combout\ & ((\datapath|Mux0~1_combout\))))) # (!\datapath|Mux7~1_combout\ & (\datapath|Mux0~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux7~1_combout\,
	datab => \datapath|Mux0~16_combout\,
	datac => \datapath|Mux0~18_combout\,
	datad => \datapath|Mux0~1_combout\,
	combout => \datapath|Mux0~19_combout\);

-- Location: LCCOMB_X46_Y44_N2
\datapath|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector0~0_combout\ = (\controller|alu_l_sel_o~q\ & (\datapath|pgc\(31))) # (!\controller|alu_l_sel_o~q\ & ((\datapath|Mux0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller|alu_l_sel_o~q\,
	datac => \datapath|pgc\(31),
	datad => \datapath|Mux0~19_combout\,
	combout => \datapath|Selector0~0_combout\);

-- Location: LCCOMB_X46_Y44_N16
\datapath|Selector32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector32~0_combout\ = (\controller|alu_r_sel_o~q\ & ((\controller|ctrl_data_o\(31)))) # (!\controller|alu_r_sel_o~q\ & (\datapath|Mux32~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller|alu_r_sel_o~q\,
	datac => \datapath|Mux32~19_combout\,
	datad => \controller|ctrl_data_o\(31),
	combout => \datapath|Selector32~0_combout\);

-- Location: LCCOMB_X46_Y44_N26
\datapath|alu|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux1~0_combout\ = (\datapath|alu|Mux27~1_combout\ & (((\datapath|alu|Mux27~0_combout\)))) # (!\datapath|alu|Mux27~1_combout\ & ((\datapath|Selector0~0_combout\ & ((\datapath|Selector32~0_combout\) # (\datapath|alu|Mux27~0_combout\))) # 
-- (!\datapath|Selector0~0_combout\ & (\datapath|Selector32~0_combout\ & \datapath|alu|Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Mux27~1_combout\,
	datab => \datapath|Selector0~0_combout\,
	datac => \datapath|Selector32~0_combout\,
	datad => \datapath|alu|Mux27~0_combout\,
	combout => \datapath|alu|Mux1~0_combout\);

-- Location: LCCOMB_X47_Y49_N10
\datapath|alu|Mux27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux27~1_combout\ = (\controller|alu_func_sel_o\(1)) # (!\controller|alu_func_sel_o\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller|alu_func_sel_o\(2),
	datac => \controller|alu_func_sel_o\(1),
	combout => \datapath|alu|Mux27~1_combout\);

-- Location: LCCOMB_X46_Y44_N24
\datapath|alu|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux1~1_combout\ = (\datapath|alu|Mux1~0_combout\ & (((\datapath|alu|alu_res~95_combout\) # (!\datapath|alu|Mux27~1_combout\)))) # (!\datapath|alu|Mux1~0_combout\ & (\datapath|alu|Add0~96_combout\ & ((\datapath|alu|Mux27~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Add0~96_combout\,
	datab => \datapath|alu|alu_res~95_combout\,
	datac => \datapath|alu|Mux1~0_combout\,
	datad => \datapath|alu|Mux27~1_combout\,
	combout => \datapath|alu|Mux1~1_combout\);

-- Location: IOIBUF_X38_Y73_N22
\dbus_d_i[31]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dbus_d_i(31),
	o => \dbus_d_i[31]~input_o\);

-- Location: IOIBUF_X58_Y0_N8
\dbus_d_i[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dbus_d_i(0),
	o => \dbus_d_i[0]~input_o\);

-- Location: LCCOMB_X45_Y47_N8
\datapath|mdu|cmode~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|cmode~1_combout\ = (\controller|mdu_start~q\ & !\datapath|mdu|busy~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller|mdu_start~q\,
	datad => \datapath|mdu|busy~q\,
	combout => \datapath|mdu|cmode~1_combout\);

-- Location: FF_X50_Y42_N1
\datapath|mdu|mdu_r[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Mux32~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|Equal1~10_combout\,
	ena => \datapath|mdu|cmode~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_r\(31));

-- Location: LCCOMB_X55_Y47_N4
\datapath|Mux61~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux61~1_combout\ = (\datapath|inst\(18)) # ((\datapath|inst\(16) & !\datapath|inst\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datad => \datapath|inst\(18),
	combout => \datapath|Mux61~1_combout\);

-- Location: LCCOMB_X47_Y44_N20
\datapath|Selector33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector33~0_combout\ = (\controller|alu_r_sel_o~q\ & (\controller|ctrl_data_o\(30))) # (!\controller|alu_r_sel_o~q\ & ((\datapath|Mux33~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_data_o\(30),
	datab => \datapath|Mux33~19_combout\,
	datac => \controller|alu_r_sel_o~q\,
	combout => \datapath|Selector33~0_combout\);

-- Location: FF_X47_Y44_N19
\datapath|pgc[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Mux2~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \controller|pgcen~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pgc\(30));

-- Location: FF_X58_Y45_N13
\datapath|reg10[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[30]~94_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg10\(30));

-- Location: LCCOMB_X58_Y45_N12
\datapath|Mux1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux1~10_combout\ = (\datapath|inst\(21) & (((\datapath|inst\(22))))) # (!\datapath|inst\(21) & ((\datapath|inst\(22) & ((\datapath|reg10\(30)))) # (!\datapath|inst\(22) & (\datapath|reg8\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg8\(30),
	datab => \datapath|inst\(21),
	datac => \datapath|reg10\(30),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux1~10_combout\);

-- Location: FF_X57_Y45_N5
\datapath|reg9[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[30]~94_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg9\(30));

-- Location: LCCOMB_X57_Y45_N4
\datapath|Mux1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux1~11_combout\ = (\datapath|Mux1~10_combout\ & ((\datapath|reg11\(30)) # ((!\datapath|inst\(21))))) # (!\datapath|Mux1~10_combout\ & (((\datapath|reg9\(30) & \datapath|inst\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg11\(30),
	datab => \datapath|Mux1~10_combout\,
	datac => \datapath|reg9\(30),
	datad => \datapath|inst\(21),
	combout => \datapath|Mux1~11_combout\);

-- Location: LCCOMB_X50_Y45_N26
\datapath|Mux1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux1~16_combout\ = (\datapath|Mux7~1_combout\ & (((\datapath|Mux1~11_combout\) # (\datapath|Mux7~0_combout\)))) # (!\datapath|Mux7~1_combout\ & (\datapath|Mux1~15_combout\ & ((!\datapath|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux1~15_combout\,
	datab => \datapath|Mux1~11_combout\,
	datac => \datapath|Mux7~1_combout\,
	datad => \datapath|Mux7~0_combout\,
	combout => \datapath|Mux1~16_combout\);

-- Location: FF_X56_Y49_N23
\datapath|reg30[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[30]~94_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg30\(30));

-- Location: FF_X56_Y49_N29
\datapath|reg26[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[30]~94_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg26\(30));

-- Location: LCCOMB_X56_Y49_N22
\datapath|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux1~1_combout\ = (\datapath|Mux1~0_combout\ & (((\datapath|reg30\(30))) # (!\datapath|inst\(24)))) # (!\datapath|Mux1~0_combout\ & (\datapath|inst\(24) & ((\datapath|reg26\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux1~0_combout\,
	datab => \datapath|inst\(24),
	datac => \datapath|reg30\(30),
	datad => \datapath|reg26\(30),
	combout => \datapath|Mux1~1_combout\);

-- Location: FF_X49_Y46_N9
\datapath|reg25[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[30]~94_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg25\(30));

-- Location: FF_X49_Y46_N19
\datapath|reg17[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[30]~94_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg17\(30));

-- Location: LCCOMB_X49_Y46_N8
\datapath|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux1~2_combout\ = (\datapath|inst\(24) & ((\datapath|inst\(23)) # ((\datapath|reg25\(30))))) # (!\datapath|inst\(24) & (!\datapath|inst\(23) & ((\datapath|reg17\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|inst\(23),
	datac => \datapath|reg25\(30),
	datad => \datapath|reg17\(30),
	combout => \datapath|Mux1~2_combout\);

-- Location: FF_X53_Y48_N17
\datapath|reg21[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[30]~94_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg21\(30));

-- Location: LCCOMB_X53_Y48_N16
\datapath|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux1~3_combout\ = (\datapath|Mux1~2_combout\ & ((\datapath|reg29\(30)) # ((!\datapath|inst\(23))))) # (!\datapath|Mux1~2_combout\ & (((\datapath|reg21\(30) & \datapath|inst\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg29\(30),
	datab => \datapath|Mux1~2_combout\,
	datac => \datapath|reg21\(30),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux1~3_combout\);

-- Location: LCCOMB_X50_Y45_N30
\datapath|Mux1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux1~6_combout\ = (\datapath|inst\(22) & (((\datapath|inst\(21))))) # (!\datapath|inst\(22) & ((\datapath|inst\(21) & ((\datapath|Mux1~3_combout\))) # (!\datapath|inst\(21) & (\datapath|Mux1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux1~5_combout\,
	datab => \datapath|inst\(22),
	datac => \datapath|Mux1~3_combout\,
	datad => \datapath|inst\(21),
	combout => \datapath|Mux1~6_combout\);

-- Location: LCCOMB_X50_Y45_N24
\datapath|Mux1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux1~9_combout\ = (\datapath|Mux1~6_combout\ & ((\datapath|Mux1~8_combout\) # ((!\datapath|inst\(22))))) # (!\datapath|Mux1~6_combout\ & (((\datapath|Mux1~1_combout\ & \datapath|inst\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux1~8_combout\,
	datab => \datapath|Mux1~1_combout\,
	datac => \datapath|Mux1~6_combout\,
	datad => \datapath|inst\(22),
	combout => \datapath|Mux1~9_combout\);

-- Location: LCCOMB_X50_Y45_N4
\datapath|Mux1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux1~19_combout\ = (\datapath|Mux7~0_combout\ & ((\datapath|Mux1~16_combout\ & (\datapath|Mux1~18_combout\)) # (!\datapath|Mux1~16_combout\ & ((\datapath|Mux1~9_combout\))))) # (!\datapath|Mux7~0_combout\ & (((\datapath|Mux1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux1~18_combout\,
	datab => \datapath|Mux7~0_combout\,
	datac => \datapath|Mux1~16_combout\,
	datad => \datapath|Mux1~9_combout\,
	combout => \datapath|Mux1~19_combout\);

-- Location: LCCOMB_X46_Y45_N4
\datapath|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector1~0_combout\ = (\controller|alu_l_sel_o~q\ & (\datapath|pgc\(30))) # (!\controller|alu_l_sel_o~q\ & ((\datapath|Mux1~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|pgc\(30),
	datac => \controller|alu_l_sel_o~q\,
	datad => \datapath|Mux1~19_combout\,
	combout => \datapath|Selector1~0_combout\);

-- Location: LCCOMB_X46_Y41_N20
\datapath|alu|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux3~0_combout\ = (\datapath|Selector34~0_combout\ & ((\datapath|alu|Mux27~0_combout\) # ((!\datapath|alu|Mux27~1_combout\ & \datapath|Selector2~0_combout\)))) # (!\datapath|Selector34~0_combout\ & (\datapath|alu|Mux27~0_combout\ & 
-- ((\datapath|alu|Mux27~1_combout\) # (\datapath|Selector2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector34~0_combout\,
	datab => \datapath|alu|Mux27~0_combout\,
	datac => \datapath|alu|Mux27~1_combout\,
	datad => \datapath|Selector2~0_combout\,
	combout => \datapath|alu|Mux3~0_combout\);

-- Location: LCCOMB_X57_Y46_N18
\datapath|Mux61~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux61~3_combout\ = (\datapath|inst\(17) & !\datapath|inst\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath|inst\(17),
	datad => \datapath|inst\(18),
	combout => \datapath|Mux61~3_combout\);

-- Location: IOIBUF_X60_Y0_N22
\dbus_d_i[29]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dbus_d_i(29),
	o => \dbus_d_i[29]~input_o\);

-- Location: LCCOMB_X47_Y48_N10
\controller|ctrl_data_o[24]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o[24]~49_combout\ = (((!\datapath|inst\(27)) # (!\datapath|inst\(26))) # (!\datapath|inst\(29))) # (!\datapath|inst\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(28),
	datab => \datapath|inst\(29),
	datac => \datapath|inst\(26),
	datad => \datapath|inst\(27),
	combout => \controller|ctrl_data_o[24]~49_combout\);

-- Location: LCCOMB_X49_Y48_N14
\controller|ctrl_data_o~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o~77_combout\ = (\datapath|inst\(13) & (((!\datapath|inst\(29) & !\datapath|inst\(28))) # (!\controller|ctrl_data_o[24]~49_combout\))) # (!\datapath|inst\(13) & (!\datapath|inst\(29) & (!\datapath|inst\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(13),
	datab => \datapath|inst\(29),
	datac => \datapath|inst\(28),
	datad => \controller|ctrl_data_o[24]~49_combout\,
	combout => \controller|ctrl_data_o~77_combout\);

-- Location: LCCOMB_X47_Y48_N14
\controller|ctrl_data_o[29]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o[29]~3_combout\ = (\controller|ctrl_data_o[24]~44_combout\ & (\datapath|inst\(15))) # (!\controller|ctrl_data_o[24]~44_combout\ & ((\controller|ctrl_data_o~77_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(15),
	datab => \controller|ctrl_data_o[24]~44_combout\,
	datad => \controller|ctrl_data_o~77_combout\,
	combout => \controller|ctrl_data_o[29]~3_combout\);

-- Location: LCCOMB_X47_Y48_N8
\controller|ctrl_data_o~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o~73_combout\ = (!\datapath|inst\(31) & (\controller|Mux52~4_combout\ & (\datapath|inst\(28) & !\datapath|inst\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(31),
	datab => \controller|Mux52~4_combout\,
	datac => \datapath|inst\(28),
	datad => \datapath|inst\(30),
	combout => \controller|ctrl_data_o~73_combout\);

-- Location: FF_X47_Y48_N15
\controller|ctrl_data_o[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \controller|ctrl_data_o[29]~3_combout\,
	asdata => \controller|ctrl_data_o~73_combout\,
	sload => \controller|state\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller|ctrl_data_o\(29));

-- Location: LCCOMB_X56_Y39_N6
\datapath|regnxt[29]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[29]~89_combout\ = (\datapath|regnxt[31]~0_combout\ & (((\controller|den~q\)))) # (!\datapath|regnxt[31]~0_combout\ & ((\controller|den~q\ & (\datapath|mdu|hireg\(29))) # (!\controller|den~q\ & ((\controller|ctrl_data_o\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|hireg\(29),
	datab => \datapath|regnxt[31]~0_combout\,
	datac => \controller|ctrl_data_o\(29),
	datad => \controller|den~q\,
	combout => \datapath|regnxt[29]~89_combout\);

-- Location: LCCOMB_X56_Y39_N24
\datapath|regnxt[29]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[29]~90_combout\ = (\datapath|regnxt[31]~0_combout\ & ((\datapath|regnxt[29]~89_combout\ & (\datapath|mdu|loreg\(29))) # (!\datapath|regnxt[29]~89_combout\ & ((\dbus_d_i[29]~input_o\))))) # (!\datapath|regnxt[31]~0_combout\ & 
-- (((\datapath|regnxt[29]~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|loreg\(29),
	datab => \datapath|regnxt[31]~0_combout\,
	datac => \dbus_d_i[29]~input_o\,
	datad => \datapath|regnxt[29]~89_combout\,
	combout => \datapath|regnxt[29]~90_combout\);

-- Location: LCCOMB_X56_Y39_N28
\datapath|regnxt[29]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[29]~91_combout\ = (\datapath|regnxt[31]~3_combout\ & ((\datapath|regnxt[29]~90_combout\))) # (!\datapath|regnxt[31]~3_combout\ & (\datapath|alu|Mux3~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alu|Mux3~1_combout\,
	datac => \datapath|regnxt[31]~3_combout\,
	datad => \datapath|regnxt[29]~90_combout\,
	combout => \datapath|regnxt[29]~91_combout\);

-- Location: FF_X58_Y40_N11
\datapath|reg2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[29]~91_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg2\(29));

-- Location: LCCOMB_X55_Y47_N10
\datapath|Mux61~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux61~2_combout\ = (\datapath|inst\(18)) # ((\datapath|inst\(17) & \datapath|inst\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|inst\(17),
	datac => \datapath|inst\(16),
	datad => \datapath|inst\(18),
	combout => \datapath|Mux61~2_combout\);

-- Location: LCCOMB_X57_Y46_N22
\datapath|Decoder0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Decoder0~19_combout\ = (!\datapath|inst\(17) & !\datapath|inst\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath|inst\(17),
	datad => \datapath|inst\(19),
	combout => \datapath|Decoder0~19_combout\);

-- Location: LCCOMB_X54_Y42_N24
\datapath|reg_en[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|reg_en\(1) = (\datapath|Decoder1~11_combout\) # ((\controller|ten~q\ & (\datapath|Decoder0~19_combout\ & \datapath|Decoder0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Decoder1~11_combout\,
	datab => \controller|ten~q\,
	datac => \datapath|Decoder0~19_combout\,
	datad => \datapath|Decoder0~20_combout\,
	combout => \datapath|reg_en\(1));

-- Location: FF_X58_Y44_N31
\datapath|reg1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[29]~91_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg1\(29));

-- Location: FF_X58_Y44_N9
\datapath|reg7[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[29]~91_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg7\(29));

-- Location: FF_X59_Y44_N19
\datapath|reg5[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[29]~91_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg5\(29));

-- Location: LCCOMB_X58_Y44_N8
\datapath|Mux34~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux34~13_combout\ = (\datapath|Mux34~12_combout\ & (((\datapath|reg7\(29))) # (!\datapath|inst\(16)))) # (!\datapath|Mux34~12_combout\ & (\datapath|inst\(16) & ((\datapath|reg5\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux34~12_combout\,
	datab => \datapath|inst\(16),
	datac => \datapath|reg7\(29),
	datad => \datapath|reg5\(29),
	combout => \datapath|Mux34~13_combout\);

-- Location: LCCOMB_X58_Y44_N30
\datapath|Mux34~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux34~14_combout\ = (\datapath|Mux61~1_combout\ & ((\datapath|Mux61~2_combout\ & ((\datapath|Mux34~13_combout\))) # (!\datapath|Mux61~2_combout\ & (\datapath|reg1\(29))))) # (!\datapath|Mux61~1_combout\ & (\datapath|Mux61~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~1_combout\,
	datab => \datapath|Mux61~2_combout\,
	datac => \datapath|reg1\(29),
	datad => \datapath|Mux34~13_combout\,
	combout => \datapath|Mux34~14_combout\);

-- Location: LCCOMB_X58_Y40_N10
\datapath|Mux34~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux34~15_combout\ = (\datapath|Mux61~3_combout\ & ((\datapath|Mux34~14_combout\ & (\datapath|reg3\(29))) # (!\datapath|Mux34~14_combout\ & ((\datapath|reg2\(29)))))) # (!\datapath|Mux61~3_combout\ & (((\datapath|Mux34~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg3\(29),
	datab => \datapath|Mux61~3_combout\,
	datac => \datapath|reg2\(29),
	datad => \datapath|Mux34~14_combout\,
	combout => \datapath|Mux34~15_combout\);

-- Location: FF_X59_Y45_N17
\datapath|reg27[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[29]~91_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg27\(29));

-- Location: FF_X59_Y45_N19
\datapath|reg31[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[29]~91_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg31\(29));

-- Location: LCCOMB_X59_Y45_N18
\datapath|Mux34~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux34~10_combout\ = (\datapath|Mux34~9_combout\ & (((\datapath|reg31\(29)) # (!\datapath|inst\(19))))) # (!\datapath|Mux34~9_combout\ & (\datapath|reg27\(29) & ((\datapath|inst\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux34~9_combout\,
	datab => \datapath|reg27\(29),
	datac => \datapath|reg31\(29),
	datad => \datapath|inst\(19),
	combout => \datapath|Mux34~10_combout\);

-- Location: FF_X53_Y46_N7
\datapath|reg18[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[29]~91_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg18\(29));

-- Location: LCCOMB_X53_Y46_N6
\datapath|Mux34~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux34~4_combout\ = (\datapath|inst\(19) & (((\datapath|inst\(18))))) # (!\datapath|inst\(19) & ((\datapath|inst\(18) & (\datapath|reg22\(29))) # (!\datapath|inst\(18) & ((\datapath|reg18\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg22\(29),
	datab => \datapath|inst\(19),
	datac => \datapath|reg18\(29),
	datad => \datapath|inst\(18),
	combout => \datapath|Mux34~4_combout\);

-- Location: FF_X50_Y44_N15
\datapath|reg30[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[29]~91_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg30\(29));

-- Location: LCCOMB_X50_Y44_N14
\datapath|Mux34~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux34~5_combout\ = (\datapath|Mux34~4_combout\ & (((\datapath|reg30\(29)) # (!\datapath|inst\(19))))) # (!\datapath|Mux34~4_combout\ & (\datapath|reg26\(29) & ((\datapath|inst\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg26\(29),
	datab => \datapath|Mux34~4_combout\,
	datac => \datapath|reg30\(29),
	datad => \datapath|inst\(19),
	combout => \datapath|Mux34~5_combout\);

-- Location: LCCOMB_X50_Y41_N0
\datapath|Mux34~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux34~8_combout\ = (\datapath|inst\(16) & (((\datapath|inst\(17))))) # (!\datapath|inst\(16) & ((\datapath|inst\(17) & ((\datapath|Mux34~5_combout\))) # (!\datapath|inst\(17) & (\datapath|Mux34~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux34~7_combout\,
	datab => \datapath|inst\(16),
	datac => \datapath|Mux34~5_combout\,
	datad => \datapath|inst\(17),
	combout => \datapath|Mux34~8_combout\);

-- Location: LCCOMB_X50_Y41_N18
\datapath|Mux34~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux34~11_combout\ = (\datapath|inst\(16) & ((\datapath|Mux34~8_combout\ & ((\datapath|Mux34~10_combout\))) # (!\datapath|Mux34~8_combout\ & (\datapath|Mux34~3_combout\)))) # (!\datapath|inst\(16) & (((\datapath|Mux34~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux34~3_combout\,
	datab => \datapath|Mux34~10_combout\,
	datac => \datapath|inst\(16),
	datad => \datapath|Mux34~8_combout\,
	combout => \datapath|Mux34~11_combout\);

-- Location: LCCOMB_X50_Y41_N4
\datapath|Mux34~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux34~16_combout\ = (\datapath|Mux61~4_combout\ & (((\datapath|Mux61~0_combout\)))) # (!\datapath|Mux61~4_combout\ & ((\datapath|Mux61~0_combout\ & ((\datapath|Mux34~11_combout\))) # (!\datapath|Mux61~0_combout\ & 
-- (\datapath|Mux34~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~4_combout\,
	datab => \datapath|Mux34~15_combout\,
	datac => \datapath|Mux61~0_combout\,
	datad => \datapath|Mux34~11_combout\,
	combout => \datapath|Mux34~16_combout\);

-- Location: FF_X56_Y40_N19
\datapath|reg11[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[29]~91_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg11\(29));

-- Location: FF_X56_Y40_N17
\datapath|reg10[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[29]~91_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg10\(29));

-- Location: FF_X57_Y41_N9
\datapath|reg8[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[29]~91_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg8\(29));

-- Location: FF_X57_Y40_N27
\datapath|reg9[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[29]~91_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg9\(29));

-- Location: LCCOMB_X57_Y41_N8
\datapath|Mux34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux34~0_combout\ = (\datapath|inst\(16) & ((\datapath|inst\(17)) # ((\datapath|reg9\(29))))) # (!\datapath|inst\(16) & (!\datapath|inst\(17) & (\datapath|reg8\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg8\(29),
	datad => \datapath|reg9\(29),
	combout => \datapath|Mux34~0_combout\);

-- Location: LCCOMB_X56_Y40_N16
\datapath|Mux34~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux34~1_combout\ = (\datapath|inst\(17) & ((\datapath|Mux34~0_combout\ & (\datapath|reg11\(29))) # (!\datapath|Mux34~0_combout\ & ((\datapath|reg10\(29)))))) # (!\datapath|inst\(17) & (((\datapath|Mux34~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(17),
	datab => \datapath|reg11\(29),
	datac => \datapath|reg10\(29),
	datad => \datapath|Mux34~0_combout\,
	combout => \datapath|Mux34~1_combout\);

-- Location: FF_X49_Y40_N1
\datapath|reg13[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[29]~91_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg13\(29));

-- Location: FF_X49_Y40_N11
\datapath|reg15[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[29]~91_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg15\(29));

-- Location: LCCOMB_X49_Y40_N10
\datapath|Mux34~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux34~18_combout\ = (\datapath|Mux34~17_combout\ & (((\datapath|reg15\(29)) # (!\datapath|inst\(16))))) # (!\datapath|Mux34~17_combout\ & (\datapath|reg13\(29) & ((\datapath|inst\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux34~17_combout\,
	datab => \datapath|reg13\(29),
	datac => \datapath|reg15\(29),
	datad => \datapath|inst\(16),
	combout => \datapath|Mux34~18_combout\);

-- Location: LCCOMB_X50_Y41_N8
\datapath|Mux34~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux34~19_combout\ = (\datapath|Mux61~4_combout\ & ((\datapath|Mux34~16_combout\ & ((\datapath|Mux34~18_combout\))) # (!\datapath|Mux34~16_combout\ & (\datapath|Mux34~1_combout\)))) # (!\datapath|Mux61~4_combout\ & (\datapath|Mux34~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~4_combout\,
	datab => \datapath|Mux34~16_combout\,
	datac => \datapath|Mux34~1_combout\,
	datad => \datapath|Mux34~18_combout\,
	combout => \datapath|Mux34~19_combout\);

-- Location: LCCOMB_X46_Y41_N12
\datapath|alu|alu_res~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|alu_res~94_combout\ = \datapath|Selector2~0_combout\ $ (((\controller|alu_r_sel_o~q\ & (\controller|ctrl_data_o\(29))) # (!\controller|alu_r_sel_o~q\ & ((\datapath|Mux34~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_data_o\(29),
	datab => \datapath|Selector2~0_combout\,
	datac => \controller|alu_r_sel_o~q\,
	datad => \datapath|Mux34~19_combout\,
	combout => \datapath|alu|alu_res~94_combout\);

-- Location: LCCOMB_X46_Y41_N18
\datapath|alu|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux3~1_combout\ = (\datapath|alu|Mux3~0_combout\ & (((\datapath|alu|alu_res~94_combout\) # (!\datapath|alu|Mux27~1_combout\)))) # (!\datapath|alu|Mux3~0_combout\ & (\datapath|alu|Add0~90_combout\ & (\datapath|alu|Mux27~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Add0~90_combout\,
	datab => \datapath|alu|Mux3~0_combout\,
	datac => \datapath|alu|Mux27~1_combout\,
	datad => \datapath|alu|alu_res~94_combout\,
	combout => \datapath|alu|Mux3~1_combout\);

-- Location: FF_X46_Y41_N19
\datapath|pgc[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Mux3~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \controller|pgcen~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pgc\(29));

-- Location: LCCOMB_X46_Y41_N24
\datapath|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector2~0_combout\ = (\controller|alu_l_sel_o~q\ & ((\datapath|pgc\(29)))) # (!\controller|alu_l_sel_o~q\ & (\datapath|Mux2~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux2~19_combout\,
	datab => \datapath|pgc\(29),
	datac => \controller|alu_l_sel_o~q\,
	combout => \datapath|Selector2~0_combout\);

-- Location: LCCOMB_X47_Y48_N28
\controller|ctrl_data_o[28]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o[28]~2_combout\ = (\controller|ctrl_data_o[24]~44_combout\ & ((\datapath|inst\(15)))) # (!\controller|ctrl_data_o[24]~44_combout\ & (\controller|ctrl_data_o~76_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_data_o~76_combout\,
	datab => \controller|ctrl_data_o[24]~44_combout\,
	datad => \datapath|inst\(15),
	combout => \controller|ctrl_data_o[28]~2_combout\);

-- Location: FF_X47_Y48_N29
\controller|ctrl_data_o[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \controller|ctrl_data_o[28]~2_combout\,
	asdata => \controller|ctrl_data_o~73_combout\,
	sload => \controller|state\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller|ctrl_data_o\(28));

-- Location: LCCOMB_X46_Y43_N18
\datapath|mdu|loreg~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~60_combout\ = (\datapath|mdu|busy~q\ & (\datapath|mdu|loreg~59_combout\)) # (!\datapath|mdu|busy~q\ & ((\datapath|Mux34~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|loreg~59_combout\,
	datab => \datapath|Mux34~19_combout\,
	datad => \datapath|mdu|busy~q\,
	combout => \datapath|mdu|loreg~60_combout\);

-- Location: FF_X46_Y43_N19
\datapath|mdu|loreg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|loreg~60_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|loreg[11]~2_combout\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|loreg\(29));

-- Location: LCCOMB_X56_Y39_N12
\datapath|mdu|loreg~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~57_combout\ = (\datapath|mdu|cmode~q\ & ((\datapath|mdu|loreg\(29)))) # (!\datapath|mdu|cmode~q\ & (\datapath|mdu|loreg\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|loreg\(27),
	datac => \datapath|mdu|cmode~q\,
	datad => \datapath|mdu|loreg\(29),
	combout => \datapath|mdu|loreg~57_combout\);

-- Location: LCCOMB_X46_Y42_N26
\datapath|mdu|loreg~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~58_combout\ = (\datapath|mdu|busy~q\ & ((\datapath|mdu|loreg~57_combout\))) # (!\datapath|mdu|busy~q\ & (\datapath|Mux35~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux35~19_combout\,
	datac => \datapath|mdu|busy~q\,
	datad => \datapath|mdu|loreg~57_combout\,
	combout => \datapath|mdu|loreg~58_combout\);

-- Location: FF_X46_Y42_N27
\datapath|mdu|loreg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|loreg~58_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|loreg[11]~2_combout\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|loreg\(28));

-- Location: LCCOMB_X50_Y45_N6
\datapath|regnxt[28]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[28]~86_combout\ = (\datapath|regnxt[31]~0_combout\ & (((\controller|den~q\)))) # (!\datapath|regnxt[31]~0_combout\ & ((\controller|den~q\ & (\datapath|mdu|hireg\(28))) # (!\controller|den~q\ & ((\controller|ctrl_data_o\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|hireg\(28),
	datab => \datapath|regnxt[31]~0_combout\,
	datac => \controller|den~q\,
	datad => \controller|ctrl_data_o\(28),
	combout => \datapath|regnxt[28]~86_combout\);

-- Location: LCCOMB_X50_Y45_N8
\datapath|regnxt[28]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[28]~87_combout\ = (\datapath|regnxt[31]~0_combout\ & ((\datapath|regnxt[28]~86_combout\ & ((\datapath|mdu|loreg\(28)))) # (!\datapath|regnxt[28]~86_combout\ & (\dbus_d_i[28]~input_o\)))) # (!\datapath|regnxt[31]~0_combout\ & 
-- (((\datapath|regnxt[28]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbus_d_i[28]~input_o\,
	datab => \datapath|regnxt[31]~0_combout\,
	datac => \datapath|mdu|loreg\(28),
	datad => \datapath|regnxt[28]~86_combout\,
	combout => \datapath|regnxt[28]~87_combout\);

-- Location: LCCOMB_X58_Y42_N22
\datapath|regnxt[28]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[28]~88_combout\ = (\datapath|regnxt[31]~3_combout\ & ((\datapath|regnxt[28]~87_combout\))) # (!\datapath|regnxt[31]~3_combout\ & (\datapath|alu|Mux4~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Mux4~1_combout\,
	datac => \datapath|regnxt[31]~3_combout\,
	datad => \datapath|regnxt[28]~87_combout\,
	combout => \datapath|regnxt[28]~88_combout\);

-- Location: LCCOMB_X54_Y43_N20
\datapath|reg_en[14]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|reg_en\(14) = (\datapath|Decoder1~20_combout\ & ((\datapath|inst\(12)) # ((\datapath|Decoder0~5_combout\ & \datapath|Decoder0~29_combout\)))) # (!\datapath|Decoder1~20_combout\ & (((\datapath|Decoder0~5_combout\ & 
-- \datapath|Decoder0~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Decoder1~20_combout\,
	datab => \datapath|inst\(12),
	datac => \datapath|Decoder0~5_combout\,
	datad => \datapath|Decoder0~29_combout\,
	combout => \datapath|reg_en\(14));

-- Location: FF_X52_Y40_N25
\datapath|reg14[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[28]~88_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg14\(28));

-- Location: FF_X52_Y40_N19
\datapath|reg15[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[28]~88_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg15\(28));

-- Location: FF_X54_Y40_N23
\datapath|reg12[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[28]~88_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg12\(28));

-- Location: FF_X54_Y40_N21
\datapath|reg13[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[28]~88_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg13\(28));

-- Location: LCCOMB_X54_Y40_N22
\datapath|Mux35~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux35~17_combout\ = (\datapath|inst\(16) & ((\datapath|inst\(17)) # ((\datapath|reg13\(28))))) # (!\datapath|inst\(16) & (!\datapath|inst\(17) & (\datapath|reg12\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg12\(28),
	datad => \datapath|reg13\(28),
	combout => \datapath|Mux35~17_combout\);

-- Location: LCCOMB_X52_Y40_N18
\datapath|Mux35~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux35~18_combout\ = (\datapath|inst\(17) & ((\datapath|Mux35~17_combout\ & ((\datapath|reg15\(28)))) # (!\datapath|Mux35~17_combout\ & (\datapath|reg14\(28))))) # (!\datapath|inst\(17) & (((\datapath|Mux35~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(17),
	datab => \datapath|reg14\(28),
	datac => \datapath|reg15\(28),
	datad => \datapath|Mux35~17_combout\,
	combout => \datapath|Mux35~18_combout\);

-- Location: FF_X60_Y45_N23
\datapath|reg19[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[28]~88_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg19\(28));

-- Location: FF_X60_Y45_N21
\datapath|reg23[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[28]~88_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg23\(28));

-- Location: LCCOMB_X60_Y45_N22
\datapath|Mux35~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux35~7_combout\ = (\datapath|inst\(19) & (\datapath|inst\(18))) # (!\datapath|inst\(19) & ((\datapath|inst\(18) & ((\datapath|reg23\(28)))) # (!\datapath|inst\(18) & (\datapath|reg19\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|inst\(18),
	datac => \datapath|reg19\(28),
	datad => \datapath|reg23\(28),
	combout => \datapath|Mux35~7_combout\);

-- Location: FF_X56_Y48_N21
\datapath|reg27[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[28]~88_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg27\(28));

-- Location: LCCOMB_X56_Y48_N20
\datapath|Mux35~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux35~8_combout\ = (\datapath|Mux35~7_combout\ & ((\datapath|reg31\(28)) # ((!\datapath|inst\(19))))) # (!\datapath|Mux35~7_combout\ & (((\datapath|reg27\(28) & \datapath|inst\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg31\(28),
	datab => \datapath|Mux35~7_combout\,
	datac => \datapath|reg27\(28),
	datad => \datapath|inst\(19),
	combout => \datapath|Mux35~8_combout\);

-- Location: FF_X50_Y44_N11
\datapath|reg30[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[28]~88_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg30\(28));

-- Location: FF_X50_Y44_N1
\datapath|reg26[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[28]~88_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg26\(28));

-- Location: LCCOMB_X50_Y44_N0
\datapath|Mux35~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux35~1_combout\ = (\datapath|Mux35~0_combout\ & ((\datapath|reg30\(28)) # ((!\datapath|inst\(19))))) # (!\datapath|Mux35~0_combout\ & (((\datapath|reg26\(28) & \datapath|inst\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux35~0_combout\,
	datab => \datapath|reg30\(28),
	datac => \datapath|reg26\(28),
	datad => \datapath|inst\(19),
	combout => \datapath|Mux35~1_combout\);

-- Location: FF_X58_Y47_N25
\datapath|reg20[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[28]~88_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg20\(28));

-- Location: LCCOMB_X56_Y44_N6
\datapath|Decoder0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Decoder0~17_combout\ = (!\datapath|inst\(17) & !\datapath|inst\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath|inst\(17),
	datad => \datapath|inst\(16),
	combout => \datapath|Decoder0~17_combout\);

-- Location: LCCOMB_X54_Y44_N12
\datapath|Decoder0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Decoder0~16_combout\ = (\datapath|inst\(19) & (\datapath|inst\(18) & (\datapath|inst\(20) & \controller|ten~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|inst\(18),
	datac => \datapath|inst\(20),
	datad => \controller|ten~q\,
	combout => \datapath|Decoder0~16_combout\);

-- Location: LCCOMB_X54_Y44_N22
\datapath|reg_en[28]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|reg_en\(28) = (\datapath|Decoder1~3_combout\ & ((\datapath|Decoder1~6_combout\) # ((\datapath|Decoder0~17_combout\ & \datapath|Decoder0~16_combout\)))) # (!\datapath|Decoder1~3_combout\ & (\datapath|Decoder0~17_combout\ & 
-- ((\datapath|Decoder0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Decoder1~3_combout\,
	datab => \datapath|Decoder0~17_combout\,
	datac => \datapath|Decoder1~6_combout\,
	datad => \datapath|Decoder0~16_combout\,
	combout => \datapath|reg_en\(28));

-- Location: FF_X58_Y47_N27
\datapath|reg28[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[28]~88_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg28\(28));

-- Location: FF_X59_Y47_N23
\datapath|reg16[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[28]~88_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg16\(28));

-- Location: FF_X59_Y47_N29
\datapath|reg24[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[28]~88_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg24\(28));

-- Location: LCCOMB_X59_Y47_N22
\datapath|Mux35~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux35~4_combout\ = (\datapath|inst\(18) & (\datapath|inst\(19))) # (!\datapath|inst\(18) & ((\datapath|inst\(19) & ((\datapath|reg24\(28)))) # (!\datapath|inst\(19) & (\datapath|reg16\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|inst\(19),
	datac => \datapath|reg16\(28),
	datad => \datapath|reg24\(28),
	combout => \datapath|Mux35~4_combout\);

-- Location: LCCOMB_X58_Y47_N26
\datapath|Mux35~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux35~5_combout\ = (\datapath|inst\(18) & ((\datapath|Mux35~4_combout\ & ((\datapath|reg28\(28)))) # (!\datapath|Mux35~4_combout\ & (\datapath|reg20\(28))))) # (!\datapath|inst\(18) & (((\datapath|Mux35~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|reg20\(28),
	datac => \datapath|reg28\(28),
	datad => \datapath|Mux35~4_combout\,
	combout => \datapath|Mux35~5_combout\);

-- Location: LCCOMB_X50_Y41_N2
\datapath|Mux35~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux35~6_combout\ = (\datapath|inst\(16) & ((\datapath|Mux35~3_combout\) # ((\datapath|inst\(17))))) # (!\datapath|inst\(16) & (((\datapath|Mux35~5_combout\ & !\datapath|inst\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux35~3_combout\,
	datab => \datapath|inst\(16),
	datac => \datapath|Mux35~5_combout\,
	datad => \datapath|inst\(17),
	combout => \datapath|Mux35~6_combout\);

-- Location: LCCOMB_X50_Y41_N12
\datapath|Mux35~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux35~9_combout\ = (\datapath|inst\(17) & ((\datapath|Mux35~6_combout\ & (\datapath|Mux35~8_combout\)) # (!\datapath|Mux35~6_combout\ & ((\datapath|Mux35~1_combout\))))) # (!\datapath|inst\(17) & (((\datapath|Mux35~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(17),
	datab => \datapath|Mux35~8_combout\,
	datac => \datapath|Mux35~1_combout\,
	datad => \datapath|Mux35~6_combout\,
	combout => \datapath|Mux35~9_combout\);

-- Location: LCCOMB_X50_Y41_N26
\datapath|Mux35~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux35~19_combout\ = (\datapath|Mux35~16_combout\ & (((\datapath|Mux35~18_combout\)) # (!\datapath|Mux61~0_combout\))) # (!\datapath|Mux35~16_combout\ & (\datapath|Mux61~0_combout\ & ((\datapath|Mux35~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux35~16_combout\,
	datab => \datapath|Mux61~0_combout\,
	datac => \datapath|Mux35~18_combout\,
	datad => \datapath|Mux35~9_combout\,
	combout => \datapath|Mux35~19_combout\);

-- Location: LCCOMB_X47_Y43_N0
\datapath|alu|Add0~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~86_combout\ = \controller|alu_func_sel_o\(1) $ (((\controller|alu_r_sel_o~q\ & (\controller|ctrl_data_o\(28))) # (!\controller|alu_r_sel_o~q\ & ((\datapath|Mux35~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|alu_func_sel_o\(1),
	datab => \controller|alu_r_sel_o~q\,
	datac => \controller|ctrl_data_o\(28),
	datad => \datapath|Mux35~19_combout\,
	combout => \datapath|alu|Add0~86_combout\);

-- Location: LCCOMB_X47_Y44_N8
\datapath|alu|Add0~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~84_combout\ = ((\datapath|Selector4~0_combout\ $ (\datapath|alu|Add0~83_combout\ $ (!\datapath|alu|Add0~82\)))) # (GND)
-- \datapath|alu|Add0~85\ = CARRY((\datapath|Selector4~0_combout\ & ((\datapath|alu|Add0~83_combout\) # (!\datapath|alu|Add0~82\))) # (!\datapath|Selector4~0_combout\ & (\datapath|alu|Add0~83_combout\ & !\datapath|alu|Add0~82\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector4~0_combout\,
	datab => \datapath|alu|Add0~83_combout\,
	datad => VCC,
	cin => \datapath|alu|Add0~82\,
	combout => \datapath|alu|Add0~84_combout\,
	cout => \datapath|alu|Add0~85\);

-- Location: LCCOMB_X47_Y44_N24
\datapath|alu|alu_res~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|alu_res~79_combout\ = (\datapath|Selector1~0_combout\ & ((\controller|alu_r_sel_o~q\ & (\controller|ctrl_data_o\(30))) # (!\controller|alu_r_sel_o~q\ & ((\datapath|Mux33~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_data_o\(30),
	datab => \datapath|Mux33~19_combout\,
	datac => \controller|alu_r_sel_o~q\,
	datad => \datapath|Selector1~0_combout\,
	combout => \datapath|alu|alu_res~79_combout\);

-- Location: LCCOMB_X47_Y44_N26
\datapath|alu|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux2~0_combout\ = (\datapath|alu|Mux27~0_combout\ & (\datapath|alu|Mux27~1_combout\)) # (!\datapath|alu|Mux27~0_combout\ & ((\datapath|alu|Mux27~1_combout\ & (\datapath|alu|Add0~93_combout\)) # (!\datapath|alu|Mux27~1_combout\ & 
-- ((\datapath|alu|alu_res~79_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Mux27~0_combout\,
	datab => \datapath|alu|Mux27~1_combout\,
	datac => \datapath|alu|Add0~93_combout\,
	datad => \datapath|alu|alu_res~79_combout\,
	combout => \datapath|alu|Mux2~0_combout\);

-- Location: LCCOMB_X47_Y44_N18
\datapath|alu|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux2~1_combout\ = (\datapath|alu|Mux27~0_combout\ & ((\datapath|Selector1~0_combout\ & ((!\datapath|alu|Mux2~0_combout\) # (!\datapath|Selector33~0_combout\))) # (!\datapath|Selector1~0_combout\ & (\datapath|Selector33~0_combout\)))) # 
-- (!\datapath|alu|Mux27~0_combout\ & (((\datapath|alu|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector1~0_combout\,
	datab => \datapath|Selector33~0_combout\,
	datac => \datapath|alu|Mux2~0_combout\,
	datad => \datapath|alu|Mux27~0_combout\,
	combout => \datapath|alu|Mux2~1_combout\);

-- Location: IOIBUF_X58_Y73_N15
\dbus_d_i[30]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dbus_d_i(30),
	o => \dbus_d_i[30]~input_o\);

-- Location: LCCOMB_X43_Y43_N18
\datapath|mdu|hireg~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|hireg~29_combout\ = (\datapath|mdu|cmode~q\ & ((\datapath|mdu|add_ot[30]~58_combout\))) # (!\datapath|mdu|cmode~q\ & (\datapath|mdu|add_ot[29]~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|add_ot[29]~56_combout\,
	datac => \datapath|mdu|cmode~q\,
	datad => \datapath|mdu|add_ot[30]~58_combout\,
	combout => \datapath|mdu|hireg~29_combout\);

-- Location: FF_X43_Y43_N19
\datapath|mdu|hireg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|hireg~29_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|ALT_INV_busy~q\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|hireg\(28));

-- Location: LCCOMB_X56_Y39_N10
\datapath|mdu|add_l[29]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_l[29]~29_combout\ = (\datapath|mdu|cmode~q\ & (\datapath|mdu|hireg\(29))) # (!\datapath|mdu|cmode~q\ & ((\datapath|mdu|hireg\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|hireg\(29),
	datab => \datapath|mdu|hireg\(28),
	datac => \datapath|mdu|cmode~q\,
	combout => \datapath|mdu|add_l[29]~29_combout\);

-- Location: FF_X50_Y41_N27
\datapath|mdu|mdu_r[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Mux35~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|Equal1~10_combout\,
	ena => \datapath|mdu|cmode~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_r\(28));

-- Location: LCCOMB_X42_Y43_N4
\datapath|mdu|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux4~0_combout\ = (!\datapath|mdu|cmode~q\ & (!\datapath|mdu|mdu_r\(28) & !\datapath|mdu|LessThan0~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|cmode~q\,
	datac => \datapath|mdu|mdu_r\(28),
	datad => \datapath|mdu|LessThan0~62_combout\,
	combout => \datapath|mdu|Mux4~0_combout\);

-- Location: FF_X54_Y42_N29
\datapath|reg9[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[28]~88_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg9\(28));

-- Location: FF_X54_Y46_N29
\datapath|reg10[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[28]~88_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg10\(28));

-- Location: LCCOMB_X54_Y46_N28
\datapath|Mux3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux3~10_combout\ = (\datapath|inst\(21) & (((\datapath|inst\(22))))) # (!\datapath|inst\(21) & ((\datapath|inst\(22) & ((\datapath|reg10\(28)))) # (!\datapath|inst\(22) & (\datapath|reg8\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg8\(28),
	datab => \datapath|inst\(21),
	datac => \datapath|reg10\(28),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux3~10_combout\);

-- Location: LCCOMB_X54_Y42_N28
\datapath|Mux3~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux3~11_combout\ = (\datapath|inst\(21) & ((\datapath|Mux3~10_combout\ & (\datapath|reg11\(28))) # (!\datapath|Mux3~10_combout\ & ((\datapath|reg9\(28)))))) # (!\datapath|inst\(21) & (((\datapath|Mux3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg11\(28),
	datab => \datapath|inst\(21),
	datac => \datapath|reg9\(28),
	datad => \datapath|Mux3~10_combout\,
	combout => \datapath|Mux3~11_combout\);

-- Location: LCCOMB_X50_Y44_N4
\datapath|Mux3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux3~16_combout\ = (\datapath|Mux7~0_combout\ & (((\datapath|Mux7~1_combout\)))) # (!\datapath|Mux7~0_combout\ & ((\datapath|Mux7~1_combout\ & ((\datapath|Mux3~11_combout\))) # (!\datapath|Mux7~1_combout\ & (\datapath|Mux3~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux3~15_combout\,
	datab => \datapath|Mux7~0_combout\,
	datac => \datapath|Mux3~11_combout\,
	datad => \datapath|Mux7~1_combout\,
	combout => \datapath|Mux3~16_combout\);

-- Location: LCCOMB_X59_Y47_N28
\datapath|Mux3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux3~4_combout\ = (\datapath|inst\(24) & (((\datapath|reg24\(28)) # (\datapath|inst\(23))))) # (!\datapath|inst\(24) & (\datapath|reg16\(28) & ((!\datapath|inst\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg16\(28),
	datab => \datapath|inst\(24),
	datac => \datapath|reg24\(28),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux3~4_combout\);

-- Location: LCCOMB_X58_Y47_N24
\datapath|Mux3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux3~5_combout\ = (\datapath|inst\(23) & ((\datapath|Mux3~4_combout\ & (\datapath|reg28\(28))) # (!\datapath|Mux3~4_combout\ & ((\datapath|reg20\(28)))))) # (!\datapath|inst\(23) & (((\datapath|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg28\(28),
	datab => \datapath|inst\(23),
	datac => \datapath|reg20\(28),
	datad => \datapath|Mux3~4_combout\,
	combout => \datapath|Mux3~5_combout\);

-- Location: FF_X50_Y46_N17
\datapath|reg21[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[28]~88_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg21\(28));

-- Location: FF_X50_Y46_N19
\datapath|reg29[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[28]~88_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg29\(28));

-- Location: LCCOMB_X50_Y46_N16
\datapath|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux3~3_combout\ = (\datapath|Mux3~2_combout\ & (((\datapath|reg29\(28))) # (!\datapath|inst\(23)))) # (!\datapath|Mux3~2_combout\ & (\datapath|inst\(23) & (\datapath|reg21\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux3~2_combout\,
	datab => \datapath|inst\(23),
	datac => \datapath|reg21\(28),
	datad => \datapath|reg29\(28),
	combout => \datapath|Mux3~3_combout\);

-- Location: LCCOMB_X50_Y44_N8
\datapath|Mux3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux3~6_combout\ = (\datapath|inst\(22) & (\datapath|inst\(21))) # (!\datapath|inst\(22) & ((\datapath|inst\(21) & ((\datapath|Mux3~3_combout\))) # (!\datapath|inst\(21) & (\datapath|Mux3~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(22),
	datab => \datapath|inst\(21),
	datac => \datapath|Mux3~5_combout\,
	datad => \datapath|Mux3~3_combout\,
	combout => \datapath|Mux3~6_combout\);

-- Location: LCCOMB_X57_Y43_N26
\datapath|reg_en[22]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|reg_en\(22) = (\datapath|Decoder1~3_combout\ & ((\datapath|Decoder1~2_combout\) # ((\datapath|Decoder0~3_combout\ & \datapath|Decoder0~2_combout\)))) # (!\datapath|Decoder1~3_combout\ & (\datapath|Decoder0~3_combout\ & 
-- ((\datapath|Decoder0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Decoder1~3_combout\,
	datab => \datapath|Decoder0~3_combout\,
	datac => \datapath|Decoder1~2_combout\,
	datad => \datapath|Decoder0~2_combout\,
	combout => \datapath|reg_en\(22));

-- Location: FF_X54_Y48_N5
\datapath|reg22[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[28]~88_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg22\(28));

-- Location: LCCOMB_X54_Y48_N4
\datapath|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux3~0_combout\ = (\datapath|inst\(23) & (((\datapath|reg22\(28)) # (\datapath|inst\(24))))) # (!\datapath|inst\(23) & (\datapath|reg18\(28) & ((!\datapath|inst\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg18\(28),
	datab => \datapath|inst\(23),
	datac => \datapath|reg22\(28),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux3~0_combout\);

-- Location: LCCOMB_X50_Y44_N10
\datapath|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux3~1_combout\ = (\datapath|inst\(24) & ((\datapath|Mux3~0_combout\ & ((\datapath|reg30\(28)))) # (!\datapath|Mux3~0_combout\ & (\datapath|reg26\(28))))) # (!\datapath|inst\(24) & (((\datapath|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|reg26\(28),
	datac => \datapath|reg30\(28),
	datad => \datapath|Mux3~0_combout\,
	combout => \datapath|Mux3~1_combout\);

-- Location: LCCOMB_X50_Y44_N18
\datapath|Mux3~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux3~9_combout\ = (\datapath|Mux3~6_combout\ & ((\datapath|Mux3~8_combout\) # ((!\datapath|inst\(22))))) # (!\datapath|Mux3~6_combout\ & (((\datapath|inst\(22) & \datapath|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux3~8_combout\,
	datab => \datapath|Mux3~6_combout\,
	datac => \datapath|inst\(22),
	datad => \datapath|Mux3~1_combout\,
	combout => \datapath|Mux3~9_combout\);

-- Location: LCCOMB_X50_Y44_N30
\datapath|Mux3~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux3~19_combout\ = (\datapath|Mux7~0_combout\ & ((\datapath|Mux3~16_combout\ & (\datapath|Mux3~18_combout\)) # (!\datapath|Mux3~16_combout\ & ((\datapath|Mux3~9_combout\))))) # (!\datapath|Mux7~0_combout\ & (((\datapath|Mux3~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux3~18_combout\,
	datab => \datapath|Mux7~0_combout\,
	datac => \datapath|Mux3~16_combout\,
	datad => \datapath|Mux3~9_combout\,
	combout => \datapath|Mux3~19_combout\);

-- Location: LCCOMB_X50_Y44_N26
\datapath|mdu|mdu_l~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~59_combout\ = (\controller|mdu_mode_o~q\ & ((\datapath|Mux3~19_combout\))) # (!\controller|mdu_mode_o~q\ & (\datapath|Mux4~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux4~19_combout\,
	datac => \datapath|Mux3~19_combout\,
	datad => \controller|mdu_mode_o~q\,
	combout => \datapath|mdu|mdu_l~59_combout\);

-- Location: LCCOMB_X42_Y43_N8
\datapath|mdu|mdu_l~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~60_combout\ = (\datapath|mdu|busy~q\ & (\datapath|mdu|mdu_l\(27))) # (!\datapath|mdu|busy~q\ & ((\datapath|mdu|mdu_l~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|mdu_l\(27),
	datab => \datapath|mdu|busy~q\,
	datad => \datapath|mdu|mdu_l~59_combout\,
	combout => \datapath|mdu|mdu_l~60_combout\);

-- Location: LCCOMB_X50_Y41_N6
\datapath|mdu|mdu_l[10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l[10]~2_combout\ = (\datapath|mdu|Equal1~10_combout\ & !\datapath|mdu|busy~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|Equal1~10_combout\,
	datad => \datapath|mdu|busy~q\,
	combout => \datapath|mdu|mdu_l[10]~2_combout\);

-- Location: LCCOMB_X42_Y43_N30
\datapath|mdu|mdu_l[10]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l[10]~3_combout\ = (\datapath|mdu|busy~q\ & (!\datapath|mdu|cmode~q\)) # (!\datapath|mdu|busy~q\ & ((\controller|mdu_start~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|busy~q\,
	datac => \datapath|mdu|cmode~q\,
	datad => \controller|mdu_start~q\,
	combout => \datapath|mdu|mdu_l[10]~3_combout\);

-- Location: FF_X42_Y43_N9
\datapath|mdu|mdu_l[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|mdu_l~60_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|mdu_l[10]~2_combout\,
	ena => \datapath|mdu|mdu_l[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_l\(28));

-- Location: LCCOMB_X57_Y40_N26
\datapath|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux2~0_combout\ = (\datapath|inst\(21) & ((\datapath|inst\(22)) # ((\datapath|reg9\(29))))) # (!\datapath|inst\(21) & (!\datapath|inst\(22) & ((\datapath|reg8\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|inst\(22),
	datac => \datapath|reg9\(29),
	datad => \datapath|reg8\(29),
	combout => \datapath|Mux2~0_combout\);

-- Location: LCCOMB_X56_Y40_N18
\datapath|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux2~1_combout\ = (\datapath|inst\(22) & ((\datapath|Mux2~0_combout\ & ((\datapath|reg11\(29)))) # (!\datapath|Mux2~0_combout\ & (\datapath|reg10\(29))))) # (!\datapath|inst\(22) & (((\datapath|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(22),
	datab => \datapath|reg10\(29),
	datac => \datapath|reg11\(29),
	datad => \datapath|Mux2~0_combout\,
	combout => \datapath|Mux2~1_combout\);

-- Location: FF_X56_Y39_N29
\datapath|reg14[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regnxt[29]~91_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \datapath|reg_en\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg14\(29));

-- Location: FF_X50_Y40_N5
\datapath|reg12[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[29]~91_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg12\(29));

-- Location: LCCOMB_X50_Y40_N2
\datapath|Mux2~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux2~17_combout\ = (\datapath|inst\(22) & ((\datapath|inst\(21)) # ((\datapath|reg14\(29))))) # (!\datapath|inst\(22) & (!\datapath|inst\(21) & ((\datapath|reg12\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(22),
	datab => \datapath|inst\(21),
	datac => \datapath|reg14\(29),
	datad => \datapath|reg12\(29),
	combout => \datapath|Mux2~17_combout\);

-- Location: LCCOMB_X49_Y40_N0
\datapath|Mux2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux2~18_combout\ = (\datapath|inst\(21) & ((\datapath|Mux2~17_combout\ & (\datapath|reg15\(29))) # (!\datapath|Mux2~17_combout\ & ((\datapath|reg13\(29)))))) # (!\datapath|inst\(21) & (((\datapath|Mux2~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg15\(29),
	datab => \datapath|inst\(21),
	datac => \datapath|reg13\(29),
	datad => \datapath|Mux2~17_combout\,
	combout => \datapath|Mux2~18_combout\);

-- Location: FF_X59_Y43_N25
\datapath|reg23[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[29]~91_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg23\(29));

-- Location: FF_X59_Y43_N11
\datapath|reg19[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[29]~91_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg19\(29));

-- Location: LCCOMB_X59_Y43_N24
\datapath|Mux2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux2~9_combout\ = (\datapath|inst\(23) & ((\datapath|inst\(24)) # ((\datapath|reg23\(29))))) # (!\datapath|inst\(23) & (!\datapath|inst\(24) & ((\datapath|reg19\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(23),
	datab => \datapath|inst\(24),
	datac => \datapath|reg23\(29),
	datad => \datapath|reg19\(29),
	combout => \datapath|Mux2~9_combout\);

-- Location: LCCOMB_X59_Y45_N16
\datapath|Mux2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux2~10_combout\ = (\datapath|inst\(24) & ((\datapath|Mux2~9_combout\ & ((\datapath|reg31\(29)))) # (!\datapath|Mux2~9_combout\ & (\datapath|reg27\(29))))) # (!\datapath|inst\(24) & (\datapath|Mux2~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|Mux2~9_combout\,
	datac => \datapath|reg27\(29),
	datad => \datapath|reg31\(29),
	combout => \datapath|Mux2~10_combout\);

-- Location: FF_X53_Y44_N15
\datapath|reg29[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[29]~91_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg29\(29));

-- Location: FF_X53_Y44_N29
\datapath|reg21[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[29]~91_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg21\(29));

-- Location: LCCOMB_X53_Y44_N28
\datapath|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux2~3_combout\ = (\datapath|Mux2~2_combout\ & ((\datapath|reg29\(29)) # ((!\datapath|inst\(23))))) # (!\datapath|Mux2~2_combout\ & (((\datapath|reg21\(29) & \datapath|inst\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux2~2_combout\,
	datab => \datapath|reg29\(29),
	datac => \datapath|reg21\(29),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux2~3_combout\);

-- Location: LCCOMB_X50_Y44_N2
\datapath|Mux2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux2~11_combout\ = (\datapath|Mux2~8_combout\ & (((\datapath|Mux2~10_combout\)) # (!\datapath|inst\(21)))) # (!\datapath|Mux2~8_combout\ & (\datapath|inst\(21) & ((\datapath|Mux2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux2~8_combout\,
	datab => \datapath|inst\(21),
	datac => \datapath|Mux2~10_combout\,
	datad => \datapath|Mux2~3_combout\,
	combout => \datapath|Mux2~11_combout\);

-- Location: LCCOMB_X56_Y43_N28
\datapath|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux7~2_combout\ = (!\datapath|inst\(23) & \datapath|inst\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath|inst\(23),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux7~2_combout\);

-- Location: FF_X57_Y40_N13
\datapath|reg3[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[29]~91_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg3\(29));

-- Location: FF_X59_Y44_N21
\datapath|reg6[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[29]~91_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg6\(29));

-- Location: LCCOMB_X58_Y43_N22
\datapath|reg_en[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|reg_en\(4) = (\datapath|Decoder0~26_combout\) # ((\datapath|Decoder1~14_combout\ & (\datapath|Decoder1~4_combout\ & !\datapath|inst\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Decoder0~26_combout\,
	datab => \datapath|Decoder1~14_combout\,
	datac => \datapath|Decoder1~4_combout\,
	datad => \datapath|inst\(11),
	combout => \datapath|reg_en\(4));

-- Location: FF_X58_Y43_N7
\datapath|reg4[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[29]~91_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg4\(29));

-- Location: LCCOMB_X59_Y44_N20
\datapath|Mux2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux2~12_combout\ = (\datapath|inst\(21) & (\datapath|inst\(22))) # (!\datapath|inst\(21) & ((\datapath|inst\(22) & (\datapath|reg6\(29))) # (!\datapath|inst\(22) & ((\datapath|reg4\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|inst\(22),
	datac => \datapath|reg6\(29),
	datad => \datapath|reg4\(29),
	combout => \datapath|Mux2~12_combout\);

-- Location: LCCOMB_X59_Y44_N18
\datapath|Mux2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux2~13_combout\ = (\datapath|inst\(21) & ((\datapath|Mux2~12_combout\ & ((\datapath|reg7\(29)))) # (!\datapath|Mux2~12_combout\ & (\datapath|reg5\(29))))) # (!\datapath|inst\(21) & (\datapath|Mux2~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|Mux2~12_combout\,
	datac => \datapath|reg5\(29),
	datad => \datapath|reg7\(29),
	combout => \datapath|Mux2~13_combout\);

-- Location: LCCOMB_X58_Y44_N28
\datapath|Mux2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux2~14_combout\ = (\datapath|Mux7~3_combout\ & ((\datapath|Mux7~4_combout\ & ((\datapath|Mux2~13_combout\))) # (!\datapath|Mux7~4_combout\ & (\datapath|reg1\(29))))) # (!\datapath|Mux7~3_combout\ & (\datapath|Mux7~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux7~3_combout\,
	datab => \datapath|Mux7~4_combout\,
	datac => \datapath|reg1\(29),
	datad => \datapath|Mux2~13_combout\,
	combout => \datapath|Mux2~14_combout\);

-- Location: LCCOMB_X57_Y40_N12
\datapath|Mux2~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux2~15_combout\ = (\datapath|Mux7~2_combout\ & ((\datapath|Mux2~14_combout\ & ((\datapath|reg3\(29)))) # (!\datapath|Mux2~14_combout\ & (\datapath|reg2\(29))))) # (!\datapath|Mux7~2_combout\ & (((\datapath|Mux2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg2\(29),
	datab => \datapath|Mux7~2_combout\,
	datac => \datapath|reg3\(29),
	datad => \datapath|Mux2~14_combout\,
	combout => \datapath|Mux2~15_combout\);

-- Location: LCCOMB_X50_Y44_N28
\datapath|Mux2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux2~16_combout\ = (\datapath|Mux7~1_combout\ & (((\datapath|Mux7~0_combout\)))) # (!\datapath|Mux7~1_combout\ & ((\datapath|Mux7~0_combout\ & (\datapath|Mux2~11_combout\)) # (!\datapath|Mux7~0_combout\ & ((\datapath|Mux2~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux7~1_combout\,
	datab => \datapath|Mux2~11_combout\,
	datac => \datapath|Mux7~0_combout\,
	datad => \datapath|Mux2~15_combout\,
	combout => \datapath|Mux2~16_combout\);

-- Location: LCCOMB_X50_Y44_N6
\datapath|Mux2~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux2~19_combout\ = (\datapath|Mux7~1_combout\ & ((\datapath|Mux2~16_combout\ & ((\datapath|Mux2~18_combout\))) # (!\datapath|Mux2~16_combout\ & (\datapath|Mux2~1_combout\)))) # (!\datapath|Mux7~1_combout\ & (((\datapath|Mux2~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux7~1_combout\,
	datab => \datapath|Mux2~1_combout\,
	datac => \datapath|Mux2~18_combout\,
	datad => \datapath|Mux2~16_combout\,
	combout => \datapath|Mux2~19_combout\);

-- Location: LCCOMB_X50_Y44_N20
\datapath|mdu|mdu_l~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~61_combout\ = (\controller|mdu_mode_o~q\ & ((\datapath|Mux2~19_combout\))) # (!\controller|mdu_mode_o~q\ & (\datapath|Mux3~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux3~19_combout\,
	datac => \controller|mdu_mode_o~q\,
	datad => \datapath|Mux2~19_combout\,
	combout => \datapath|mdu|mdu_l~61_combout\);

-- Location: LCCOMB_X42_Y43_N18
\datapath|mdu|mdu_l~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~62_combout\ = (\datapath|mdu|busy~q\ & (\datapath|mdu|mdu_l\(28))) # (!\datapath|mdu|busy~q\ & ((\datapath|mdu|mdu_l~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|busy~q\,
	datac => \datapath|mdu|mdu_l\(28),
	datad => \datapath|mdu|mdu_l~61_combout\,
	combout => \datapath|mdu|mdu_l~62_combout\);

-- Location: FF_X42_Y43_N19
\datapath|mdu|mdu_l[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|mdu_l~62_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|mdu_l[10]~2_combout\,
	ena => \datapath|mdu|mdu_l[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_l\(29));

-- Location: LCCOMB_X46_Y45_N28
\datapath|mdu|mdu_l~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~63_combout\ = (\controller|mdu_mode_o~q\ & ((\datapath|Mux1~19_combout\))) # (!\controller|mdu_mode_o~q\ & (\datapath|Mux2~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller|mdu_mode_o~q\,
	datac => \datapath|Mux2~19_combout\,
	datad => \datapath|Mux1~19_combout\,
	combout => \datapath|mdu|mdu_l~63_combout\);

-- Location: LCCOMB_X42_Y43_N28
\datapath|mdu|mdu_l~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~64_combout\ = (\datapath|mdu|busy~q\ & (\datapath|mdu|mdu_l\(29))) # (!\datapath|mdu|busy~q\ & ((\datapath|mdu|mdu_l~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|mdu_l\(29),
	datac => \datapath|mdu|mdu_l~63_combout\,
	datad => \datapath|mdu|busy~q\,
	combout => \datapath|mdu|mdu_l~64_combout\);

-- Location: FF_X42_Y43_N29
\datapath|mdu|mdu_l[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|mdu_l~64_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|mdu_l[10]~2_combout\,
	ena => \datapath|mdu|mdu_l[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_l\(30));

-- Location: LCCOMB_X46_Y45_N22
\datapath|mdu|mdu_l~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~65_combout\ = (\controller|mdu_mode_o~q\ & ((\datapath|Mux0~19_combout\))) # (!\controller|mdu_mode_o~q\ & (\datapath|Mux1~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux1~19_combout\,
	datab => \controller|mdu_mode_o~q\,
	datac => \datapath|Mux0~19_combout\,
	combout => \datapath|mdu|mdu_l~65_combout\);

-- Location: LCCOMB_X42_Y43_N6
\datapath|mdu|mdu_l~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~66_combout\ = (\datapath|mdu|busy~q\ & (\datapath|mdu|mdu_l\(30))) # (!\datapath|mdu|busy~q\ & ((\datapath|mdu|mdu_l~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|mdu_l\(30),
	datac => \datapath|mdu|mdu_l~65_combout\,
	datad => \datapath|mdu|busy~q\,
	combout => \datapath|mdu|mdu_l~66_combout\);

-- Location: FF_X42_Y43_N7
\datapath|mdu|mdu_l[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|mdu_l~66_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|mdu_l[10]~2_combout\,
	ena => \datapath|mdu|mdu_l[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_l\(31));

-- Location: LCCOMB_X45_Y43_N8
\datapath|mdu|lsb~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|lsb~0_combout\ = (\datapath|mdu|cmode~q\ & ((\datapath|mdu|loreg\(0)))) # (!\datapath|mdu|cmode~q\ & (\datapath|mdu|mdu_l\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|cmode~q\,
	datab => \datapath|mdu|mdu_l\(31),
	datad => \datapath|mdu|loreg\(0),
	combout => \datapath|mdu|lsb~0_combout\);

-- Location: LCCOMB_X50_Y40_N12
\datapath|mdu|lsb~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|lsb~1_combout\ = (!\controller|mdu_mode_o~q\ & \datapath|Mux0~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|mdu_mode_o~q\,
	datac => \datapath|Mux0~19_combout\,
	combout => \datapath|mdu|lsb~1_combout\);

-- Location: FF_X45_Y43_N9
\datapath|mdu|lsb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|lsb~0_combout\,
	asdata => \datapath|mdu|lsb~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => \datapath|mdu|ALT_INV_busy~q\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|lsb~q\);

-- Location: LCCOMB_X46_Y41_N30
\datapath|mdu|add_r_sel[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_r_sel[0]~1_combout\ = (\datapath|mdu|cmode~q\ & \datapath|mdu|lsb~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath|mdu|cmode~q\,
	datad => \datapath|mdu|lsb~q\,
	combout => \datapath|mdu|add_r_sel[0]~1_combout\);

-- Location: LCCOMB_X42_Y43_N22
\datapath|mdu|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux4~1_combout\ = (\datapath|mdu|add_r_sel[0]~1_combout\ & (!\datapath|mdu|add_r_sel[1]~0_combout\ & ((\datapath|mdu|mdu_l\(28))))) # (!\datapath|mdu|add_r_sel[0]~1_combout\ & ((\datapath|mdu|Mux4~0_combout\) # 
-- ((\datapath|mdu|add_r_sel[1]~0_combout\ & !\datapath|mdu|mdu_l\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|add_r_sel[1]~0_combout\,
	datab => \datapath|mdu|Mux4~0_combout\,
	datac => \datapath|mdu|mdu_l\(28),
	datad => \datapath|mdu|add_r_sel[0]~1_combout\,
	combout => \datapath|mdu|Mux4~1_combout\);

-- Location: LCCOMB_X45_Y42_N28
\datapath|mdu|add_r_sel[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_r_sel[1]~0_combout\ = (\datapath|mdu|cmode~q\ & \datapath|mdu|loreg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|cmode~q\,
	datad => \datapath|mdu|loreg\(0),
	combout => \datapath|mdu|add_r_sel[1]~0_combout\);

-- Location: FF_X55_Y46_N31
\datapath|reg11[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[26]~82_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg11\(26));

-- Location: FF_X55_Y46_N13
\datapath|reg9[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[26]~82_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg9\(26));

-- Location: FF_X56_Y46_N29
\datapath|reg10[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[26]~82_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg10\(26));

-- Location: LCCOMB_X56_Y46_N28
\datapath|Mux5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux5~10_combout\ = (\datapath|inst\(21) & (((\datapath|inst\(22))))) # (!\datapath|inst\(21) & ((\datapath|inst\(22) & ((\datapath|reg10\(26)))) # (!\datapath|inst\(22) & (\datapath|reg8\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg8\(26),
	datab => \datapath|inst\(21),
	datac => \datapath|reg10\(26),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux5~10_combout\);

-- Location: LCCOMB_X55_Y46_N12
\datapath|Mux5~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux5~11_combout\ = (\datapath|inst\(21) & ((\datapath|Mux5~10_combout\ & (\datapath|reg11\(26))) # (!\datapath|Mux5~10_combout\ & ((\datapath|reg9\(26)))))) # (!\datapath|inst\(21) & (((\datapath|Mux5~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|reg11\(26),
	datac => \datapath|reg9\(26),
	datad => \datapath|Mux5~10_combout\,
	combout => \datapath|Mux5~11_combout\);

-- Location: FF_X56_Y43_N19
\datapath|reg3[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[26]~82_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg3\(26));

-- Location: FF_X56_Y43_N25
\datapath|reg2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[26]~82_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg2\(26));

-- Location: LCCOMB_X56_Y43_N18
\datapath|Mux5~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux5~15_combout\ = (\datapath|Mux5~14_combout\ & (((\datapath|reg3\(26))) # (!\datapath|Mux7~2_combout\))) # (!\datapath|Mux5~14_combout\ & (\datapath|Mux7~2_combout\ & ((\datapath|reg2\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux5~14_combout\,
	datab => \datapath|Mux7~2_combout\,
	datac => \datapath|reg3\(26),
	datad => \datapath|reg2\(26),
	combout => \datapath|Mux5~15_combout\);

-- Location: LCCOMB_X52_Y45_N20
\datapath|Mux5~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux5~16_combout\ = (\datapath|Mux7~0_combout\ & (\datapath|Mux7~1_combout\)) # (!\datapath|Mux7~0_combout\ & ((\datapath|Mux7~1_combout\ & (\datapath|Mux5~11_combout\)) # (!\datapath|Mux7~1_combout\ & ((\datapath|Mux5~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux7~0_combout\,
	datab => \datapath|Mux7~1_combout\,
	datac => \datapath|Mux5~11_combout\,
	datad => \datapath|Mux5~15_combout\,
	combout => \datapath|Mux5~16_combout\);

-- Location: FF_X53_Y40_N25
\datapath|reg14[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[26]~82_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg14\(26));

-- Location: LCCOMB_X53_Y40_N24
\datapath|Mux5~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux5~18_combout\ = (\datapath|Mux5~17_combout\ & (((\datapath|reg15\(26))) # (!\datapath|inst\(22)))) # (!\datapath|Mux5~17_combout\ & (\datapath|inst\(22) & (\datapath|reg14\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux5~17_combout\,
	datab => \datapath|inst\(22),
	datac => \datapath|reg14\(26),
	datad => \datapath|reg15\(26),
	combout => \datapath|Mux5~18_combout\);

-- Location: LCCOMB_X52_Y45_N14
\datapath|Mux5~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux5~19_combout\ = (\datapath|Mux5~16_combout\ & (((\datapath|Mux5~18_combout\) # (!\datapath|Mux7~0_combout\)))) # (!\datapath|Mux5~16_combout\ & (\datapath|Mux5~9_combout\ & (\datapath|Mux7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux5~9_combout\,
	datab => \datapath|Mux5~16_combout\,
	datac => \datapath|Mux7~0_combout\,
	datad => \datapath|Mux5~18_combout\,
	combout => \datapath|Mux5~19_combout\);

-- Location: LCCOMB_X52_Y45_N12
\datapath|mdu|mdu_l~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~57_combout\ = (\controller|mdu_mode_o~q\ & ((\datapath|Mux4~19_combout\))) # (!\controller|mdu_mode_o~q\ & (\datapath|Mux5~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|mdu_mode_o~q\,
	datab => \datapath|Mux5~19_combout\,
	datac => \datapath|Mux4~19_combout\,
	combout => \datapath|mdu|mdu_l~57_combout\);

-- Location: IOIBUF_X72_Y73_N15
\ibus_d_i[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ibus_d_i(9),
	o => \ibus_d_i[9]~input_o\);

-- Location: FF_X49_Y48_N31
\datapath|inst[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ibus_d_i[9]~input_o\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|insten~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|inst\(9));

-- Location: LCCOMB_X49_Y48_N30
\controller|ctrl_data_o~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o~67_combout\ = (\controller|ctrl_data_o[24]~45_combout\ & (((\controller|state\(0))))) # (!\controller|ctrl_data_o[24]~45_combout\ & ((\controller|state\(0) & (\datapath|inst\(25))) # (!\controller|state\(0) & 
-- ((\datapath|inst\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(25),
	datab => \controller|ctrl_data_o[24]~45_combout\,
	datac => \datapath|inst\(9),
	datad => \controller|state\(0),
	combout => \controller|ctrl_data_o~67_combout\);

-- Location: LCCOMB_X48_Y48_N10
\controller|ctrl_data_o~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o~68_combout\ = (\controller|ctrl_data_o[24]~45_combout\ & ((\controller|ctrl_data_o~67_combout\ & (\controller|Mux52~4_combout\)) # (!\controller|ctrl_data_o~67_combout\ & ((\datapath|inst\(15)))))) # 
-- (!\controller|ctrl_data_o[24]~45_combout\ & (((\controller|ctrl_data_o~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|Mux52~4_combout\,
	datab => \controller|ctrl_data_o[24]~45_combout\,
	datac => \datapath|inst\(15),
	datad => \controller|ctrl_data_o~67_combout\,
	combout => \controller|ctrl_data_o~68_combout\);

-- Location: LCCOMB_X47_Y49_N18
\controller|ctrl_data_o[24]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o[24]~41_combout\ = (!\datapath|inst\(31) & !\datapath|inst\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|inst\(31),
	datad => \datapath|inst\(30),
	combout => \controller|ctrl_data_o[24]~41_combout\);

-- Location: LCCOMB_X49_Y48_N18
\controller|ctrl_data_o[24]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o[24]~48_combout\ = ((!\controller|ctrl_data_o[24]~45_combout\ & ((\datapath|inst\(29)) # (!\controller|ctrl_data_o[24]~25_combout\)))) # (!\controller|ctrl_data_o[24]~41_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_data_o[24]~25_combout\,
	datab => \controller|ctrl_data_o[24]~45_combout\,
	datac => \datapath|inst\(29),
	datad => \controller|ctrl_data_o[24]~41_combout\,
	combout => \controller|ctrl_data_o[24]~48_combout\);

-- Location: LCCOMB_X48_Y48_N16
\controller|ctrl_data_o[24]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o[24]~50_combout\ = (\controller|state\(0) & (((\controller|ctrl_data_o[24]~48_combout\)))) # (!\controller|state\(0) & (\controller|ctrl_data_o[24]~49_combout\ & (!\controller|ctrl_data_o[24]~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_data_o[24]~49_combout\,
	datab => \controller|ctrl_data_o[24]~45_combout\,
	datac => \controller|state\(0),
	datad => \controller|ctrl_data_o[24]~48_combout\,
	combout => \controller|ctrl_data_o[24]~50_combout\);

-- Location: FF_X48_Y48_N11
\controller|ctrl_data_o[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \controller|ctrl_data_o~68_combout\,
	sclr => \controller|ctrl_data_o[24]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller|ctrl_data_o\(25));

-- Location: LCCOMB_X47_Y47_N2
\datapath|Selector38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector38~0_combout\ = (\controller|alu_r_sel_o~q\ & ((\controller|ctrl_data_o\(25)))) # (!\controller|alu_r_sel_o~q\ & (\datapath|Mux38~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux38~19_combout\,
	datac => \controller|alu_r_sel_o~q\,
	datad => \controller|ctrl_data_o\(25),
	combout => \datapath|Selector38~0_combout\);

-- Location: FF_X47_Y47_N11
\datapath|pgc[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|alu|Mux7~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|pgcen~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pgc\(25));

-- Location: LCCOMB_X47_Y47_N10
\datapath|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector6~0_combout\ = (\controller|alu_l_sel_o~q\ & (\datapath|pgc\(25))) # (!\controller|alu_l_sel_o~q\ & ((\datapath|Mux6~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|alu_l_sel_o~q\,
	datac => \datapath|pgc\(25),
	datad => \datapath|Mux6~19_combout\,
	combout => \datapath|Selector6~0_combout\);

-- Location: LCCOMB_X47_Y47_N20
\datapath|alu|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux7~0_combout\ = (\datapath|alu|Mux27~0_combout\ & ((\datapath|Selector38~0_combout\) # ((\datapath|Selector6~0_combout\) # (\datapath|alu|Mux27~1_combout\)))) # (!\datapath|alu|Mux27~0_combout\ & (\datapath|Selector38~0_combout\ & 
-- (\datapath|Selector6~0_combout\ & !\datapath|alu|Mux27~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Mux27~0_combout\,
	datab => \datapath|Selector38~0_combout\,
	datac => \datapath|Selector6~0_combout\,
	datad => \datapath|alu|Mux27~1_combout\,
	combout => \datapath|alu|Mux7~0_combout\);

-- Location: IOIBUF_X0_Y48_N1
\ibus_d_i[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ibus_d_i(8),
	o => \ibus_d_i[8]~input_o\);

-- Location: FF_X49_Y48_N5
\datapath|inst[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ibus_d_i[8]~input_o\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|insten~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|inst\(8));

-- Location: LCCOMB_X49_Y48_N4
\controller|ctrl_data_o~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o~65_combout\ = (\controller|state\(0) & ((\datapath|inst\(24)) # ((\controller|ctrl_data_o[24]~45_combout\)))) # (!\controller|state\(0) & (((\datapath|inst\(8) & !\controller|ctrl_data_o[24]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|state\(0),
	datab => \datapath|inst\(24),
	datac => \datapath|inst\(8),
	datad => \controller|ctrl_data_o[24]~45_combout\,
	combout => \controller|ctrl_data_o~65_combout\);

-- Location: LCCOMB_X48_Y48_N0
\controller|ctrl_data_o~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o~66_combout\ = (\controller|ctrl_data_o[24]~45_combout\ & ((\controller|ctrl_data_o~65_combout\ & (\controller|Mux52~4_combout\)) # (!\controller|ctrl_data_o~65_combout\ & ((\datapath|inst\(15)))))) # 
-- (!\controller|ctrl_data_o[24]~45_combout\ & (((\controller|ctrl_data_o~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|Mux52~4_combout\,
	datab => \controller|ctrl_data_o[24]~45_combout\,
	datac => \datapath|inst\(15),
	datad => \controller|ctrl_data_o~65_combout\,
	combout => \controller|ctrl_data_o~66_combout\);

-- Location: FF_X48_Y48_N1
\controller|ctrl_data_o[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \controller|ctrl_data_o~66_combout\,
	sclr => \controller|ctrl_data_o[24]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller|ctrl_data_o\(24));

-- Location: LCCOMB_X45_Y47_N14
\datapath|regnxt[24]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[24]~74_combout\ = (\controller|den~q\ & ((\datapath|mdu|hireg\(24)) # ((\datapath|regnxt[31]~0_combout\)))) # (!\controller|den~q\ & (((!\datapath|regnxt[31]~0_combout\ & \controller|ctrl_data_o\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|hireg\(24),
	datab => \controller|den~q\,
	datac => \datapath|regnxt[31]~0_combout\,
	datad => \controller|ctrl_data_o\(24),
	combout => \datapath|regnxt[24]~74_combout\);

-- Location: LCCOMB_X45_Y47_N24
\datapath|regnxt[24]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[24]~75_combout\ = (\datapath|regnxt[24]~74_combout\ & (((\datapath|mdu|loreg\(24)) # (!\datapath|regnxt[31]~0_combout\)))) # (!\datapath|regnxt[24]~74_combout\ & (\dbus_d_i[24]~input_o\ & (\datapath|regnxt[31]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbus_d_i[24]~input_o\,
	datab => \datapath|regnxt[24]~74_combout\,
	datac => \datapath|regnxt[31]~0_combout\,
	datad => \datapath|mdu|loreg\(24),
	combout => \datapath|regnxt[24]~75_combout\);

-- Location: LCCOMB_X53_Y47_N2
\datapath|regnxt[24]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[24]~76_combout\ = (\datapath|regnxt[31]~3_combout\ & ((\datapath|regnxt[24]~75_combout\))) # (!\datapath|regnxt[31]~3_combout\ & (\datapath|alu|Mux8~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|regnxt[31]~3_combout\,
	datac => \datapath|alu|Mux8~1_combout\,
	datad => \datapath|regnxt[24]~75_combout\,
	combout => \datapath|regnxt[24]~76_combout\);

-- Location: FF_X53_Y40_N5
\datapath|reg14[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[24]~76_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg14\(24));

-- Location: FF_X53_Y40_N7
\datapath|reg15[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[24]~76_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg15\(24));

-- Location: LCCOMB_X53_Y40_N6
\datapath|Mux39~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux39~18_combout\ = (\datapath|Mux39~17_combout\ & (((\datapath|reg15\(24)) # (!\datapath|inst\(17))))) # (!\datapath|Mux39~17_combout\ & (\datapath|reg14\(24) & ((\datapath|inst\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux39~17_combout\,
	datab => \datapath|reg14\(24),
	datac => \datapath|reg15\(24),
	datad => \datapath|inst\(17),
	combout => \datapath|Mux39~18_combout\);

-- Location: FF_X56_Y43_N3
\datapath|reg3[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[24]~76_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg3\(24));

-- Location: FF_X56_Y43_N1
\datapath|reg2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[24]~76_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg2\(24));

-- Location: FF_X57_Y42_N25
\datapath|reg1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[24]~76_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg1\(24));

-- Location: FF_X58_Y42_N17
\datapath|reg6[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[24]~76_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg6\(24));

-- Location: FF_X58_Y42_N27
\datapath|reg7[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[24]~76_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg7\(24));

-- Location: FF_X58_Y43_N25
\datapath|reg4[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[24]~76_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg4\(24));

-- Location: FF_X58_Y41_N27
\datapath|reg5[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[24]~76_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg5\(24));

-- Location: LCCOMB_X58_Y43_N24
\datapath|Mux39~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux39~12_combout\ = (\datapath|inst\(16) & ((\datapath|inst\(17)) # ((\datapath|reg5\(24))))) # (!\datapath|inst\(16) & (!\datapath|inst\(17) & (\datapath|reg4\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg4\(24),
	datad => \datapath|reg5\(24),
	combout => \datapath|Mux39~12_combout\);

-- Location: LCCOMB_X58_Y42_N26
\datapath|Mux39~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux39~13_combout\ = (\datapath|inst\(17) & ((\datapath|Mux39~12_combout\ & ((\datapath|reg7\(24)))) # (!\datapath|Mux39~12_combout\ & (\datapath|reg6\(24))))) # (!\datapath|inst\(17) & (((\datapath|Mux39~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(17),
	datab => \datapath|reg6\(24),
	datac => \datapath|reg7\(24),
	datad => \datapath|Mux39~12_combout\,
	combout => \datapath|Mux39~13_combout\);

-- Location: LCCOMB_X57_Y42_N24
\datapath|Mux39~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux39~14_combout\ = (\datapath|Mux61~1_combout\ & ((\datapath|Mux61~2_combout\ & ((\datapath|Mux39~13_combout\))) # (!\datapath|Mux61~2_combout\ & (\datapath|reg1\(24))))) # (!\datapath|Mux61~1_combout\ & (\datapath|Mux61~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~1_combout\,
	datab => \datapath|Mux61~2_combout\,
	datac => \datapath|reg1\(24),
	datad => \datapath|Mux39~13_combout\,
	combout => \datapath|Mux39~14_combout\);

-- Location: LCCOMB_X56_Y43_N0
\datapath|Mux39~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux39~15_combout\ = (\datapath|Mux61~3_combout\ & ((\datapath|Mux39~14_combout\ & (\datapath|reg3\(24))) # (!\datapath|Mux39~14_combout\ & ((\datapath|reg2\(24)))))) # (!\datapath|Mux61~3_combout\ & (((\datapath|Mux39~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~3_combout\,
	datab => \datapath|reg3\(24),
	datac => \datapath|reg2\(24),
	datad => \datapath|Mux39~14_combout\,
	combout => \datapath|Mux39~15_combout\);

-- Location: LCCOMB_X52_Y41_N0
\datapath|Mux39~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux39~16_combout\ = (\datapath|Mux61~0_combout\ & (((\datapath|Mux61~4_combout\)))) # (!\datapath|Mux61~0_combout\ & ((\datapath|Mux61~4_combout\ & (\datapath|Mux39~11_combout\)) # (!\datapath|Mux61~4_combout\ & 
-- ((\datapath|Mux39~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux39~11_combout\,
	datab => \datapath|Mux61~0_combout\,
	datac => \datapath|Mux39~15_combout\,
	datad => \datapath|Mux61~4_combout\,
	combout => \datapath|Mux39~16_combout\);

-- Location: LCCOMB_X52_Y41_N4
\datapath|Mux39~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux39~19_combout\ = (\datapath|Mux61~0_combout\ & ((\datapath|Mux39~16_combout\ & ((\datapath|Mux39~18_combout\))) # (!\datapath|Mux39~16_combout\ & (\datapath|Mux39~9_combout\)))) # (!\datapath|Mux61~0_combout\ & 
-- (((\datapath|Mux39~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux39~9_combout\,
	datab => \datapath|Mux61~0_combout\,
	datac => \datapath|Mux39~18_combout\,
	datad => \datapath|Mux39~16_combout\,
	combout => \datapath|Mux39~19_combout\);

-- Location: LCCOMB_X47_Y47_N0
\datapath|Selector39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector39~0_combout\ = (\controller|alu_r_sel_o~q\ & (\controller|ctrl_data_o\(24))) # (!\controller|alu_r_sel_o~q\ & ((\datapath|Mux39~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|alu_r_sel_o~q\,
	datab => \controller|ctrl_data_o\(24),
	datac => \datapath|Mux39~19_combout\,
	combout => \datapath|Selector39~0_combout\);

-- Location: LCCOMB_X47_Y47_N28
\datapath|alu|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux8~1_combout\ = (\datapath|alu|Mux27~0_combout\ & ((\datapath|Selector39~0_combout\ & ((!\datapath|Selector7~0_combout\) # (!\datapath|alu|Mux8~0_combout\))) # (!\datapath|Selector39~0_combout\ & ((\datapath|Selector7~0_combout\))))) # 
-- (!\datapath|alu|Mux27~0_combout\ & (\datapath|alu|Mux8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Mux8~0_combout\,
	datab => \datapath|Selector39~0_combout\,
	datac => \datapath|Selector7~0_combout\,
	datad => \datapath|alu|Mux27~0_combout\,
	combout => \datapath|alu|Mux8~1_combout\);

-- Location: FF_X47_Y47_N9
\datapath|pgc[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|alu|Mux8~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|pgcen~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pgc\(24));

-- Location: FF_X50_Y40_N29
\datapath|reg13[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[24]~76_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg13\(24));

-- Location: FF_X50_Y40_N7
\datapath|reg12[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[24]~76_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg12\(24));

-- Location: LCCOMB_X50_Y40_N28
\datapath|Mux7~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux7~22_combout\ = (\datapath|inst\(22) & (\datapath|inst\(21))) # (!\datapath|inst\(22) & ((\datapath|inst\(21) & (\datapath|reg13\(24))) # (!\datapath|inst\(21) & ((\datapath|reg12\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(22),
	datab => \datapath|inst\(21),
	datac => \datapath|reg13\(24),
	datad => \datapath|reg12\(24),
	combout => \datapath|Mux7~22_combout\);

-- Location: LCCOMB_X53_Y40_N4
\datapath|Mux7~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux7~23_combout\ = (\datapath|Mux7~22_combout\ & ((\datapath|reg15\(24)) # ((!\datapath|inst\(22))))) # (!\datapath|Mux7~22_combout\ & (((\datapath|reg14\(24) & \datapath|inst\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg15\(24),
	datab => \datapath|Mux7~22_combout\,
	datac => \datapath|reg14\(24),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux7~23_combout\);

-- Location: FF_X53_Y45_N1
\datapath|reg26[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[24]~76_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg26\(24));

-- Location: FF_X53_Y45_N3
\datapath|reg30[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[24]~76_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg30\(24));

-- Location: FF_X53_Y46_N17
\datapath|reg18[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[24]~76_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg18\(24));

-- Location: FF_X54_Y45_N25
\datapath|reg22[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[24]~76_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg22\(24));

-- Location: LCCOMB_X54_Y45_N24
\datapath|Mux7~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux7~5_combout\ = (\datapath|inst\(24) & (((\datapath|inst\(23))))) # (!\datapath|inst\(24) & ((\datapath|inst\(23) & ((\datapath|reg22\(24)))) # (!\datapath|inst\(23) & (\datapath|reg18\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|reg18\(24),
	datac => \datapath|reg22\(24),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux7~5_combout\);

-- Location: LCCOMB_X53_Y45_N2
\datapath|Mux7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux7~6_combout\ = (\datapath|inst\(24) & ((\datapath|Mux7~5_combout\ & ((\datapath|reg30\(24)))) # (!\datapath|Mux7~5_combout\ & (\datapath|reg26\(24))))) # (!\datapath|inst\(24) & (((\datapath|Mux7~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|reg26\(24),
	datac => \datapath|reg30\(24),
	datad => \datapath|Mux7~5_combout\,
	combout => \datapath|Mux7~6_combout\);

-- Location: FF_X59_Y43_N13
\datapath|reg23[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[24]~76_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg23\(24));

-- Location: FF_X59_Y43_N7
\datapath|reg19[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[24]~76_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg19\(24));

-- Location: LCCOMB_X59_Y43_N12
\datapath|Mux7~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux7~12_combout\ = (\datapath|inst\(23) & ((\datapath|inst\(24)) # ((\datapath|reg23\(24))))) # (!\datapath|inst\(23) & (!\datapath|inst\(24) & ((\datapath|reg19\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(23),
	datab => \datapath|inst\(24),
	datac => \datapath|reg23\(24),
	datad => \datapath|reg19\(24),
	combout => \datapath|Mux7~12_combout\);

-- Location: FF_X60_Y43_N31
\datapath|reg31[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[24]~76_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg31\(24));

-- Location: LCCOMB_X60_Y43_N30
\datapath|Mux7~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux7~13_combout\ = (\datapath|Mux7~12_combout\ & (((\datapath|reg31\(24)) # (!\datapath|inst\(24))))) # (!\datapath|Mux7~12_combout\ & (\datapath|reg27\(24) & ((\datapath|inst\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg27\(24),
	datab => \datapath|Mux7~12_combout\,
	datac => \datapath|reg31\(24),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux7~13_combout\);

-- Location: LCCOMB_X56_Y46_N10
\datapath|Mux7~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux7~14_combout\ = (\datapath|Mux7~11_combout\ & (((\datapath|Mux7~13_combout\)) # (!\datapath|inst\(22)))) # (!\datapath|Mux7~11_combout\ & (\datapath|inst\(22) & (\datapath|Mux7~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux7~11_combout\,
	datab => \datapath|inst\(22),
	datac => \datapath|Mux7~6_combout\,
	datad => \datapath|Mux7~13_combout\,
	combout => \datapath|Mux7~14_combout\);

-- Location: LCCOMB_X56_Y46_N20
\datapath|Mux7~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux7~24_combout\ = (\datapath|Mux7~21_combout\ & ((\datapath|Mux7~23_combout\) # ((!\datapath|Mux7~0_combout\)))) # (!\datapath|Mux7~21_combout\ & (((\datapath|Mux7~0_combout\ & \datapath|Mux7~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux7~21_combout\,
	datab => \datapath|Mux7~23_combout\,
	datac => \datapath|Mux7~0_combout\,
	datad => \datapath|Mux7~14_combout\,
	combout => \datapath|Mux7~24_combout\);

-- Location: LCCOMB_X47_Y47_N8
\datapath|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector7~0_combout\ = (\controller|alu_l_sel_o~q\ & (\datapath|pgc\(24))) # (!\controller|alu_l_sel_o~q\ & ((\datapath|Mux7~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|alu_l_sel_o~q\,
	datac => \datapath|pgc\(24),
	datad => \datapath|Mux7~24_combout\,
	combout => \datapath|Selector7~0_combout\);

-- Location: LCCOMB_X46_Y41_N2
\datapath|alu|alu_res~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|alu_res~91_combout\ = \datapath|Selector8~0_combout\ $ (((\controller|alu_r_sel_o~q\ & (\controller|ctrl_data_o\(23))) # (!\controller|alu_r_sel_o~q\ & ((\datapath|Mux40~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_data_o\(23),
	datab => \controller|alu_r_sel_o~q\,
	datac => \datapath|Mux40~19_combout\,
	datad => \datapath|Selector8~0_combout\,
	combout => \datapath|alu|alu_res~91_combout\);

-- Location: LCCOMB_X49_Y49_N26
\controller|ctrl_data_o~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o~59_combout\ = (\controller|state\(0) & ((\controller|ctrl_data_o[24]~45_combout\) # ((\datapath|inst\(21))))) # (!\controller|state\(0) & (!\controller|ctrl_data_o[24]~45_combout\ & (\datapath|inst\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|state\(0),
	datab => \controller|ctrl_data_o[24]~45_combout\,
	datac => \datapath|inst\(5),
	datad => \datapath|inst\(21),
	combout => \controller|ctrl_data_o~59_combout\);

-- Location: LCCOMB_X48_Y48_N18
\controller|ctrl_data_o~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o~60_combout\ = (\controller|ctrl_data_o[24]~45_combout\ & ((\controller|ctrl_data_o~59_combout\ & (\controller|Mux52~4_combout\)) # (!\controller|ctrl_data_o~59_combout\ & ((\datapath|inst\(15)))))) # 
-- (!\controller|ctrl_data_o[24]~45_combout\ & (((\controller|ctrl_data_o~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|Mux52~4_combout\,
	datab => \controller|ctrl_data_o[24]~45_combout\,
	datac => \datapath|inst\(15),
	datad => \controller|ctrl_data_o~59_combout\,
	combout => \controller|ctrl_data_o~60_combout\);

-- Location: FF_X48_Y48_N19
\controller|ctrl_data_o[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \controller|ctrl_data_o~60_combout\,
	sclr => \controller|ctrl_data_o[24]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller|ctrl_data_o\(21));

-- Location: LCCOMB_X47_Y42_N20
\datapath|alu|Add0~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~65_combout\ = \controller|alu_func_sel_o\(1) $ (((\controller|alu_r_sel_o~q\ & ((\controller|ctrl_data_o\(21)))) # (!\controller|alu_r_sel_o~q\ & (\datapath|Mux42~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux42~19_combout\,
	datab => \controller|alu_r_sel_o~q\,
	datac => \controller|alu_func_sel_o\(1),
	datad => \controller|ctrl_data_o\(21),
	combout => \datapath|alu|Add0~65_combout\);

-- Location: LCCOMB_X48_Y48_N20
\controller|ctrl_data_o~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o~55_combout\ = (\controller|state\(0) & ((\datapath|inst\(19)) # ((\controller|ctrl_data_o[24]~45_combout\)))) # (!\controller|state\(0) & (((\datapath|inst\(3) & !\controller|ctrl_data_o[24]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|state\(0),
	datab => \datapath|inst\(19),
	datac => \datapath|inst\(3),
	datad => \controller|ctrl_data_o[24]~45_combout\,
	combout => \controller|ctrl_data_o~55_combout\);

-- Location: LCCOMB_X48_Y48_N30
\controller|ctrl_data_o~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o~56_combout\ = (\controller|ctrl_data_o[24]~45_combout\ & ((\controller|ctrl_data_o~55_combout\ & (\controller|Mux52~4_combout\)) # (!\controller|ctrl_data_o~55_combout\ & ((\datapath|inst\(15)))))) # 
-- (!\controller|ctrl_data_o[24]~45_combout\ & (((\controller|ctrl_data_o~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|Mux52~4_combout\,
	datab => \controller|ctrl_data_o[24]~45_combout\,
	datac => \datapath|inst\(15),
	datad => \controller|ctrl_data_o~55_combout\,
	combout => \controller|ctrl_data_o~56_combout\);

-- Location: FF_X48_Y48_N31
\controller|ctrl_data_o[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \controller|ctrl_data_o~56_combout\,
	sclr => \controller|ctrl_data_o[24]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller|ctrl_data_o\(19));

-- Location: LCCOMB_X46_Y46_N24
\datapath|alu|Add0~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~59_combout\ = \controller|alu_func_sel_o\(1) $ (((\controller|alu_r_sel_o~q\ & ((\controller|ctrl_data_o\(19)))) # (!\controller|alu_r_sel_o~q\ & (\datapath|Mux44~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux44~19_combout\,
	datab => \controller|alu_func_sel_o\(1),
	datac => \controller|alu_r_sel_o~q\,
	datad => \controller|ctrl_data_o\(19),
	combout => \datapath|alu|Add0~59_combout\);

-- Location: LCCOMB_X48_Y48_N2
\controller|ctrl_data_o~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o~53_combout\ = (\controller|ctrl_data_o[24]~45_combout\ & (\controller|state\(0))) # (!\controller|ctrl_data_o[24]~45_combout\ & ((\controller|state\(0) & (\datapath|inst\(18))) # (!\controller|state\(0) & ((\datapath|inst\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_data_o[24]~45_combout\,
	datab => \controller|state\(0),
	datac => \datapath|inst\(18),
	datad => \datapath|inst\(2),
	combout => \controller|ctrl_data_o~53_combout\);

-- Location: LCCOMB_X48_Y48_N4
\controller|ctrl_data_o~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o~54_combout\ = (\controller|ctrl_data_o[24]~45_combout\ & ((\controller|ctrl_data_o~53_combout\ & (\controller|Mux52~4_combout\)) # (!\controller|ctrl_data_o~53_combout\ & ((\datapath|inst\(15)))))) # 
-- (!\controller|ctrl_data_o[24]~45_combout\ & (((\controller|ctrl_data_o~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|Mux52~4_combout\,
	datab => \controller|ctrl_data_o[24]~45_combout\,
	datac => \datapath|inst\(15),
	datad => \controller|ctrl_data_o~53_combout\,
	combout => \controller|ctrl_data_o~54_combout\);

-- Location: FF_X48_Y48_N5
\controller|ctrl_data_o[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \controller|ctrl_data_o~54_combout\,
	sclr => \controller|ctrl_data_o[24]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller|ctrl_data_o\(18));

-- Location: LCCOMB_X47_Y41_N14
\datapath|Selector45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector45~0_combout\ = (\controller|alu_r_sel_o~q\ & ((\controller|ctrl_data_o\(18)))) # (!\controller|alu_r_sel_o~q\ & (\datapath|Mux45~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux45~19_combout\,
	datac => \controller|alu_r_sel_o~q\,
	datad => \controller|ctrl_data_o\(18),
	combout => \datapath|Selector45~0_combout\);

-- Location: LCCOMB_X47_Y41_N8
\datapath|alu|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux14~1_combout\ = (\datapath|alu|Mux27~0_combout\ & ((\datapath|Selector13~0_combout\ & ((!\datapath|Selector45~0_combout\) # (!\datapath|alu|Mux14~0_combout\))) # (!\datapath|Selector13~0_combout\ & ((\datapath|Selector45~0_combout\))))) # 
-- (!\datapath|alu|Mux27~0_combout\ & (\datapath|alu|Mux14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Mux14~0_combout\,
	datab => \datapath|Selector13~0_combout\,
	datac => \datapath|Selector45~0_combout\,
	datad => \datapath|alu|Mux27~0_combout\,
	combout => \datapath|alu|Mux14~1_combout\);

-- Location: FF_X47_Y41_N9
\datapath|pgc[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Mux14~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \controller|pgcen~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pgc\(18));

-- Location: IOIBUF_X0_Y33_N22
\dbus_d_i[18]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dbus_d_i(18),
	o => \dbus_d_i[18]~input_o\);

-- Location: LCCOMB_X46_Y48_N2
\controller|Mux78~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|Mux78~2_combout\ = \datapath|inst\(27) $ (\datapath|inst\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath|inst\(27),
	datad => \datapath|inst\(26),
	combout => \controller|Mux78~2_combout\);

-- Location: LCCOMB_X47_Y40_N22
\datapath|mdu|loreg~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~35_combout\ = (\datapath|mdu|cmode~q\ & ((\datapath|mdu|loreg\(18)))) # (!\datapath|mdu|cmode~q\ & (\datapath|mdu|loreg\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|loreg\(16),
	datac => \datapath|mdu|cmode~q\,
	datad => \datapath|mdu|loreg\(18),
	combout => \datapath|mdu|loreg~35_combout\);

-- Location: FF_X57_Y45_N7
\datapath|reg11[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[17]~55_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg11\(17));

-- Location: FF_X57_Y45_N29
\datapath|reg9[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[17]~55_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg9\(17));

-- Location: LCCOMB_X57_Y45_N28
\datapath|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux14~0_combout\ = (\datapath|inst\(22) & (((\datapath|inst\(21))))) # (!\datapath|inst\(22) & ((\datapath|inst\(21) & ((\datapath|reg9\(17)))) # (!\datapath|inst\(21) & (\datapath|reg8\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg8\(17),
	datab => \datapath|inst\(22),
	datac => \datapath|reg9\(17),
	datad => \datapath|inst\(21),
	combout => \datapath|Mux14~0_combout\);

-- Location: LCCOMB_X57_Y45_N6
\datapath|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux14~1_combout\ = (\datapath|inst\(22) & ((\datapath|Mux14~0_combout\ & ((\datapath|reg11\(17)))) # (!\datapath|Mux14~0_combout\ & (\datapath|reg10\(17))))) # (!\datapath|inst\(22) & (((\datapath|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg10\(17),
	datab => \datapath|inst\(22),
	datac => \datapath|reg11\(17),
	datad => \datapath|Mux14~0_combout\,
	combout => \datapath|Mux14~1_combout\);

-- Location: FF_X58_Y41_N21
\datapath|reg5[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[17]~55_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg5\(17));

-- Location: FF_X58_Y44_N15
\datapath|reg7[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[17]~55_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg7\(17));

-- Location: LCCOMB_X58_Y41_N20
\datapath|Mux14~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux14~13_combout\ = (\datapath|Mux14~12_combout\ & (((\datapath|reg7\(17))) # (!\datapath|inst\(21)))) # (!\datapath|Mux14~12_combout\ & (\datapath|inst\(21) & (\datapath|reg5\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux14~12_combout\,
	datab => \datapath|inst\(21),
	datac => \datapath|reg5\(17),
	datad => \datapath|reg7\(17),
	combout => \datapath|Mux14~13_combout\);

-- Location: FF_X58_Y44_N5
\datapath|reg1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regnxt[17]~55_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \datapath|reg_en\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg1\(17));

-- Location: LCCOMB_X58_Y44_N24
\datapath|Mux14~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux14~14_combout\ = (\datapath|Mux7~3_combout\ & ((\datapath|Mux7~4_combout\ & (\datapath|Mux14~13_combout\)) # (!\datapath|Mux7~4_combout\ & ((\datapath|reg1\(17)))))) # (!\datapath|Mux7~3_combout\ & (((\datapath|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux7~3_combout\,
	datab => \datapath|Mux14~13_combout\,
	datac => \datapath|reg1\(17),
	datad => \datapath|Mux7~4_combout\,
	combout => \datapath|Mux14~14_combout\);

-- Location: FF_X57_Y44_N21
\datapath|reg3[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[17]~55_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg3\(17));

-- Location: LCCOMB_X57_Y44_N20
\datapath|Mux14~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux14~15_combout\ = (\datapath|Mux14~14_combout\ & (((\datapath|reg3\(17)) # (!\datapath|Mux7~2_combout\)))) # (!\datapath|Mux14~14_combout\ & (\datapath|reg2\(17) & ((\datapath|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg2\(17),
	datab => \datapath|Mux14~14_combout\,
	datac => \datapath|reg3\(17),
	datad => \datapath|Mux7~2_combout\,
	combout => \datapath|Mux14~15_combout\);

-- Location: LCCOMB_X54_Y46_N12
\datapath|Mux14~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux14~16_combout\ = (\datapath|Mux7~1_combout\ & (((\datapath|Mux7~0_combout\)))) # (!\datapath|Mux7~1_combout\ & ((\datapath|Mux7~0_combout\ & (\datapath|Mux14~11_combout\)) # (!\datapath|Mux7~0_combout\ & ((\datapath|Mux14~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux14~11_combout\,
	datab => \datapath|Mux7~1_combout\,
	datac => \datapath|Mux7~0_combout\,
	datad => \datapath|Mux14~15_combout\,
	combout => \datapath|Mux14~16_combout\);

-- Location: FF_X53_Y40_N27
\datapath|reg15[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[17]~55_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg15\(17));

-- Location: LCCOMB_X55_Y39_N0
\datapath|Mux14~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux14~18_combout\ = (\datapath|Mux14~17_combout\ & (((\datapath|reg15\(17))) # (!\datapath|inst\(21)))) # (!\datapath|Mux14~17_combout\ & (\datapath|inst\(21) & (\datapath|reg13\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux14~17_combout\,
	datab => \datapath|inst\(21),
	datac => \datapath|reg13\(17),
	datad => \datapath|reg15\(17),
	combout => \datapath|Mux14~18_combout\);

-- Location: LCCOMB_X54_Y46_N22
\datapath|Mux14~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux14~19_combout\ = (\datapath|Mux7~1_combout\ & ((\datapath|Mux14~16_combout\ & ((\datapath|Mux14~18_combout\))) # (!\datapath|Mux14~16_combout\ & (\datapath|Mux14~1_combout\)))) # (!\datapath|Mux7~1_combout\ & 
-- (((\datapath|Mux14~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux7~1_combout\,
	datab => \datapath|Mux14~1_combout\,
	datac => \datapath|Mux14~16_combout\,
	datad => \datapath|Mux14~18_combout\,
	combout => \datapath|Mux14~19_combout\);

-- Location: LCCOMB_X48_Y44_N0
\datapath|Selector14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector14~0_combout\ = (\controller|alu_l_sel_o~q\ & (\datapath|pgc\(17))) # (!\controller|alu_l_sel_o~q\ & ((\datapath|Mux14~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|pgc\(17),
	datab => \controller|alu_l_sel_o~q\,
	datac => \datapath|Mux14~19_combout\,
	combout => \datapath|Selector14~0_combout\);

-- Location: LCCOMB_X46_Y49_N26
\controller|ctrl_data_o~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o~23_combout\ = ((!\datapath|inst\(28)) # (!\datapath|inst\(27))) # (!\datapath|inst\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|inst\(26),
	datac => \datapath|inst\(27),
	datad => \datapath|inst\(28),
	combout => \controller|ctrl_data_o~23_combout\);

-- Location: LCCOMB_X46_Y49_N4
\controller|ctrl_data_o~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o~31_combout\ = (!\controller|state\(0) & ((\datapath|inst\(31)) # ((\datapath|inst\(29) & \controller|ctrl_data_o~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(29),
	datab => \controller|state\(0),
	datac => \controller|ctrl_data_o~23_combout\,
	datad => \datapath|inst\(31),
	combout => \controller|ctrl_data_o~31_combout\);

-- Location: LCCOMB_X47_Y48_N2
\controller|ctrl_data_o~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o~43_combout\ = (\controller|ctrl_data_o~42_combout\ & (((\controller|ctrl_data_o~31_combout\) # (\controller|state\(0))))) # (!\controller|ctrl_data_o~42_combout\ & (\controller|ctrl_data_o~73_combout\ & ((\controller|state\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_data_o~42_combout\,
	datab => \controller|ctrl_data_o~73_combout\,
	datac => \controller|ctrl_data_o~31_combout\,
	datad => \controller|state\(0),
	combout => \controller|ctrl_data_o~43_combout\);

-- Location: FF_X47_Y48_N3
\controller|ctrl_data_o[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \controller|ctrl_data_o~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller|ctrl_data_o\(15));

-- Location: IOIBUF_X40_Y0_N22
\dbus_d_i[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dbus_d_i(15),
	o => \dbus_d_i[15]~input_o\);

-- Location: LCCOMB_X42_Y44_N24
\datapath|mdu|hireg~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|hireg~18_combout\ = (\datapath|mdu|cmode~q\ & ((\datapath|mdu|add_ot[19]~36_combout\))) # (!\datapath|mdu|cmode~q\ & (\datapath|mdu|add_ot[18]~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|cmode~q\,
	datac => \datapath|mdu|add_ot[18]~34_combout\,
	datad => \datapath|mdu|add_ot[19]~36_combout\,
	combout => \datapath|mdu|hireg~18_combout\);

-- Location: FF_X42_Y44_N25
\datapath|mdu|hireg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|hireg~18_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|ALT_INV_busy~q\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|hireg\(17));

-- Location: LCCOMB_X42_Y44_N30
\datapath|mdu|add_l[17]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_l[17]~17_combout\ = (\datapath|mdu|cmode~q\ & (\datapath|mdu|hireg\(17))) # (!\datapath|mdu|cmode~q\ & ((\datapath|mdu|hireg\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|hireg\(17),
	datac => \datapath|mdu|hireg\(16),
	datad => \datapath|mdu|cmode~q\,
	combout => \datapath|mdu|add_l[17]~17_combout\);

-- Location: FF_X48_Y41_N1
\controller|ctrl_data_o[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|inst\(14),
	sclr => \controller|ctrl_data_o[6]~40_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller|ctrl_data_o\(14));

-- Location: FF_X53_Y40_N3
\datapath|reg15[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[14]~46_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg15\(14));

-- Location: LCCOMB_X53_Y40_N2
\datapath|Mux17~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux17~18_combout\ = (\datapath|Mux17~17_combout\ & (((\datapath|reg15\(14))) # (!\datapath|inst\(22)))) # (!\datapath|Mux17~17_combout\ & (\datapath|inst\(22) & ((\datapath|reg14\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux17~17_combout\,
	datab => \datapath|inst\(22),
	datac => \datapath|reg15\(14),
	datad => \datapath|reg14\(14),
	combout => \datapath|Mux17~18_combout\);

-- Location: FF_X55_Y46_N15
\datapath|reg11[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[14]~46_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg11\(14));

-- Location: FF_X55_Y46_N5
\datapath|reg9[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[14]~46_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg9\(14));

-- Location: FF_X54_Y46_N15
\datapath|reg8[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[14]~46_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg8\(14));

-- Location: FF_X54_Y46_N21
\datapath|reg10[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[14]~46_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg10\(14));

-- Location: LCCOMB_X54_Y46_N20
\datapath|Mux17~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux17~10_combout\ = (\datapath|inst\(21) & (((\datapath|inst\(22))))) # (!\datapath|inst\(21) & ((\datapath|inst\(22) & ((\datapath|reg10\(14)))) # (!\datapath|inst\(22) & (\datapath|reg8\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|reg8\(14),
	datac => \datapath|reg10\(14),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux17~10_combout\);

-- Location: LCCOMB_X55_Y46_N4
\datapath|Mux17~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux17~11_combout\ = (\datapath|inst\(21) & ((\datapath|Mux17~10_combout\ & (\datapath|reg11\(14))) # (!\datapath|Mux17~10_combout\ & ((\datapath|reg9\(14)))))) # (!\datapath|inst\(21) & (((\datapath|Mux17~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|reg11\(14),
	datac => \datapath|reg9\(14),
	datad => \datapath|Mux17~10_combout\,
	combout => \datapath|Mux17~11_combout\);

-- Location: FF_X57_Y47_N9
\datapath|reg1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[14]~46_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg1\(14));

-- Location: FF_X59_Y44_N23
\datapath|reg6[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[14]~46_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg6\(14));

-- Location: FF_X60_Y41_N17
\datapath|reg5[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[14]~46_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg5\(14));

-- Location: LCCOMB_X60_Y41_N16
\datapath|Mux17~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux17~12_combout\ = (\datapath|inst\(21) & (((\datapath|reg5\(14)) # (\datapath|inst\(22))))) # (!\datapath|inst\(21) & (\datapath|reg4\(14) & ((!\datapath|inst\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg4\(14),
	datab => \datapath|inst\(21),
	datac => \datapath|reg5\(14),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux17~12_combout\);

-- Location: LCCOMB_X59_Y44_N22
\datapath|Mux17~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux17~13_combout\ = (\datapath|inst\(22) & ((\datapath|Mux17~12_combout\ & (\datapath|reg7\(14))) # (!\datapath|Mux17~12_combout\ & ((\datapath|reg6\(14)))))) # (!\datapath|inst\(22) & (((\datapath|Mux17~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg7\(14),
	datab => \datapath|inst\(22),
	datac => \datapath|reg6\(14),
	datad => \datapath|Mux17~12_combout\,
	combout => \datapath|Mux17~13_combout\);

-- Location: LCCOMB_X57_Y47_N4
\datapath|Mux17~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux17~14_combout\ = (\datapath|Mux7~4_combout\ & (((\datapath|Mux17~13_combout\)) # (!\datapath|Mux7~3_combout\))) # (!\datapath|Mux7~4_combout\ & (\datapath|Mux7~3_combout\ & (\datapath|reg1\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux7~4_combout\,
	datab => \datapath|Mux7~3_combout\,
	datac => \datapath|reg1\(14),
	datad => \datapath|Mux17~13_combout\,
	combout => \datapath|Mux17~14_combout\);

-- Location: FF_X57_Y44_N19
\datapath|reg3[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[14]~46_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg3\(14));

-- Location: LCCOMB_X57_Y44_N18
\datapath|Mux17~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux17~15_combout\ = (\datapath|Mux17~14_combout\ & (((\datapath|reg3\(14)) # (!\datapath|Mux7~2_combout\)))) # (!\datapath|Mux17~14_combout\ & (\datapath|reg2\(14) & ((\datapath|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg2\(14),
	datab => \datapath|Mux17~14_combout\,
	datac => \datapath|reg3\(14),
	datad => \datapath|Mux7~2_combout\,
	combout => \datapath|Mux17~15_combout\);

-- Location: LCCOMB_X57_Y44_N26
\datapath|Mux17~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux17~16_combout\ = (\datapath|Mux7~1_combout\ & ((\datapath|Mux7~0_combout\) # ((\datapath|Mux17~11_combout\)))) # (!\datapath|Mux7~1_combout\ & (!\datapath|Mux7~0_combout\ & ((\datapath|Mux17~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux7~1_combout\,
	datab => \datapath|Mux7~0_combout\,
	datac => \datapath|Mux17~11_combout\,
	datad => \datapath|Mux17~15_combout\,
	combout => \datapath|Mux17~16_combout\);

-- Location: LCCOMB_X48_Y41_N30
\datapath|Mux17~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux17~19_combout\ = (\datapath|Mux7~0_combout\ & ((\datapath|Mux17~16_combout\ & ((\datapath|Mux17~18_combout\))) # (!\datapath|Mux17~16_combout\ & (\datapath|Mux17~9_combout\)))) # (!\datapath|Mux7~0_combout\ & 
-- (((\datapath|Mux17~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux17~9_combout\,
	datab => \datapath|Mux17~18_combout\,
	datac => \datapath|Mux7~0_combout\,
	datad => \datapath|Mux17~16_combout\,
	combout => \datapath|Mux17~19_combout\);

-- Location: FF_X48_Y41_N19
\datapath|pgc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Mux18~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \controller|pgcen~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pgc\(14));

-- Location: LCCOMB_X48_Y41_N16
\datapath|Selector17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector17~0_combout\ = (\controller|alu_l_sel_o~q\ & ((\datapath|pgc\(14)))) # (!\controller|alu_l_sel_o~q\ & (\datapath|Mux17~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller|alu_l_sel_o~q\,
	datac => \datapath|Mux17~19_combout\,
	datad => \datapath|pgc\(14),
	combout => \datapath|Selector17~0_combout\);

-- Location: LCCOMB_X48_Y41_N2
\datapath|alu|alu_res~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|alu_res~71_combout\ = (\datapath|Selector17~0_combout\ & ((\controller|alu_r_sel_o~q\ & (\controller|ctrl_data_o\(14))) # (!\controller|alu_r_sel_o~q\ & ((\datapath|Mux49~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|alu_r_sel_o~q\,
	datab => \controller|ctrl_data_o\(14),
	datac => \datapath|Selector17~0_combout\,
	datad => \datapath|Mux49~19_combout\,
	combout => \datapath|alu|alu_res~71_combout\);

-- Location: LCCOMB_X48_Y41_N4
\datapath|alu|Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux18~0_combout\ = (\datapath|alu|Mux27~1_combout\ & ((\datapath|alu|Add0~45_combout\) # ((\datapath|alu|Mux27~0_combout\)))) # (!\datapath|alu|Mux27~1_combout\ & (((\datapath|alu|alu_res~71_combout\ & !\datapath|alu|Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Add0~45_combout\,
	datab => \datapath|alu|alu_res~71_combout\,
	datac => \datapath|alu|Mux27~1_combout\,
	datad => \datapath|alu|Mux27~0_combout\,
	combout => \datapath|alu|Mux18~0_combout\);

-- Location: LCCOMB_X48_Y41_N12
\datapath|Selector49~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector49~0_combout\ = (\controller|alu_r_sel_o~q\ & (\controller|ctrl_data_o\(14))) # (!\controller|alu_r_sel_o~q\ & ((\datapath|Mux49~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|alu_r_sel_o~q\,
	datab => \controller|ctrl_data_o\(14),
	datad => \datapath|Mux49~19_combout\,
	combout => \datapath|Selector49~0_combout\);

-- Location: LCCOMB_X48_Y41_N18
\datapath|alu|Mux18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux18~1_combout\ = (\datapath|alu|Mux27~0_combout\ & ((\datapath|Selector17~0_combout\ & ((!\datapath|Selector49~0_combout\) # (!\datapath|alu|Mux18~0_combout\))) # (!\datapath|Selector17~0_combout\ & ((\datapath|Selector49~0_combout\))))) # 
-- (!\datapath|alu|Mux27~0_combout\ & (((\datapath|alu|Mux18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector17~0_combout\,
	datab => \datapath|alu|Mux27~0_combout\,
	datac => \datapath|alu|Mux18~0_combout\,
	datad => \datapath|Selector49~0_combout\,
	combout => \datapath|alu|Mux18~1_combout\);

-- Location: LCCOMB_X46_Y43_N28
\datapath|mdu|loreg~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~30_combout\ = (\datapath|mdu|busy~q\ & (\datapath|mdu|loreg~29_combout\)) # (!\datapath|mdu|busy~q\ & ((\datapath|Mux49~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|loreg~29_combout\,
	datab => \datapath|mdu|busy~q\,
	datad => \datapath|Mux49~19_combout\,
	combout => \datapath|mdu|loreg~30_combout\);

-- Location: FF_X46_Y43_N29
\datapath|mdu|loreg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|loreg~30_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|loreg[11]~2_combout\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|loreg\(14));

-- Location: IOIBUF_X49_Y0_N1
\dbus_d_i[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dbus_d_i(14),
	o => \dbus_d_i[14]~input_o\);

-- Location: LCCOMB_X48_Y41_N28
\datapath|regnxt[14]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[14]~45_combout\ = (\datapath|regnxt[14]~44_combout\ & ((\datapath|mdu|loreg\(14)) # ((!\datapath|regnxt[31]~0_combout\)))) # (!\datapath|regnxt[14]~44_combout\ & (((\datapath|regnxt[31]~0_combout\ & \dbus_d_i[14]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regnxt[14]~44_combout\,
	datab => \datapath|mdu|loreg\(14),
	datac => \datapath|regnxt[31]~0_combout\,
	datad => \dbus_d_i[14]~input_o\,
	combout => \datapath|regnxt[14]~45_combout\);

-- Location: LCCOMB_X48_Y40_N8
\datapath|regnxt[14]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[14]~46_combout\ = (\datapath|regnxt[31]~3_combout\ & ((\datapath|regnxt[14]~45_combout\))) # (!\datapath|regnxt[31]~3_combout\ & (\datapath|alu|Mux18~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regnxt[31]~3_combout\,
	datab => \datapath|alu|Mux18~1_combout\,
	datad => \datapath|regnxt[14]~45_combout\,
	combout => \datapath|regnxt[14]~46_combout\);

-- Location: FF_X53_Y40_N1
\datapath|reg14[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[14]~46_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg14\(14));

-- Location: LCCOMB_X53_Y40_N0
\datapath|Mux49~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux49~18_combout\ = (\datapath|Mux49~17_combout\ & (((\datapath|reg15\(14))) # (!\datapath|inst\(17)))) # (!\datapath|Mux49~17_combout\ & (\datapath|inst\(17) & (\datapath|reg14\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux49~17_combout\,
	datab => \datapath|inst\(17),
	datac => \datapath|reg14\(14),
	datad => \datapath|reg15\(14),
	combout => \datapath|Mux49~18_combout\);

-- Location: LCCOMB_X55_Y46_N14
\datapath|Mux49~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux49~11_combout\ = (\datapath|Mux49~10_combout\ & (((\datapath|reg11\(14)) # (!\datapath|inst\(16))))) # (!\datapath|Mux49~10_combout\ & (\datapath|reg9\(14) & ((\datapath|inst\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux49~10_combout\,
	datab => \datapath|reg9\(14),
	datac => \datapath|reg11\(14),
	datad => \datapath|inst\(16),
	combout => \datapath|Mux49~11_combout\);

-- Location: LCCOMB_X57_Y47_N8
\datapath|Mux49~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux49~14_combout\ = (\datapath|Mux61~2_combout\ & ((\datapath|Mux49~13_combout\) # ((!\datapath|Mux61~1_combout\)))) # (!\datapath|Mux61~2_combout\ & (((\datapath|reg1\(14) & \datapath|Mux61~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux49~13_combout\,
	datab => \datapath|Mux61~2_combout\,
	datac => \datapath|reg1\(14),
	datad => \datapath|Mux61~1_combout\,
	combout => \datapath|Mux49~14_combout\);

-- Location: FF_X57_Y44_N1
\datapath|reg2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[14]~46_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg2\(14));

-- Location: LCCOMB_X57_Y44_N0
\datapath|Mux49~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux49~15_combout\ = (\datapath|Mux61~3_combout\ & ((\datapath|Mux49~14_combout\ & ((\datapath|reg3\(14)))) # (!\datapath|Mux49~14_combout\ & (\datapath|reg2\(14))))) # (!\datapath|Mux61~3_combout\ & (\datapath|Mux49~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~3_combout\,
	datab => \datapath|Mux49~14_combout\,
	datac => \datapath|reg2\(14),
	datad => \datapath|reg3\(14),
	combout => \datapath|Mux49~15_combout\);

-- Location: LCCOMB_X57_Y44_N12
\datapath|Mux49~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux49~16_combout\ = (\datapath|Mux61~0_combout\ & (\datapath|Mux61~4_combout\)) # (!\datapath|Mux61~0_combout\ & ((\datapath|Mux61~4_combout\ & (\datapath|Mux49~11_combout\)) # (!\datapath|Mux61~4_combout\ & ((\datapath|Mux49~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~0_combout\,
	datab => \datapath|Mux61~4_combout\,
	datac => \datapath|Mux49~11_combout\,
	datad => \datapath|Mux49~15_combout\,
	combout => \datapath|Mux49~16_combout\);

-- Location: LCCOMB_X49_Y44_N18
\datapath|Mux49~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux49~19_combout\ = (\datapath|Mux61~0_combout\ & ((\datapath|Mux49~16_combout\ & ((\datapath|Mux49~18_combout\))) # (!\datapath|Mux49~16_combout\ & (\datapath|Mux49~9_combout\)))) # (!\datapath|Mux61~0_combout\ & 
-- (((\datapath|Mux49~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux49~9_combout\,
	datab => \datapath|Mux49~18_combout\,
	datac => \datapath|Mux61~0_combout\,
	datad => \datapath|Mux49~16_combout\,
	combout => \datapath|Mux49~19_combout\);

-- Location: FF_X49_Y44_N19
\datapath|mdu|mdu_r[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Mux49~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|Equal1~10_combout\,
	ena => \datapath|mdu|cmode~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_r\(14));

-- Location: LCCOMB_X43_Y41_N26
\datapath|mdu|Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux18~0_combout\ = (!\datapath|mdu|cmode~q\ & (!\datapath|mdu|mdu_r\(14) & !\datapath|mdu|LessThan0~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|cmode~q\,
	datab => \datapath|mdu|mdu_r\(14),
	datac => \datapath|mdu|LessThan0~62_combout\,
	combout => \datapath|mdu|Mux18~0_combout\);

-- Location: LCCOMB_X43_Y41_N20
\datapath|mdu|Mux18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux18~1_combout\ = (\datapath|mdu|add_r_sel[0]~1_combout\ & (!\datapath|mdu|add_r_sel[1]~0_combout\ & (\datapath|mdu|mdu_l\(14)))) # (!\datapath|mdu|add_r_sel[0]~1_combout\ & ((\datapath|mdu|Mux18~0_combout\) # 
-- ((\datapath|mdu|add_r_sel[1]~0_combout\ & !\datapath|mdu|mdu_l\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|add_r_sel[1]~0_combout\,
	datab => \datapath|mdu|mdu_l\(14),
	datac => \datapath|mdu|Mux18~0_combout\,
	datad => \datapath|mdu|add_r_sel[0]~1_combout\,
	combout => \datapath|mdu|Mux18~1_combout\);

-- Location: IOIBUF_X23_Y73_N8
\dbus_d_i[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dbus_d_i(12),
	o => \dbus_d_i[12]~input_o\);

-- Location: FF_X53_Y39_N17
\datapath|reg12[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[12]~40_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg12\(12));

-- Location: LCCOMB_X53_Y39_N16
\datapath|Mux51~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux51~17_combout\ = (\datapath|inst\(16) & ((\datapath|inst\(17)) # ((\datapath|reg13\(12))))) # (!\datapath|inst\(16) & (!\datapath|inst\(17) & (\datapath|reg12\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg12\(12),
	datad => \datapath|reg13\(12),
	combout => \datapath|Mux51~17_combout\);

-- Location: FF_X52_Y40_N31
\datapath|reg14[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[12]~40_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg14\(12));

-- Location: FF_X52_Y39_N1
\datapath|reg15[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[12]~40_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg15\(12));

-- Location: LCCOMB_X52_Y40_N30
\datapath|Mux51~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux51~18_combout\ = (\datapath|inst\(17) & ((\datapath|Mux51~17_combout\ & ((\datapath|reg15\(12)))) # (!\datapath|Mux51~17_combout\ & (\datapath|reg14\(12))))) # (!\datapath|inst\(17) & (\datapath|Mux51~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(17),
	datab => \datapath|Mux51~17_combout\,
	datac => \datapath|reg14\(12),
	datad => \datapath|reg15\(12),
	combout => \datapath|Mux51~18_combout\);

-- Location: FF_X55_Y48_N15
\datapath|reg30[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[12]~40_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg30\(12));

-- Location: FF_X55_Y48_N29
\datapath|reg26[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[12]~40_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg26\(12));

-- Location: LCCOMB_X55_Y48_N28
\datapath|Mux51~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux51~1_combout\ = (\datapath|Mux51~0_combout\ & ((\datapath|reg30\(12)) # ((!\datapath|inst\(19))))) # (!\datapath|Mux51~0_combout\ & (((\datapath|reg26\(12) & \datapath|inst\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux51~0_combout\,
	datab => \datapath|reg30\(12),
	datac => \datapath|reg26\(12),
	datad => \datapath|inst\(19),
	combout => \datapath|Mux51~1_combout\);

-- Location: FF_X58_Y47_N7
\datapath|reg28[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[12]~40_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg28\(12));

-- Location: FF_X58_Y47_N29
\datapath|reg20[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[12]~40_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg20\(12));

-- Location: LCCOMB_X58_Y47_N6
\datapath|Mux51~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux51~5_combout\ = (\datapath|Mux51~4_combout\ & (((\datapath|reg28\(12))) # (!\datapath|inst\(18)))) # (!\datapath|Mux51~4_combout\ & (\datapath|inst\(18) & ((\datapath|reg20\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux51~4_combout\,
	datab => \datapath|inst\(18),
	datac => \datapath|reg28\(12),
	datad => \datapath|reg20\(12),
	combout => \datapath|Mux51~5_combout\);

-- Location: LCCOMB_X54_Y47_N20
\datapath|Mux51~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux51~6_combout\ = (\datapath|inst\(16) & ((\datapath|Mux51~3_combout\) # ((\datapath|inst\(17))))) # (!\datapath|inst\(16) & (((\datapath|Mux51~5_combout\ & !\datapath|inst\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux51~3_combout\,
	datab => \datapath|inst\(16),
	datac => \datapath|Mux51~5_combout\,
	datad => \datapath|inst\(17),
	combout => \datapath|Mux51~6_combout\);

-- Location: LCCOMB_X54_Y47_N22
\datapath|Mux51~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux51~9_combout\ = (\datapath|inst\(17) & ((\datapath|Mux51~6_combout\ & (\datapath|Mux51~8_combout\)) # (!\datapath|Mux51~6_combout\ & ((\datapath|Mux51~1_combout\))))) # (!\datapath|inst\(17) & (((\datapath|Mux51~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux51~8_combout\,
	datab => \datapath|Mux51~1_combout\,
	datac => \datapath|inst\(17),
	datad => \datapath|Mux51~6_combout\,
	combout => \datapath|Mux51~9_combout\);

-- Location: LCCOMB_X49_Y44_N22
\datapath|Mux51~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux51~19_combout\ = (\datapath|Mux51~16_combout\ & (((\datapath|Mux51~18_combout\)) # (!\datapath|Mux61~0_combout\))) # (!\datapath|Mux51~16_combout\ & (\datapath|Mux61~0_combout\ & ((\datapath|Mux51~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux51~16_combout\,
	datab => \datapath|Mux61~0_combout\,
	datac => \datapath|Mux51~18_combout\,
	datad => \datapath|Mux51~9_combout\,
	combout => \datapath|Mux51~19_combout\);

-- Location: LCCOMB_X46_Y43_N16
\datapath|mdu|loreg~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~26_combout\ = (\datapath|mdu|busy~q\ & (\datapath|mdu|loreg~25_combout\)) # (!\datapath|mdu|busy~q\ & ((\datapath|Mux51~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|loreg~25_combout\,
	datab => \datapath|mdu|busy~q\,
	datad => \datapath|Mux51~19_combout\,
	combout => \datapath|mdu|loreg~26_combout\);

-- Location: FF_X46_Y43_N17
\datapath|mdu|loreg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|loreg~26_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|loreg[11]~2_combout\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|loreg\(12));

-- Location: LCCOMB_X45_Y48_N20
\datapath|regnxt[12]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[12]~39_combout\ = (\datapath|regnxt[12]~38_combout\ & (((\datapath|mdu|loreg\(12)) # (!\datapath|regnxt[31]~0_combout\)))) # (!\datapath|regnxt[12]~38_combout\ & (\dbus_d_i[12]~input_o\ & ((\datapath|regnxt[31]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regnxt[12]~38_combout\,
	datab => \dbus_d_i[12]~input_o\,
	datac => \datapath|mdu|loreg\(12),
	datad => \datapath|regnxt[31]~0_combout\,
	combout => \datapath|regnxt[12]~39_combout\);

-- Location: LCCOMB_X53_Y47_N10
\datapath|regnxt[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[12]~40_combout\ = (\datapath|regnxt[31]~3_combout\ & ((\datapath|regnxt[12]~39_combout\))) # (!\datapath|regnxt[31]~3_combout\ & (\datapath|alu|Mux20~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Mux20~1_combout\,
	datab => \datapath|regnxt[12]~39_combout\,
	datad => \datapath|regnxt[31]~3_combout\,
	combout => \datapath|regnxt[12]~40_combout\);

-- Location: FF_X52_Y39_N31
\datapath|reg13[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[12]~40_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg13\(12));

-- Location: LCCOMB_X52_Y39_N30
\datapath|Mux19~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux19~17_combout\ = (\datapath|inst\(21) & (((\datapath|reg13\(12)) # (\datapath|inst\(22))))) # (!\datapath|inst\(21) & (\datapath|reg12\(12) & ((!\datapath|inst\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg12\(12),
	datab => \datapath|inst\(21),
	datac => \datapath|reg13\(12),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux19~17_combout\);

-- Location: LCCOMB_X52_Y39_N0
\datapath|Mux19~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux19~18_combout\ = (\datapath|Mux19~17_combout\ & (((\datapath|reg15\(12)) # (!\datapath|inst\(22))))) # (!\datapath|Mux19~17_combout\ & (\datapath|reg14\(12) & ((\datapath|inst\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg14\(12),
	datab => \datapath|Mux19~17_combout\,
	datac => \datapath|reg15\(12),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux19~18_combout\);

-- Location: FF_X53_Y47_N9
\datapath|reg21[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[12]~40_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg21\(12));

-- Location: FF_X53_Y47_N11
\datapath|reg29[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regnxt[12]~40_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \datapath|reg_en\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg29\(12));

-- Location: LCCOMB_X50_Y47_N0
\datapath|Mux19~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux19~3_combout\ = (\datapath|Mux19~2_combout\ & (((\datapath|reg29\(12)) # (!\datapath|inst\(23))))) # (!\datapath|Mux19~2_combout\ & (\datapath|reg21\(12) & ((\datapath|inst\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux19~2_combout\,
	datab => \datapath|reg21\(12),
	datac => \datapath|reg29\(12),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux19~3_combout\);

-- Location: LCCOMB_X58_Y45_N4
\datapath|Mux19~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux19~6_combout\ = (\datapath|inst\(22) & (((\datapath|inst\(21))))) # (!\datapath|inst\(22) & ((\datapath|inst\(21) & ((\datapath|Mux19~3_combout\))) # (!\datapath|inst\(21) & (\datapath|Mux19~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux19~5_combout\,
	datab => \datapath|inst\(22),
	datac => \datapath|inst\(21),
	datad => \datapath|Mux19~3_combout\,
	combout => \datapath|Mux19~6_combout\);

-- Location: FF_X54_Y48_N1
\datapath|reg22[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[12]~40_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg22\(12));

-- Location: FF_X54_Y48_N3
\datapath|reg18[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[12]~40_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg18\(12));

-- Location: LCCOMB_X54_Y48_N0
\datapath|Mux19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux19~0_combout\ = (\datapath|inst\(24) & (\datapath|inst\(23))) # (!\datapath|inst\(24) & ((\datapath|inst\(23) & (\datapath|reg22\(12))) # (!\datapath|inst\(23) & ((\datapath|reg18\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|inst\(23),
	datac => \datapath|reg22\(12),
	datad => \datapath|reg18\(12),
	combout => \datapath|Mux19~0_combout\);

-- Location: LCCOMB_X55_Y48_N14
\datapath|Mux19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux19~1_combout\ = (\datapath|inst\(24) & ((\datapath|Mux19~0_combout\ & (\datapath|reg30\(12))) # (!\datapath|Mux19~0_combout\ & ((\datapath|reg26\(12)))))) # (!\datapath|inst\(24) & (\datapath|Mux19~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|Mux19~0_combout\,
	datac => \datapath|reg30\(12),
	datad => \datapath|reg26\(12),
	combout => \datapath|Mux19~1_combout\);

-- Location: LCCOMB_X58_Y45_N22
\datapath|Mux19~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux19~9_combout\ = (\datapath|inst\(22) & ((\datapath|Mux19~6_combout\ & (\datapath|Mux19~8_combout\)) # (!\datapath|Mux19~6_combout\ & ((\datapath|Mux19~1_combout\))))) # (!\datapath|inst\(22) & (((\datapath|Mux19~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux19~8_combout\,
	datab => \datapath|inst\(22),
	datac => \datapath|Mux19~6_combout\,
	datad => \datapath|Mux19~1_combout\,
	combout => \datapath|Mux19~9_combout\);

-- Location: LCCOMB_X56_Y45_N4
\datapath|Mux19~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux19~19_combout\ = (\datapath|Mux19~16_combout\ & ((\datapath|Mux19~18_combout\) # ((!\datapath|Mux7~0_combout\)))) # (!\datapath|Mux19~16_combout\ & (((\datapath|Mux7~0_combout\ & \datapath|Mux19~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux19~16_combout\,
	datab => \datapath|Mux19~18_combout\,
	datac => \datapath|Mux7~0_combout\,
	datad => \datapath|Mux19~9_combout\,
	combout => \datapath|Mux19~19_combout\);

-- Location: LCCOMB_X49_Y45_N26
\datapath|mdu|mdu_l~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~27_combout\ = (\controller|mdu_mode_o~q\ & ((\datapath|Mux19~19_combout\))) # (!\controller|mdu_mode_o~q\ & (\datapath|Mux20~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux20~19_combout\,
	datab => \controller|mdu_mode_o~q\,
	datad => \datapath|Mux19~19_combout\,
	combout => \datapath|mdu|mdu_l~27_combout\);

-- Location: LCCOMB_X43_Y42_N16
\datapath|mdu|mdu_l~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~28_combout\ = (\datapath|mdu|busy~q\ & (\datapath|mdu|mdu_l\(11))) # (!\datapath|mdu|busy~q\ & ((\datapath|mdu|mdu_l~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|mdu_l\(11),
	datac => \datapath|mdu|busy~q\,
	datad => \datapath|mdu|mdu_l~27_combout\,
	combout => \datapath|mdu|mdu_l~28_combout\);

-- Location: FF_X43_Y42_N17
\datapath|mdu|mdu_l[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|mdu_l~28_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|mdu_l[10]~2_combout\,
	ena => \datapath|mdu|mdu_l[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_l\(12));

-- Location: LCCOMB_X43_Y42_N20
\datapath|mdu|Mux20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux20~1_combout\ = (\datapath|mdu|add_r_sel[0]~1_combout\ & (((\datapath|mdu|mdu_l\(12) & !\datapath|mdu|add_r_sel[1]~0_combout\)))) # (!\datapath|mdu|add_r_sel[0]~1_combout\ & ((\datapath|mdu|Mux20~0_combout\) # ((!\datapath|mdu|mdu_l\(12) 
-- & \datapath|mdu|add_r_sel[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|Mux20~0_combout\,
	datab => \datapath|mdu|mdu_l\(12),
	datac => \datapath|mdu|add_r_sel[1]~0_combout\,
	datad => \datapath|mdu|add_r_sel[0]~1_combout\,
	combout => \datapath|mdu|Mux20~1_combout\);

-- Location: FF_X57_Y45_N23
\datapath|reg11[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[9]~31_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg11\(9));

-- Location: FF_X55_Y41_N13
\datapath|reg10[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[9]~31_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg10\(9));

-- Location: LCCOMB_X55_Y41_N12
\datapath|Mux54~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux54~1_combout\ = (\datapath|Mux54~0_combout\ & ((\datapath|reg11\(9)) # ((!\datapath|inst\(17))))) # (!\datapath|Mux54~0_combout\ & (((\datapath|reg10\(9) & \datapath|inst\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux54~0_combout\,
	datab => \datapath|reg11\(9),
	datac => \datapath|reg10\(9),
	datad => \datapath|inst\(17),
	combout => \datapath|Mux54~1_combout\);

-- Location: FF_X54_Y41_N9
\datapath|reg2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[9]~31_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg2\(9));

-- Location: FF_X55_Y41_N15
\datapath|reg3[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[9]~31_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg3\(9));

-- Location: LCCOMB_X54_Y41_N8
\datapath|Mux54~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux54~15_combout\ = (\datapath|Mux54~14_combout\ & (((\datapath|reg3\(9))) # (!\datapath|Mux61~3_combout\))) # (!\datapath|Mux54~14_combout\ & (\datapath|Mux61~3_combout\ & (\datapath|reg2\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux54~14_combout\,
	datab => \datapath|Mux61~3_combout\,
	datac => \datapath|reg2\(9),
	datad => \datapath|reg3\(9),
	combout => \datapath|Mux54~15_combout\);

-- Location: FF_X53_Y48_N5
\datapath|reg21[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[9]~31_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg21\(9));

-- Location: FF_X53_Y48_N15
\datapath|reg29[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[9]~31_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg29\(9));

-- Location: LCCOMB_X53_Y48_N14
\datapath|Mux54~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux54~3_combout\ = (\datapath|Mux54~2_combout\ & (((\datapath|reg29\(9)) # (!\datapath|inst\(18))))) # (!\datapath|Mux54~2_combout\ & (\datapath|reg21\(9) & ((\datapath|inst\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux54~2_combout\,
	datab => \datapath|reg21\(9),
	datac => \datapath|reg29\(9),
	datad => \datapath|inst\(18),
	combout => \datapath|Mux54~3_combout\);

-- Location: FF_X60_Y45_N11
\datapath|reg19[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[9]~31_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg19\(9));

-- Location: LCCOMB_X60_Y45_N10
\datapath|Mux54~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux54~9_combout\ = (\datapath|inst\(19) & (\datapath|inst\(18))) # (!\datapath|inst\(19) & ((\datapath|inst\(18) & ((\datapath|reg23\(9)))) # (!\datapath|inst\(18) & (\datapath|reg19\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|inst\(18),
	datac => \datapath|reg19\(9),
	datad => \datapath|reg23\(9),
	combout => \datapath|Mux54~9_combout\);

-- Location: FF_X59_Y46_N21
\datapath|reg27[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[9]~31_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg27\(9));

-- Location: LCCOMB_X59_Y46_N20
\datapath|Mux54~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux54~10_combout\ = (\datapath|Mux54~9_combout\ & ((\datapath|reg31\(9)) # ((!\datapath|inst\(19))))) # (!\datapath|Mux54~9_combout\ & (((\datapath|reg27\(9) & \datapath|inst\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg31\(9),
	datab => \datapath|Mux54~9_combout\,
	datac => \datapath|reg27\(9),
	datad => \datapath|inst\(19),
	combout => \datapath|Mux54~10_combout\);

-- Location: FF_X59_Y48_N11
\datapath|reg16[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[9]~31_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg16\(9));

-- Location: FF_X58_Y48_N9
\datapath|reg24[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[9]~31_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg24\(9));

-- Location: LCCOMB_X59_Y48_N10
\datapath|Mux54~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux54~6_combout\ = (\datapath|inst\(18) & (\datapath|inst\(19))) # (!\datapath|inst\(18) & ((\datapath|inst\(19) & ((\datapath|reg24\(9)))) # (!\datapath|inst\(19) & (\datapath|reg16\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|inst\(19),
	datac => \datapath|reg16\(9),
	datad => \datapath|reg24\(9),
	combout => \datapath|Mux54~6_combout\);

-- Location: FF_X57_Y48_N23
\datapath|reg28[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[9]~31_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg28\(9));

-- Location: LCCOMB_X57_Y48_N22
\datapath|Mux54~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux54~7_combout\ = (\datapath|Mux54~6_combout\ & (((\datapath|reg28\(9)) # (!\datapath|inst\(18))))) # (!\datapath|Mux54~6_combout\ & (\datapath|reg20\(9) & ((\datapath|inst\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg20\(9),
	datab => \datapath|Mux54~6_combout\,
	datac => \datapath|reg28\(9),
	datad => \datapath|inst\(18),
	combout => \datapath|Mux54~7_combout\);

-- Location: FF_X56_Y49_N19
\datapath|reg30[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[9]~31_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg30\(9));

-- Location: FF_X56_Y49_N9
\datapath|reg26[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[9]~31_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg26\(9));

-- Location: LCCOMB_X56_Y49_N18
\datapath|Mux54~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux54~5_combout\ = (\datapath|Mux54~4_combout\ & (((\datapath|reg30\(9))) # (!\datapath|inst\(19)))) # (!\datapath|Mux54~4_combout\ & (\datapath|inst\(19) & ((\datapath|reg26\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux54~4_combout\,
	datab => \datapath|inst\(19),
	datac => \datapath|reg30\(9),
	datad => \datapath|reg26\(9),
	combout => \datapath|Mux54~5_combout\);

-- Location: LCCOMB_X54_Y41_N4
\datapath|Mux54~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux54~8_combout\ = (\datapath|inst\(16) & (\datapath|inst\(17))) # (!\datapath|inst\(16) & ((\datapath|inst\(17) & ((\datapath|Mux54~5_combout\))) # (!\datapath|inst\(17) & (\datapath|Mux54~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|Mux54~7_combout\,
	datad => \datapath|Mux54~5_combout\,
	combout => \datapath|Mux54~8_combout\);

-- Location: LCCOMB_X54_Y41_N22
\datapath|Mux54~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux54~11_combout\ = (\datapath|inst\(16) & ((\datapath|Mux54~8_combout\ & ((\datapath|Mux54~10_combout\))) # (!\datapath|Mux54~8_combout\ & (\datapath|Mux54~3_combout\)))) # (!\datapath|inst\(16) & (((\datapath|Mux54~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|Mux54~3_combout\,
	datac => \datapath|Mux54~10_combout\,
	datad => \datapath|Mux54~8_combout\,
	combout => \datapath|Mux54~11_combout\);

-- Location: LCCOMB_X54_Y41_N12
\datapath|Mux54~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux54~16_combout\ = (\datapath|Mux61~4_combout\ & (\datapath|Mux61~0_combout\)) # (!\datapath|Mux61~4_combout\ & ((\datapath|Mux61~0_combout\ & ((\datapath|Mux54~11_combout\))) # (!\datapath|Mux61~0_combout\ & (\datapath|Mux54~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~4_combout\,
	datab => \datapath|Mux61~0_combout\,
	datac => \datapath|Mux54~15_combout\,
	datad => \datapath|Mux54~11_combout\,
	combout => \datapath|Mux54~16_combout\);

-- Location: LCCOMB_X48_Y44_N28
\datapath|Mux54~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux54~19_combout\ = (\datapath|Mux54~16_combout\ & ((\datapath|Mux54~18_combout\) # ((!\datapath|Mux61~4_combout\)))) # (!\datapath|Mux54~16_combout\ & (((\datapath|Mux54~1_combout\ & \datapath|Mux61~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux54~18_combout\,
	datab => \datapath|Mux54~1_combout\,
	datac => \datapath|Mux54~16_combout\,
	datad => \datapath|Mux61~4_combout\,
	combout => \datapath|Mux54~19_combout\);

-- Location: FF_X48_Y44_N29
\datapath|mdu|mdu_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Mux54~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|Equal1~10_combout\,
	ena => \datapath|mdu|cmode~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_r\(9));

-- Location: LCCOMB_X43_Y42_N0
\datapath|mdu|Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux23~0_combout\ = (!\datapath|mdu|cmode~q\ & (!\datapath|mdu|LessThan0~62_combout\ & !\datapath|mdu|mdu_r\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|cmode~q\,
	datac => \datapath|mdu|LessThan0~62_combout\,
	datad => \datapath|mdu|mdu_r\(9),
	combout => \datapath|mdu|Mux23~0_combout\);

-- Location: LCCOMB_X43_Y42_N2
\datapath|mdu|Mux23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux23~1_combout\ = (\datapath|mdu|add_r_sel[0]~1_combout\ & (\datapath|mdu|mdu_l\(9) & ((!\datapath|mdu|add_r_sel[1]~0_combout\)))) # (!\datapath|mdu|add_r_sel[0]~1_combout\ & ((\datapath|mdu|Mux23~0_combout\) # ((!\datapath|mdu|mdu_l\(9) & 
-- \datapath|mdu|add_r_sel[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|mdu_l\(9),
	datab => \datapath|mdu|Mux23~0_combout\,
	datac => \datapath|mdu|add_r_sel[1]~0_combout\,
	datad => \datapath|mdu|add_r_sel[0]~1_combout\,
	combout => \datapath|mdu|Mux23~1_combout\);

-- Location: IOIBUF_X27_Y73_N15
\dbus_d_i[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dbus_d_i(4),
	o => \dbus_d_i[4]~input_o\);

-- Location: FF_X47_Y46_N9
\controller|ctrl_data_o[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|inst\(3),
	sclr => \controller|ctrl_data_o[6]~40_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller|ctrl_data_o\(3));

-- Location: LCCOMB_X47_Y46_N8
\datapath|alu|Add0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~11_combout\ = \controller|alu_func_sel_o\(1) $ (((\controller|alu_r_sel_o~q\ & ((\controller|ctrl_data_o\(3)))) # (!\controller|alu_r_sel_o~q\ & (\datapath|Mux60~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|alu_func_sel_o\(1),
	datab => \datapath|Mux60~19_combout\,
	datac => \controller|ctrl_data_o\(3),
	datad => \controller|alu_r_sel_o~q\,
	combout => \datapath|alu|Add0~11_combout\);

-- Location: FF_X45_Y46_N9
\controller|ctrl_data_o[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|inst\(5),
	sclr => \controller|ctrl_data_o[6]~40_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller|ctrl_data_o\(5));

-- Location: LCCOMB_X45_Y46_N8
\datapath|alu|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~17_combout\ = \controller|alu_func_sel_o\(1) $ (((\controller|alu_r_sel_o~q\ & ((\controller|ctrl_data_o\(5)))) # (!\controller|alu_r_sel_o~q\ & (\datapath|Mux58~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|alu_r_sel_o~q\,
	datab => \datapath|Mux58~19_combout\,
	datac => \controller|ctrl_data_o\(5),
	datad => \controller|alu_func_sel_o\(1),
	combout => \datapath|alu|Add0~17_combout\);

-- Location: FF_X46_Y48_N17
\controller|ctrl_data_o[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|inst\(4),
	sclr => \controller|ctrl_data_o[6]~40_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller|ctrl_data_o\(4));

-- Location: FF_X56_Y44_N23
\datapath|reg1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[4]~16_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg1\(4));

-- Location: LCCOMB_X56_Y44_N22
\datapath|Mux59~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux59~14_combout\ = (\datapath|Mux61~1_combout\ & (\datapath|reg1\(4) & !\datapath|Mux61~2_combout\)) # (!\datapath|Mux61~1_combout\ & ((\datapath|Mux61~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|Mux61~1_combout\,
	datac => \datapath|reg1\(4),
	datad => \datapath|Mux61~2_combout\,
	combout => \datapath|Mux59~14_combout\);

-- Location: LCCOMB_X57_Y46_N26
\datapath|Mux59~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux59~21_combout\ = (\datapath|Mux61~4_combout\) # ((\datapath|Mux59~14_combout\ & ((\datapath|reg3\(4)) # (!\datapath|Mux61~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg3\(4),
	datab => \datapath|Mux59~14_combout\,
	datac => \datapath|Mux61~4_combout\,
	datad => \datapath|Mux61~3_combout\,
	combout => \datapath|Mux59~21_combout\);

-- Location: FF_X58_Y43_N17
\datapath|reg5[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[4]~16_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg5\(4));

-- Location: FF_X58_Y43_N19
\datapath|reg4[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[4]~16_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg4\(4));

-- Location: LCCOMB_X58_Y43_N28
\datapath|Mux59~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux59~16_combout\ = (\datapath|Mux61~2_combout\ & ((\datapath|Mux59~15_combout\) # (\datapath|reg4\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux59~15_combout\,
	datac => \datapath|Mux61~2_combout\,
	datad => \datapath|reg4\(4),
	combout => \datapath|Mux59~16_combout\);

-- Location: LCCOMB_X58_Y43_N16
\datapath|Mux59~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux59~17_combout\ = (\datapath|Mux59~16_combout\ & ((\datapath|Mux59~15_combout\ & ((\datapath|inst\(17)) # (\datapath|reg5\(4)))) # (!\datapath|Mux59~15_combout\ & (!\datapath|inst\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux59~15_combout\,
	datab => \datapath|inst\(17),
	datac => \datapath|reg5\(4),
	datad => \datapath|Mux59~16_combout\,
	combout => \datapath|Mux59~17_combout\);

-- Location: FF_X57_Y46_N1
\datapath|reg3[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[4]~16_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg3\(4));

-- Location: LCCOMB_X57_Y46_N0
\datapath|Mux59~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux59~18_combout\ = (\datapath|Mux59~17_combout\ & (((\datapath|reg3\(4)) # (!\datapath|Mux61~3_combout\)))) # (!\datapath|Mux59~17_combout\ & (\datapath|reg2\(4) & ((\datapath|Mux61~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg2\(4),
	datab => \datapath|Mux59~17_combout\,
	datac => \datapath|reg3\(4),
	datad => \datapath|Mux61~3_combout\,
	combout => \datapath|Mux59~18_combout\);

-- Location: LCCOMB_X57_Y46_N20
\datapath|Mux59~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux59~22_combout\ = (\datapath|Mux59~26_combout\ & ((\datapath|Mux59~21_combout\) # ((!\datapath|Mux59~14_combout\ & \datapath|Mux59~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux59~26_combout\,
	datab => \datapath|Mux59~14_combout\,
	datac => \datapath|Mux59~21_combout\,
	datad => \datapath|Mux59~18_combout\,
	combout => \datapath|Mux59~22_combout\);

-- Location: FF_X49_Y46_N7
\datapath|reg17[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[4]~16_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg17\(4));

-- Location: FF_X49_Y46_N21
\datapath|reg25[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[4]~16_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg25\(4));

-- Location: LCCOMB_X49_Y46_N6
\datapath|Mux59~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux59~6_combout\ = (\datapath|inst\(18) & (\datapath|inst\(19))) # (!\datapath|inst\(18) & ((\datapath|inst\(19) & ((\datapath|reg25\(4)))) # (!\datapath|inst\(19) & (\datapath|reg17\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|inst\(19),
	datac => \datapath|reg17\(4),
	datad => \datapath|reg25\(4),
	combout => \datapath|Mux59~6_combout\);

-- Location: FF_X50_Y46_N31
\datapath|reg29[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[4]~16_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg29\(4));

-- Location: FF_X50_Y46_N5
\datapath|reg21[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[4]~16_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg21\(4));

-- Location: LCCOMB_X50_Y46_N30
\datapath|Mux59~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux59~7_combout\ = (\datapath|inst\(18) & ((\datapath|Mux59~6_combout\ & (\datapath|reg29\(4))) # (!\datapath|Mux59~6_combout\ & ((\datapath|reg21\(4)))))) # (!\datapath|inst\(18) & (\datapath|Mux59~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|Mux59~6_combout\,
	datac => \datapath|reg29\(4),
	datad => \datapath|reg21\(4),
	combout => \datapath|Mux59~7_combout\);

-- Location: FF_X52_Y47_N19
\datapath|reg28[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[4]~16_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg28\(4));

-- Location: FF_X52_Y47_N25
\datapath|reg20[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regnxt[4]~16_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \datapath|reg_en\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg20\(4));

-- Location: LCCOMB_X52_Y47_N18
\datapath|Mux59~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux59~9_combout\ = (\datapath|Mux59~8_combout\ & (((\datapath|reg28\(4))) # (!\datapath|inst\(18)))) # (!\datapath|Mux59~8_combout\ & (\datapath|inst\(18) & ((\datapath|reg20\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux59~8_combout\,
	datab => \datapath|inst\(18),
	datac => \datapath|reg28\(4),
	datad => \datapath|reg20\(4),
	combout => \datapath|Mux59~9_combout\);

-- Location: LCCOMB_X50_Y42_N30
\datapath|Mux59~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux59~10_combout\ = (\datapath|inst\(16) & ((\datapath|inst\(17)) # ((\datapath|Mux59~7_combout\)))) # (!\datapath|inst\(16) & (!\datapath|inst\(17) & ((\datapath|Mux59~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|Mux59~7_combout\,
	datad => \datapath|Mux59~9_combout\,
	combout => \datapath|Mux59~10_combout\);

-- Location: FF_X60_Y42_N9
\datapath|reg23[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[4]~16_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg23\(4));

-- Location: FF_X60_Y42_N11
\datapath|reg19[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[4]~16_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg19\(4));

-- Location: LCCOMB_X60_Y42_N10
\datapath|Mux59~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux59~11_combout\ = (\datapath|inst\(19) & (((\datapath|inst\(18))))) # (!\datapath|inst\(19) & ((\datapath|inst\(18) & (\datapath|reg23\(4))) # (!\datapath|inst\(18) & ((\datapath|reg19\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|reg23\(4),
	datac => \datapath|reg19\(4),
	datad => \datapath|inst\(18),
	combout => \datapath|Mux59~11_combout\);

-- Location: FF_X59_Y42_N25
\datapath|reg27[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[4]~16_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg27\(4));

-- Location: LCCOMB_X59_Y42_N24
\datapath|Mux59~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux59~12_combout\ = (\datapath|Mux59~11_combout\ & ((\datapath|reg31\(4)) # ((!\datapath|inst\(19))))) # (!\datapath|Mux59~11_combout\ & (((\datapath|reg27\(4) & \datapath|inst\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg31\(4),
	datab => \datapath|Mux59~11_combout\,
	datac => \datapath|reg27\(4),
	datad => \datapath|inst\(19),
	combout => \datapath|Mux59~12_combout\);

-- Location: LCCOMB_X50_Y42_N24
\datapath|Mux59~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux59~13_combout\ = (\datapath|inst\(17) & ((\datapath|Mux59~10_combout\ & ((\datapath|Mux59~12_combout\))) # (!\datapath|Mux59~10_combout\ & (\datapath|Mux59~5_combout\)))) # (!\datapath|inst\(17) & (((\datapath|Mux59~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux59~5_combout\,
	datab => \datapath|inst\(17),
	datac => \datapath|Mux59~10_combout\,
	datad => \datapath|Mux59~12_combout\,
	combout => \datapath|Mux59~13_combout\);

-- Location: LCCOMB_X50_Y42_N4
\datapath|Mux59~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux59~25_combout\ = (\datapath|Mux59~22_combout\ & ((\datapath|Mux59~24_combout\) # ((!\datapath|Mux61~0_combout\)))) # (!\datapath|Mux59~22_combout\ & (((\datapath|Mux61~0_combout\ & \datapath|Mux59~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux59~24_combout\,
	datab => \datapath|Mux59~22_combout\,
	datac => \datapath|Mux61~0_combout\,
	datad => \datapath|Mux59~13_combout\,
	combout => \datapath|Mux59~25_combout\);

-- Location: LCCOMB_X46_Y48_N28
\datapath|Selector59~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector59~0_combout\ = (\controller|alu_r_sel_o~q\ & (\controller|ctrl_data_o\(4))) # (!\controller|alu_r_sel_o~q\ & ((\datapath|Mux59~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller|ctrl_data_o\(4),
	datac => \controller|alu_r_sel_o~q\,
	datad => \datapath|Mux59~25_combout\,
	combout => \datapath|Selector59~0_combout\);

-- Location: LCCOMB_X46_Y48_N10
\datapath|alu|Mux28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux28~1_combout\ = (\datapath|alu|Mux27~0_combout\ & ((\datapath|Selector59~0_combout\ & ((!\datapath|Selector27~0_combout\) # (!\datapath|alu|Mux28~0_combout\))) # (!\datapath|Selector59~0_combout\ & ((\datapath|Selector27~0_combout\))))) # 
-- (!\datapath|alu|Mux27~0_combout\ & (\datapath|alu|Mux28~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Mux28~0_combout\,
	datab => \datapath|Selector59~0_combout\,
	datac => \datapath|Selector27~0_combout\,
	datad => \datapath|alu|Mux27~0_combout\,
	combout => \datapath|alu|Mux28~1_combout\);

-- Location: FF_X46_Y48_N11
\datapath|pgc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Mux28~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \controller|pgcen~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pgc\(4));

-- Location: LCCOMB_X46_Y48_N14
\datapath|Selector27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector27~0_combout\ = (\controller|alu_l_sel_o~q\ & ((\datapath|pgc\(4)))) # (!\controller|alu_l_sel_o~q\ & (\datapath|Mux27~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller|alu_l_sel_o~q\,
	datac => \datapath|Mux27~19_combout\,
	datad => \datapath|pgc\(4),
	combout => \datapath|Selector27~0_combout\);

-- Location: LCCOMB_X47_Y46_N24
\datapath|alu|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~12_combout\ = ((\datapath|Selector28~0_combout\ $ (\datapath|alu|Add0~11_combout\ $ (!\datapath|alu|Add0~10\)))) # (GND)
-- \datapath|alu|Add0~13\ = CARRY((\datapath|Selector28~0_combout\ & ((\datapath|alu|Add0~11_combout\) # (!\datapath|alu|Add0~10\))) # (!\datapath|Selector28~0_combout\ & (\datapath|alu|Add0~11_combout\ & !\datapath|alu|Add0~10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector28~0_combout\,
	datab => \datapath|alu|Add0~11_combout\,
	datad => VCC,
	cin => \datapath|alu|Add0~10\,
	combout => \datapath|alu|Add0~12_combout\,
	cout => \datapath|alu|Add0~13\);

-- Location: LCCOMB_X47_Y46_N28
\datapath|alu|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~18_combout\ = ((\datapath|Selector26~0_combout\ $ (\datapath|alu|Add0~17_combout\ $ (!\datapath|alu|Add0~16\)))) # (GND)
-- \datapath|alu|Add0~19\ = CARRY((\datapath|Selector26~0_combout\ & ((\datapath|alu|Add0~17_combout\) # (!\datapath|alu|Add0~16\))) # (!\datapath|Selector26~0_combout\ & (\datapath|alu|Add0~17_combout\ & !\datapath|alu|Add0~16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector26~0_combout\,
	datab => \datapath|alu|Add0~17_combout\,
	datad => VCC,
	cin => \datapath|alu|Add0~16\,
	combout => \datapath|alu|Add0~18_combout\,
	cout => \datapath|alu|Add0~19\);

-- Location: FF_X49_Y45_N3
\datapath|pgc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|alu|Mux27~3_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|pgcen~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pgc\(5));

-- Location: FF_X56_Y41_N3
\datapath|reg11[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[5]~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg11\(5));

-- Location: LCCOMB_X56_Y41_N2
\datapath|Mux26~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux26~1_combout\ = (\datapath|Mux26~0_combout\ & (((\datapath|reg11\(5))) # (!\datapath|inst\(22)))) # (!\datapath|Mux26~0_combout\ & (\datapath|inst\(22) & ((\datapath|reg10\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux26~0_combout\,
	datab => \datapath|inst\(22),
	datac => \datapath|reg11\(5),
	datad => \datapath|reg10\(5),
	combout => \datapath|Mux26~1_combout\);

-- Location: FF_X54_Y41_N3
\datapath|reg1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[5]~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg1\(5));

-- Location: FF_X55_Y44_N17
\datapath|reg5[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[5]~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg5\(5));

-- Location: FF_X55_Y44_N27
\datapath|reg7[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[5]~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg7\(5));

-- Location: LCCOMB_X55_Y44_N16
\datapath|Mux26~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux26~13_combout\ = (\datapath|Mux26~12_combout\ & (((\datapath|reg7\(5))) # (!\datapath|inst\(21)))) # (!\datapath|Mux26~12_combout\ & (\datapath|inst\(21) & (\datapath|reg5\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux26~12_combout\,
	datab => \datapath|inst\(21),
	datac => \datapath|reg5\(5),
	datad => \datapath|reg7\(5),
	combout => \datapath|Mux26~13_combout\);

-- Location: LCCOMB_X55_Y44_N2
\datapath|Mux26~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux26~14_combout\ = (\datapath|Mux7~3_combout\ & ((\datapath|Mux7~4_combout\ & ((\datapath|Mux26~13_combout\))) # (!\datapath|Mux7~4_combout\ & (\datapath|reg1\(5))))) # (!\datapath|Mux7~3_combout\ & (((\datapath|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux7~3_combout\,
	datab => \datapath|reg1\(5),
	datac => \datapath|Mux26~13_combout\,
	datad => \datapath|Mux7~4_combout\,
	combout => \datapath|Mux26~14_combout\);

-- Location: FF_X55_Y41_N31
\datapath|reg3[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[5]~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg3\(5));

-- Location: FF_X54_Y41_N1
\datapath|reg2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[5]~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg2\(5));

-- Location: LCCOMB_X55_Y41_N30
\datapath|Mux26~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux26~15_combout\ = (\datapath|Mux7~2_combout\ & ((\datapath|Mux26~14_combout\ & (\datapath|reg3\(5))) # (!\datapath|Mux26~14_combout\ & ((\datapath|reg2\(5)))))) # (!\datapath|Mux7~2_combout\ & (\datapath|Mux26~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux7~2_combout\,
	datab => \datapath|Mux26~14_combout\,
	datac => \datapath|reg3\(5),
	datad => \datapath|reg2\(5),
	combout => \datapath|Mux26~15_combout\);

-- Location: FF_X53_Y49_N19
\datapath|reg30[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[5]~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg30\(5));

-- Location: FF_X53_Y49_N1
\datapath|reg26[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[5]~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg26\(5));

-- Location: FF_X54_Y49_N25
\datapath|reg22[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[5]~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg22\(5));

-- Location: FF_X54_Y49_N3
\datapath|reg18[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[5]~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg18\(5));

-- Location: LCCOMB_X54_Y49_N24
\datapath|Mux26~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux26~4_combout\ = (\datapath|inst\(24) & (\datapath|inst\(23))) # (!\datapath|inst\(24) & ((\datapath|inst\(23) & (\datapath|reg22\(5))) # (!\datapath|inst\(23) & ((\datapath|reg18\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|inst\(23),
	datac => \datapath|reg22\(5),
	datad => \datapath|reg18\(5),
	combout => \datapath|Mux26~4_combout\);

-- Location: LCCOMB_X53_Y49_N0
\datapath|Mux26~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux26~5_combout\ = (\datapath|inst\(24) & ((\datapath|Mux26~4_combout\ & (\datapath|reg30\(5))) # (!\datapath|Mux26~4_combout\ & ((\datapath|reg26\(5)))))) # (!\datapath|inst\(24) & (((\datapath|Mux26~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|reg30\(5),
	datac => \datapath|reg26\(5),
	datad => \datapath|Mux26~4_combout\,
	combout => \datapath|Mux26~5_combout\);

-- Location: LCCOMB_X53_Y42_N24
\datapath|Mux26~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux26~8_combout\ = (\datapath|inst\(21) & (((\datapath|inst\(22))))) # (!\datapath|inst\(21) & ((\datapath|inst\(22) & ((\datapath|Mux26~5_combout\))) # (!\datapath|inst\(22) & (\datapath|Mux26~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux26~7_combout\,
	datab => \datapath|inst\(21),
	datac => \datapath|inst\(22),
	datad => \datapath|Mux26~5_combout\,
	combout => \datapath|Mux26~8_combout\);

-- Location: FF_X60_Y42_N15
\datapath|reg19[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[5]~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg19\(5));

-- Location: FF_X60_Y42_N13
\datapath|reg23[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[5]~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg23\(5));

-- Location: LCCOMB_X60_Y42_N12
\datapath|Mux26~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux26~9_combout\ = (\datapath|inst\(24) & (((\datapath|inst\(23))))) # (!\datapath|inst\(24) & ((\datapath|inst\(23) & ((\datapath|reg23\(5)))) # (!\datapath|inst\(23) & (\datapath|reg19\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|reg19\(5),
	datac => \datapath|reg23\(5),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux26~9_combout\);

-- Location: FF_X59_Y42_N21
\datapath|reg27[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[5]~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg27\(5));

-- Location: FF_X59_Y42_N15
\datapath|reg31[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[5]~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg31\(5));

-- Location: LCCOMB_X59_Y42_N20
\datapath|Mux26~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux26~10_combout\ = (\datapath|inst\(24) & ((\datapath|Mux26~9_combout\ & ((\datapath|reg31\(5)))) # (!\datapath|Mux26~9_combout\ & (\datapath|reg27\(5))))) # (!\datapath|inst\(24) & (\datapath|Mux26~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|Mux26~9_combout\,
	datac => \datapath|reg27\(5),
	datad => \datapath|reg31\(5),
	combout => \datapath|Mux26~10_combout\);

-- Location: LCCOMB_X53_Y42_N2
\datapath|Mux26~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux26~11_combout\ = (\datapath|Mux26~8_combout\ & (((\datapath|Mux26~10_combout\) # (!\datapath|inst\(21))))) # (!\datapath|Mux26~8_combout\ & (\datapath|Mux26~3_combout\ & ((\datapath|inst\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux26~3_combout\,
	datab => \datapath|Mux26~8_combout\,
	datac => \datapath|Mux26~10_combout\,
	datad => \datapath|inst\(21),
	combout => \datapath|Mux26~11_combout\);

-- Location: LCCOMB_X53_Y42_N20
\datapath|Mux26~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux26~16_combout\ = (\datapath|Mux7~0_combout\ & (((\datapath|Mux7~1_combout\) # (\datapath|Mux26~11_combout\)))) # (!\datapath|Mux7~0_combout\ & (\datapath|Mux26~15_combout\ & (!\datapath|Mux7~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux7~0_combout\,
	datab => \datapath|Mux26~15_combout\,
	datac => \datapath|Mux7~1_combout\,
	datad => \datapath|Mux26~11_combout\,
	combout => \datapath|Mux26~16_combout\);

-- Location: LCCOMB_X53_Y42_N22
\datapath|Mux26~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux26~19_combout\ = (\datapath|Mux7~1_combout\ & ((\datapath|Mux26~16_combout\ & (\datapath|Mux26~18_combout\)) # (!\datapath|Mux26~16_combout\ & ((\datapath|Mux26~1_combout\))))) # (!\datapath|Mux7~1_combout\ & 
-- (((\datapath|Mux26~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux26~18_combout\,
	datab => \datapath|Mux26~1_combout\,
	datac => \datapath|Mux7~1_combout\,
	datad => \datapath|Mux26~16_combout\,
	combout => \datapath|Mux26~19_combout\);

-- Location: LCCOMB_X49_Y45_N2
\datapath|Selector26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector26~0_combout\ = (\controller|alu_l_sel_o~q\ & (\datapath|pgc\(5))) # (!\controller|alu_l_sel_o~q\ & ((\datapath|Mux26~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|alu_l_sel_o~q\,
	datac => \datapath|pgc\(5),
	datad => \datapath|Mux26~19_combout\,
	combout => \datapath|Selector26~0_combout\);

-- Location: LCCOMB_X45_Y46_N12
\datapath|alu|alu_res~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|alu_res~82_combout\ = \datapath|Selector26~0_combout\ $ (((\controller|alu_r_sel_o~q\ & (\controller|ctrl_data_o\(5))) # (!\controller|alu_r_sel_o~q\ & ((\datapath|Mux58~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|alu_r_sel_o~q\,
	datab => \controller|ctrl_data_o\(5),
	datac => \datapath|Mux58~19_combout\,
	datad => \datapath|Selector26~0_combout\,
	combout => \datapath|alu|alu_res~82_combout\);

-- Location: LCCOMB_X45_Y46_N28
\datapath|alu|Mux27~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux27~3_combout\ = (\datapath|alu|Mux27~2_combout\ & (((\datapath|alu|alu_res~82_combout\) # (!\datapath|alu|Mux27~1_combout\)))) # (!\datapath|alu|Mux27~2_combout\ & (\datapath|alu|Add0~18_combout\ & (\datapath|alu|Mux27~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Mux27~2_combout\,
	datab => \datapath|alu|Add0~18_combout\,
	datac => \datapath|alu|Mux27~1_combout\,
	datad => \datapath|alu|alu_res~82_combout\,
	combout => \datapath|alu|Mux27~3_combout\);

-- Location: LCCOMB_X45_Y46_N0
\datapath|regnxt[5]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[5]~17_combout\ = (\datapath|regnxt[31]~0_combout\ & (((\controller|den~q\)))) # (!\datapath|regnxt[31]~0_combout\ & ((\controller|den~q\ & (\datapath|mdu|hireg\(5))) # (!\controller|den~q\ & ((\controller|ctrl_data_o\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|hireg\(5),
	datab => \datapath|regnxt[31]~0_combout\,
	datac => \controller|ctrl_data_o\(5),
	datad => \controller|den~q\,
	combout => \datapath|regnxt[5]~17_combout\);

-- Location: IOIBUF_X20_Y73_N15
\dbus_d_i[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dbus_d_i(5),
	o => \dbus_d_i[5]~input_o\);

-- Location: LCCOMB_X45_Y46_N18
\datapath|regnxt[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[5]~18_combout\ = (\datapath|regnxt[31]~0_combout\ & ((\datapath|regnxt[5]~17_combout\ & ((\datapath|mdu|loreg\(5)))) # (!\datapath|regnxt[5]~17_combout\ & (\dbus_d_i[5]~input_o\)))) # (!\datapath|regnxt[31]~0_combout\ & 
-- (\datapath|regnxt[5]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regnxt[31]~0_combout\,
	datab => \datapath|regnxt[5]~17_combout\,
	datac => \dbus_d_i[5]~input_o\,
	datad => \datapath|mdu|loreg\(5),
	combout => \datapath|regnxt[5]~18_combout\);

-- Location: LCCOMB_X55_Y39_N8
\datapath|regnxt[5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[5]~19_combout\ = (\datapath|regnxt[31]~3_combout\ & ((\datapath|regnxt[5]~18_combout\))) # (!\datapath|regnxt[31]~3_combout\ & (\datapath|alu|Mux27~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alu|Mux27~3_combout\,
	datac => \datapath|regnxt[5]~18_combout\,
	datad => \datapath|regnxt[31]~3_combout\,
	combout => \datapath|regnxt[5]~19_combout\);

-- Location: FF_X55_Y41_N29
\datapath|reg10[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[5]~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg10\(5));

-- Location: LCCOMB_X55_Y41_N28
\datapath|Mux58~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux58~1_combout\ = (\datapath|Mux58~0_combout\ & (((\datapath|reg11\(5))) # (!\datapath|inst\(17)))) # (!\datapath|Mux58~0_combout\ & (\datapath|inst\(17) & (\datapath|reg10\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux58~0_combout\,
	datab => \datapath|inst\(17),
	datac => \datapath|reg10\(5),
	datad => \datapath|reg11\(5),
	combout => \datapath|Mux58~1_combout\);

-- Location: FF_X55_Y39_N9
\datapath|reg13[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regnxt[5]~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \datapath|reg_en\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg13\(5));

-- Location: FF_X54_Y39_N19
\datapath|reg15[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[5]~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg15\(5));

-- Location: LCCOMB_X54_Y39_N18
\datapath|Mux58~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux58~18_combout\ = (\datapath|Mux58~17_combout\ & (((\datapath|reg15\(5)) # (!\datapath|inst\(16))))) # (!\datapath|Mux58~17_combout\ & (\datapath|reg13\(5) & ((\datapath|inst\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux58~17_combout\,
	datab => \datapath|reg13\(5),
	datac => \datapath|reg15\(5),
	datad => \datapath|inst\(16),
	combout => \datapath|Mux58~18_combout\);

-- Location: LCCOMB_X52_Y41_N14
\datapath|Mux58~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux58~19_combout\ = (\datapath|Mux58~16_combout\ & (((\datapath|Mux58~18_combout\) # (!\datapath|Mux61~4_combout\)))) # (!\datapath|Mux58~16_combout\ & (\datapath|Mux58~1_combout\ & ((\datapath|Mux61~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux58~16_combout\,
	datab => \datapath|Mux58~1_combout\,
	datac => \datapath|Mux58~18_combout\,
	datad => \datapath|Mux61~4_combout\,
	combout => \datapath|Mux58~19_combout\);

-- Location: LCCOMB_X45_Y42_N8
\datapath|mdu|loreg~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~11_combout\ = (\datapath|mdu|cmode~q\ & (\datapath|mdu|loreg\(6))) # (!\datapath|mdu|cmode~q\ & ((\datapath|mdu|loreg\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|loreg\(6),
	datab => \datapath|mdu|cmode~q\,
	datac => \datapath|mdu|loreg\(4),
	combout => \datapath|mdu|loreg~11_combout\);

-- Location: LCCOMB_X46_Y42_N18
\datapath|mdu|loreg~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~12_combout\ = (\datapath|mdu|busy~q\ & ((\datapath|mdu|loreg~11_combout\))) # (!\datapath|mdu|busy~q\ & (\datapath|Mux58~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|Mux58~19_combout\,
	datac => \datapath|mdu|busy~q\,
	datad => \datapath|mdu|loreg~11_combout\,
	combout => \datapath|mdu|loreg~12_combout\);

-- Location: FF_X46_Y42_N19
\datapath|mdu|loreg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|loreg~12_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|loreg[11]~2_combout\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|loreg\(5));

-- Location: LCCOMB_X46_Y42_N2
\datapath|mdu|loreg~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~9_combout\ = (\datapath|mdu|cmode~q\ & (\datapath|mdu|loreg\(5))) # (!\datapath|mdu|cmode~q\ & ((\datapath|mdu|loreg\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|loreg\(5),
	datac => \datapath|mdu|cmode~q\,
	datad => \datapath|mdu|loreg\(3),
	combout => \datapath|mdu|loreg~9_combout\);

-- Location: LCCOMB_X46_Y42_N8
\datapath|mdu|loreg~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~10_combout\ = (\datapath|mdu|busy~q\ & (\datapath|mdu|loreg~9_combout\)) # (!\datapath|mdu|busy~q\ & ((\datapath|Mux59~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|loreg~9_combout\,
	datac => \datapath|mdu|busy~q\,
	datad => \datapath|Mux59~25_combout\,
	combout => \datapath|mdu|loreg~10_combout\);

-- Location: FF_X46_Y42_N9
\datapath|mdu|loreg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|loreg~10_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|loreg[11]~2_combout\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|loreg\(4));

-- Location: LCCOMB_X46_Y42_N16
\datapath|mdu|loreg~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~7_combout\ = (\datapath|mdu|cmode~q\ & (\datapath|mdu|loreg\(4))) # (!\datapath|mdu|cmode~q\ & ((\datapath|mdu|loreg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|loreg\(4),
	datac => \datapath|mdu|cmode~q\,
	datad => \datapath|mdu|loreg\(2),
	combout => \datapath|mdu|loreg~7_combout\);

-- Location: LCCOMB_X46_Y42_N6
\datapath|mdu|loreg~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~8_combout\ = (\datapath|mdu|busy~q\ & ((\datapath|mdu|loreg~7_combout\))) # (!\datapath|mdu|busy~q\ & (\datapath|Mux60~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|Mux60~19_combout\,
	datac => \datapath|mdu|busy~q\,
	datad => \datapath|mdu|loreg~7_combout\,
	combout => \datapath|mdu|loreg~8_combout\);

-- Location: FF_X46_Y42_N7
\datapath|mdu|loreg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|loreg~8_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|loreg[11]~2_combout\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|loreg\(3));

-- Location: LCCOMB_X46_Y42_N30
\datapath|mdu|loreg~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~5_combout\ = (\datapath|mdu|cmode~q\ & ((\datapath|mdu|loreg\(3)))) # (!\datapath|mdu|cmode~q\ & (\datapath|mdu|loreg\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|loreg\(1),
	datac => \datapath|mdu|cmode~q\,
	datad => \datapath|mdu|loreg\(3),
	combout => \datapath|mdu|loreg~5_combout\);

-- Location: LCCOMB_X46_Y42_N28
\datapath|mdu|loreg~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~6_combout\ = (\datapath|mdu|busy~q\ & (\datapath|mdu|loreg~5_combout\)) # (!\datapath|mdu|busy~q\ & ((\datapath|Mux61~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|busy~q\,
	datac => \datapath|mdu|loreg~5_combout\,
	datad => \datapath|Mux61~24_combout\,
	combout => \datapath|mdu|loreg~6_combout\);

-- Location: FF_X46_Y42_N29
\datapath|mdu|loreg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|loreg~6_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|loreg[11]~2_combout\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|loreg\(2));

-- Location: IOIBUF_X115_Y41_N1
\dbus_d_i[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dbus_d_i(2),
	o => \dbus_d_i[2]~input_o\);

-- Location: LCCOMB_X43_Y45_N8
\datapath|mdu|hireg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|hireg~0_combout\ = (\datapath|mdu|cmode~q\ & (\datapath|mdu|add_ot[2]~2_combout\)) # (!\datapath|mdu|cmode~q\ & ((\datapath|mdu|add_ot[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|cmode~q\,
	datab => \datapath|mdu|add_ot[2]~2_combout\,
	datad => \datapath|mdu|add_ot[1]~0_combout\,
	combout => \datapath|mdu|hireg~0_combout\);

-- Location: FF_X43_Y45_N9
\datapath|mdu|hireg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|hireg~0_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|ALT_INV_busy~q\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|hireg\(0));

-- Location: LCCOMB_X43_Y45_N4
\datapath|mdu|add_l[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_l[1]~0_combout\ = (\datapath|mdu|cmode~q\ & (\datapath|mdu|hireg\(1))) # (!\datapath|mdu|cmode~q\ & ((\datapath|mdu|hireg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|hireg\(1),
	datac => \datapath|mdu|hireg\(0),
	datad => \datapath|mdu|cmode~q\,
	combout => \datapath|mdu|add_l[1]~0_combout\);

-- Location: LCCOMB_X45_Y42_N4
\datapath|mdu|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux0~0_combout\ = (\datapath|mdu|cmode~q\ & ((!\datapath|mdu|loreg\(0)))) # (!\datapath|mdu|cmode~q\ & (\datapath|mdu|LessThan0~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|cmode~q\,
	datac => \datapath|mdu|LessThan0~62_combout\,
	datad => \datapath|mdu|loreg\(0),
	combout => \datapath|mdu|Mux0~0_combout\);

-- Location: LCCOMB_X43_Y45_N16
\datapath|mdu|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Add0~1_cout\ = CARRY((!\datapath|mdu|add_r_sel[0]~1_combout\ & !\datapath|mdu|Mux0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|add_r_sel[0]~1_combout\,
	datab => \datapath|mdu|Mux0~0_combout\,
	datad => VCC,
	cout => \datapath|mdu|Add0~1_cout\);

-- Location: LCCOMB_X43_Y45_N18
\datapath|mdu|add_ot[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_ot[1]~0_combout\ = (\datapath|mdu|add_l[0]~1_combout\ & ((\datapath|mdu|Mux32~1_combout\ & (\datapath|mdu|Add0~1_cout\ & VCC)) # (!\datapath|mdu|Mux32~1_combout\ & (!\datapath|mdu|Add0~1_cout\)))) # (!\datapath|mdu|add_l[0]~1_combout\ & 
-- ((\datapath|mdu|Mux32~1_combout\ & (!\datapath|mdu|Add0~1_cout\)) # (!\datapath|mdu|Mux32~1_combout\ & ((\datapath|mdu|Add0~1_cout\) # (GND)))))
-- \datapath|mdu|add_ot[1]~1\ = CARRY((\datapath|mdu|add_l[0]~1_combout\ & (!\datapath|mdu|Mux32~1_combout\ & !\datapath|mdu|Add0~1_cout\)) # (!\datapath|mdu|add_l[0]~1_combout\ & ((!\datapath|mdu|Add0~1_cout\) # (!\datapath|mdu|Mux32~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|add_l[0]~1_combout\,
	datab => \datapath|mdu|Mux32~1_combout\,
	datad => VCC,
	cin => \datapath|mdu|Add0~1_cout\,
	combout => \datapath|mdu|add_ot[1]~0_combout\,
	cout => \datapath|mdu|add_ot[1]~1\);

-- Location: LCCOMB_X43_Y45_N20
\datapath|mdu|add_ot[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_ot[2]~2_combout\ = ((\datapath|mdu|Mux31~1_combout\ $ (\datapath|mdu|add_l[1]~0_combout\ $ (!\datapath|mdu|add_ot[1]~1\)))) # (GND)
-- \datapath|mdu|add_ot[2]~3\ = CARRY((\datapath|mdu|Mux31~1_combout\ & ((\datapath|mdu|add_l[1]~0_combout\) # (!\datapath|mdu|add_ot[1]~1\))) # (!\datapath|mdu|Mux31~1_combout\ & (\datapath|mdu|add_l[1]~0_combout\ & !\datapath|mdu|add_ot[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|Mux31~1_combout\,
	datab => \datapath|mdu|add_l[1]~0_combout\,
	datad => VCC,
	cin => \datapath|mdu|add_ot[1]~1\,
	combout => \datapath|mdu|add_ot[2]~2_combout\,
	cout => \datapath|mdu|add_ot[2]~3\);

-- Location: LCCOMB_X43_Y45_N10
\datapath|mdu|hireg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|hireg~2_combout\ = (\datapath|mdu|cmode~q\ & (\datapath|mdu|add_ot[3]~4_combout\)) # (!\datapath|mdu|cmode~q\ & ((\datapath|mdu|add_ot[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|cmode~q\,
	datac => \datapath|mdu|add_ot[3]~4_combout\,
	datad => \datapath|mdu|add_ot[2]~2_combout\,
	combout => \datapath|mdu|hireg~2_combout\);

-- Location: FF_X43_Y45_N11
\datapath|mdu|hireg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|hireg~2_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|ALT_INV_busy~q\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|hireg\(1));

-- Location: LCCOMB_X46_Y45_N12
\datapath|mdu|add_l[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_l[2]~2_combout\ = (\datapath|mdu|cmode~q\ & ((\datapath|mdu|hireg\(2)))) # (!\datapath|mdu|cmode~q\ & (\datapath|mdu|hireg\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|cmode~q\,
	datac => \datapath|mdu|hireg\(1),
	datad => \datapath|mdu|hireg\(2),
	combout => \datapath|mdu|add_l[2]~2_combout\);

-- Location: LCCOMB_X43_Y45_N22
\datapath|mdu|add_ot[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_ot[3]~4_combout\ = (\datapath|mdu|Mux30~1_combout\ & ((\datapath|mdu|add_l[2]~2_combout\ & (\datapath|mdu|add_ot[2]~3\ & VCC)) # (!\datapath|mdu|add_l[2]~2_combout\ & (!\datapath|mdu|add_ot[2]~3\)))) # (!\datapath|mdu|Mux30~1_combout\ & 
-- ((\datapath|mdu|add_l[2]~2_combout\ & (!\datapath|mdu|add_ot[2]~3\)) # (!\datapath|mdu|add_l[2]~2_combout\ & ((\datapath|mdu|add_ot[2]~3\) # (GND)))))
-- \datapath|mdu|add_ot[3]~5\ = CARRY((\datapath|mdu|Mux30~1_combout\ & (!\datapath|mdu|add_l[2]~2_combout\ & !\datapath|mdu|add_ot[2]~3\)) # (!\datapath|mdu|Mux30~1_combout\ & ((!\datapath|mdu|add_ot[2]~3\) # (!\datapath|mdu|add_l[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|Mux30~1_combout\,
	datab => \datapath|mdu|add_l[2]~2_combout\,
	datad => VCC,
	cin => \datapath|mdu|add_ot[2]~3\,
	combout => \datapath|mdu|add_ot[3]~4_combout\,
	cout => \datapath|mdu|add_ot[3]~5\);

-- Location: LCCOMB_X43_Y45_N12
\datapath|mdu|hireg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|hireg~3_combout\ = (\datapath|mdu|cmode~q\ & ((\datapath|mdu|add_ot[4]~6_combout\))) # (!\datapath|mdu|cmode~q\ & (\datapath|mdu|add_ot[3]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|cmode~q\,
	datac => \datapath|mdu|add_ot[3]~4_combout\,
	datad => \datapath|mdu|add_ot[4]~6_combout\,
	combout => \datapath|mdu|hireg~3_combout\);

-- Location: FF_X43_Y45_N13
\datapath|mdu|hireg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|hireg~3_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|ALT_INV_busy~q\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|hireg\(2));

-- Location: LCCOMB_X47_Y49_N16
\controller|ctrl_data_o~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o~34_combout\ = (!\datapath|inst\(29) & (!\datapath|inst\(31) & (\controller|state\(0) & !\datapath|inst\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(29),
	datab => \datapath|inst\(31),
	datac => \controller|state\(0),
	datad => \datapath|inst\(30),
	combout => \controller|ctrl_data_o~34_combout\);

-- Location: LCCOMB_X49_Y49_N28
\controller|ctrl_data_o~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o~36_combout\ = (\datapath|inst\(2) & ((\controller|ctrl_data_o~31_combout\) # ((\controller|ctrl_data_o~33_combout\ & \controller|ctrl_data_o~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_data_o~33_combout\,
	datab => \controller|ctrl_data_o~34_combout\,
	datac => \datapath|inst\(2),
	datad => \controller|ctrl_data_o~31_combout\,
	combout => \controller|ctrl_data_o~36_combout\);

-- Location: FF_X49_Y49_N29
\controller|ctrl_data_o[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \controller|ctrl_data_o~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller|ctrl_data_o\(2));

-- Location: LCCOMB_X50_Y43_N10
\datapath|regnxt[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[2]~8_combout\ = (\controller|den~q\ & ((\datapath|mdu|hireg\(2)) # ((\datapath|regnxt[31]~0_combout\)))) # (!\controller|den~q\ & (((!\datapath|regnxt[31]~0_combout\ & \controller|ctrl_data_o\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|den~q\,
	datab => \datapath|mdu|hireg\(2),
	datac => \datapath|regnxt[31]~0_combout\,
	datad => \controller|ctrl_data_o\(2),
	combout => \datapath|regnxt[2]~8_combout\);

-- Location: LCCOMB_X50_Y43_N12
\datapath|regnxt[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[2]~9_combout\ = (\datapath|regnxt[31]~0_combout\ & ((\datapath|regnxt[2]~8_combout\ & (\datapath|mdu|loreg\(2))) # (!\datapath|regnxt[2]~8_combout\ & ((\dbus_d_i[2]~input_o\))))) # (!\datapath|regnxt[31]~0_combout\ & 
-- (((\datapath|regnxt[2]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regnxt[31]~0_combout\,
	datab => \datapath|mdu|loreg\(2),
	datac => \dbus_d_i[2]~input_o\,
	datad => \datapath|regnxt[2]~8_combout\,
	combout => \datapath|regnxt[2]~9_combout\);

-- Location: LCCOMB_X55_Y47_N0
\datapath|regnxt[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[2]~10_combout\ = (\datapath|regnxt[31]~3_combout\ & ((\datapath|regnxt[2]~9_combout\))) # (!\datapath|regnxt[31]~3_combout\ & (\datapath|alu|Mux30~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Mux30~1_combout\,
	datac => \datapath|regnxt[2]~9_combout\,
	datad => \datapath|regnxt[31]~3_combout\,
	combout => \datapath|regnxt[2]~10_combout\);

-- Location: FF_X52_Y40_N21
\datapath|reg15[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[2]~10_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg15\(2));

-- Location: FF_X52_Y40_N11
\datapath|reg14[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[2]~10_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg14\(2));

-- Location: FF_X53_Y39_N13
\datapath|reg12[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[2]~10_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg12\(2));

-- Location: FF_X52_Y39_N29
\datapath|reg13[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[2]~10_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg13\(2));

-- Location: LCCOMB_X53_Y39_N12
\datapath|Mux61~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux61~22_combout\ = (\datapath|inst\(16) & ((\datapath|inst\(17)) # ((\datapath|reg13\(2))))) # (!\datapath|inst\(16) & (!\datapath|inst\(17) & (\datapath|reg12\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg12\(2),
	datad => \datapath|reg13\(2),
	combout => \datapath|Mux61~22_combout\);

-- Location: LCCOMB_X52_Y40_N10
\datapath|Mux61~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux61~23_combout\ = (\datapath|inst\(17) & ((\datapath|Mux61~22_combout\ & (\datapath|reg15\(2))) # (!\datapath|Mux61~22_combout\ & ((\datapath|reg14\(2)))))) # (!\datapath|inst\(17) & (((\datapath|Mux61~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(17),
	datab => \datapath|reg15\(2),
	datac => \datapath|reg14\(2),
	datad => \datapath|Mux61~22_combout\,
	combout => \datapath|Mux61~23_combout\);

-- Location: FF_X57_Y45_N31
\datapath|reg11[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[2]~10_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg11\(2));

-- Location: FF_X57_Y45_N21
\datapath|reg9[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[2]~10_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg9\(2));

-- Location: LCCOMB_X57_Y45_N30
\datapath|Mux61~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux61~16_combout\ = (\datapath|Mux61~15_combout\ & (((\datapath|reg11\(2))) # (!\datapath|inst\(16)))) # (!\datapath|Mux61~15_combout\ & (\datapath|inst\(16) & ((\datapath|reg9\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~15_combout\,
	datab => \datapath|inst\(16),
	datac => \datapath|reg11\(2),
	datad => \datapath|reg9\(2),
	combout => \datapath|Mux61~16_combout\);

-- Location: LCCOMB_X56_Y44_N10
\datapath|Mux61~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux61~21_combout\ = (\datapath|Mux61~0_combout\ & (((\datapath|Mux61~4_combout\)))) # (!\datapath|Mux61~0_combout\ & ((\datapath|Mux61~4_combout\ & ((\datapath|Mux61~16_combout\))) # (!\datapath|Mux61~4_combout\ & 
-- (\datapath|Mux61~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~20_combout\,
	datab => \datapath|Mux61~16_combout\,
	datac => \datapath|Mux61~0_combout\,
	datad => \datapath|Mux61~4_combout\,
	combout => \datapath|Mux61~21_combout\);

-- Location: LCCOMB_X50_Y43_N18
\datapath|Mux61~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux61~24_combout\ = (\datapath|Mux61~0_combout\ & ((\datapath|Mux61~21_combout\ & ((\datapath|Mux61~23_combout\))) # (!\datapath|Mux61~21_combout\ & (\datapath|Mux61~14_combout\)))) # (!\datapath|Mux61~0_combout\ & 
-- (((\datapath|Mux61~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~14_combout\,
	datab => \datapath|Mux61~0_combout\,
	datac => \datapath|Mux61~23_combout\,
	datad => \datapath|Mux61~21_combout\,
	combout => \datapath|Mux61~24_combout\);

-- Location: LCCOMB_X50_Y43_N28
\datapath|alu|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~8_combout\ = \controller|alu_func_sel_o\(1) $ (((\controller|alu_r_sel_o~q\ & ((\controller|ctrl_data_o\(2)))) # (!\controller|alu_r_sel_o~q\ & (\datapath|Mux61~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|alu_func_sel_o\(1),
	datab => \datapath|Mux61~24_combout\,
	datac => \controller|alu_r_sel_o~q\,
	datad => \controller|ctrl_data_o\(2),
	combout => \datapath|alu|Add0~8_combout\);

-- Location: LCCOMB_X46_Y46_N20
\datapath|alu|Mux31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux31~0_combout\ = (\datapath|Selector62~0_combout\ & ((\datapath|alu|Mux27~0_combout\) # ((\datapath|Selector30~0_combout\ & !\datapath|alu|Mux27~1_combout\)))) # (!\datapath|Selector62~0_combout\ & (\datapath|alu|Mux27~0_combout\ & 
-- ((\datapath|Selector30~0_combout\) # (\datapath|alu|Mux27~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector62~0_combout\,
	datab => \datapath|Selector30~0_combout\,
	datac => \datapath|alu|Mux27~0_combout\,
	datad => \datapath|alu|Mux27~1_combout\,
	combout => \datapath|alu|Mux31~0_combout\);

-- Location: LCCOMB_X46_Y47_N20
\controller|Mux78~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|Mux78~0_combout\ = (\datapath|inst\(27) & (\datapath|cmp|LessThan0~62_combout\ & !\datapath|cmp|Equal0~20_combout\)) # (!\datapath|inst\(27) & ((\datapath|cmp|Equal0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|cmp|LessThan0~62_combout\,
	datac => \datapath|inst\(27),
	datad => \datapath|cmp|Equal0~20_combout\,
	combout => \controller|Mux78~0_combout\);

-- Location: LCCOMB_X46_Y49_N8
\controller|ctrl_data_o~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o~24_combout\ = (\datapath|inst\(31) & (((!\datapath|inst\(28))))) # (!\datapath|inst\(31) & ((\datapath|inst\(29) & (\controller|ctrl_data_o~23_combout\)) # (!\datapath|inst\(29) & ((\datapath|inst\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_data_o~23_combout\,
	datab => \datapath|inst\(31),
	datac => \datapath|inst\(29),
	datad => \datapath|inst\(28),
	combout => \controller|ctrl_data_o~24_combout\);

-- Location: LCCOMB_X46_Y49_N18
\controller|ctrl_data_o~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o~80_combout\ = (\datapath|inst\(28) & (\datapath|inst\(26) $ (((\datapath|inst\(27)))))) # (!\datapath|inst\(28) & ((\datapath|inst\(26)) # ((\datapath|inst\(0)) # (!\datapath|inst\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(28),
	datab => \datapath|inst\(26),
	datac => \datapath|inst\(0),
	datad => \datapath|inst\(27),
	combout => \controller|ctrl_data_o~80_combout\);

-- Location: LCCOMB_X46_Y49_N12
\controller|ctrl_data_o~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o~26_combout\ = ((\controller|ctrl_data_o~80_combout\) # ((\datapath|inst\(29) & \controller|ctrl_data_o~24_combout\))) # (!\controller|Mux48~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(29),
	datab => \controller|Mux48~0_combout\,
	datac => \controller|ctrl_data_o~24_combout\,
	datad => \controller|ctrl_data_o~80_combout\,
	combout => \controller|ctrl_data_o~26_combout\);

-- Location: LCCOMB_X46_Y47_N4
\controller|ctrl_data_o~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o~30_combout\ = (\controller|ctrl_data_o~29_combout\ & ((\controller|Mux78~0_combout\) # ((\controller|ctrl_data_o~26_combout\) # (!\controller|state\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_data_o~29_combout\,
	datab => \controller|Mux78~0_combout\,
	datac => \controller|ctrl_data_o~26_combout\,
	datad => \controller|state\(0),
	combout => \controller|ctrl_data_o~30_combout\);

-- Location: FF_X46_Y47_N5
\controller|ctrl_data_o[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \controller|ctrl_data_o~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller|ctrl_data_o\(0));

-- Location: LCCOMB_X46_Y47_N16
\datapath|alu|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~0_combout\ = \controller|alu_func_sel_o\(1) $ (((\controller|alu_r_sel_o~q\ & (\controller|ctrl_data_o\(0))) # (!\controller|alu_r_sel_o~q\ & ((\datapath|Mux63~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|alu_func_sel_o\(1),
	datab => \controller|ctrl_data_o\(0),
	datac => \controller|alu_r_sel_o~q\,
	datad => \datapath|Mux63~25_combout\,
	combout => \datapath|alu|Add0~0_combout\);

-- Location: LCCOMB_X47_Y46_N16
\datapath|alu|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~2_cout\ = CARRY(\controller|alu_func_sel_o\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|alu_func_sel_o\(1),
	datad => VCC,
	cout => \datapath|alu|Add0~2_cout\);

-- Location: LCCOMB_X47_Y46_N20
\datapath|alu|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~6_combout\ = ((\datapath|alu|Add0~5_combout\ $ (\datapath|Selector30~0_combout\ $ (!\datapath|alu|Add0~4\)))) # (GND)
-- \datapath|alu|Add0~7\ = CARRY((\datapath|alu|Add0~5_combout\ & ((\datapath|Selector30~0_combout\) # (!\datapath|alu|Add0~4\))) # (!\datapath|alu|Add0~5_combout\ & (\datapath|Selector30~0_combout\ & !\datapath|alu|Add0~4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Add0~5_combout\,
	datab => \datapath|Selector30~0_combout\,
	datad => VCC,
	cin => \datapath|alu|Add0~4\,
	combout => \datapath|alu|Add0~6_combout\,
	cout => \datapath|alu|Add0~7\);

-- Location: IOIBUF_X0_Y45_N15
\dbus_d_i[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dbus_d_i(1),
	o => \dbus_d_i[1]~input_o\);

-- Location: LCCOMB_X45_Y42_N14
\datapath|mdu|loreg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~3_combout\ = (\datapath|mdu|cmode~q\ & (\datapath|mdu|loreg\(2))) # (!\datapath|mdu|cmode~q\ & ((\datapath|mdu|loreg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|cmode~q\,
	datac => \datapath|mdu|loreg\(2),
	datad => \datapath|mdu|loreg\(0),
	combout => \datapath|mdu|loreg~3_combout\);

-- Location: LCCOMB_X46_Y42_N10
\datapath|mdu|loreg~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~4_combout\ = (\datapath|mdu|busy~q\ & ((\datapath|mdu|loreg~3_combout\))) # (!\datapath|mdu|busy~q\ & (\datapath|Mux62~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux62~19_combout\,
	datac => \datapath|mdu|busy~q\,
	datad => \datapath|mdu|loreg~3_combout\,
	combout => \datapath|mdu|loreg~4_combout\);

-- Location: FF_X46_Y42_N11
\datapath|mdu|loreg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|loreg~4_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|loreg[11]~2_combout\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|loreg\(1));

-- Location: LCCOMB_X53_Y45_N24
\datapath|regnxt[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[1]~6_combout\ = (\datapath|regnxt[1]~5_combout\ & (((\datapath|mdu|loreg\(1))) # (!\datapath|regnxt[31]~0_combout\))) # (!\datapath|regnxt[1]~5_combout\ & (\datapath|regnxt[31]~0_combout\ & (\dbus_d_i[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regnxt[1]~5_combout\,
	datab => \datapath|regnxt[31]~0_combout\,
	datac => \dbus_d_i[1]~input_o\,
	datad => \datapath|mdu|loreg\(1),
	combout => \datapath|regnxt[1]~6_combout\);

-- Location: LCCOMB_X56_Y44_N18
\datapath|regnxt[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[1]~7_combout\ = (\datapath|regnxt[31]~3_combout\ & ((\datapath|regnxt[1]~6_combout\))) # (!\datapath|regnxt[31]~3_combout\ & (\datapath|alu|Mux31~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regnxt[31]~3_combout\,
	datab => \datapath|alu|Mux31~1_combout\,
	datad => \datapath|regnxt[1]~6_combout\,
	combout => \datapath|regnxt[1]~7_combout\);

-- Location: FF_X50_Y46_N21
\datapath|reg21[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[1]~7_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg21\(1));

-- Location: FF_X50_Y46_N7
\datapath|reg29[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[1]~7_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg29\(1));

-- Location: FF_X49_Y46_N25
\datapath|reg25[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[1]~7_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg25\(1));

-- Location: FF_X49_Y46_N3
\datapath|reg17[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[1]~7_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg17\(1));

-- Location: LCCOMB_X49_Y46_N2
\datapath|Mux62~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux62~2_combout\ = (\datapath|inst\(18) & (((\datapath|inst\(19))))) # (!\datapath|inst\(18) & ((\datapath|inst\(19) & (\datapath|reg25\(1))) # (!\datapath|inst\(19) & ((\datapath|reg17\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|reg25\(1),
	datac => \datapath|reg17\(1),
	datad => \datapath|inst\(19),
	combout => \datapath|Mux62~2_combout\);

-- Location: LCCOMB_X50_Y46_N6
\datapath|Mux62~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux62~3_combout\ = (\datapath|inst\(18) & ((\datapath|Mux62~2_combout\ & ((\datapath|reg29\(1)))) # (!\datapath|Mux62~2_combout\ & (\datapath|reg21\(1))))) # (!\datapath|inst\(18) & (((\datapath|Mux62~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|reg21\(1),
	datac => \datapath|reg29\(1),
	datad => \datapath|Mux62~2_combout\,
	combout => \datapath|Mux62~3_combout\);

-- Location: FF_X59_Y42_N5
\datapath|reg27[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[1]~7_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg27\(1));

-- Location: FF_X59_Y42_N7
\datapath|reg31[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[1]~7_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg31\(1));

-- Location: FF_X60_Y42_N5
\datapath|reg23[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[1]~7_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg23\(1));

-- Location: FF_X60_Y42_N7
\datapath|reg19[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[1]~7_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg19\(1));

-- Location: LCCOMB_X60_Y42_N6
\datapath|Mux62~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux62~9_combout\ = (\datapath|inst\(19) & (((\datapath|inst\(18))))) # (!\datapath|inst\(19) & ((\datapath|inst\(18) & (\datapath|reg23\(1))) # (!\datapath|inst\(18) & ((\datapath|reg19\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|reg23\(1),
	datac => \datapath|reg19\(1),
	datad => \datapath|inst\(18),
	combout => \datapath|Mux62~9_combout\);

-- Location: LCCOMB_X59_Y42_N6
\datapath|Mux62~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux62~10_combout\ = (\datapath|inst\(19) & ((\datapath|Mux62~9_combout\ & ((\datapath|reg31\(1)))) # (!\datapath|Mux62~9_combout\ & (\datapath|reg27\(1))))) # (!\datapath|inst\(19) & (((\datapath|Mux62~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|reg27\(1),
	datac => \datapath|reg31\(1),
	datad => \datapath|Mux62~9_combout\,
	combout => \datapath|Mux62~10_combout\);

-- Location: LCCOMB_X52_Y42_N8
\datapath|Mux62~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux62~11_combout\ = (\datapath|Mux62~8_combout\ & (((\datapath|Mux62~10_combout\) # (!\datapath|inst\(16))))) # (!\datapath|Mux62~8_combout\ & (\datapath|Mux62~3_combout\ & ((\datapath|inst\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux62~8_combout\,
	datab => \datapath|Mux62~3_combout\,
	datac => \datapath|Mux62~10_combout\,
	datad => \datapath|inst\(16),
	combout => \datapath|Mux62~11_combout\);

-- Location: LCCOMB_X52_Y42_N26
\datapath|Mux62~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux62~16_combout\ = (\datapath|Mux61~4_combout\ & (((\datapath|Mux61~0_combout\)))) # (!\datapath|Mux61~4_combout\ & ((\datapath|Mux61~0_combout\ & ((\datapath|Mux62~11_combout\))) # (!\datapath|Mux61~0_combout\ & 
-- (\datapath|Mux62~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux62~15_combout\,
	datab => \datapath|Mux61~4_combout\,
	datac => \datapath|Mux62~11_combout\,
	datad => \datapath|Mux61~0_combout\,
	combout => \datapath|Mux62~16_combout\);

-- Location: FF_X56_Y41_N11
\datapath|reg11[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[1]~7_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg11\(1));

-- Location: FF_X55_Y42_N25
\datapath|reg10[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[1]~7_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg10\(1));

-- Location: FF_X57_Y41_N1
\datapath|reg8[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[1]~7_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg8\(1));

-- Location: FF_X56_Y41_N25
\datapath|reg9[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[1]~7_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg9\(1));

-- Location: LCCOMB_X57_Y41_N0
\datapath|Mux62~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux62~0_combout\ = (\datapath|inst\(16) & ((\datapath|inst\(17)) # ((\datapath|reg9\(1))))) # (!\datapath|inst\(16) & (!\datapath|inst\(17) & (\datapath|reg8\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg8\(1),
	datad => \datapath|reg9\(1),
	combout => \datapath|Mux62~0_combout\);

-- Location: LCCOMB_X55_Y42_N24
\datapath|Mux62~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux62~1_combout\ = (\datapath|inst\(17) & ((\datapath|Mux62~0_combout\ & (\datapath|reg11\(1))) # (!\datapath|Mux62~0_combout\ & ((\datapath|reg10\(1)))))) # (!\datapath|inst\(17) & (((\datapath|Mux62~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(17),
	datab => \datapath|reg11\(1),
	datac => \datapath|reg10\(1),
	datad => \datapath|Mux62~0_combout\,
	combout => \datapath|Mux62~1_combout\);

-- Location: LCCOMB_X52_Y42_N0
\datapath|Mux62~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux62~19_combout\ = (\datapath|Mux61~4_combout\ & ((\datapath|Mux62~16_combout\ & (\datapath|Mux62~18_combout\)) # (!\datapath|Mux62~16_combout\ & ((\datapath|Mux62~1_combout\))))) # (!\datapath|Mux61~4_combout\ & 
-- (((\datapath|Mux62~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux62~18_combout\,
	datab => \datapath|Mux61~4_combout\,
	datac => \datapath|Mux62~16_combout\,
	datad => \datapath|Mux62~1_combout\,
	combout => \datapath|Mux62~19_combout\);

-- Location: LCCOMB_X47_Y46_N4
\datapath|alu|alu_res~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|alu_res~80_combout\ = \datapath|Selector30~0_combout\ $ (((\controller|alu_r_sel_o~q\ & (\controller|ctrl_data_o\(1))) # (!\controller|alu_r_sel_o~q\ & ((\datapath|Mux62~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_data_o\(1),
	datab => \datapath|Selector30~0_combout\,
	datac => \controller|alu_r_sel_o~q\,
	datad => \datapath|Mux62~19_combout\,
	combout => \datapath|alu|alu_res~80_combout\);

-- Location: LCCOMB_X46_Y46_N8
\datapath|alu|Mux31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux31~1_combout\ = (\datapath|alu|Mux27~1_combout\ & ((\datapath|alu|Mux31~0_combout\ & ((\datapath|alu|alu_res~80_combout\))) # (!\datapath|alu|Mux31~0_combout\ & (\datapath|alu|Add0~6_combout\)))) # (!\datapath|alu|Mux27~1_combout\ & 
-- (\datapath|alu|Mux31~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Mux27~1_combout\,
	datab => \datapath|alu|Mux31~0_combout\,
	datac => \datapath|alu|Add0~6_combout\,
	datad => \datapath|alu|alu_res~80_combout\,
	combout => \datapath|alu|Mux31~1_combout\);

-- Location: FF_X46_Y46_N9
\datapath|pgc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Mux31~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \controller|pgcen~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pgc\(1));

-- Location: FF_X55_Y39_N3
\datapath|reg13[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[1]~7_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg13\(1));

-- Location: FF_X53_Y39_N11
\datapath|reg12[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[1]~7_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg12\(1));

-- Location: FF_X54_Y39_N9
\datapath|reg14[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[1]~7_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg14\(1));

-- Location: LCCOMB_X54_Y39_N8
\datapath|Mux30~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux30~17_combout\ = (\datapath|inst\(22) & (((\datapath|reg14\(1)) # (\datapath|inst\(21))))) # (!\datapath|inst\(22) & (\datapath|reg12\(1) & ((!\datapath|inst\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(22),
	datab => \datapath|reg12\(1),
	datac => \datapath|reg14\(1),
	datad => \datapath|inst\(21),
	combout => \datapath|Mux30~17_combout\);

-- Location: LCCOMB_X55_Y39_N2
\datapath|Mux30~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux30~18_combout\ = (\datapath|inst\(21) & ((\datapath|Mux30~17_combout\ & (\datapath|reg15\(1))) # (!\datapath|Mux30~17_combout\ & ((\datapath|reg13\(1)))))) # (!\datapath|inst\(21) & (((\datapath|Mux30~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg15\(1),
	datab => \datapath|inst\(21),
	datac => \datapath|reg13\(1),
	datad => \datapath|Mux30~17_combout\,
	combout => \datapath|Mux30~18_combout\);

-- Location: FF_X55_Y42_N27
\datapath|reg3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[1]~7_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg3\(1));

-- Location: FF_X55_Y44_N9
\datapath|reg5[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[1]~7_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg5\(1));

-- Location: FF_X59_Y44_N9
\datapath|reg6[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[1]~7_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg6\(1));

-- Location: LCCOMB_X55_Y47_N28
\datapath|Mux30~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux30~12_combout\ = (\datapath|inst\(21) & (((\datapath|inst\(22))))) # (!\datapath|inst\(21) & ((\datapath|inst\(22) & ((\datapath|reg6\(1)))) # (!\datapath|inst\(22) & (\datapath|reg4\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg4\(1),
	datab => \datapath|inst\(21),
	datac => \datapath|inst\(22),
	datad => \datapath|reg6\(1),
	combout => \datapath|Mux30~12_combout\);

-- Location: LCCOMB_X55_Y44_N8
\datapath|Mux30~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux30~13_combout\ = (\datapath|inst\(21) & ((\datapath|Mux30~12_combout\ & (\datapath|reg7\(1))) # (!\datapath|Mux30~12_combout\ & ((\datapath|reg5\(1)))))) # (!\datapath|inst\(21) & (((\datapath|Mux30~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg7\(1),
	datab => \datapath|inst\(21),
	datac => \datapath|reg5\(1),
	datad => \datapath|Mux30~12_combout\,
	combout => \datapath|Mux30~13_combout\);

-- Location: FF_X56_Y44_N13
\datapath|reg1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[1]~7_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg1\(1));

-- Location: LCCOMB_X56_Y44_N26
\datapath|Mux30~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux30~14_combout\ = (\datapath|Mux7~3_combout\ & ((\datapath|Mux7~4_combout\ & (\datapath|Mux30~13_combout\)) # (!\datapath|Mux7~4_combout\ & ((\datapath|reg1\(1)))))) # (!\datapath|Mux7~3_combout\ & (((\datapath|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux7~3_combout\,
	datab => \datapath|Mux30~13_combout\,
	datac => \datapath|Mux7~4_combout\,
	datad => \datapath|reg1\(1),
	combout => \datapath|Mux30~14_combout\);

-- Location: FF_X56_Y44_N19
\datapath|reg2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regnxt[1]~7_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \datapath|reg_en\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg2\(1));

-- Location: LCCOMB_X58_Y46_N30
\datapath|Mux30~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux30~15_combout\ = (\datapath|Mux7~2_combout\ & ((\datapath|Mux30~14_combout\ & (\datapath|reg3\(1))) # (!\datapath|Mux30~14_combout\ & ((\datapath|reg2\(1)))))) # (!\datapath|Mux7~2_combout\ & (((\datapath|Mux30~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux7~2_combout\,
	datab => \datapath|reg3\(1),
	datac => \datapath|Mux30~14_combout\,
	datad => \datapath|reg2\(1),
	combout => \datapath|Mux30~15_combout\);

-- Location: LCCOMB_X49_Y46_N24
\datapath|Mux30~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux30~2_combout\ = (\datapath|inst\(23) & (((\datapath|inst\(24))))) # (!\datapath|inst\(23) & ((\datapath|inst\(24) & ((\datapath|reg25\(1)))) # (!\datapath|inst\(24) & (\datapath|reg17\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg17\(1),
	datab => \datapath|inst\(23),
	datac => \datapath|reg25\(1),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux30~2_combout\);

-- Location: LCCOMB_X50_Y46_N20
\datapath|Mux30~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux30~3_combout\ = (\datapath|inst\(23) & ((\datapath|Mux30~2_combout\ & (\datapath|reg29\(1))) # (!\datapath|Mux30~2_combout\ & ((\datapath|reg21\(1)))))) # (!\datapath|inst\(23) & (((\datapath|Mux30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg29\(1),
	datab => \datapath|inst\(23),
	datac => \datapath|reg21\(1),
	datad => \datapath|Mux30~2_combout\,
	combout => \datapath|Mux30~3_combout\);

-- Location: FF_X57_Y48_N3
\datapath|reg28[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[1]~7_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg28\(1));

-- Location: FF_X57_Y48_N25
\datapath|reg20[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[1]~7_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg20\(1));

-- Location: FF_X59_Y48_N15
\datapath|reg16[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[1]~7_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg16\(1));

-- Location: LCCOMB_X59_Y48_N14
\datapath|Mux30~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux30~6_combout\ = (\datapath|inst\(23) & (((\datapath|inst\(24))))) # (!\datapath|inst\(23) & ((\datapath|inst\(24) & (\datapath|reg24\(1))) # (!\datapath|inst\(24) & ((\datapath|reg16\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg24\(1),
	datab => \datapath|inst\(23),
	datac => \datapath|reg16\(1),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux30~6_combout\);

-- Location: LCCOMB_X57_Y48_N24
\datapath|Mux30~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux30~7_combout\ = (\datapath|inst\(23) & ((\datapath|Mux30~6_combout\ & (\datapath|reg28\(1))) # (!\datapath|Mux30~6_combout\ & ((\datapath|reg20\(1)))))) # (!\datapath|inst\(23) & (((\datapath|Mux30~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(23),
	datab => \datapath|reg28\(1),
	datac => \datapath|reg20\(1),
	datad => \datapath|Mux30~6_combout\,
	combout => \datapath|Mux30~7_combout\);

-- Location: FF_X55_Y49_N25
\datapath|reg18[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[1]~7_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg18\(1));

-- Location: LCCOMB_X55_Y49_N24
\datapath|Mux30~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux30~4_combout\ = (\datapath|inst\(23) & ((\datapath|reg22\(1)) # ((\datapath|inst\(24))))) # (!\datapath|inst\(23) & (((\datapath|reg18\(1) & !\datapath|inst\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg22\(1),
	datab => \datapath|inst\(23),
	datac => \datapath|reg18\(1),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux30~4_combout\);

-- Location: FF_X57_Y49_N29
\datapath|reg26[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[1]~7_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg26\(1));

-- Location: FF_X57_Y49_N23
\datapath|reg30[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[1]~7_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg30\(1));

-- Location: LCCOMB_X57_Y49_N28
\datapath|Mux30~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux30~5_combout\ = (\datapath|inst\(24) & ((\datapath|Mux30~4_combout\ & ((\datapath|reg30\(1)))) # (!\datapath|Mux30~4_combout\ & (\datapath|reg26\(1))))) # (!\datapath|inst\(24) & (\datapath|Mux30~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|Mux30~4_combout\,
	datac => \datapath|reg26\(1),
	datad => \datapath|reg30\(1),
	combout => \datapath|Mux30~5_combout\);

-- Location: LCCOMB_X58_Y46_N18
\datapath|Mux30~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux30~8_combout\ = (\datapath|inst\(21) & (((\datapath|inst\(22))))) # (!\datapath|inst\(21) & ((\datapath|inst\(22) & ((\datapath|Mux30~5_combout\))) # (!\datapath|inst\(22) & (\datapath|Mux30~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|Mux30~7_combout\,
	datac => \datapath|inst\(22),
	datad => \datapath|Mux30~5_combout\,
	combout => \datapath|Mux30~8_combout\);

-- Location: LCCOMB_X58_Y46_N12
\datapath|Mux30~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux30~11_combout\ = (\datapath|inst\(21) & ((\datapath|Mux30~8_combout\ & (\datapath|Mux30~10_combout\)) # (!\datapath|Mux30~8_combout\ & ((\datapath|Mux30~3_combout\))))) # (!\datapath|inst\(21) & (((\datapath|Mux30~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux30~10_combout\,
	datab => \datapath|inst\(21),
	datac => \datapath|Mux30~3_combout\,
	datad => \datapath|Mux30~8_combout\,
	combout => \datapath|Mux30~11_combout\);

-- Location: LCCOMB_X58_Y46_N24
\datapath|Mux30~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux30~16_combout\ = (\datapath|Mux7~0_combout\ & ((\datapath|Mux7~1_combout\) # ((\datapath|Mux30~11_combout\)))) # (!\datapath|Mux7~0_combout\ & (!\datapath|Mux7~1_combout\ & (\datapath|Mux30~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux7~0_combout\,
	datab => \datapath|Mux7~1_combout\,
	datac => \datapath|Mux30~15_combout\,
	datad => \datapath|Mux30~11_combout\,
	combout => \datapath|Mux30~16_combout\);

-- Location: LCCOMB_X58_Y46_N2
\datapath|Mux30~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux30~19_combout\ = (\datapath|Mux7~1_combout\ & ((\datapath|Mux30~16_combout\ & ((\datapath|Mux30~18_combout\))) # (!\datapath|Mux30~16_combout\ & (\datapath|Mux30~1_combout\)))) # (!\datapath|Mux7~1_combout\ & 
-- (((\datapath|Mux30~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux30~1_combout\,
	datab => \datapath|Mux7~1_combout\,
	datac => \datapath|Mux30~18_combout\,
	datad => \datapath|Mux30~16_combout\,
	combout => \datapath|Mux30~19_combout\);

-- Location: LCCOMB_X58_Y46_N28
\datapath|Selector30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector30~0_combout\ = (\controller|alu_l_sel_o~q\ & (\datapath|pgc\(1))) # (!\controller|alu_l_sel_o~q\ & ((\datapath|Mux30~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|alu_l_sel_o~q\,
	datac => \datapath|pgc\(1),
	datad => \datapath|Mux30~19_combout\,
	combout => \datapath|Selector30~0_combout\);

-- Location: LCCOMB_X47_Y46_N22
\datapath|alu|Add0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~9_combout\ = (\datapath|Selector29~0_combout\ & ((\datapath|alu|Add0~8_combout\ & (\datapath|alu|Add0~7\ & VCC)) # (!\datapath|alu|Add0~8_combout\ & (!\datapath|alu|Add0~7\)))) # (!\datapath|Selector29~0_combout\ & 
-- ((\datapath|alu|Add0~8_combout\ & (!\datapath|alu|Add0~7\)) # (!\datapath|alu|Add0~8_combout\ & ((\datapath|alu|Add0~7\) # (GND)))))
-- \datapath|alu|Add0~10\ = CARRY((\datapath|Selector29~0_combout\ & (!\datapath|alu|Add0~8_combout\ & !\datapath|alu|Add0~7\)) # (!\datapath|Selector29~0_combout\ & ((!\datapath|alu|Add0~7\) # (!\datapath|alu|Add0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector29~0_combout\,
	datab => \datapath|alu|Add0~8_combout\,
	datad => VCC,
	cin => \datapath|alu|Add0~7\,
	combout => \datapath|alu|Add0~9_combout\,
	cout => \datapath|alu|Add0~10\);

-- Location: LCCOMB_X47_Y46_N14
\datapath|alu|alu_res~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|alu_res~81_combout\ = \datapath|Selector28~0_combout\ $ (((\controller|alu_r_sel_o~q\ & ((\controller|ctrl_data_o\(3)))) # (!\controller|alu_r_sel_o~q\ & (\datapath|Mux60~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector28~0_combout\,
	datab => \datapath|Mux60~19_combout\,
	datac => \controller|ctrl_data_o\(3),
	datad => \controller|alu_r_sel_o~q\,
	combout => \datapath|alu|alu_res~81_combout\);

-- Location: LCCOMB_X47_Y46_N0
\datapath|Selector60~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector60~0_combout\ = (\controller|alu_r_sel_o~q\ & ((\controller|ctrl_data_o\(3)))) # (!\controller|alu_r_sel_o~q\ & (\datapath|Mux60~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|Mux60~19_combout\,
	datac => \controller|ctrl_data_o\(3),
	datad => \controller|alu_r_sel_o~q\,
	combout => \datapath|Selector60~0_combout\);

-- Location: FF_X46_Y45_N25
\datapath|pgc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|alu|Mux29~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|pgcen~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pgc\(3));

-- Location: LCCOMB_X46_Y45_N24
\datapath|Selector28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector28~0_combout\ = (\controller|alu_l_sel_o~q\ & ((\datapath|pgc\(3)))) # (!\controller|alu_l_sel_o~q\ & (\datapath|Mux28~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux28~19_combout\,
	datab => \controller|alu_l_sel_o~q\,
	datac => \datapath|pgc\(3),
	combout => \datapath|Selector28~0_combout\);

-- Location: LCCOMB_X47_Y46_N10
\datapath|alu|Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux29~0_combout\ = (\datapath|alu|Mux27~0_combout\ & ((\datapath|Selector60~0_combout\) # ((\datapath|Selector28~0_combout\) # (\datapath|alu|Mux27~1_combout\)))) # (!\datapath|alu|Mux27~0_combout\ & (\datapath|Selector60~0_combout\ & 
-- (\datapath|Selector28~0_combout\ & !\datapath|alu|Mux27~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Mux27~0_combout\,
	datab => \datapath|Selector60~0_combout\,
	datac => \datapath|Selector28~0_combout\,
	datad => \datapath|alu|Mux27~1_combout\,
	combout => \datapath|alu|Mux29~0_combout\);

-- Location: LCCOMB_X47_Y46_N2
\datapath|alu|Mux29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux29~1_combout\ = (\datapath|alu|Mux27~1_combout\ & ((\datapath|alu|Mux29~0_combout\ & ((\datapath|alu|alu_res~81_combout\))) # (!\datapath|alu|Mux29~0_combout\ & (\datapath|alu|Add0~12_combout\)))) # (!\datapath|alu|Mux27~1_combout\ & 
-- (((\datapath|alu|Mux29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Mux27~1_combout\,
	datab => \datapath|alu|Add0~12_combout\,
	datac => \datapath|alu|alu_res~81_combout\,
	datad => \datapath|alu|Mux29~0_combout\,
	combout => \datapath|alu|Mux29~1_combout\);

-- Location: LCCOMB_X46_Y45_N0
\datapath|regnxt[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[3]~11_combout\ = (\controller|den~q\ & ((\datapath|regnxt[31]~0_combout\) # ((\datapath|mdu|hireg\(3))))) # (!\controller|den~q\ & (!\datapath|regnxt[31]~0_combout\ & ((\controller|ctrl_data_o\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|den~q\,
	datab => \datapath|regnxt[31]~0_combout\,
	datac => \datapath|mdu|hireg\(3),
	datad => \controller|ctrl_data_o\(3),
	combout => \datapath|regnxt[3]~11_combout\);

-- Location: LCCOMB_X46_Y45_N10
\datapath|regnxt[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[3]~12_combout\ = (\datapath|regnxt[31]~0_combout\ & ((\datapath|regnxt[3]~11_combout\ & ((\datapath|mdu|loreg\(3)))) # (!\datapath|regnxt[3]~11_combout\ & (\dbus_d_i[3]~input_o\)))) # (!\datapath|regnxt[31]~0_combout\ & 
-- (((\datapath|regnxt[3]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbus_d_i[3]~input_o\,
	datab => \datapath|regnxt[31]~0_combout\,
	datac => \datapath|mdu|loreg\(3),
	datad => \datapath|regnxt[3]~11_combout\,
	combout => \datapath|regnxt[3]~12_combout\);

-- Location: LCCOMB_X46_Y45_N26
\datapath|regnxt[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[3]~13_combout\ = (\datapath|regnxt[31]~3_combout\ & ((\datapath|regnxt[3]~12_combout\))) # (!\datapath|regnxt[31]~3_combout\ & (\datapath|alu|Mux29~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regnxt[31]~3_combout\,
	datac => \datapath|alu|Mux29~1_combout\,
	datad => \datapath|regnxt[3]~12_combout\,
	combout => \datapath|regnxt[3]~13_combout\);

-- Location: FF_X57_Y41_N27
\datapath|reg8[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[3]~13_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg8\(3));

-- Location: FF_X56_Y41_N29
\datapath|reg9[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[3]~13_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg9\(3));

-- Location: LCCOMB_X57_Y41_N26
\datapath|Mux60~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux60~0_combout\ = (\datapath|inst\(16) & ((\datapath|inst\(17)) # ((\datapath|reg9\(3))))) # (!\datapath|inst\(16) & (!\datapath|inst\(17) & (\datapath|reg8\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg8\(3),
	datad => \datapath|reg9\(3),
	combout => \datapath|Mux60~0_combout\);

-- Location: FF_X55_Y41_N9
\datapath|reg10[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[3]~13_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg10\(3));

-- Location: LCCOMB_X55_Y41_N8
\datapath|Mux60~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux60~1_combout\ = (\datapath|Mux60~0_combout\ & ((\datapath|reg11\(3)) # ((!\datapath|inst\(17))))) # (!\datapath|Mux60~0_combout\ & (((\datapath|reg10\(3) & \datapath|inst\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg11\(3),
	datab => \datapath|Mux60~0_combout\,
	datac => \datapath|reg10\(3),
	datad => \datapath|inst\(17),
	combout => \datapath|Mux60~1_combout\);

-- Location: FF_X59_Y42_N29
\datapath|reg27[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[3]~13_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg27\(3));

-- Location: FF_X59_Y42_N23
\datapath|reg31[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[3]~13_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg31\(3));

-- Location: LCCOMB_X59_Y42_N22
\datapath|Mux60~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux60~10_combout\ = (\datapath|Mux60~9_combout\ & (((\datapath|reg31\(3)) # (!\datapath|inst\(19))))) # (!\datapath|Mux60~9_combout\ & (\datapath|reg27\(3) & ((\datapath|inst\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux60~9_combout\,
	datab => \datapath|reg27\(3),
	datac => \datapath|reg31\(3),
	datad => \datapath|inst\(19),
	combout => \datapath|Mux60~10_combout\);

-- Location: FF_X60_Y44_N25
\datapath|reg20[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[3]~13_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg20\(3));

-- Location: FF_X60_Y44_N19
\datapath|reg28[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[3]~13_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg28\(3));

-- Location: FF_X59_Y48_N3
\datapath|reg16[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[3]~13_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg16\(3));

-- Location: LCCOMB_X49_Y47_N28
\datapath|reg24[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|reg24[3]~feeder_combout\ = \datapath|regnxt[3]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath|regnxt[3]~13_combout\,
	combout => \datapath|reg24[3]~feeder_combout\);

-- Location: FF_X49_Y47_N29
\datapath|reg24[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|reg24[3]~feeder_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \datapath|reg_en\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg24\(3));

-- Location: LCCOMB_X59_Y48_N2
\datapath|Mux60~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux60~6_combout\ = (\datapath|inst\(18) & (\datapath|inst\(19))) # (!\datapath|inst\(18) & ((\datapath|inst\(19) & ((\datapath|reg24\(3)))) # (!\datapath|inst\(19) & (\datapath|reg16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|inst\(19),
	datac => \datapath|reg16\(3),
	datad => \datapath|reg24\(3),
	combout => \datapath|Mux60~6_combout\);

-- Location: LCCOMB_X60_Y44_N18
\datapath|Mux60~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux60~7_combout\ = (\datapath|inst\(18) & ((\datapath|Mux60~6_combout\ & ((\datapath|reg28\(3)))) # (!\datapath|Mux60~6_combout\ & (\datapath|reg20\(3))))) # (!\datapath|inst\(18) & (((\datapath|Mux60~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|reg20\(3),
	datac => \datapath|reg28\(3),
	datad => \datapath|Mux60~6_combout\,
	combout => \datapath|Mux60~7_combout\);

-- Location: LCCOMB_X56_Y44_N4
\datapath|Mux60~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux60~8_combout\ = (\datapath|inst\(17) & ((\datapath|Mux60~5_combout\) # ((\datapath|inst\(16))))) # (!\datapath|inst\(17) & (((\datapath|Mux60~7_combout\ & !\datapath|inst\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux60~5_combout\,
	datab => \datapath|Mux60~7_combout\,
	datac => \datapath|inst\(17),
	datad => \datapath|inst\(16),
	combout => \datapath|Mux60~8_combout\);

-- Location: FF_X50_Y48_N1
\datapath|reg21[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[3]~13_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg21\(3));

-- Location: FF_X46_Y45_N27
\datapath|reg29[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regnxt[3]~13_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \datapath|reg_en\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg29\(3));

-- Location: LCCOMB_X50_Y48_N0
\datapath|Mux60~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux60~3_combout\ = (\datapath|Mux60~2_combout\ & (((\datapath|reg29\(3))) # (!\datapath|inst\(18)))) # (!\datapath|Mux60~2_combout\ & (\datapath|inst\(18) & (\datapath|reg21\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux60~2_combout\,
	datab => \datapath|inst\(18),
	datac => \datapath|reg21\(3),
	datad => \datapath|reg29\(3),
	combout => \datapath|Mux60~3_combout\);

-- Location: LCCOMB_X56_Y44_N14
\datapath|Mux60~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux60~11_combout\ = (\datapath|inst\(16) & ((\datapath|Mux60~8_combout\ & (\datapath|Mux60~10_combout\)) # (!\datapath|Mux60~8_combout\ & ((\datapath|Mux60~3_combout\))))) # (!\datapath|inst\(16) & (((\datapath|Mux60~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|Mux60~10_combout\,
	datac => \datapath|Mux60~8_combout\,
	datad => \datapath|Mux60~3_combout\,
	combout => \datapath|Mux60~11_combout\);

-- Location: FF_X55_Y41_N19
\datapath|reg3[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[3]~13_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg3\(3));

-- Location: FF_X56_Y44_N17
\datapath|reg2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[3]~13_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg2\(3));

-- Location: LCCOMB_X56_Y44_N16
\datapath|Mux60~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux60~15_combout\ = (\datapath|Mux60~14_combout\ & ((\datapath|reg3\(3)) # ((!\datapath|Mux61~3_combout\)))) # (!\datapath|Mux60~14_combout\ & (((\datapath|reg2\(3) & \datapath|Mux61~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux60~14_combout\,
	datab => \datapath|reg3\(3),
	datac => \datapath|reg2\(3),
	datad => \datapath|Mux61~3_combout\,
	combout => \datapath|Mux60~15_combout\);

-- Location: LCCOMB_X56_Y44_N28
\datapath|Mux60~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux60~16_combout\ = (\datapath|Mux61~4_combout\ & (\datapath|Mux61~0_combout\)) # (!\datapath|Mux61~4_combout\ & ((\datapath|Mux61~0_combout\ & (\datapath|Mux60~11_combout\)) # (!\datapath|Mux61~0_combout\ & ((\datapath|Mux60~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~4_combout\,
	datab => \datapath|Mux61~0_combout\,
	datac => \datapath|Mux60~11_combout\,
	datad => \datapath|Mux60~15_combout\,
	combout => \datapath|Mux60~16_combout\);

-- Location: FF_X54_Y39_N7
\datapath|reg15[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[3]~13_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg15\(3));

-- Location: FF_X55_Y39_N7
\datapath|reg13[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[3]~13_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg13\(3));

-- Location: LCCOMB_X54_Y39_N6
\datapath|Mux60~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux60~18_combout\ = (\datapath|Mux60~17_combout\ & (((\datapath|reg15\(3))) # (!\datapath|inst\(16)))) # (!\datapath|Mux60~17_combout\ & (\datapath|inst\(16) & ((\datapath|reg13\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux60~17_combout\,
	datab => \datapath|inst\(16),
	datac => \datapath|reg15\(3),
	datad => \datapath|reg13\(3),
	combout => \datapath|Mux60~18_combout\);

-- Location: LCCOMB_X50_Y43_N0
\datapath|Mux60~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux60~19_combout\ = (\datapath|Mux61~4_combout\ & ((\datapath|Mux60~16_combout\ & ((\datapath|Mux60~18_combout\))) # (!\datapath|Mux60~16_combout\ & (\datapath|Mux60~1_combout\)))) # (!\datapath|Mux61~4_combout\ & 
-- (((\datapath|Mux60~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~4_combout\,
	datab => \datapath|Mux60~1_combout\,
	datac => \datapath|Mux60~16_combout\,
	datad => \datapath|Mux60~18_combout\,
	combout => \datapath|Mux60~19_combout\);

-- Location: FF_X50_Y43_N1
\datapath|mdu|mdu_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Mux60~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|Equal1~10_combout\,
	ena => \datapath|mdu|cmode~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_r\(3));

-- Location: LCCOMB_X45_Y42_N16
\datapath|mdu|Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux29~0_combout\ = (!\datapath|mdu|cmode~q\ & (!\datapath|mdu|LessThan0~62_combout\ & !\datapath|mdu|mdu_r\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|cmode~q\,
	datac => \datapath|mdu|LessThan0~62_combout\,
	datad => \datapath|mdu|mdu_r\(3),
	combout => \datapath|mdu|Mux29~0_combout\);

-- Location: FF_X54_Y39_N21
\datapath|reg14[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[3]~13_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg14\(3));

-- Location: FF_X53_Y39_N31
\datapath|reg12[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[3]~13_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg12\(3));

-- Location: LCCOMB_X54_Y39_N20
\datapath|Mux28~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux28~17_combout\ = (\datapath|inst\(22) & ((\datapath|inst\(21)) # ((\datapath|reg14\(3))))) # (!\datapath|inst\(22) & (!\datapath|inst\(21) & ((\datapath|reg12\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(22),
	datab => \datapath|inst\(21),
	datac => \datapath|reg14\(3),
	datad => \datapath|reg12\(3),
	combout => \datapath|Mux28~17_combout\);

-- Location: LCCOMB_X55_Y39_N6
\datapath|Mux28~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux28~18_combout\ = (\datapath|inst\(21) & ((\datapath|Mux28~17_combout\ & (\datapath|reg15\(3))) # (!\datapath|Mux28~17_combout\ & ((\datapath|reg13\(3)))))) # (!\datapath|inst\(21) & (((\datapath|Mux28~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|reg15\(3),
	datac => \datapath|reg13\(3),
	datad => \datapath|Mux28~17_combout\,
	combout => \datapath|Mux28~18_combout\);

-- Location: FF_X56_Y41_N7
\datapath|reg11[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[3]~13_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg11\(3));

-- Location: LCCOMB_X56_Y41_N28
\datapath|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux28~0_combout\ = (\datapath|inst\(21) & ((\datapath|inst\(22)) # ((\datapath|reg9\(3))))) # (!\datapath|inst\(21) & (!\datapath|inst\(22) & ((\datapath|reg8\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|inst\(22),
	datac => \datapath|reg9\(3),
	datad => \datapath|reg8\(3),
	combout => \datapath|Mux28~0_combout\);

-- Location: LCCOMB_X56_Y41_N6
\datapath|Mux28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux28~1_combout\ = (\datapath|inst\(22) & ((\datapath|Mux28~0_combout\ & ((\datapath|reg11\(3)))) # (!\datapath|Mux28~0_combout\ & (\datapath|reg10\(3))))) # (!\datapath|inst\(22) & (((\datapath|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg10\(3),
	datab => \datapath|inst\(22),
	datac => \datapath|reg11\(3),
	datad => \datapath|Mux28~0_combout\,
	combout => \datapath|Mux28~1_combout\);

-- Location: LCCOMB_X56_Y41_N26
\datapath|Mux28~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux28~19_combout\ = (\datapath|Mux28~16_combout\ & (((\datapath|Mux28~18_combout\)) # (!\datapath|Mux7~1_combout\))) # (!\datapath|Mux28~16_combout\ & (\datapath|Mux7~1_combout\ & ((\datapath|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux28~16_combout\,
	datab => \datapath|Mux7~1_combout\,
	datac => \datapath|Mux28~18_combout\,
	datad => \datapath|Mux28~1_combout\,
	combout => \datapath|Mux28~19_combout\);

-- Location: LCCOMB_X52_Y40_N20
\datapath|Mux29~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux29~18_combout\ = (\datapath|Mux29~17_combout\ & (((\datapath|reg15\(2))) # (!\datapath|inst\(22)))) # (!\datapath|Mux29~17_combout\ & (\datapath|inst\(22) & ((\datapath|reg14\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux29~17_combout\,
	datab => \datapath|inst\(22),
	datac => \datapath|reg15\(2),
	datad => \datapath|reg14\(2),
	combout => \datapath|Mux29~18_combout\);

-- Location: FF_X58_Y45_N29
\datapath|reg10[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[2]~10_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg10\(2));

-- Location: FF_X58_Y45_N7
\datapath|reg8[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[2]~10_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg8\(2));

-- Location: LCCOMB_X58_Y45_N28
\datapath|Mux29~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux29~10_combout\ = (\datapath|inst\(21) & (\datapath|inst\(22))) # (!\datapath|inst\(21) & ((\datapath|inst\(22) & (\datapath|reg10\(2))) # (!\datapath|inst\(22) & ((\datapath|reg8\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|inst\(22),
	datac => \datapath|reg10\(2),
	datad => \datapath|reg8\(2),
	combout => \datapath|Mux29~10_combout\);

-- Location: LCCOMB_X57_Y45_N20
\datapath|Mux29~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux29~11_combout\ = (\datapath|inst\(21) & ((\datapath|Mux29~10_combout\ & (\datapath|reg11\(2))) # (!\datapath|Mux29~10_combout\ & ((\datapath|reg9\(2)))))) # (!\datapath|inst\(21) & (((\datapath|Mux29~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg11\(2),
	datab => \datapath|inst\(21),
	datac => \datapath|reg9\(2),
	datad => \datapath|Mux29~10_combout\,
	combout => \datapath|Mux29~11_combout\);

-- Location: LCCOMB_X57_Y49_N20
\datapath|Mux29~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux29~16_combout\ = (\datapath|Mux7~1_combout\ & (((\datapath|Mux29~11_combout\) # (\datapath|Mux7~0_combout\)))) # (!\datapath|Mux7~1_combout\ & (\datapath|Mux29~15_combout\ & ((!\datapath|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux29~15_combout\,
	datab => \datapath|Mux29~11_combout\,
	datac => \datapath|Mux7~1_combout\,
	datad => \datapath|Mux7~0_combout\,
	combout => \datapath|Mux29~16_combout\);

-- Location: FF_X50_Y47_N29
\datapath|reg25[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[2]~10_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg25\(2));

-- Location: LCCOMB_X50_Y47_N28
\datapath|Mux29~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux29~2_combout\ = (\datapath|inst\(24) & (((\datapath|reg25\(2)) # (\datapath|inst\(23))))) # (!\datapath|inst\(24) & (\datapath|reg17\(2) & ((!\datapath|inst\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg17\(2),
	datab => \datapath|inst\(24),
	datac => \datapath|reg25\(2),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux29~2_combout\);

-- Location: FF_X50_Y46_N9
\datapath|reg21[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[2]~10_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg21\(2));

-- Location: LCCOMB_X50_Y46_N8
\datapath|Mux29~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux29~3_combout\ = (\datapath|Mux29~2_combout\ & ((\datapath|reg29\(2)) # ((!\datapath|inst\(23))))) # (!\datapath|Mux29~2_combout\ & (((\datapath|reg21\(2) & \datapath|inst\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg29\(2),
	datab => \datapath|Mux29~2_combout\,
	datac => \datapath|reg21\(2),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux29~3_combout\);

-- Location: LCCOMB_X57_Y49_N8
\datapath|Mux29~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux29~6_combout\ = (\datapath|inst\(21) & (((\datapath|Mux29~3_combout\) # (\datapath|inst\(22))))) # (!\datapath|inst\(21) & (\datapath|Mux29~5_combout\ & ((!\datapath|inst\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux29~5_combout\,
	datab => \datapath|Mux29~3_combout\,
	datac => \datapath|inst\(21),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux29~6_combout\);

-- Location: FF_X59_Y42_N17
\datapath|reg27[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[2]~10_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg27\(2));

-- Location: FF_X59_Y42_N3
\datapath|reg31[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[2]~10_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg31\(2));

-- Location: FF_X60_Y42_N17
\datapath|reg23[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[2]~10_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg23\(2));

-- Location: LCCOMB_X60_Y42_N16
\datapath|Mux29~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux29~7_combout\ = (\datapath|inst\(24) & (((\datapath|inst\(23))))) # (!\datapath|inst\(24) & ((\datapath|inst\(23) & ((\datapath|reg23\(2)))) # (!\datapath|inst\(23) & (\datapath|reg19\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg19\(2),
	datab => \datapath|inst\(24),
	datac => \datapath|reg23\(2),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux29~7_combout\);

-- Location: LCCOMB_X59_Y42_N2
\datapath|Mux29~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux29~8_combout\ = (\datapath|inst\(24) & ((\datapath|Mux29~7_combout\ & ((\datapath|reg31\(2)))) # (!\datapath|Mux29~7_combout\ & (\datapath|reg27\(2))))) # (!\datapath|inst\(24) & (((\datapath|Mux29~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|reg27\(2),
	datac => \datapath|reg31\(2),
	datad => \datapath|Mux29~7_combout\,
	combout => \datapath|Mux29~8_combout\);

-- Location: LCCOMB_X57_Y49_N2
\datapath|Mux29~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux29~9_combout\ = (\datapath|inst\(22) & ((\datapath|Mux29~6_combout\ & ((\datapath|Mux29~8_combout\))) # (!\datapath|Mux29~6_combout\ & (\datapath|Mux29~1_combout\)))) # (!\datapath|inst\(22) & (((\datapath|Mux29~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux29~1_combout\,
	datab => \datapath|inst\(22),
	datac => \datapath|Mux29~6_combout\,
	datad => \datapath|Mux29~8_combout\,
	combout => \datapath|Mux29~9_combout\);

-- Location: LCCOMB_X57_Y49_N14
\datapath|Mux29~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux29~19_combout\ = (\datapath|Mux7~0_combout\ & ((\datapath|Mux29~16_combout\ & (\datapath|Mux29~18_combout\)) # (!\datapath|Mux29~16_combout\ & ((\datapath|Mux29~9_combout\))))) # (!\datapath|Mux7~0_combout\ & 
-- (((\datapath|Mux29~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux7~0_combout\,
	datab => \datapath|Mux29~18_combout\,
	datac => \datapath|Mux29~16_combout\,
	datad => \datapath|Mux29~9_combout\,
	combout => \datapath|Mux29~19_combout\);

-- Location: LCCOMB_X50_Y43_N20
\datapath|mdu|mdu_l~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~9_combout\ = (\controller|mdu_mode_o~q\ & (\datapath|Mux28~19_combout\)) # (!\controller|mdu_mode_o~q\ & ((\datapath|Mux29~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|mdu_mode_o~q\,
	datab => \datapath|Mux28~19_combout\,
	datac => \datapath|Mux29~19_combout\,
	combout => \datapath|mdu|mdu_l~9_combout\);

-- Location: LCCOMB_X42_Y42_N28
\datapath|mdu|mdu_l~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~10_combout\ = (\datapath|mdu|busy~q\ & (\datapath|mdu|mdu_l\(2))) # (!\datapath|mdu|busy~q\ & ((\datapath|mdu|mdu_l~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|mdu_l\(2),
	datac => \datapath|mdu|busy~q\,
	datad => \datapath|mdu|mdu_l~9_combout\,
	combout => \datapath|mdu|mdu_l~10_combout\);

-- Location: FF_X42_Y42_N29
\datapath|mdu|mdu_l[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|mdu_l~10_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|mdu_l[10]~2_combout\,
	ena => \datapath|mdu|mdu_l[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_l\(3));

-- Location: LCCOMB_X45_Y42_N2
\datapath|mdu|Mux29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux29~1_combout\ = (\datapath|mdu|add_r_sel[0]~1_combout\ & (((\datapath|mdu|mdu_l\(3) & !\datapath|mdu|add_r_sel[1]~0_combout\)))) # (!\datapath|mdu|add_r_sel[0]~1_combout\ & ((\datapath|mdu|Mux29~0_combout\) # ((!\datapath|mdu|mdu_l\(3) & 
-- \datapath|mdu|add_r_sel[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|add_r_sel[0]~1_combout\,
	datab => \datapath|mdu|Mux29~0_combout\,
	datac => \datapath|mdu|mdu_l\(3),
	datad => \datapath|mdu|add_r_sel[1]~0_combout\,
	combout => \datapath|mdu|Mux29~1_combout\);

-- Location: LCCOMB_X43_Y45_N24
\datapath|mdu|add_ot[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_ot[4]~6_combout\ = ((\datapath|mdu|add_l[3]~3_combout\ $ (\datapath|mdu|Mux29~1_combout\ $ (!\datapath|mdu|add_ot[3]~5\)))) # (GND)
-- \datapath|mdu|add_ot[4]~7\ = CARRY((\datapath|mdu|add_l[3]~3_combout\ & ((\datapath|mdu|Mux29~1_combout\) # (!\datapath|mdu|add_ot[3]~5\))) # (!\datapath|mdu|add_l[3]~3_combout\ & (\datapath|mdu|Mux29~1_combout\ & !\datapath|mdu|add_ot[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|add_l[3]~3_combout\,
	datab => \datapath|mdu|Mux29~1_combout\,
	datad => VCC,
	cin => \datapath|mdu|add_ot[3]~5\,
	combout => \datapath|mdu|add_ot[4]~6_combout\,
	cout => \datapath|mdu|add_ot[4]~7\);

-- Location: LCCOMB_X43_Y45_N6
\datapath|mdu|hireg~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|hireg~4_combout\ = (\datapath|mdu|cmode~q\ & (\datapath|mdu|add_ot[5]~8_combout\)) # (!\datapath|mdu|cmode~q\ & ((\datapath|mdu|add_ot[4]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|cmode~q\,
	datac => \datapath|mdu|add_ot[5]~8_combout\,
	datad => \datapath|mdu|add_ot[4]~6_combout\,
	combout => \datapath|mdu|hireg~4_combout\);

-- Location: FF_X43_Y45_N7
\datapath|mdu|hireg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|hireg~4_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|ALT_INV_busy~q\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|hireg\(3));

-- Location: LCCOMB_X46_Y45_N8
\datapath|mdu|add_l[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_l[4]~4_combout\ = (\datapath|mdu|cmode~q\ & ((\datapath|mdu|hireg\(4)))) # (!\datapath|mdu|cmode~q\ & (\datapath|mdu|hireg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|hireg\(3),
	datac => \datapath|mdu|hireg\(4),
	datad => \datapath|mdu|cmode~q\,
	combout => \datapath|mdu|add_l[4]~4_combout\);

-- Location: LCCOMB_X43_Y45_N26
\datapath|mdu|add_ot[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_ot[5]~8_combout\ = (\datapath|mdu|Mux28~1_combout\ & ((\datapath|mdu|add_l[4]~4_combout\ & (\datapath|mdu|add_ot[4]~7\ & VCC)) # (!\datapath|mdu|add_l[4]~4_combout\ & (!\datapath|mdu|add_ot[4]~7\)))) # (!\datapath|mdu|Mux28~1_combout\ & 
-- ((\datapath|mdu|add_l[4]~4_combout\ & (!\datapath|mdu|add_ot[4]~7\)) # (!\datapath|mdu|add_l[4]~4_combout\ & ((\datapath|mdu|add_ot[4]~7\) # (GND)))))
-- \datapath|mdu|add_ot[5]~9\ = CARRY((\datapath|mdu|Mux28~1_combout\ & (!\datapath|mdu|add_l[4]~4_combout\ & !\datapath|mdu|add_ot[4]~7\)) # (!\datapath|mdu|Mux28~1_combout\ & ((!\datapath|mdu|add_ot[4]~7\) # (!\datapath|mdu|add_l[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|Mux28~1_combout\,
	datab => \datapath|mdu|add_l[4]~4_combout\,
	datad => VCC,
	cin => \datapath|mdu|add_ot[4]~7\,
	combout => \datapath|mdu|add_ot[5]~8_combout\,
	cout => \datapath|mdu|add_ot[5]~9\);

-- Location: LCCOMB_X43_Y45_N28
\datapath|mdu|add_ot[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_ot[6]~10_combout\ = ((\datapath|mdu|Mux27~1_combout\ $ (\datapath|mdu|add_l[5]~5_combout\ $ (!\datapath|mdu|add_ot[5]~9\)))) # (GND)
-- \datapath|mdu|add_ot[6]~11\ = CARRY((\datapath|mdu|Mux27~1_combout\ & ((\datapath|mdu|add_l[5]~5_combout\) # (!\datapath|mdu|add_ot[5]~9\))) # (!\datapath|mdu|Mux27~1_combout\ & (\datapath|mdu|add_l[5]~5_combout\ & !\datapath|mdu|add_ot[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|Mux27~1_combout\,
	datab => \datapath|mdu|add_l[5]~5_combout\,
	datad => VCC,
	cin => \datapath|mdu|add_ot[5]~9\,
	combout => \datapath|mdu|add_ot[6]~10_combout\,
	cout => \datapath|mdu|add_ot[6]~11\);

-- Location: LCCOMB_X43_Y45_N30
\datapath|mdu|add_ot[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_ot[7]~12_combout\ = (\datapath|mdu|Mux26~1_combout\ & ((\datapath|mdu|add_l[6]~6_combout\ & (\datapath|mdu|add_ot[6]~11\ & VCC)) # (!\datapath|mdu|add_l[6]~6_combout\ & (!\datapath|mdu|add_ot[6]~11\)))) # (!\datapath|mdu|Mux26~1_combout\ 
-- & ((\datapath|mdu|add_l[6]~6_combout\ & (!\datapath|mdu|add_ot[6]~11\)) # (!\datapath|mdu|add_l[6]~6_combout\ & ((\datapath|mdu|add_ot[6]~11\) # (GND)))))
-- \datapath|mdu|add_ot[7]~13\ = CARRY((\datapath|mdu|Mux26~1_combout\ & (!\datapath|mdu|add_l[6]~6_combout\ & !\datapath|mdu|add_ot[6]~11\)) # (!\datapath|mdu|Mux26~1_combout\ & ((!\datapath|mdu|add_ot[6]~11\) # (!\datapath|mdu|add_l[6]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|Mux26~1_combout\,
	datab => \datapath|mdu|add_l[6]~6_combout\,
	datad => VCC,
	cin => \datapath|mdu|add_ot[6]~11\,
	combout => \datapath|mdu|add_ot[7]~12_combout\,
	cout => \datapath|mdu|add_ot[7]~13\);

-- Location: LCCOMB_X43_Y44_N0
\datapath|mdu|add_ot[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_ot[8]~14_combout\ = ((\datapath|mdu|add_l[7]~7_combout\ $ (\datapath|mdu|Mux25~1_combout\ $ (!\datapath|mdu|add_ot[7]~13\)))) # (GND)
-- \datapath|mdu|add_ot[8]~15\ = CARRY((\datapath|mdu|add_l[7]~7_combout\ & ((\datapath|mdu|Mux25~1_combout\) # (!\datapath|mdu|add_ot[7]~13\))) # (!\datapath|mdu|add_l[7]~7_combout\ & (\datapath|mdu|Mux25~1_combout\ & !\datapath|mdu|add_ot[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|add_l[7]~7_combout\,
	datab => \datapath|mdu|Mux25~1_combout\,
	datad => VCC,
	cin => \datapath|mdu|add_ot[7]~13\,
	combout => \datapath|mdu|add_ot[8]~14_combout\,
	cout => \datapath|mdu|add_ot[8]~15\);

-- Location: LCCOMB_X43_Y46_N8
\datapath|mdu|hireg~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|hireg~7_combout\ = (\datapath|mdu|cmode~q\ & (\datapath|mdu|add_ot[8]~14_combout\)) # (!\datapath|mdu|cmode~q\ & ((\datapath|mdu|add_ot[7]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|cmode~q\,
	datac => \datapath|mdu|add_ot[8]~14_combout\,
	datad => \datapath|mdu|add_ot[7]~12_combout\,
	combout => \datapath|mdu|hireg~7_combout\);

-- Location: FF_X43_Y46_N9
\datapath|mdu|hireg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|hireg~7_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|ALT_INV_busy~q\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|hireg\(6));

-- Location: LCCOMB_X43_Y46_N26
\datapath|mdu|add_l[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_l[6]~6_combout\ = (\datapath|mdu|cmode~q\ & (\datapath|mdu|hireg\(6))) # (!\datapath|mdu|cmode~q\ & ((\datapath|mdu|hireg\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|cmode~q\,
	datab => \datapath|mdu|hireg\(6),
	datac => \datapath|mdu|hireg\(5),
	combout => \datapath|mdu|add_l[6]~6_combout\);

-- Location: LCCOMB_X43_Y45_N2
\datapath|mdu|hireg~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|hireg~6_combout\ = (\datapath|mdu|cmode~q\ & (\datapath|mdu|add_ot[7]~12_combout\)) # (!\datapath|mdu|cmode~q\ & ((\datapath|mdu|add_ot[6]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|cmode~q\,
	datac => \datapath|mdu|add_ot[7]~12_combout\,
	datad => \datapath|mdu|add_ot[6]~10_combout\,
	combout => \datapath|mdu|hireg~6_combout\);

-- Location: FF_X43_Y45_N3
\datapath|mdu|hireg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|hireg~6_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|ALT_INV_busy~q\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|hireg\(5));

-- Location: LCCOMB_X43_Y45_N14
\datapath|mdu|add_l[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_l[5]~5_combout\ = (\datapath|mdu|cmode~q\ & (\datapath|mdu|hireg\(5))) # (!\datapath|mdu|cmode~q\ & ((\datapath|mdu|hireg\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|cmode~q\,
	datab => \datapath|mdu|hireg\(5),
	datad => \datapath|mdu|hireg\(4),
	combout => \datapath|mdu|add_l[5]~5_combout\);

-- Location: LCCOMB_X43_Y45_N0
\datapath|mdu|hireg~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|hireg~5_combout\ = (\datapath|mdu|cmode~q\ & ((\datapath|mdu|add_ot[6]~10_combout\))) # (!\datapath|mdu|cmode~q\ & (\datapath|mdu|add_ot[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|cmode~q\,
	datac => \datapath|mdu|add_ot[5]~8_combout\,
	datad => \datapath|mdu|add_ot[6]~10_combout\,
	combout => \datapath|mdu|hireg~5_combout\);

-- Location: FF_X43_Y45_N1
\datapath|mdu|hireg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|hireg~5_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|ALT_INV_busy~q\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|hireg\(4));

-- Location: LCCOMB_X46_Y48_N12
\datapath|regnxt[4]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[4]~14_combout\ = (\controller|den~q\ & ((\datapath|regnxt[31]~0_combout\) # ((\datapath|mdu|hireg\(4))))) # (!\controller|den~q\ & (!\datapath|regnxt[31]~0_combout\ & ((\controller|ctrl_data_o\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|den~q\,
	datab => \datapath|regnxt[31]~0_combout\,
	datac => \datapath|mdu|hireg\(4),
	datad => \controller|ctrl_data_o\(4),
	combout => \datapath|regnxt[4]~14_combout\);

-- Location: LCCOMB_X46_Y48_N22
\datapath|regnxt[4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[4]~15_combout\ = (\datapath|regnxt[4]~14_combout\ & ((\datapath|mdu|loreg\(4)) # ((!\datapath|regnxt[31]~0_combout\)))) # (!\datapath|regnxt[4]~14_combout\ & (((\dbus_d_i[4]~input_o\ & \datapath|regnxt[31]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|loreg\(4),
	datab => \dbus_d_i[4]~input_o\,
	datac => \datapath|regnxt[4]~14_combout\,
	datad => \datapath|regnxt[31]~0_combout\,
	combout => \datapath|regnxt[4]~15_combout\);

-- Location: LCCOMB_X52_Y47_N24
\datapath|regnxt[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[4]~16_combout\ = (\datapath|regnxt[31]~3_combout\ & ((\datapath|regnxt[4]~15_combout\))) # (!\datapath|regnxt[31]~3_combout\ & (\datapath|alu|Mux28~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Mux28~1_combout\,
	datab => \datapath|regnxt[31]~3_combout\,
	datad => \datapath|regnxt[4]~15_combout\,
	combout => \datapath|regnxt[4]~16_combout\);

-- Location: FF_X58_Y45_N1
\datapath|reg10[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[4]~16_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg10\(4));

-- Location: FF_X58_Y45_N19
\datapath|reg8[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[4]~16_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg8\(4));

-- Location: LCCOMB_X58_Y45_N0
\datapath|Mux27~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux27~10_combout\ = (\datapath|inst\(21) & (\datapath|inst\(22))) # (!\datapath|inst\(21) & ((\datapath|inst\(22) & (\datapath|reg10\(4))) # (!\datapath|inst\(22) & ((\datapath|reg8\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|inst\(22),
	datac => \datapath|reg10\(4),
	datad => \datapath|reg8\(4),
	combout => \datapath|Mux27~10_combout\);

-- Location: FF_X57_Y45_N1
\datapath|reg9[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[4]~16_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg9\(4));

-- Location: FF_X57_Y45_N3
\datapath|reg11[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[4]~16_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg11\(4));

-- Location: LCCOMB_X57_Y45_N0
\datapath|Mux27~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux27~11_combout\ = (\datapath|inst\(21) & ((\datapath|Mux27~10_combout\ & ((\datapath|reg11\(4)))) # (!\datapath|Mux27~10_combout\ & (\datapath|reg9\(4))))) # (!\datapath|inst\(21) & (\datapath|Mux27~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|Mux27~10_combout\,
	datac => \datapath|reg9\(4),
	datad => \datapath|reg11\(4),
	combout => \datapath|Mux27~11_combout\);

-- Location: LCCOMB_X58_Y43_N18
\datapath|Mux27~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux27~12_combout\ = (\datapath|inst\(21) & ((\datapath|inst\(22)) # ((\datapath|reg5\(4))))) # (!\datapath|inst\(21) & (!\datapath|inst\(22) & (\datapath|reg4\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|inst\(22),
	datac => \datapath|reg4\(4),
	datad => \datapath|reg5\(4),
	combout => \datapath|Mux27~12_combout\);

-- Location: FF_X58_Y42_N31
\datapath|reg7[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[4]~16_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg7\(4));

-- Location: FF_X58_Y42_N13
\datapath|reg6[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[4]~16_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg6\(4));

-- Location: LCCOMB_X58_Y42_N30
\datapath|Mux27~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux27~13_combout\ = (\datapath|inst\(22) & ((\datapath|Mux27~12_combout\ & (\datapath|reg7\(4))) # (!\datapath|Mux27~12_combout\ & ((\datapath|reg6\(4)))))) # (!\datapath|inst\(22) & (\datapath|Mux27~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(22),
	datab => \datapath|Mux27~12_combout\,
	datac => \datapath|reg7\(4),
	datad => \datapath|reg6\(4),
	combout => \datapath|Mux27~13_combout\);

-- Location: LCCOMB_X58_Y42_N8
\datapath|Mux27~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux27~14_combout\ = (\datapath|Mux7~3_combout\ & ((\datapath|Mux7~4_combout\ & ((\datapath|Mux27~13_combout\))) # (!\datapath|Mux7~4_combout\ & (\datapath|reg1\(4))))) # (!\datapath|Mux7~3_combout\ & (((\datapath|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg1\(4),
	datab => \datapath|Mux7~3_combout\,
	datac => \datapath|Mux27~13_combout\,
	datad => \datapath|Mux7~4_combout\,
	combout => \datapath|Mux27~14_combout\);

-- Location: FF_X57_Y46_N7
\datapath|reg2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[4]~16_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg2\(4));

-- Location: LCCOMB_X57_Y46_N6
\datapath|Mux27~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux27~15_combout\ = (\datapath|Mux27~14_combout\ & ((\datapath|reg3\(4)) # ((!\datapath|Mux7~2_combout\)))) # (!\datapath|Mux27~14_combout\ & (((\datapath|reg2\(4) & \datapath|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg3\(4),
	datab => \datapath|Mux27~14_combout\,
	datac => \datapath|reg2\(4),
	datad => \datapath|Mux7~2_combout\,
	combout => \datapath|Mux27~15_combout\);

-- Location: LCCOMB_X57_Y46_N2
\datapath|Mux27~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux27~16_combout\ = (\datapath|Mux7~1_combout\ & ((\datapath|Mux27~11_combout\) # ((\datapath|Mux7~0_combout\)))) # (!\datapath|Mux7~1_combout\ & (((\datapath|Mux27~15_combout\ & !\datapath|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux7~1_combout\,
	datab => \datapath|Mux27~11_combout\,
	datac => \datapath|Mux27~15_combout\,
	datad => \datapath|Mux7~0_combout\,
	combout => \datapath|Mux27~16_combout\);

-- Location: LCCOMB_X49_Y46_N20
\datapath|Mux27~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux27~2_combout\ = (\datapath|inst\(24) & ((\datapath|inst\(23)) # ((\datapath|reg25\(4))))) # (!\datapath|inst\(24) & (!\datapath|inst\(23) & ((\datapath|reg17\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|inst\(23),
	datac => \datapath|reg25\(4),
	datad => \datapath|reg17\(4),
	combout => \datapath|Mux27~2_combout\);

-- Location: LCCOMB_X50_Y46_N4
\datapath|Mux27~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux27~3_combout\ = (\datapath|inst\(23) & ((\datapath|Mux27~2_combout\ & (\datapath|reg29\(4))) # (!\datapath|Mux27~2_combout\ & ((\datapath|reg21\(4)))))) # (!\datapath|inst\(23) & (((\datapath|Mux27~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg29\(4),
	datab => \datapath|inst\(23),
	datac => \datapath|reg21\(4),
	datad => \datapath|Mux27~2_combout\,
	combout => \datapath|Mux27~3_combout\);

-- Location: LCCOMB_X57_Y46_N14
\datapath|Mux27~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux27~6_combout\ = (\datapath|inst\(21) & (((\datapath|inst\(22)) # (\datapath|Mux27~3_combout\)))) # (!\datapath|inst\(21) & (\datapath|Mux27~5_combout\ & (!\datapath|inst\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux27~5_combout\,
	datab => \datapath|inst\(21),
	datac => \datapath|inst\(22),
	datad => \datapath|Mux27~3_combout\,
	combout => \datapath|Mux27~6_combout\);

-- Location: FF_X59_Y42_N27
\datapath|reg31[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[4]~16_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg31\(4));

-- Location: LCCOMB_X60_Y42_N8
\datapath|Mux27~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux27~7_combout\ = (\datapath|inst\(24) & (((\datapath|inst\(23))))) # (!\datapath|inst\(24) & ((\datapath|inst\(23) & ((\datapath|reg23\(4)))) # (!\datapath|inst\(23) & (\datapath|reg19\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg19\(4),
	datab => \datapath|inst\(24),
	datac => \datapath|reg23\(4),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux27~7_combout\);

-- Location: LCCOMB_X59_Y42_N26
\datapath|Mux27~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux27~8_combout\ = (\datapath|inst\(24) & ((\datapath|Mux27~7_combout\ & ((\datapath|reg31\(4)))) # (!\datapath|Mux27~7_combout\ & (\datapath|reg27\(4))))) # (!\datapath|inst\(24) & (((\datapath|Mux27~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|reg27\(4),
	datac => \datapath|reg31\(4),
	datad => \datapath|Mux27~7_combout\,
	combout => \datapath|Mux27~8_combout\);

-- Location: LCCOMB_X57_Y46_N8
\datapath|Mux27~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux27~9_combout\ = (\datapath|inst\(22) & ((\datapath|Mux27~6_combout\ & ((\datapath|Mux27~8_combout\))) # (!\datapath|Mux27~6_combout\ & (\datapath|Mux27~1_combout\)))) # (!\datapath|inst\(22) & (((\datapath|Mux27~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux27~1_combout\,
	datab => \datapath|inst\(22),
	datac => \datapath|Mux27~6_combout\,
	datad => \datapath|Mux27~8_combout\,
	combout => \datapath|Mux27~9_combout\);

-- Location: LCCOMB_X57_Y46_N28
\datapath|Mux27~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux27~19_combout\ = (\datapath|Mux27~16_combout\ & ((\datapath|Mux27~18_combout\) # ((!\datapath|Mux7~0_combout\)))) # (!\datapath|Mux27~16_combout\ & (((\datapath|Mux27~9_combout\ & \datapath|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux27~18_combout\,
	datab => \datapath|Mux27~16_combout\,
	datac => \datapath|Mux27~9_combout\,
	datad => \datapath|Mux7~0_combout\,
	combout => \datapath|Mux27~19_combout\);

-- Location: LCCOMB_X53_Y42_N28
\datapath|mdu|mdu_l~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~13_combout\ = (\controller|mdu_mode_o~q\ & ((\datapath|Mux26~19_combout\))) # (!\controller|mdu_mode_o~q\ & (\datapath|Mux27~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|mdu_mode_o~q\,
	datab => \datapath|Mux27~19_combout\,
	datad => \datapath|Mux26~19_combout\,
	combout => \datapath|mdu|mdu_l~13_combout\);

-- Location: LCCOMB_X42_Y42_N0
\datapath|mdu|mdu_l~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~14_combout\ = (\datapath|mdu|busy~q\ & (\datapath|mdu|mdu_l\(4))) # (!\datapath|mdu|busy~q\ & ((\datapath|mdu|mdu_l~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|mdu_l\(4),
	datab => \datapath|mdu|busy~q\,
	datac => \datapath|mdu|mdu_l~13_combout\,
	combout => \datapath|mdu|mdu_l~14_combout\);

-- Location: FF_X42_Y42_N1
\datapath|mdu|mdu_l[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|mdu_l~14_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|mdu_l[10]~2_combout\,
	ena => \datapath|mdu|mdu_l[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_l\(5));

-- Location: LCCOMB_X48_Y42_N22
\datapath|mdu|mdu_l~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~15_combout\ = (\controller|mdu_mode_o~q\ & (\datapath|Mux25~19_combout\)) # (!\controller|mdu_mode_o~q\ & ((\datapath|Mux26~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux25~19_combout\,
	datab => \controller|mdu_mode_o~q\,
	datac => \datapath|Mux26~19_combout\,
	combout => \datapath|mdu|mdu_l~15_combout\);

-- Location: LCCOMB_X42_Y42_N18
\datapath|mdu|mdu_l~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~16_combout\ = (\datapath|mdu|busy~q\ & (\datapath|mdu|mdu_l\(5))) # (!\datapath|mdu|busy~q\ & ((\datapath|mdu|mdu_l~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|mdu_l\(5),
	datac => \datapath|mdu|busy~q\,
	datad => \datapath|mdu|mdu_l~15_combout\,
	combout => \datapath|mdu|mdu_l~16_combout\);

-- Location: FF_X42_Y42_N19
\datapath|mdu|mdu_l[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|mdu_l~16_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|mdu_l[10]~2_combout\,
	ena => \datapath|mdu|mdu_l[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_l\(6));

-- Location: LCCOMB_X42_Y42_N20
\datapath|mdu|mdu_l~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~18_combout\ = (\datapath|mdu|busy~q\ & ((\datapath|mdu|mdu_l\(6)))) # (!\datapath|mdu|busy~q\ & (\datapath|mdu|mdu_l~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|mdu_l~17_combout\,
	datab => \datapath|mdu|mdu_l\(6),
	datac => \datapath|mdu|busy~q\,
	combout => \datapath|mdu|mdu_l~18_combout\);

-- Location: FF_X42_Y42_N21
\datapath|mdu|mdu_l[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|mdu_l~18_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|mdu_l[10]~2_combout\,
	ena => \datapath|mdu|mdu_l[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_l\(7));

-- Location: IOIBUF_X79_Y73_N8
\ibus_d_i[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ibus_d_i(7),
	o => \ibus_d_i[7]~input_o\);

-- Location: FF_X49_Y48_N3
\datapath|inst[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ibus_d_i[7]~input_o\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|insten~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|inst\(7));

-- Location: FF_X45_Y46_N3
\controller|ctrl_data_o[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|inst\(7),
	sclr => \controller|ctrl_data_o[6]~40_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller|ctrl_data_o\(7));

-- Location: LCCOMB_X45_Y46_N4
\datapath|regnxt[7]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[7]~23_combout\ = (\datapath|regnxt[31]~0_combout\ & (((\controller|den~q\)))) # (!\datapath|regnxt[31]~0_combout\ & ((\controller|den~q\ & (\datapath|mdu|hireg\(7))) # (!\controller|den~q\ & ((\controller|ctrl_data_o\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|hireg\(7),
	datab => \datapath|regnxt[31]~0_combout\,
	datac => \controller|den~q\,
	datad => \controller|ctrl_data_o\(7),
	combout => \datapath|regnxt[7]~23_combout\);

-- Location: LCCOMB_X46_Y42_N22
\datapath|mdu|loreg~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~16_combout\ = (\datapath|mdu|busy~q\ & (\datapath|mdu|loreg~15_combout\)) # (!\datapath|mdu|busy~q\ & ((\datapath|Mux56~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|loreg~15_combout\,
	datac => \datapath|mdu|busy~q\,
	datad => \datapath|Mux56~19_combout\,
	combout => \datapath|mdu|loreg~16_combout\);

-- Location: FF_X46_Y42_N23
\datapath|mdu|loreg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|loreg~16_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|loreg[11]~2_combout\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|loreg\(7));

-- Location: LCCOMB_X45_Y46_N30
\datapath|regnxt[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[7]~24_combout\ = (\datapath|regnxt[31]~0_combout\ & ((\datapath|regnxt[7]~23_combout\ & ((\datapath|mdu|loreg\(7)))) # (!\datapath|regnxt[7]~23_combout\ & (\dbus_d_i[7]~input_o\)))) # (!\datapath|regnxt[31]~0_combout\ & 
-- (((\datapath|regnxt[7]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbus_d_i[7]~input_o\,
	datab => \datapath|regnxt[31]~0_combout\,
	datac => \datapath|regnxt[7]~23_combout\,
	datad => \datapath|mdu|loreg\(7),
	combout => \datapath|regnxt[7]~24_combout\);

-- Location: LCCOMB_X57_Y41_N24
\datapath|regnxt[7]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[7]~25_combout\ = (\datapath|regnxt[31]~3_combout\ & ((\datapath|regnxt[7]~24_combout\))) # (!\datapath|regnxt[31]~3_combout\ & (\datapath|alu|Mux25~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Mux25~1_combout\,
	datac => \datapath|regnxt[31]~3_combout\,
	datad => \datapath|regnxt[7]~24_combout\,
	combout => \datapath|regnxt[7]~25_combout\);

-- Location: FF_X59_Y45_N9
\datapath|reg27[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[7]~25_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg27\(7));

-- Location: FF_X59_Y45_N27
\datapath|reg31[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[7]~25_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg31\(7));

-- Location: FF_X60_Y45_N3
\datapath|reg19[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[7]~25_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg19\(7));

-- Location: FF_X60_Y45_N1
\datapath|reg23[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[7]~25_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg23\(7));

-- Location: LCCOMB_X60_Y45_N2
\datapath|Mux56~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux56~9_combout\ = (\datapath|inst\(19) & (\datapath|inst\(18))) # (!\datapath|inst\(19) & ((\datapath|inst\(18) & ((\datapath|reg23\(7)))) # (!\datapath|inst\(18) & (\datapath|reg19\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|inst\(18),
	datac => \datapath|reg19\(7),
	datad => \datapath|reg23\(7),
	combout => \datapath|Mux56~9_combout\);

-- Location: LCCOMB_X59_Y45_N26
\datapath|Mux56~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux56~10_combout\ = (\datapath|inst\(19) & ((\datapath|Mux56~9_combout\ & ((\datapath|reg31\(7)))) # (!\datapath|Mux56~9_combout\ & (\datapath|reg27\(7))))) # (!\datapath|inst\(19) & (((\datapath|Mux56~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|reg27\(7),
	datac => \datapath|reg31\(7),
	datad => \datapath|Mux56~9_combout\,
	combout => \datapath|Mux56~10_combout\);

-- Location: FF_X50_Y48_N5
\datapath|reg29[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[7]~25_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg29\(7));

-- Location: FF_X50_Y48_N3
\datapath|reg21[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[7]~25_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg21\(7));

-- Location: LCCOMB_X50_Y48_N4
\datapath|Mux56~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux56~3_combout\ = (\datapath|Mux56~2_combout\ & (((\datapath|reg29\(7))) # (!\datapath|inst\(18)))) # (!\datapath|Mux56~2_combout\ & (\datapath|inst\(18) & ((\datapath|reg21\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux56~2_combout\,
	datab => \datapath|inst\(18),
	datac => \datapath|reg29\(7),
	datad => \datapath|reg21\(7),
	combout => \datapath|Mux56~3_combout\);

-- Location: FF_X57_Y48_N21
\datapath|reg20[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[7]~25_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg20\(7));

-- Location: FF_X57_Y48_N7
\datapath|reg28[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[7]~25_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg28\(7));

-- Location: FF_X58_Y48_N3
\datapath|reg24[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[7]~25_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg24\(7));

-- Location: FF_X58_Y48_N29
\datapath|reg16[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[7]~25_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg16\(7));

-- Location: LCCOMB_X58_Y48_N28
\datapath|Mux56~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux56~6_combout\ = (\datapath|inst\(19) & ((\datapath|reg24\(7)) # ((\datapath|inst\(18))))) # (!\datapath|inst\(19) & (((\datapath|reg16\(7) & !\datapath|inst\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|reg24\(7),
	datac => \datapath|reg16\(7),
	datad => \datapath|inst\(18),
	combout => \datapath|Mux56~6_combout\);

-- Location: LCCOMB_X57_Y48_N6
\datapath|Mux56~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux56~7_combout\ = (\datapath|inst\(18) & ((\datapath|Mux56~6_combout\ & ((\datapath|reg28\(7)))) # (!\datapath|Mux56~6_combout\ & (\datapath|reg20\(7))))) # (!\datapath|inst\(18) & (((\datapath|Mux56~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|reg20\(7),
	datac => \datapath|reg28\(7),
	datad => \datapath|Mux56~6_combout\,
	combout => \datapath|Mux56~7_combout\);

-- Location: LCCOMB_X53_Y49_N12
\datapath|Mux56~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux56~8_combout\ = (\datapath|inst\(17) & ((\datapath|Mux56~5_combout\) # ((\datapath|inst\(16))))) # (!\datapath|inst\(17) & (((\datapath|Mux56~7_combout\ & !\datapath|inst\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux56~5_combout\,
	datab => \datapath|inst\(17),
	datac => \datapath|Mux56~7_combout\,
	datad => \datapath|inst\(16),
	combout => \datapath|Mux56~8_combout\);

-- Location: LCCOMB_X53_Y49_N6
\datapath|Mux56~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux56~11_combout\ = (\datapath|inst\(16) & ((\datapath|Mux56~8_combout\ & (\datapath|Mux56~10_combout\)) # (!\datapath|Mux56~8_combout\ & ((\datapath|Mux56~3_combout\))))) # (!\datapath|inst\(16) & (((\datapath|Mux56~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|Mux56~10_combout\,
	datac => \datapath|Mux56~3_combout\,
	datad => \datapath|Mux56~8_combout\,
	combout => \datapath|Mux56~11_combout\);

-- Location: FF_X54_Y41_N21
\datapath|reg2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[7]~25_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg2\(7));

-- Location: FF_X55_Y41_N3
\datapath|reg3[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[7]~25_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg3\(7));

-- Location: LCCOMB_X54_Y41_N20
\datapath|Mux56~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux56~15_combout\ = (\datapath|Mux56~14_combout\ & (((\datapath|reg3\(7))) # (!\datapath|Mux61~3_combout\))) # (!\datapath|Mux56~14_combout\ & (\datapath|Mux61~3_combout\ & (\datapath|reg2\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux56~14_combout\,
	datab => \datapath|Mux61~3_combout\,
	datac => \datapath|reg2\(7),
	datad => \datapath|reg3\(7),
	combout => \datapath|Mux56~15_combout\);

-- Location: LCCOMB_X54_Y41_N24
\datapath|Mux56~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux56~16_combout\ = (\datapath|Mux61~4_combout\ & (((\datapath|Mux61~0_combout\)))) # (!\datapath|Mux61~4_combout\ & ((\datapath|Mux61~0_combout\ & (\datapath|Mux56~11_combout\)) # (!\datapath|Mux61~0_combout\ & 
-- ((\datapath|Mux56~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~4_combout\,
	datab => \datapath|Mux56~11_combout\,
	datac => \datapath|Mux61~0_combout\,
	datad => \datapath|Mux56~15_combout\,
	combout => \datapath|Mux56~16_combout\);

-- Location: FF_X53_Y41_N27
\datapath|reg15[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[7]~25_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg15\(7));

-- Location: FF_X53_Y41_N25
\datapath|reg13[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[7]~25_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg13\(7));

-- Location: LCCOMB_X53_Y41_N26
\datapath|Mux56~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux56~18_combout\ = (\datapath|Mux56~17_combout\ & (((\datapath|reg15\(7))) # (!\datapath|inst\(16)))) # (!\datapath|Mux56~17_combout\ & (\datapath|inst\(16) & ((\datapath|reg13\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux56~17_combout\,
	datab => \datapath|inst\(16),
	datac => \datapath|reg15\(7),
	datad => \datapath|reg13\(7),
	combout => \datapath|Mux56~18_combout\);

-- Location: FF_X54_Y42_N11
\datapath|reg11[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[7]~25_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg11\(7));

-- Location: FF_X55_Y41_N25
\datapath|reg10[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[7]~25_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg10\(7));

-- Location: LCCOMB_X55_Y41_N24
\datapath|Mux56~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux56~1_combout\ = (\datapath|Mux56~0_combout\ & ((\datapath|reg11\(7)) # ((!\datapath|inst\(17))))) # (!\datapath|Mux56~0_combout\ & (((\datapath|reg10\(7) & \datapath|inst\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux56~0_combout\,
	datab => \datapath|reg11\(7),
	datac => \datapath|reg10\(7),
	datad => \datapath|inst\(17),
	combout => \datapath|Mux56~1_combout\);

-- Location: LCCOMB_X49_Y41_N10
\datapath|Mux56~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux56~19_combout\ = (\datapath|Mux61~4_combout\ & ((\datapath|Mux56~16_combout\ & (\datapath|Mux56~18_combout\)) # (!\datapath|Mux56~16_combout\ & ((\datapath|Mux56~1_combout\))))) # (!\datapath|Mux61~4_combout\ & (\datapath|Mux56~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~4_combout\,
	datab => \datapath|Mux56~16_combout\,
	datac => \datapath|Mux56~18_combout\,
	datad => \datapath|Mux56~1_combout\,
	combout => \datapath|Mux56~19_combout\);

-- Location: FF_X49_Y41_N11
\datapath|mdu|mdu_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Mux56~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|Equal1~10_combout\,
	ena => \datapath|mdu|cmode~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_r\(7));

-- Location: LCCOMB_X42_Y42_N4
\datapath|mdu|Mux25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux25~0_combout\ = (!\datapath|mdu|cmode~q\ & (!\datapath|mdu|LessThan0~62_combout\ & !\datapath|mdu|mdu_r\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|cmode~q\,
	datac => \datapath|mdu|LessThan0~62_combout\,
	datad => \datapath|mdu|mdu_r\(7),
	combout => \datapath|mdu|Mux25~0_combout\);

-- Location: LCCOMB_X42_Y42_N22
\datapath|mdu|Mux25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux25~1_combout\ = (\datapath|mdu|add_r_sel[0]~1_combout\ & (\datapath|mdu|mdu_l\(7) & ((!\datapath|mdu|add_r_sel[1]~0_combout\)))) # (!\datapath|mdu|add_r_sel[0]~1_combout\ & ((\datapath|mdu|Mux25~0_combout\) # ((!\datapath|mdu|mdu_l\(7) & 
-- \datapath|mdu|add_r_sel[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|add_r_sel[0]~1_combout\,
	datab => \datapath|mdu|mdu_l\(7),
	datac => \datapath|mdu|Mux25~0_combout\,
	datad => \datapath|mdu|add_r_sel[1]~0_combout\,
	combout => \datapath|mdu|Mux25~1_combout\);

-- Location: LCCOMB_X43_Y44_N2
\datapath|mdu|add_ot[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_ot[9]~16_combout\ = (\datapath|mdu|Mux24~1_combout\ & ((\datapath|mdu|add_l[8]~8_combout\ & (\datapath|mdu|add_ot[8]~15\ & VCC)) # (!\datapath|mdu|add_l[8]~8_combout\ & (!\datapath|mdu|add_ot[8]~15\)))) # (!\datapath|mdu|Mux24~1_combout\ 
-- & ((\datapath|mdu|add_l[8]~8_combout\ & (!\datapath|mdu|add_ot[8]~15\)) # (!\datapath|mdu|add_l[8]~8_combout\ & ((\datapath|mdu|add_ot[8]~15\) # (GND)))))
-- \datapath|mdu|add_ot[9]~17\ = CARRY((\datapath|mdu|Mux24~1_combout\ & (!\datapath|mdu|add_l[8]~8_combout\ & !\datapath|mdu|add_ot[8]~15\)) # (!\datapath|mdu|Mux24~1_combout\ & ((!\datapath|mdu|add_ot[8]~15\) # (!\datapath|mdu|add_l[8]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|Mux24~1_combout\,
	datab => \datapath|mdu|add_l[8]~8_combout\,
	datad => VCC,
	cin => \datapath|mdu|add_ot[8]~15\,
	combout => \datapath|mdu|add_ot[9]~16_combout\,
	cout => \datapath|mdu|add_ot[9]~17\);

-- Location: LCCOMB_X43_Y46_N18
\datapath|mdu|hireg~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|hireg~8_combout\ = (\datapath|mdu|cmode~q\ & ((\datapath|mdu|add_ot[9]~16_combout\))) # (!\datapath|mdu|cmode~q\ & (\datapath|mdu|add_ot[8]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|add_ot[8]~14_combout\,
	datac => \datapath|mdu|add_ot[9]~16_combout\,
	datad => \datapath|mdu|cmode~q\,
	combout => \datapath|mdu|hireg~8_combout\);

-- Location: FF_X43_Y46_N19
\datapath|mdu|hireg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|hireg~8_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|ALT_INV_busy~q\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|hireg\(7));

-- Location: LCCOMB_X43_Y46_N14
\datapath|mdu|add_l[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_l[8]~8_combout\ = (\datapath|mdu|cmode~q\ & (\datapath|mdu|hireg\(8))) # (!\datapath|mdu|cmode~q\ & ((\datapath|mdu|hireg\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|hireg\(8),
	datac => \datapath|mdu|cmode~q\,
	datad => \datapath|mdu|hireg\(7),
	combout => \datapath|mdu|add_l[8]~8_combout\);

-- Location: LCCOMB_X43_Y44_N4
\datapath|mdu|add_ot[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_ot[10]~18_combout\ = ((\datapath|mdu|add_l[9]~9_combout\ $ (\datapath|mdu|Mux23~1_combout\ $ (!\datapath|mdu|add_ot[9]~17\)))) # (GND)
-- \datapath|mdu|add_ot[10]~19\ = CARRY((\datapath|mdu|add_l[9]~9_combout\ & ((\datapath|mdu|Mux23~1_combout\) # (!\datapath|mdu|add_ot[9]~17\))) # (!\datapath|mdu|add_l[9]~9_combout\ & (\datapath|mdu|Mux23~1_combout\ & !\datapath|mdu|add_ot[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|add_l[9]~9_combout\,
	datab => \datapath|mdu|Mux23~1_combout\,
	datad => VCC,
	cin => \datapath|mdu|add_ot[9]~17\,
	combout => \datapath|mdu|add_ot[10]~18_combout\,
	cout => \datapath|mdu|add_ot[10]~19\);

-- Location: LCCOMB_X43_Y44_N6
\datapath|mdu|add_ot[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_ot[11]~20_combout\ = (\datapath|mdu|add_l[10]~10_combout\ & ((\datapath|mdu|Mux22~1_combout\ & (\datapath|mdu|add_ot[10]~19\ & VCC)) # (!\datapath|mdu|Mux22~1_combout\ & (!\datapath|mdu|add_ot[10]~19\)))) # 
-- (!\datapath|mdu|add_l[10]~10_combout\ & ((\datapath|mdu|Mux22~1_combout\ & (!\datapath|mdu|add_ot[10]~19\)) # (!\datapath|mdu|Mux22~1_combout\ & ((\datapath|mdu|add_ot[10]~19\) # (GND)))))
-- \datapath|mdu|add_ot[11]~21\ = CARRY((\datapath|mdu|add_l[10]~10_combout\ & (!\datapath|mdu|Mux22~1_combout\ & !\datapath|mdu|add_ot[10]~19\)) # (!\datapath|mdu|add_l[10]~10_combout\ & ((!\datapath|mdu|add_ot[10]~19\) # 
-- (!\datapath|mdu|Mux22~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|add_l[10]~10_combout\,
	datab => \datapath|mdu|Mux22~1_combout\,
	datad => VCC,
	cin => \datapath|mdu|add_ot[10]~19\,
	combout => \datapath|mdu|add_ot[11]~20_combout\,
	cout => \datapath|mdu|add_ot[11]~21\);

-- Location: LCCOMB_X43_Y46_N30
\datapath|mdu|hireg~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|hireg~10_combout\ = (\datapath|mdu|cmode~q\ & ((\datapath|mdu|add_ot[11]~20_combout\))) # (!\datapath|mdu|cmode~q\ & (\datapath|mdu|add_ot[10]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|cmode~q\,
	datac => \datapath|mdu|add_ot[10]~18_combout\,
	datad => \datapath|mdu|add_ot[11]~20_combout\,
	combout => \datapath|mdu|hireg~10_combout\);

-- Location: FF_X43_Y46_N31
\datapath|mdu|hireg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|hireg~10_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|ALT_INV_busy~q\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|hireg\(9));

-- Location: FF_X46_Y47_N25
\controller|ctrl_data_o[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|inst\(9),
	sclr => \controller|ctrl_data_o[6]~40_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller|ctrl_data_o\(9));

-- Location: LCCOMB_X46_Y47_N0
\datapath|regnxt[9]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[9]~29_combout\ = (\datapath|regnxt[31]~0_combout\ & (((\controller|den~q\)))) # (!\datapath|regnxt[31]~0_combout\ & ((\controller|den~q\ & (\datapath|mdu|hireg\(9))) # (!\controller|den~q\ & ((\controller|ctrl_data_o\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regnxt[31]~0_combout\,
	datab => \datapath|mdu|hireg\(9),
	datac => \controller|den~q\,
	datad => \controller|ctrl_data_o\(9),
	combout => \datapath|regnxt[9]~29_combout\);

-- Location: IOIBUF_X0_Y47_N22
\dbus_d_i[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dbus_d_i(9),
	o => \dbus_d_i[9]~input_o\);

-- Location: LCCOMB_X46_Y43_N14
\datapath|mdu|loreg~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~17_combout\ = (\datapath|mdu|cmode~q\ & ((\datapath|mdu|loreg\(9)))) # (!\datapath|mdu|cmode~q\ & (\datapath|mdu|loreg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|loreg\(7),
	datac => \datapath|mdu|cmode~q\,
	datad => \datapath|mdu|loreg\(9),
	combout => \datapath|mdu|loreg~17_combout\);

-- Location: LCCOMB_X46_Y43_N24
\datapath|mdu|loreg~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~18_combout\ = (\datapath|mdu|busy~q\ & ((\datapath|mdu|loreg~17_combout\))) # (!\datapath|mdu|busy~q\ & (\datapath|Mux55~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux55~25_combout\,
	datab => \datapath|mdu|loreg~17_combout\,
	datad => \datapath|mdu|busy~q\,
	combout => \datapath|mdu|loreg~18_combout\);

-- Location: FF_X46_Y43_N25
\datapath|mdu|loreg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|loreg~18_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|loreg[11]~2_combout\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|loreg\(8));

-- Location: IOIBUF_X60_Y73_N8
\ibus_d_i[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ibus_d_i(10),
	o => \ibus_d_i[10]~input_o\);

-- Location: FF_X49_Y48_N9
\datapath|inst[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ibus_d_i[10]~input_o\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|insten~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|inst\(10));

-- Location: FF_X48_Y45_N25
\controller|ctrl_data_o[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|inst\(10),
	sclr => \controller|ctrl_data_o[6]~40_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller|ctrl_data_o\(10));

-- Location: LCCOMB_X48_Y45_N0
\datapath|Selector53~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector53~0_combout\ = (\controller|alu_r_sel_o~q\ & ((\controller|ctrl_data_o\(10)))) # (!\controller|alu_r_sel_o~q\ & (\datapath|Mux53~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux53~19_combout\,
	datab => \controller|alu_r_sel_o~q\,
	datad => \controller|ctrl_data_o\(10),
	combout => \datapath|Selector53~0_combout\);

-- Location: FF_X49_Y45_N7
\datapath|pgc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|alu|Mux22~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|pgcen~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pgc\(10));

-- Location: FF_X56_Y48_N19
\datapath|reg31[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[10]~34_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg31\(10));

-- Location: FF_X56_Y48_N1
\datapath|reg27[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[10]~34_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg27\(10));

-- Location: LCCOMB_X56_Y48_N18
\datapath|Mux21~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux21~8_combout\ = (\datapath|Mux21~7_combout\ & (((\datapath|reg31\(10))) # (!\datapath|inst\(24)))) # (!\datapath|Mux21~7_combout\ & (\datapath|inst\(24) & ((\datapath|reg27\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux21~7_combout\,
	datab => \datapath|inst\(24),
	datac => \datapath|reg31\(10),
	datad => \datapath|reg27\(10),
	combout => \datapath|Mux21~8_combout\);

-- Location: FF_X56_Y49_N15
\datapath|reg30[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[10]~34_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg30\(10));

-- Location: FF_X56_Y49_N13
\datapath|reg26[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[10]~34_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg26\(10));

-- Location: LCCOMB_X56_Y49_N14
\datapath|Mux21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux21~1_combout\ = (\datapath|Mux21~0_combout\ & (((\datapath|reg30\(10))) # (!\datapath|inst\(24)))) # (!\datapath|Mux21~0_combout\ & (\datapath|inst\(24) & ((\datapath|reg26\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux21~0_combout\,
	datab => \datapath|inst\(24),
	datac => \datapath|reg30\(10),
	datad => \datapath|reg26\(10),
	combout => \datapath|Mux21~1_combout\);

-- Location: LCCOMB_X55_Y45_N28
\datapath|Mux21~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux21~9_combout\ = (\datapath|Mux21~6_combout\ & ((\datapath|Mux21~8_combout\) # ((!\datapath|inst\(22))))) # (!\datapath|Mux21~6_combout\ & (((\datapath|Mux21~1_combout\ & \datapath|inst\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux21~6_combout\,
	datab => \datapath|Mux21~8_combout\,
	datac => \datapath|Mux21~1_combout\,
	datad => \datapath|inst\(22),
	combout => \datapath|Mux21~9_combout\);

-- Location: FF_X52_Y40_N5
\datapath|reg15[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[10]~34_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg15\(10));

-- Location: FF_X52_Y40_N3
\datapath|reg14[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[10]~34_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg14\(10));

-- Location: LCCOMB_X52_Y40_N4
\datapath|Mux21~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux21~18_combout\ = (\datapath|Mux21~17_combout\ & (((\datapath|reg15\(10))) # (!\datapath|inst\(22)))) # (!\datapath|Mux21~17_combout\ & (\datapath|inst\(22) & ((\datapath|reg14\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux21~17_combout\,
	datab => \datapath|inst\(22),
	datac => \datapath|reg15\(10),
	datad => \datapath|reg14\(10),
	combout => \datapath|Mux21~18_combout\);

-- Location: LCCOMB_X55_Y45_N16
\datapath|Mux21~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux21~19_combout\ = (\datapath|Mux21~16_combout\ & (((\datapath|Mux21~18_combout\) # (!\datapath|Mux7~0_combout\)))) # (!\datapath|Mux21~16_combout\ & (\datapath|Mux21~9_combout\ & ((\datapath|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux21~16_combout\,
	datab => \datapath|Mux21~9_combout\,
	datac => \datapath|Mux21~18_combout\,
	datad => \datapath|Mux7~0_combout\,
	combout => \datapath|Mux21~19_combout\);

-- Location: LCCOMB_X49_Y45_N6
\datapath|Selector21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector21~0_combout\ = (\controller|alu_l_sel_o~q\ & (\datapath|pgc\(10))) # (!\controller|alu_l_sel_o~q\ & ((\datapath|Mux21~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|alu_l_sel_o~q\,
	datac => \datapath|pgc\(10),
	datad => \datapath|Mux21~19_combout\,
	combout => \datapath|Selector21~0_combout\);

-- Location: LCCOMB_X48_Y45_N4
\datapath|alu|Mux22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux22~1_combout\ = (\datapath|alu|Mux27~0_combout\ & ((\datapath|Selector53~0_combout\ & ((!\datapath|Selector21~0_combout\) # (!\datapath|alu|Mux22~0_combout\))) # (!\datapath|Selector53~0_combout\ & ((\datapath|Selector21~0_combout\))))) # 
-- (!\datapath|alu|Mux27~0_combout\ & (\datapath|alu|Mux22~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Mux22~0_combout\,
	datab => \datapath|Selector53~0_combout\,
	datac => \datapath|Selector21~0_combout\,
	datad => \datapath|alu|Mux27~0_combout\,
	combout => \datapath|alu|Mux22~1_combout\);

-- Location: IOIBUF_X72_Y73_N8
\dbus_d_i[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dbus_d_i(10),
	o => \dbus_d_i[10]~input_o\);

-- Location: LCCOMB_X48_Y45_N26
\datapath|regnxt[10]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[10]~32_combout\ = (\controller|den~q\ & ((\datapath|regnxt[31]~0_combout\) # ((\datapath|mdu|hireg\(10))))) # (!\controller|den~q\ & (!\datapath|regnxt[31]~0_combout\ & ((\controller|ctrl_data_o\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|den~q\,
	datab => \datapath|regnxt[31]~0_combout\,
	datac => \datapath|mdu|hireg\(10),
	datad => \controller|ctrl_data_o\(10),
	combout => \datapath|regnxt[10]~32_combout\);

-- Location: LCCOMB_X48_Y45_N20
\datapath|regnxt[10]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[10]~33_combout\ = (\datapath|regnxt[10]~32_combout\ & ((\datapath|mdu|loreg\(10)) # ((!\datapath|regnxt[31]~0_combout\)))) # (!\datapath|regnxt[10]~32_combout\ & (((\dbus_d_i[10]~input_o\ & \datapath|regnxt[31]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|loreg\(10),
	datab => \dbus_d_i[10]~input_o\,
	datac => \datapath|regnxt[10]~32_combout\,
	datad => \datapath|regnxt[31]~0_combout\,
	combout => \datapath|regnxt[10]~33_combout\);

-- Location: LCCOMB_X50_Y47_N8
\datapath|regnxt[10]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[10]~34_combout\ = (\datapath|regnxt[31]~3_combout\ & ((\datapath|regnxt[10]~33_combout\))) # (!\datapath|regnxt[31]~3_combout\ & (\datapath|alu|Mux22~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|regnxt[31]~3_combout\,
	datac => \datapath|alu|Mux22~1_combout\,
	datad => \datapath|regnxt[10]~33_combout\,
	combout => \datapath|regnxt[10]~34_combout\);

-- Location: FF_X55_Y47_N13
\datapath|reg4[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[10]~34_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg4\(10));

-- Location: FF_X56_Y47_N27
\datapath|reg5[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[10]~34_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg5\(10));

-- Location: LCCOMB_X55_Y47_N12
\datapath|Mux53~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux53~12_combout\ = (\datapath|inst\(16) & ((\datapath|inst\(17)) # ((\datapath|reg5\(10))))) # (!\datapath|inst\(16) & (!\datapath|inst\(17) & (\datapath|reg4\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg4\(10),
	datad => \datapath|reg5\(10),
	combout => \datapath|Mux53~12_combout\);

-- Location: FF_X54_Y47_N9
\datapath|reg7[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[10]~34_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg7\(10));

-- Location: LCCOMB_X54_Y47_N8
\datapath|Mux53~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux53~13_combout\ = (\datapath|Mux53~12_combout\ & (((\datapath|reg7\(10)) # (!\datapath|inst\(17))))) # (!\datapath|Mux53~12_combout\ & (\datapath|reg6\(10) & ((\datapath|inst\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg6\(10),
	datab => \datapath|Mux53~12_combout\,
	datac => \datapath|reg7\(10),
	datad => \datapath|inst\(17),
	combout => \datapath|Mux53~13_combout\);

-- Location: FF_X54_Y41_N31
\datapath|reg1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[10]~34_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg1\(10));

-- Location: LCCOMB_X54_Y41_N30
\datapath|Mux53~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux53~14_combout\ = (\datapath|Mux61~2_combout\ & ((\datapath|Mux53~13_combout\) # ((!\datapath|Mux61~1_combout\)))) # (!\datapath|Mux61~2_combout\ & (((\datapath|reg1\(10) & \datapath|Mux61~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~2_combout\,
	datab => \datapath|Mux53~13_combout\,
	datac => \datapath|reg1\(10),
	datad => \datapath|Mux61~1_combout\,
	combout => \datapath|Mux53~14_combout\);

-- Location: FF_X55_Y43_N25
\datapath|reg2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[10]~34_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg2\(10));

-- Location: FF_X55_Y43_N19
\datapath|reg3[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[10]~34_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg3\(10));

-- Location: LCCOMB_X55_Y43_N24
\datapath|Mux53~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux53~15_combout\ = (\datapath|Mux61~3_combout\ & ((\datapath|Mux53~14_combout\ & ((\datapath|reg3\(10)))) # (!\datapath|Mux53~14_combout\ & (\datapath|reg2\(10))))) # (!\datapath|Mux61~3_combout\ & (\datapath|Mux53~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~3_combout\,
	datab => \datapath|Mux53~14_combout\,
	datac => \datapath|reg2\(10),
	datad => \datapath|reg3\(10),
	combout => \datapath|Mux53~15_combout\);

-- Location: FF_X55_Y46_N29
\datapath|reg9[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[10]~34_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg9\(10));

-- Location: FF_X55_Y46_N7
\datapath|reg11[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[10]~34_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg11\(10));

-- Location: LCCOMB_X55_Y46_N6
\datapath|Mux53~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux53~11_combout\ = (\datapath|Mux53~10_combout\ & (((\datapath|reg11\(10)) # (!\datapath|inst\(16))))) # (!\datapath|Mux53~10_combout\ & (\datapath|reg9\(10) & ((\datapath|inst\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux53~10_combout\,
	datab => \datapath|reg9\(10),
	datac => \datapath|reg11\(10),
	datad => \datapath|inst\(16),
	combout => \datapath|Mux53~11_combout\);

-- Location: LCCOMB_X55_Y43_N4
\datapath|Mux53~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux53~16_combout\ = (\datapath|Mux61~4_combout\ & (((\datapath|Mux61~0_combout\) # (\datapath|Mux53~11_combout\)))) # (!\datapath|Mux61~4_combout\ & (\datapath|Mux53~15_combout\ & (!\datapath|Mux61~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~4_combout\,
	datab => \datapath|Mux53~15_combout\,
	datac => \datapath|Mux61~0_combout\,
	datad => \datapath|Mux53~11_combout\,
	combout => \datapath|Mux53~16_combout\);

-- Location: FF_X55_Y49_N29
\datapath|reg18[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[10]~34_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg18\(10));

-- Location: FF_X54_Y49_N9
\datapath|reg22[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[10]~34_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg22\(10));

-- Location: LCCOMB_X55_Y49_N28
\datapath|Mux53~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux53~0_combout\ = (\datapath|inst\(19) & (\datapath|inst\(18))) # (!\datapath|inst\(19) & ((\datapath|inst\(18) & ((\datapath|reg22\(10)))) # (!\datapath|inst\(18) & (\datapath|reg18\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|inst\(18),
	datac => \datapath|reg18\(10),
	datad => \datapath|reg22\(10),
	combout => \datapath|Mux53~0_combout\);

-- Location: LCCOMB_X56_Y49_N12
\datapath|Mux53~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux53~1_combout\ = (\datapath|inst\(19) & ((\datapath|Mux53~0_combout\ & (\datapath|reg30\(10))) # (!\datapath|Mux53~0_combout\ & ((\datapath|reg26\(10)))))) # (!\datapath|inst\(19) & (((\datapath|Mux53~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg30\(10),
	datab => \datapath|inst\(19),
	datac => \datapath|reg26\(10),
	datad => \datapath|Mux53~0_combout\,
	combout => \datapath|Mux53~1_combout\);

-- Location: FF_X53_Y48_N1
\datapath|reg21[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[10]~34_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg21\(10));

-- Location: FF_X53_Y48_N27
\datapath|reg29[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[10]~34_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg29\(10));

-- Location: LCCOMB_X53_Y48_N26
\datapath|Mux53~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux53~3_combout\ = (\datapath|Mux53~2_combout\ & (((\datapath|reg29\(10)) # (!\datapath|inst\(18))))) # (!\datapath|Mux53~2_combout\ & (\datapath|reg21\(10) & ((\datapath|inst\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux53~2_combout\,
	datab => \datapath|reg21\(10),
	datac => \datapath|reg29\(10),
	datad => \datapath|inst\(18),
	combout => \datapath|Mux53~3_combout\);

-- Location: LCCOMB_X56_Y49_N24
\datapath|Mux53~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux53~6_combout\ = (\datapath|inst\(16) & (((\datapath|Mux53~3_combout\) # (\datapath|inst\(17))))) # (!\datapath|inst\(16) & (\datapath|Mux53~5_combout\ & ((!\datapath|inst\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux53~5_combout\,
	datab => \datapath|inst\(16),
	datac => \datapath|Mux53~3_combout\,
	datad => \datapath|inst\(17),
	combout => \datapath|Mux53~6_combout\);

-- Location: LCCOMB_X56_Y49_N10
\datapath|Mux53~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux53~9_combout\ = (\datapath|inst\(17) & ((\datapath|Mux53~6_combout\ & (\datapath|Mux53~8_combout\)) # (!\datapath|Mux53~6_combout\ & ((\datapath|Mux53~1_combout\))))) # (!\datapath|inst\(17) & (((\datapath|Mux53~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux53~8_combout\,
	datab => \datapath|inst\(17),
	datac => \datapath|Mux53~1_combout\,
	datad => \datapath|Mux53~6_combout\,
	combout => \datapath|Mux53~9_combout\);

-- Location: FF_X53_Y39_N29
\datapath|reg12[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[10]~34_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg12\(10));

-- Location: FF_X52_Y39_N21
\datapath|reg13[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[10]~34_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg13\(10));

-- Location: LCCOMB_X53_Y39_N28
\datapath|Mux53~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux53~17_combout\ = (\datapath|inst\(16) & ((\datapath|inst\(17)) # ((\datapath|reg13\(10))))) # (!\datapath|inst\(16) & (!\datapath|inst\(17) & (\datapath|reg12\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg12\(10),
	datad => \datapath|reg13\(10),
	combout => \datapath|Mux53~17_combout\);

-- Location: LCCOMB_X52_Y40_N2
\datapath|Mux53~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux53~18_combout\ = (\datapath|inst\(17) & ((\datapath|Mux53~17_combout\ & ((\datapath|reg15\(10)))) # (!\datapath|Mux53~17_combout\ & (\datapath|reg14\(10))))) # (!\datapath|inst\(17) & (\datapath|Mux53~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(17),
	datab => \datapath|Mux53~17_combout\,
	datac => \datapath|reg14\(10),
	datad => \datapath|reg15\(10),
	combout => \datapath|Mux53~18_combout\);

-- Location: LCCOMB_X52_Y44_N14
\datapath|Mux53~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux53~19_combout\ = (\datapath|Mux61~0_combout\ & ((\datapath|Mux53~16_combout\ & ((\datapath|Mux53~18_combout\))) # (!\datapath|Mux53~16_combout\ & (\datapath|Mux53~9_combout\)))) # (!\datapath|Mux61~0_combout\ & (\datapath|Mux53~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~0_combout\,
	datab => \datapath|Mux53~16_combout\,
	datac => \datapath|Mux53~9_combout\,
	datad => \datapath|Mux53~18_combout\,
	combout => \datapath|Mux53~19_combout\);

-- Location: LCCOMB_X43_Y46_N2
\datapath|mdu|hireg~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|hireg~12_combout\ = (\datapath|mdu|cmode~q\ & (\datapath|mdu|add_ot[13]~24_combout\)) # (!\datapath|mdu|cmode~q\ & ((\datapath|mdu|add_ot[12]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|add_ot[13]~24_combout\,
	datac => \datapath|mdu|add_ot[12]~22_combout\,
	datad => \datapath|mdu|cmode~q\,
	combout => \datapath|mdu|hireg~12_combout\);

-- Location: FF_X43_Y46_N3
\datapath|mdu|hireg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|hireg~12_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|ALT_INV_busy~q\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|hireg\(11));

-- Location: FF_X48_Y45_N3
\controller|ctrl_data_o[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|inst\(11),
	sclr => \controller|ctrl_data_o[6]~40_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller|ctrl_data_o\(11));

-- Location: LCCOMB_X48_Y45_N6
\datapath|regnxt[11]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[11]~35_combout\ = (\controller|den~q\ & ((\datapath|regnxt[31]~0_combout\) # ((\datapath|mdu|hireg\(11))))) # (!\controller|den~q\ & (!\datapath|regnxt[31]~0_combout\ & ((\controller|ctrl_data_o\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|den~q\,
	datab => \datapath|regnxt[31]~0_combout\,
	datac => \datapath|mdu|hireg\(11),
	datad => \controller|ctrl_data_o\(11),
	combout => \datapath|regnxt[11]~35_combout\);

-- Location: LCCOMB_X45_Y43_N10
\datapath|regnxt[11]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[11]~36_combout\ = (\datapath|regnxt[31]~0_combout\ & ((\datapath|regnxt[11]~35_combout\ & ((\datapath|mdu|loreg\(11)))) # (!\datapath|regnxt[11]~35_combout\ & (\dbus_d_i[11]~input_o\)))) # (!\datapath|regnxt[31]~0_combout\ & 
-- (((\datapath|regnxt[11]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbus_d_i[11]~input_o\,
	datab => \datapath|regnxt[31]~0_combout\,
	datac => \datapath|regnxt[11]~35_combout\,
	datad => \datapath|mdu|loreg\(11),
	combout => \datapath|regnxt[11]~36_combout\);

-- Location: LCCOMB_X48_Y45_N14
\datapath|Selector52~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector52~0_combout\ = (\controller|alu_r_sel_o~q\ & ((\controller|ctrl_data_o\(11)))) # (!\controller|alu_r_sel_o~q\ & (\datapath|Mux52~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|alu_r_sel_o~q\,
	datab => \datapath|Mux52~19_combout\,
	datad => \controller|ctrl_data_o\(11),
	combout => \datapath|Selector52~0_combout\);

-- Location: FF_X49_Y45_N25
\datapath|pgc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|alu|Mux21~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|pgcen~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pgc\(11));

-- Location: LCCOMB_X49_Y45_N24
\datapath|Selector20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector20~0_combout\ = (\controller|alu_l_sel_o~q\ & ((\datapath|pgc\(11)))) # (!\controller|alu_l_sel_o~q\ & (\datapath|Mux20~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux20~19_combout\,
	datac => \datapath|pgc\(11),
	datad => \controller|alu_l_sel_o~q\,
	combout => \datapath|Selector20~0_combout\);

-- Location: LCCOMB_X48_Y45_N8
\datapath|alu|Mux21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux21~0_combout\ = (\datapath|alu|Mux27~0_combout\ & ((\datapath|Selector52~0_combout\) # ((\datapath|alu|Mux27~1_combout\) # (\datapath|Selector20~0_combout\)))) # (!\datapath|alu|Mux27~0_combout\ & (\datapath|Selector52~0_combout\ & 
-- (!\datapath|alu|Mux27~1_combout\ & \datapath|Selector20~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Mux27~0_combout\,
	datab => \datapath|Selector52~0_combout\,
	datac => \datapath|alu|Mux27~1_combout\,
	datad => \datapath|Selector20~0_combout\,
	combout => \datapath|alu|Mux21~0_combout\);

-- Location: LCCOMB_X48_Y45_N22
\datapath|alu|alu_res~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|alu_res~85_combout\ = \datapath|Selector20~0_combout\ $ (((\controller|alu_r_sel_o~q\ & (\controller|ctrl_data_o\(11))) # (!\controller|alu_r_sel_o~q\ & ((\datapath|Mux52~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|alu_r_sel_o~q\,
	datab => \controller|ctrl_data_o\(11),
	datac => \datapath|Mux52~19_combout\,
	datad => \datapath|Selector20~0_combout\,
	combout => \datapath|alu|alu_res~85_combout\);

-- Location: LCCOMB_X48_Y45_N24
\datapath|alu|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~32_combout\ = \controller|alu_func_sel_o\(1) $ (((\controller|alu_r_sel_o~q\ & ((\controller|ctrl_data_o\(10)))) # (!\controller|alu_r_sel_o~q\ & (\datapath|Mux53~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux53~19_combout\,
	datab => \controller|alu_r_sel_o~q\,
	datac => \controller|ctrl_data_o\(10),
	datad => \controller|alu_func_sel_o\(1),
	combout => \datapath|alu|Add0~32_combout\);

-- Location: LCCOMB_X46_Y47_N24
\datapath|alu|Add0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~29_combout\ = \controller|alu_func_sel_o\(1) $ (((\controller|alu_r_sel_o~q\ & ((\controller|ctrl_data_o\(9)))) # (!\controller|alu_r_sel_o~q\ & (\datapath|Mux54~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|alu_func_sel_o\(1),
	datab => \datapath|Mux54~19_combout\,
	datac => \controller|ctrl_data_o\(9),
	datad => \controller|alu_r_sel_o~q\,
	combout => \datapath|alu|Add0~29_combout\);

-- Location: IOIBUF_X52_Y0_N8
\dbus_d_i[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dbus_d_i(8),
	o => \dbus_d_i[8]~input_o\);

-- Location: LCCOMB_X48_Y43_N20
\datapath|regnxt[8]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[8]~27_combout\ = (\datapath|regnxt[8]~26_combout\ & (((\datapath|mdu|loreg\(8))) # (!\datapath|regnxt[31]~0_combout\))) # (!\datapath|regnxt[8]~26_combout\ & (\datapath|regnxt[31]~0_combout\ & (\dbus_d_i[8]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regnxt[8]~26_combout\,
	datab => \datapath|regnxt[31]~0_combout\,
	datac => \dbus_d_i[8]~input_o\,
	datad => \datapath|mdu|loreg\(8),
	combout => \datapath|regnxt[8]~27_combout\);

-- Location: LCCOMB_X53_Y49_N16
\datapath|regnxt[8]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[8]~28_combout\ = (\datapath|regnxt[31]~3_combout\ & (\datapath|regnxt[8]~27_combout\)) # (!\datapath|regnxt[31]~3_combout\ & ((\datapath|alu|Mux24~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|regnxt[8]~27_combout\,
	datac => \datapath|alu|Mux24~1_combout\,
	datad => \datapath|regnxt[31]~3_combout\,
	combout => \datapath|regnxt[8]~28_combout\);

-- Location: FF_X53_Y49_N11
\datapath|reg30[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[8]~28_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg30\(8));

-- Location: FF_X53_Y49_N17
\datapath|reg26[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regnxt[8]~28_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \datapath|reg_en\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg26\(8));

-- Location: LCCOMB_X53_Y49_N10
\datapath|Mux55~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux55~5_combout\ = (\datapath|Mux55~4_combout\ & (((\datapath|reg30\(8))) # (!\datapath|inst\(19)))) # (!\datapath|Mux55~4_combout\ & (\datapath|inst\(19) & ((\datapath|reg26\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux55~4_combout\,
	datab => \datapath|inst\(19),
	datac => \datapath|reg30\(8),
	datad => \datapath|reg26\(8),
	combout => \datapath|Mux55~5_combout\);

-- Location: FF_X53_Y48_N9
\datapath|reg21[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[8]~28_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg21\(8));

-- Location: FF_X53_Y48_N3
\datapath|reg29[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[8]~28_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg29\(8));

-- Location: LCCOMB_X53_Y48_N2
\datapath|Mux55~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux55~7_combout\ = (\datapath|Mux55~6_combout\ & (((\datapath|reg29\(8)) # (!\datapath|inst\(18))))) # (!\datapath|Mux55~6_combout\ & (\datapath|reg21\(8) & ((\datapath|inst\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux55~6_combout\,
	datab => \datapath|reg21\(8),
	datac => \datapath|reg29\(8),
	datad => \datapath|inst\(18),
	combout => \datapath|Mux55~7_combout\);

-- Location: FF_X57_Y48_N17
\datapath|reg20[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[8]~28_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg20\(8));

-- Location: FF_X57_Y48_N27
\datapath|reg28[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[8]~28_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg28\(8));

-- Location: LCCOMB_X57_Y48_N26
\datapath|Mux55~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux55~9_combout\ = (\datapath|Mux55~8_combout\ & (((\datapath|reg28\(8)) # (!\datapath|inst\(18))))) # (!\datapath|Mux55~8_combout\ & (\datapath|reg20\(8) & ((\datapath|inst\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux55~8_combout\,
	datab => \datapath|reg20\(8),
	datac => \datapath|reg28\(8),
	datad => \datapath|inst\(18),
	combout => \datapath|Mux55~9_combout\);

-- Location: LCCOMB_X52_Y43_N8
\datapath|Mux55~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux55~10_combout\ = (\datapath|inst\(16) & ((\datapath|Mux55~7_combout\) # ((\datapath|inst\(17))))) # (!\datapath|inst\(16) & (((\datapath|Mux55~9_combout\ & !\datapath|inst\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|Mux55~7_combout\,
	datac => \datapath|Mux55~9_combout\,
	datad => \datapath|inst\(17),
	combout => \datapath|Mux55~10_combout\);

-- Location: LCCOMB_X52_Y43_N26
\datapath|Mux55~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux55~13_combout\ = (\datapath|Mux55~10_combout\ & ((\datapath|Mux55~12_combout\) # ((!\datapath|inst\(17))))) # (!\datapath|Mux55~10_combout\ & (((\datapath|Mux55~5_combout\ & \datapath|inst\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux55~12_combout\,
	datab => \datapath|Mux55~5_combout\,
	datac => \datapath|Mux55~10_combout\,
	datad => \datapath|inst\(17),
	combout => \datapath|Mux55~13_combout\);

-- Location: FF_X55_Y43_N17
\datapath|reg2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[8]~28_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg2\(8));

-- Location: FF_X55_Y43_N3
\datapath|reg3[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[8]~28_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg3\(8));

-- Location: LCCOMB_X55_Y43_N2
\datapath|Mux55~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux55~18_combout\ = (\datapath|Mux55~17_combout\ & (((\datapath|reg3\(8)) # (!\datapath|Mux61~3_combout\)))) # (!\datapath|Mux55~17_combout\ & (\datapath|reg2\(8) & ((\datapath|Mux61~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux55~17_combout\,
	datab => \datapath|reg2\(8),
	datac => \datapath|reg3\(8),
	datad => \datapath|Mux61~3_combout\,
	combout => \datapath|Mux55~18_combout\);

-- Location: FF_X55_Y46_N1
\datapath|reg9[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[8]~28_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg9\(8));

-- Location: FF_X55_Y46_N27
\datapath|reg11[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[8]~28_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg11\(8));

-- Location: LCCOMB_X55_Y46_N26
\datapath|Mux55~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux55~20_combout\ = (\datapath|Mux55~19_combout\ & (((\datapath|reg11\(8)) # (!\datapath|inst\(16))))) # (!\datapath|Mux55~19_combout\ & (\datapath|reg9\(8) & ((\datapath|inst\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux55~19_combout\,
	datab => \datapath|reg9\(8),
	datac => \datapath|reg11\(8),
	datad => \datapath|inst\(16),
	combout => \datapath|Mux55~20_combout\);

-- Location: LCCOMB_X57_Y43_N8
\datapath|Mux55~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux55~26_combout\ = (!\datapath|inst\(20) & ((\datapath|Mux55~20_combout\) # ((\datapath|inst\(18)) # (!\datapath|inst\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(20),
	datab => \datapath|Mux55~20_combout\,
	datac => \datapath|inst\(19),
	datad => \datapath|inst\(18),
	combout => \datapath|Mux55~26_combout\);

-- Location: FF_X54_Y41_N11
\datapath|reg1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[8]~28_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg1\(8));

-- Location: LCCOMB_X54_Y41_N10
\datapath|Mux55~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux55~14_combout\ = (\datapath|Mux61~2_combout\ & ((!\datapath|Mux61~1_combout\))) # (!\datapath|Mux61~2_combout\ & (\datapath|reg1\(8) & \datapath|Mux61~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~2_combout\,
	datac => \datapath|reg1\(8),
	datad => \datapath|Mux61~1_combout\,
	combout => \datapath|Mux55~14_combout\);

-- Location: LCCOMB_X55_Y43_N20
\datapath|Mux55~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux55~21_combout\ = (\datapath|Mux61~4_combout\) # ((\datapath|Mux55~14_combout\ & ((\datapath|reg3\(8)) # (!\datapath|Mux61~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~3_combout\,
	datab => \datapath|reg3\(8),
	datac => \datapath|Mux55~14_combout\,
	datad => \datapath|Mux61~4_combout\,
	combout => \datapath|Mux55~21_combout\);

-- Location: LCCOMB_X55_Y43_N6
\datapath|Mux55~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux55~22_combout\ = (\datapath|Mux55~26_combout\ & ((\datapath|Mux55~21_combout\) # ((!\datapath|Mux55~14_combout\ & \datapath|Mux55~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux55~14_combout\,
	datab => \datapath|Mux55~18_combout\,
	datac => \datapath|Mux55~26_combout\,
	datad => \datapath|Mux55~21_combout\,
	combout => \datapath|Mux55~22_combout\);

-- Location: LCCOMB_X52_Y43_N22
\datapath|Mux55~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux55~25_combout\ = (\datapath|Mux61~0_combout\ & ((\datapath|Mux55~22_combout\ & (\datapath|Mux55~24_combout\)) # (!\datapath|Mux55~22_combout\ & ((\datapath|Mux55~13_combout\))))) # (!\datapath|Mux61~0_combout\ & 
-- (((\datapath|Mux55~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux55~24_combout\,
	datab => \datapath|Mux61~0_combout\,
	datac => \datapath|Mux55~13_combout\,
	datad => \datapath|Mux55~22_combout\,
	combout => \datapath|Mux55~25_combout\);

-- Location: FF_X48_Y43_N25
\controller|ctrl_data_o[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|inst\(8),
	sclr => \controller|ctrl_data_o[6]~40_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller|ctrl_data_o\(8));

-- Location: LCCOMB_X48_Y43_N4
\datapath|Selector55~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector55~0_combout\ = (\controller|alu_r_sel_o~q\ & ((\controller|ctrl_data_o\(8)))) # (!\controller|alu_r_sel_o~q\ & (\datapath|Mux55~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|Mux55~25_combout\,
	datac => \controller|alu_r_sel_o~q\,
	datad => \controller|ctrl_data_o\(8),
	combout => \datapath|Selector55~0_combout\);

-- Location: LCCOMB_X45_Y46_N20
\datapath|Selector56~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector56~0_combout\ = (\controller|alu_r_sel_o~q\ & (\controller|ctrl_data_o\(7))) # (!\controller|alu_r_sel_o~q\ & ((\datapath|Mux56~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller|ctrl_data_o\(7),
	datac => \controller|alu_r_sel_o~q\,
	datad => \datapath|Mux56~19_combout\,
	combout => \datapath|Selector56~0_combout\);

-- Location: LCCOMB_X45_Y46_N14
\datapath|alu|Mux25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux25~0_combout\ = (\datapath|Selector24~0_combout\ & ((\datapath|alu|Mux27~0_combout\) # ((\datapath|Selector56~0_combout\ & !\datapath|alu|Mux27~1_combout\)))) # (!\datapath|Selector24~0_combout\ & (\datapath|alu|Mux27~0_combout\ & 
-- ((\datapath|Selector56~0_combout\) # (\datapath|alu|Mux27~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector24~0_combout\,
	datab => \datapath|Selector56~0_combout\,
	datac => \datapath|alu|Mux27~1_combout\,
	datad => \datapath|alu|Mux27~0_combout\,
	combout => \datapath|alu|Mux25~0_combout\);

-- Location: LCCOMB_X47_Y46_N30
\datapath|alu|Add0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~21_combout\ = (\datapath|alu|Add0~20_combout\ & ((\datapath|Selector25~0_combout\ & (\datapath|alu|Add0~19\ & VCC)) # (!\datapath|Selector25~0_combout\ & (!\datapath|alu|Add0~19\)))) # (!\datapath|alu|Add0~20_combout\ & 
-- ((\datapath|Selector25~0_combout\ & (!\datapath|alu|Add0~19\)) # (!\datapath|Selector25~0_combout\ & ((\datapath|alu|Add0~19\) # (GND)))))
-- \datapath|alu|Add0~22\ = CARRY((\datapath|alu|Add0~20_combout\ & (!\datapath|Selector25~0_combout\ & !\datapath|alu|Add0~19\)) # (!\datapath|alu|Add0~20_combout\ & ((!\datapath|alu|Add0~19\) # (!\datapath|Selector25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Add0~20_combout\,
	datab => \datapath|Selector25~0_combout\,
	datad => VCC,
	cin => \datapath|alu|Add0~19\,
	combout => \datapath|alu|Add0~21_combout\,
	cout => \datapath|alu|Add0~22\);

-- Location: IOIBUF_X69_Y73_N22
\ibus_d_i[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ibus_d_i(6),
	o => \ibus_d_i[6]~input_o\);

-- Location: FF_X49_Y48_N17
\datapath|inst[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ibus_d_i[6]~input_o\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|insten~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|inst\(6));

-- Location: FF_X48_Y42_N1
\controller|ctrl_data_o[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|inst\(6),
	sclr => \controller|ctrl_data_o[6]~40_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller|ctrl_data_o\(6));

-- Location: FF_X50_Y46_N29
\datapath|reg21[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[6]~22_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg21\(6));

-- Location: FF_X50_Y46_N23
\datapath|reg29[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[6]~22_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg29\(6));

-- Location: FF_X49_Y46_N15
\datapath|reg17[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[6]~22_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg17\(6));

-- Location: FF_X49_Y46_N29
\datapath|reg25[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[6]~22_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg25\(6));

-- Location: LCCOMB_X49_Y46_N14
\datapath|Mux57~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux57~6_combout\ = (\datapath|inst\(18) & (\datapath|inst\(19))) # (!\datapath|inst\(18) & ((\datapath|inst\(19) & ((\datapath|reg25\(6)))) # (!\datapath|inst\(19) & (\datapath|reg17\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|inst\(19),
	datac => \datapath|reg17\(6),
	datad => \datapath|reg25\(6),
	combout => \datapath|Mux57~6_combout\);

-- Location: LCCOMB_X50_Y46_N22
\datapath|Mux57~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux57~7_combout\ = (\datapath|inst\(18) & ((\datapath|Mux57~6_combout\ & ((\datapath|reg29\(6)))) # (!\datapath|Mux57~6_combout\ & (\datapath|reg21\(6))))) # (!\datapath|inst\(18) & (((\datapath|Mux57~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|reg21\(6),
	datac => \datapath|reg29\(6),
	datad => \datapath|Mux57~6_combout\,
	combout => \datapath|Mux57~7_combout\);

-- Location: LCCOMB_X50_Y41_N14
\datapath|Mux57~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux57~10_combout\ = (\datapath|inst\(16) & (((\datapath|Mux57~7_combout\) # (\datapath|inst\(17))))) # (!\datapath|inst\(16) & (\datapath|Mux57~9_combout\ & ((!\datapath|inst\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux57~9_combout\,
	datab => \datapath|inst\(16),
	datac => \datapath|Mux57~7_combout\,
	datad => \datapath|inst\(17),
	combout => \datapath|Mux57~10_combout\);

-- Location: FF_X60_Y42_N1
\datapath|reg23[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[6]~22_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg23\(6));

-- Location: FF_X60_Y42_N19
\datapath|reg19[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[6]~22_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg19\(6));

-- Location: LCCOMB_X60_Y42_N18
\datapath|Mux57~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux57~11_combout\ = (\datapath|inst\(19) & (((\datapath|inst\(18))))) # (!\datapath|inst\(19) & ((\datapath|inst\(18) & (\datapath|reg23\(6))) # (!\datapath|inst\(18) & ((\datapath|reg19\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|reg23\(6),
	datac => \datapath|reg19\(6),
	datad => \datapath|inst\(18),
	combout => \datapath|Mux57~11_combout\);

-- Location: FF_X59_Y42_N9
\datapath|reg27[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[6]~22_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg27\(6));

-- Location: LCCOMB_X59_Y42_N8
\datapath|Mux57~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux57~12_combout\ = (\datapath|Mux57~11_combout\ & ((\datapath|reg31\(6)) # ((!\datapath|inst\(19))))) # (!\datapath|Mux57~11_combout\ & (((\datapath|reg27\(6) & \datapath|inst\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg31\(6),
	datab => \datapath|Mux57~11_combout\,
	datac => \datapath|reg27\(6),
	datad => \datapath|inst\(19),
	combout => \datapath|Mux57~12_combout\);

-- Location: LCCOMB_X50_Y41_N16
\datapath|Mux57~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux57~13_combout\ = (\datapath|inst\(17) & ((\datapath|Mux57~10_combout\ & ((\datapath|Mux57~12_combout\))) # (!\datapath|Mux57~10_combout\ & (\datapath|Mux57~5_combout\)))) # (!\datapath|inst\(17) & (((\datapath|Mux57~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux57~5_combout\,
	datab => \datapath|inst\(17),
	datac => \datapath|Mux57~10_combout\,
	datad => \datapath|Mux57~12_combout\,
	combout => \datapath|Mux57~13_combout\);

-- Location: FF_X56_Y44_N9
\datapath|reg1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[6]~22_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg1\(6));

-- Location: LCCOMB_X56_Y44_N8
\datapath|Mux57~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux57~14_combout\ = (\datapath|Mux61~1_combout\ & (\datapath|reg1\(6) & !\datapath|Mux61~2_combout\)) # (!\datapath|Mux61~1_combout\ & ((\datapath|Mux61~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|Mux61~1_combout\,
	datac => \datapath|reg1\(6),
	datad => \datapath|Mux61~2_combout\,
	combout => \datapath|Mux57~14_combout\);

-- Location: FF_X55_Y43_N1
\datapath|reg2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[6]~22_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg2\(6));

-- Location: FF_X55_Y43_N11
\datapath|reg3[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[6]~22_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg3\(6));

-- Location: FF_X58_Y42_N11
\datapath|reg7[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[6]~22_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg7\(6));

-- Location: FF_X58_Y42_N1
\datapath|reg6[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[6]~22_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg6\(6));

-- Location: LCCOMB_X58_Y42_N10
\datapath|Mux57~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux57~15_combout\ = (\datapath|inst\(17) & ((\datapath|inst\(16) & (\datapath|reg7\(6))) # (!\datapath|inst\(16) & ((\datapath|reg6\(6)))))) # (!\datapath|inst\(17) & (\datapath|inst\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(17),
	datab => \datapath|inst\(16),
	datac => \datapath|reg7\(6),
	datad => \datapath|reg6\(6),
	combout => \datapath|Mux57~15_combout\);

-- Location: FF_X58_Y43_N15
\datapath|reg5[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[6]~22_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg5\(6));

-- Location: LCCOMB_X58_Y43_N14
\datapath|Mux57~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux57~17_combout\ = (\datapath|Mux57~16_combout\ & ((\datapath|Mux57~15_combout\ & ((\datapath|reg5\(6)) # (\datapath|inst\(17)))) # (!\datapath|Mux57~15_combout\ & ((!\datapath|inst\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux57~16_combout\,
	datab => \datapath|Mux57~15_combout\,
	datac => \datapath|reg5\(6),
	datad => \datapath|inst\(17),
	combout => \datapath|Mux57~17_combout\);

-- Location: LCCOMB_X55_Y43_N10
\datapath|Mux57~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux57~18_combout\ = (\datapath|Mux61~3_combout\ & ((\datapath|Mux57~17_combout\ & ((\datapath|reg3\(6)))) # (!\datapath|Mux57~17_combout\ & (\datapath|reg2\(6))))) # (!\datapath|Mux61~3_combout\ & (((\datapath|Mux57~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~3_combout\,
	datab => \datapath|reg2\(6),
	datac => \datapath|reg3\(6),
	datad => \datapath|Mux57~17_combout\,
	combout => \datapath|Mux57~18_combout\);

-- Location: LCCOMB_X57_Y43_N22
\datapath|Mux57~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux57~26_combout\ = (!\datapath|inst\(20) & ((\datapath|Mux57~20_combout\) # ((\datapath|inst\(18)) # (!\datapath|inst\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux57~20_combout\,
	datab => \datapath|inst\(19),
	datac => \datapath|inst\(20),
	datad => \datapath|inst\(18),
	combout => \datapath|Mux57~26_combout\);

-- Location: LCCOMB_X55_Y43_N22
\datapath|Mux57~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux57~22_combout\ = (\datapath|Mux57~26_combout\ & ((\datapath|Mux57~21_combout\) # ((!\datapath|Mux57~14_combout\ & \datapath|Mux57~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux57~21_combout\,
	datab => \datapath|Mux57~14_combout\,
	datac => \datapath|Mux57~18_combout\,
	datad => \datapath|Mux57~26_combout\,
	combout => \datapath|Mux57~22_combout\);

-- Location: LCCOMB_X50_Y41_N20
\datapath|Mux57~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux57~25_combout\ = (\datapath|Mux61~0_combout\ & ((\datapath|Mux57~22_combout\ & (\datapath|Mux57~24_combout\)) # (!\datapath|Mux57~22_combout\ & ((\datapath|Mux57~13_combout\))))) # (!\datapath|Mux61~0_combout\ & 
-- (((\datapath|Mux57~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux57~24_combout\,
	datab => \datapath|Mux57~13_combout\,
	datac => \datapath|Mux61~0_combout\,
	datad => \datapath|Mux57~22_combout\,
	combout => \datapath|Mux57~25_combout\);

-- Location: LCCOMB_X48_Y42_N8
\datapath|alu|alu_res~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|alu_res~67_combout\ = (\datapath|Selector25~0_combout\ & ((\controller|alu_r_sel_o~q\ & (\controller|ctrl_data_o\(6))) # (!\controller|alu_r_sel_o~q\ & ((\datapath|Mux57~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector25~0_combout\,
	datab => \controller|ctrl_data_o\(6),
	datac => \controller|alu_r_sel_o~q\,
	datad => \datapath|Mux57~25_combout\,
	combout => \datapath|alu|alu_res~67_combout\);

-- Location: LCCOMB_X48_Y42_N18
\datapath|alu|Mux26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux26~0_combout\ = (\datapath|alu|Mux27~0_combout\ & (((\datapath|alu|Mux27~1_combout\)))) # (!\datapath|alu|Mux27~0_combout\ & ((\datapath|alu|Mux27~1_combout\ & (\datapath|alu|Add0~21_combout\)) # (!\datapath|alu|Mux27~1_combout\ & 
-- ((\datapath|alu|alu_res~67_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Mux27~0_combout\,
	datab => \datapath|alu|Add0~21_combout\,
	datac => \datapath|alu|alu_res~67_combout\,
	datad => \datapath|alu|Mux27~1_combout\,
	combout => \datapath|alu|Mux26~0_combout\);

-- Location: LCCOMB_X48_Y42_N20
\datapath|Selector57~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector57~0_combout\ = (\controller|alu_r_sel_o~q\ & (\controller|ctrl_data_o\(6))) # (!\controller|alu_r_sel_o~q\ & ((\datapath|Mux57~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller|ctrl_data_o\(6),
	datac => \controller|alu_r_sel_o~q\,
	datad => \datapath|Mux57~25_combout\,
	combout => \datapath|Selector57~0_combout\);

-- Location: LCCOMB_X48_Y42_N10
\datapath|alu|Mux26~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux26~1_combout\ = (\datapath|alu|Mux27~0_combout\ & ((\datapath|Selector25~0_combout\ & ((!\datapath|Selector57~0_combout\) # (!\datapath|alu|Mux26~0_combout\))) # (!\datapath|Selector25~0_combout\ & ((\datapath|Selector57~0_combout\))))) # 
-- (!\datapath|alu|Mux27~0_combout\ & (\datapath|alu|Mux26~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Mux27~0_combout\,
	datab => \datapath|alu|Mux26~0_combout\,
	datac => \datapath|Selector25~0_combout\,
	datad => \datapath|Selector57~0_combout\,
	combout => \datapath|alu|Mux26~1_combout\);

-- Location: LCCOMB_X56_Y40_N0
\datapath|regnxt[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[6]~22_combout\ = (\datapath|regnxt[31]~3_combout\ & (\datapath|regnxt[6]~21_combout\)) # (!\datapath|regnxt[31]~3_combout\ & ((\datapath|alu|Mux26~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regnxt[6]~21_combout\,
	datab => \datapath|alu|Mux26~1_combout\,
	datad => \datapath|regnxt[31]~3_combout\,
	combout => \datapath|regnxt[6]~22_combout\);

-- Location: FF_X52_Y40_N29
\datapath|reg15[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[6]~22_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg15\(6));

-- Location: FF_X53_Y39_N21
\datapath|reg12[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[6]~22_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg12\(6));

-- Location: FF_X52_Y39_N25
\datapath|reg13[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[6]~22_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg13\(6));

-- Location: LCCOMB_X52_Y39_N24
\datapath|Mux25~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux25~17_combout\ = (\datapath|inst\(21) & (((\datapath|reg13\(6)) # (\datapath|inst\(22))))) # (!\datapath|inst\(21) & (\datapath|reg12\(6) & ((!\datapath|inst\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|reg12\(6),
	datac => \datapath|reg13\(6),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux25~17_combout\);

-- Location: LCCOMB_X52_Y40_N28
\datapath|Mux25~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux25~18_combout\ = (\datapath|inst\(22) & ((\datapath|Mux25~17_combout\ & ((\datapath|reg15\(6)))) # (!\datapath|Mux25~17_combout\ & (\datapath|reg14\(6))))) # (!\datapath|inst\(22) & (((\datapath|Mux25~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg14\(6),
	datab => \datapath|inst\(22),
	datac => \datapath|reg15\(6),
	datad => \datapath|Mux25~17_combout\,
	combout => \datapath|Mux25~18_combout\);

-- Location: LCCOMB_X60_Y42_N0
\datapath|Mux25~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux25~7_combout\ = (\datapath|inst\(24) & (((\datapath|inst\(23))))) # (!\datapath|inst\(24) & ((\datapath|inst\(23) & ((\datapath|reg23\(6)))) # (!\datapath|inst\(23) & (\datapath|reg19\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|reg19\(6),
	datac => \datapath|reg23\(6),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux25~7_combout\);

-- Location: FF_X59_Y42_N11
\datapath|reg31[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[6]~22_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg31\(6));

-- Location: LCCOMB_X59_Y42_N10
\datapath|Mux25~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux25~8_combout\ = (\datapath|inst\(24) & ((\datapath|Mux25~7_combout\ & (\datapath|reg31\(6))) # (!\datapath|Mux25~7_combout\ & ((\datapath|reg27\(6)))))) # (!\datapath|inst\(24) & (\datapath|Mux25~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|Mux25~7_combout\,
	datac => \datapath|reg31\(6),
	datad => \datapath|reg27\(6),
	combout => \datapath|Mux25~8_combout\);

-- Location: FF_X57_Y48_N19
\datapath|reg28[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[6]~22_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg28\(6));

-- Location: FF_X57_Y48_N1
\datapath|reg20[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[6]~22_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg20\(6));

-- Location: FF_X58_Y48_N25
\datapath|reg24[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[6]~22_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg24\(6));

-- Location: FF_X59_Y48_N23
\datapath|reg16[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[6]~22_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg16\(6));

-- Location: LCCOMB_X58_Y48_N24
\datapath|Mux25~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux25~4_combout\ = (\datapath|inst\(23) & (\datapath|inst\(24))) # (!\datapath|inst\(23) & ((\datapath|inst\(24) & (\datapath|reg24\(6))) # (!\datapath|inst\(24) & ((\datapath|reg16\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(23),
	datab => \datapath|inst\(24),
	datac => \datapath|reg24\(6),
	datad => \datapath|reg16\(6),
	combout => \datapath|Mux25~4_combout\);

-- Location: LCCOMB_X57_Y48_N0
\datapath|Mux25~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux25~5_combout\ = (\datapath|inst\(23) & ((\datapath|Mux25~4_combout\ & (\datapath|reg28\(6))) # (!\datapath|Mux25~4_combout\ & ((\datapath|reg20\(6)))))) # (!\datapath|inst\(23) & (((\datapath|Mux25~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(23),
	datab => \datapath|reg28\(6),
	datac => \datapath|reg20\(6),
	datad => \datapath|Mux25~4_combout\,
	combout => \datapath|Mux25~5_combout\);

-- Location: LCCOMB_X55_Y45_N8
\datapath|Mux25~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux25~6_combout\ = (\datapath|inst\(22) & (((\datapath|inst\(21))))) # (!\datapath|inst\(22) & ((\datapath|inst\(21) & (\datapath|Mux25~3_combout\)) # (!\datapath|inst\(21) & ((\datapath|Mux25~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux25~3_combout\,
	datab => \datapath|inst\(22),
	datac => \datapath|inst\(21),
	datad => \datapath|Mux25~5_combout\,
	combout => \datapath|Mux25~6_combout\);

-- Location: LCCOMB_X55_Y45_N2
\datapath|Mux25~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux25~9_combout\ = (\datapath|Mux25~6_combout\ & (((\datapath|Mux25~8_combout\) # (!\datapath|inst\(22))))) # (!\datapath|Mux25~6_combout\ & (\datapath|Mux25~1_combout\ & ((\datapath|inst\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux25~1_combout\,
	datab => \datapath|Mux25~8_combout\,
	datac => \datapath|Mux25~6_combout\,
	datad => \datapath|inst\(22),
	combout => \datapath|Mux25~9_combout\);

-- Location: LCCOMB_X55_Y45_N0
\datapath|Mux25~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux25~19_combout\ = (\datapath|Mux25~16_combout\ & (((\datapath|Mux25~18_combout\)) # (!\datapath|Mux7~0_combout\))) # (!\datapath|Mux25~16_combout\ & (\datapath|Mux7~0_combout\ & ((\datapath|Mux25~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux25~16_combout\,
	datab => \datapath|Mux7~0_combout\,
	datac => \datapath|Mux25~18_combout\,
	datad => \datapath|Mux25~9_combout\,
	combout => \datapath|Mux25~19_combout\);

-- Location: LCCOMB_X48_Y42_N6
\datapath|Selector25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector25~0_combout\ = (\controller|alu_l_sel_o~q\ & (\datapath|pgc\(6))) # (!\controller|alu_l_sel_o~q\ & ((\datapath|Mux25~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|pgc\(6),
	datab => \controller|alu_l_sel_o~q\,
	datac => \datapath|Mux25~19_combout\,
	combout => \datapath|Selector25~0_combout\);

-- Location: LCCOMB_X47_Y45_N0
\datapath|alu|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~24_combout\ = ((\datapath|alu|Add0~23_combout\ $ (\datapath|Selector24~0_combout\ $ (!\datapath|alu|Add0~22\)))) # (GND)
-- \datapath|alu|Add0~25\ = CARRY((\datapath|alu|Add0~23_combout\ & ((\datapath|Selector24~0_combout\) # (!\datapath|alu|Add0~22\))) # (!\datapath|alu|Add0~23_combout\ & (\datapath|Selector24~0_combout\ & !\datapath|alu|Add0~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Add0~23_combout\,
	datab => \datapath|Selector24~0_combout\,
	datad => VCC,
	cin => \datapath|alu|Add0~22\,
	combout => \datapath|alu|Add0~24_combout\,
	cout => \datapath|alu|Add0~25\);

-- Location: LCCOMB_X45_Y46_N22
\datapath|alu|Mux25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux25~1_combout\ = (\datapath|alu|Mux25~0_combout\ & ((\datapath|alu|alu_res~83_combout\) # ((!\datapath|alu|Mux27~1_combout\)))) # (!\datapath|alu|Mux25~0_combout\ & (((\datapath|alu|Mux27~1_combout\ & \datapath|alu|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|alu_res~83_combout\,
	datab => \datapath|alu|Mux25~0_combout\,
	datac => \datapath|alu|Mux27~1_combout\,
	datad => \datapath|alu|Add0~24_combout\,
	combout => \datapath|alu|Mux25~1_combout\);

-- Location: FF_X49_Y45_N21
\datapath|pgc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|alu|Mux25~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|pgcen~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pgc\(7));

-- Location: FF_X54_Y39_N13
\datapath|reg14[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[7]~25_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg14\(7));

-- Location: FF_X53_Y39_N23
\datapath|reg12[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[7]~25_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg12\(7));

-- Location: LCCOMB_X54_Y39_N12
\datapath|Mux24~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux24~17_combout\ = (\datapath|inst\(22) & ((\datapath|inst\(21)) # ((\datapath|reg14\(7))))) # (!\datapath|inst\(22) & (!\datapath|inst\(21) & ((\datapath|reg12\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(22),
	datab => \datapath|inst\(21),
	datac => \datapath|reg14\(7),
	datad => \datapath|reg12\(7),
	combout => \datapath|Mux24~17_combout\);

-- Location: LCCOMB_X53_Y41_N24
\datapath|Mux24~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux24~18_combout\ = (\datapath|inst\(21) & ((\datapath|Mux24~17_combout\ & (\datapath|reg15\(7))) # (!\datapath|Mux24~17_combout\ & ((\datapath|reg13\(7)))))) # (!\datapath|inst\(21) & (((\datapath|Mux24~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg15\(7),
	datab => \datapath|inst\(21),
	datac => \datapath|reg13\(7),
	datad => \datapath|Mux24~17_combout\,
	combout => \datapath|Mux24~18_combout\);

-- Location: FF_X55_Y44_N21
\datapath|reg5[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[7]~25_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg5\(7));

-- Location: FF_X56_Y47_N5
\datapath|reg6[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[7]~25_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg6\(7));

-- Location: LCCOMB_X56_Y47_N4
\datapath|Mux24~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux24~12_combout\ = (\datapath|inst\(21) & (((\datapath|inst\(22))))) # (!\datapath|inst\(21) & ((\datapath|inst\(22) & ((\datapath|reg6\(7)))) # (!\datapath|inst\(22) & (\datapath|reg4\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg4\(7),
	datab => \datapath|inst\(21),
	datac => \datapath|reg6\(7),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux24~12_combout\);

-- Location: LCCOMB_X55_Y44_N20
\datapath|Mux24~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux24~13_combout\ = (\datapath|inst\(21) & ((\datapath|Mux24~12_combout\ & (\datapath|reg7\(7))) # (!\datapath|Mux24~12_combout\ & ((\datapath|reg5\(7)))))) # (!\datapath|inst\(21) & (((\datapath|Mux24~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg7\(7),
	datab => \datapath|inst\(21),
	datac => \datapath|reg5\(7),
	datad => \datapath|Mux24~12_combout\,
	combout => \datapath|Mux24~13_combout\);

-- Location: LCCOMB_X55_Y44_N12
\datapath|Mux24~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux24~14_combout\ = (\datapath|Mux7~4_combout\ & (((\datapath|Mux24~13_combout\) # (!\datapath|Mux7~3_combout\)))) # (!\datapath|Mux7~4_combout\ & (\datapath|reg1\(7) & (\datapath|Mux7~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg1\(7),
	datab => \datapath|Mux7~4_combout\,
	datac => \datapath|Mux7~3_combout\,
	datad => \datapath|Mux24~13_combout\,
	combout => \datapath|Mux24~14_combout\);

-- Location: LCCOMB_X55_Y41_N2
\datapath|Mux24~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux24~15_combout\ = (\datapath|Mux7~2_combout\ & ((\datapath|Mux24~14_combout\ & (\datapath|reg3\(7))) # (!\datapath|Mux24~14_combout\ & ((\datapath|reg2\(7)))))) # (!\datapath|Mux7~2_combout\ & (\datapath|Mux24~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux7~2_combout\,
	datab => \datapath|Mux24~14_combout\,
	datac => \datapath|reg3\(7),
	datad => \datapath|reg2\(7),
	combout => \datapath|Mux24~15_combout\);

-- Location: LCCOMB_X55_Y45_N6
\datapath|Mux24~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux24~16_combout\ = (\datapath|Mux7~1_combout\ & (((\datapath|Mux7~0_combout\)))) # (!\datapath|Mux7~1_combout\ & ((\datapath|Mux7~0_combout\ & (\datapath|Mux24~11_combout\)) # (!\datapath|Mux7~0_combout\ & ((\datapath|Mux24~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux24~11_combout\,
	datab => \datapath|Mux24~15_combout\,
	datac => \datapath|Mux7~1_combout\,
	datad => \datapath|Mux7~0_combout\,
	combout => \datapath|Mux24~16_combout\);

-- Location: LCCOMB_X55_Y45_N24
\datapath|Mux24~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux24~19_combout\ = (\datapath|Mux7~1_combout\ & ((\datapath|Mux24~16_combout\ & ((\datapath|Mux24~18_combout\))) # (!\datapath|Mux24~16_combout\ & (\datapath|Mux24~1_combout\)))) # (!\datapath|Mux7~1_combout\ & 
-- (((\datapath|Mux24~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux24~1_combout\,
	datab => \datapath|Mux7~1_combout\,
	datac => \datapath|Mux24~18_combout\,
	datad => \datapath|Mux24~16_combout\,
	combout => \datapath|Mux24~19_combout\);

-- Location: LCCOMB_X49_Y45_N20
\datapath|Selector24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector24~0_combout\ = (\controller|alu_l_sel_o~q\ & (\datapath|pgc\(7))) # (!\controller|alu_l_sel_o~q\ & ((\datapath|Mux24~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|alu_l_sel_o~q\,
	datac => \datapath|pgc\(7),
	datad => \datapath|Mux24~19_combout\,
	combout => \datapath|Selector24~0_combout\);

-- Location: LCCOMB_X47_Y45_N2
\datapath|alu|Add0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~27_combout\ = (\datapath|alu|Add0~26_combout\ & ((\datapath|Selector23~0_combout\ & (\datapath|alu|Add0~25\ & VCC)) # (!\datapath|Selector23~0_combout\ & (!\datapath|alu|Add0~25\)))) # (!\datapath|alu|Add0~26_combout\ & 
-- ((\datapath|Selector23~0_combout\ & (!\datapath|alu|Add0~25\)) # (!\datapath|Selector23~0_combout\ & ((\datapath|alu|Add0~25\) # (GND)))))
-- \datapath|alu|Add0~28\ = CARRY((\datapath|alu|Add0~26_combout\ & (!\datapath|Selector23~0_combout\ & !\datapath|alu|Add0~25\)) # (!\datapath|alu|Add0~26_combout\ & ((!\datapath|alu|Add0~25\) # (!\datapath|Selector23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Add0~26_combout\,
	datab => \datapath|Selector23~0_combout\,
	datad => VCC,
	cin => \datapath|alu|Add0~25\,
	combout => \datapath|alu|Add0~27_combout\,
	cout => \datapath|alu|Add0~28\);

-- Location: LCCOMB_X48_Y43_N10
\datapath|alu|alu_res~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|alu_res~68_combout\ = (\datapath|Selector23~0_combout\ & ((\controller|alu_r_sel_o~q\ & (\controller|ctrl_data_o\(8))) # (!\controller|alu_r_sel_o~q\ & ((\datapath|Mux55~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector23~0_combout\,
	datab => \controller|ctrl_data_o\(8),
	datac => \controller|alu_r_sel_o~q\,
	datad => \datapath|Mux55~25_combout\,
	combout => \datapath|alu|alu_res~68_combout\);

-- Location: LCCOMB_X48_Y43_N28
\datapath|alu|Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux24~0_combout\ = (\datapath|alu|Mux27~1_combout\ & ((\datapath|alu|Mux27~0_combout\) # ((\datapath|alu|Add0~27_combout\)))) # (!\datapath|alu|Mux27~1_combout\ & (!\datapath|alu|Mux27~0_combout\ & ((\datapath|alu|alu_res~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Mux27~1_combout\,
	datab => \datapath|alu|Mux27~0_combout\,
	datac => \datapath|alu|Add0~27_combout\,
	datad => \datapath|alu|alu_res~68_combout\,
	combout => \datapath|alu|Mux24~0_combout\);

-- Location: LCCOMB_X48_Y43_N18
\datapath|alu|Mux24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux24~1_combout\ = (\datapath|alu|Mux27~0_combout\ & ((\datapath|Selector23~0_combout\ & ((!\datapath|alu|Mux24~0_combout\) # (!\datapath|Selector55~0_combout\))) # (!\datapath|Selector23~0_combout\ & (\datapath|Selector55~0_combout\)))) # 
-- (!\datapath|alu|Mux27~0_combout\ & (((\datapath|alu|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector23~0_combout\,
	datab => \datapath|alu|Mux27~0_combout\,
	datac => \datapath|Selector55~0_combout\,
	datad => \datapath|alu|Mux24~0_combout\,
	combout => \datapath|alu|Mux24~1_combout\);

-- Location: FF_X48_Y43_N19
\datapath|pgc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Mux24~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \controller|pgcen~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pgc\(8));

-- Location: FF_X52_Y40_N9
\datapath|reg15[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[8]~28_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg15\(8));

-- Location: FF_X53_Y39_N25
\datapath|reg12[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[8]~28_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg12\(8));

-- Location: FF_X52_Y39_N11
\datapath|reg13[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[8]~28_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg13\(8));

-- Location: LCCOMB_X52_Y39_N10
\datapath|Mux23~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux23~17_combout\ = (\datapath|inst\(21) & (((\datapath|reg13\(8)) # (\datapath|inst\(22))))) # (!\datapath|inst\(21) & (\datapath|reg12\(8) & ((!\datapath|inst\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|reg12\(8),
	datac => \datapath|reg13\(8),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux23~17_combout\);

-- Location: LCCOMB_X52_Y40_N8
\datapath|Mux23~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux23~18_combout\ = (\datapath|inst\(22) & ((\datapath|Mux23~17_combout\ & ((\datapath|reg15\(8)))) # (!\datapath|Mux23~17_combout\ & (\datapath|reg14\(8))))) # (!\datapath|inst\(22) & (((\datapath|Mux23~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg14\(8),
	datab => \datapath|inst\(22),
	datac => \datapath|reg15\(8),
	datad => \datapath|Mux23~17_combout\,
	combout => \datapath|Mux23~18_combout\);

-- Location: FF_X54_Y49_N11
\datapath|reg22[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[8]~28_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg22\(8));

-- Location: FF_X54_Y49_N21
\datapath|reg18[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[8]~28_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg18\(8));

-- Location: LCCOMB_X54_Y49_N10
\datapath|Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux23~0_combout\ = (\datapath|inst\(24) & (\datapath|inst\(23))) # (!\datapath|inst\(24) & ((\datapath|inst\(23) & (\datapath|reg22\(8))) # (!\datapath|inst\(23) & ((\datapath|reg18\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|inst\(23),
	datac => \datapath|reg22\(8),
	datad => \datapath|reg18\(8),
	combout => \datapath|Mux23~0_combout\);

-- Location: LCCOMB_X53_Y49_N28
\datapath|Mux23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux23~1_combout\ = (\datapath|inst\(24) & ((\datapath|Mux23~0_combout\ & ((\datapath|reg30\(8)))) # (!\datapath|Mux23~0_combout\ & (\datapath|reg26\(8))))) # (!\datapath|inst\(24) & (((\datapath|Mux23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|reg26\(8),
	datac => \datapath|Mux23~0_combout\,
	datad => \datapath|reg30\(8),
	combout => \datapath|Mux23~1_combout\);

-- Location: LCCOMB_X53_Y48_N8
\datapath|Mux23~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux23~3_combout\ = (\datapath|Mux23~2_combout\ & (((\datapath|reg29\(8))) # (!\datapath|inst\(23)))) # (!\datapath|Mux23~2_combout\ & (\datapath|inst\(23) & (\datapath|reg21\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux23~2_combout\,
	datab => \datapath|inst\(23),
	datac => \datapath|reg21\(8),
	datad => \datapath|reg29\(8),
	combout => \datapath|Mux23~3_combout\);

-- Location: FF_X58_Y48_N7
\datapath|reg24[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[8]~28_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg24\(8));

-- Location: FF_X59_Y48_N17
\datapath|reg16[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[8]~28_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg16\(8));

-- Location: LCCOMB_X58_Y48_N6
\datapath|Mux23~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux23~4_combout\ = (\datapath|inst\(23) & (\datapath|inst\(24))) # (!\datapath|inst\(23) & ((\datapath|inst\(24) & (\datapath|reg24\(8))) # (!\datapath|inst\(24) & ((\datapath|reg16\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(23),
	datab => \datapath|inst\(24),
	datac => \datapath|reg24\(8),
	datad => \datapath|reg16\(8),
	combout => \datapath|Mux23~4_combout\);

-- Location: LCCOMB_X57_Y48_N16
\datapath|Mux23~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux23~5_combout\ = (\datapath|inst\(23) & ((\datapath|Mux23~4_combout\ & (\datapath|reg28\(8))) # (!\datapath|Mux23~4_combout\ & ((\datapath|reg20\(8)))))) # (!\datapath|inst\(23) & (((\datapath|Mux23~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg28\(8),
	datab => \datapath|inst\(23),
	datac => \datapath|reg20\(8),
	datad => \datapath|Mux23~4_combout\,
	combout => \datapath|Mux23~5_combout\);

-- Location: LCCOMB_X58_Y45_N24
\datapath|Mux23~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux23~6_combout\ = (\datapath|inst\(21) & ((\datapath|Mux23~3_combout\) # ((\datapath|inst\(22))))) # (!\datapath|inst\(21) & (((\datapath|Mux23~5_combout\ & !\datapath|inst\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|Mux23~3_combout\,
	datac => \datapath|Mux23~5_combout\,
	datad => \datapath|inst\(22),
	combout => \datapath|Mux23~6_combout\);

-- Location: LCCOMB_X58_Y45_N26
\datapath|Mux23~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux23~9_combout\ = (\datapath|inst\(22) & ((\datapath|Mux23~6_combout\ & (\datapath|Mux23~8_combout\)) # (!\datapath|Mux23~6_combout\ & ((\datapath|Mux23~1_combout\))))) # (!\datapath|inst\(22) & (((\datapath|Mux23~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux23~8_combout\,
	datab => \datapath|inst\(22),
	datac => \datapath|Mux23~1_combout\,
	datad => \datapath|Mux23~6_combout\,
	combout => \datapath|Mux23~9_combout\);

-- Location: LCCOMB_X48_Y43_N6
\datapath|Mux23~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux23~19_combout\ = (\datapath|Mux23~16_combout\ & ((\datapath|Mux23~18_combout\) # ((!\datapath|Mux7~0_combout\)))) # (!\datapath|Mux23~16_combout\ & (((\datapath|Mux7~0_combout\ & \datapath|Mux23~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux23~16_combout\,
	datab => \datapath|Mux23~18_combout\,
	datac => \datapath|Mux7~0_combout\,
	datad => \datapath|Mux23~9_combout\,
	combout => \datapath|Mux23~19_combout\);

-- Location: LCCOMB_X48_Y43_N8
\datapath|Selector23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector23~0_combout\ = (\controller|alu_l_sel_o~q\ & (\datapath|pgc\(8))) # (!\controller|alu_l_sel_o~q\ & ((\datapath|Mux23~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|pgc\(8),
	datac => \controller|alu_l_sel_o~q\,
	datad => \datapath|Mux23~19_combout\,
	combout => \datapath|Selector23~0_combout\);

-- Location: LCCOMB_X47_Y45_N4
\datapath|alu|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~30_combout\ = ((\datapath|Selector22~0_combout\ $ (\datapath|alu|Add0~29_combout\ $ (!\datapath|alu|Add0~28\)))) # (GND)
-- \datapath|alu|Add0~31\ = CARRY((\datapath|Selector22~0_combout\ & ((\datapath|alu|Add0~29_combout\) # (!\datapath|alu|Add0~28\))) # (!\datapath|Selector22~0_combout\ & (\datapath|alu|Add0~29_combout\ & !\datapath|alu|Add0~28\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector22~0_combout\,
	datab => \datapath|alu|Add0~29_combout\,
	datad => VCC,
	cin => \datapath|alu|Add0~28\,
	combout => \datapath|alu|Add0~30_combout\,
	cout => \datapath|alu|Add0~31\);

-- Location: LCCOMB_X47_Y45_N8
\datapath|alu|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~36_combout\ = ((\datapath|alu|Add0~35_combout\ $ (\datapath|Selector20~0_combout\ $ (!\datapath|alu|Add0~34\)))) # (GND)
-- \datapath|alu|Add0~37\ = CARRY((\datapath|alu|Add0~35_combout\ & ((\datapath|Selector20~0_combout\) # (!\datapath|alu|Add0~34\))) # (!\datapath|alu|Add0~35_combout\ & (\datapath|Selector20~0_combout\ & !\datapath|alu|Add0~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Add0~35_combout\,
	datab => \datapath|Selector20~0_combout\,
	datad => VCC,
	cin => \datapath|alu|Add0~34\,
	combout => \datapath|alu|Add0~36_combout\,
	cout => \datapath|alu|Add0~37\);

-- Location: LCCOMB_X48_Y45_N30
\datapath|alu|Mux21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux21~1_combout\ = (\datapath|alu|Mux27~1_combout\ & ((\datapath|alu|Mux21~0_combout\ & (\datapath|alu|alu_res~85_combout\)) # (!\datapath|alu|Mux21~0_combout\ & ((\datapath|alu|Add0~36_combout\))))) # (!\datapath|alu|Mux27~1_combout\ & 
-- (\datapath|alu|Mux21~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Mux27~1_combout\,
	datab => \datapath|alu|Mux21~0_combout\,
	datac => \datapath|alu|alu_res~85_combout\,
	datad => \datapath|alu|Add0~36_combout\,
	combout => \datapath|alu|Mux21~1_combout\);

-- Location: LCCOMB_X53_Y49_N14
\datapath|regnxt[11]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[11]~37_combout\ = (\datapath|regnxt[31]~3_combout\ & (\datapath|regnxt[11]~36_combout\)) # (!\datapath|regnxt[31]~3_combout\ & ((\datapath|alu|Mux21~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|regnxt[31]~3_combout\,
	datac => \datapath|regnxt[11]~36_combout\,
	datad => \datapath|alu|Mux21~1_combout\,
	combout => \datapath|regnxt[11]~37_combout\);

-- Location: FF_X53_Y39_N15
\datapath|reg12[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[11]~37_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg12\(11));

-- Location: FF_X54_Y39_N3
\datapath|reg14[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[11]~37_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg14\(11));

-- Location: LCCOMB_X53_Y39_N14
\datapath|Mux52~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux52~17_combout\ = (\datapath|inst\(16) & (\datapath|inst\(17))) # (!\datapath|inst\(16) & ((\datapath|inst\(17) & ((\datapath|reg14\(11)))) # (!\datapath|inst\(17) & (\datapath|reg12\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg12\(11),
	datad => \datapath|reg14\(11),
	combout => \datapath|Mux52~17_combout\);

-- Location: FF_X54_Y39_N29
\datapath|reg15[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[11]~37_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg15\(11));

-- Location: LCCOMB_X54_Y39_N28
\datapath|Mux52~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux52~18_combout\ = (\datapath|Mux52~17_combout\ & (((\datapath|reg15\(11)) # (!\datapath|inst\(16))))) # (!\datapath|Mux52~17_combout\ & (\datapath|reg13\(11) & ((\datapath|inst\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg13\(11),
	datab => \datapath|Mux52~17_combout\,
	datac => \datapath|reg15\(11),
	datad => \datapath|inst\(16),
	combout => \datapath|Mux52~18_combout\);

-- Location: FF_X56_Y41_N1
\datapath|reg11[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[11]~37_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg11\(11));

-- Location: FF_X55_Y41_N17
\datapath|reg10[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[11]~37_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg10\(11));

-- Location: LCCOMB_X55_Y41_N16
\datapath|Mux52~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux52~1_combout\ = (\datapath|Mux52~0_combout\ & ((\datapath|reg11\(11)) # ((!\datapath|inst\(17))))) # (!\datapath|Mux52~0_combout\ & (((\datapath|reg10\(11) & \datapath|inst\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux52~0_combout\,
	datab => \datapath|reg11\(11),
	datac => \datapath|reg10\(11),
	datad => \datapath|inst\(17),
	combout => \datapath|Mux52~1_combout\);

-- Location: LCCOMB_X45_Y42_N24
\datapath|Mux52~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux52~19_combout\ = (\datapath|Mux52~16_combout\ & ((\datapath|Mux52~18_combout\) # ((!\datapath|Mux61~4_combout\)))) # (!\datapath|Mux52~16_combout\ & (((\datapath|Mux52~1_combout\ & \datapath|Mux61~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux52~16_combout\,
	datab => \datapath|Mux52~18_combout\,
	datac => \datapath|Mux52~1_combout\,
	datad => \datapath|Mux61~4_combout\,
	combout => \datapath|Mux52~19_combout\);

-- Location: LCCOMB_X46_Y43_N10
\datapath|mdu|loreg~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~23_combout\ = (\datapath|mdu|cmode~q\ & (\datapath|mdu|loreg\(12))) # (!\datapath|mdu|cmode~q\ & ((\datapath|mdu|loreg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|loreg\(12),
	datac => \datapath|mdu|cmode~q\,
	datad => \datapath|mdu|loreg\(10),
	combout => \datapath|mdu|loreg~23_combout\);

-- Location: LCCOMB_X46_Y43_N22
\datapath|mdu|loreg~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~24_combout\ = (\datapath|mdu|busy~q\ & ((\datapath|mdu|loreg~23_combout\))) # (!\datapath|mdu|busy~q\ & (\datapath|Mux52~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|busy~q\,
	datac => \datapath|Mux52~19_combout\,
	datad => \datapath|mdu|loreg~23_combout\,
	combout => \datapath|mdu|loreg~24_combout\);

-- Location: FF_X46_Y43_N23
\datapath|mdu|loreg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|loreg~24_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|loreg[11]~2_combout\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|loreg\(11));

-- Location: LCCOMB_X45_Y43_N14
\datapath|mdu|loreg~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~21_combout\ = (\datapath|mdu|cmode~q\ & (\datapath|mdu|loreg\(11))) # (!\datapath|mdu|cmode~q\ & ((\datapath|mdu|loreg\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|cmode~q\,
	datab => \datapath|mdu|loreg\(11),
	datad => \datapath|mdu|loreg\(9),
	combout => \datapath|mdu|loreg~21_combout\);

-- Location: LCCOMB_X46_Y43_N20
\datapath|mdu|loreg~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~22_combout\ = (\datapath|mdu|busy~q\ & ((\datapath|mdu|loreg~21_combout\))) # (!\datapath|mdu|busy~q\ & (\datapath|Mux53~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|busy~q\,
	datac => \datapath|Mux53~19_combout\,
	datad => \datapath|mdu|loreg~21_combout\,
	combout => \datapath|mdu|loreg~22_combout\);

-- Location: FF_X46_Y43_N21
\datapath|mdu|loreg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|loreg~22_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|loreg[11]~2_combout\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|loreg\(10));

-- Location: LCCOMB_X46_Y43_N8
\datapath|mdu|loreg~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~19_combout\ = (\datapath|mdu|cmode~q\ & ((\datapath|mdu|loreg\(10)))) # (!\datapath|mdu|cmode~q\ & (\datapath|mdu|loreg\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|loreg\(8),
	datac => \datapath|mdu|cmode~q\,
	datad => \datapath|mdu|loreg\(10),
	combout => \datapath|mdu|loreg~19_combout\);

-- Location: LCCOMB_X46_Y43_N2
\datapath|mdu|loreg~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~20_combout\ = (\datapath|mdu|busy~q\ & ((\datapath|mdu|loreg~19_combout\))) # (!\datapath|mdu|busy~q\ & (\datapath|Mux54~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux54~19_combout\,
	datab => \datapath|mdu|loreg~19_combout\,
	datad => \datapath|mdu|busy~q\,
	combout => \datapath|mdu|loreg~20_combout\);

-- Location: FF_X46_Y43_N3
\datapath|mdu|loreg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|loreg~20_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|loreg[11]~2_combout\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|loreg\(9));

-- Location: LCCOMB_X46_Y47_N26
\datapath|regnxt[9]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[9]~30_combout\ = (\datapath|regnxt[31]~0_combout\ & ((\datapath|regnxt[9]~29_combout\ & ((\datapath|mdu|loreg\(9)))) # (!\datapath|regnxt[9]~29_combout\ & (\dbus_d_i[9]~input_o\)))) # (!\datapath|regnxt[31]~0_combout\ & 
-- (\datapath|regnxt[9]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regnxt[31]~0_combout\,
	datab => \datapath|regnxt[9]~29_combout\,
	datac => \dbus_d_i[9]~input_o\,
	datad => \datapath|mdu|loreg\(9),
	combout => \datapath|regnxt[9]~30_combout\);

-- Location: LCCOMB_X59_Y46_N30
\datapath|regnxt[9]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[9]~31_combout\ = (\datapath|regnxt[31]~3_combout\ & ((\datapath|regnxt[9]~30_combout\))) # (!\datapath|regnxt[31]~3_combout\ & (\datapath|alu|Mux23~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Mux23~1_combout\,
	datab => \datapath|regnxt[9]~30_combout\,
	datac => \datapath|regnxt[31]~3_combout\,
	combout => \datapath|regnxt[9]~31_combout\);

-- Location: FF_X60_Y45_N17
\datapath|reg23[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[9]~31_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg23\(9));

-- Location: LCCOMB_X60_Y45_N16
\datapath|Mux22~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux22~9_combout\ = (\datapath|inst\(23) & (((\datapath|reg23\(9)) # (\datapath|inst\(24))))) # (!\datapath|inst\(23) & (\datapath|reg19\(9) & ((!\datapath|inst\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg19\(9),
	datab => \datapath|inst\(23),
	datac => \datapath|reg23\(9),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux22~9_combout\);

-- Location: LCCOMB_X56_Y49_N26
\datapath|Mux22~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux22~10_combout\ = (\datapath|Mux22~9_combout\ & ((\datapath|reg31\(9)) # ((!\datapath|inst\(24))))) # (!\datapath|Mux22~9_combout\ & (((\datapath|inst\(24) & \datapath|reg27\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg31\(9),
	datab => \datapath|Mux22~9_combout\,
	datac => \datapath|inst\(24),
	datad => \datapath|reg27\(9),
	combout => \datapath|Mux22~10_combout\);

-- Location: LCCOMB_X56_Y49_N8
\datapath|Mux22~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux22~5_combout\ = (\datapath|Mux22~4_combout\ & (((\datapath|reg30\(9))) # (!\datapath|inst\(24)))) # (!\datapath|Mux22~4_combout\ & (\datapath|inst\(24) & (\datapath|reg26\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux22~4_combout\,
	datab => \datapath|inst\(24),
	datac => \datapath|reg26\(9),
	datad => \datapath|reg30\(9),
	combout => \datapath|Mux22~5_combout\);

-- Location: LCCOMB_X58_Y48_N8
\datapath|Mux22~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux22~6_combout\ = (\datapath|inst\(23) & (\datapath|inst\(24))) # (!\datapath|inst\(23) & ((\datapath|inst\(24) & (\datapath|reg24\(9))) # (!\datapath|inst\(24) & ((\datapath|reg16\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(23),
	datab => \datapath|inst\(24),
	datac => \datapath|reg24\(9),
	datad => \datapath|reg16\(9),
	combout => \datapath|Mux22~6_combout\);

-- Location: FF_X57_Y48_N13
\datapath|reg20[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[9]~31_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg20\(9));

-- Location: LCCOMB_X57_Y48_N12
\datapath|Mux22~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux22~7_combout\ = (\datapath|Mux22~6_combout\ & ((\datapath|reg28\(9)) # ((!\datapath|inst\(23))))) # (!\datapath|Mux22~6_combout\ & (((\datapath|reg20\(9) & \datapath|inst\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg28\(9),
	datab => \datapath|Mux22~6_combout\,
	datac => \datapath|reg20\(9),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux22~7_combout\);

-- Location: LCCOMB_X56_Y49_N16
\datapath|Mux22~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux22~8_combout\ = (\datapath|inst\(22) & ((\datapath|inst\(21)) # ((\datapath|Mux22~5_combout\)))) # (!\datapath|inst\(22) & (!\datapath|inst\(21) & ((\datapath|Mux22~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(22),
	datab => \datapath|inst\(21),
	datac => \datapath|Mux22~5_combout\,
	datad => \datapath|Mux22~7_combout\,
	combout => \datapath|Mux22~8_combout\);

-- Location: LCCOMB_X56_Y49_N20
\datapath|Mux22~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux22~11_combout\ = (\datapath|inst\(21) & ((\datapath|Mux22~8_combout\ & ((\datapath|Mux22~10_combout\))) # (!\datapath|Mux22~8_combout\ & (\datapath|Mux22~3_combout\)))) # (!\datapath|inst\(21) & (((\datapath|Mux22~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux22~3_combout\,
	datab => \datapath|inst\(21),
	datac => \datapath|Mux22~10_combout\,
	datad => \datapath|Mux22~8_combout\,
	combout => \datapath|Mux22~11_combout\);

-- Location: FF_X54_Y41_N27
\datapath|reg1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[9]~31_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg1\(9));

-- Location: LCCOMB_X55_Y44_N14
\datapath|Mux22~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux22~14_combout\ = (\datapath|Mux7~4_combout\ & ((\datapath|Mux22~13_combout\) # ((!\datapath|Mux7~3_combout\)))) # (!\datapath|Mux7~4_combout\ & (((\datapath|Mux7~3_combout\ & \datapath|reg1\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux22~13_combout\,
	datab => \datapath|Mux7~4_combout\,
	datac => \datapath|Mux7~3_combout\,
	datad => \datapath|reg1\(9),
	combout => \datapath|Mux22~14_combout\);

-- Location: LCCOMB_X55_Y41_N14
\datapath|Mux22~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux22~15_combout\ = (\datapath|Mux7~2_combout\ & ((\datapath|Mux22~14_combout\ & (\datapath|reg3\(9))) # (!\datapath|Mux22~14_combout\ & ((\datapath|reg2\(9)))))) # (!\datapath|Mux7~2_combout\ & (\datapath|Mux22~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux7~2_combout\,
	datab => \datapath|Mux22~14_combout\,
	datac => \datapath|reg3\(9),
	datad => \datapath|reg2\(9),
	combout => \datapath|Mux22~15_combout\);

-- Location: LCCOMB_X48_Y43_N14
\datapath|Mux22~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux22~16_combout\ = (\datapath|Mux7~0_combout\ & ((\datapath|Mux22~11_combout\) # ((\datapath|Mux7~1_combout\)))) # (!\datapath|Mux7~0_combout\ & (((!\datapath|Mux7~1_combout\ & \datapath|Mux22~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux7~0_combout\,
	datab => \datapath|Mux22~11_combout\,
	datac => \datapath|Mux7~1_combout\,
	datad => \datapath|Mux22~15_combout\,
	combout => \datapath|Mux22~16_combout\);

-- Location: FF_X55_Y39_N27
\datapath|reg13[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[9]~31_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg13\(9));

-- Location: FF_X54_Y39_N25
\datapath|reg15[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[9]~31_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg15\(9));

-- Location: LCCOMB_X55_Y39_N26
\datapath|Mux22~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux22~18_combout\ = (\datapath|Mux22~17_combout\ & (((\datapath|reg15\(9))) # (!\datapath|inst\(21)))) # (!\datapath|Mux22~17_combout\ & (\datapath|inst\(21) & (\datapath|reg13\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux22~17_combout\,
	datab => \datapath|inst\(21),
	datac => \datapath|reg13\(9),
	datad => \datapath|reg15\(9),
	combout => \datapath|Mux22~18_combout\);

-- Location: LCCOMB_X48_Y43_N0
\datapath|Mux22~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux22~19_combout\ = (\datapath|Mux7~1_combout\ & ((\datapath|Mux22~16_combout\ & ((\datapath|Mux22~18_combout\))) # (!\datapath|Mux22~16_combout\ & (\datapath|Mux22~1_combout\)))) # (!\datapath|Mux7~1_combout\ & 
-- (((\datapath|Mux22~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux22~1_combout\,
	datab => \datapath|Mux7~1_combout\,
	datac => \datapath|Mux22~16_combout\,
	datad => \datapath|Mux22~18_combout\,
	combout => \datapath|Mux22~19_combout\);

-- Location: LCCOMB_X49_Y45_N22
\datapath|mdu|mdu_l~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~23_combout\ = (\controller|mdu_mode_o~q\ & (\datapath|Mux21~19_combout\)) # (!\controller|mdu_mode_o~q\ & ((\datapath|Mux22~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux21~19_combout\,
	datac => \controller|mdu_mode_o~q\,
	datad => \datapath|Mux22~19_combout\,
	combout => \datapath|mdu|mdu_l~23_combout\);

-- Location: LCCOMB_X43_Y42_N28
\datapath|mdu|mdu_l~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~24_combout\ = (\datapath|mdu|busy~q\ & (\datapath|mdu|mdu_l\(9))) # (!\datapath|mdu|busy~q\ & ((\datapath|mdu|mdu_l~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|mdu_l\(9),
	datac => \datapath|mdu|busy~q\,
	datad => \datapath|mdu|mdu_l~23_combout\,
	combout => \datapath|mdu|mdu_l~24_combout\);

-- Location: FF_X43_Y42_N29
\datapath|mdu|mdu_l[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|mdu_l~24_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|mdu_l[10]~2_combout\,
	ena => \datapath|mdu|mdu_l[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_l\(10));

-- Location: LCCOMB_X43_Y42_N14
\datapath|mdu|Mux22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux22~1_combout\ = (\datapath|mdu|add_r_sel[0]~1_combout\ & (((\datapath|mdu|mdu_l\(10) & !\datapath|mdu|add_r_sel[1]~0_combout\)))) # (!\datapath|mdu|add_r_sel[0]~1_combout\ & ((\datapath|mdu|Mux22~0_combout\) # ((!\datapath|mdu|mdu_l\(10) 
-- & \datapath|mdu|add_r_sel[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|Mux22~0_combout\,
	datab => \datapath|mdu|mdu_l\(10),
	datac => \datapath|mdu|add_r_sel[1]~0_combout\,
	datad => \datapath|mdu|add_r_sel[0]~1_combout\,
	combout => \datapath|mdu|Mux22~1_combout\);

-- Location: LCCOMB_X43_Y44_N8
\datapath|mdu|add_ot[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_ot[12]~22_combout\ = ((\datapath|mdu|Mux21~1_combout\ $ (\datapath|mdu|add_l[11]~11_combout\ $ (!\datapath|mdu|add_ot[11]~21\)))) # (GND)
-- \datapath|mdu|add_ot[12]~23\ = CARRY((\datapath|mdu|Mux21~1_combout\ & ((\datapath|mdu|add_l[11]~11_combout\) # (!\datapath|mdu|add_ot[11]~21\))) # (!\datapath|mdu|Mux21~1_combout\ & (\datapath|mdu|add_l[11]~11_combout\ & !\datapath|mdu|add_ot[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|Mux21~1_combout\,
	datab => \datapath|mdu|add_l[11]~11_combout\,
	datad => VCC,
	cin => \datapath|mdu|add_ot[11]~21\,
	combout => \datapath|mdu|add_ot[12]~22_combout\,
	cout => \datapath|mdu|add_ot[12]~23\);

-- Location: LCCOMB_X43_Y46_N0
\datapath|mdu|hireg~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|hireg~11_combout\ = (\datapath|mdu|cmode~q\ & (\datapath|mdu|add_ot[12]~22_combout\)) # (!\datapath|mdu|cmode~q\ & ((\datapath|mdu|add_ot[11]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|cmode~q\,
	datac => \datapath|mdu|add_ot[12]~22_combout\,
	datad => \datapath|mdu|add_ot[11]~20_combout\,
	combout => \datapath|mdu|hireg~11_combout\);

-- Location: FF_X43_Y46_N1
\datapath|mdu|hireg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|hireg~11_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|ALT_INV_busy~q\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|hireg\(10));

-- Location: LCCOMB_X43_Y46_N4
\datapath|mdu|add_l[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_l[11]~11_combout\ = (\datapath|mdu|cmode~q\ & ((\datapath|mdu|hireg\(11)))) # (!\datapath|mdu|cmode~q\ & (\datapath|mdu|hireg\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|hireg\(10),
	datac => \datapath|mdu|cmode~q\,
	datad => \datapath|mdu|hireg\(11),
	combout => \datapath|mdu|add_l[11]~11_combout\);

-- Location: LCCOMB_X43_Y44_N10
\datapath|mdu|add_ot[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_ot[13]~24_combout\ = (\datapath|mdu|add_l[12]~12_combout\ & ((\datapath|mdu|Mux20~1_combout\ & (\datapath|mdu|add_ot[12]~23\ & VCC)) # (!\datapath|mdu|Mux20~1_combout\ & (!\datapath|mdu|add_ot[12]~23\)))) # 
-- (!\datapath|mdu|add_l[12]~12_combout\ & ((\datapath|mdu|Mux20~1_combout\ & (!\datapath|mdu|add_ot[12]~23\)) # (!\datapath|mdu|Mux20~1_combout\ & ((\datapath|mdu|add_ot[12]~23\) # (GND)))))
-- \datapath|mdu|add_ot[13]~25\ = CARRY((\datapath|mdu|add_l[12]~12_combout\ & (!\datapath|mdu|Mux20~1_combout\ & !\datapath|mdu|add_ot[12]~23\)) # (!\datapath|mdu|add_l[12]~12_combout\ & ((!\datapath|mdu|add_ot[12]~23\) # 
-- (!\datapath|mdu|Mux20~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|add_l[12]~12_combout\,
	datab => \datapath|mdu|Mux20~1_combout\,
	datad => VCC,
	cin => \datapath|mdu|add_ot[12]~23\,
	combout => \datapath|mdu|add_ot[13]~24_combout\,
	cout => \datapath|mdu|add_ot[13]~25\);

-- Location: LCCOMB_X43_Y46_N20
\datapath|mdu|hireg~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|hireg~13_combout\ = (\datapath|mdu|cmode~q\ & (\datapath|mdu|add_ot[14]~26_combout\)) # (!\datapath|mdu|cmode~q\ & ((\datapath|mdu|add_ot[13]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|add_ot[14]~26_combout\,
	datac => \datapath|mdu|cmode~q\,
	datad => \datapath|mdu|add_ot[13]~24_combout\,
	combout => \datapath|mdu|hireg~13_combout\);

-- Location: FF_X43_Y46_N21
\datapath|mdu|hireg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|hireg~13_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|ALT_INV_busy~q\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|hireg\(12));

-- Location: LCCOMB_X42_Y44_N16
\datapath|mdu|hireg~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|hireg~14_combout\ = (\datapath|mdu|cmode~q\ & ((\datapath|mdu|add_ot[15]~28_combout\))) # (!\datapath|mdu|cmode~q\ & (\datapath|mdu|add_ot[14]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|add_ot[14]~26_combout\,
	datac => \datapath|mdu|add_ot[15]~28_combout\,
	datad => \datapath|mdu|cmode~q\,
	combout => \datapath|mdu|hireg~14_combout\);

-- Location: FF_X42_Y44_N17
\datapath|mdu|hireg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|hireg~14_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|ALT_INV_busy~q\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|hireg\(13));

-- Location: LCCOMB_X45_Y48_N10
\datapath|mdu|add_l[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_l[13]~13_combout\ = (\datapath|mdu|cmode~q\ & ((\datapath|mdu|hireg\(13)))) # (!\datapath|mdu|cmode~q\ & (\datapath|mdu|hireg\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|hireg\(12),
	datac => \datapath|mdu|cmode~q\,
	datad => \datapath|mdu|hireg\(13),
	combout => \datapath|mdu|add_l[13]~13_combout\);

-- Location: LCCOMB_X43_Y44_N14
\datapath|mdu|add_ot[15]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_ot[15]~28_combout\ = (\datapath|mdu|add_l[14]~14_combout\ & ((\datapath|mdu|Mux18~1_combout\ & (\datapath|mdu|add_ot[14]~27\ & VCC)) # (!\datapath|mdu|Mux18~1_combout\ & (!\datapath|mdu|add_ot[14]~27\)))) # 
-- (!\datapath|mdu|add_l[14]~14_combout\ & ((\datapath|mdu|Mux18~1_combout\ & (!\datapath|mdu|add_ot[14]~27\)) # (!\datapath|mdu|Mux18~1_combout\ & ((\datapath|mdu|add_ot[14]~27\) # (GND)))))
-- \datapath|mdu|add_ot[15]~29\ = CARRY((\datapath|mdu|add_l[14]~14_combout\ & (!\datapath|mdu|Mux18~1_combout\ & !\datapath|mdu|add_ot[14]~27\)) # (!\datapath|mdu|add_l[14]~14_combout\ & ((!\datapath|mdu|add_ot[14]~27\) # 
-- (!\datapath|mdu|Mux18~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|add_l[14]~14_combout\,
	datab => \datapath|mdu|Mux18~1_combout\,
	datad => VCC,
	cin => \datapath|mdu|add_ot[14]~27\,
	combout => \datapath|mdu|add_ot[15]~28_combout\,
	cout => \datapath|mdu|add_ot[15]~29\);

-- Location: LCCOMB_X43_Y44_N16
\datapath|mdu|add_ot[16]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_ot[16]~30_combout\ = ((\datapath|mdu|Mux17~1_combout\ $ (\datapath|mdu|add_l[15]~15_combout\ $ (!\datapath|mdu|add_ot[15]~29\)))) # (GND)
-- \datapath|mdu|add_ot[16]~31\ = CARRY((\datapath|mdu|Mux17~1_combout\ & ((\datapath|mdu|add_l[15]~15_combout\) # (!\datapath|mdu|add_ot[15]~29\))) # (!\datapath|mdu|Mux17~1_combout\ & (\datapath|mdu|add_l[15]~15_combout\ & !\datapath|mdu|add_ot[15]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|Mux17~1_combout\,
	datab => \datapath|mdu|add_l[15]~15_combout\,
	datad => VCC,
	cin => \datapath|mdu|add_ot[15]~29\,
	combout => \datapath|mdu|add_ot[16]~30_combout\,
	cout => \datapath|mdu|add_ot[16]~31\);

-- Location: LCCOMB_X42_Y44_N18
\datapath|mdu|hireg~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|hireg~15_combout\ = (\datapath|mdu|cmode~q\ & ((\datapath|mdu|add_ot[16]~30_combout\))) # (!\datapath|mdu|cmode~q\ & (\datapath|mdu|add_ot[15]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|cmode~q\,
	datac => \datapath|mdu|add_ot[15]~28_combout\,
	datad => \datapath|mdu|add_ot[16]~30_combout\,
	combout => \datapath|mdu|hireg~15_combout\);

-- Location: FF_X42_Y44_N19
\datapath|mdu|hireg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|hireg~15_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|ALT_INV_busy~q\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|hireg\(14));

-- Location: LCCOMB_X46_Y42_N14
\datapath|mdu|add_l[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_l[15]~15_combout\ = (\datapath|mdu|cmode~q\ & ((\datapath|mdu|hireg\(15)))) # (!\datapath|mdu|cmode~q\ & (\datapath|mdu|hireg\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|hireg\(14),
	datac => \datapath|mdu|cmode~q\,
	datad => \datapath|mdu|hireg\(15),
	combout => \datapath|mdu|add_l[15]~15_combout\);

-- Location: LCCOMB_X43_Y44_N18
\datapath|mdu|add_ot[17]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_ot[17]~32_combout\ = (\datapath|mdu|Mux16~1_combout\ & ((\datapath|mdu|add_l[16]~16_combout\ & (\datapath|mdu|add_ot[16]~31\ & VCC)) # (!\datapath|mdu|add_l[16]~16_combout\ & (!\datapath|mdu|add_ot[16]~31\)))) # 
-- (!\datapath|mdu|Mux16~1_combout\ & ((\datapath|mdu|add_l[16]~16_combout\ & (!\datapath|mdu|add_ot[16]~31\)) # (!\datapath|mdu|add_l[16]~16_combout\ & ((\datapath|mdu|add_ot[16]~31\) # (GND)))))
-- \datapath|mdu|add_ot[17]~33\ = CARRY((\datapath|mdu|Mux16~1_combout\ & (!\datapath|mdu|add_l[16]~16_combout\ & !\datapath|mdu|add_ot[16]~31\)) # (!\datapath|mdu|Mux16~1_combout\ & ((!\datapath|mdu|add_ot[16]~31\) # 
-- (!\datapath|mdu|add_l[16]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|Mux16~1_combout\,
	datab => \datapath|mdu|add_l[16]~16_combout\,
	datad => VCC,
	cin => \datapath|mdu|add_ot[16]~31\,
	combout => \datapath|mdu|add_ot[17]~32_combout\,
	cout => \datapath|mdu|add_ot[17]~33\);

-- Location: LCCOMB_X43_Y44_N20
\datapath|mdu|add_ot[18]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_ot[18]~34_combout\ = ((\datapath|mdu|Mux15~1_combout\ $ (\datapath|mdu|add_l[17]~17_combout\ $ (!\datapath|mdu|add_ot[17]~33\)))) # (GND)
-- \datapath|mdu|add_ot[18]~35\ = CARRY((\datapath|mdu|Mux15~1_combout\ & ((\datapath|mdu|add_l[17]~17_combout\) # (!\datapath|mdu|add_ot[17]~33\))) # (!\datapath|mdu|Mux15~1_combout\ & (\datapath|mdu|add_l[17]~17_combout\ & !\datapath|mdu|add_ot[17]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|Mux15~1_combout\,
	datab => \datapath|mdu|add_l[17]~17_combout\,
	datad => VCC,
	cin => \datapath|mdu|add_ot[17]~33\,
	combout => \datapath|mdu|add_ot[18]~34_combout\,
	cout => \datapath|mdu|add_ot[18]~35\);

-- Location: LCCOMB_X42_Y44_N6
\datapath|mdu|hireg~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|hireg~17_combout\ = (\datapath|mdu|cmode~q\ & (\datapath|mdu|add_ot[18]~34_combout\)) # (!\datapath|mdu|cmode~q\ & ((\datapath|mdu|add_ot[17]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|cmode~q\,
	datac => \datapath|mdu|add_ot[18]~34_combout\,
	datad => \datapath|mdu|add_ot[17]~32_combout\,
	combout => \datapath|mdu|hireg~17_combout\);

-- Location: FF_X42_Y44_N7
\datapath|mdu|hireg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|hireg~17_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|ALT_INV_busy~q\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|hireg\(16));

-- Location: LCCOMB_X43_Y41_N22
\datapath|mdu|add_l[16]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_l[16]~16_combout\ = (\datapath|mdu|cmode~q\ & (\datapath|mdu|hireg\(16))) # (!\datapath|mdu|cmode~q\ & ((\datapath|mdu|hireg\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|cmode~q\,
	datac => \datapath|mdu|hireg\(16),
	datad => \datapath|mdu|hireg\(15),
	combout => \datapath|mdu|add_l[16]~16_combout\);

-- Location: LCCOMB_X42_Y44_N20
\datapath|mdu|hireg~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|hireg~16_combout\ = (\datapath|mdu|cmode~q\ & (\datapath|mdu|add_ot[17]~32_combout\)) # (!\datapath|mdu|cmode~q\ & ((\datapath|mdu|add_ot[16]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|cmode~q\,
	datab => \datapath|mdu|add_ot[17]~32_combout\,
	datad => \datapath|mdu|add_ot[16]~30_combout\,
	combout => \datapath|mdu|hireg~16_combout\);

-- Location: FF_X42_Y44_N21
\datapath|mdu|hireg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|hireg~16_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|ALT_INV_busy~q\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|hireg\(15));

-- Location: LCCOMB_X46_Y46_N2
\datapath|regnxt[15]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[15]~47_combout\ = (\controller|den~q\ & ((\datapath|regnxt[31]~0_combout\) # ((\datapath|mdu|hireg\(15))))) # (!\controller|den~q\ & (!\datapath|regnxt[31]~0_combout\ & ((\controller|ctrl_data_o\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|den~q\,
	datab => \datapath|regnxt[31]~0_combout\,
	datac => \datapath|mdu|hireg\(15),
	datad => \controller|ctrl_data_o\(15),
	combout => \datapath|regnxt[15]~47_combout\);

-- Location: LCCOMB_X46_Y46_N4
\datapath|regnxt[15]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[15]~48_combout\ = (\datapath|regnxt[31]~0_combout\ & ((\datapath|regnxt[15]~47_combout\ & (\datapath|mdu|loreg\(15))) # (!\datapath|regnxt[15]~47_combout\ & ((\dbus_d_i[15]~input_o\))))) # (!\datapath|regnxt[31]~0_combout\ & 
-- (((\datapath|regnxt[15]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|loreg\(15),
	datab => \datapath|regnxt[31]~0_combout\,
	datac => \dbus_d_i[15]~input_o\,
	datad => \datapath|regnxt[15]~47_combout\,
	combout => \datapath|regnxt[15]~48_combout\);

-- Location: LCCOMB_X50_Y39_N2
\datapath|regnxt[15]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[15]~49_combout\ = (\datapath|regnxt[31]~3_combout\ & ((\datapath|regnxt[15]~48_combout\))) # (!\datapath|regnxt[31]~3_combout\ & (\datapath|alu|Mux17~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Mux17~1_combout\,
	datac => \datapath|regnxt[15]~48_combout\,
	datad => \datapath|regnxt[31]~3_combout\,
	combout => \datapath|regnxt[15]~49_combout\);

-- Location: FF_X55_Y39_N31
\datapath|reg13[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[15]~49_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg13\(15));

-- Location: FF_X57_Y39_N11
\datapath|reg12[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[15]~49_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg12\(15));

-- Location: FF_X50_Y39_N25
\datapath|reg14[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[15]~49_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg14\(15));

-- Location: LCCOMB_X57_Y39_N10
\datapath|Mux48~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux48~17_combout\ = (\datapath|inst\(16) & (\datapath|inst\(17))) # (!\datapath|inst\(16) & ((\datapath|inst\(17) & ((\datapath|reg14\(15)))) # (!\datapath|inst\(17) & (\datapath|reg12\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg12\(15),
	datad => \datapath|reg14\(15),
	combout => \datapath|Mux48~17_combout\);

-- Location: LCCOMB_X55_Y39_N30
\datapath|Mux48~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux48~18_combout\ = (\datapath|inst\(16) & ((\datapath|Mux48~17_combout\ & (\datapath|reg15\(15))) # (!\datapath|Mux48~17_combout\ & ((\datapath|reg13\(15)))))) # (!\datapath|inst\(16) & (((\datapath|Mux48~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg15\(15),
	datab => \datapath|inst\(16),
	datac => \datapath|reg13\(15),
	datad => \datapath|Mux48~17_combout\,
	combout => \datapath|Mux48~18_combout\);

-- Location: FF_X57_Y41_N17
\datapath|reg8[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[15]~49_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg8\(15));

-- Location: FF_X56_Y41_N23
\datapath|reg9[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[15]~49_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg9\(15));

-- Location: LCCOMB_X57_Y41_N16
\datapath|Mux48~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux48~0_combout\ = (\datapath|inst\(16) & ((\datapath|inst\(17)) # ((\datapath|reg9\(15))))) # (!\datapath|inst\(16) & (!\datapath|inst\(17) & (\datapath|reg8\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg8\(15),
	datad => \datapath|reg9\(15),
	combout => \datapath|Mux48~0_combout\);

-- Location: FF_X56_Y42_N19
\datapath|reg10[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[15]~49_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg10\(15));

-- Location: FF_X56_Y41_N9
\datapath|reg11[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[15]~49_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg11\(15));

-- Location: LCCOMB_X56_Y42_N18
\datapath|Mux48~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux48~1_combout\ = (\datapath|inst\(17) & ((\datapath|Mux48~0_combout\ & ((\datapath|reg11\(15)))) # (!\datapath|Mux48~0_combout\ & (\datapath|reg10\(15))))) # (!\datapath|inst\(17) & (\datapath|Mux48~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(17),
	datab => \datapath|Mux48~0_combout\,
	datac => \datapath|reg10\(15),
	datad => \datapath|reg11\(15),
	combout => \datapath|Mux48~1_combout\);

-- Location: LCCOMB_X49_Y44_N0
\datapath|Mux48~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux48~19_combout\ = (\datapath|Mux48~16_combout\ & ((\datapath|Mux48~18_combout\) # ((!\datapath|Mux61~4_combout\)))) # (!\datapath|Mux48~16_combout\ & (((\datapath|Mux48~1_combout\ & \datapath|Mux61~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux48~16_combout\,
	datab => \datapath|Mux48~18_combout\,
	datac => \datapath|Mux48~1_combout\,
	datad => \datapath|Mux61~4_combout\,
	combout => \datapath|Mux48~19_combout\);

-- Location: LCCOMB_X47_Y43_N2
\datapath|Selector48~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector48~0_combout\ = (\controller|alu_r_sel_o~q\ & (\controller|ctrl_data_o\(15))) # (!\controller|alu_r_sel_o~q\ & ((\datapath|Mux48~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller|ctrl_data_o\(15),
	datac => \datapath|Mux48~19_combout\,
	datad => \controller|alu_r_sel_o~q\,
	combout => \datapath|Selector48~0_combout\);

-- Location: LCCOMB_X47_Y43_N4
\datapath|alu|Mux17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux17~0_combout\ = (\datapath|Selector16~0_combout\ & ((\datapath|alu|Mux27~0_combout\) # ((\datapath|Selector48~0_combout\ & !\datapath|alu|Mux27~1_combout\)))) # (!\datapath|Selector16~0_combout\ & (\datapath|alu|Mux27~0_combout\ & 
-- ((\datapath|Selector48~0_combout\) # (\datapath|alu|Mux27~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector16~0_combout\,
	datab => \datapath|Selector48~0_combout\,
	datac => \datapath|alu|Mux27~0_combout\,
	datad => \datapath|alu|Mux27~1_combout\,
	combout => \datapath|alu|Mux17~0_combout\);

-- Location: LCCOMB_X47_Y43_N14
\datapath|alu|alu_res~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|alu_res~87_combout\ = \datapath|Selector16~0_combout\ $ (((\controller|alu_r_sel_o~q\ & (\controller|ctrl_data_o\(15))) # (!\controller|alu_r_sel_o~q\ & ((\datapath|Mux48~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector16~0_combout\,
	datab => \controller|ctrl_data_o\(15),
	datac => \datapath|Mux48~19_combout\,
	datad => \controller|alu_r_sel_o~q\,
	combout => \datapath|alu|alu_res~87_combout\);

-- Location: LCCOMB_X47_Y43_N28
\datapath|alu|Mux17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux17~1_combout\ = (\datapath|alu|Mux17~0_combout\ & (((\datapath|alu|alu_res~87_combout\) # (!\datapath|alu|Mux27~1_combout\)))) # (!\datapath|alu|Mux17~0_combout\ & (\datapath|alu|Add0~48_combout\ & ((\datapath|alu|Mux27~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Add0~48_combout\,
	datab => \datapath|alu|Mux17~0_combout\,
	datac => \datapath|alu|alu_res~87_combout\,
	datad => \datapath|alu|Mux27~1_combout\,
	combout => \datapath|alu|Mux17~1_combout\);

-- Location: FF_X47_Y43_N9
\datapath|pgc[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|alu|Mux17~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|pgcen~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pgc\(15));

-- Location: FF_X60_Y46_N15
\datapath|reg19[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[15]~49_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg19\(15));

-- Location: FF_X60_Y46_N21
\datapath|reg23[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[15]~49_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg23\(15));

-- Location: LCCOMB_X60_Y46_N20
\datapath|Mux16~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux16~9_combout\ = (\datapath|inst\(24) & (((\datapath|inst\(23))))) # (!\datapath|inst\(24) & ((\datapath|inst\(23) & ((\datapath|reg23\(15)))) # (!\datapath|inst\(23) & (\datapath|reg19\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|reg19\(15),
	datac => \datapath|reg23\(15),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux16~9_combout\);

-- Location: FF_X56_Y48_N25
\datapath|reg27[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[15]~49_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg27\(15));

-- Location: LCCOMB_X56_Y48_N24
\datapath|Mux16~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux16~10_combout\ = (\datapath|Mux16~9_combout\ & ((\datapath|reg31\(15)) # ((!\datapath|inst\(24))))) # (!\datapath|Mux16~9_combout\ & (((\datapath|reg27\(15) & \datapath|inst\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg31\(15),
	datab => \datapath|Mux16~9_combout\,
	datac => \datapath|reg27\(15),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux16~10_combout\);

-- Location: FF_X49_Y46_N13
\datapath|reg25[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[15]~49_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg25\(15));

-- Location: LCCOMB_X49_Y46_N12
\datapath|Mux16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux16~2_combout\ = (\datapath|inst\(23) & (((\datapath|inst\(24))))) # (!\datapath|inst\(23) & ((\datapath|inst\(24) & ((\datapath|reg25\(15)))) # (!\datapath|inst\(24) & (\datapath|reg17\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg17\(15),
	datab => \datapath|inst\(23),
	datac => \datapath|reg25\(15),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux16~2_combout\);

-- Location: FF_X53_Y47_N1
\datapath|reg21[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[15]~49_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg21\(15));

-- Location: LCCOMB_X53_Y47_N0
\datapath|Mux16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux16~3_combout\ = (\datapath|Mux16~2_combout\ & ((\datapath|reg29\(15)) # ((!\datapath|inst\(23))))) # (!\datapath|Mux16~2_combout\ & (((\datapath|reg21\(15) & \datapath|inst\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg29\(15),
	datab => \datapath|Mux16~2_combout\,
	datac => \datapath|reg21\(15),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux16~3_combout\);

-- Location: LCCOMB_X56_Y48_N8
\datapath|Mux16~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux16~11_combout\ = (\datapath|Mux16~8_combout\ & (((\datapath|Mux16~10_combout\)) # (!\datapath|inst\(21)))) # (!\datapath|Mux16~8_combout\ & (\datapath|inst\(21) & ((\datapath|Mux16~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux16~8_combout\,
	datab => \datapath|inst\(21),
	datac => \datapath|Mux16~10_combout\,
	datad => \datapath|Mux16~3_combout\,
	combout => \datapath|Mux16~11_combout\);

-- Location: LCCOMB_X48_Y41_N14
\datapath|Mux16~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux16~16_combout\ = (\datapath|Mux7~0_combout\ & (((\datapath|Mux16~11_combout\) # (\datapath|Mux7~1_combout\)))) # (!\datapath|Mux7~0_combout\ & (\datapath|Mux16~15_combout\ & ((!\datapath|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux16~15_combout\,
	datab => \datapath|Mux16~11_combout\,
	datac => \datapath|Mux7~0_combout\,
	datad => \datapath|Mux7~1_combout\,
	combout => \datapath|Mux16~16_combout\);

-- Location: FF_X50_Y39_N3
\datapath|reg15[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regnxt[15]~49_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \datapath|reg_en\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg15\(15));

-- Location: LCCOMB_X50_Y39_N24
\datapath|Mux16~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux16~17_combout\ = (\datapath|inst\(21) & (((\datapath|inst\(22))))) # (!\datapath|inst\(21) & ((\datapath|inst\(22) & ((\datapath|reg14\(15)))) # (!\datapath|inst\(22) & (\datapath|reg12\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|reg12\(15),
	datac => \datapath|reg14\(15),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux16~17_combout\);

-- Location: LCCOMB_X50_Y39_N4
\datapath|Mux16~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux16~18_combout\ = (\datapath|inst\(21) & ((\datapath|Mux16~17_combout\ & ((\datapath|reg15\(15)))) # (!\datapath|Mux16~17_combout\ & (\datapath|reg13\(15))))) # (!\datapath|inst\(21) & (((\datapath|Mux16~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg13\(15),
	datab => \datapath|reg15\(15),
	datac => \datapath|inst\(21),
	datad => \datapath|Mux16~17_combout\,
	combout => \datapath|Mux16~18_combout\);

-- Location: LCCOMB_X48_Y41_N8
\datapath|Mux16~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux16~19_combout\ = (\datapath|Mux7~1_combout\ & ((\datapath|Mux16~16_combout\ & ((\datapath|Mux16~18_combout\))) # (!\datapath|Mux16~16_combout\ & (\datapath|Mux16~1_combout\)))) # (!\datapath|Mux7~1_combout\ & 
-- (((\datapath|Mux16~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux16~1_combout\,
	datab => \datapath|Mux7~1_combout\,
	datac => \datapath|Mux16~16_combout\,
	datad => \datapath|Mux16~18_combout\,
	combout => \datapath|Mux16~19_combout\);

-- Location: LCCOMB_X47_Y43_N8
\datapath|Selector16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector16~0_combout\ = (\controller|alu_l_sel_o~q\ & (\datapath|pgc\(15))) # (!\controller|alu_l_sel_o~q\ & ((\datapath|Mux16~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|alu_l_sel_o~q\,
	datac => \datapath|pgc\(15),
	datad => \datapath|Mux16~19_combout\,
	combout => \datapath|Selector16~0_combout\);

-- Location: LCCOMB_X48_Y41_N0
\datapath|alu|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~44_combout\ = \controller|alu_func_sel_o\(1) $ (((\controller|alu_r_sel_o~q\ & (\controller|ctrl_data_o\(14))) # (!\controller|alu_r_sel_o~q\ & ((\datapath|Mux49~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|alu_func_sel_o\(1),
	datab => \controller|alu_r_sel_o~q\,
	datac => \controller|ctrl_data_o\(14),
	datad => \datapath|Mux49~19_combout\,
	combout => \datapath|alu|Add0~44_combout\);

-- Location: FF_X56_Y42_N25
\datapath|reg10[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regnxt[13]~43_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \datapath|reg_en\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg10\(13));

-- Location: FF_X56_Y41_N13
\datapath|reg11[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[13]~43_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg11\(13));

-- Location: LCCOMB_X56_Y41_N12
\datapath|Mux50~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux50~1_combout\ = (\datapath|Mux50~0_combout\ & (((\datapath|reg11\(13)) # (!\datapath|inst\(17))))) # (!\datapath|Mux50~0_combout\ & (\datapath|reg10\(13) & ((\datapath|inst\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux50~0_combout\,
	datab => \datapath|reg10\(13),
	datac => \datapath|reg11\(13),
	datad => \datapath|inst\(17),
	combout => \datapath|Mux50~1_combout\);

-- Location: FF_X53_Y39_N27
\datapath|reg12[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[13]~43_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg12\(13));

-- Location: FF_X54_Y39_N31
\datapath|reg14[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[13]~43_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg14\(13));

-- Location: LCCOMB_X53_Y39_N26
\datapath|Mux50~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux50~17_combout\ = (\datapath|inst\(16) & (\datapath|inst\(17))) # (!\datapath|inst\(16) & ((\datapath|inst\(17) & ((\datapath|reg14\(13)))) # (!\datapath|inst\(17) & (\datapath|reg12\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg12\(13),
	datad => \datapath|reg14\(13),
	combout => \datapath|Mux50~17_combout\);

-- Location: FF_X53_Y41_N7
\datapath|reg15[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[13]~43_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg15\(13));

-- Location: LCCOMB_X53_Y41_N6
\datapath|Mux50~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux50~18_combout\ = (\datapath|Mux50~17_combout\ & (((\datapath|reg15\(13)) # (!\datapath|inst\(16))))) # (!\datapath|Mux50~17_combout\ & (\datapath|reg13\(13) & ((\datapath|inst\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg13\(13),
	datab => \datapath|Mux50~17_combout\,
	datac => \datapath|reg15\(13),
	datad => \datapath|inst\(16),
	combout => \datapath|Mux50~18_combout\);

-- Location: LCCOMB_X49_Y44_N12
\datapath|Mux50~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux50~19_combout\ = (\datapath|Mux50~16_combout\ & (((\datapath|Mux50~18_combout\) # (!\datapath|Mux61~4_combout\)))) # (!\datapath|Mux50~16_combout\ & (\datapath|Mux50~1_combout\ & ((\datapath|Mux61~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux50~16_combout\,
	datab => \datapath|Mux50~1_combout\,
	datac => \datapath|Mux50~18_combout\,
	datad => \datapath|Mux61~4_combout\,
	combout => \datapath|Mux50~19_combout\);

-- Location: LCCOMB_X45_Y48_N18
\datapath|alu|Add0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~41_combout\ = \controller|alu_func_sel_o\(1) $ (((\controller|alu_r_sel_o~q\ & ((\controller|ctrl_data_o\(13)))) # (!\controller|alu_r_sel_o~q\ & (\datapath|Mux50~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|alu_func_sel_o\(1),
	datab => \datapath|Mux50~19_combout\,
	datac => \controller|ctrl_data_o\(13),
	datad => \controller|alu_r_sel_o~q\,
	combout => \datapath|alu|Add0~41_combout\);

-- Location: FF_X45_Y48_N25
\controller|ctrl_data_o[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|inst\(12),
	sclr => \controller|ctrl_data_o[6]~40_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller|ctrl_data_o\(12));

-- Location: LCCOMB_X45_Y48_N24
\datapath|alu|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~38_combout\ = \controller|alu_func_sel_o\(1) $ (((\controller|alu_r_sel_o~q\ & ((\controller|ctrl_data_o\(12)))) # (!\controller|alu_r_sel_o~q\ & (\datapath|Mux51~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|alu_func_sel_o\(1),
	datab => \datapath|Mux51~19_combout\,
	datac => \controller|ctrl_data_o\(12),
	datad => \controller|alu_r_sel_o~q\,
	combout => \datapath|alu|Add0~38_combout\);

-- Location: LCCOMB_X47_Y45_N12
\datapath|alu|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~42_combout\ = ((\datapath|Selector18~0_combout\ $ (\datapath|alu|Add0~41_combout\ $ (!\datapath|alu|Add0~40\)))) # (GND)
-- \datapath|alu|Add0~43\ = CARRY((\datapath|Selector18~0_combout\ & ((\datapath|alu|Add0~41_combout\) # (!\datapath|alu|Add0~40\))) # (!\datapath|Selector18~0_combout\ & (\datapath|alu|Add0~41_combout\ & !\datapath|alu|Add0~40\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector18~0_combout\,
	datab => \datapath|alu|Add0~41_combout\,
	datad => VCC,
	cin => \datapath|alu|Add0~40\,
	combout => \datapath|alu|Add0~42_combout\,
	cout => \datapath|alu|Add0~43\);

-- Location: LCCOMB_X47_Y45_N18
\datapath|alu|Add0~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~51_combout\ = (\datapath|Selector15~0_combout\ & ((\datapath|alu|Add0~50_combout\ & (\datapath|alu|Add0~49\ & VCC)) # (!\datapath|alu|Add0~50_combout\ & (!\datapath|alu|Add0~49\)))) # (!\datapath|Selector15~0_combout\ & 
-- ((\datapath|alu|Add0~50_combout\ & (!\datapath|alu|Add0~49\)) # (!\datapath|alu|Add0~50_combout\ & ((\datapath|alu|Add0~49\) # (GND)))))
-- \datapath|alu|Add0~52\ = CARRY((\datapath|Selector15~0_combout\ & (!\datapath|alu|Add0~50_combout\ & !\datapath|alu|Add0~49\)) # (!\datapath|Selector15~0_combout\ & ((!\datapath|alu|Add0~49\) # (!\datapath|alu|Add0~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector15~0_combout\,
	datab => \datapath|alu|Add0~50_combout\,
	datad => VCC,
	cin => \datapath|alu|Add0~49\,
	combout => \datapath|alu|Add0~51_combout\,
	cout => \datapath|alu|Add0~52\);

-- Location: LCCOMB_X47_Y43_N20
\datapath|alu|Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux16~0_combout\ = (\datapath|alu|Mux27~0_combout\ & (((\datapath|alu|Mux27~1_combout\)))) # (!\datapath|alu|Mux27~0_combout\ & ((\datapath|alu|Mux27~1_combout\ & ((\datapath|alu|Add0~51_combout\))) # (!\datapath|alu|Mux27~1_combout\ & 
-- (\datapath|alu|alu_res~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|alu_res~72_combout\,
	datab => \datapath|alu|Add0~51_combout\,
	datac => \datapath|alu|Mux27~0_combout\,
	datad => \datapath|alu|Mux27~1_combout\,
	combout => \datapath|alu|Mux16~0_combout\);

-- Location: FF_X49_Y45_N15
\datapath|pgc[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|alu|Mux16~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|pgcen~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pgc\(16));

-- Location: FF_X54_Y46_N19
\datapath|reg8[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[16]~52_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg8\(16));

-- Location: FF_X54_Y46_N25
\datapath|reg10[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[16]~52_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg10\(16));

-- Location: LCCOMB_X54_Y46_N24
\datapath|Mux15~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux15~10_combout\ = (\datapath|inst\(21) & (((\datapath|inst\(22))))) # (!\datapath|inst\(21) & ((\datapath|inst\(22) & ((\datapath|reg10\(16)))) # (!\datapath|inst\(22) & (\datapath|reg8\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|reg8\(16),
	datac => \datapath|reg10\(16),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux15~10_combout\);

-- Location: FF_X57_Y45_N9
\datapath|reg9[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[16]~52_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg9\(16));

-- Location: LCCOMB_X57_Y45_N8
\datapath|Mux15~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux15~11_combout\ = (\datapath|Mux15~10_combout\ & ((\datapath|reg11\(16)) # ((!\datapath|inst\(21))))) # (!\datapath|Mux15~10_combout\ & (((\datapath|reg9\(16) & \datapath|inst\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg11\(16),
	datab => \datapath|Mux15~10_combout\,
	datac => \datapath|reg9\(16),
	datad => \datapath|inst\(21),
	combout => \datapath|Mux15~11_combout\);

-- Location: LCCOMB_X54_Y46_N4
\datapath|Mux15~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux15~16_combout\ = (\datapath|Mux7~1_combout\ & (((\datapath|Mux7~0_combout\) # (\datapath|Mux15~11_combout\)))) # (!\datapath|Mux7~1_combout\ & (\datapath|Mux15~15_combout\ & (!\datapath|Mux7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux15~15_combout\,
	datab => \datapath|Mux7~1_combout\,
	datac => \datapath|Mux7~0_combout\,
	datad => \datapath|Mux15~11_combout\,
	combout => \datapath|Mux15~16_combout\);

-- Location: FF_X54_Y43_N5
\datapath|reg28[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[16]~52_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg28\(16));

-- Location: FF_X54_Y43_N19
\datapath|reg20[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[16]~52_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg20\(16));

-- Location: FF_X59_Y47_N25
\datapath|reg24[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[16]~52_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg24\(16));

-- Location: LCCOMB_X59_Y47_N24
\datapath|Mux15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux15~4_combout\ = (\datapath|inst\(24) & (((\datapath|reg24\(16)) # (\datapath|inst\(23))))) # (!\datapath|inst\(24) & (\datapath|reg16\(16) & ((!\datapath|inst\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg16\(16),
	datab => \datapath|inst\(24),
	datac => \datapath|reg24\(16),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux15~4_combout\);

-- Location: LCCOMB_X54_Y43_N18
\datapath|Mux15~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux15~5_combout\ = (\datapath|inst\(23) & ((\datapath|Mux15~4_combout\ & (\datapath|reg28\(16))) # (!\datapath|Mux15~4_combout\ & ((\datapath|reg20\(16)))))) # (!\datapath|inst\(23) & (((\datapath|Mux15~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(23),
	datab => \datapath|reg28\(16),
	datac => \datapath|reg20\(16),
	datad => \datapath|Mux15~4_combout\,
	combout => \datapath|Mux15~5_combout\);

-- Location: FF_X53_Y47_N21
\datapath|reg21[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[16]~52_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg21\(16));

-- Location: FF_X50_Y47_N3
\datapath|reg17[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regnxt[16]~52_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \datapath|reg_en\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg17\(16));

-- Location: FF_X50_Y47_N17
\datapath|reg25[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[16]~52_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg25\(16));

-- Location: LCCOMB_X50_Y47_N18
\datapath|Mux15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux15~2_combout\ = (\datapath|inst\(24) & (((\datapath|inst\(23)) # (\datapath|reg25\(16))))) # (!\datapath|inst\(24) & (\datapath|reg17\(16) & (!\datapath|inst\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|reg17\(16),
	datac => \datapath|inst\(23),
	datad => \datapath|reg25\(16),
	combout => \datapath|Mux15~2_combout\);

-- Location: LCCOMB_X53_Y47_N20
\datapath|Mux15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux15~3_combout\ = (\datapath|inst\(23) & ((\datapath|Mux15~2_combout\ & (\datapath|reg29\(16))) # (!\datapath|Mux15~2_combout\ & ((\datapath|reg21\(16)))))) # (!\datapath|inst\(23) & (((\datapath|Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg29\(16),
	datab => \datapath|inst\(23),
	datac => \datapath|reg21\(16),
	datad => \datapath|Mux15~2_combout\,
	combout => \datapath|Mux15~3_combout\);

-- Location: LCCOMB_X54_Y46_N16
\datapath|Mux15~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux15~6_combout\ = (\datapath|inst\(21) & (((\datapath|inst\(22)) # (\datapath|Mux15~3_combout\)))) # (!\datapath|inst\(21) & (\datapath|Mux15~5_combout\ & (!\datapath|inst\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|Mux15~5_combout\,
	datac => \datapath|inst\(22),
	datad => \datapath|Mux15~3_combout\,
	combout => \datapath|Mux15~6_combout\);

-- Location: FF_X59_Y46_N3
\datapath|reg27[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[16]~52_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg27\(16));

-- Location: FF_X59_Y46_N29
\datapath|reg31[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[16]~52_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg31\(16));

-- Location: FF_X60_Y46_N25
\datapath|reg23[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[16]~52_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg23\(16));

-- Location: FF_X60_Y46_N3
\datapath|reg19[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[16]~52_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg19\(16));

-- Location: LCCOMB_X60_Y46_N24
\datapath|Mux15~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux15~7_combout\ = (\datapath|inst\(24) & (\datapath|inst\(23))) # (!\datapath|inst\(24) & ((\datapath|inst\(23) & (\datapath|reg23\(16))) # (!\datapath|inst\(23) & ((\datapath|reg19\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|inst\(23),
	datac => \datapath|reg23\(16),
	datad => \datapath|reg19\(16),
	combout => \datapath|Mux15~7_combout\);

-- Location: LCCOMB_X59_Y46_N28
\datapath|Mux15~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux15~8_combout\ = (\datapath|inst\(24) & ((\datapath|Mux15~7_combout\ & ((\datapath|reg31\(16)))) # (!\datapath|Mux15~7_combout\ & (\datapath|reg27\(16))))) # (!\datapath|inst\(24) & (((\datapath|Mux15~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|reg27\(16),
	datac => \datapath|reg31\(16),
	datad => \datapath|Mux15~7_combout\,
	combout => \datapath|Mux15~8_combout\);

-- Location: LCCOMB_X54_Y46_N2
\datapath|Mux15~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux15~9_combout\ = (\datapath|Mux15~6_combout\ & (((\datapath|Mux15~8_combout\) # (!\datapath|inst\(22))))) # (!\datapath|Mux15~6_combout\ & (\datapath|Mux15~1_combout\ & ((\datapath|inst\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux15~1_combout\,
	datab => \datapath|Mux15~6_combout\,
	datac => \datapath|Mux15~8_combout\,
	datad => \datapath|inst\(22),
	combout => \datapath|Mux15~9_combout\);

-- Location: LCCOMB_X54_Y46_N30
\datapath|Mux15~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux15~19_combout\ = (\datapath|Mux15~16_combout\ & ((\datapath|Mux15~18_combout\) # ((!\datapath|Mux7~0_combout\)))) # (!\datapath|Mux15~16_combout\ & (((\datapath|Mux7~0_combout\ & \datapath|Mux15~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux15~18_combout\,
	datab => \datapath|Mux15~16_combout\,
	datac => \datapath|Mux7~0_combout\,
	datad => \datapath|Mux15~9_combout\,
	combout => \datapath|Mux15~19_combout\);

-- Location: LCCOMB_X49_Y45_N14
\datapath|Selector15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector15~0_combout\ = (\controller|alu_l_sel_o~q\ & (\datapath|pgc\(16))) # (!\controller|alu_l_sel_o~q\ & ((\datapath|Mux15~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|alu_l_sel_o~q\,
	datac => \datapath|pgc\(16),
	datad => \datapath|Mux15~19_combout\,
	combout => \datapath|Selector15~0_combout\);

-- Location: LCCOMB_X47_Y43_N22
\datapath|alu|Mux16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux16~1_combout\ = (\datapath|alu|Mux27~0_combout\ & ((\datapath|Selector47~0_combout\ & ((!\datapath|Selector15~0_combout\) # (!\datapath|alu|Mux16~0_combout\))) # (!\datapath|Selector47~0_combout\ & ((\datapath|Selector15~0_combout\))))) # 
-- (!\datapath|alu|Mux27~0_combout\ & (((\datapath|alu|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector47~0_combout\,
	datab => \datapath|alu|Mux16~0_combout\,
	datac => \datapath|alu|Mux27~0_combout\,
	datad => \datapath|Selector15~0_combout\,
	combout => \datapath|alu|Mux16~1_combout\);

-- Location: LCCOMB_X46_Y43_N6
\datapath|mdu|loreg~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~32_combout\ = (\datapath|mdu|busy~q\ & (\datapath|mdu|loreg~31_combout\)) # (!\datapath|mdu|busy~q\ & ((\datapath|Mux48~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|loreg~31_combout\,
	datac => \datapath|Mux48~19_combout\,
	datad => \datapath|mdu|busy~q\,
	combout => \datapath|mdu|loreg~32_combout\);

-- Location: FF_X46_Y43_N7
\datapath|mdu|loreg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|loreg~32_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|loreg[11]~2_combout\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|loreg\(15));

-- Location: LCCOMB_X50_Y39_N26
\datapath|mdu|loreg~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~33_combout\ = (\datapath|mdu|cmode~q\ & ((\datapath|mdu|loreg\(17)))) # (!\datapath|mdu|cmode~q\ & (\datapath|mdu|loreg\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|loreg\(15),
	datac => \datapath|mdu|cmode~q\,
	datad => \datapath|mdu|loreg\(17),
	combout => \datapath|mdu|loreg~33_combout\);

-- Location: LCCOMB_X46_Y43_N0
\datapath|mdu|loreg~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~34_combout\ = (\datapath|mdu|busy~q\ & ((\datapath|mdu|loreg~33_combout\))) # (!\datapath|mdu|busy~q\ & (\datapath|Mux47~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|Mux47~19_combout\,
	datac => \datapath|mdu|loreg~33_combout\,
	datad => \datapath|mdu|busy~q\,
	combout => \datapath|mdu|loreg~34_combout\);

-- Location: FF_X46_Y43_N1
\datapath|mdu|loreg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|loreg~34_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|loreg[11]~2_combout\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|loreg\(16));

-- Location: LCCOMB_X48_Y48_N24
\controller|ctrl_data_o~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o~47_combout\ = (\controller|ctrl_data_o~46_combout\ & (((\controller|Mux52~4_combout\)) # (!\controller|ctrl_data_o[24]~45_combout\))) # (!\controller|ctrl_data_o~46_combout\ & (\controller|ctrl_data_o[24]~45_combout\ & 
-- (\datapath|inst\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_data_o~46_combout\,
	datab => \controller|ctrl_data_o[24]~45_combout\,
	datac => \datapath|inst\(15),
	datad => \controller|Mux52~4_combout\,
	combout => \controller|ctrl_data_o~47_combout\);

-- Location: FF_X48_Y48_N25
\controller|ctrl_data_o[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \controller|ctrl_data_o~47_combout\,
	sclr => \controller|ctrl_data_o[24]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller|ctrl_data_o\(16));

-- Location: LCCOMB_X45_Y47_N22
\datapath|regnxt[16]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[16]~50_combout\ = (\controller|den~q\ & ((\datapath|mdu|hireg\(16)) # ((\datapath|regnxt[31]~0_combout\)))) # (!\controller|den~q\ & (((!\datapath|regnxt[31]~0_combout\ & \controller|ctrl_data_o\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|hireg\(16),
	datab => \controller|den~q\,
	datac => \datapath|regnxt[31]~0_combout\,
	datad => \controller|ctrl_data_o\(16),
	combout => \datapath|regnxt[16]~50_combout\);

-- Location: LCCOMB_X45_Y47_N16
\datapath|regnxt[16]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[16]~51_combout\ = (\datapath|regnxt[16]~50_combout\ & (((\datapath|mdu|loreg\(16)) # (!\datapath|regnxt[31]~0_combout\)))) # (!\datapath|regnxt[16]~50_combout\ & (\dbus_d_i[16]~input_o\ & ((\datapath|regnxt[31]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbus_d_i[16]~input_o\,
	datab => \datapath|mdu|loreg\(16),
	datac => \datapath|regnxt[16]~50_combout\,
	datad => \datapath|regnxt[31]~0_combout\,
	combout => \datapath|regnxt[16]~51_combout\);

-- Location: LCCOMB_X50_Y47_N2
\datapath|regnxt[16]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[16]~52_combout\ = (\datapath|regnxt[31]~3_combout\ & ((\datapath|regnxt[16]~51_combout\))) # (!\datapath|regnxt[31]~3_combout\ & (\datapath|alu|Mux16~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alu|Mux16~1_combout\,
	datac => \datapath|regnxt[31]~3_combout\,
	datad => \datapath|regnxt[16]~51_combout\,
	combout => \datapath|regnxt[16]~52_combout\);

-- Location: FF_X53_Y40_N21
\datapath|reg14[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[16]~52_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg14\(16));

-- Location: FF_X53_Y40_N15
\datapath|reg15[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[16]~52_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg15\(16));

-- Location: LCCOMB_X53_Y40_N20
\datapath|Mux47~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux47~18_combout\ = (\datapath|Mux47~17_combout\ & (((\datapath|reg15\(16))) # (!\datapath|inst\(17)))) # (!\datapath|Mux47~17_combout\ & (\datapath|inst\(17) & (\datapath|reg14\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux47~17_combout\,
	datab => \datapath|inst\(17),
	datac => \datapath|reg14\(16),
	datad => \datapath|reg15\(16),
	combout => \datapath|Mux47~18_combout\);

-- Location: LCCOMB_X59_Y46_N2
\datapath|Mux47~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux47~8_combout\ = (\datapath|Mux47~7_combout\ & ((\datapath|reg31\(16)) # ((!\datapath|inst\(19))))) # (!\datapath|Mux47~7_combout\ & (((\datapath|reg27\(16) & \datapath|inst\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux47~7_combout\,
	datab => \datapath|reg31\(16),
	datac => \datapath|reg27\(16),
	datad => \datapath|inst\(19),
	combout => \datapath|Mux47~8_combout\);

-- Location: LCCOMB_X54_Y43_N4
\datapath|Mux47~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux47~5_combout\ = (\datapath|Mux47~4_combout\ & (((\datapath|reg28\(16))) # (!\datapath|inst\(18)))) # (!\datapath|Mux47~4_combout\ & (\datapath|inst\(18) & ((\datapath|reg20\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux47~4_combout\,
	datab => \datapath|inst\(18),
	datac => \datapath|reg28\(16),
	datad => \datapath|reg20\(16),
	combout => \datapath|Mux47~5_combout\);

-- Location: FF_X53_Y47_N31
\datapath|reg29[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[16]~52_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg29\(16));

-- Location: LCCOMB_X53_Y47_N30
\datapath|Mux47~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux47~3_combout\ = (\datapath|Mux47~2_combout\ & (((\datapath|reg29\(16))) # (!\datapath|inst\(18)))) # (!\datapath|Mux47~2_combout\ & (\datapath|inst\(18) & ((\datapath|reg21\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux47~2_combout\,
	datab => \datapath|inst\(18),
	datac => \datapath|reg29\(16),
	datad => \datapath|reg21\(16),
	combout => \datapath|Mux47~3_combout\);

-- Location: LCCOMB_X59_Y46_N8
\datapath|Mux47~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux47~6_combout\ = (\datapath|inst\(16) & (((\datapath|Mux47~3_combout\) # (\datapath|inst\(17))))) # (!\datapath|inst\(16) & (\datapath|Mux47~5_combout\ & ((!\datapath|inst\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|Mux47~5_combout\,
	datac => \datapath|Mux47~3_combout\,
	datad => \datapath|inst\(17),
	combout => \datapath|Mux47~6_combout\);

-- Location: LCCOMB_X59_Y46_N22
\datapath|Mux47~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux47~9_combout\ = (\datapath|Mux47~6_combout\ & (((\datapath|Mux47~8_combout\) # (!\datapath|inst\(17))))) # (!\datapath|Mux47~6_combout\ & (\datapath|Mux47~1_combout\ & ((\datapath|inst\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux47~1_combout\,
	datab => \datapath|Mux47~8_combout\,
	datac => \datapath|Mux47~6_combout\,
	datad => \datapath|inst\(17),
	combout => \datapath|Mux47~9_combout\);

-- Location: LCCOMB_X48_Y44_N2
\datapath|Mux47~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux47~19_combout\ = (\datapath|Mux47~16_combout\ & ((\datapath|Mux47~18_combout\) # ((!\datapath|Mux61~0_combout\)))) # (!\datapath|Mux47~16_combout\ & (((\datapath|Mux61~0_combout\ & \datapath|Mux47~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux47~16_combout\,
	datab => \datapath|Mux47~18_combout\,
	datac => \datapath|Mux61~0_combout\,
	datad => \datapath|Mux47~9_combout\,
	combout => \datapath|Mux47~19_combout\);

-- Location: LCCOMB_X47_Y43_N24
\datapath|alu|Add0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~50_combout\ = \controller|alu_func_sel_o\(1) $ (((\controller|alu_r_sel_o~q\ & (\controller|ctrl_data_o\(16))) # (!\controller|alu_r_sel_o~q\ & ((\datapath|Mux47~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_data_o\(16),
	datab => \datapath|Mux47~19_combout\,
	datac => \controller|alu_func_sel_o\(1),
	datad => \controller|alu_r_sel_o~q\,
	combout => \datapath|alu|Add0~50_combout\);

-- Location: LCCOMB_X47_Y45_N20
\datapath|alu|Add0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~54_combout\ = ((\datapath|alu|Add0~53_combout\ $ (\datapath|Selector14~0_combout\ $ (!\datapath|alu|Add0~52\)))) # (GND)
-- \datapath|alu|Add0~55\ = CARRY((\datapath|alu|Add0~53_combout\ & ((\datapath|Selector14~0_combout\) # (!\datapath|alu|Add0~52\))) # (!\datapath|alu|Add0~53_combout\ & (\datapath|Selector14~0_combout\ & !\datapath|alu|Add0~52\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Add0~53_combout\,
	datab => \datapath|Selector14~0_combout\,
	datad => VCC,
	cin => \datapath|alu|Add0~52\,
	combout => \datapath|alu|Add0~54_combout\,
	cout => \datapath|alu|Add0~55\);

-- Location: LCCOMB_X48_Y48_N26
\controller|ctrl_data_o~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o~52_combout\ = (\controller|ctrl_data_o~51_combout\ & (((\controller|Mux52~4_combout\)) # (!\controller|ctrl_data_o[24]~45_combout\))) # (!\controller|ctrl_data_o~51_combout\ & (\controller|ctrl_data_o[24]~45_combout\ & 
-- (\datapath|inst\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_data_o~51_combout\,
	datab => \controller|ctrl_data_o[24]~45_combout\,
	datac => \datapath|inst\(15),
	datad => \controller|Mux52~4_combout\,
	combout => \controller|ctrl_data_o~52_combout\);

-- Location: FF_X48_Y48_N27
\controller|ctrl_data_o[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \controller|ctrl_data_o~52_combout\,
	sclr => \controller|ctrl_data_o[24]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller|ctrl_data_o\(17));

-- Location: LCCOMB_X48_Y44_N26
\datapath|Selector46~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector46~0_combout\ = (\controller|alu_r_sel_o~q\ & ((\controller|ctrl_data_o\(17)))) # (!\controller|alu_r_sel_o~q\ & (\datapath|Mux46~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|Mux46~19_combout\,
	datac => \controller|ctrl_data_o\(17),
	datad => \controller|alu_r_sel_o~q\,
	combout => \datapath|Selector46~0_combout\);

-- Location: LCCOMB_X48_Y44_N12
\datapath|alu|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux15~0_combout\ = (\datapath|alu|Mux27~0_combout\ & ((\datapath|alu|Mux27~1_combout\) # ((\datapath|Selector46~0_combout\) # (\datapath|Selector14~0_combout\)))) # (!\datapath|alu|Mux27~0_combout\ & (!\datapath|alu|Mux27~1_combout\ & 
-- (\datapath|Selector46~0_combout\ & \datapath|Selector14~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Mux27~0_combout\,
	datab => \datapath|alu|Mux27~1_combout\,
	datac => \datapath|Selector46~0_combout\,
	datad => \datapath|Selector14~0_combout\,
	combout => \datapath|alu|Mux15~0_combout\);

-- Location: LCCOMB_X48_Y44_N22
\datapath|alu|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux15~1_combout\ = (\datapath|alu|Mux27~1_combout\ & ((\datapath|alu|Mux15~0_combout\ & (\datapath|alu|alu_res~88_combout\)) # (!\datapath|alu|Mux15~0_combout\ & ((\datapath|alu|Add0~54_combout\))))) # (!\datapath|alu|Mux27~1_combout\ & 
-- (((\datapath|alu|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|alu_res~88_combout\,
	datab => \datapath|alu|Add0~54_combout\,
	datac => \datapath|alu|Mux27~1_combout\,
	datad => \datapath|alu|Mux15~0_combout\,
	combout => \datapath|alu|Mux15~1_combout\);

-- Location: LCCOMB_X58_Y44_N4
\datapath|regnxt[17]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[17]~55_combout\ = (\datapath|regnxt[31]~3_combout\ & (\datapath|regnxt[17]~54_combout\)) # (!\datapath|regnxt[31]~3_combout\ & ((\datapath|alu|Mux15~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regnxt[17]~54_combout\,
	datab => \datapath|regnxt[31]~3_combout\,
	datad => \datapath|alu|Mux15~1_combout\,
	combout => \datapath|regnxt[17]~55_combout\);

-- Location: FF_X55_Y39_N1
\datapath|reg13[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[17]~55_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg13\(17));

-- Location: FF_X57_Y39_N31
\datapath|reg12[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[17]~55_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg12\(17));

-- Location: FF_X53_Y40_N9
\datapath|reg14[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[17]~55_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg14\(17));

-- Location: LCCOMB_X57_Y39_N30
\datapath|Mux46~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux46~17_combout\ = (\datapath|inst\(16) & (\datapath|inst\(17))) # (!\datapath|inst\(16) & ((\datapath|inst\(17) & ((\datapath|reg14\(17)))) # (!\datapath|inst\(17) & (\datapath|reg12\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg12\(17),
	datad => \datapath|reg14\(17),
	combout => \datapath|Mux46~17_combout\);

-- Location: LCCOMB_X53_Y40_N26
\datapath|Mux46~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux46~18_combout\ = (\datapath|inst\(16) & ((\datapath|Mux46~17_combout\ & ((\datapath|reg15\(17)))) # (!\datapath|Mux46~17_combout\ & (\datapath|reg13\(17))))) # (!\datapath|inst\(16) & (((\datapath|Mux46~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|reg13\(17),
	datac => \datapath|reg15\(17),
	datad => \datapath|Mux46~17_combout\,
	combout => \datapath|Mux46~18_combout\);

-- Location: FF_X56_Y42_N5
\datapath|reg10[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[17]~55_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg10\(17));

-- Location: LCCOMB_X56_Y42_N4
\datapath|Mux46~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux46~1_combout\ = (\datapath|Mux46~0_combout\ & (((\datapath|reg11\(17))) # (!\datapath|inst\(17)))) # (!\datapath|Mux46~0_combout\ & (\datapath|inst\(17) & (\datapath|reg10\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux46~0_combout\,
	datab => \datapath|inst\(17),
	datac => \datapath|reg10\(17),
	datad => \datapath|reg11\(17),
	combout => \datapath|Mux46~1_combout\);

-- Location: FF_X57_Y44_N11
\datapath|reg2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[17]~55_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg2\(17));

-- Location: LCCOMB_X58_Y44_N14
\datapath|Mux46~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux46~13_combout\ = (\datapath|Mux46~12_combout\ & (((\datapath|reg7\(17))) # (!\datapath|inst\(16)))) # (!\datapath|Mux46~12_combout\ & (\datapath|inst\(16) & ((\datapath|reg5\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux46~12_combout\,
	datab => \datapath|inst\(16),
	datac => \datapath|reg7\(17),
	datad => \datapath|reg5\(17),
	combout => \datapath|Mux46~13_combout\);

-- Location: LCCOMB_X58_Y44_N16
\datapath|Mux46~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux46~14_combout\ = (\datapath|Mux61~2_combout\ & ((\datapath|Mux46~13_combout\) # ((!\datapath|Mux61~1_combout\)))) # (!\datapath|Mux61~2_combout\ & (((\datapath|reg1\(17) & \datapath|Mux61~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~2_combout\,
	datab => \datapath|Mux46~13_combout\,
	datac => \datapath|reg1\(17),
	datad => \datapath|Mux61~1_combout\,
	combout => \datapath|Mux46~14_combout\);

-- Location: LCCOMB_X57_Y44_N10
\datapath|Mux46~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux46~15_combout\ = (\datapath|Mux61~3_combout\ & ((\datapath|Mux46~14_combout\ & (\datapath|reg3\(17))) # (!\datapath|Mux46~14_combout\ & ((\datapath|reg2\(17)))))) # (!\datapath|Mux61~3_combout\ & (((\datapath|Mux46~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~3_combout\,
	datab => \datapath|reg3\(17),
	datac => \datapath|reg2\(17),
	datad => \datapath|Mux46~14_combout\,
	combout => \datapath|Mux46~15_combout\);

-- Location: FF_X59_Y46_N1
\datapath|reg27[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[17]~55_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg27\(17));

-- Location: FF_X59_Y46_N27
\datapath|reg31[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[17]~55_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg31\(17));

-- Location: LCCOMB_X59_Y46_N26
\datapath|Mux46~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux46~10_combout\ = (\datapath|Mux46~9_combout\ & (((\datapath|reg31\(17)) # (!\datapath|inst\(19))))) # (!\datapath|Mux46~9_combout\ & (\datapath|reg27\(17) & ((\datapath|inst\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux46~9_combout\,
	datab => \datapath|reg27\(17),
	datac => \datapath|reg31\(17),
	datad => \datapath|inst\(19),
	combout => \datapath|Mux46~10_combout\);

-- Location: FF_X55_Y48_N11
\datapath|reg30[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[17]~55_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg30\(17));

-- Location: FF_X55_Y48_N25
\datapath|reg26[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[17]~55_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg26\(17));

-- Location: LCCOMB_X55_Y48_N10
\datapath|Mux46~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux46~5_combout\ = (\datapath|Mux46~4_combout\ & (((\datapath|reg30\(17))) # (!\datapath|inst\(19)))) # (!\datapath|Mux46~4_combout\ & (\datapath|inst\(19) & ((\datapath|reg26\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux46~4_combout\,
	datab => \datapath|inst\(19),
	datac => \datapath|reg30\(17),
	datad => \datapath|reg26\(17),
	combout => \datapath|Mux46~5_combout\);

-- Location: FF_X60_Y44_N29
\datapath|reg20[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[17]~55_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg20\(17));

-- Location: FF_X60_Y44_N23
\datapath|reg28[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[17]~55_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg28\(17));

-- Location: FF_X59_Y47_N15
\datapath|reg16[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[17]~55_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg16\(17));

-- Location: FF_X59_Y47_N21
\datapath|reg24[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[17]~55_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg24\(17));

-- Location: LCCOMB_X59_Y47_N14
\datapath|Mux46~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux46~6_combout\ = (\datapath|inst\(18) & (\datapath|inst\(19))) # (!\datapath|inst\(18) & ((\datapath|inst\(19) & ((\datapath|reg24\(17)))) # (!\datapath|inst\(19) & (\datapath|reg16\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|inst\(19),
	datac => \datapath|reg16\(17),
	datad => \datapath|reg24\(17),
	combout => \datapath|Mux46~6_combout\);

-- Location: LCCOMB_X60_Y44_N22
\datapath|Mux46~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux46~7_combout\ = (\datapath|inst\(18) & ((\datapath|Mux46~6_combout\ & ((\datapath|reg28\(17)))) # (!\datapath|Mux46~6_combout\ & (\datapath|reg20\(17))))) # (!\datapath|inst\(18) & (((\datapath|Mux46~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|reg20\(17),
	datac => \datapath|reg28\(17),
	datad => \datapath|Mux46~6_combout\,
	combout => \datapath|Mux46~7_combout\);

-- Location: LCCOMB_X48_Y44_N8
\datapath|Mux46~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux46~8_combout\ = (\datapath|inst\(16) & (((\datapath|inst\(17))))) # (!\datapath|inst\(16) & ((\datapath|inst\(17) & (\datapath|Mux46~5_combout\)) # (!\datapath|inst\(17) & ((\datapath|Mux46~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|Mux46~5_combout\,
	datac => \datapath|inst\(17),
	datad => \datapath|Mux46~7_combout\,
	combout => \datapath|Mux46~8_combout\);

-- Location: FF_X53_Y47_N25
\datapath|reg21[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[17]~55_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg21\(17));

-- Location: FF_X53_Y47_N19
\datapath|reg29[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[17]~55_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg29\(17));

-- Location: LCCOMB_X53_Y47_N18
\datapath|Mux46~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux46~3_combout\ = (\datapath|Mux46~2_combout\ & (((\datapath|reg29\(17)) # (!\datapath|inst\(18))))) # (!\datapath|Mux46~2_combout\ & (\datapath|reg21\(17) & ((\datapath|inst\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux46~2_combout\,
	datab => \datapath|reg21\(17),
	datac => \datapath|reg29\(17),
	datad => \datapath|inst\(18),
	combout => \datapath|Mux46~3_combout\);

-- Location: LCCOMB_X48_Y44_N18
\datapath|Mux46~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux46~11_combout\ = (\datapath|inst\(16) & ((\datapath|Mux46~8_combout\ & (\datapath|Mux46~10_combout\)) # (!\datapath|Mux46~8_combout\ & ((\datapath|Mux46~3_combout\))))) # (!\datapath|inst\(16) & (((\datapath|Mux46~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|Mux46~10_combout\,
	datac => \datapath|Mux46~8_combout\,
	datad => \datapath|Mux46~3_combout\,
	combout => \datapath|Mux46~11_combout\);

-- Location: LCCOMB_X48_Y44_N20
\datapath|Mux46~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux46~16_combout\ = (\datapath|Mux61~4_combout\ & (((\datapath|Mux61~0_combout\)))) # (!\datapath|Mux61~4_combout\ & ((\datapath|Mux61~0_combout\ & ((\datapath|Mux46~11_combout\))) # (!\datapath|Mux61~0_combout\ & 
-- (\datapath|Mux46~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~4_combout\,
	datab => \datapath|Mux46~15_combout\,
	datac => \datapath|Mux61~0_combout\,
	datad => \datapath|Mux46~11_combout\,
	combout => \datapath|Mux46~16_combout\);

-- Location: LCCOMB_X48_Y44_N24
\datapath|Mux46~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux46~19_combout\ = (\datapath|Mux61~4_combout\ & ((\datapath|Mux46~16_combout\ & (\datapath|Mux46~18_combout\)) # (!\datapath|Mux46~16_combout\ & ((\datapath|Mux46~1_combout\))))) # (!\datapath|Mux61~4_combout\ & 
-- (((\datapath|Mux46~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~4_combout\,
	datab => \datapath|Mux46~18_combout\,
	datac => \datapath|Mux46~1_combout\,
	datad => \datapath|Mux46~16_combout\,
	combout => \datapath|Mux46~19_combout\);

-- Location: LCCOMB_X47_Y40_N0
\datapath|mdu|loreg~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~36_combout\ = (\datapath|mdu|busy~q\ & (\datapath|mdu|loreg~35_combout\)) # (!\datapath|mdu|busy~q\ & ((\datapath|Mux46~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|busy~q\,
	datac => \datapath|mdu|loreg~35_combout\,
	datad => \datapath|Mux46~19_combout\,
	combout => \datapath|mdu|loreg~36_combout\);

-- Location: FF_X47_Y40_N1
\datapath|mdu|loreg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|loreg~36_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|loreg[11]~2_combout\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|loreg\(17));

-- Location: LCCOMB_X50_Y39_N28
\datapath|mdu|loreg~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~37_combout\ = (\datapath|mdu|cmode~q\ & (\datapath|mdu|loreg\(19))) # (!\datapath|mdu|cmode~q\ & ((\datapath|mdu|loreg\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|cmode~q\,
	datac => \datapath|mdu|loreg\(19),
	datad => \datapath|mdu|loreg\(17),
	combout => \datapath|mdu|loreg~37_combout\);

-- Location: LCCOMB_X47_Y40_N10
\datapath|mdu|loreg~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~38_combout\ = (\datapath|mdu|busy~q\ & ((\datapath|mdu|loreg~37_combout\))) # (!\datapath|mdu|busy~q\ & (\datapath|Mux45~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux45~19_combout\,
	datac => \datapath|mdu|loreg~37_combout\,
	datad => \datapath|mdu|busy~q\,
	combout => \datapath|mdu|loreg~38_combout\);

-- Location: FF_X47_Y40_N11
\datapath|mdu|loreg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|loreg~38_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|loreg[11]~2_combout\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|loreg\(18));

-- Location: LCCOMB_X47_Y40_N8
\datapath|mdu|loreg~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~39_combout\ = (\datapath|mdu|cmode~q\ & (\datapath|mdu|loreg\(20))) # (!\datapath|mdu|cmode~q\ & ((\datapath|mdu|loreg\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|loreg\(20),
	datac => \datapath|mdu|cmode~q\,
	datad => \datapath|mdu|loreg\(18),
	combout => \datapath|mdu|loreg~39_combout\);

-- Location: LCCOMB_X47_Y40_N28
\datapath|mdu|loreg~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~40_combout\ = (\datapath|mdu|busy~q\ & (\datapath|mdu|loreg~39_combout\)) # (!\datapath|mdu|busy~q\ & ((\datapath|Mux44~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|busy~q\,
	datab => \datapath|mdu|loreg~39_combout\,
	datac => \datapath|Mux44~19_combout\,
	combout => \datapath|mdu|loreg~40_combout\);

-- Location: FF_X47_Y40_N29
\datapath|mdu|loreg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|loreg~40_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|loreg[11]~2_combout\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|loreg\(19));

-- Location: FF_X52_Y44_N27
\datapath|mdu|mdu_r[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Mux44~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|Equal1~10_combout\,
	ena => \datapath|mdu|cmode~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_r\(19));

-- Location: LCCOMB_X45_Y41_N16
\datapath|mdu|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux13~0_combout\ = (!\datapath|mdu|cmode~q\ & (!\datapath|mdu|mdu_r\(19) & !\datapath|mdu|LessThan0~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|cmode~q\,
	datab => \datapath|mdu|mdu_r\(19),
	datad => \datapath|mdu|LessThan0~62_combout\,
	combout => \datapath|mdu|Mux13~0_combout\);

-- Location: FF_X60_Y44_N15
\datapath|reg28[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[19]~61_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg28\(19));

-- Location: FF_X60_Y44_N21
\datapath|reg20[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[19]~61_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg20\(19));

-- Location: LCCOMB_X60_Y44_N20
\datapath|Mux12~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux12~7_combout\ = (\datapath|Mux12~6_combout\ & ((\datapath|reg28\(19)) # ((!\datapath|inst\(23))))) # (!\datapath|Mux12~6_combout\ & (((\datapath|reg20\(19) & \datapath|inst\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux12~6_combout\,
	datab => \datapath|reg28\(19),
	datac => \datapath|reg20\(19),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux12~7_combout\);

-- Location: LCCOMB_X53_Y42_N0
\datapath|Mux12~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux12~8_combout\ = (\datapath|inst\(21) & (((\datapath|inst\(22))))) # (!\datapath|inst\(21) & ((\datapath|inst\(22) & (\datapath|Mux12~5_combout\)) # (!\datapath|inst\(22) & ((\datapath|Mux12~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux12~5_combout\,
	datab => \datapath|inst\(21),
	datac => \datapath|inst\(22),
	datad => \datapath|Mux12~7_combout\,
	combout => \datapath|Mux12~8_combout\);

-- Location: FF_X60_Y46_N1
\datapath|reg23[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[19]~61_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg23\(19));

-- Location: LCCOMB_X60_Y46_N0
\datapath|Mux12~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux12~9_combout\ = (\datapath|inst\(24) & (((\datapath|inst\(23))))) # (!\datapath|inst\(24) & ((\datapath|inst\(23) & ((\datapath|reg23\(19)))) # (!\datapath|inst\(23) & (\datapath|reg19\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg19\(19),
	datab => \datapath|inst\(24),
	datac => \datapath|reg23\(19),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux12~9_combout\);

-- Location: FF_X60_Y43_N1
\datapath|reg27[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[19]~61_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg27\(19));

-- Location: LCCOMB_X60_Y43_N0
\datapath|Mux12~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux12~10_combout\ = (\datapath|Mux12~9_combout\ & ((\datapath|reg31\(19)) # ((!\datapath|inst\(24))))) # (!\datapath|Mux12~9_combout\ & (((\datapath|reg27\(19) & \datapath|inst\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg31\(19),
	datab => \datapath|Mux12~9_combout\,
	datac => \datapath|reg27\(19),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux12~10_combout\);

-- Location: LCCOMB_X53_Y42_N18
\datapath|Mux12~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux12~11_combout\ = (\datapath|Mux12~8_combout\ & (((\datapath|Mux12~10_combout\) # (!\datapath|inst\(21))))) # (!\datapath|Mux12~8_combout\ & (\datapath|Mux12~3_combout\ & ((\datapath|inst\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux12~3_combout\,
	datab => \datapath|Mux12~8_combout\,
	datac => \datapath|Mux12~10_combout\,
	datad => \datapath|inst\(21),
	combout => \datapath|Mux12~11_combout\);

-- Location: FF_X57_Y42_N7
\datapath|reg1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[19]~61_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg1\(19));

-- Location: FF_X58_Y42_N21
\datapath|reg7[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[19]~61_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg7\(19));

-- Location: FF_X58_Y41_N1
\datapath|reg5[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[19]~61_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg5\(19));

-- Location: LCCOMB_X58_Y41_N0
\datapath|Mux12~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux12~13_combout\ = (\datapath|Mux12~12_combout\ & ((\datapath|reg7\(19)) # ((!\datapath|inst\(21))))) # (!\datapath|Mux12~12_combout\ & (((\datapath|reg5\(19) & \datapath|inst\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux12~12_combout\,
	datab => \datapath|reg7\(19),
	datac => \datapath|reg5\(19),
	datad => \datapath|inst\(21),
	combout => \datapath|Mux12~13_combout\);

-- Location: LCCOMB_X58_Y41_N22
\datapath|Mux12~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux12~14_combout\ = (\datapath|Mux7~3_combout\ & ((\datapath|Mux7~4_combout\ & ((\datapath|Mux12~13_combout\))) # (!\datapath|Mux7~4_combout\ & (\datapath|reg1\(19))))) # (!\datapath|Mux7~3_combout\ & (((\datapath|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux7~3_combout\,
	datab => \datapath|reg1\(19),
	datac => \datapath|Mux7~4_combout\,
	datad => \datapath|Mux12~13_combout\,
	combout => \datapath|Mux12~14_combout\);

-- Location: FF_X56_Y42_N27
\datapath|reg3[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[19]~61_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg3\(19));

-- Location: FF_X57_Y42_N29
\datapath|reg2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[19]~61_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg2\(19));

-- Location: LCCOMB_X56_Y42_N26
\datapath|Mux12~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux12~15_combout\ = (\datapath|Mux7~2_combout\ & ((\datapath|Mux12~14_combout\ & (\datapath|reg3\(19))) # (!\datapath|Mux12~14_combout\ & ((\datapath|reg2\(19)))))) # (!\datapath|Mux7~2_combout\ & (\datapath|Mux12~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux7~2_combout\,
	datab => \datapath|Mux12~14_combout\,
	datac => \datapath|reg3\(19),
	datad => \datapath|reg2\(19),
	combout => \datapath|Mux12~15_combout\);

-- Location: LCCOMB_X53_Y42_N4
\datapath|Mux12~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux12~16_combout\ = (\datapath|Mux7~0_combout\ & ((\datapath|Mux12~11_combout\) # ((\datapath|Mux7~1_combout\)))) # (!\datapath|Mux7~0_combout\ & (((!\datapath|Mux7~1_combout\ & \datapath|Mux12~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux7~0_combout\,
	datab => \datapath|Mux12~11_combout\,
	datac => \datapath|Mux7~1_combout\,
	datad => \datapath|Mux12~15_combout\,
	combout => \datapath|Mux12~16_combout\);

-- Location: FF_X57_Y45_N19
\datapath|reg11[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[19]~61_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg11\(19));

-- Location: FF_X57_Y45_N17
\datapath|reg9[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[19]~61_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg9\(19));

-- Location: FF_X57_Y41_N21
\datapath|reg8[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[19]~61_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg8\(19));

-- Location: LCCOMB_X57_Y45_N16
\datapath|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux12~0_combout\ = (\datapath|inst\(21) & ((\datapath|inst\(22)) # ((\datapath|reg9\(19))))) # (!\datapath|inst\(21) & (!\datapath|inst\(22) & ((\datapath|reg8\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|inst\(22),
	datac => \datapath|reg9\(19),
	datad => \datapath|reg8\(19),
	combout => \datapath|Mux12~0_combout\);

-- Location: LCCOMB_X57_Y45_N18
\datapath|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux12~1_combout\ = (\datapath|inst\(22) & ((\datapath|Mux12~0_combout\ & ((\datapath|reg11\(19)))) # (!\datapath|Mux12~0_combout\ & (\datapath|reg10\(19))))) # (!\datapath|inst\(22) & (((\datapath|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg10\(19),
	datab => \datapath|inst\(22),
	datac => \datapath|reg11\(19),
	datad => \datapath|Mux12~0_combout\,
	combout => \datapath|Mux12~1_combout\);

-- Location: LCCOMB_X53_Y42_N14
\datapath|Mux12~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux12~19_combout\ = (\datapath|Mux7~1_combout\ & ((\datapath|Mux12~16_combout\ & (\datapath|Mux12~18_combout\)) # (!\datapath|Mux12~16_combout\ & ((\datapath|Mux12~1_combout\))))) # (!\datapath|Mux7~1_combout\ & 
-- (((\datapath|Mux12~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux12~18_combout\,
	datab => \datapath|Mux7~1_combout\,
	datac => \datapath|Mux12~16_combout\,
	datad => \datapath|Mux12~1_combout\,
	combout => \datapath|Mux12~19_combout\);

-- Location: LCCOMB_X48_Y46_N12
\datapath|mdu|mdu_l~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~41_combout\ = (\controller|mdu_mode_o~q\ & (\datapath|Mux12~19_combout\)) # (!\controller|mdu_mode_o~q\ & ((\datapath|Mux13~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller|mdu_mode_o~q\,
	datac => \datapath|Mux12~19_combout\,
	datad => \datapath|Mux13~19_combout\,
	combout => \datapath|mdu|mdu_l~41_combout\);

-- Location: LCCOMB_X45_Y41_N10
\datapath|mdu|mdu_l~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~42_combout\ = (\datapath|mdu|busy~q\ & ((\datapath|mdu|mdu_l\(18)))) # (!\datapath|mdu|busy~q\ & (\datapath|mdu|mdu_l~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|busy~q\,
	datab => \datapath|mdu|mdu_l~41_combout\,
	datad => \datapath|mdu|mdu_l\(18),
	combout => \datapath|mdu|mdu_l~42_combout\);

-- Location: FF_X45_Y41_N11
\datapath|mdu|mdu_l[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|mdu_l~42_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|mdu_l[10]~2_combout\,
	ena => \datapath|mdu|mdu_l[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_l\(19));

-- Location: LCCOMB_X45_Y41_N2
\datapath|mdu|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux13~1_combout\ = (\datapath|mdu|add_r_sel[0]~1_combout\ & (!\datapath|mdu|add_r_sel[1]~0_combout\ & ((\datapath|mdu|mdu_l\(19))))) # (!\datapath|mdu|add_r_sel[0]~1_combout\ & ((\datapath|mdu|Mux13~0_combout\) # 
-- ((\datapath|mdu|add_r_sel[1]~0_combout\ & !\datapath|mdu|mdu_l\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|add_r_sel[1]~0_combout\,
	datab => \datapath|mdu|Mux13~0_combout\,
	datac => \datapath|mdu|add_r_sel[0]~1_combout\,
	datad => \datapath|mdu|mdu_l\(19),
	combout => \datapath|mdu|Mux13~1_combout\);

-- Location: LCCOMB_X43_Y44_N22
\datapath|mdu|add_ot[19]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_ot[19]~36_combout\ = (\datapath|mdu|add_l[18]~18_combout\ & ((\datapath|mdu|Mux14~1_combout\ & (\datapath|mdu|add_ot[18]~35\ & VCC)) # (!\datapath|mdu|Mux14~1_combout\ & (!\datapath|mdu|add_ot[18]~35\)))) # 
-- (!\datapath|mdu|add_l[18]~18_combout\ & ((\datapath|mdu|Mux14~1_combout\ & (!\datapath|mdu|add_ot[18]~35\)) # (!\datapath|mdu|Mux14~1_combout\ & ((\datapath|mdu|add_ot[18]~35\) # (GND)))))
-- \datapath|mdu|add_ot[19]~37\ = CARRY((\datapath|mdu|add_l[18]~18_combout\ & (!\datapath|mdu|Mux14~1_combout\ & !\datapath|mdu|add_ot[18]~35\)) # (!\datapath|mdu|add_l[18]~18_combout\ & ((!\datapath|mdu|add_ot[18]~35\) # 
-- (!\datapath|mdu|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|add_l[18]~18_combout\,
	datab => \datapath|mdu|Mux14~1_combout\,
	datad => VCC,
	cin => \datapath|mdu|add_ot[18]~35\,
	combout => \datapath|mdu|add_ot[19]~36_combout\,
	cout => \datapath|mdu|add_ot[19]~37\);

-- Location: LCCOMB_X43_Y44_N24
\datapath|mdu|add_ot[20]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_ot[20]~38_combout\ = ((\datapath|mdu|add_l[19]~19_combout\ $ (\datapath|mdu|Mux13~1_combout\ $ (!\datapath|mdu|add_ot[19]~37\)))) # (GND)
-- \datapath|mdu|add_ot[20]~39\ = CARRY((\datapath|mdu|add_l[19]~19_combout\ & ((\datapath|mdu|Mux13~1_combout\) # (!\datapath|mdu|add_ot[19]~37\))) # (!\datapath|mdu|add_l[19]~19_combout\ & (\datapath|mdu|Mux13~1_combout\ & !\datapath|mdu|add_ot[19]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|add_l[19]~19_combout\,
	datab => \datapath|mdu|Mux13~1_combout\,
	datad => VCC,
	cin => \datapath|mdu|add_ot[19]~37\,
	combout => \datapath|mdu|add_ot[20]~38_combout\,
	cout => \datapath|mdu|add_ot[20]~39\);

-- Location: LCCOMB_X42_Y44_N0
\datapath|mdu|hireg~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|hireg~22_combout\ = (\datapath|mdu|cmode~q\ & (\datapath|mdu|add_ot[23]~44_combout\)) # (!\datapath|mdu|cmode~q\ & ((\datapath|mdu|add_ot[22]~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|cmode~q\,
	datab => \datapath|mdu|add_ot[23]~44_combout\,
	datad => \datapath|mdu|add_ot[22]~42_combout\,
	combout => \datapath|mdu|hireg~22_combout\);

-- Location: FF_X42_Y44_N1
\datapath|mdu|hireg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|hireg~22_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|ALT_INV_busy~q\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|hireg\(21));

-- Location: LCCOMB_X47_Y42_N12
\datapath|regnxt[21]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[21]~65_combout\ = (\datapath|regnxt[31]~0_combout\ & (((\controller|den~q\)))) # (!\datapath|regnxt[31]~0_combout\ & ((\controller|den~q\ & (\datapath|mdu|hireg\(21))) # (!\controller|den~q\ & ((\controller|ctrl_data_o\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regnxt[31]~0_combout\,
	datab => \datapath|mdu|hireg\(21),
	datac => \controller|den~q\,
	datad => \controller|ctrl_data_o\(21),
	combout => \datapath|regnxt[21]~65_combout\);

-- Location: LCCOMB_X50_Y39_N8
\datapath|regnxt[21]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[21]~66_combout\ = (\datapath|regnxt[31]~0_combout\ & ((\datapath|regnxt[21]~65_combout\ & ((\datapath|mdu|loreg\(21)))) # (!\datapath|regnxt[21]~65_combout\ & (\dbus_d_i[21]~input_o\)))) # (!\datapath|regnxt[31]~0_combout\ & 
-- (((\datapath|regnxt[21]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbus_d_i[21]~input_o\,
	datab => \datapath|regnxt[31]~0_combout\,
	datac => \datapath|mdu|loreg\(21),
	datad => \datapath|regnxt[21]~65_combout\,
	combout => \datapath|regnxt[21]~66_combout\);

-- Location: FF_X47_Y42_N17
\datapath|pgc[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|alu|Mux11~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|pgcen~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pgc\(21));

-- Location: FF_X60_Y47_N3
\datapath|reg16[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[21]~67_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg16\(21));

-- Location: FF_X60_Y47_N17
\datapath|reg24[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[21]~67_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg24\(21));

-- Location: LCCOMB_X60_Y47_N16
\datapath|Mux10~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux10~6_combout\ = (\datapath|inst\(23) & (((\datapath|inst\(24))))) # (!\datapath|inst\(23) & ((\datapath|inst\(24) & ((\datapath|reg24\(21)))) # (!\datapath|inst\(24) & (\datapath|reg16\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(23),
	datab => \datapath|reg16\(21),
	datac => \datapath|reg24\(21),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux10~6_combout\);

-- Location: FF_X60_Y44_N17
\datapath|reg20[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[21]~67_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg20\(21));

-- Location: LCCOMB_X60_Y44_N16
\datapath|Mux10~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux10~7_combout\ = (\datapath|Mux10~6_combout\ & ((\datapath|reg28\(21)) # ((!\datapath|inst\(23))))) # (!\datapath|Mux10~6_combout\ & (((\datapath|reg20\(21) & \datapath|inst\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg28\(21),
	datab => \datapath|Mux10~6_combout\,
	datac => \datapath|reg20\(21),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux10~7_combout\);

-- Location: LCCOMB_X54_Y40_N16
\datapath|Mux10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux10~8_combout\ = (\datapath|inst\(21) & (((\datapath|inst\(22))))) # (!\datapath|inst\(21) & ((\datapath|inst\(22) & (\datapath|Mux10~5_combout\)) # (!\datapath|inst\(22) & ((\datapath|Mux10~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux10~5_combout\,
	datab => \datapath|inst\(21),
	datac => \datapath|Mux10~7_combout\,
	datad => \datapath|inst\(22),
	combout => \datapath|Mux10~8_combout\);

-- Location: FF_X53_Y46_N19
\datapath|reg17[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[21]~67_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg17\(21));

-- Location: FF_X52_Y46_N19
\datapath|reg25[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[21]~67_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg25\(21));

-- Location: LCCOMB_X52_Y46_N18
\datapath|Mux10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux10~2_combout\ = (\datapath|inst\(24) & (((\datapath|reg25\(21)) # (\datapath|inst\(23))))) # (!\datapath|inst\(24) & (\datapath|reg17\(21) & ((!\datapath|inst\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|reg17\(21),
	datac => \datapath|reg25\(21),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux10~2_combout\);

-- Location: FF_X53_Y44_N17
\datapath|reg21[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[21]~67_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg21\(21));

-- Location: FF_X53_Y44_N11
\datapath|reg29[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[21]~67_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg29\(21));

-- Location: LCCOMB_X53_Y44_N16
\datapath|Mux10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux10~3_combout\ = (\datapath|inst\(23) & ((\datapath|Mux10~2_combout\ & ((\datapath|reg29\(21)))) # (!\datapath|Mux10~2_combout\ & (\datapath|reg21\(21))))) # (!\datapath|inst\(23) & (\datapath|Mux10~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(23),
	datab => \datapath|Mux10~2_combout\,
	datac => \datapath|reg21\(21),
	datad => \datapath|reg29\(21),
	combout => \datapath|Mux10~3_combout\);

-- Location: LCCOMB_X54_Y40_N26
\datapath|Mux10~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux10~11_combout\ = (\datapath|Mux10~8_combout\ & ((\datapath|Mux10~10_combout\) # ((!\datapath|inst\(21))))) # (!\datapath|Mux10~8_combout\ & (((\datapath|Mux10~3_combout\ & \datapath|inst\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux10~10_combout\,
	datab => \datapath|Mux10~8_combout\,
	datac => \datapath|Mux10~3_combout\,
	datad => \datapath|inst\(21),
	combout => \datapath|Mux10~11_combout\);

-- Location: FF_X57_Y40_N11
\datapath|reg3[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[21]~67_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg3\(21));

-- Location: FF_X57_Y42_N31
\datapath|reg1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[21]~67_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg1\(21));

-- Location: FF_X58_Y41_N9
\datapath|reg6[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[21]~67_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg6\(21));

-- Location: LCCOMB_X58_Y41_N8
\datapath|Mux10~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux10~12_combout\ = (\datapath|inst\(21) & (((\datapath|inst\(22))))) # (!\datapath|inst\(21) & ((\datapath|inst\(22) & ((\datapath|reg6\(21)))) # (!\datapath|inst\(22) & (\datapath|reg4\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg4\(21),
	datab => \datapath|inst\(21),
	datac => \datapath|reg6\(21),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux10~12_combout\);

-- Location: FF_X58_Y41_N15
\datapath|reg5[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[21]~67_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg5\(21));

-- Location: LCCOMB_X58_Y41_N14
\datapath|Mux10~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux10~13_combout\ = (\datapath|Mux10~12_combout\ & ((\datapath|reg7\(21)) # ((!\datapath|inst\(21))))) # (!\datapath|Mux10~12_combout\ & (((\datapath|reg5\(21) & \datapath|inst\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg7\(21),
	datab => \datapath|Mux10~12_combout\,
	datac => \datapath|reg5\(21),
	datad => \datapath|inst\(21),
	combout => \datapath|Mux10~13_combout\);

-- Location: LCCOMB_X59_Y41_N18
\datapath|Mux10~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux10~14_combout\ = (\datapath|Mux7~4_combout\ & (((\datapath|Mux10~13_combout\)) # (!\datapath|Mux7~3_combout\))) # (!\datapath|Mux7~4_combout\ & (\datapath|Mux7~3_combout\ & (\datapath|reg1\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux7~4_combout\,
	datab => \datapath|Mux7~3_combout\,
	datac => \datapath|reg1\(21),
	datad => \datapath|Mux10~13_combout\,
	combout => \datapath|Mux10~14_combout\);

-- Location: LCCOMB_X57_Y40_N10
\datapath|Mux10~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux10~15_combout\ = (\datapath|Mux7~2_combout\ & ((\datapath|Mux10~14_combout\ & ((\datapath|reg3\(21)))) # (!\datapath|Mux10~14_combout\ & (\datapath|reg2\(21))))) # (!\datapath|Mux7~2_combout\ & (((\datapath|Mux10~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg2\(21),
	datab => \datapath|Mux7~2_combout\,
	datac => \datapath|reg3\(21),
	datad => \datapath|Mux10~14_combout\,
	combout => \datapath|Mux10~15_combout\);

-- Location: LCCOMB_X54_Y40_N28
\datapath|Mux10~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux10~16_combout\ = (\datapath|Mux7~1_combout\ & (\datapath|Mux7~0_combout\)) # (!\datapath|Mux7~1_combout\ & ((\datapath|Mux7~0_combout\ & (\datapath|Mux10~11_combout\)) # (!\datapath|Mux7~0_combout\ & ((\datapath|Mux10~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux7~1_combout\,
	datab => \datapath|Mux7~0_combout\,
	datac => \datapath|Mux10~11_combout\,
	datad => \datapath|Mux10~15_combout\,
	combout => \datapath|Mux10~16_combout\);

-- Location: FF_X57_Y40_N17
\datapath|reg9[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[21]~67_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg9\(21));

-- Location: FF_X55_Y40_N11
\datapath|reg8[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[21]~67_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg8\(21));

-- Location: LCCOMB_X57_Y40_N16
\datapath|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux10~0_combout\ = (\datapath|inst\(21) & ((\datapath|inst\(22)) # ((\datapath|reg9\(21))))) # (!\datapath|inst\(21) & (!\datapath|inst\(22) & ((\datapath|reg8\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|inst\(22),
	datac => \datapath|reg9\(21),
	datad => \datapath|reg8\(21),
	combout => \datapath|Mux10~0_combout\);

-- Location: FF_X56_Y40_N29
\datapath|reg11[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[21]~67_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg11\(21));

-- Location: LCCOMB_X56_Y40_N28
\datapath|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux10~1_combout\ = (\datapath|Mux10~0_combout\ & (((\datapath|reg11\(21)) # (!\datapath|inst\(22))))) # (!\datapath|Mux10~0_combout\ & (\datapath|reg10\(21) & ((\datapath|inst\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg10\(21),
	datab => \datapath|Mux10~0_combout\,
	datac => \datapath|reg11\(21),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux10~1_combout\);

-- Location: FF_X57_Y39_N23
\datapath|reg12[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[21]~67_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg12\(21));

-- Location: FF_X50_Y39_N17
\datapath|reg14[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[21]~67_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg14\(21));

-- Location: LCCOMB_X50_Y39_N16
\datapath|Mux10~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux10~17_combout\ = (\datapath|inst\(21) & (((\datapath|inst\(22))))) # (!\datapath|inst\(21) & ((\datapath|inst\(22) & ((\datapath|reg14\(21)))) # (!\datapath|inst\(22) & (\datapath|reg12\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|reg12\(21),
	datac => \datapath|reg14\(21),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux10~17_combout\);

-- Location: LCCOMB_X55_Y39_N14
\datapath|Mux10~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux10~18_combout\ = (\datapath|Mux10~17_combout\ & ((\datapath|reg15\(21)) # ((!\datapath|inst\(21))))) # (!\datapath|Mux10~17_combout\ & (((\datapath|inst\(21) & \datapath|reg13\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg15\(21),
	datab => \datapath|Mux10~17_combout\,
	datac => \datapath|inst\(21),
	datad => \datapath|reg13\(21),
	combout => \datapath|Mux10~18_combout\);

-- Location: LCCOMB_X54_Y40_N14
\datapath|Mux10~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux10~19_combout\ = (\datapath|Mux7~1_combout\ & ((\datapath|Mux10~16_combout\ & ((\datapath|Mux10~18_combout\))) # (!\datapath|Mux10~16_combout\ & (\datapath|Mux10~1_combout\)))) # (!\datapath|Mux7~1_combout\ & (\datapath|Mux10~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux7~1_combout\,
	datab => \datapath|Mux10~16_combout\,
	datac => \datapath|Mux10~1_combout\,
	datad => \datapath|Mux10~18_combout\,
	combout => \datapath|Mux10~19_combout\);

-- Location: LCCOMB_X47_Y42_N16
\datapath|Selector10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector10~0_combout\ = (\controller|alu_l_sel_o~q\ & (\datapath|pgc\(21))) # (!\controller|alu_l_sel_o~q\ & ((\datapath|Mux10~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|alu_l_sel_o~q\,
	datac => \datapath|pgc\(21),
	datad => \datapath|Mux10~19_combout\,
	combout => \datapath|Selector10~0_combout\);

-- Location: LCCOMB_X47_Y42_N24
\datapath|alu|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux11~0_combout\ = (\datapath|Selector42~0_combout\ & ((\datapath|alu|Mux27~0_combout\) # ((\datapath|Selector10~0_combout\ & !\datapath|alu|Mux27~1_combout\)))) # (!\datapath|Selector42~0_combout\ & (\datapath|alu|Mux27~0_combout\ & 
-- ((\datapath|Selector10~0_combout\) # (\datapath|alu|Mux27~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector42~0_combout\,
	datab => \datapath|Selector10~0_combout\,
	datac => \datapath|alu|Mux27~1_combout\,
	datad => \datapath|alu|Mux27~0_combout\,
	combout => \datapath|alu|Mux11~0_combout\);

-- Location: LCCOMB_X47_Y45_N28
\datapath|alu|Add0~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~66_combout\ = ((\datapath|Selector10~0_combout\ $ (\datapath|alu|Add0~65_combout\ $ (!\datapath|alu|Add0~64\)))) # (GND)
-- \datapath|alu|Add0~67\ = CARRY((\datapath|Selector10~0_combout\ & ((\datapath|alu|Add0~65_combout\) # (!\datapath|alu|Add0~64\))) # (!\datapath|Selector10~0_combout\ & (\datapath|alu|Add0~65_combout\ & !\datapath|alu|Add0~64\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector10~0_combout\,
	datab => \datapath|alu|Add0~65_combout\,
	datad => VCC,
	cin => \datapath|alu|Add0~64\,
	combout => \datapath|alu|Add0~66_combout\,
	cout => \datapath|alu|Add0~67\);

-- Location: LCCOMB_X47_Y42_N28
\datapath|alu|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux11~1_combout\ = (\datapath|alu|Mux11~0_combout\ & ((\datapath|alu|alu_res~90_combout\) # ((!\datapath|alu|Mux27~1_combout\)))) # (!\datapath|alu|Mux11~0_combout\ & (((\datapath|alu|Mux27~1_combout\ & \datapath|alu|Add0~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|alu_res~90_combout\,
	datab => \datapath|alu|Mux11~0_combout\,
	datac => \datapath|alu|Mux27~1_combout\,
	datad => \datapath|alu|Add0~66_combout\,
	combout => \datapath|alu|Mux11~1_combout\);

-- Location: LCCOMB_X50_Y39_N18
\datapath|regnxt[21]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[21]~67_combout\ = (\datapath|regnxt[31]~3_combout\ & (\datapath|regnxt[21]~66_combout\)) # (!\datapath|regnxt[31]~3_combout\ & ((\datapath|alu|Mux11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|regnxt[31]~3_combout\,
	datac => \datapath|regnxt[21]~66_combout\,
	datad => \datapath|alu|Mux11~1_combout\,
	combout => \datapath|regnxt[21]~67_combout\);

-- Location: FF_X55_Y39_N21
\datapath|reg13[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[21]~67_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg13\(21));

-- Location: FF_X50_Y39_N19
\datapath|reg15[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regnxt[21]~67_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \datapath|reg_en\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg15\(21));

-- Location: LCCOMB_X55_Y39_N20
\datapath|Mux42~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux42~18_combout\ = (\datapath|Mux42~17_combout\ & (((\datapath|reg15\(21))) # (!\datapath|inst\(16)))) # (!\datapath|Mux42~17_combout\ & (\datapath|inst\(16) & (\datapath|reg13\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux42~17_combout\,
	datab => \datapath|inst\(16),
	datac => \datapath|reg13\(21),
	datad => \datapath|reg15\(21),
	combout => \datapath|Mux42~18_combout\);

-- Location: FF_X55_Y40_N9
\datapath|reg10[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[21]~67_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg10\(21));

-- Location: LCCOMB_X55_Y40_N8
\datapath|Mux42~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux42~1_combout\ = (\datapath|Mux42~0_combout\ & (((\datapath|reg11\(21))) # (!\datapath|inst\(17)))) # (!\datapath|Mux42~0_combout\ & (\datapath|inst\(17) & (\datapath|reg10\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux42~0_combout\,
	datab => \datapath|inst\(17),
	datac => \datapath|reg10\(21),
	datad => \datapath|reg11\(21),
	combout => \datapath|Mux42~1_combout\);

-- Location: FF_X57_Y42_N21
\datapath|reg2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[21]~67_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg2\(21));

-- Location: LCCOMB_X57_Y42_N20
\datapath|Mux42~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux42~15_combout\ = (\datapath|Mux42~14_combout\ & (((\datapath|reg3\(21))) # (!\datapath|Mux61~3_combout\))) # (!\datapath|Mux42~14_combout\ & (\datapath|Mux61~3_combout\ & (\datapath|reg2\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux42~14_combout\,
	datab => \datapath|Mux61~3_combout\,
	datac => \datapath|reg2\(21),
	datad => \datapath|reg3\(21),
	combout => \datapath|Mux42~15_combout\);

-- Location: LCCOMB_X53_Y46_N18
\datapath|Mux42~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux42~2_combout\ = (\datapath|inst\(19) & ((\datapath|reg25\(21)) # ((\datapath|inst\(18))))) # (!\datapath|inst\(19) & (((\datapath|reg17\(21) & !\datapath|inst\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg25\(21),
	datab => \datapath|inst\(19),
	datac => \datapath|reg17\(21),
	datad => \datapath|inst\(18),
	combout => \datapath|Mux42~2_combout\);

-- Location: LCCOMB_X53_Y44_N10
\datapath|Mux42~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux42~3_combout\ = (\datapath|inst\(18) & ((\datapath|Mux42~2_combout\ & ((\datapath|reg29\(21)))) # (!\datapath|Mux42~2_combout\ & (\datapath|reg21\(21))))) # (!\datapath|inst\(18) & (((\datapath|Mux42~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|reg21\(21),
	datac => \datapath|reg29\(21),
	datad => \datapath|Mux42~2_combout\,
	combout => \datapath|Mux42~3_combout\);

-- Location: FF_X60_Y43_N19
\datapath|reg31[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[21]~67_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg31\(21));

-- Location: FF_X60_Y43_N17
\datapath|reg27[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[21]~67_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg27\(21));

-- Location: LCCOMB_X60_Y43_N18
\datapath|Mux42~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux42~10_combout\ = (\datapath|Mux42~9_combout\ & (((\datapath|reg31\(21))) # (!\datapath|inst\(19)))) # (!\datapath|Mux42~9_combout\ & (\datapath|inst\(19) & ((\datapath|reg27\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux42~9_combout\,
	datab => \datapath|inst\(19),
	datac => \datapath|reg31\(21),
	datad => \datapath|reg27\(21),
	combout => \datapath|Mux42~10_combout\);

-- Location: FF_X53_Y45_N9
\datapath|reg26[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[21]~67_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg26\(21));

-- Location: FF_X53_Y45_N19
\datapath|reg30[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[21]~67_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg30\(21));

-- Location: LCCOMB_X53_Y45_N18
\datapath|Mux42~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux42~5_combout\ = (\datapath|Mux42~4_combout\ & (((\datapath|reg30\(21)) # (!\datapath|inst\(19))))) # (!\datapath|Mux42~4_combout\ & (\datapath|reg26\(21) & ((\datapath|inst\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux42~4_combout\,
	datab => \datapath|reg26\(21),
	datac => \datapath|reg30\(21),
	datad => \datapath|inst\(19),
	combout => \datapath|Mux42~5_combout\);

-- Location: LCCOMB_X60_Y47_N2
\datapath|Mux42~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux42~6_combout\ = (\datapath|inst\(19) & ((\datapath|reg24\(21)) # ((\datapath|inst\(18))))) # (!\datapath|inst\(19) & (((\datapath|reg16\(21) & !\datapath|inst\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg24\(21),
	datab => \datapath|inst\(19),
	datac => \datapath|reg16\(21),
	datad => \datapath|inst\(18),
	combout => \datapath|Mux42~6_combout\);

-- Location: FF_X60_Y44_N27
\datapath|reg28[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[21]~67_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg28\(21));

-- Location: LCCOMB_X60_Y44_N26
\datapath|Mux42~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux42~7_combout\ = (\datapath|inst\(18) & ((\datapath|Mux42~6_combout\ & (\datapath|reg28\(21))) # (!\datapath|Mux42~6_combout\ & ((\datapath|reg20\(21)))))) # (!\datapath|inst\(18) & (\datapath|Mux42~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|Mux42~6_combout\,
	datac => \datapath|reg28\(21),
	datad => \datapath|reg20\(21),
	combout => \datapath|Mux42~7_combout\);

-- Location: LCCOMB_X49_Y41_N12
\datapath|Mux42~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux42~8_combout\ = (\datapath|inst\(16) & (((\datapath|inst\(17))))) # (!\datapath|inst\(16) & ((\datapath|inst\(17) & (\datapath|Mux42~5_combout\)) # (!\datapath|inst\(17) & ((\datapath|Mux42~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|Mux42~5_combout\,
	datac => \datapath|Mux42~7_combout\,
	datad => \datapath|inst\(17),
	combout => \datapath|Mux42~8_combout\);

-- Location: LCCOMB_X49_Y41_N14
\datapath|Mux42~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux42~11_combout\ = (\datapath|inst\(16) & ((\datapath|Mux42~8_combout\ & ((\datapath|Mux42~10_combout\))) # (!\datapath|Mux42~8_combout\ & (\datapath|Mux42~3_combout\)))) # (!\datapath|inst\(16) & (((\datapath|Mux42~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|Mux42~3_combout\,
	datac => \datapath|Mux42~10_combout\,
	datad => \datapath|Mux42~8_combout\,
	combout => \datapath|Mux42~11_combout\);

-- Location: LCCOMB_X49_Y41_N24
\datapath|Mux42~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux42~16_combout\ = (\datapath|Mux61~4_combout\ & (((\datapath|Mux61~0_combout\)))) # (!\datapath|Mux61~4_combout\ & ((\datapath|Mux61~0_combout\ & ((\datapath|Mux42~11_combout\))) # (!\datapath|Mux61~0_combout\ & 
-- (\datapath|Mux42~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~4_combout\,
	datab => \datapath|Mux42~15_combout\,
	datac => \datapath|Mux42~11_combout\,
	datad => \datapath|Mux61~0_combout\,
	combout => \datapath|Mux42~16_combout\);

-- Location: LCCOMB_X49_Y41_N8
\datapath|Mux42~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux42~19_combout\ = (\datapath|Mux61~4_combout\ & ((\datapath|Mux42~16_combout\ & (\datapath|Mux42~18_combout\)) # (!\datapath|Mux42~16_combout\ & ((\datapath|Mux42~1_combout\))))) # (!\datapath|Mux61~4_combout\ & 
-- (((\datapath|Mux42~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~4_combout\,
	datab => \datapath|Mux42~18_combout\,
	datac => \datapath|Mux42~1_combout\,
	datad => \datapath|Mux42~16_combout\,
	combout => \datapath|Mux42~19_combout\);

-- Location: FF_X49_Y41_N9
\datapath|mdu|mdu_r[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Mux42~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|Equal1~10_combout\,
	ena => \datapath|mdu|cmode~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_r\(21));

-- Location: LCCOMB_X45_Y41_N24
\datapath|mdu|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux11~0_combout\ = (!\datapath|mdu|cmode~q\ & (!\datapath|mdu|LessThan0~62_combout\ & !\datapath|mdu|mdu_r\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|cmode~q\,
	datab => \datapath|mdu|LessThan0~62_combout\,
	datad => \datapath|mdu|mdu_r\(21),
	combout => \datapath|mdu|Mux11~0_combout\);

-- Location: LCCOMB_X49_Y41_N18
\datapath|mdu|mdu_l~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~45_combout\ = (\controller|mdu_mode_o~q\ & (\datapath|Mux10~19_combout\)) # (!\controller|mdu_mode_o~q\ & ((\datapath|Mux11~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux10~19_combout\,
	datab => \datapath|Mux11~19_combout\,
	datac => \controller|mdu_mode_o~q\,
	combout => \datapath|mdu|mdu_l~45_combout\);

-- Location: LCCOMB_X45_Y41_N6
\datapath|mdu|mdu_l~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~46_combout\ = (\datapath|mdu|busy~q\ & (\datapath|mdu|mdu_l\(20))) # (!\datapath|mdu|busy~q\ & ((\datapath|mdu|mdu_l~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|mdu_l\(20),
	datac => \datapath|mdu|busy~q\,
	datad => \datapath|mdu|mdu_l~45_combout\,
	combout => \datapath|mdu|mdu_l~46_combout\);

-- Location: FF_X45_Y41_N7
\datapath|mdu|mdu_l[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|mdu_l~46_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|mdu_l[10]~2_combout\,
	ena => \datapath|mdu|mdu_l[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_l\(21));

-- Location: LCCOMB_X45_Y41_N26
\datapath|mdu|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux11~1_combout\ = (\datapath|mdu|add_r_sel[0]~1_combout\ & (!\datapath|mdu|add_r_sel[1]~0_combout\ & ((\datapath|mdu|mdu_l\(21))))) # (!\datapath|mdu|add_r_sel[0]~1_combout\ & ((\datapath|mdu|Mux11~0_combout\) # 
-- ((\datapath|mdu|add_r_sel[1]~0_combout\ & !\datapath|mdu|mdu_l\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|add_r_sel[1]~0_combout\,
	datab => \datapath|mdu|Mux11~0_combout\,
	datac => \datapath|mdu|add_r_sel[0]~1_combout\,
	datad => \datapath|mdu|mdu_l\(21),
	combout => \datapath|mdu|Mux11~1_combout\);

-- Location: LCCOMB_X43_Y44_N26
\datapath|mdu|add_ot[21]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_ot[21]~40_combout\ = (\datapath|mdu|Mux12~1_combout\ & ((\datapath|mdu|add_l[20]~20_combout\ & (\datapath|mdu|add_ot[20]~39\ & VCC)) # (!\datapath|mdu|add_l[20]~20_combout\ & (!\datapath|mdu|add_ot[20]~39\)))) # 
-- (!\datapath|mdu|Mux12~1_combout\ & ((\datapath|mdu|add_l[20]~20_combout\ & (!\datapath|mdu|add_ot[20]~39\)) # (!\datapath|mdu|add_l[20]~20_combout\ & ((\datapath|mdu|add_ot[20]~39\) # (GND)))))
-- \datapath|mdu|add_ot[21]~41\ = CARRY((\datapath|mdu|Mux12~1_combout\ & (!\datapath|mdu|add_l[20]~20_combout\ & !\datapath|mdu|add_ot[20]~39\)) # (!\datapath|mdu|Mux12~1_combout\ & ((!\datapath|mdu|add_ot[20]~39\) # 
-- (!\datapath|mdu|add_l[20]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|Mux12~1_combout\,
	datab => \datapath|mdu|add_l[20]~20_combout\,
	datad => VCC,
	cin => \datapath|mdu|add_ot[20]~39\,
	combout => \datapath|mdu|add_ot[21]~40_combout\,
	cout => \datapath|mdu|add_ot[21]~41\);

-- Location: LCCOMB_X43_Y44_N28
\datapath|mdu|add_ot[22]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_ot[22]~42_combout\ = ((\datapath|mdu|add_l[21]~21_combout\ $ (\datapath|mdu|Mux11~1_combout\ $ (!\datapath|mdu|add_ot[21]~41\)))) # (GND)
-- \datapath|mdu|add_ot[22]~43\ = CARRY((\datapath|mdu|add_l[21]~21_combout\ & ((\datapath|mdu|Mux11~1_combout\) # (!\datapath|mdu|add_ot[21]~41\))) # (!\datapath|mdu|add_l[21]~21_combout\ & (\datapath|mdu|Mux11~1_combout\ & !\datapath|mdu|add_ot[21]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|add_l[21]~21_combout\,
	datab => \datapath|mdu|Mux11~1_combout\,
	datad => VCC,
	cin => \datapath|mdu|add_ot[21]~41\,
	combout => \datapath|mdu|add_ot[22]~42_combout\,
	cout => \datapath|mdu|add_ot[22]~43\);

-- Location: LCCOMB_X42_Y44_N14
\datapath|mdu|hireg~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|hireg~21_combout\ = (\datapath|mdu|cmode~q\ & (\datapath|mdu|add_ot[22]~42_combout\)) # (!\datapath|mdu|cmode~q\ & ((\datapath|mdu|add_ot[21]~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|cmode~q\,
	datab => \datapath|mdu|add_ot[22]~42_combout\,
	datad => \datapath|mdu|add_ot[21]~40_combout\,
	combout => \datapath|mdu|hireg~21_combout\);

-- Location: FF_X42_Y44_N15
\datapath|mdu|hireg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|hireg~21_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|ALT_INV_busy~q\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|hireg\(20));

-- Location: LCCOMB_X42_Y44_N28
\datapath|mdu|add_l[20]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_l[20]~20_combout\ = (\datapath|mdu|cmode~q\ & (\datapath|mdu|hireg\(20))) # (!\datapath|mdu|cmode~q\ & ((\datapath|mdu|hireg\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|hireg\(20),
	datac => \datapath|mdu|hireg\(19),
	datad => \datapath|mdu|cmode~q\,
	combout => \datapath|mdu|add_l[20]~20_combout\);

-- Location: LCCOMB_X42_Y44_N4
\datapath|mdu|hireg~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|hireg~20_combout\ = (\datapath|mdu|cmode~q\ & ((\datapath|mdu|add_ot[21]~40_combout\))) # (!\datapath|mdu|cmode~q\ & (\datapath|mdu|add_ot[20]~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|cmode~q\,
	datac => \datapath|mdu|add_ot[20]~38_combout\,
	datad => \datapath|mdu|add_ot[21]~40_combout\,
	combout => \datapath|mdu|hireg~20_combout\);

-- Location: FF_X42_Y44_N5
\datapath|mdu|hireg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|hireg~20_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|ALT_INV_busy~q\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|hireg\(19));

-- Location: LCCOMB_X50_Y39_N12
\datapath|regnxt[19]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[19]~59_combout\ = (\datapath|regnxt[31]~0_combout\ & (((\controller|den~q\)))) # (!\datapath|regnxt[31]~0_combout\ & ((\controller|den~q\ & ((\datapath|mdu|hireg\(19)))) # (!\controller|den~q\ & (\controller|ctrl_data_o\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_data_o\(19),
	datab => \datapath|regnxt[31]~0_combout\,
	datac => \controller|den~q\,
	datad => \datapath|mdu|hireg\(19),
	combout => \datapath|regnxt[19]~59_combout\);

-- Location: LCCOMB_X50_Y39_N6
\datapath|regnxt[19]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[19]~60_combout\ = (\datapath|regnxt[31]~0_combout\ & ((\datapath|regnxt[19]~59_combout\ & ((\datapath|mdu|loreg\(19)))) # (!\datapath|regnxt[19]~59_combout\ & (\dbus_d_i[19]~input_o\)))) # (!\datapath|regnxt[31]~0_combout\ & 
-- (((\datapath|regnxt[19]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbus_d_i[19]~input_o\,
	datab => \datapath|regnxt[31]~0_combout\,
	datac => \datapath|mdu|loreg\(19),
	datad => \datapath|regnxt[19]~59_combout\,
	combout => \datapath|regnxt[19]~60_combout\);

-- Location: LCCOMB_X50_Y39_N22
\datapath|regnxt[19]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[19]~61_combout\ = (\datapath|regnxt[31]~3_combout\ & ((\datapath|regnxt[19]~60_combout\))) # (!\datapath|regnxt[31]~3_combout\ & (\datapath|alu|Mux13~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Mux13~1_combout\,
	datab => \datapath|regnxt[31]~3_combout\,
	datad => \datapath|regnxt[19]~60_combout\,
	combout => \datapath|regnxt[19]~61_combout\);

-- Location: FF_X55_Y39_N19
\datapath|reg13[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[19]~61_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg13\(19));

-- Location: FF_X57_Y39_N19
\datapath|reg12[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[19]~61_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg12\(19));

-- Location: FF_X50_Y39_N21
\datapath|reg14[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[19]~61_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg14\(19));

-- Location: LCCOMB_X57_Y39_N18
\datapath|Mux44~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux44~17_combout\ = (\datapath|inst\(16) & (\datapath|inst\(17))) # (!\datapath|inst\(16) & ((\datapath|inst\(17) & ((\datapath|reg14\(19)))) # (!\datapath|inst\(17) & (\datapath|reg12\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg12\(19),
	datad => \datapath|reg14\(19),
	combout => \datapath|Mux44~17_combout\);

-- Location: LCCOMB_X55_Y39_N18
\datapath|Mux44~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux44~18_combout\ = (\datapath|inst\(16) & ((\datapath|Mux44~17_combout\ & (\datapath|reg15\(19))) # (!\datapath|Mux44~17_combout\ & ((\datapath|reg13\(19)))))) # (!\datapath|inst\(16) & (((\datapath|Mux44~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg15\(19),
	datab => \datapath|inst\(16),
	datac => \datapath|reg13\(19),
	datad => \datapath|Mux44~17_combout\,
	combout => \datapath|Mux44~18_combout\);

-- Location: FF_X57_Y39_N9
\datapath|reg4[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[19]~61_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg4\(19));

-- Location: FF_X58_Y41_N11
\datapath|reg6[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[19]~61_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg6\(19));

-- Location: LCCOMB_X57_Y39_N8
\datapath|Mux44~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux44~12_combout\ = (\datapath|inst\(16) & (\datapath|inst\(17))) # (!\datapath|inst\(16) & ((\datapath|inst\(17) & ((\datapath|reg6\(19)))) # (!\datapath|inst\(17) & (\datapath|reg4\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg4\(19),
	datad => \datapath|reg6\(19),
	combout => \datapath|Mux44~12_combout\);

-- Location: LCCOMB_X58_Y42_N20
\datapath|Mux44~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux44~13_combout\ = (\datapath|inst\(16) & ((\datapath|Mux44~12_combout\ & (\datapath|reg7\(19))) # (!\datapath|Mux44~12_combout\ & ((\datapath|reg5\(19)))))) # (!\datapath|inst\(16) & (\datapath|Mux44~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|Mux44~12_combout\,
	datac => \datapath|reg7\(19),
	datad => \datapath|reg5\(19),
	combout => \datapath|Mux44~13_combout\);

-- Location: LCCOMB_X57_Y42_N6
\datapath|Mux44~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux44~14_combout\ = (\datapath|Mux61~1_combout\ & ((\datapath|Mux61~2_combout\ & ((\datapath|Mux44~13_combout\))) # (!\datapath|Mux61~2_combout\ & (\datapath|reg1\(19))))) # (!\datapath|Mux61~1_combout\ & (\datapath|Mux61~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~1_combout\,
	datab => \datapath|Mux61~2_combout\,
	datac => \datapath|reg1\(19),
	datad => \datapath|Mux44~13_combout\,
	combout => \datapath|Mux44~14_combout\);

-- Location: LCCOMB_X57_Y42_N28
\datapath|Mux44~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux44~15_combout\ = (\datapath|Mux61~3_combout\ & ((\datapath|Mux44~14_combout\ & (\datapath|reg3\(19))) # (!\datapath|Mux44~14_combout\ & ((\datapath|reg2\(19)))))) # (!\datapath|Mux61~3_combout\ & (((\datapath|Mux44~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg3\(19),
	datab => \datapath|Mux61~3_combout\,
	datac => \datapath|reg2\(19),
	datad => \datapath|Mux44~14_combout\,
	combout => \datapath|Mux44~15_combout\);

-- Location: FF_X60_Y43_N11
\datapath|reg31[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[19]~61_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg31\(19));

-- Location: FF_X60_Y46_N27
\datapath|reg19[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[19]~61_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg19\(19));

-- Location: LCCOMB_X60_Y46_N26
\datapath|Mux44~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux44~9_combout\ = (\datapath|inst\(19) & (\datapath|inst\(18))) # (!\datapath|inst\(19) & ((\datapath|inst\(18) & ((\datapath|reg23\(19)))) # (!\datapath|inst\(18) & (\datapath|reg19\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|inst\(18),
	datac => \datapath|reg19\(19),
	datad => \datapath|reg23\(19),
	combout => \datapath|Mux44~9_combout\);

-- Location: LCCOMB_X60_Y43_N10
\datapath|Mux44~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux44~10_combout\ = (\datapath|inst\(19) & ((\datapath|Mux44~9_combout\ & ((\datapath|reg31\(19)))) # (!\datapath|Mux44~9_combout\ & (\datapath|reg27\(19))))) # (!\datapath|inst\(19) & (((\datapath|Mux44~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|reg27\(19),
	datac => \datapath|reg31\(19),
	datad => \datapath|Mux44~9_combout\,
	combout => \datapath|Mux44~10_combout\);

-- Location: FF_X53_Y44_N9
\datapath|reg21[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[19]~61_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg21\(19));

-- Location: FF_X53_Y44_N27
\datapath|reg29[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[19]~61_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg29\(19));

-- Location: FF_X53_Y46_N21
\datapath|reg17[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[19]~61_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg17\(19));

-- Location: FF_X52_Y46_N29
\datapath|reg25[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[19]~61_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg25\(19));

-- Location: LCCOMB_X53_Y46_N20
\datapath|Mux44~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux44~2_combout\ = (\datapath|inst\(19) & ((\datapath|inst\(18)) # ((\datapath|reg25\(19))))) # (!\datapath|inst\(19) & (!\datapath|inst\(18) & (\datapath|reg17\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|inst\(18),
	datac => \datapath|reg17\(19),
	datad => \datapath|reg25\(19),
	combout => \datapath|Mux44~2_combout\);

-- Location: LCCOMB_X53_Y44_N26
\datapath|Mux44~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux44~3_combout\ = (\datapath|inst\(18) & ((\datapath|Mux44~2_combout\ & ((\datapath|reg29\(19)))) # (!\datapath|Mux44~2_combout\ & (\datapath|reg21\(19))))) # (!\datapath|inst\(18) & (((\datapath|Mux44~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|reg21\(19),
	datac => \datapath|reg29\(19),
	datad => \datapath|Mux44~2_combout\,
	combout => \datapath|Mux44~3_combout\);

-- Location: LCCOMB_X52_Y44_N0
\datapath|Mux44~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux44~11_combout\ = (\datapath|Mux44~8_combout\ & ((\datapath|Mux44~10_combout\) # ((!\datapath|inst\(16))))) # (!\datapath|Mux44~8_combout\ & (((\datapath|inst\(16) & \datapath|Mux44~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux44~8_combout\,
	datab => \datapath|Mux44~10_combout\,
	datac => \datapath|inst\(16),
	datad => \datapath|Mux44~3_combout\,
	combout => \datapath|Mux44~11_combout\);

-- Location: LCCOMB_X52_Y44_N2
\datapath|Mux44~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux44~16_combout\ = (\datapath|Mux61~0_combout\ & (((\datapath|Mux61~4_combout\) # (\datapath|Mux44~11_combout\)))) # (!\datapath|Mux61~0_combout\ & (\datapath|Mux44~15_combout\ & (!\datapath|Mux61~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~0_combout\,
	datab => \datapath|Mux44~15_combout\,
	datac => \datapath|Mux61~4_combout\,
	datad => \datapath|Mux44~11_combout\,
	combout => \datapath|Mux44~16_combout\);

-- Location: LCCOMB_X52_Y44_N26
\datapath|Mux44~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux44~19_combout\ = (\datapath|Mux61~4_combout\ & ((\datapath|Mux44~16_combout\ & ((\datapath|Mux44~18_combout\))) # (!\datapath|Mux44~16_combout\ & (\datapath|Mux44~1_combout\)))) # (!\datapath|Mux61~4_combout\ & 
-- (((\datapath|Mux44~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux44~1_combout\,
	datab => \datapath|Mux44~18_combout\,
	datac => \datapath|Mux61~4_combout\,
	datad => \datapath|Mux44~16_combout\,
	combout => \datapath|Mux44~19_combout\);

-- Location: LCCOMB_X49_Y44_N8
\controller|cmp_r_sel_o~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|cmp_r_sel_o~0_combout\ = !\datapath|inst\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath|inst\(27),
	combout => \controller|cmp_r_sel_o~0_combout\);

-- Location: FF_X49_Y44_N9
\controller|cmp_r_sel_o\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \controller|cmp_r_sel_o~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller|cmp_r_sel_o~q\);

-- Location: LCCOMB_X48_Y46_N28
\datapath|Selector76~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector76~0_combout\ = (\datapath|Mux44~19_combout\ & \controller|cmp_r_sel_o~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|Mux44~19_combout\,
	datad => \controller|cmp_r_sel_o~q\,
	combout => \datapath|Selector76~0_combout\);

-- Location: FF_X53_Y40_N13
\datapath|reg14[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[18]~58_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg14\(18));

-- Location: FF_X54_Y40_N7
\datapath|reg12[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[18]~58_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg12\(18));

-- Location: FF_X54_Y40_N13
\datapath|reg13[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[18]~58_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg13\(18));

-- Location: LCCOMB_X54_Y40_N6
\datapath|Mux45~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux45~17_combout\ = (\datapath|inst\(16) & ((\datapath|inst\(17)) # ((\datapath|reg13\(18))))) # (!\datapath|inst\(16) & (!\datapath|inst\(17) & (\datapath|reg12\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg12\(18),
	datad => \datapath|reg13\(18),
	combout => \datapath|Mux45~17_combout\);

-- Location: LCCOMB_X53_Y40_N12
\datapath|Mux45~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux45~18_combout\ = (\datapath|inst\(17) & ((\datapath|Mux45~17_combout\ & (\datapath|reg15\(18))) # (!\datapath|Mux45~17_combout\ & ((\datapath|reg14\(18)))))) # (!\datapath|inst\(17) & (((\datapath|Mux45~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg15\(18),
	datab => \datapath|inst\(17),
	datac => \datapath|reg14\(18),
	datad => \datapath|Mux45~17_combout\,
	combout => \datapath|Mux45~18_combout\);

-- Location: FF_X53_Y46_N3
\datapath|reg17[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[18]~58_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg17\(18));

-- Location: LCCOMB_X53_Y46_N2
\datapath|Mux45~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux45~2_combout\ = (\datapath|inst\(18) & (((\datapath|inst\(19))))) # (!\datapath|inst\(18) & ((\datapath|inst\(19) & (\datapath|reg25\(18))) # (!\datapath|inst\(19) & ((\datapath|reg17\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg25\(18),
	datab => \datapath|inst\(18),
	datac => \datapath|reg17\(18),
	datad => \datapath|inst\(19),
	combout => \datapath|Mux45~2_combout\);

-- Location: FF_X53_Y47_N23
\datapath|reg29[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[18]~58_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg29\(18));

-- Location: FF_X53_Y47_N29
\datapath|reg21[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[18]~58_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg21\(18));

-- Location: LCCOMB_X53_Y47_N22
\datapath|Mux45~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux45~3_combout\ = (\datapath|inst\(18) & ((\datapath|Mux45~2_combout\ & (\datapath|reg29\(18))) # (!\datapath|Mux45~2_combout\ & ((\datapath|reg21\(18)))))) # (!\datapath|inst\(18) & (\datapath|Mux45~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|Mux45~2_combout\,
	datac => \datapath|reg29\(18),
	datad => \datapath|reg21\(18),
	combout => \datapath|Mux45~3_combout\);

-- Location: LCCOMB_X52_Y44_N24
\datapath|Mux45~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux45~6_combout\ = (\datapath|inst\(16) & (((\datapath|Mux45~3_combout\) # (\datapath|inst\(17))))) # (!\datapath|inst\(16) & (\datapath|Mux45~5_combout\ & ((!\datapath|inst\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux45~5_combout\,
	datab => \datapath|Mux45~3_combout\,
	datac => \datapath|inst\(16),
	datad => \datapath|inst\(17),
	combout => \datapath|Mux45~6_combout\);

-- Location: FF_X54_Y48_N27
\datapath|reg18[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[18]~58_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg18\(18));

-- Location: FF_X54_Y48_N25
\datapath|reg22[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[18]~58_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg22\(18));

-- Location: LCCOMB_X54_Y48_N26
\datapath|Mux45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux45~0_combout\ = (\datapath|inst\(19) & (\datapath|inst\(18))) # (!\datapath|inst\(19) & ((\datapath|inst\(18) & ((\datapath|reg22\(18)))) # (!\datapath|inst\(18) & (\datapath|reg18\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|inst\(18),
	datac => \datapath|reg18\(18),
	datad => \datapath|reg22\(18),
	combout => \datapath|Mux45~0_combout\);

-- Location: FF_X55_Y48_N13
\datapath|reg26[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[18]~58_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg26\(18));

-- Location: LCCOMB_X55_Y48_N12
\datapath|Mux45~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux45~1_combout\ = (\datapath|Mux45~0_combout\ & ((\datapath|reg30\(18)) # ((!\datapath|inst\(19))))) # (!\datapath|Mux45~0_combout\ & (((\datapath|reg26\(18) & \datapath|inst\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg30\(18),
	datab => \datapath|Mux45~0_combout\,
	datac => \datapath|reg26\(18),
	datad => \datapath|inst\(19),
	combout => \datapath|Mux45~1_combout\);

-- Location: LCCOMB_X52_Y44_N10
\datapath|Mux45~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux45~9_combout\ = (\datapath|Mux45~6_combout\ & ((\datapath|Mux45~8_combout\) # ((!\datapath|inst\(17))))) # (!\datapath|Mux45~6_combout\ & (((\datapath|Mux45~1_combout\ & \datapath|inst\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux45~8_combout\,
	datab => \datapath|Mux45~6_combout\,
	datac => \datapath|Mux45~1_combout\,
	datad => \datapath|inst\(17),
	combout => \datapath|Mux45~9_combout\);

-- Location: FF_X55_Y46_N9
\datapath|reg9[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[18]~58_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg9\(18));

-- Location: FF_X55_Y46_N11
\datapath|reg11[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[18]~58_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg11\(18));

-- Location: FF_X56_Y46_N27
\datapath|reg8[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[18]~58_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg8\(18));

-- Location: FF_X56_Y46_N25
\datapath|reg10[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[18]~58_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg10\(18));

-- Location: LCCOMB_X56_Y46_N26
\datapath|Mux45~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux45~10_combout\ = (\datapath|inst\(16) & (\datapath|inst\(17))) # (!\datapath|inst\(16) & ((\datapath|inst\(17) & ((\datapath|reg10\(18)))) # (!\datapath|inst\(17) & (\datapath|reg8\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg8\(18),
	datad => \datapath|reg10\(18),
	combout => \datapath|Mux45~10_combout\);

-- Location: LCCOMB_X55_Y46_N10
\datapath|Mux45~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux45~11_combout\ = (\datapath|inst\(16) & ((\datapath|Mux45~10_combout\ & ((\datapath|reg11\(18)))) # (!\datapath|Mux45~10_combout\ & (\datapath|reg9\(18))))) # (!\datapath|inst\(16) & (((\datapath|Mux45~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|reg9\(18),
	datac => \datapath|reg11\(18),
	datad => \datapath|Mux45~10_combout\,
	combout => \datapath|Mux45~11_combout\);

-- Location: FF_X57_Y42_N1
\datapath|reg2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[18]~58_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg2\(18));

-- Location: FF_X56_Y42_N15
\datapath|reg3[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[18]~58_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg3\(18));

-- Location: LCCOMB_X57_Y42_N0
\datapath|Mux45~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux45~15_combout\ = (\datapath|Mux45~14_combout\ & (((\datapath|reg3\(18))) # (!\datapath|Mux61~3_combout\))) # (!\datapath|Mux45~14_combout\ & (\datapath|Mux61~3_combout\ & (\datapath|reg2\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux45~14_combout\,
	datab => \datapath|Mux61~3_combout\,
	datac => \datapath|reg2\(18),
	datad => \datapath|reg3\(18),
	combout => \datapath|Mux45~15_combout\);

-- Location: LCCOMB_X52_Y44_N12
\datapath|Mux45~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux45~16_combout\ = (\datapath|Mux61~4_combout\ & ((\datapath|Mux45~11_combout\) # ((\datapath|Mux61~0_combout\)))) # (!\datapath|Mux61~4_combout\ & (((!\datapath|Mux61~0_combout\ & \datapath|Mux45~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~4_combout\,
	datab => \datapath|Mux45~11_combout\,
	datac => \datapath|Mux61~0_combout\,
	datad => \datapath|Mux45~15_combout\,
	combout => \datapath|Mux45~16_combout\);

-- Location: LCCOMB_X52_Y44_N20
\datapath|Mux45~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux45~19_combout\ = (\datapath|Mux61~0_combout\ & ((\datapath|Mux45~16_combout\ & (\datapath|Mux45~18_combout\)) # (!\datapath|Mux45~16_combout\ & ((\datapath|Mux45~9_combout\))))) # (!\datapath|Mux61~0_combout\ & 
-- (((\datapath|Mux45~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~0_combout\,
	datab => \datapath|Mux45~18_combout\,
	datac => \datapath|Mux45~9_combout\,
	datad => \datapath|Mux45~16_combout\,
	combout => \datapath|Mux45~19_combout\);

-- Location: LCCOMB_X48_Y46_N6
\datapath|Selector77~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector77~0_combout\ = (\datapath|Mux45~19_combout\ & \controller|cmp_r_sel_o~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|Mux45~19_combout\,
	datad => \controller|cmp_r_sel_o~q\,
	combout => \datapath|Selector77~0_combout\);

-- Location: LCCOMB_X48_Y46_N16
\datapath|cmp|Equal0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|cmp|Equal0~11_combout\ = (\datapath|Mux13~19_combout\ & (\datapath|Selector77~0_combout\ & (\datapath|Selector76~0_combout\ $ (!\datapath|Mux12~19_combout\)))) # (!\datapath|Mux13~19_combout\ & (!\datapath|Selector77~0_combout\ & 
-- (\datapath|Selector76~0_combout\ $ (!\datapath|Mux12~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux13~19_combout\,
	datab => \datapath|Selector76~0_combout\,
	datac => \datapath|Mux12~19_combout\,
	datad => \datapath|Selector77~0_combout\,
	combout => \datapath|cmp|Equal0~11_combout\);

-- Location: FF_X57_Y40_N25
\datapath|reg9[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[23]~73_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg9\(23));

-- Location: FF_X55_Y40_N31
\datapath|reg8[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[23]~73_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg8\(23));

-- Location: LCCOMB_X57_Y40_N24
\datapath|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux8~0_combout\ = (\datapath|inst\(21) & ((\datapath|inst\(22)) # ((\datapath|reg9\(23))))) # (!\datapath|inst\(21) & (!\datapath|inst\(22) & ((\datapath|reg8\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|inst\(22),
	datac => \datapath|reg9\(23),
	datad => \datapath|reg8\(23),
	combout => \datapath|Mux8~0_combout\);

-- Location: FF_X56_Y40_N9
\datapath|reg11[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[23]~73_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg11\(23));

-- Location: LCCOMB_X56_Y40_N8
\datapath|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux8~1_combout\ = (\datapath|Mux8~0_combout\ & (((\datapath|reg11\(23)) # (!\datapath|inst\(22))))) # (!\datapath|Mux8~0_combout\ & (\datapath|reg10\(23) & ((\datapath|inst\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg10\(23),
	datab => \datapath|Mux8~0_combout\,
	datac => \datapath|reg11\(23),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux8~1_combout\);

-- Location: FF_X57_Y40_N19
\datapath|reg3[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[23]~73_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg3\(23));

-- Location: FF_X57_Y42_N15
\datapath|reg1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[23]~73_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg1\(23));

-- Location: FF_X58_Y41_N31
\datapath|reg5[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[23]~73_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg5\(23));

-- Location: FF_X58_Y41_N17
\datapath|reg6[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[23]~73_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg6\(23));

-- Location: FF_X57_Y39_N25
\datapath|reg4[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[23]~73_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg4\(23));

-- Location: LCCOMB_X58_Y41_N16
\datapath|Mux8~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux8~12_combout\ = (\datapath|inst\(22) & ((\datapath|inst\(21)) # ((\datapath|reg6\(23))))) # (!\datapath|inst\(22) & (!\datapath|inst\(21) & ((\datapath|reg4\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(22),
	datab => \datapath|inst\(21),
	datac => \datapath|reg6\(23),
	datad => \datapath|reg4\(23),
	combout => \datapath|Mux8~12_combout\);

-- Location: LCCOMB_X58_Y41_N30
\datapath|Mux8~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux8~13_combout\ = (\datapath|inst\(21) & ((\datapath|Mux8~12_combout\ & (\datapath|reg7\(23))) # (!\datapath|Mux8~12_combout\ & ((\datapath|reg5\(23)))))) # (!\datapath|inst\(21) & (((\datapath|Mux8~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg7\(23),
	datab => \datapath|inst\(21),
	datac => \datapath|reg5\(23),
	datad => \datapath|Mux8~12_combout\,
	combout => \datapath|Mux8~13_combout\);

-- Location: LCCOMB_X57_Y42_N4
\datapath|Mux8~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux8~14_combout\ = (\datapath|Mux7~4_combout\ & (((\datapath|Mux8~13_combout\)) # (!\datapath|Mux7~3_combout\))) # (!\datapath|Mux7~4_combout\ & (\datapath|Mux7~3_combout\ & (\datapath|reg1\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux7~4_combout\,
	datab => \datapath|Mux7~3_combout\,
	datac => \datapath|reg1\(23),
	datad => \datapath|Mux8~13_combout\,
	combout => \datapath|Mux8~14_combout\);

-- Location: LCCOMB_X57_Y40_N18
\datapath|Mux8~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux8~15_combout\ = (\datapath|Mux7~2_combout\ & ((\datapath|Mux8~14_combout\ & ((\datapath|reg3\(23)))) # (!\datapath|Mux8~14_combout\ & (\datapath|reg2\(23))))) # (!\datapath|Mux7~2_combout\ & (((\datapath|Mux8~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg2\(23),
	datab => \datapath|Mux7~2_combout\,
	datac => \datapath|reg3\(23),
	datad => \datapath|Mux8~14_combout\,
	combout => \datapath|Mux8~15_combout\);

-- Location: FF_X52_Y46_N7
\datapath|reg25[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[23]~73_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg25\(23));

-- Location: LCCOMB_X52_Y46_N6
\datapath|Mux8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux8~2_combout\ = (\datapath|inst\(24) & (((\datapath|reg25\(23)) # (\datapath|inst\(23))))) # (!\datapath|inst\(24) & (\datapath|reg17\(23) & ((!\datapath|inst\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg17\(23),
	datab => \datapath|inst\(24),
	datac => \datapath|reg25\(23),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux8~2_combout\);

-- Location: FF_X53_Y44_N1
\datapath|reg21[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[23]~73_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg21\(23));

-- Location: FF_X53_Y44_N19
\datapath|reg29[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[23]~73_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg29\(23));

-- Location: LCCOMB_X53_Y44_N0
\datapath|Mux8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux8~3_combout\ = (\datapath|inst\(23) & ((\datapath|Mux8~2_combout\ & ((\datapath|reg29\(23)))) # (!\datapath|Mux8~2_combout\ & (\datapath|reg21\(23))))) # (!\datapath|inst\(23) & (\datapath|Mux8~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(23),
	datab => \datapath|Mux8~2_combout\,
	datac => \datapath|reg21\(23),
	datad => \datapath|reg29\(23),
	combout => \datapath|Mux8~3_combout\);

-- Location: FF_X59_Y43_N1
\datapath|reg23[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[23]~73_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg23\(23));

-- Location: FF_X59_Y43_N3
\datapath|reg19[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[23]~73_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg19\(23));

-- Location: LCCOMB_X59_Y43_N0
\datapath|Mux8~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux8~9_combout\ = (\datapath|inst\(23) & ((\datapath|inst\(24)) # ((\datapath|reg23\(23))))) # (!\datapath|inst\(23) & (!\datapath|inst\(24) & ((\datapath|reg19\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(23),
	datab => \datapath|inst\(24),
	datac => \datapath|reg23\(23),
	datad => \datapath|reg19\(23),
	combout => \datapath|Mux8~9_combout\);

-- Location: FF_X60_Y43_N9
\datapath|reg27[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[23]~73_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg27\(23));

-- Location: LCCOMB_X60_Y43_N8
\datapath|Mux8~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux8~10_combout\ = (\datapath|Mux8~9_combout\ & ((\datapath|reg31\(23)) # ((!\datapath|inst\(24))))) # (!\datapath|Mux8~9_combout\ & (((\datapath|reg27\(23) & \datapath|inst\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg31\(23),
	datab => \datapath|Mux8~9_combout\,
	datac => \datapath|reg27\(23),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux8~10_combout\);

-- Location: LCCOMB_X53_Y42_N10
\datapath|Mux8~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux8~11_combout\ = (\datapath|Mux8~8_combout\ & (((\datapath|Mux8~10_combout\) # (!\datapath|inst\(21))))) # (!\datapath|Mux8~8_combout\ & (\datapath|Mux8~3_combout\ & ((\datapath|inst\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux8~8_combout\,
	datab => \datapath|Mux8~3_combout\,
	datac => \datapath|Mux8~10_combout\,
	datad => \datapath|inst\(21),
	combout => \datapath|Mux8~11_combout\);

-- Location: LCCOMB_X53_Y42_N12
\datapath|Mux8~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux8~16_combout\ = (\datapath|Mux7~0_combout\ & (((\datapath|Mux7~1_combout\) # (\datapath|Mux8~11_combout\)))) # (!\datapath|Mux7~0_combout\ & (\datapath|Mux8~15_combout\ & (!\datapath|Mux7~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux7~0_combout\,
	datab => \datapath|Mux8~15_combout\,
	datac => \datapath|Mux7~1_combout\,
	datad => \datapath|Mux8~11_combout\,
	combout => \datapath|Mux8~16_combout\);

-- Location: LCCOMB_X53_Y42_N8
\datapath|Mux8~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux8~19_combout\ = (\datapath|Mux7~1_combout\ & ((\datapath|Mux8~16_combout\ & (\datapath|Mux8~18_combout\)) # (!\datapath|Mux8~16_combout\ & ((\datapath|Mux8~1_combout\))))) # (!\datapath|Mux7~1_combout\ & (((\datapath|Mux8~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux8~18_combout\,
	datab => \datapath|Mux8~1_combout\,
	datac => \datapath|Mux7~1_combout\,
	datad => \datapath|Mux8~16_combout\,
	combout => \datapath|Mux8~19_combout\);

-- Location: LCCOMB_X49_Y41_N4
\datapath|Selector72~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector72~0_combout\ = (\datapath|Mux40~19_combout\ & \controller|cmp_r_sel_o~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath|Mux40~19_combout\,
	datad => \controller|cmp_r_sel_o~q\,
	combout => \datapath|Selector72~0_combout\);

-- Location: LCCOMB_X49_Y41_N22
\datapath|cmp|Equal0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|cmp|Equal0~13_combout\ = (\datapath|Selector73~0_combout\ & (\datapath|Mux9~19_combout\ & (\datapath|Mux8~19_combout\ $ (!\datapath|Selector72~0_combout\)))) # (!\datapath|Selector73~0_combout\ & (!\datapath|Mux9~19_combout\ & 
-- (\datapath|Mux8~19_combout\ $ (!\datapath|Selector72~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector73~0_combout\,
	datab => \datapath|Mux8~19_combout\,
	datac => \datapath|Selector72~0_combout\,
	datad => \datapath|Mux9~19_combout\,
	combout => \datapath|cmp|Equal0~13_combout\);

-- Location: LCCOMB_X49_Y41_N2
\datapath|Selector75~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector75~0_combout\ = (\datapath|Mux43~19_combout\ & \controller|cmp_r_sel_o~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath|Mux43~19_combout\,
	datad => \controller|cmp_r_sel_o~q\,
	combout => \datapath|Selector75~0_combout\);

-- Location: LCCOMB_X49_Y41_N0
\datapath|Selector74~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector74~0_combout\ = (\controller|cmp_r_sel_o~q\ & \datapath|Mux42~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|cmp_r_sel_o~q\,
	datad => \datapath|Mux42~19_combout\,
	combout => \datapath|Selector74~0_combout\);

-- Location: LCCOMB_X49_Y41_N20
\datapath|cmp|Equal0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|cmp|Equal0~12_combout\ = (\datapath|Mux10~19_combout\ & (\datapath|Selector74~0_combout\ & (\datapath|Selector75~0_combout\ $ (!\datapath|Mux11~19_combout\)))) # (!\datapath|Mux10~19_combout\ & (!\datapath|Selector74~0_combout\ & 
-- (\datapath|Selector75~0_combout\ $ (!\datapath|Mux11~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux10~19_combout\,
	datab => \datapath|Selector75~0_combout\,
	datac => \datapath|Mux11~19_combout\,
	datad => \datapath|Selector74~0_combout\,
	combout => \datapath|cmp|Equal0~12_combout\);

-- Location: LCCOMB_X49_Y44_N28
\datapath|cmp|Equal0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|cmp|Equal0~14_combout\ = (\datapath|cmp|Equal0~10_combout\ & (\datapath|cmp|Equal0~11_combout\ & (\datapath|cmp|Equal0~13_combout\ & \datapath|cmp|Equal0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|cmp|Equal0~10_combout\,
	datab => \datapath|cmp|Equal0~11_combout\,
	datac => \datapath|cmp|Equal0~13_combout\,
	datad => \datapath|cmp|Equal0~12_combout\,
	combout => \datapath|cmp|Equal0~14_combout\);

-- Location: LCCOMB_X50_Y42_N18
\datapath|Selector91~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector91~0_combout\ = (\controller|cmp_r_sel_o~q\ & \datapath|Mux59~25_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|cmp_r_sel_o~q\,
	datac => \datapath|Mux59~25_combout\,
	combout => \datapath|Selector91~0_combout\);

-- Location: LCCOMB_X49_Y45_N18
\datapath|cmp|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|cmp|Equal0~2_combout\ = (\datapath|Selector90~0_combout\ & (\datapath|Mux26~19_combout\ & (\datapath|Selector91~0_combout\ $ (!\datapath|Mux27~19_combout\)))) # (!\datapath|Selector90~0_combout\ & (!\datapath|Mux26~19_combout\ & 
-- (\datapath|Selector91~0_combout\ $ (!\datapath|Mux27~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector90~0_combout\,
	datab => \datapath|Selector91~0_combout\,
	datac => \datapath|Mux27~19_combout\,
	datad => \datapath|Mux26~19_combout\,
	combout => \datapath|cmp|Equal0~2_combout\);

-- Location: LCCOMB_X52_Y42_N4
\datapath|Selector94~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector94~0_combout\ = (\controller|cmp_r_sel_o~q\ & \datapath|Mux62~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller|cmp_r_sel_o~q\,
	datad => \datapath|Mux62~19_combout\,
	combout => \datapath|Selector94~0_combout\);

-- Location: FF_X52_Y39_N9
\datapath|reg13[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[0]~4_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg13\(0));

-- Location: LCCOMB_X52_Y39_N8
\datapath|Mux31~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux31~17_combout\ = (\datapath|inst\(21) & (((\datapath|reg13\(0)) # (\datapath|inst\(22))))) # (!\datapath|inst\(21) & (\datapath|reg12\(0) & ((!\datapath|inst\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|reg12\(0),
	datac => \datapath|reg13\(0),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux31~17_combout\);

-- Location: FF_X52_Y39_N27
\datapath|reg15[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[0]~4_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg15\(0));

-- Location: LCCOMB_X52_Y39_N26
\datapath|Mux31~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux31~18_combout\ = (\datapath|Mux31~17_combout\ & (((\datapath|reg15\(0)) # (!\datapath|inst\(22))))) # (!\datapath|Mux31~17_combout\ & (\datapath|reg14\(0) & ((\datapath|inst\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg14\(0),
	datab => \datapath|Mux31~17_combout\,
	datac => \datapath|reg15\(0),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux31~18_combout\);

-- Location: FF_X58_Y47_N9
\datapath|reg20[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[0]~4_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg20\(0));

-- Location: FF_X59_Y48_N29
\datapath|reg16[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[0]~4_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg16\(0));

-- Location: LCCOMB_X58_Y47_N8
\datapath|Mux31~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux31~4_combout\ = (\datapath|inst\(24) & (\datapath|inst\(23))) # (!\datapath|inst\(24) & ((\datapath|inst\(23) & (\datapath|reg20\(0))) # (!\datapath|inst\(23) & ((\datapath|reg16\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|inst\(23),
	datac => \datapath|reg20\(0),
	datad => \datapath|reg16\(0),
	combout => \datapath|Mux31~4_combout\);

-- Location: FF_X49_Y47_N25
\datapath|reg24[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regnxt[0]~4_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \datapath|reg_en\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg24\(0));

-- Location: FF_X58_Y47_N11
\datapath|reg28[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[0]~4_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg28\(0));

-- Location: LCCOMB_X58_Y46_N14
\datapath|Mux31~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux31~5_combout\ = (\datapath|inst\(24) & ((\datapath|Mux31~4_combout\ & ((\datapath|reg28\(0)))) # (!\datapath|Mux31~4_combout\ & (\datapath|reg24\(0))))) # (!\datapath|inst\(24) & (\datapath|Mux31~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|Mux31~4_combout\,
	datac => \datapath|reg24\(0),
	datad => \datapath|reg28\(0),
	combout => \datapath|Mux31~5_combout\);

-- Location: FF_X50_Y46_N1
\datapath|reg21[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[0]~4_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg21\(0));

-- Location: FF_X50_Y46_N3
\datapath|reg29[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[0]~4_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg29\(0));

-- Location: LCCOMB_X50_Y46_N0
\datapath|Mux31~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux31~3_combout\ = (\datapath|Mux31~2_combout\ & (((\datapath|reg29\(0))) # (!\datapath|inst\(23)))) # (!\datapath|Mux31~2_combout\ & (\datapath|inst\(23) & (\datapath|reg21\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux31~2_combout\,
	datab => \datapath|inst\(23),
	datac => \datapath|reg21\(0),
	datad => \datapath|reg29\(0),
	combout => \datapath|Mux31~3_combout\);

-- Location: LCCOMB_X58_Y46_N16
\datapath|Mux31~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux31~6_combout\ = (\datapath|inst\(21) & (((\datapath|inst\(22)) # (\datapath|Mux31~3_combout\)))) # (!\datapath|inst\(21) & (\datapath|Mux31~5_combout\ & (!\datapath|inst\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|Mux31~5_combout\,
	datac => \datapath|inst\(22),
	datad => \datapath|Mux31~3_combout\,
	combout => \datapath|Mux31~6_combout\);

-- Location: FF_X57_Y49_N25
\datapath|reg26[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[0]~4_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg26\(0));

-- Location: FF_X57_Y49_N11
\datapath|reg30[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[0]~4_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg30\(0));

-- Location: FF_X54_Y49_N1
\datapath|reg22[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[0]~4_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg22\(0));

-- Location: FF_X54_Y49_N19
\datapath|reg18[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[0]~4_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg18\(0));

-- Location: LCCOMB_X54_Y49_N0
\datapath|Mux31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux31~0_combout\ = (\datapath|inst\(24) & (\datapath|inst\(23))) # (!\datapath|inst\(24) & ((\datapath|inst\(23) & (\datapath|reg22\(0))) # (!\datapath|inst\(23) & ((\datapath|reg18\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|inst\(23),
	datac => \datapath|reg22\(0),
	datad => \datapath|reg18\(0),
	combout => \datapath|Mux31~0_combout\);

-- Location: LCCOMB_X57_Y49_N10
\datapath|Mux31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux31~1_combout\ = (\datapath|inst\(24) & ((\datapath|Mux31~0_combout\ & ((\datapath|reg30\(0)))) # (!\datapath|Mux31~0_combout\ & (\datapath|reg26\(0))))) # (!\datapath|inst\(24) & (((\datapath|Mux31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|reg26\(0),
	datac => \datapath|reg30\(0),
	datad => \datapath|Mux31~0_combout\,
	combout => \datapath|Mux31~1_combout\);

-- Location: LCCOMB_X58_Y46_N26
\datapath|Mux31~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux31~9_combout\ = (\datapath|Mux31~6_combout\ & ((\datapath|Mux31~8_combout\) # ((!\datapath|inst\(22))))) # (!\datapath|Mux31~6_combout\ & (((\datapath|inst\(22) & \datapath|Mux31~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux31~8_combout\,
	datab => \datapath|Mux31~6_combout\,
	datac => \datapath|inst\(22),
	datad => \datapath|Mux31~1_combout\,
	combout => \datapath|Mux31~9_combout\);

-- Location: LCCOMB_X58_Y46_N8
\datapath|Mux31~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux31~19_combout\ = (\datapath|Mux31~16_combout\ & ((\datapath|Mux31~18_combout\) # ((!\datapath|Mux7~0_combout\)))) # (!\datapath|Mux31~16_combout\ & (((\datapath|Mux31~9_combout\ & \datapath|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux31~16_combout\,
	datab => \datapath|Mux31~18_combout\,
	datac => \datapath|Mux31~9_combout\,
	datad => \datapath|Mux7~0_combout\,
	combout => \datapath|Mux31~19_combout\);

-- Location: LCCOMB_X52_Y42_N16
\datapath|cmp|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|cmp|Equal0~0_combout\ = (\datapath|Selector95~0_combout\ & (\datapath|Mux31~19_combout\ & (\datapath|Selector94~0_combout\ $ (!\datapath|Mux30~19_combout\)))) # (!\datapath|Selector95~0_combout\ & (!\datapath|Mux31~19_combout\ & 
-- (\datapath|Selector94~0_combout\ $ (!\datapath|Mux30~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector95~0_combout\,
	datab => \datapath|Selector94~0_combout\,
	datac => \datapath|Mux30~19_combout\,
	datad => \datapath|Mux31~19_combout\,
	combout => \datapath|cmp|Equal0~0_combout\);

-- Location: LCCOMB_X50_Y43_N8
\datapath|Selector93~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector93~0_combout\ = (\controller|cmp_r_sel_o~q\ & \datapath|Mux61~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|cmp_r_sel_o~q\,
	datad => \datapath|Mux61~24_combout\,
	combout => \datapath|Selector93~0_combout\);

-- Location: LCCOMB_X50_Y43_N2
\datapath|cmp|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|cmp|Equal0~1_combout\ = (\datapath|Selector92~0_combout\ & (\datapath|Mux28~19_combout\ & (\datapath|Mux29~19_combout\ $ (!\datapath|Selector93~0_combout\)))) # (!\datapath|Selector92~0_combout\ & (!\datapath|Mux28~19_combout\ & 
-- (\datapath|Mux29~19_combout\ $ (!\datapath|Selector93~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector92~0_combout\,
	datab => \datapath|Mux28~19_combout\,
	datac => \datapath|Mux29~19_combout\,
	datad => \datapath|Selector93~0_combout\,
	combout => \datapath|cmp|Equal0~1_combout\);

-- Location: LCCOMB_X49_Y44_N14
\datapath|cmp|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|cmp|Equal0~4_combout\ = (\datapath|cmp|Equal0~3_combout\ & (\datapath|cmp|Equal0~2_combout\ & (\datapath|cmp|Equal0~0_combout\ & \datapath|cmp|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|cmp|Equal0~3_combout\,
	datab => \datapath|cmp|Equal0~2_combout\,
	datac => \datapath|cmp|Equal0~0_combout\,
	datad => \datapath|cmp|Equal0~1_combout\,
	combout => \datapath|cmp|Equal0~4_combout\);

-- Location: LCCOMB_X50_Y42_N16
\datapath|Selector65~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector65~0_combout\ = (\controller|cmp_r_sel_o~q\ & \datapath|Mux33~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \controller|cmp_r_sel_o~q\,
	datad => \datapath|Mux33~19_combout\,
	combout => \datapath|Selector65~0_combout\);

-- Location: LCCOMB_X50_Y42_N20
\datapath|cmp|Equal0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|cmp|Equal0~18_combout\ = (\datapath|Selector64~0_combout\ & (\datapath|Mux0~19_combout\ & (\datapath|Selector65~0_combout\ $ (!\datapath|Mux1~19_combout\)))) # (!\datapath|Selector64~0_combout\ & (!\datapath|Mux0~19_combout\ & 
-- (\datapath|Selector65~0_combout\ $ (!\datapath|Mux1~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector64~0_combout\,
	datab => \datapath|Selector65~0_combout\,
	datac => \datapath|Mux0~19_combout\,
	datad => \datapath|Mux1~19_combout\,
	combout => \datapath|cmp|Equal0~18_combout\);

-- Location: LCCOMB_X52_Y41_N8
\datapath|Selector69~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector69~0_combout\ = (\controller|cmp_r_sel_o~q\ & \datapath|Mux37~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|cmp_r_sel_o~q\,
	datad => \datapath|Mux37~19_combout\,
	combout => \datapath|Selector69~0_combout\);

-- Location: LCCOMB_X52_Y41_N20
\datapath|cmp|Equal0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|cmp|Equal0~16_combout\ = (\datapath|Selector68~0_combout\ & (\datapath|Mux4~19_combout\ & (\datapath|Selector69~0_combout\ $ (!\datapath|Mux5~19_combout\)))) # (!\datapath|Selector68~0_combout\ & (!\datapath|Mux4~19_combout\ & 
-- (\datapath|Selector69~0_combout\ $ (!\datapath|Mux5~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector68~0_combout\,
	datab => \datapath|Mux4~19_combout\,
	datac => \datapath|Selector69~0_combout\,
	datad => \datapath|Mux5~19_combout\,
	combout => \datapath|cmp|Equal0~16_combout\);

-- Location: LCCOMB_X47_Y47_N24
\datapath|Selector71~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector71~0_combout\ = (\datapath|Mux39~19_combout\ & \controller|cmp_r_sel_o~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath|Mux39~19_combout\,
	datad => \controller|cmp_r_sel_o~q\,
	combout => \datapath|Selector71~0_combout\);

-- Location: LCCOMB_X47_Y47_N26
\datapath|cmp|Equal0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|cmp|Equal0~15_combout\ = (\datapath|Selector70~0_combout\ & (\datapath|Mux6~19_combout\ & (\datapath|Mux7~24_combout\ $ (!\datapath|Selector71~0_combout\)))) # (!\datapath|Selector70~0_combout\ & (!\datapath|Mux6~19_combout\ & 
-- (\datapath|Mux7~24_combout\ $ (!\datapath|Selector71~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector70~0_combout\,
	datab => \datapath|Mux6~19_combout\,
	datac => \datapath|Mux7~24_combout\,
	datad => \datapath|Selector71~0_combout\,
	combout => \datapath|cmp|Equal0~15_combout\);

-- Location: LCCOMB_X50_Y42_N6
\datapath|cmp|Equal0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|cmp|Equal0~19_combout\ = (\datapath|cmp|Equal0~17_combout\ & (\datapath|cmp|Equal0~18_combout\ & (\datapath|cmp|Equal0~16_combout\ & \datapath|cmp|Equal0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|cmp|Equal0~17_combout\,
	datab => \datapath|cmp|Equal0~18_combout\,
	datac => \datapath|cmp|Equal0~16_combout\,
	datad => \datapath|cmp|Equal0~15_combout\,
	combout => \datapath|cmp|Equal0~19_combout\);

-- Location: LCCOMB_X49_Y44_N30
\datapath|cmp|Equal0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|cmp|Equal0~20_combout\ = (\datapath|cmp|Equal0~9_combout\ & (\datapath|cmp|Equal0~14_combout\ & (\datapath|cmp|Equal0~4_combout\ & \datapath|cmp|Equal0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|cmp|Equal0~9_combout\,
	datab => \datapath|cmp|Equal0~14_combout\,
	datac => \datapath|cmp|Equal0~4_combout\,
	datad => \datapath|cmp|Equal0~19_combout\,
	combout => \datapath|cmp|Equal0~20_combout\);

-- Location: LCCOMB_X46_Y48_N30
\controller|ctrl_data_o[6]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o[6]~37_combout\ = (!\datapath|inst\(26) & ((\datapath|inst\(27) & (!\datapath|inst\(28))) # (!\datapath|inst\(27) & (\datapath|inst\(28) & \datapath|cmp|Equal0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(27),
	datab => \datapath|inst\(28),
	datac => \datapath|cmp|Equal0~20_combout\,
	datad => \datapath|inst\(26),
	combout => \controller|ctrl_data_o[6]~37_combout\);

-- Location: LCCOMB_X46_Y48_N0
\controller|Mux86~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|Mux86~1_combout\ = (\datapath|inst\(28) & \datapath|inst\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|inst\(28),
	datad => \datapath|inst\(26),
	combout => \controller|Mux86~1_combout\);

-- Location: LCCOMB_X46_Y48_N4
\controller|ctrl_data_o[6]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o[6]~38_combout\ = (\controller|ctrl_data_o[6]~37_combout\) # ((\controller|Mux78~1_combout\ & (!\controller|Mux78~2_combout\ & \controller|Mux86~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|Mux78~1_combout\,
	datab => \controller|Mux78~2_combout\,
	datac => \controller|ctrl_data_o[6]~37_combout\,
	datad => \controller|Mux86~1_combout\,
	combout => \controller|ctrl_data_o[6]~38_combout\);

-- Location: LCCOMB_X46_Y49_N30
\controller|ctrl_data_o[6]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o[6]~39_combout\ = (\datapath|inst\(31)) # ((\datapath|inst\(29) & ((\controller|Equal1~0_combout\) # (!\controller|tsrc~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(29),
	datab => \controller|tsrc~0_combout\,
	datac => \datapath|inst\(31),
	datad => \controller|Equal1~0_combout\,
	combout => \controller|ctrl_data_o[6]~39_combout\);

-- Location: LCCOMB_X46_Y48_N6
\controller|ctrl_data_o[6]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o[6]~40_combout\ = (\controller|state\(0) & (((!\controller|Mux48~0_combout\)) # (!\controller|ctrl_data_o[6]~38_combout\))) # (!\controller|state\(0) & (((!\controller|ctrl_data_o[6]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|state\(0),
	datab => \controller|ctrl_data_o[6]~38_combout\,
	datac => \controller|ctrl_data_o[6]~39_combout\,
	datad => \controller|Mux48~0_combout\,
	combout => \controller|ctrl_data_o[6]~40_combout\);

-- Location: FF_X45_Y48_N19
\controller|ctrl_data_o[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|inst\(13),
	sclr => \controller|ctrl_data_o[6]~40_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller|ctrl_data_o\(13));

-- Location: LCCOMB_X45_Y48_N14
\datapath|Selector50~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector50~0_combout\ = (\controller|alu_r_sel_o~q\ & (\controller|ctrl_data_o\(13))) # (!\controller|alu_r_sel_o~q\ & ((\datapath|Mux50~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|alu_r_sel_o~q\,
	datab => \controller|ctrl_data_o\(13),
	datac => \datapath|Mux50~19_combout\,
	combout => \datapath|Selector50~0_combout\);

-- Location: FF_X49_Y45_N13
\datapath|pgc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|alu|Mux19~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|pgcen~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pgc\(13));

-- Location: LCCOMB_X49_Y45_N12
\datapath|Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector18~0_combout\ = (\controller|alu_l_sel_o~q\ & (\datapath|pgc\(13))) # (!\controller|alu_l_sel_o~q\ & ((\datapath|Mux18~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|alu_l_sel_o~q\,
	datac => \datapath|pgc\(13),
	datad => \datapath|Mux18~19_combout\,
	combout => \datapath|Selector18~0_combout\);

-- Location: LCCOMB_X45_Y48_N8
\datapath|alu|Mux19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux19~0_combout\ = (\datapath|alu|Mux27~0_combout\ & ((\datapath|Selector50~0_combout\) # ((\datapath|alu|Mux27~1_combout\) # (\datapath|Selector18~0_combout\)))) # (!\datapath|alu|Mux27~0_combout\ & (\datapath|Selector50~0_combout\ & 
-- (!\datapath|alu|Mux27~1_combout\ & \datapath|Selector18~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Mux27~0_combout\,
	datab => \datapath|Selector50~0_combout\,
	datac => \datapath|alu|Mux27~1_combout\,
	datad => \datapath|Selector18~0_combout\,
	combout => \datapath|alu|Mux19~0_combout\);

-- Location: LCCOMB_X45_Y48_N30
\datapath|alu|Mux19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux19~1_combout\ = (\datapath|alu|Mux19~0_combout\ & ((\datapath|alu|alu_res~86_combout\) # ((!\datapath|alu|Mux27~1_combout\)))) # (!\datapath|alu|Mux19~0_combout\ & (((\datapath|alu|Mux27~1_combout\ & \datapath|alu|Add0~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|alu_res~86_combout\,
	datab => \datapath|alu|Mux19~0_combout\,
	datac => \datapath|alu|Mux27~1_combout\,
	datad => \datapath|alu|Add0~42_combout\,
	combout => \datapath|alu|Mux19~1_combout\);

-- Location: LCCOMB_X56_Y42_N24
\datapath|regnxt[13]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[13]~43_combout\ = (\datapath|regnxt[31]~3_combout\ & (\datapath|regnxt[13]~42_combout\)) # (!\datapath|regnxt[31]~3_combout\ & ((\datapath|alu|Mux19~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regnxt[13]~42_combout\,
	datac => \datapath|alu|Mux19~1_combout\,
	datad => \datapath|regnxt[31]~3_combout\,
	combout => \datapath|regnxt[13]~43_combout\);

-- Location: FF_X53_Y41_N21
\datapath|reg13[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[13]~43_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg13\(13));

-- Location: LCCOMB_X54_Y39_N30
\datapath|Mux18~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux18~17_combout\ = (\datapath|inst\(21) & (((\datapath|inst\(22))))) # (!\datapath|inst\(21) & ((\datapath|inst\(22) & ((\datapath|reg14\(13)))) # (!\datapath|inst\(22) & (\datapath|reg12\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg12\(13),
	datab => \datapath|inst\(21),
	datac => \datapath|reg14\(13),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux18~17_combout\);

-- Location: LCCOMB_X53_Y41_N20
\datapath|Mux18~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux18~18_combout\ = (\datapath|inst\(21) & ((\datapath|Mux18~17_combout\ & (\datapath|reg15\(13))) # (!\datapath|Mux18~17_combout\ & ((\datapath|reg13\(13)))))) # (!\datapath|inst\(21) & (((\datapath|Mux18~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg15\(13),
	datab => \datapath|inst\(21),
	datac => \datapath|reg13\(13),
	datad => \datapath|Mux18~17_combout\,
	combout => \datapath|Mux18~18_combout\);

-- Location: FF_X60_Y45_N9
\datapath|reg23[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[13]~43_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg23\(13));

-- Location: LCCOMB_X60_Y45_N8
\datapath|Mux18~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux18~9_combout\ = (\datapath|inst\(24) & (((\datapath|inst\(23))))) # (!\datapath|inst\(24) & ((\datapath|inst\(23) & ((\datapath|reg23\(13)))) # (!\datapath|inst\(23) & (\datapath|reg19\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg19\(13),
	datab => \datapath|inst\(24),
	datac => \datapath|reg23\(13),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux18~9_combout\);

-- Location: FF_X59_Y45_N25
\datapath|reg27[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[13]~43_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg27\(13));

-- Location: LCCOMB_X59_Y45_N24
\datapath|Mux18~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux18~10_combout\ = (\datapath|Mux18~9_combout\ & ((\datapath|reg31\(13)) # ((!\datapath|inst\(24))))) # (!\datapath|Mux18~9_combout\ & (((\datapath|reg27\(13) & \datapath|inst\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg31\(13),
	datab => \datapath|Mux18~9_combout\,
	datac => \datapath|reg27\(13),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux18~10_combout\);

-- Location: FF_X55_Y48_N27
\datapath|reg30[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[13]~43_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg30\(13));

-- Location: FF_X55_Y48_N9
\datapath|reg26[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[13]~43_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg26\(13));

-- Location: FF_X54_Y48_N15
\datapath|reg18[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[13]~43_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg18\(13));

-- Location: FF_X54_Y48_N13
\datapath|reg22[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[13]~43_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg22\(13));

-- Location: LCCOMB_X54_Y48_N12
\datapath|Mux18~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux18~4_combout\ = (\datapath|inst\(24) & (((\datapath|inst\(23))))) # (!\datapath|inst\(24) & ((\datapath|inst\(23) & ((\datapath|reg22\(13)))) # (!\datapath|inst\(23) & (\datapath|reg18\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|reg18\(13),
	datac => \datapath|reg22\(13),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux18~4_combout\);

-- Location: LCCOMB_X55_Y48_N8
\datapath|Mux18~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux18~5_combout\ = (\datapath|inst\(24) & ((\datapath|Mux18~4_combout\ & (\datapath|reg30\(13))) # (!\datapath|Mux18~4_combout\ & ((\datapath|reg26\(13)))))) # (!\datapath|inst\(24) & (((\datapath|Mux18~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|reg30\(13),
	datac => \datapath|reg26\(13),
	datad => \datapath|Mux18~4_combout\,
	combout => \datapath|Mux18~5_combout\);

-- Location: LCCOMB_X56_Y47_N28
\datapath|Mux18~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux18~8_combout\ = (\datapath|inst\(21) & (((\datapath|inst\(22))))) # (!\datapath|inst\(21) & ((\datapath|inst\(22) & ((\datapath|Mux18~5_combout\))) # (!\datapath|inst\(22) & (\datapath|Mux18~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux18~7_combout\,
	datab => \datapath|inst\(21),
	datac => \datapath|Mux18~5_combout\,
	datad => \datapath|inst\(22),
	combout => \datapath|Mux18~8_combout\);

-- Location: LCCOMB_X56_Y47_N14
\datapath|Mux18~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux18~11_combout\ = (\datapath|inst\(21) & ((\datapath|Mux18~8_combout\ & ((\datapath|Mux18~10_combout\))) # (!\datapath|Mux18~8_combout\ & (\datapath|Mux18~3_combout\)))) # (!\datapath|inst\(21) & (((\datapath|Mux18~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux18~3_combout\,
	datab => \datapath|Mux18~10_combout\,
	datac => \datapath|inst\(21),
	datad => \datapath|Mux18~8_combout\,
	combout => \datapath|Mux18~11_combout\);

-- Location: LCCOMB_X56_Y45_N8
\datapath|Mux18~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux18~16_combout\ = (\datapath|Mux7~0_combout\ & (((\datapath|Mux18~11_combout\) # (\datapath|Mux7~1_combout\)))) # (!\datapath|Mux7~0_combout\ & (\datapath|Mux18~15_combout\ & ((!\datapath|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux18~15_combout\,
	datab => \datapath|Mux7~0_combout\,
	datac => \datapath|Mux18~11_combout\,
	datad => \datapath|Mux7~1_combout\,
	combout => \datapath|Mux18~16_combout\);

-- Location: FF_X57_Y41_N7
\datapath|reg8[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[13]~43_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg8\(13));

-- Location: FF_X56_Y41_N19
\datapath|reg9[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[13]~43_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg9\(13));

-- Location: LCCOMB_X56_Y41_N18
\datapath|Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux18~0_combout\ = (\datapath|inst\(21) & (((\datapath|reg9\(13)) # (\datapath|inst\(22))))) # (!\datapath|inst\(21) & (\datapath|reg8\(13) & ((!\datapath|inst\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|reg8\(13),
	datac => \datapath|reg9\(13),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux18~0_combout\);

-- Location: LCCOMB_X56_Y41_N30
\datapath|Mux18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux18~1_combout\ = (\datapath|inst\(22) & ((\datapath|Mux18~0_combout\ & (\datapath|reg11\(13))) # (!\datapath|Mux18~0_combout\ & ((\datapath|reg10\(13)))))) # (!\datapath|inst\(22) & (((\datapath|Mux18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg11\(13),
	datab => \datapath|inst\(22),
	datac => \datapath|reg10\(13),
	datad => \datapath|Mux18~0_combout\,
	combout => \datapath|Mux18~1_combout\);

-- Location: LCCOMB_X53_Y41_N8
\datapath|Mux18~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux18~19_combout\ = (\datapath|Mux7~1_combout\ & ((\datapath|Mux18~16_combout\ & (\datapath|Mux18~18_combout\)) # (!\datapath|Mux18~16_combout\ & ((\datapath|Mux18~1_combout\))))) # (!\datapath|Mux7~1_combout\ & 
-- (((\datapath|Mux18~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux7~1_combout\,
	datab => \datapath|Mux18~18_combout\,
	datac => \datapath|Mux18~16_combout\,
	datad => \datapath|Mux18~1_combout\,
	combout => \datapath|Mux18~19_combout\);

-- Location: LCCOMB_X48_Y41_N20
\datapath|mdu|mdu_l~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~31_combout\ = (\controller|mdu_mode_o~q\ & (\datapath|Mux17~19_combout\)) # (!\controller|mdu_mode_o~q\ & ((\datapath|Mux18~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux17~19_combout\,
	datac => \controller|mdu_mode_o~q\,
	datad => \datapath|Mux18~19_combout\,
	combout => \datapath|mdu|mdu_l~31_combout\);

-- Location: LCCOMB_X43_Y41_N8
\datapath|mdu|mdu_l~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~32_combout\ = (\datapath|mdu|busy~q\ & (\datapath|mdu|mdu_l\(13))) # (!\datapath|mdu|busy~q\ & ((\datapath|mdu|mdu_l~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|mdu_l\(13),
	datac => \datapath|mdu|busy~q\,
	datad => \datapath|mdu|mdu_l~31_combout\,
	combout => \datapath|mdu|mdu_l~32_combout\);

-- Location: FF_X43_Y41_N9
\datapath|mdu|mdu_l[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|mdu_l~32_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|mdu_l[10]~2_combout\,
	ena => \datapath|mdu|mdu_l[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_l\(14));

-- Location: LCCOMB_X43_Y41_N18
\datapath|mdu|mdu_l~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~34_combout\ = (\datapath|mdu|busy~q\ & ((\datapath|mdu|mdu_l\(14)))) # (!\datapath|mdu|busy~q\ & (\datapath|mdu|mdu_l~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|mdu_l~33_combout\,
	datab => \datapath|mdu|busy~q\,
	datac => \datapath|mdu|mdu_l\(14),
	combout => \datapath|mdu|mdu_l~34_combout\);

-- Location: FF_X43_Y41_N19
\datapath|mdu|mdu_l[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|mdu_l~34_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|mdu_l[10]~2_combout\,
	ena => \datapath|mdu|mdu_l[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_l\(15));

-- Location: LCCOMB_X43_Y41_N12
\datapath|mdu|mdu_l~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~35_combout\ = (\controller|mdu_mode_o~q\ & (\datapath|Mux15~19_combout\)) # (!\controller|mdu_mode_o~q\ & ((\datapath|Mux16~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|mdu_mode_o~q\,
	datac => \datapath|Mux15~19_combout\,
	datad => \datapath|Mux16~19_combout\,
	combout => \datapath|mdu|mdu_l~35_combout\);

-- Location: LCCOMB_X43_Y41_N28
\datapath|mdu|mdu_l~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~36_combout\ = (\datapath|mdu|busy~q\ & (\datapath|mdu|mdu_l\(15))) # (!\datapath|mdu|busy~q\ & ((\datapath|mdu|mdu_l~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|mdu_l\(15),
	datac => \datapath|mdu|busy~q\,
	datad => \datapath|mdu|mdu_l~35_combout\,
	combout => \datapath|mdu|mdu_l~36_combout\);

-- Location: FF_X43_Y41_N29
\datapath|mdu|mdu_l[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|mdu_l~36_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|mdu_l[10]~2_combout\,
	ena => \datapath|mdu|mdu_l[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_l\(16));

-- Location: LCCOMB_X49_Y45_N30
\datapath|mdu|mdu_l~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~37_combout\ = (\controller|mdu_mode_o~q\ & ((\datapath|Mux14~19_combout\))) # (!\controller|mdu_mode_o~q\ & (\datapath|Mux15~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux15~19_combout\,
	datab => \datapath|Mux14~19_combout\,
	datac => \controller|mdu_mode_o~q\,
	combout => \datapath|mdu|mdu_l~37_combout\);

-- Location: LCCOMB_X43_Y41_N6
\datapath|mdu|mdu_l~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~38_combout\ = (\datapath|mdu|busy~q\ & (\datapath|mdu|mdu_l\(16))) # (!\datapath|mdu|busy~q\ & ((\datapath|mdu|mdu_l~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|mdu_l\(16),
	datac => \datapath|mdu|busy~q\,
	datad => \datapath|mdu|mdu_l~37_combout\,
	combout => \datapath|mdu|mdu_l~38_combout\);

-- Location: FF_X43_Y41_N7
\datapath|mdu|mdu_l[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|mdu_l~38_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|mdu_l[10]~2_combout\,
	ena => \datapath|mdu|mdu_l[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_l\(17));

-- Location: LCCOMB_X48_Y46_N26
\datapath|mdu|mdu_l~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~39_combout\ = (\controller|mdu_mode_o~q\ & ((\datapath|Mux13~19_combout\))) # (!\controller|mdu_mode_o~q\ & (\datapath|Mux14~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller|mdu_mode_o~q\,
	datac => \datapath|Mux14~19_combout\,
	datad => \datapath|Mux13~19_combout\,
	combout => \datapath|mdu|mdu_l~39_combout\);

-- Location: LCCOMB_X45_Y41_N0
\datapath|mdu|mdu_l~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~40_combout\ = (\datapath|mdu|busy~q\ & (\datapath|mdu|mdu_l\(17))) # (!\datapath|mdu|busy~q\ & ((\datapath|mdu|mdu_l~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|busy~q\,
	datab => \datapath|mdu|mdu_l\(17),
	datad => \datapath|mdu|mdu_l~39_combout\,
	combout => \datapath|mdu|mdu_l~40_combout\);

-- Location: FF_X45_Y41_N1
\datapath|mdu|mdu_l[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|mdu_l~40_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|mdu_l[10]~2_combout\,
	ena => \datapath|mdu|mdu_l[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_l\(18));

-- Location: FF_X52_Y44_N21
\datapath|mdu|mdu_r[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Mux45~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|Equal1~10_combout\,
	ena => \datapath|mdu|cmode~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_r\(18));

-- Location: LCCOMB_X45_Y41_N20
\datapath|mdu|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux14~0_combout\ = (!\datapath|mdu|cmode~q\ & (!\datapath|mdu|mdu_r\(18) & !\datapath|mdu|LessThan0~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|cmode~q\,
	datab => \datapath|mdu|mdu_r\(18),
	datad => \datapath|mdu|LessThan0~62_combout\,
	combout => \datapath|mdu|Mux14~0_combout\);

-- Location: LCCOMB_X45_Y41_N22
\datapath|mdu|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux14~1_combout\ = (\datapath|mdu|add_r_sel[0]~1_combout\ & (\datapath|mdu|mdu_l\(18) & (!\datapath|mdu|add_r_sel[1]~0_combout\))) # (!\datapath|mdu|add_r_sel[0]~1_combout\ & ((\datapath|mdu|Mux14~0_combout\) # ((!\datapath|mdu|mdu_l\(18) & 
-- \datapath|mdu|add_r_sel[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|add_r_sel[0]~1_combout\,
	datab => \datapath|mdu|mdu_l\(18),
	datac => \datapath|mdu|add_r_sel[1]~0_combout\,
	datad => \datapath|mdu|Mux14~0_combout\,
	combout => \datapath|mdu|Mux14~1_combout\);

-- Location: LCCOMB_X42_Y44_N26
\datapath|mdu|hireg~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|hireg~19_combout\ = (\datapath|mdu|cmode~q\ & ((\datapath|mdu|add_ot[20]~38_combout\))) # (!\datapath|mdu|cmode~q\ & (\datapath|mdu|add_ot[19]~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|add_ot[19]~36_combout\,
	datac => \datapath|mdu|add_ot[20]~38_combout\,
	datad => \datapath|mdu|cmode~q\,
	combout => \datapath|mdu|hireg~19_combout\);

-- Location: FF_X42_Y44_N27
\datapath|mdu|hireg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|hireg~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|ALT_INV_busy~q\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|hireg\(18));

-- Location: LCCOMB_X47_Y41_N0
\datapath|regnxt[18]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[18]~56_combout\ = (\controller|den~q\ & ((\datapath|mdu|hireg\(18)) # ((\datapath|regnxt[31]~0_combout\)))) # (!\controller|den~q\ & (((!\datapath|regnxt[31]~0_combout\ & \controller|ctrl_data_o\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|den~q\,
	datab => \datapath|mdu|hireg\(18),
	datac => \datapath|regnxt[31]~0_combout\,
	datad => \controller|ctrl_data_o\(18),
	combout => \datapath|regnxt[18]~56_combout\);

-- Location: LCCOMB_X47_Y41_N10
\datapath|regnxt[18]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[18]~57_combout\ = (\datapath|regnxt[31]~0_combout\ & ((\datapath|regnxt[18]~56_combout\ & (\datapath|mdu|loreg\(18))) # (!\datapath|regnxt[18]~56_combout\ & ((\dbus_d_i[18]~input_o\))))) # (!\datapath|regnxt[31]~0_combout\ & 
-- (((\datapath|regnxt[18]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|loreg\(18),
	datab => \dbus_d_i[18]~input_o\,
	datac => \datapath|regnxt[31]~0_combout\,
	datad => \datapath|regnxt[18]~56_combout\,
	combout => \datapath|regnxt[18]~57_combout\);

-- Location: LCCOMB_X59_Y43_N26
\datapath|regnxt[18]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[18]~58_combout\ = (\datapath|regnxt[31]~3_combout\ & ((\datapath|regnxt[18]~57_combout\))) # (!\datapath|regnxt[31]~3_combout\ & (\datapath|alu|Mux14~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regnxt[31]~3_combout\,
	datab => \datapath|alu|Mux14~1_combout\,
	datac => \datapath|regnxt[18]~57_combout\,
	combout => \datapath|regnxt[18]~58_combout\);

-- Location: FF_X52_Y46_N27
\datapath|reg25[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[18]~58_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg25\(18));

-- Location: LCCOMB_X52_Y46_N26
\datapath|Mux13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux13~2_combout\ = (\datapath|inst\(24) & ((\datapath|inst\(23)) # ((\datapath|reg25\(18))))) # (!\datapath|inst\(24) & (!\datapath|inst\(23) & ((\datapath|reg17\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(24),
	datab => \datapath|inst\(23),
	datac => \datapath|reg25\(18),
	datad => \datapath|reg17\(18),
	combout => \datapath|Mux13~2_combout\);

-- Location: LCCOMB_X53_Y47_N28
\datapath|Mux13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux13~3_combout\ = (\datapath|Mux13~2_combout\ & ((\datapath|reg29\(18)) # ((!\datapath|inst\(23))))) # (!\datapath|Mux13~2_combout\ & (((\datapath|reg21\(18) & \datapath|inst\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg29\(18),
	datab => \datapath|Mux13~2_combout\,
	datac => \datapath|reg21\(18),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux13~3_combout\);

-- Location: FF_X60_Y44_N3
\datapath|reg28[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[18]~58_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg28\(18));

-- Location: FF_X60_Y44_N9
\datapath|reg20[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[18]~58_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg20\(18));

-- Location: LCCOMB_X60_Y44_N8
\datapath|Mux13~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux13~5_combout\ = (\datapath|Mux13~4_combout\ & ((\datapath|reg28\(18)) # ((!\datapath|inst\(23))))) # (!\datapath|Mux13~4_combout\ & (((\datapath|reg20\(18) & \datapath|inst\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux13~4_combout\,
	datab => \datapath|reg28\(18),
	datac => \datapath|reg20\(18),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux13~5_combout\);

-- Location: LCCOMB_X56_Y46_N8
\datapath|Mux13~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux13~6_combout\ = (\datapath|inst\(22) & (\datapath|inst\(21))) # (!\datapath|inst\(22) & ((\datapath|inst\(21) & (\datapath|Mux13~3_combout\)) # (!\datapath|inst\(21) & ((\datapath|Mux13~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(22),
	datab => \datapath|inst\(21),
	datac => \datapath|Mux13~3_combout\,
	datad => \datapath|Mux13~5_combout\,
	combout => \datapath|Mux13~6_combout\);

-- Location: FF_X59_Y43_N17
\datapath|reg23[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[18]~58_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg23\(18));

-- Location: LCCOMB_X59_Y48_N20
\datapath|Mux13~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux13~7_combout\ = (\datapath|inst\(24) & (((\datapath|inst\(23))))) # (!\datapath|inst\(24) & ((\datapath|inst\(23) & ((\datapath|reg23\(18)))) # (!\datapath|inst\(23) & (\datapath|reg19\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg19\(18),
	datab => \datapath|inst\(24),
	datac => \datapath|reg23\(18),
	datad => \datapath|inst\(23),
	combout => \datapath|Mux13~7_combout\);

-- Location: FF_X59_Y46_N15
\datapath|reg31[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[18]~58_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg31\(18));

-- Location: LCCOMB_X59_Y46_N14
\datapath|Mux13~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux13~8_combout\ = (\datapath|Mux13~7_combout\ & (((\datapath|reg31\(18)) # (!\datapath|inst\(24))))) # (!\datapath|Mux13~7_combout\ & (\datapath|reg27\(18) & ((\datapath|inst\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg27\(18),
	datab => \datapath|Mux13~7_combout\,
	datac => \datapath|reg31\(18),
	datad => \datapath|inst\(24),
	combout => \datapath|Mux13~8_combout\);

-- Location: LCCOMB_X56_Y46_N2
\datapath|Mux13~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux13~9_combout\ = (\datapath|Mux13~6_combout\ & (((\datapath|Mux13~8_combout\) # (!\datapath|inst\(22))))) # (!\datapath|Mux13~6_combout\ & (\datapath|Mux13~1_combout\ & ((\datapath|inst\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux13~1_combout\,
	datab => \datapath|Mux13~6_combout\,
	datac => \datapath|Mux13~8_combout\,
	datad => \datapath|inst\(22),
	combout => \datapath|Mux13~9_combout\);

-- Location: FF_X59_Y41_N13
\datapath|reg6[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[18]~58_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg6\(18));

-- Location: FF_X60_Y41_N25
\datapath|reg5[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[18]~58_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg5\(18));

-- Location: LCCOMB_X60_Y41_N24
\datapath|Mux13~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux13~12_combout\ = (\datapath|inst\(21) & (((\datapath|reg5\(18)) # (\datapath|inst\(22))))) # (!\datapath|inst\(21) & (\datapath|reg4\(18) & ((!\datapath|inst\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg4\(18),
	datab => \datapath|inst\(21),
	datac => \datapath|reg5\(18),
	datad => \datapath|inst\(22),
	combout => \datapath|Mux13~12_combout\);

-- Location: LCCOMB_X59_Y41_N12
\datapath|Mux13~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux13~13_combout\ = (\datapath|inst\(22) & ((\datapath|Mux13~12_combout\ & (\datapath|reg7\(18))) # (!\datapath|Mux13~12_combout\ & ((\datapath|reg6\(18)))))) # (!\datapath|inst\(22) & (((\datapath|Mux13~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg7\(18),
	datab => \datapath|inst\(22),
	datac => \datapath|reg6\(18),
	datad => \datapath|Mux13~12_combout\,
	combout => \datapath|Mux13~13_combout\);

-- Location: LCCOMB_X59_Y41_N30
\datapath|Mux13~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux13~14_combout\ = (\datapath|Mux7~3_combout\ & ((\datapath|Mux7~4_combout\ & ((\datapath|Mux13~13_combout\))) # (!\datapath|Mux7~4_combout\ & (\datapath|reg1\(18))))) # (!\datapath|Mux7~3_combout\ & (((\datapath|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg1\(18),
	datab => \datapath|Mux7~3_combout\,
	datac => \datapath|Mux13~13_combout\,
	datad => \datapath|Mux7~4_combout\,
	combout => \datapath|Mux13~14_combout\);

-- Location: LCCOMB_X56_Y42_N14
\datapath|Mux13~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux13~15_combout\ = (\datapath|Mux7~2_combout\ & ((\datapath|Mux13~14_combout\ & ((\datapath|reg3\(18)))) # (!\datapath|Mux13~14_combout\ & (\datapath|reg2\(18))))) # (!\datapath|Mux7~2_combout\ & (((\datapath|Mux13~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux7~2_combout\,
	datab => \datapath|reg2\(18),
	datac => \datapath|reg3\(18),
	datad => \datapath|Mux13~14_combout\,
	combout => \datapath|Mux13~15_combout\);

-- Location: LCCOMB_X56_Y46_N4
\datapath|Mux13~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux13~16_combout\ = (\datapath|Mux7~1_combout\ & ((\datapath|Mux13~11_combout\) # ((\datapath|Mux7~0_combout\)))) # (!\datapath|Mux7~1_combout\ & (((!\datapath|Mux7~0_combout\ & \datapath|Mux13~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux13~11_combout\,
	datab => \datapath|Mux7~1_combout\,
	datac => \datapath|Mux7~0_combout\,
	datad => \datapath|Mux13~15_combout\,
	combout => \datapath|Mux13~16_combout\);

-- Location: LCCOMB_X56_Y46_N14
\datapath|Mux13~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux13~19_combout\ = (\datapath|Mux13~16_combout\ & ((\datapath|Mux13~18_combout\) # ((!\datapath|Mux7~0_combout\)))) # (!\datapath|Mux13~16_combout\ & (((\datapath|Mux13~9_combout\ & \datapath|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux13~18_combout\,
	datab => \datapath|Mux13~9_combout\,
	datac => \datapath|Mux13~16_combout\,
	datad => \datapath|Mux7~0_combout\,
	combout => \datapath|Mux13~19_combout\);

-- Location: LCCOMB_X47_Y41_N16
\datapath|Selector13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector13~0_combout\ = (\controller|alu_l_sel_o~q\ & (\datapath|pgc\(18))) # (!\controller|alu_l_sel_o~q\ & ((\datapath|Mux13~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|pgc\(18),
	datac => \controller|alu_l_sel_o~q\,
	datad => \datapath|Mux13~19_combout\,
	combout => \datapath|Selector13~0_combout\);

-- Location: LCCOMB_X47_Y45_N24
\datapath|alu|Add0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~60_combout\ = ((\datapath|Selector12~0_combout\ $ (\datapath|alu|Add0~59_combout\ $ (!\datapath|alu|Add0~58\)))) # (GND)
-- \datapath|alu|Add0~61\ = CARRY((\datapath|Selector12~0_combout\ & ((\datapath|alu|Add0~59_combout\) # (!\datapath|alu|Add0~58\))) # (!\datapath|Selector12~0_combout\ & (\datapath|alu|Add0~59_combout\ & !\datapath|alu|Add0~58\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector12~0_combout\,
	datab => \datapath|alu|Add0~59_combout\,
	datad => VCC,
	cin => \datapath|alu|Add0~58\,
	combout => \datapath|alu|Add0~60_combout\,
	cout => \datapath|alu|Add0~61\);

-- Location: LCCOMB_X47_Y45_N26
\datapath|alu|Add0~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~63_combout\ = (\datapath|Selector11~0_combout\ & ((\datapath|alu|Add0~62_combout\ & (\datapath|alu|Add0~61\ & VCC)) # (!\datapath|alu|Add0~62_combout\ & (!\datapath|alu|Add0~61\)))) # (!\datapath|Selector11~0_combout\ & 
-- ((\datapath|alu|Add0~62_combout\ & (!\datapath|alu|Add0~61\)) # (!\datapath|alu|Add0~62_combout\ & ((\datapath|alu|Add0~61\) # (GND)))))
-- \datapath|alu|Add0~64\ = CARRY((\datapath|Selector11~0_combout\ & (!\datapath|alu|Add0~62_combout\ & !\datapath|alu|Add0~61\)) # (!\datapath|Selector11~0_combout\ & ((!\datapath|alu|Add0~61\) # (!\datapath|alu|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector11~0_combout\,
	datab => \datapath|alu|Add0~62_combout\,
	datad => VCC,
	cin => \datapath|alu|Add0~61\,
	combout => \datapath|alu|Add0~63_combout\,
	cout => \datapath|alu|Add0~64\);

-- Location: LCCOMB_X47_Y44_N0
\datapath|alu|Add0~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~72_combout\ = ((\datapath|alu|Add0~71_combout\ $ (\datapath|Selector8~0_combout\ $ (!\datapath|alu|Add0~70\)))) # (GND)
-- \datapath|alu|Add0~73\ = CARRY((\datapath|alu|Add0~71_combout\ & ((\datapath|Selector8~0_combout\) # (!\datapath|alu|Add0~70\))) # (!\datapath|alu|Add0~71_combout\ & (\datapath|Selector8~0_combout\ & !\datapath|alu|Add0~70\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Add0~71_combout\,
	datab => \datapath|Selector8~0_combout\,
	datad => VCC,
	cin => \datapath|alu|Add0~70\,
	combout => \datapath|alu|Add0~72_combout\,
	cout => \datapath|alu|Add0~73\);

-- Location: LCCOMB_X46_Y41_N16
\datapath|alu|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux9~1_combout\ = (\datapath|alu|Mux9~0_combout\ & ((\datapath|alu|alu_res~91_combout\) # ((!\datapath|alu|Mux27~1_combout\)))) # (!\datapath|alu|Mux9~0_combout\ & (((\datapath|alu|Mux27~1_combout\ & \datapath|alu|Add0~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Mux9~0_combout\,
	datab => \datapath|alu|alu_res~91_combout\,
	datac => \datapath|alu|Mux27~1_combout\,
	datad => \datapath|alu|Add0~72_combout\,
	combout => \datapath|alu|Mux9~1_combout\);

-- Location: FF_X46_Y41_N17
\datapath|pgc[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Mux9~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \controller|pgcen~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pgc\(23));

-- Location: LCCOMB_X49_Y41_N26
\datapath|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector8~0_combout\ = (\controller|alu_l_sel_o~q\ & (\datapath|pgc\(23))) # (!\controller|alu_l_sel_o~q\ & ((\datapath|Mux8~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|pgc\(23),
	datac => \controller|alu_l_sel_o~q\,
	datad => \datapath|Mux8~19_combout\,
	combout => \datapath|Selector8~0_combout\);

-- Location: LCCOMB_X47_Y44_N4
\datapath|alu|Add0~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~78_combout\ = ((\datapath|alu|Add0~77_combout\ $ (\datapath|Selector6~0_combout\ $ (!\datapath|alu|Add0~76\)))) # (GND)
-- \datapath|alu|Add0~79\ = CARRY((\datapath|alu|Add0~77_combout\ & ((\datapath|Selector6~0_combout\) # (!\datapath|alu|Add0~76\))) # (!\datapath|alu|Add0~77_combout\ & (\datapath|Selector6~0_combout\ & !\datapath|alu|Add0~76\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Add0~77_combout\,
	datab => \datapath|Selector6~0_combout\,
	datad => VCC,
	cin => \datapath|alu|Add0~76\,
	combout => \datapath|alu|Add0~78_combout\,
	cout => \datapath|alu|Add0~79\);

-- Location: LCCOMB_X47_Y47_N14
\datapath|alu|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux7~1_combout\ = (\datapath|alu|Mux7~0_combout\ & ((\datapath|alu|alu_res~92_combout\) # ((!\datapath|alu|Mux27~1_combout\)))) # (!\datapath|alu|Mux7~0_combout\ & (((\datapath|alu|Add0~78_combout\ & \datapath|alu|Mux27~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|alu_res~92_combout\,
	datab => \datapath|alu|Mux7~0_combout\,
	datac => \datapath|alu|Add0~78_combout\,
	datad => \datapath|alu|Mux27~1_combout\,
	combout => \datapath|alu|Mux7~1_combout\);

-- Location: LCCOMB_X55_Y40_N4
\datapath|regnxt[25]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[25]~79_combout\ = (\datapath|regnxt[31]~3_combout\ & (\datapath|regnxt[25]~78_combout\)) # (!\datapath|regnxt[31]~3_combout\ & ((\datapath|alu|Mux7~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regnxt[25]~78_combout\,
	datac => \datapath|alu|Mux7~1_combout\,
	datad => \datapath|regnxt[31]~3_combout\,
	combout => \datapath|regnxt[25]~79_combout\);

-- Location: FF_X53_Y41_N1
\datapath|reg13[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[25]~79_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg13\(25));

-- Location: FF_X56_Y39_N9
\datapath|reg14[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[25]~79_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg14\(25));

-- Location: FF_X57_Y39_N7
\datapath|reg12[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[25]~79_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg12\(25));

-- Location: LCCOMB_X56_Y39_N8
\datapath|Mux6~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux6~17_combout\ = (\datapath|inst\(21) & (\datapath|inst\(22))) # (!\datapath|inst\(21) & ((\datapath|inst\(22) & (\datapath|reg14\(25))) # (!\datapath|inst\(22) & ((\datapath|reg12\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|inst\(22),
	datac => \datapath|reg14\(25),
	datad => \datapath|reg12\(25),
	combout => \datapath|Mux6~17_combout\);

-- Location: LCCOMB_X53_Y41_N0
\datapath|Mux6~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux6~18_combout\ = (\datapath|inst\(21) & ((\datapath|Mux6~17_combout\ & (\datapath|reg15\(25))) # (!\datapath|Mux6~17_combout\ & ((\datapath|reg13\(25)))))) # (!\datapath|inst\(21) & (((\datapath|Mux6~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg15\(25),
	datab => \datapath|inst\(21),
	datac => \datapath|reg13\(25),
	datad => \datapath|Mux6~17_combout\,
	combout => \datapath|Mux6~18_combout\);

-- Location: FF_X55_Y40_N5
\datapath|reg10[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regnxt[25]~79_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \datapath|reg_en\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg10\(25));

-- Location: FF_X57_Y40_N21
\datapath|reg9[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[25]~79_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg9\(25));

-- Location: FF_X55_Y40_N15
\datapath|reg8[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[25]~79_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg8\(25));

-- Location: LCCOMB_X57_Y40_N20
\datapath|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux6~0_combout\ = (\datapath|inst\(21) & ((\datapath|inst\(22)) # ((\datapath|reg9\(25))))) # (!\datapath|inst\(21) & (!\datapath|inst\(22) & ((\datapath|reg8\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|inst\(22),
	datac => \datapath|reg9\(25),
	datad => \datapath|reg8\(25),
	combout => \datapath|Mux6~0_combout\);

-- Location: LCCOMB_X56_Y40_N24
\datapath|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux6~1_combout\ = (\datapath|Mux6~0_combout\ & ((\datapath|reg11\(25)) # ((!\datapath|inst\(22))))) # (!\datapath|Mux6~0_combout\ & (((\datapath|reg10\(25) & \datapath|inst\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg11\(25),
	datab => \datapath|reg10\(25),
	datac => \datapath|Mux6~0_combout\,
	datad => \datapath|inst\(22),
	combout => \datapath|Mux6~1_combout\);

-- Location: LCCOMB_X56_Y43_N16
\datapath|Mux6~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux6~19_combout\ = (\datapath|Mux6~16_combout\ & (((\datapath|Mux6~18_combout\)) # (!\datapath|Mux7~1_combout\))) # (!\datapath|Mux6~16_combout\ & (\datapath|Mux7~1_combout\ & ((\datapath|Mux6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux6~16_combout\,
	datab => \datapath|Mux7~1_combout\,
	datac => \datapath|Mux6~18_combout\,
	datad => \datapath|Mux6~1_combout\,
	combout => \datapath|Mux6~19_combout\);

-- Location: LCCOMB_X52_Y45_N2
\datapath|mdu|mdu_l~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~55_combout\ = (\controller|mdu_mode_o~q\ & (\datapath|Mux5~19_combout\)) # (!\controller|mdu_mode_o~q\ & ((\datapath|Mux6~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|mdu_mode_o~q\,
	datab => \datapath|Mux5~19_combout\,
	datad => \datapath|Mux6~19_combout\,
	combout => \datapath|mdu|mdu_l~55_combout\);

-- Location: LCCOMB_X53_Y42_N30
\datapath|mdu|mdu_l~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~51_combout\ = (\controller|mdu_mode_o~q\ & ((\datapath|Mux7~24_combout\))) # (!\controller|mdu_mode_o~q\ & (\datapath|Mux8~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|mdu_mode_o~q\,
	datab => \datapath|Mux8~19_combout\,
	datac => \datapath|Mux7~24_combout\,
	combout => \datapath|mdu|mdu_l~51_combout\);

-- Location: LCCOMB_X42_Y45_N24
\datapath|mdu|mdu_l~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~52_combout\ = (\datapath|mdu|busy~q\ & (\datapath|mdu|mdu_l\(23))) # (!\datapath|mdu|busy~q\ & ((\datapath|mdu|mdu_l~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|mdu_l\(23),
	datac => \datapath|mdu|mdu_l~51_combout\,
	datad => \datapath|mdu|busy~q\,
	combout => \datapath|mdu|mdu_l~52_combout\);

-- Location: FF_X42_Y45_N25
\datapath|mdu|mdu_l[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|mdu_l~52_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|mdu_l[10]~2_combout\,
	ena => \datapath|mdu|mdu_l[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_l\(24));

-- Location: LCCOMB_X47_Y47_N4
\datapath|mdu|mdu_l~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~53_combout\ = (\controller|mdu_mode_o~q\ & (\datapath|Mux6~19_combout\)) # (!\controller|mdu_mode_o~q\ & ((\datapath|Mux7~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|mdu_mode_o~q\,
	datab => \datapath|Mux6~19_combout\,
	datad => \datapath|Mux7~24_combout\,
	combout => \datapath|mdu|mdu_l~53_combout\);

-- Location: LCCOMB_X42_Y45_N10
\datapath|mdu|mdu_l~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~54_combout\ = (\datapath|mdu|busy~q\ & (\datapath|mdu|mdu_l\(24))) # (!\datapath|mdu|busy~q\ & ((\datapath|mdu|mdu_l~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|busy~q\,
	datab => \datapath|mdu|mdu_l\(24),
	datad => \datapath|mdu|mdu_l~53_combout\,
	combout => \datapath|mdu|mdu_l~54_combout\);

-- Location: FF_X42_Y45_N11
\datapath|mdu|mdu_l[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|mdu_l~54_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|mdu_l[10]~2_combout\,
	ena => \datapath|mdu|mdu_l[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_l\(25));

-- Location: LCCOMB_X42_Y45_N28
\datapath|mdu|mdu_l~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~56_combout\ = (\datapath|mdu|busy~q\ & ((\datapath|mdu|mdu_l\(25)))) # (!\datapath|mdu|busy~q\ & (\datapath|mdu|mdu_l~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|busy~q\,
	datac => \datapath|mdu|mdu_l~55_combout\,
	datad => \datapath|mdu|mdu_l\(25),
	combout => \datapath|mdu|mdu_l~56_combout\);

-- Location: FF_X42_Y45_N29
\datapath|mdu|mdu_l[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|mdu_l~56_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|mdu_l[10]~2_combout\,
	ena => \datapath|mdu|mdu_l[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_l\(26));

-- Location: LCCOMB_X42_Y45_N22
\datapath|mdu|mdu_l~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~58_combout\ = (\datapath|mdu|busy~q\ & ((\datapath|mdu|mdu_l\(26)))) # (!\datapath|mdu|busy~q\ & (\datapath|mdu|mdu_l~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|busy~q\,
	datac => \datapath|mdu|mdu_l~57_combout\,
	datad => \datapath|mdu|mdu_l\(26),
	combout => \datapath|mdu|mdu_l~58_combout\);

-- Location: FF_X42_Y45_N23
\datapath|mdu|mdu_l[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|mdu_l~58_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|mdu_l[10]~2_combout\,
	ena => \datapath|mdu|mdu_l[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_l\(27));

-- Location: LCCOMB_X42_Y45_N6
\datapath|mdu|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux5~1_combout\ = (\datapath|mdu|add_r_sel[0]~1_combout\ & (((!\datapath|mdu|add_r_sel[1]~0_combout\ & \datapath|mdu|mdu_l\(27))))) # (!\datapath|mdu|add_r_sel[0]~1_combout\ & ((\datapath|mdu|Mux5~0_combout\) # 
-- ((\datapath|mdu|add_r_sel[1]~0_combout\ & !\datapath|mdu|mdu_l\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|Mux5~0_combout\,
	datab => \datapath|mdu|add_r_sel[1]~0_combout\,
	datac => \datapath|mdu|add_r_sel[0]~1_combout\,
	datad => \datapath|mdu|mdu_l\(27),
	combout => \datapath|mdu|Mux5~1_combout\);

-- Location: FF_X52_Y41_N11
\datapath|mdu|mdu_r[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Mux37~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|Equal1~10_combout\,
	ena => \datapath|mdu|cmode~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_r\(26));

-- Location: LCCOMB_X42_Y45_N0
\datapath|mdu|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux6~0_combout\ = (!\datapath|mdu|cmode~q\ & (!\datapath|mdu|mdu_r\(26) & !\datapath|mdu|LessThan0~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|cmode~q\,
	datac => \datapath|mdu|mdu_r\(26),
	datad => \datapath|mdu|LessThan0~62_combout\,
	combout => \datapath|mdu|Mux6~0_combout\);

-- Location: LCCOMB_X42_Y45_N2
\datapath|mdu|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux6~1_combout\ = (\datapath|mdu|add_r_sel[0]~1_combout\ & (\datapath|mdu|mdu_l\(26) & ((!\datapath|mdu|add_r_sel[1]~0_combout\)))) # (!\datapath|mdu|add_r_sel[0]~1_combout\ & ((\datapath|mdu|Mux6~0_combout\) # ((!\datapath|mdu|mdu_l\(26) & 
-- \datapath|mdu|add_r_sel[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|mdu_l\(26),
	datab => \datapath|mdu|Mux6~0_combout\,
	datac => \datapath|mdu|add_r_sel[0]~1_combout\,
	datad => \datapath|mdu|add_r_sel[1]~0_combout\,
	combout => \datapath|mdu|Mux6~1_combout\);

-- Location: FF_X53_Y44_N5
\datapath|reg21[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[25]~79_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg21\(25));

-- Location: FF_X53_Y44_N23
\datapath|reg29[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[25]~79_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg29\(25));

-- Location: FF_X53_Y46_N29
\datapath|reg17[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[25]~79_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg17\(25));

-- Location: LCCOMB_X53_Y46_N28
\datapath|Mux38~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux38~2_combout\ = (\datapath|inst\(19) & ((\datapath|reg25\(25)) # ((\datapath|inst\(18))))) # (!\datapath|inst\(19) & (((\datapath|reg17\(25) & !\datapath|inst\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg25\(25),
	datab => \datapath|inst\(19),
	datac => \datapath|reg17\(25),
	datad => \datapath|inst\(18),
	combout => \datapath|Mux38~2_combout\);

-- Location: LCCOMB_X53_Y44_N22
\datapath|Mux38~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux38~3_combout\ = (\datapath|inst\(18) & ((\datapath|Mux38~2_combout\ & ((\datapath|reg29\(25)))) # (!\datapath|Mux38~2_combout\ & (\datapath|reg21\(25))))) # (!\datapath|inst\(18) & (((\datapath|Mux38~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|reg21\(25),
	datac => \datapath|reg29\(25),
	datad => \datapath|Mux38~2_combout\,
	combout => \datapath|Mux38~3_combout\);

-- Location: FF_X60_Y43_N3
\datapath|reg31[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[25]~79_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg31\(25));

-- Location: FF_X60_Y43_N25
\datapath|reg27[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[25]~79_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg27\(25));

-- Location: LCCOMB_X60_Y43_N2
\datapath|Mux38~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux38~10_combout\ = (\datapath|Mux38~9_combout\ & (((\datapath|reg31\(25))) # (!\datapath|inst\(19)))) # (!\datapath|Mux38~9_combout\ & (\datapath|inst\(19) & ((\datapath|reg27\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux38~9_combout\,
	datab => \datapath|inst\(19),
	datac => \datapath|reg31\(25),
	datad => \datapath|reg27\(25),
	combout => \datapath|Mux38~10_combout\);

-- Location: FF_X52_Y47_N3
\datapath|reg28[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[25]~79_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg28\(25));

-- Location: FF_X60_Y47_N19
\datapath|reg16[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[25]~79_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg16\(25));

-- Location: FF_X60_Y47_N1
\datapath|reg24[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[25]~79_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg24\(25));

-- Location: LCCOMB_X60_Y47_N18
\datapath|Mux38~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux38~6_combout\ = (\datapath|inst\(18) & (\datapath|inst\(19))) # (!\datapath|inst\(18) & ((\datapath|inst\(19) & ((\datapath|reg24\(25)))) # (!\datapath|inst\(19) & (\datapath|reg16\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|inst\(19),
	datac => \datapath|reg16\(25),
	datad => \datapath|reg24\(25),
	combout => \datapath|Mux38~6_combout\);

-- Location: LCCOMB_X52_Y47_N2
\datapath|Mux38~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux38~7_combout\ = (\datapath|inst\(18) & ((\datapath|Mux38~6_combout\ & ((\datapath|reg28\(25)))) # (!\datapath|Mux38~6_combout\ & (\datapath|reg20\(25))))) # (!\datapath|inst\(18) & (((\datapath|Mux38~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg20\(25),
	datab => \datapath|inst\(18),
	datac => \datapath|reg28\(25),
	datad => \datapath|Mux38~6_combout\,
	combout => \datapath|Mux38~7_combout\);

-- Location: FF_X53_Y46_N23
\datapath|reg18[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[25]~79_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg18\(25));

-- Location: LCCOMB_X53_Y46_N22
\datapath|Mux38~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux38~4_combout\ = (\datapath|inst\(19) & (((\datapath|inst\(18))))) # (!\datapath|inst\(19) & ((\datapath|inst\(18) & (\datapath|reg22\(25))) # (!\datapath|inst\(18) & ((\datapath|reg18\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg22\(25),
	datab => \datapath|inst\(19),
	datac => \datapath|reg18\(25),
	datad => \datapath|inst\(18),
	combout => \datapath|Mux38~4_combout\);

-- Location: FF_X53_Y43_N15
\datapath|reg30[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[25]~79_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg30\(25));

-- Location: FF_X53_Y43_N21
\datapath|reg26[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[25]~79_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg26\(25));

-- Location: LCCOMB_X53_Y43_N14
\datapath|Mux38~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux38~5_combout\ = (\datapath|inst\(19) & ((\datapath|Mux38~4_combout\ & (\datapath|reg30\(25))) # (!\datapath|Mux38~4_combout\ & ((\datapath|reg26\(25)))))) # (!\datapath|inst\(19) & (\datapath|Mux38~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|Mux38~4_combout\,
	datac => \datapath|reg30\(25),
	datad => \datapath|reg26\(25),
	combout => \datapath|Mux38~5_combout\);

-- Location: LCCOMB_X52_Y43_N6
\datapath|Mux38~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux38~8_combout\ = (\datapath|inst\(16) & (((\datapath|inst\(17))))) # (!\datapath|inst\(16) & ((\datapath|inst\(17) & ((\datapath|Mux38~5_combout\))) # (!\datapath|inst\(17) & (\datapath|Mux38~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|Mux38~7_combout\,
	datac => \datapath|Mux38~5_combout\,
	datad => \datapath|inst\(17),
	combout => \datapath|Mux38~8_combout\);

-- Location: LCCOMB_X52_Y43_N24
\datapath|Mux38~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux38~11_combout\ = (\datapath|inst\(16) & ((\datapath|Mux38~8_combout\ & ((\datapath|Mux38~10_combout\))) # (!\datapath|Mux38~8_combout\ & (\datapath|Mux38~3_combout\)))) # (!\datapath|inst\(16) & (((\datapath|Mux38~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|Mux38~3_combout\,
	datac => \datapath|Mux38~10_combout\,
	datad => \datapath|Mux38~8_combout\,
	combout => \datapath|Mux38~11_combout\);

-- Location: LCCOMB_X52_Y43_N18
\datapath|Mux38~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux38~16_combout\ = (\datapath|Mux61~0_combout\ & (((\datapath|Mux38~11_combout\) # (\datapath|Mux61~4_combout\)))) # (!\datapath|Mux61~0_combout\ & (\datapath|Mux38~15_combout\ & ((!\datapath|Mux61~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux38~15_combout\,
	datab => \datapath|Mux38~11_combout\,
	datac => \datapath|Mux61~0_combout\,
	datad => \datapath|Mux61~4_combout\,
	combout => \datapath|Mux38~16_combout\);

-- Location: FF_X56_Y40_N11
\datapath|reg11[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[25]~79_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg11\(25));

-- Location: LCCOMB_X55_Y40_N14
\datapath|Mux38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux38~0_combout\ = (\datapath|inst\(17) & (((\datapath|inst\(16))))) # (!\datapath|inst\(17) & ((\datapath|inst\(16) & (\datapath|reg9\(25))) # (!\datapath|inst\(16) & ((\datapath|reg8\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg9\(25),
	datab => \datapath|inst\(17),
	datac => \datapath|reg8\(25),
	datad => \datapath|inst\(16),
	combout => \datapath|Mux38~0_combout\);

-- Location: LCCOMB_X56_Y40_N10
\datapath|Mux38~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux38~1_combout\ = (\datapath|inst\(17) & ((\datapath|Mux38~0_combout\ & ((\datapath|reg11\(25)))) # (!\datapath|Mux38~0_combout\ & (\datapath|reg10\(25))))) # (!\datapath|inst\(17) & (((\datapath|Mux38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(17),
	datab => \datapath|reg10\(25),
	datac => \datapath|reg11\(25),
	datad => \datapath|Mux38~0_combout\,
	combout => \datapath|Mux38~1_combout\);

-- Location: LCCOMB_X52_Y43_N16
\datapath|Mux38~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux38~19_combout\ = (\datapath|Mux38~16_combout\ & ((\datapath|Mux38~18_combout\) # ((!\datapath|Mux61~4_combout\)))) # (!\datapath|Mux38~16_combout\ & (((\datapath|Mux38~1_combout\ & \datapath|Mux61~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux38~18_combout\,
	datab => \datapath|Mux38~16_combout\,
	datac => \datapath|Mux38~1_combout\,
	datad => \datapath|Mux61~4_combout\,
	combout => \datapath|Mux38~19_combout\);

-- Location: FF_X52_Y43_N17
\datapath|mdu|mdu_r[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Mux38~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|Equal1~10_combout\,
	ena => \datapath|mdu|cmode~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_r\(25));

-- Location: LCCOMB_X42_Y45_N20
\datapath|mdu|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux7~0_combout\ = (!\datapath|mdu|cmode~q\ & (!\datapath|mdu|mdu_r\(25) & !\datapath|mdu|LessThan0~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|cmode~q\,
	datab => \datapath|mdu|mdu_r\(25),
	datad => \datapath|mdu|LessThan0~62_combout\,
	combout => \datapath|mdu|Mux7~0_combout\);

-- Location: LCCOMB_X42_Y45_N30
\datapath|mdu|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux7~1_combout\ = (\datapath|mdu|add_r_sel[0]~1_combout\ & (\datapath|mdu|mdu_l\(25) & ((!\datapath|mdu|add_r_sel[1]~0_combout\)))) # (!\datapath|mdu|add_r_sel[0]~1_combout\ & ((\datapath|mdu|Mux7~0_combout\) # ((!\datapath|mdu|mdu_l\(25) & 
-- \datapath|mdu|add_r_sel[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|mdu_l\(25),
	datab => \datapath|mdu|Mux7~0_combout\,
	datac => \datapath|mdu|add_r_sel[0]~1_combout\,
	datad => \datapath|mdu|add_r_sel[1]~0_combout\,
	combout => \datapath|mdu|Mux7~1_combout\);

-- Location: FF_X52_Y41_N5
\datapath|mdu|mdu_r[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Mux39~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|Equal1~10_combout\,
	ena => \datapath|mdu|cmode~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_r\(24));

-- Location: LCCOMB_X42_Y45_N8
\datapath|mdu|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux8~0_combout\ = (!\datapath|mdu|cmode~q\ & (!\datapath|mdu|mdu_r\(24) & !\datapath|mdu|LessThan0~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|cmode~q\,
	datac => \datapath|mdu|mdu_r\(24),
	datad => \datapath|mdu|LessThan0~62_combout\,
	combout => \datapath|mdu|Mux8~0_combout\);

-- Location: LCCOMB_X42_Y45_N26
\datapath|mdu|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux8~1_combout\ = (\datapath|mdu|add_r_sel[0]~1_combout\ & (\datapath|mdu|mdu_l\(24) & ((!\datapath|mdu|add_r_sel[1]~0_combout\)))) # (!\datapath|mdu|add_r_sel[0]~1_combout\ & ((\datapath|mdu|Mux8~0_combout\) # ((!\datapath|mdu|mdu_l\(24) & 
-- \datapath|mdu|add_r_sel[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|add_r_sel[0]~1_combout\,
	datab => \datapath|mdu|mdu_l\(24),
	datac => \datapath|mdu|Mux8~0_combout\,
	datad => \datapath|mdu|add_r_sel[1]~0_combout\,
	combout => \datapath|mdu|Mux8~1_combout\);

-- Location: LCCOMB_X43_Y44_N30
\datapath|mdu|add_ot[23]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_ot[23]~44_combout\ = (\datapath|mdu|add_l[22]~22_combout\ & ((\datapath|mdu|Mux10~1_combout\ & (\datapath|mdu|add_ot[22]~43\ & VCC)) # (!\datapath|mdu|Mux10~1_combout\ & (!\datapath|mdu|add_ot[22]~43\)))) # 
-- (!\datapath|mdu|add_l[22]~22_combout\ & ((\datapath|mdu|Mux10~1_combout\ & (!\datapath|mdu|add_ot[22]~43\)) # (!\datapath|mdu|Mux10~1_combout\ & ((\datapath|mdu|add_ot[22]~43\) # (GND)))))
-- \datapath|mdu|add_ot[23]~45\ = CARRY((\datapath|mdu|add_l[22]~22_combout\ & (!\datapath|mdu|Mux10~1_combout\ & !\datapath|mdu|add_ot[22]~43\)) # (!\datapath|mdu|add_l[22]~22_combout\ & ((!\datapath|mdu|add_ot[22]~43\) # 
-- (!\datapath|mdu|Mux10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|add_l[22]~22_combout\,
	datab => \datapath|mdu|Mux10~1_combout\,
	datad => VCC,
	cin => \datapath|mdu|add_ot[22]~43\,
	combout => \datapath|mdu|add_ot[23]~44_combout\,
	cout => \datapath|mdu|add_ot[23]~45\);

-- Location: LCCOMB_X43_Y43_N0
\datapath|mdu|add_ot[24]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_ot[24]~46_combout\ = ((\datapath|mdu|Mux9~1_combout\ $ (\datapath|mdu|add_l[23]~23_combout\ $ (!\datapath|mdu|add_ot[23]~45\)))) # (GND)
-- \datapath|mdu|add_ot[24]~47\ = CARRY((\datapath|mdu|Mux9~1_combout\ & ((\datapath|mdu|add_l[23]~23_combout\) # (!\datapath|mdu|add_ot[23]~45\))) # (!\datapath|mdu|Mux9~1_combout\ & (\datapath|mdu|add_l[23]~23_combout\ & !\datapath|mdu|add_ot[23]~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|Mux9~1_combout\,
	datab => \datapath|mdu|add_l[23]~23_combout\,
	datad => VCC,
	cin => \datapath|mdu|add_ot[23]~45\,
	combout => \datapath|mdu|add_ot[24]~46_combout\,
	cout => \datapath|mdu|add_ot[24]~47\);

-- Location: LCCOMB_X43_Y43_N2
\datapath|mdu|add_ot[25]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_ot[25]~48_combout\ = (\datapath|mdu|add_l[24]~24_combout\ & ((\datapath|mdu|Mux8~1_combout\ & (\datapath|mdu|add_ot[24]~47\ & VCC)) # (!\datapath|mdu|Mux8~1_combout\ & (!\datapath|mdu|add_ot[24]~47\)))) # 
-- (!\datapath|mdu|add_l[24]~24_combout\ & ((\datapath|mdu|Mux8~1_combout\ & (!\datapath|mdu|add_ot[24]~47\)) # (!\datapath|mdu|Mux8~1_combout\ & ((\datapath|mdu|add_ot[24]~47\) # (GND)))))
-- \datapath|mdu|add_ot[25]~49\ = CARRY((\datapath|mdu|add_l[24]~24_combout\ & (!\datapath|mdu|Mux8~1_combout\ & !\datapath|mdu|add_ot[24]~47\)) # (!\datapath|mdu|add_l[24]~24_combout\ & ((!\datapath|mdu|add_ot[24]~47\) # (!\datapath|mdu|Mux8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|add_l[24]~24_combout\,
	datab => \datapath|mdu|Mux8~1_combout\,
	datad => VCC,
	cin => \datapath|mdu|add_ot[24]~47\,
	combout => \datapath|mdu|add_ot[25]~48_combout\,
	cout => \datapath|mdu|add_ot[25]~49\);

-- Location: LCCOMB_X43_Y43_N4
\datapath|mdu|add_ot[26]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_ot[26]~50_combout\ = ((\datapath|mdu|add_l[25]~25_combout\ $ (\datapath|mdu|Mux7~1_combout\ $ (!\datapath|mdu|add_ot[25]~49\)))) # (GND)
-- \datapath|mdu|add_ot[26]~51\ = CARRY((\datapath|mdu|add_l[25]~25_combout\ & ((\datapath|mdu|Mux7~1_combout\) # (!\datapath|mdu|add_ot[25]~49\))) # (!\datapath|mdu|add_l[25]~25_combout\ & (\datapath|mdu|Mux7~1_combout\ & !\datapath|mdu|add_ot[25]~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|add_l[25]~25_combout\,
	datab => \datapath|mdu|Mux7~1_combout\,
	datad => VCC,
	cin => \datapath|mdu|add_ot[25]~49\,
	combout => \datapath|mdu|add_ot[26]~50_combout\,
	cout => \datapath|mdu|add_ot[26]~51\);

-- Location: LCCOMB_X43_Y43_N6
\datapath|mdu|add_ot[27]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_ot[27]~52_combout\ = (\datapath|mdu|add_l[26]~26_combout\ & ((\datapath|mdu|Mux6~1_combout\ & (\datapath|mdu|add_ot[26]~51\ & VCC)) # (!\datapath|mdu|Mux6~1_combout\ & (!\datapath|mdu|add_ot[26]~51\)))) # 
-- (!\datapath|mdu|add_l[26]~26_combout\ & ((\datapath|mdu|Mux6~1_combout\ & (!\datapath|mdu|add_ot[26]~51\)) # (!\datapath|mdu|Mux6~1_combout\ & ((\datapath|mdu|add_ot[26]~51\) # (GND)))))
-- \datapath|mdu|add_ot[27]~53\ = CARRY((\datapath|mdu|add_l[26]~26_combout\ & (!\datapath|mdu|Mux6~1_combout\ & !\datapath|mdu|add_ot[26]~51\)) # (!\datapath|mdu|add_l[26]~26_combout\ & ((!\datapath|mdu|add_ot[26]~51\) # (!\datapath|mdu|Mux6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|add_l[26]~26_combout\,
	datab => \datapath|mdu|Mux6~1_combout\,
	datad => VCC,
	cin => \datapath|mdu|add_ot[26]~51\,
	combout => \datapath|mdu|add_ot[27]~52_combout\,
	cout => \datapath|mdu|add_ot[27]~53\);

-- Location: LCCOMB_X43_Y43_N8
\datapath|mdu|add_ot[28]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_ot[28]~54_combout\ = ((\datapath|mdu|add_l[27]~27_combout\ $ (\datapath|mdu|Mux5~1_combout\ $ (!\datapath|mdu|add_ot[27]~53\)))) # (GND)
-- \datapath|mdu|add_ot[28]~55\ = CARRY((\datapath|mdu|add_l[27]~27_combout\ & ((\datapath|mdu|Mux5~1_combout\) # (!\datapath|mdu|add_ot[27]~53\))) # (!\datapath|mdu|add_l[27]~27_combout\ & (\datapath|mdu|Mux5~1_combout\ & !\datapath|mdu|add_ot[27]~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|add_l[27]~27_combout\,
	datab => \datapath|mdu|Mux5~1_combout\,
	datad => VCC,
	cin => \datapath|mdu|add_ot[27]~53\,
	combout => \datapath|mdu|add_ot[28]~54_combout\,
	cout => \datapath|mdu|add_ot[28]~55\);

-- Location: LCCOMB_X43_Y43_N12
\datapath|mdu|add_ot[30]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_ot[30]~58_combout\ = ((\datapath|mdu|Mux3~1_combout\ $ (\datapath|mdu|add_l[29]~29_combout\ $ (!\datapath|mdu|add_ot[29]~57\)))) # (GND)
-- \datapath|mdu|add_ot[30]~59\ = CARRY((\datapath|mdu|Mux3~1_combout\ & ((\datapath|mdu|add_l[29]~29_combout\) # (!\datapath|mdu|add_ot[29]~57\))) # (!\datapath|mdu|Mux3~1_combout\ & (\datapath|mdu|add_l[29]~29_combout\ & !\datapath|mdu|add_ot[29]~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|Mux3~1_combout\,
	datab => \datapath|mdu|add_l[29]~29_combout\,
	datad => VCC,
	cin => \datapath|mdu|add_ot[29]~57\,
	combout => \datapath|mdu|add_ot[30]~58_combout\,
	cout => \datapath|mdu|add_ot[30]~59\);

-- Location: LCCOMB_X43_Y43_N28
\datapath|mdu|hireg~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|hireg~30_combout\ = (\datapath|mdu|cmode~q\ & (\datapath|mdu|add_ot[31]~60_combout\)) # (!\datapath|mdu|cmode~q\ & ((\datapath|mdu|add_ot[30]~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|cmode~q\,
	datac => \datapath|mdu|add_ot[31]~60_combout\,
	datad => \datapath|mdu|add_ot[30]~58_combout\,
	combout => \datapath|mdu|hireg~30_combout\);

-- Location: FF_X43_Y43_N29
\datapath|mdu|hireg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|hireg~30_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|ALT_INV_busy~q\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|hireg\(29));

-- Location: LCCOMB_X56_Y39_N22
\datapath|mdu|add_l[30]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_l[30]~30_combout\ = (\datapath|mdu|cmode~q\ & (\datapath|mdu|hireg\(30))) # (!\datapath|mdu|cmode~q\ & ((\datapath|mdu|hireg\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|hireg\(30),
	datac => \datapath|mdu|cmode~q\,
	datad => \datapath|mdu|hireg\(29),
	combout => \datapath|mdu|add_l[30]~30_combout\);

-- Location: LCCOMB_X43_Y43_N14
\datapath|mdu|add_ot[31]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_ot[31]~60_combout\ = (\datapath|mdu|Mux2~1_combout\ & ((\datapath|mdu|add_l[30]~30_combout\ & (\datapath|mdu|add_ot[30]~59\ & VCC)) # (!\datapath|mdu|add_l[30]~30_combout\ & (!\datapath|mdu|add_ot[30]~59\)))) # 
-- (!\datapath|mdu|Mux2~1_combout\ & ((\datapath|mdu|add_l[30]~30_combout\ & (!\datapath|mdu|add_ot[30]~59\)) # (!\datapath|mdu|add_l[30]~30_combout\ & ((\datapath|mdu|add_ot[30]~59\) # (GND)))))
-- \datapath|mdu|add_ot[31]~61\ = CARRY((\datapath|mdu|Mux2~1_combout\ & (!\datapath|mdu|add_l[30]~30_combout\ & !\datapath|mdu|add_ot[30]~59\)) # (!\datapath|mdu|Mux2~1_combout\ & ((!\datapath|mdu|add_ot[30]~59\) # (!\datapath|mdu|add_l[30]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|Mux2~1_combout\,
	datab => \datapath|mdu|add_l[30]~30_combout\,
	datad => VCC,
	cin => \datapath|mdu|add_ot[30]~59\,
	combout => \datapath|mdu|add_ot[31]~60_combout\,
	cout => \datapath|mdu|add_ot[31]~61\);

-- Location: LCCOMB_X43_Y46_N22
\datapath|mdu|hireg~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|hireg~32_combout\ = (\datapath|mdu|busy~q\ & \datapath|mdu|hireg_nxt[31]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath|mdu|busy~q\,
	datad => \datapath|mdu|hireg_nxt[31]~0_combout\,
	combout => \datapath|mdu|hireg~32_combout\);

-- Location: FF_X43_Y46_N23
\datapath|mdu|hireg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|hireg~32_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|hireg\(31));

-- Location: LCCOMB_X46_Y45_N2
\datapath|mdu|add_l[31]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_l[31]~31_combout\ = (\datapath|mdu|cmode~q\ & (\datapath|mdu|hireg\(31))) # (!\datapath|mdu|cmode~q\ & ((\datapath|mdu|hireg\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|cmode~q\,
	datac => \datapath|mdu|hireg\(31),
	datad => \datapath|mdu|hireg\(30),
	combout => \datapath|mdu|add_l[31]~31_combout\);

-- Location: LCCOMB_X43_Y43_N16
\datapath|mdu|hireg_nxt[31]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|hireg_nxt[31]~0_combout\ = \datapath|mdu|Mux1~1_combout\ $ (\datapath|mdu|add_ot[31]~61\ $ (!\datapath|mdu|add_l[31]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|Mux1~1_combout\,
	datad => \datapath|mdu|add_l[31]~31_combout\,
	cin => \datapath|mdu|add_ot[31]~61\,
	combout => \datapath|mdu|hireg_nxt[31]~0_combout\);

-- Location: LCCOMB_X43_Y43_N30
\datapath|mdu|hireg~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|hireg~31_combout\ = (\datapath|mdu|cmode~q\ & ((\datapath|mdu|hireg_nxt[31]~0_combout\))) # (!\datapath|mdu|cmode~q\ & (\datapath|mdu|add_ot[31]~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|cmode~q\,
	datac => \datapath|mdu|add_ot[31]~60_combout\,
	datad => \datapath|mdu|hireg_nxt[31]~0_combout\,
	combout => \datapath|mdu|hireg~31_combout\);

-- Location: FF_X43_Y43_N31
\datapath|mdu|hireg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|hireg~31_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|ALT_INV_busy~q\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|hireg\(30));

-- Location: LCCOMB_X47_Y48_N4
\controller|ctrl_data_o~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o~78_combout\ = (\controller|ctrl_data_o[24]~49_combout\ & (!\datapath|inst\(29) & (!\datapath|inst\(28)))) # (!\controller|ctrl_data_o[24]~49_combout\ & ((\datapath|inst\(14)) # ((!\datapath|inst\(29) & !\datapath|inst\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_data_o[24]~49_combout\,
	datab => \datapath|inst\(29),
	datac => \datapath|inst\(28),
	datad => \datapath|inst\(14),
	combout => \controller|ctrl_data_o~78_combout\);

-- Location: LCCOMB_X47_Y48_N0
\controller|ctrl_data_o[30]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o[30]~4_combout\ = (\controller|ctrl_data_o[24]~44_combout\ & (\datapath|inst\(15))) # (!\controller|ctrl_data_o[24]~44_combout\ & ((\controller|ctrl_data_o~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(15),
	datab => \controller|ctrl_data_o~78_combout\,
	datad => \controller|ctrl_data_o[24]~44_combout\,
	combout => \controller|ctrl_data_o[30]~4_combout\);

-- Location: FF_X47_Y48_N1
\controller|ctrl_data_o[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \controller|ctrl_data_o[30]~4_combout\,
	asdata => \controller|ctrl_data_o~73_combout\,
	sload => \controller|state\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller|ctrl_data_o\(30));

-- Location: LCCOMB_X50_Y45_N2
\datapath|regnxt[30]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[30]~92_combout\ = (\controller|den~q\ & ((\datapath|regnxt[31]~0_combout\) # ((\datapath|mdu|hireg\(30))))) # (!\controller|den~q\ & (!\datapath|regnxt[31]~0_combout\ & ((\controller|ctrl_data_o\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|den~q\,
	datab => \datapath|regnxt[31]~0_combout\,
	datac => \datapath|mdu|hireg\(30),
	datad => \controller|ctrl_data_o\(30),
	combout => \datapath|regnxt[30]~92_combout\);

-- Location: LCCOMB_X50_Y45_N20
\datapath|regnxt[30]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[30]~93_combout\ = (\datapath|regnxt[31]~0_combout\ & ((\datapath|regnxt[30]~92_combout\ & (\datapath|mdu|loreg\(30))) # (!\datapath|regnxt[30]~92_combout\ & ((\dbus_d_i[30]~input_o\))))) # (!\datapath|regnxt[31]~0_combout\ & 
-- (((\datapath|regnxt[30]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|loreg\(30),
	datab => \dbus_d_i[30]~input_o\,
	datac => \datapath|regnxt[31]~0_combout\,
	datad => \datapath|regnxt[30]~92_combout\,
	combout => \datapath|regnxt[30]~93_combout\);

-- Location: LCCOMB_X50_Y45_N0
\datapath|regnxt[30]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[30]~94_combout\ = (\datapath|regnxt[31]~3_combout\ & ((\datapath|regnxt[30]~93_combout\))) # (!\datapath|regnxt[31]~3_combout\ & (\datapath|alu|Mux2~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regnxt[31]~3_combout\,
	datac => \datapath|alu|Mux2~1_combout\,
	datad => \datapath|regnxt[30]~93_combout\,
	combout => \datapath|regnxt[30]~94_combout\);

-- Location: FF_X57_Y47_N1
\datapath|reg1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[30]~94_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg1\(30));

-- Location: FF_X57_Y47_N19
\datapath|reg7[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[30]~94_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg7\(30));

-- Location: FF_X56_Y47_N9
\datapath|reg6[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[30]~94_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg6\(30));

-- Location: LCCOMB_X57_Y47_N18
\datapath|Mux33~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux33~13_combout\ = (\datapath|Mux33~12_combout\ & (((\datapath|reg7\(30))) # (!\datapath|inst\(17)))) # (!\datapath|Mux33~12_combout\ & (\datapath|inst\(17) & ((\datapath|reg6\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux33~12_combout\,
	datab => \datapath|inst\(17),
	datac => \datapath|reg7\(30),
	datad => \datapath|reg6\(30),
	combout => \datapath|Mux33~13_combout\);

-- Location: LCCOMB_X57_Y47_N0
\datapath|Mux33~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux33~14_combout\ = (\datapath|Mux61~2_combout\ & (((\datapath|Mux33~13_combout\)) # (!\datapath|Mux61~1_combout\))) # (!\datapath|Mux61~2_combout\ & (\datapath|Mux61~1_combout\ & (\datapath|reg1\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~2_combout\,
	datab => \datapath|Mux61~1_combout\,
	datac => \datapath|reg1\(30),
	datad => \datapath|Mux33~13_combout\,
	combout => \datapath|Mux33~14_combout\);

-- Location: FF_X56_Y45_N21
\datapath|reg2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[30]~94_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg2\(30));

-- Location: LCCOMB_X56_Y45_N20
\datapath|Mux33~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux33~15_combout\ = (\datapath|Mux33~14_combout\ & ((\datapath|reg3\(30)) # ((!\datapath|Mux61~3_combout\)))) # (!\datapath|Mux33~14_combout\ & (((\datapath|reg2\(30) & \datapath|Mux61~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg3\(30),
	datab => \datapath|Mux33~14_combout\,
	datac => \datapath|reg2\(30),
	datad => \datapath|Mux61~3_combout\,
	combout => \datapath|Mux33~15_combout\);

-- Location: LCCOMB_X50_Y42_N14
\datapath|Mux33~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux33~16_combout\ = (\datapath|Mux61~4_combout\ & ((\datapath|Mux33~11_combout\) # ((\datapath|Mux61~0_combout\)))) # (!\datapath|Mux61~4_combout\ & (((!\datapath|Mux61~0_combout\ & \datapath|Mux33~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux33~11_combout\,
	datab => \datapath|Mux61~4_combout\,
	datac => \datapath|Mux61~0_combout\,
	datad => \datapath|Mux33~15_combout\,
	combout => \datapath|Mux33~16_combout\);

-- Location: FF_X57_Y39_N15
\datapath|reg12[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[30]~94_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg12\(30));

-- Location: FF_X52_Y39_N19
\datapath|reg13[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[30]~94_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg13\(30));

-- Location: LCCOMB_X57_Y39_N14
\datapath|Mux33~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux33~17_combout\ = (\datapath|inst\(16) & ((\datapath|inst\(17)) # ((\datapath|reg13\(30))))) # (!\datapath|inst\(16) & (!\datapath|inst\(17) & (\datapath|reg12\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg12\(30),
	datad => \datapath|reg13\(30),
	combout => \datapath|Mux33~17_combout\);

-- Location: FF_X52_Y40_N23
\datapath|reg15[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[30]~94_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg15\(30));

-- Location: FF_X52_Y40_N13
\datapath|reg14[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[30]~94_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg14\(30));

-- Location: LCCOMB_X52_Y40_N22
\datapath|Mux33~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux33~18_combout\ = (\datapath|inst\(17) & ((\datapath|Mux33~17_combout\ & (\datapath|reg15\(30))) # (!\datapath|Mux33~17_combout\ & ((\datapath|reg14\(30)))))) # (!\datapath|inst\(17) & (\datapath|Mux33~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(17),
	datab => \datapath|Mux33~17_combout\,
	datac => \datapath|reg15\(30),
	datad => \datapath|reg14\(30),
	combout => \datapath|Mux33~18_combout\);

-- Location: FF_X55_Y49_N17
\datapath|reg18[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[30]~94_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg18\(30));

-- Location: FF_X54_Y49_N29
\datapath|reg22[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[30]~94_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg22\(30));

-- Location: LCCOMB_X55_Y49_N16
\datapath|Mux33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux33~0_combout\ = (\datapath|inst\(19) & (\datapath|inst\(18))) # (!\datapath|inst\(19) & ((\datapath|inst\(18) & ((\datapath|reg22\(30)))) # (!\datapath|inst\(18) & (\datapath|reg18\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|inst\(18),
	datac => \datapath|reg18\(30),
	datad => \datapath|reg22\(30),
	combout => \datapath|Mux33~0_combout\);

-- Location: LCCOMB_X56_Y49_N28
\datapath|Mux33~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux33~1_combout\ = (\datapath|Mux33~0_combout\ & ((\datapath|reg30\(30)) # ((!\datapath|inst\(19))))) # (!\datapath|Mux33~0_combout\ & (((\datapath|reg26\(30) & \datapath|inst\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg30\(30),
	datab => \datapath|Mux33~0_combout\,
	datac => \datapath|reg26\(30),
	datad => \datapath|inst\(19),
	combout => \datapath|Mux33~1_combout\);

-- Location: FF_X50_Y45_N11
\datapath|reg28[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[30]~94_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg28\(30));

-- Location: FF_X50_Y45_N1
\datapath|reg20[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regnxt[30]~94_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \datapath|reg_en\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg20\(30));

-- Location: LCCOMB_X50_Y45_N10
\datapath|Mux33~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux33~5_combout\ = (\datapath|Mux33~4_combout\ & (((\datapath|reg28\(30))) # (!\datapath|inst\(18)))) # (!\datapath|Mux33~4_combout\ & (\datapath|inst\(18) & ((\datapath|reg20\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux33~4_combout\,
	datab => \datapath|inst\(18),
	datac => \datapath|reg28\(30),
	datad => \datapath|reg20\(30),
	combout => \datapath|Mux33~5_combout\);

-- Location: FF_X53_Y48_N11
\datapath|reg29[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[30]~94_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg29\(30));

-- Location: LCCOMB_X53_Y48_N10
\datapath|Mux33~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux33~3_combout\ = (\datapath|Mux33~2_combout\ & (((\datapath|reg29\(30))) # (!\datapath|inst\(18)))) # (!\datapath|Mux33~2_combout\ & (\datapath|inst\(18) & ((\datapath|reg21\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux33~2_combout\,
	datab => \datapath|inst\(18),
	datac => \datapath|reg29\(30),
	datad => \datapath|reg21\(30),
	combout => \datapath|Mux33~3_combout\);

-- Location: LCCOMB_X50_Y42_N2
\datapath|Mux33~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux33~6_combout\ = (\datapath|inst\(16) & (((\datapath|inst\(17)) # (\datapath|Mux33~3_combout\)))) # (!\datapath|inst\(16) & (\datapath|Mux33~5_combout\ & (!\datapath|inst\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|Mux33~5_combout\,
	datac => \datapath|inst\(17),
	datad => \datapath|Mux33~3_combout\,
	combout => \datapath|Mux33~6_combout\);

-- Location: LCCOMB_X50_Y42_N28
\datapath|Mux33~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux33~9_combout\ = (\datapath|inst\(17) & ((\datapath|Mux33~6_combout\ & (\datapath|Mux33~8_combout\)) # (!\datapath|Mux33~6_combout\ & ((\datapath|Mux33~1_combout\))))) # (!\datapath|inst\(17) & (((\datapath|Mux33~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux33~8_combout\,
	datab => \datapath|inst\(17),
	datac => \datapath|Mux33~1_combout\,
	datad => \datapath|Mux33~6_combout\,
	combout => \datapath|Mux33~9_combout\);

-- Location: LCCOMB_X50_Y42_N10
\datapath|Mux33~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux33~19_combout\ = (\datapath|Mux61~0_combout\ & ((\datapath|Mux33~16_combout\ & (\datapath|Mux33~18_combout\)) # (!\datapath|Mux33~16_combout\ & ((\datapath|Mux33~9_combout\))))) # (!\datapath|Mux61~0_combout\ & (\datapath|Mux33~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~0_combout\,
	datab => \datapath|Mux33~16_combout\,
	datac => \datapath|Mux33~18_combout\,
	datad => \datapath|Mux33~9_combout\,
	combout => \datapath|Mux33~19_combout\);

-- Location: FF_X50_Y42_N11
\datapath|mdu|mdu_r[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Mux33~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|Equal1~10_combout\,
	ena => \datapath|mdu|cmode~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_r\(30));

-- Location: FF_X52_Y41_N25
\datapath|mdu|mdu_r[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Mux36~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|Equal1~10_combout\,
	ena => \datapath|mdu|cmode~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_r\(27));

-- Location: LCCOMB_X43_Y43_N20
\datapath|mdu|hireg~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|hireg~26_combout\ = (\datapath|mdu|cmode~q\ & ((\datapath|mdu|add_ot[27]~52_combout\))) # (!\datapath|mdu|cmode~q\ & (\datapath|mdu|add_ot[26]~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|cmode~q\,
	datac => \datapath|mdu|add_ot[26]~50_combout\,
	datad => \datapath|mdu|add_ot[27]~52_combout\,
	combout => \datapath|mdu|hireg~26_combout\);

-- Location: FF_X43_Y43_N21
\datapath|mdu|hireg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|hireg~26_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|ALT_INV_busy~q\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|hireg\(25));

-- Location: FF_X52_Y43_N11
\datapath|mdu|mdu_r[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Mux40~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|Equal1~10_combout\,
	ena => \datapath|mdu|cmode~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_r\(23));

-- Location: FF_X52_Y43_N21
\datapath|mdu|mdu_r[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Mux41~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|Equal1~10_combout\,
	ena => \datapath|mdu|cmode~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_r\(22));

-- Location: FF_X48_Y44_N25
\datapath|mdu|mdu_r[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Mux46~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|Equal1~10_combout\,
	ena => \datapath|mdu|cmode~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_r\(17));

-- Location: FF_X49_Y44_N1
\datapath|mdu|mdu_r[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Mux48~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|Equal1~10_combout\,
	ena => \datapath|mdu|cmode~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_r\(15));

-- Location: FF_X49_Y44_N13
\datapath|mdu|mdu_r[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Mux50~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|Equal1~10_combout\,
	ena => \datapath|mdu|cmode~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_r\(13));

-- Location: FF_X49_Y44_N23
\datapath|mdu|mdu_r[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Mux51~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|Equal1~10_combout\,
	ena => \datapath|mdu|cmode~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_r\(12));

-- Location: FF_X45_Y42_N25
\datapath|mdu|mdu_r[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Mux52~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|Equal1~10_combout\,
	ena => \datapath|mdu|cmode~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_r\(11));

-- Location: LCCOMB_X43_Y46_N12
\datapath|mdu|hireg~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|hireg~9_combout\ = (\datapath|mdu|cmode~q\ & ((\datapath|mdu|add_ot[10]~18_combout\))) # (!\datapath|mdu|cmode~q\ & (\datapath|mdu|add_ot[9]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|add_ot[9]~16_combout\,
	datac => \datapath|mdu|add_ot[10]~18_combout\,
	datad => \datapath|mdu|cmode~q\,
	combout => \datapath|mdu|hireg~9_combout\);

-- Location: FF_X43_Y46_N13
\datapath|mdu|hireg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|hireg~9_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|ALT_INV_busy~q\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|hireg\(8));

-- Location: FF_X52_Y43_N23
\datapath|mdu|mdu_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Mux55~25_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|Equal1~10_combout\,
	ena => \datapath|mdu|cmode~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_r\(8));

-- Location: FF_X52_Y41_N15
\datapath|mdu|mdu_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Mux58~19_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|Equal1~10_combout\,
	ena => \datapath|mdu|cmode~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_r\(5));

-- Location: FF_X50_Y42_N5
\datapath|mdu|mdu_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Mux59~25_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|Equal1~10_combout\,
	ena => \datapath|mdu|cmode~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_r\(4));

-- Location: FF_X50_Y43_N19
\datapath|mdu|mdu_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Mux61~24_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|Equal1~10_combout\,
	ena => \datapath|mdu|cmode~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_r\(2));

-- Location: LCCOMB_X45_Y45_N0
\datapath|mdu|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|LessThan0~1_cout\ = CARRY((!\datapath|mdu|lsb~q\ & \datapath|mdu|mdu_r\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|lsb~q\,
	datab => \datapath|mdu|mdu_r\(0),
	datad => VCC,
	cout => \datapath|mdu|LessThan0~1_cout\);

-- Location: LCCOMB_X45_Y45_N2
\datapath|mdu|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|LessThan0~3_cout\ = CARRY((\datapath|mdu|mdu_r\(1) & (\datapath|mdu|hireg\(0) & !\datapath|mdu|LessThan0~1_cout\)) # (!\datapath|mdu|mdu_r\(1) & ((\datapath|mdu|hireg\(0)) # (!\datapath|mdu|LessThan0~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|mdu_r\(1),
	datab => \datapath|mdu|hireg\(0),
	datad => VCC,
	cin => \datapath|mdu|LessThan0~1_cout\,
	cout => \datapath|mdu|LessThan0~3_cout\);

-- Location: LCCOMB_X45_Y45_N4
\datapath|mdu|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|LessThan0~5_cout\ = CARRY((\datapath|mdu|hireg\(1) & (\datapath|mdu|mdu_r\(2) & !\datapath|mdu|LessThan0~3_cout\)) # (!\datapath|mdu|hireg\(1) & ((\datapath|mdu|mdu_r\(2)) # (!\datapath|mdu|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|hireg\(1),
	datab => \datapath|mdu|mdu_r\(2),
	datad => VCC,
	cin => \datapath|mdu|LessThan0~3_cout\,
	cout => \datapath|mdu|LessThan0~5_cout\);

-- Location: LCCOMB_X45_Y45_N6
\datapath|mdu|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|LessThan0~7_cout\ = CARRY((\datapath|mdu|mdu_r\(3) & (\datapath|mdu|hireg\(2) & !\datapath|mdu|LessThan0~5_cout\)) # (!\datapath|mdu|mdu_r\(3) & ((\datapath|mdu|hireg\(2)) # (!\datapath|mdu|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|mdu_r\(3),
	datab => \datapath|mdu|hireg\(2),
	datad => VCC,
	cin => \datapath|mdu|LessThan0~5_cout\,
	cout => \datapath|mdu|LessThan0~7_cout\);

-- Location: LCCOMB_X45_Y45_N8
\datapath|mdu|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|LessThan0~9_cout\ = CARRY((\datapath|mdu|hireg\(3) & (\datapath|mdu|mdu_r\(4) & !\datapath|mdu|LessThan0~7_cout\)) # (!\datapath|mdu|hireg\(3) & ((\datapath|mdu|mdu_r\(4)) # (!\datapath|mdu|LessThan0~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|hireg\(3),
	datab => \datapath|mdu|mdu_r\(4),
	datad => VCC,
	cin => \datapath|mdu|LessThan0~7_cout\,
	cout => \datapath|mdu|LessThan0~9_cout\);

-- Location: LCCOMB_X45_Y45_N10
\datapath|mdu|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|LessThan0~11_cout\ = CARRY((\datapath|mdu|hireg\(4) & ((!\datapath|mdu|LessThan0~9_cout\) # (!\datapath|mdu|mdu_r\(5)))) # (!\datapath|mdu|hireg\(4) & (!\datapath|mdu|mdu_r\(5) & !\datapath|mdu|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|hireg\(4),
	datab => \datapath|mdu|mdu_r\(5),
	datad => VCC,
	cin => \datapath|mdu|LessThan0~9_cout\,
	cout => \datapath|mdu|LessThan0~11_cout\);

-- Location: LCCOMB_X45_Y45_N12
\datapath|mdu|LessThan0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|LessThan0~13_cout\ = CARRY((\datapath|mdu|mdu_r\(6) & ((!\datapath|mdu|LessThan0~11_cout\) # (!\datapath|mdu|hireg\(5)))) # (!\datapath|mdu|mdu_r\(6) & (!\datapath|mdu|hireg\(5) & !\datapath|mdu|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|mdu_r\(6),
	datab => \datapath|mdu|hireg\(5),
	datad => VCC,
	cin => \datapath|mdu|LessThan0~11_cout\,
	cout => \datapath|mdu|LessThan0~13_cout\);

-- Location: LCCOMB_X45_Y45_N14
\datapath|mdu|LessThan0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|LessThan0~15_cout\ = CARRY((\datapath|mdu|hireg\(6) & ((!\datapath|mdu|LessThan0~13_cout\) # (!\datapath|mdu|mdu_r\(7)))) # (!\datapath|mdu|hireg\(6) & (!\datapath|mdu|mdu_r\(7) & !\datapath|mdu|LessThan0~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|hireg\(6),
	datab => \datapath|mdu|mdu_r\(7),
	datad => VCC,
	cin => \datapath|mdu|LessThan0~13_cout\,
	cout => \datapath|mdu|LessThan0~15_cout\);

-- Location: LCCOMB_X45_Y45_N16
\datapath|mdu|LessThan0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|LessThan0~17_cout\ = CARRY((\datapath|mdu|hireg\(7) & (\datapath|mdu|mdu_r\(8) & !\datapath|mdu|LessThan0~15_cout\)) # (!\datapath|mdu|hireg\(7) & ((\datapath|mdu|mdu_r\(8)) # (!\datapath|mdu|LessThan0~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|hireg\(7),
	datab => \datapath|mdu|mdu_r\(8),
	datad => VCC,
	cin => \datapath|mdu|LessThan0~15_cout\,
	cout => \datapath|mdu|LessThan0~17_cout\);

-- Location: LCCOMB_X45_Y45_N18
\datapath|mdu|LessThan0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|LessThan0~19_cout\ = CARRY((\datapath|mdu|mdu_r\(9) & (\datapath|mdu|hireg\(8) & !\datapath|mdu|LessThan0~17_cout\)) # (!\datapath|mdu|mdu_r\(9) & ((\datapath|mdu|hireg\(8)) # (!\datapath|mdu|LessThan0~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|mdu_r\(9),
	datab => \datapath|mdu|hireg\(8),
	datad => VCC,
	cin => \datapath|mdu|LessThan0~17_cout\,
	cout => \datapath|mdu|LessThan0~19_cout\);

-- Location: LCCOMB_X45_Y45_N20
\datapath|mdu|LessThan0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|LessThan0~21_cout\ = CARRY((\datapath|mdu|mdu_r\(10) & ((!\datapath|mdu|LessThan0~19_cout\) # (!\datapath|mdu|hireg\(9)))) # (!\datapath|mdu|mdu_r\(10) & (!\datapath|mdu|hireg\(9) & !\datapath|mdu|LessThan0~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|mdu_r\(10),
	datab => \datapath|mdu|hireg\(9),
	datad => VCC,
	cin => \datapath|mdu|LessThan0~19_cout\,
	cout => \datapath|mdu|LessThan0~21_cout\);

-- Location: LCCOMB_X45_Y45_N22
\datapath|mdu|LessThan0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|LessThan0~23_cout\ = CARRY((\datapath|mdu|hireg\(10) & ((!\datapath|mdu|LessThan0~21_cout\) # (!\datapath|mdu|mdu_r\(11)))) # (!\datapath|mdu|hireg\(10) & (!\datapath|mdu|mdu_r\(11) & !\datapath|mdu|LessThan0~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|hireg\(10),
	datab => \datapath|mdu|mdu_r\(11),
	datad => VCC,
	cin => \datapath|mdu|LessThan0~21_cout\,
	cout => \datapath|mdu|LessThan0~23_cout\);

-- Location: LCCOMB_X45_Y45_N24
\datapath|mdu|LessThan0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|LessThan0~25_cout\ = CARRY((\datapath|mdu|hireg\(11) & (\datapath|mdu|mdu_r\(12) & !\datapath|mdu|LessThan0~23_cout\)) # (!\datapath|mdu|hireg\(11) & ((\datapath|mdu|mdu_r\(12)) # (!\datapath|mdu|LessThan0~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|hireg\(11),
	datab => \datapath|mdu|mdu_r\(12),
	datad => VCC,
	cin => \datapath|mdu|LessThan0~23_cout\,
	cout => \datapath|mdu|LessThan0~25_cout\);

-- Location: LCCOMB_X45_Y45_N26
\datapath|mdu|LessThan0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|LessThan0~27_cout\ = CARRY((\datapath|mdu|hireg\(12) & ((!\datapath|mdu|LessThan0~25_cout\) # (!\datapath|mdu|mdu_r\(13)))) # (!\datapath|mdu|hireg\(12) & (!\datapath|mdu|mdu_r\(13) & !\datapath|mdu|LessThan0~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|hireg\(12),
	datab => \datapath|mdu|mdu_r\(13),
	datad => VCC,
	cin => \datapath|mdu|LessThan0~25_cout\,
	cout => \datapath|mdu|LessThan0~27_cout\);

-- Location: LCCOMB_X45_Y45_N28
\datapath|mdu|LessThan0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|LessThan0~29_cout\ = CARRY((\datapath|mdu|hireg\(13) & (\datapath|mdu|mdu_r\(14) & !\datapath|mdu|LessThan0~27_cout\)) # (!\datapath|mdu|hireg\(13) & ((\datapath|mdu|mdu_r\(14)) # (!\datapath|mdu|LessThan0~27_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|hireg\(13),
	datab => \datapath|mdu|mdu_r\(14),
	datad => VCC,
	cin => \datapath|mdu|LessThan0~27_cout\,
	cout => \datapath|mdu|LessThan0~29_cout\);

-- Location: LCCOMB_X45_Y45_N30
\datapath|mdu|LessThan0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|LessThan0~31_cout\ = CARRY((\datapath|mdu|hireg\(14) & ((!\datapath|mdu|LessThan0~29_cout\) # (!\datapath|mdu|mdu_r\(15)))) # (!\datapath|mdu|hireg\(14) & (!\datapath|mdu|mdu_r\(15) & !\datapath|mdu|LessThan0~29_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|hireg\(14),
	datab => \datapath|mdu|mdu_r\(15),
	datad => VCC,
	cin => \datapath|mdu|LessThan0~29_cout\,
	cout => \datapath|mdu|LessThan0~31_cout\);

-- Location: LCCOMB_X45_Y44_N0
\datapath|mdu|LessThan0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|LessThan0~33_cout\ = CARRY((\datapath|mdu|mdu_r\(16) & ((!\datapath|mdu|LessThan0~31_cout\) # (!\datapath|mdu|hireg\(15)))) # (!\datapath|mdu|mdu_r\(16) & (!\datapath|mdu|hireg\(15) & !\datapath|mdu|LessThan0~31_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|mdu_r\(16),
	datab => \datapath|mdu|hireg\(15),
	datad => VCC,
	cin => \datapath|mdu|LessThan0~31_cout\,
	cout => \datapath|mdu|LessThan0~33_cout\);

-- Location: LCCOMB_X45_Y44_N2
\datapath|mdu|LessThan0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|LessThan0~35_cout\ = CARRY((\datapath|mdu|hireg\(16) & ((!\datapath|mdu|LessThan0~33_cout\) # (!\datapath|mdu|mdu_r\(17)))) # (!\datapath|mdu|hireg\(16) & (!\datapath|mdu|mdu_r\(17) & !\datapath|mdu|LessThan0~33_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|hireg\(16),
	datab => \datapath|mdu|mdu_r\(17),
	datad => VCC,
	cin => \datapath|mdu|LessThan0~33_cout\,
	cout => \datapath|mdu|LessThan0~35_cout\);

-- Location: LCCOMB_X45_Y44_N4
\datapath|mdu|LessThan0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|LessThan0~37_cout\ = CARRY((\datapath|mdu|hireg\(17) & (\datapath|mdu|mdu_r\(18) & !\datapath|mdu|LessThan0~35_cout\)) # (!\datapath|mdu|hireg\(17) & ((\datapath|mdu|mdu_r\(18)) # (!\datapath|mdu|LessThan0~35_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|hireg\(17),
	datab => \datapath|mdu|mdu_r\(18),
	datad => VCC,
	cin => \datapath|mdu|LessThan0~35_cout\,
	cout => \datapath|mdu|LessThan0~37_cout\);

-- Location: LCCOMB_X45_Y44_N6
\datapath|mdu|LessThan0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|LessThan0~39_cout\ = CARRY((\datapath|mdu|mdu_r\(19) & (\datapath|mdu|hireg\(18) & !\datapath|mdu|LessThan0~37_cout\)) # (!\datapath|mdu|mdu_r\(19) & ((\datapath|mdu|hireg\(18)) # (!\datapath|mdu|LessThan0~37_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|mdu_r\(19),
	datab => \datapath|mdu|hireg\(18),
	datad => VCC,
	cin => \datapath|mdu|LessThan0~37_cout\,
	cout => \datapath|mdu|LessThan0~39_cout\);

-- Location: LCCOMB_X45_Y44_N8
\datapath|mdu|LessThan0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|LessThan0~41_cout\ = CARRY((\datapath|mdu|mdu_r\(20) & ((!\datapath|mdu|LessThan0~39_cout\) # (!\datapath|mdu|hireg\(19)))) # (!\datapath|mdu|mdu_r\(20) & (!\datapath|mdu|hireg\(19) & !\datapath|mdu|LessThan0~39_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|mdu_r\(20),
	datab => \datapath|mdu|hireg\(19),
	datad => VCC,
	cin => \datapath|mdu|LessThan0~39_cout\,
	cout => \datapath|mdu|LessThan0~41_cout\);

-- Location: LCCOMB_X45_Y44_N10
\datapath|mdu|LessThan0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|LessThan0~43_cout\ = CARRY((\datapath|mdu|mdu_r\(21) & (\datapath|mdu|hireg\(20) & !\datapath|mdu|LessThan0~41_cout\)) # (!\datapath|mdu|mdu_r\(21) & ((\datapath|mdu|hireg\(20)) # (!\datapath|mdu|LessThan0~41_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|mdu_r\(21),
	datab => \datapath|mdu|hireg\(20),
	datad => VCC,
	cin => \datapath|mdu|LessThan0~41_cout\,
	cout => \datapath|mdu|LessThan0~43_cout\);

-- Location: LCCOMB_X45_Y44_N12
\datapath|mdu|LessThan0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|LessThan0~45_cout\ = CARRY((\datapath|mdu|hireg\(21) & (\datapath|mdu|mdu_r\(22) & !\datapath|mdu|LessThan0~43_cout\)) # (!\datapath|mdu|hireg\(21) & ((\datapath|mdu|mdu_r\(22)) # (!\datapath|mdu|LessThan0~43_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|hireg\(21),
	datab => \datapath|mdu|mdu_r\(22),
	datad => VCC,
	cin => \datapath|mdu|LessThan0~43_cout\,
	cout => \datapath|mdu|LessThan0~45_cout\);

-- Location: LCCOMB_X45_Y44_N14
\datapath|mdu|LessThan0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|LessThan0~47_cout\ = CARRY((\datapath|mdu|hireg\(22) & ((!\datapath|mdu|LessThan0~45_cout\) # (!\datapath|mdu|mdu_r\(23)))) # (!\datapath|mdu|hireg\(22) & (!\datapath|mdu|mdu_r\(23) & !\datapath|mdu|LessThan0~45_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|hireg\(22),
	datab => \datapath|mdu|mdu_r\(23),
	datad => VCC,
	cin => \datapath|mdu|LessThan0~45_cout\,
	cout => \datapath|mdu|LessThan0~47_cout\);

-- Location: LCCOMB_X45_Y44_N16
\datapath|mdu|LessThan0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|LessThan0~49_cout\ = CARRY((\datapath|mdu|mdu_r\(24) & ((!\datapath|mdu|LessThan0~47_cout\) # (!\datapath|mdu|hireg\(23)))) # (!\datapath|mdu|mdu_r\(24) & (!\datapath|mdu|hireg\(23) & !\datapath|mdu|LessThan0~47_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|mdu_r\(24),
	datab => \datapath|mdu|hireg\(23),
	datad => VCC,
	cin => \datapath|mdu|LessThan0~47_cout\,
	cout => \datapath|mdu|LessThan0~49_cout\);

-- Location: LCCOMB_X45_Y44_N18
\datapath|mdu|LessThan0~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|LessThan0~51_cout\ = CARRY((\datapath|mdu|hireg\(24) & ((!\datapath|mdu|LessThan0~49_cout\) # (!\datapath|mdu|mdu_r\(25)))) # (!\datapath|mdu|hireg\(24) & (!\datapath|mdu|mdu_r\(25) & !\datapath|mdu|LessThan0~49_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|hireg\(24),
	datab => \datapath|mdu|mdu_r\(25),
	datad => VCC,
	cin => \datapath|mdu|LessThan0~49_cout\,
	cout => \datapath|mdu|LessThan0~51_cout\);

-- Location: LCCOMB_X45_Y44_N20
\datapath|mdu|LessThan0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|LessThan0~53_cout\ = CARRY((\datapath|mdu|mdu_r\(26) & ((!\datapath|mdu|LessThan0~51_cout\) # (!\datapath|mdu|hireg\(25)))) # (!\datapath|mdu|mdu_r\(26) & (!\datapath|mdu|hireg\(25) & !\datapath|mdu|LessThan0~51_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|mdu_r\(26),
	datab => \datapath|mdu|hireg\(25),
	datad => VCC,
	cin => \datapath|mdu|LessThan0~51_cout\,
	cout => \datapath|mdu|LessThan0~53_cout\);

-- Location: LCCOMB_X45_Y44_N22
\datapath|mdu|LessThan0~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|LessThan0~55_cout\ = CARRY((\datapath|mdu|hireg\(26) & ((!\datapath|mdu|LessThan0~53_cout\) # (!\datapath|mdu|mdu_r\(27)))) # (!\datapath|mdu|hireg\(26) & (!\datapath|mdu|mdu_r\(27) & !\datapath|mdu|LessThan0~53_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|hireg\(26),
	datab => \datapath|mdu|mdu_r\(27),
	datad => VCC,
	cin => \datapath|mdu|LessThan0~53_cout\,
	cout => \datapath|mdu|LessThan0~55_cout\);

-- Location: LCCOMB_X45_Y44_N24
\datapath|mdu|LessThan0~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|LessThan0~57_cout\ = CARRY((\datapath|mdu|hireg\(27) & (\datapath|mdu|mdu_r\(28) & !\datapath|mdu|LessThan0~55_cout\)) # (!\datapath|mdu|hireg\(27) & ((\datapath|mdu|mdu_r\(28)) # (!\datapath|mdu|LessThan0~55_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|hireg\(27),
	datab => \datapath|mdu|mdu_r\(28),
	datad => VCC,
	cin => \datapath|mdu|LessThan0~55_cout\,
	cout => \datapath|mdu|LessThan0~57_cout\);

-- Location: LCCOMB_X45_Y44_N26
\datapath|mdu|LessThan0~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|LessThan0~59_cout\ = CARRY((\datapath|mdu|mdu_r\(29) & (\datapath|mdu|hireg\(28) & !\datapath|mdu|LessThan0~57_cout\)) # (!\datapath|mdu|mdu_r\(29) & ((\datapath|mdu|hireg\(28)) # (!\datapath|mdu|LessThan0~57_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|mdu_r\(29),
	datab => \datapath|mdu|hireg\(28),
	datad => VCC,
	cin => \datapath|mdu|LessThan0~57_cout\,
	cout => \datapath|mdu|LessThan0~59_cout\);

-- Location: LCCOMB_X45_Y44_N28
\datapath|mdu|LessThan0~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|LessThan0~61_cout\ = CARRY((\datapath|mdu|hireg\(29) & (\datapath|mdu|mdu_r\(30) & !\datapath|mdu|LessThan0~59_cout\)) # (!\datapath|mdu|hireg\(29) & ((\datapath|mdu|mdu_r\(30)) # (!\datapath|mdu|LessThan0~59_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|hireg\(29),
	datab => \datapath|mdu|mdu_r\(30),
	datad => VCC,
	cin => \datapath|mdu|LessThan0~59_cout\,
	cout => \datapath|mdu|LessThan0~61_cout\);

-- Location: LCCOMB_X45_Y44_N30
\datapath|mdu|LessThan0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|LessThan0~62_combout\ = (\datapath|mdu|hireg\(30) & (\datapath|mdu|LessThan0~61_cout\ & \datapath|mdu|mdu_r\(31))) # (!\datapath|mdu|hireg\(30) & ((\datapath|mdu|LessThan0~61_cout\) # (\datapath|mdu|mdu_r\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|hireg\(30),
	datad => \datapath|mdu|mdu_r\(31),
	cin => \datapath|mdu|LessThan0~61_cout\,
	combout => \datapath|mdu|LessThan0~62_combout\);

-- Location: LCCOMB_X46_Y42_N4
\datapath|mdu|loreg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~0_combout\ = (\datapath|mdu|cmode~q\ & (\datapath|mdu|loreg\(1))) # (!\datapath|mdu|cmode~q\ & ((!\datapath|mdu|LessThan0~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|loreg\(1),
	datac => \datapath|mdu|cmode~q\,
	datad => \datapath|mdu|LessThan0~62_combout\,
	combout => \datapath|mdu|loreg~0_combout\);

-- Location: LCCOMB_X46_Y42_N0
\datapath|mdu|loreg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~1_combout\ = (\datapath|mdu|busy~q\ & (\datapath|mdu|loreg~0_combout\)) # (!\datapath|mdu|busy~q\ & ((\datapath|Mux63~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|loreg~0_combout\,
	datac => \datapath|mdu|busy~q\,
	datad => \datapath|Mux63~25_combout\,
	combout => \datapath|mdu|loreg~1_combout\);

-- Location: FF_X46_Y42_N1
\datapath|mdu|loreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|loreg~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|loreg[11]~2_combout\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|loreg\(0));

-- Location: LCCOMB_X46_Y47_N12
\datapath|regnxt[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[0]~1_combout\ = (\controller|den~q\ & ((\datapath|mdu|hireg\(0)) # ((\datapath|regnxt[31]~0_combout\)))) # (!\controller|den~q\ & (((\controller|ctrl_data_o\(0) & !\datapath|regnxt[31]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|den~q\,
	datab => \datapath|mdu|hireg\(0),
	datac => \controller|ctrl_data_o\(0),
	datad => \datapath|regnxt[31]~0_combout\,
	combout => \datapath|regnxt[0]~1_combout\);

-- Location: LCCOMB_X46_Y47_N14
\datapath|regnxt[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[0]~2_combout\ = (\datapath|regnxt[31]~0_combout\ & ((\datapath|regnxt[0]~1_combout\ & ((\datapath|mdu|loreg\(0)))) # (!\datapath|regnxt[0]~1_combout\ & (\dbus_d_i[0]~input_o\)))) # (!\datapath|regnxt[31]~0_combout\ & 
-- (((\datapath|regnxt[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regnxt[31]~0_combout\,
	datab => \dbus_d_i[0]~input_o\,
	datac => \datapath|mdu|loreg\(0),
	datad => \datapath|regnxt[0]~1_combout\,
	combout => \datapath|regnxt[0]~2_combout\);

-- Location: LCCOMB_X49_Y47_N24
\datapath|regnxt[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[0]~4_combout\ = (\datapath|regnxt[31]~3_combout\ & ((\datapath|regnxt[0]~2_combout\))) # (!\datapath|regnxt[31]~3_combout\ & (\datapath|alu|Mux32~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Mux32~1_combout\,
	datac => \datapath|regnxt[31]~3_combout\,
	datad => \datapath|regnxt[0]~2_combout\,
	combout => \datapath|regnxt[0]~4_combout\);

-- Location: FF_X53_Y39_N9
\datapath|reg12[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[0]~4_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg12\(0));

-- Location: LCCOMB_X53_Y39_N8
\datapath|Mux63~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux63~23_combout\ = (\datapath|inst\(16) & ((\datapath|inst\(17)) # ((\datapath|reg13\(0))))) # (!\datapath|inst\(16) & (!\datapath|inst\(17) & (\datapath|reg12\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg12\(0),
	datad => \datapath|reg13\(0),
	combout => \datapath|Mux63~23_combout\);

-- Location: FF_X52_Y40_N1
\datapath|reg14[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[0]~4_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg14\(0));

-- Location: LCCOMB_X52_Y40_N0
\datapath|Mux63~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux63~24_combout\ = (\datapath|inst\(17) & ((\datapath|Mux63~23_combout\ & ((\datapath|reg15\(0)))) # (!\datapath|Mux63~23_combout\ & (\datapath|reg14\(0))))) # (!\datapath|inst\(17) & (\datapath|Mux63~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(17),
	datab => \datapath|Mux63~23_combout\,
	datac => \datapath|reg14\(0),
	datad => \datapath|reg15\(0),
	combout => \datapath|Mux63~24_combout\);

-- Location: FF_X58_Y42_N25
\datapath|reg6[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[0]~4_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg6\(0));

-- Location: FF_X58_Y42_N19
\datapath|reg7[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[0]~4_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg7\(0));

-- Location: LCCOMB_X58_Y42_N24
\datapath|Mux63~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux63~15_combout\ = (\datapath|inst\(17) & ((\datapath|inst\(16) & ((\datapath|reg7\(0)))) # (!\datapath|inst\(16) & (\datapath|reg6\(0))))) # (!\datapath|inst\(17) & (\datapath|inst\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(17),
	datab => \datapath|inst\(16),
	datac => \datapath|reg6\(0),
	datad => \datapath|reg7\(0),
	combout => \datapath|Mux63~15_combout\);

-- Location: LCCOMB_X58_Y46_N4
\datapath|Mux63~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux63~16_combout\ = (\datapath|Mux61~2_combout\ & ((\datapath|reg4\(0)) # (\datapath|Mux63~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg4\(0),
	datab => \datapath|Mux63~15_combout\,
	datad => \datapath|Mux61~2_combout\,
	combout => \datapath|Mux63~16_combout\);

-- Location: FF_X58_Y46_N1
\datapath|reg5[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[0]~4_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg5\(0));

-- Location: LCCOMB_X58_Y46_N0
\datapath|Mux63~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux63~17_combout\ = (\datapath|Mux63~16_combout\ & ((\datapath|inst\(17) & ((\datapath|Mux63~15_combout\))) # (!\datapath|inst\(17) & ((\datapath|reg5\(0)) # (!\datapath|Mux63~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(17),
	datab => \datapath|Mux63~16_combout\,
	datac => \datapath|reg5\(0),
	datad => \datapath|Mux63~15_combout\,
	combout => \datapath|Mux63~17_combout\);

-- Location: FF_X57_Y46_N5
\datapath|reg3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[0]~4_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg3\(0));

-- Location: LCCOMB_X57_Y46_N4
\datapath|Mux63~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux63~18_combout\ = (\datapath|Mux63~17_combout\ & (((\datapath|reg3\(0)) # (!\datapath|Mux61~3_combout\)))) # (!\datapath|Mux63~17_combout\ & (\datapath|reg2\(0) & ((\datapath|Mux61~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg2\(0),
	datab => \datapath|Mux63~17_combout\,
	datac => \datapath|reg3\(0),
	datad => \datapath|Mux61~3_combout\,
	combout => \datapath|Mux63~18_combout\);

-- Location: LCCOMB_X52_Y42_N14
\datapath|Mux63~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux63~26_combout\ = (!\datapath|inst\(20) & ((\datapath|Mux63~20_combout\) # ((\datapath|inst\(18)) # (!\datapath|inst\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux63~20_combout\,
	datab => \datapath|inst\(19),
	datac => \datapath|inst\(20),
	datad => \datapath|inst\(18),
	combout => \datapath|Mux63~26_combout\);

-- Location: FF_X56_Y44_N25
\datapath|reg1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[0]~4_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg1\(0));

-- Location: LCCOMB_X56_Y44_N24
\datapath|Mux63~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux63~14_combout\ = (\datapath|Mux61~1_combout\ & (\datapath|reg1\(0) & !\datapath|Mux61~2_combout\)) # (!\datapath|Mux61~1_combout\ & ((\datapath|Mux61~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|Mux61~1_combout\,
	datac => \datapath|reg1\(0),
	datad => \datapath|Mux61~2_combout\,
	combout => \datapath|Mux63~14_combout\);

-- Location: LCCOMB_X52_Y42_N2
\datapath|Mux63~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux63~21_combout\ = (\datapath|Mux61~4_combout\) # ((\datapath|Mux63~14_combout\ & ((\datapath|reg3\(0)) # (!\datapath|Mux61~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~3_combout\,
	datab => \datapath|Mux61~4_combout\,
	datac => \datapath|Mux63~14_combout\,
	datad => \datapath|reg3\(0),
	combout => \datapath|Mux63~21_combout\);

-- Location: LCCOMB_X52_Y42_N12
\datapath|Mux63~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux63~22_combout\ = (\datapath|Mux63~26_combout\ & ((\datapath|Mux63~21_combout\) # ((!\datapath|Mux63~14_combout\ & \datapath|Mux63~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux63~14_combout\,
	datab => \datapath|Mux63~18_combout\,
	datac => \datapath|Mux63~26_combout\,
	datad => \datapath|Mux63~21_combout\,
	combout => \datapath|Mux63~22_combout\);

-- Location: LCCOMB_X52_Y42_N10
\datapath|Mux63~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux63~25_combout\ = (\datapath|Mux61~0_combout\ & ((\datapath|Mux63~22_combout\ & ((\datapath|Mux63~24_combout\))) # (!\datapath|Mux63~22_combout\ & (\datapath|Mux63~13_combout\)))) # (!\datapath|Mux61~0_combout\ & 
-- (((\datapath|Mux63~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux63~13_combout\,
	datab => \datapath|Mux61~0_combout\,
	datac => \datapath|Mux63~24_combout\,
	datad => \datapath|Mux63~22_combout\,
	combout => \datapath|Mux63~25_combout\);

-- Location: FF_X52_Y42_N11
\datapath|mdu|mdu_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|Mux63~25_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|Equal1~10_combout\,
	ena => \datapath|mdu|cmode~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_r\(0));

-- Location: LCCOMB_X45_Y42_N0
\datapath|mdu|Mux32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux32~0_combout\ = (!\datapath|mdu|LessThan0~62_combout\ & (!\datapath|mdu|cmode~q\ & !\datapath|mdu|mdu_r\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|LessThan0~62_combout\,
	datab => \datapath|mdu|cmode~q\,
	datac => \datapath|mdu|mdu_r\(0),
	combout => \datapath|mdu|Mux32~0_combout\);

-- Location: LCCOMB_X45_Y47_N18
\datapath|mdu|mdu_l~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~4_combout\ = (\datapath|mdu|busy~q\ & (!\datapath|mdu|cmode~q\)) # (!\datapath|mdu|busy~q\ & ((\controller|mdu_start~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|cmode~q\,
	datab => \controller|mdu_start~q\,
	datad => \datapath|mdu|busy~q\,
	combout => \datapath|mdu|mdu_l~4_combout\);

-- Location: LCCOMB_X45_Y47_N20
\datapath|mdu|mdu_l[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l[0]~5_combout\ = (\controller|mdu_mode_o~q\ & (\datapath|Mux31~19_combout\ & (!\datapath|mdu|busy~q\ & \datapath|mdu|mdu_l~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|mdu_mode_o~q\,
	datab => \datapath|Mux31~19_combout\,
	datac => \datapath|mdu|busy~q\,
	datad => \datapath|mdu|mdu_l~4_combout\,
	combout => \datapath|mdu|mdu_l[0]~5_combout\);

-- Location: LCCOMB_X42_Y42_N30
\datapath|mdu|mdu_l[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l[0]~6_combout\ = (\datapath|mdu|Equal1~10_combout\ & (!\datapath|mdu|mdu_l~4_combout\ & (\datapath|mdu|mdu_l\(0)))) # (!\datapath|mdu|Equal1~10_combout\ & ((\datapath|mdu|mdu_l[0]~5_combout\) # ((!\datapath|mdu|mdu_l~4_combout\ & 
-- \datapath|mdu|mdu_l\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|Equal1~10_combout\,
	datab => \datapath|mdu|mdu_l~4_combout\,
	datac => \datapath|mdu|mdu_l\(0),
	datad => \datapath|mdu|mdu_l[0]~5_combout\,
	combout => \datapath|mdu|mdu_l[0]~6_combout\);

-- Location: FF_X42_Y42_N31
\datapath|mdu|mdu_l[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|mdu_l[0]~6_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_l\(0));

-- Location: LCCOMB_X45_Y42_N18
\datapath|mdu|Mux32~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux32~1_combout\ = (\datapath|mdu|add_r_sel[0]~1_combout\ & (((\datapath|mdu|mdu_l\(0) & !\datapath|mdu|add_r_sel[1]~0_combout\)))) # (!\datapath|mdu|add_r_sel[0]~1_combout\ & ((\datapath|mdu|Mux32~0_combout\) # ((!\datapath|mdu|mdu_l\(0) & 
-- \datapath|mdu|add_r_sel[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|add_r_sel[0]~1_combout\,
	datab => \datapath|mdu|Mux32~0_combout\,
	datac => \datapath|mdu|mdu_l\(0),
	datad => \datapath|mdu|add_r_sel[1]~0_combout\,
	combout => \datapath|mdu|Mux32~1_combout\);

-- Location: LCCOMB_X47_Y40_N4
\datapath|mdu|loreg~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~62_combout\ = (\datapath|mdu|busy~q\ & (\datapath|mdu|loreg~61_combout\)) # (!\datapath|mdu|busy~q\ & ((\datapath|Mux33~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|loreg~61_combout\,
	datac => \datapath|Mux33~19_combout\,
	datad => \datapath|mdu|busy~q\,
	combout => \datapath|mdu|loreg~62_combout\);

-- Location: FF_X47_Y40_N5
\datapath|mdu|loreg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|loreg~62_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|loreg[11]~2_combout\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|loreg\(30));

-- Location: LCCOMB_X50_Y45_N18
\datapath|mdu|loreg~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~63_combout\ = (\datapath|mdu|cmode~q\ & (\datapath|mdu|add_ot[1]~0_combout\)) # (!\datapath|mdu|cmode~q\ & ((\datapath|mdu|loreg\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|cmode~q\,
	datac => \datapath|mdu|add_ot[1]~0_combout\,
	datad => \datapath|mdu|loreg\(30),
	combout => \datapath|mdu|loreg~63_combout\);

-- Location: LCCOMB_X46_Y43_N4
\datapath|mdu|loreg~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~64_combout\ = (\datapath|mdu|busy~q\ & ((\datapath|mdu|loreg~63_combout\))) # (!\datapath|mdu|busy~q\ & (\datapath|Mux32~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|busy~q\,
	datac => \datapath|Mux32~19_combout\,
	datad => \datapath|mdu|loreg~63_combout\,
	combout => \datapath|mdu|loreg~64_combout\);

-- Location: FF_X46_Y43_N5
\datapath|mdu|loreg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|loreg~64_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|loreg[11]~2_combout\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|loreg\(31));

-- Location: LCCOMB_X46_Y44_N6
\datapath|regnxt[31]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[31]~95_combout\ = (\datapath|regnxt[31]~0_combout\ & (\controller|den~q\)) # (!\datapath|regnxt[31]~0_combout\ & ((\controller|den~q\ & (\datapath|mdu|hireg\(31))) # (!\controller|den~q\ & ((\controller|ctrl_data_o\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regnxt[31]~0_combout\,
	datab => \controller|den~q\,
	datac => \datapath|mdu|hireg\(31),
	datad => \controller|ctrl_data_o\(31),
	combout => \datapath|regnxt[31]~95_combout\);

-- Location: LCCOMB_X46_Y44_N0
\datapath|regnxt[31]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[31]~96_combout\ = (\datapath|regnxt[31]~0_combout\ & ((\datapath|regnxt[31]~95_combout\ & ((\datapath|mdu|loreg\(31)))) # (!\datapath|regnxt[31]~95_combout\ & (\dbus_d_i[31]~input_o\)))) # (!\datapath|regnxt[31]~0_combout\ & 
-- (((\datapath|regnxt[31]~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regnxt[31]~0_combout\,
	datab => \dbus_d_i[31]~input_o\,
	datac => \datapath|mdu|loreg\(31),
	datad => \datapath|regnxt[31]~95_combout\,
	combout => \datapath|regnxt[31]~96_combout\);

-- Location: LCCOMB_X52_Y47_N8
\datapath|regnxt[31]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[31]~97_combout\ = (\datapath|regnxt[31]~3_combout\ & ((\datapath|regnxt[31]~96_combout\))) # (!\datapath|regnxt[31]~3_combout\ & (\datapath|alu|Mux1~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alu|Mux1~1_combout\,
	datac => \datapath|regnxt[31]~96_combout\,
	datad => \datapath|regnxt[31]~3_combout\,
	combout => \datapath|regnxt[31]~97_combout\);

-- Location: FF_X50_Y40_N23
\datapath|reg13[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[31]~97_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg13\(31));

-- Location: FF_X50_Y40_N17
\datapath|reg12[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[31]~97_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg12\(31));

-- Location: FF_X53_Y40_N29
\datapath|reg14[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[31]~97_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg14\(31));

-- Location: LCCOMB_X50_Y40_N16
\datapath|Mux32~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux32~17_combout\ = (\datapath|inst\(17) & ((\datapath|inst\(16)) # ((\datapath|reg14\(31))))) # (!\datapath|inst\(17) & (!\datapath|inst\(16) & (\datapath|reg12\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(17),
	datab => \datapath|inst\(16),
	datac => \datapath|reg12\(31),
	datad => \datapath|reg14\(31),
	combout => \datapath|Mux32~17_combout\);

-- Location: LCCOMB_X53_Y40_N22
\datapath|Mux32~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux32~18_combout\ = (\datapath|inst\(16) & ((\datapath|Mux32~17_combout\ & ((\datapath|reg15\(31)))) # (!\datapath|Mux32~17_combout\ & (\datapath|reg13\(31))))) # (!\datapath|inst\(16) & (((\datapath|Mux32~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|reg13\(31),
	datac => \datapath|reg15\(31),
	datad => \datapath|Mux32~17_combout\,
	combout => \datapath|Mux32~18_combout\);

-- Location: FF_X52_Y47_N9
\datapath|reg20[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|regnxt[31]~97_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \datapath|reg_en\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg20\(31));

-- Location: FF_X52_Y47_N11
\datapath|reg28[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[31]~97_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg28\(31));

-- Location: LCCOMB_X52_Y47_N10
\datapath|Mux32~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux32~7_combout\ = (\datapath|Mux32~6_combout\ & (((\datapath|reg28\(31)) # (!\datapath|inst\(18))))) # (!\datapath|Mux32~6_combout\ & (\datapath|reg20\(31) & ((\datapath|inst\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux32~6_combout\,
	datab => \datapath|reg20\(31),
	datac => \datapath|reg28\(31),
	datad => \datapath|inst\(18),
	combout => \datapath|Mux32~7_combout\);

-- Location: FF_X53_Y43_N19
\datapath|reg30[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[31]~97_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg30\(31));

-- Location: FF_X53_Y43_N25
\datapath|reg26[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[31]~97_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg26\(31));

-- Location: LCCOMB_X53_Y43_N18
\datapath|Mux32~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux32~5_combout\ = (\datapath|Mux32~4_combout\ & (((\datapath|reg30\(31))) # (!\datapath|inst\(19)))) # (!\datapath|Mux32~4_combout\ & (\datapath|inst\(19) & ((\datapath|reg26\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux32~4_combout\,
	datab => \datapath|inst\(19),
	datac => \datapath|reg30\(31),
	datad => \datapath|reg26\(31),
	combout => \datapath|Mux32~5_combout\);

-- Location: LCCOMB_X50_Y42_N8
\datapath|Mux32~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux32~8_combout\ = (\datapath|inst\(16) & (((\datapath|inst\(17))))) # (!\datapath|inst\(16) & ((\datapath|inst\(17) & ((\datapath|Mux32~5_combout\))) # (!\datapath|inst\(17) & (\datapath|Mux32~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|Mux32~7_combout\,
	datac => \datapath|inst\(17),
	datad => \datapath|Mux32~5_combout\,
	combout => \datapath|Mux32~8_combout\);

-- Location: LCCOMB_X59_Y43_N14
\datapath|Mux32~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux32~9_combout\ = (\datapath|inst\(18) & ((\datapath|reg23\(31)) # ((\datapath|inst\(19))))) # (!\datapath|inst\(18) & (((\datapath|reg19\(31) & !\datapath|inst\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|reg23\(31),
	datac => \datapath|reg19\(31),
	datad => \datapath|inst\(19),
	combout => \datapath|Mux32~9_combout\);

-- Location: FF_X59_Y45_N23
\datapath|reg31[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[31]~97_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg31\(31));

-- Location: LCCOMB_X59_Y45_N22
\datapath|Mux32~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux32~10_combout\ = (\datapath|inst\(19) & ((\datapath|Mux32~9_combout\ & (\datapath|reg31\(31))) # (!\datapath|Mux32~9_combout\ & ((\datapath|reg27\(31)))))) # (!\datapath|inst\(19) & (\datapath|Mux32~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|Mux32~9_combout\,
	datac => \datapath|reg31\(31),
	datad => \datapath|reg27\(31),
	combout => \datapath|Mux32~10_combout\);

-- Location: LCCOMB_X50_Y42_N26
\datapath|Mux32~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux32~11_combout\ = (\datapath|Mux32~8_combout\ & (((\datapath|Mux32~10_combout\) # (!\datapath|inst\(16))))) # (!\datapath|Mux32~8_combout\ & (\datapath|Mux32~3_combout\ & (\datapath|inst\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux32~3_combout\,
	datab => \datapath|Mux32~8_combout\,
	datac => \datapath|inst\(16),
	datad => \datapath|Mux32~10_combout\,
	combout => \datapath|Mux32~11_combout\);

-- Location: FF_X58_Y40_N21
\datapath|reg2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[31]~97_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg2\(31));

-- Location: FF_X57_Y40_N9
\datapath|reg3[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[31]~97_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg3\(31));

-- Location: LCCOMB_X58_Y40_N20
\datapath|Mux32~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux32~15_combout\ = (\datapath|Mux32~14_combout\ & (((\datapath|reg3\(31))) # (!\datapath|Mux61~3_combout\))) # (!\datapath|Mux32~14_combout\ & (\datapath|Mux61~3_combout\ & (\datapath|reg2\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux32~14_combout\,
	datab => \datapath|Mux61~3_combout\,
	datac => \datapath|reg2\(31),
	datad => \datapath|reg3\(31),
	combout => \datapath|Mux32~15_combout\);

-- Location: LCCOMB_X50_Y42_N12
\datapath|Mux32~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux32~16_combout\ = (\datapath|Mux61~0_combout\ & ((\datapath|Mux61~4_combout\) # ((\datapath|Mux32~11_combout\)))) # (!\datapath|Mux61~0_combout\ & (!\datapath|Mux61~4_combout\ & ((\datapath|Mux32~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~0_combout\,
	datab => \datapath|Mux61~4_combout\,
	datac => \datapath|Mux32~11_combout\,
	datad => \datapath|Mux32~15_combout\,
	combout => \datapath|Mux32~16_combout\);

-- Location: LCCOMB_X50_Y42_N0
\datapath|Mux32~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux32~19_combout\ = (\datapath|Mux61~4_combout\ & ((\datapath|Mux32~16_combout\ & ((\datapath|Mux32~18_combout\))) # (!\datapath|Mux32~16_combout\ & (\datapath|Mux32~1_combout\)))) # (!\datapath|Mux61~4_combout\ & 
-- (((\datapath|Mux32~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux32~1_combout\,
	datab => \datapath|Mux61~4_combout\,
	datac => \datapath|Mux32~18_combout\,
	datad => \datapath|Mux32~16_combout\,
	combout => \datapath|Mux32~19_combout\);

-- Location: LCCOMB_X50_Y42_N22
\datapath|Selector64~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector64~0_combout\ = (\datapath|Mux32~19_combout\ & \controller|cmp_r_sel_o~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|Mux32~19_combout\,
	datac => \controller|cmp_r_sel_o~q\,
	combout => \datapath|Selector64~0_combout\);

-- Location: LCCOMB_X50_Y41_N22
\datapath|Selector66~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector66~0_combout\ = (\datapath|Mux34~19_combout\ & \controller|cmp_r_sel_o~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|Mux34~19_combout\,
	datad => \controller|cmp_r_sel_o~q\,
	combout => \datapath|Selector66~0_combout\);

-- Location: LCCOMB_X49_Y44_N26
\datapath|Selector82~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector82~0_combout\ = (\controller|cmp_r_sel_o~q\ & \datapath|Mux50~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \controller|cmp_r_sel_o~q\,
	datad => \datapath|Mux50~19_combout\,
	combout => \datapath|Selector82~0_combout\);

-- Location: LCCOMB_X49_Y44_N4
\datapath|Selector83~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector83~0_combout\ = (\datapath|Mux51~19_combout\ & \controller|cmp_r_sel_o~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux51~19_combout\,
	datac => \controller|cmp_r_sel_o~q\,
	combout => \datapath|Selector83~0_combout\);

-- Location: LCCOMB_X48_Y45_N16
\datapath|Selector84~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector84~0_combout\ = (\controller|cmp_r_sel_o~q\ & \datapath|Mux52~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \controller|cmp_r_sel_o~q\,
	datad => \datapath|Mux52~19_combout\,
	combout => \datapath|Selector84~0_combout\);

-- Location: LCCOMB_X48_Y45_N10
\datapath|Selector85~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector85~0_combout\ = (\controller|cmp_r_sel_o~q\ & \datapath|Mux53~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \controller|cmp_r_sel_o~q\,
	datad => \datapath|Mux53~19_combout\,
	combout => \datapath|Selector85~0_combout\);

-- Location: LCCOMB_X48_Y43_N22
\datapath|Selector86~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector86~0_combout\ = (\datapath|Mux54~19_combout\ & \controller|cmp_r_sel_o~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath|Mux54~19_combout\,
	datad => \controller|cmp_r_sel_o~q\,
	combout => \datapath|Selector86~0_combout\);

-- Location: LCCOMB_X48_Y42_N16
\datapath|Selector88~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector88~0_combout\ = (\controller|cmp_r_sel_o~q\ & \datapath|Mux56~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller|cmp_r_sel_o~q\,
	datad => \datapath|Mux56~19_combout\,
	combout => \datapath|Selector88~0_combout\);

-- Location: LCCOMB_X48_Y42_N2
\datapath|Selector89~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector89~0_combout\ = (\controller|cmp_r_sel_o~q\ & \datapath|Mux57~25_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller|cmp_r_sel_o~q\,
	datad => \datapath|Mux57~25_combout\,
	combout => \datapath|Selector89~0_combout\);

-- Location: LCCOMB_X49_Y43_N0
\datapath|cmp|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|cmp|LessThan0~1_cout\ = CARRY((!\datapath|Selector95~0_combout\ & \datapath|Mux31~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector95~0_combout\,
	datab => \datapath|Mux31~19_combout\,
	datad => VCC,
	cout => \datapath|cmp|LessThan0~1_cout\);

-- Location: LCCOMB_X49_Y43_N2
\datapath|cmp|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|cmp|LessThan0~3_cout\ = CARRY((\datapath|Mux30~19_combout\ & (\datapath|Selector94~0_combout\ & !\datapath|cmp|LessThan0~1_cout\)) # (!\datapath|Mux30~19_combout\ & ((\datapath|Selector94~0_combout\) # (!\datapath|cmp|LessThan0~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux30~19_combout\,
	datab => \datapath|Selector94~0_combout\,
	datad => VCC,
	cin => \datapath|cmp|LessThan0~1_cout\,
	cout => \datapath|cmp|LessThan0~3_cout\);

-- Location: LCCOMB_X49_Y43_N4
\datapath|cmp|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|cmp|LessThan0~5_cout\ = CARRY((\datapath|Mux29~19_combout\ & ((!\datapath|cmp|LessThan0~3_cout\) # (!\datapath|Selector93~0_combout\))) # (!\datapath|Mux29~19_combout\ & (!\datapath|Selector93~0_combout\ & !\datapath|cmp|LessThan0~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux29~19_combout\,
	datab => \datapath|Selector93~0_combout\,
	datad => VCC,
	cin => \datapath|cmp|LessThan0~3_cout\,
	cout => \datapath|cmp|LessThan0~5_cout\);

-- Location: LCCOMB_X49_Y43_N6
\datapath|cmp|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|cmp|LessThan0~7_cout\ = CARRY((\datapath|Selector92~0_combout\ & ((!\datapath|cmp|LessThan0~5_cout\) # (!\datapath|Mux28~19_combout\))) # (!\datapath|Selector92~0_combout\ & (!\datapath|Mux28~19_combout\ & !\datapath|cmp|LessThan0~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector92~0_combout\,
	datab => \datapath|Mux28~19_combout\,
	datad => VCC,
	cin => \datapath|cmp|LessThan0~5_cout\,
	cout => \datapath|cmp|LessThan0~7_cout\);

-- Location: LCCOMB_X49_Y43_N8
\datapath|cmp|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|cmp|LessThan0~9_cout\ = CARRY((\datapath|Selector91~0_combout\ & (\datapath|Mux27~19_combout\ & !\datapath|cmp|LessThan0~7_cout\)) # (!\datapath|Selector91~0_combout\ & ((\datapath|Mux27~19_combout\) # (!\datapath|cmp|LessThan0~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector91~0_combout\,
	datab => \datapath|Mux27~19_combout\,
	datad => VCC,
	cin => \datapath|cmp|LessThan0~7_cout\,
	cout => \datapath|cmp|LessThan0~9_cout\);

-- Location: LCCOMB_X49_Y43_N10
\datapath|cmp|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|cmp|LessThan0~11_cout\ = CARRY((\datapath|Selector90~0_combout\ & ((!\datapath|cmp|LessThan0~9_cout\) # (!\datapath|Mux26~19_combout\))) # (!\datapath|Selector90~0_combout\ & (!\datapath|Mux26~19_combout\ & !\datapath|cmp|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector90~0_combout\,
	datab => \datapath|Mux26~19_combout\,
	datad => VCC,
	cin => \datapath|cmp|LessThan0~9_cout\,
	cout => \datapath|cmp|LessThan0~11_cout\);

-- Location: LCCOMB_X49_Y43_N12
\datapath|cmp|LessThan0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|cmp|LessThan0~13_cout\ = CARRY((\datapath|Mux25~19_combout\ & ((!\datapath|cmp|LessThan0~11_cout\) # (!\datapath|Selector89~0_combout\))) # (!\datapath|Mux25~19_combout\ & (!\datapath|Selector89~0_combout\ & !\datapath|cmp|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux25~19_combout\,
	datab => \datapath|Selector89~0_combout\,
	datad => VCC,
	cin => \datapath|cmp|LessThan0~11_cout\,
	cout => \datapath|cmp|LessThan0~13_cout\);

-- Location: LCCOMB_X49_Y43_N14
\datapath|cmp|LessThan0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|cmp|LessThan0~15_cout\ = CARRY((\datapath|Mux24~19_combout\ & (\datapath|Selector88~0_combout\ & !\datapath|cmp|LessThan0~13_cout\)) # (!\datapath|Mux24~19_combout\ & ((\datapath|Selector88~0_combout\) # (!\datapath|cmp|LessThan0~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux24~19_combout\,
	datab => \datapath|Selector88~0_combout\,
	datad => VCC,
	cin => \datapath|cmp|LessThan0~13_cout\,
	cout => \datapath|cmp|LessThan0~15_cout\);

-- Location: LCCOMB_X49_Y43_N16
\datapath|cmp|LessThan0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|cmp|LessThan0~17_cout\ = CARRY((\datapath|Selector87~0_combout\ & (\datapath|Mux23~19_combout\ & !\datapath|cmp|LessThan0~15_cout\)) # (!\datapath|Selector87~0_combout\ & ((\datapath|Mux23~19_combout\) # (!\datapath|cmp|LessThan0~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector87~0_combout\,
	datab => \datapath|Mux23~19_combout\,
	datad => VCC,
	cin => \datapath|cmp|LessThan0~15_cout\,
	cout => \datapath|cmp|LessThan0~17_cout\);

-- Location: LCCOMB_X49_Y43_N18
\datapath|cmp|LessThan0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|cmp|LessThan0~19_cout\ = CARRY((\datapath|Mux22~19_combout\ & (\datapath|Selector86~0_combout\ & !\datapath|cmp|LessThan0~17_cout\)) # (!\datapath|Mux22~19_combout\ & ((\datapath|Selector86~0_combout\) # (!\datapath|cmp|LessThan0~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux22~19_combout\,
	datab => \datapath|Selector86~0_combout\,
	datad => VCC,
	cin => \datapath|cmp|LessThan0~17_cout\,
	cout => \datapath|cmp|LessThan0~19_cout\);

-- Location: LCCOMB_X49_Y43_N20
\datapath|cmp|LessThan0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|cmp|LessThan0~21_cout\ = CARRY((\datapath|Mux21~19_combout\ & ((!\datapath|cmp|LessThan0~19_cout\) # (!\datapath|Selector85~0_combout\))) # (!\datapath|Mux21~19_combout\ & (!\datapath|Selector85~0_combout\ & !\datapath|cmp|LessThan0~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux21~19_combout\,
	datab => \datapath|Selector85~0_combout\,
	datad => VCC,
	cin => \datapath|cmp|LessThan0~19_cout\,
	cout => \datapath|cmp|LessThan0~21_cout\);

-- Location: LCCOMB_X49_Y43_N22
\datapath|cmp|LessThan0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|cmp|LessThan0~23_cout\ = CARRY((\datapath|Mux20~19_combout\ & (\datapath|Selector84~0_combout\ & !\datapath|cmp|LessThan0~21_cout\)) # (!\datapath|Mux20~19_combout\ & ((\datapath|Selector84~0_combout\) # (!\datapath|cmp|LessThan0~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux20~19_combout\,
	datab => \datapath|Selector84~0_combout\,
	datad => VCC,
	cin => \datapath|cmp|LessThan0~21_cout\,
	cout => \datapath|cmp|LessThan0~23_cout\);

-- Location: LCCOMB_X49_Y43_N24
\datapath|cmp|LessThan0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|cmp|LessThan0~25_cout\ = CARRY((\datapath|Mux19~19_combout\ & ((!\datapath|cmp|LessThan0~23_cout\) # (!\datapath|Selector83~0_combout\))) # (!\datapath|Mux19~19_combout\ & (!\datapath|Selector83~0_combout\ & !\datapath|cmp|LessThan0~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux19~19_combout\,
	datab => \datapath|Selector83~0_combout\,
	datad => VCC,
	cin => \datapath|cmp|LessThan0~23_cout\,
	cout => \datapath|cmp|LessThan0~25_cout\);

-- Location: LCCOMB_X49_Y43_N26
\datapath|cmp|LessThan0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|cmp|LessThan0~27_cout\ = CARRY((\datapath|Mux18~19_combout\ & (\datapath|Selector82~0_combout\ & !\datapath|cmp|LessThan0~25_cout\)) # (!\datapath|Mux18~19_combout\ & ((\datapath|Selector82~0_combout\) # (!\datapath|cmp|LessThan0~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux18~19_combout\,
	datab => \datapath|Selector82~0_combout\,
	datad => VCC,
	cin => \datapath|cmp|LessThan0~25_cout\,
	cout => \datapath|cmp|LessThan0~27_cout\);

-- Location: LCCOMB_X49_Y43_N28
\datapath|cmp|LessThan0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|cmp|LessThan0~29_cout\ = CARRY((\datapath|Selector81~0_combout\ & (\datapath|Mux17~19_combout\ & !\datapath|cmp|LessThan0~27_cout\)) # (!\datapath|Selector81~0_combout\ & ((\datapath|Mux17~19_combout\) # (!\datapath|cmp|LessThan0~27_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector81~0_combout\,
	datab => \datapath|Mux17~19_combout\,
	datad => VCC,
	cin => \datapath|cmp|LessThan0~27_cout\,
	cout => \datapath|cmp|LessThan0~29_cout\);

-- Location: LCCOMB_X49_Y43_N30
\datapath|cmp|LessThan0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|cmp|LessThan0~31_cout\ = CARRY((\datapath|Selector80~0_combout\ & ((!\datapath|cmp|LessThan0~29_cout\) # (!\datapath|Mux16~19_combout\))) # (!\datapath|Selector80~0_combout\ & (!\datapath|Mux16~19_combout\ & !\datapath|cmp|LessThan0~29_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector80~0_combout\,
	datab => \datapath|Mux16~19_combout\,
	datad => VCC,
	cin => \datapath|cmp|LessThan0~29_cout\,
	cout => \datapath|cmp|LessThan0~31_cout\);

-- Location: LCCOMB_X49_Y42_N0
\datapath|cmp|LessThan0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|cmp|LessThan0~33_cout\ = CARRY((\datapath|Selector79~0_combout\ & (\datapath|Mux15~19_combout\ & !\datapath|cmp|LessThan0~31_cout\)) # (!\datapath|Selector79~0_combout\ & ((\datapath|Mux15~19_combout\) # (!\datapath|cmp|LessThan0~31_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector79~0_combout\,
	datab => \datapath|Mux15~19_combout\,
	datad => VCC,
	cin => \datapath|cmp|LessThan0~31_cout\,
	cout => \datapath|cmp|LessThan0~33_cout\);

-- Location: LCCOMB_X49_Y42_N2
\datapath|cmp|LessThan0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|cmp|LessThan0~35_cout\ = CARRY((\datapath|Selector78~0_combout\ & ((!\datapath|cmp|LessThan0~33_cout\) # (!\datapath|Mux14~19_combout\))) # (!\datapath|Selector78~0_combout\ & (!\datapath|Mux14~19_combout\ & !\datapath|cmp|LessThan0~33_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector78~0_combout\,
	datab => \datapath|Mux14~19_combout\,
	datad => VCC,
	cin => \datapath|cmp|LessThan0~33_cout\,
	cout => \datapath|cmp|LessThan0~35_cout\);

-- Location: LCCOMB_X49_Y42_N4
\datapath|cmp|LessThan0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|cmp|LessThan0~37_cout\ = CARRY((\datapath|Mux13~19_combout\ & ((!\datapath|cmp|LessThan0~35_cout\) # (!\datapath|Selector77~0_combout\))) # (!\datapath|Mux13~19_combout\ & (!\datapath|Selector77~0_combout\ & !\datapath|cmp|LessThan0~35_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux13~19_combout\,
	datab => \datapath|Selector77~0_combout\,
	datad => VCC,
	cin => \datapath|cmp|LessThan0~35_cout\,
	cout => \datapath|cmp|LessThan0~37_cout\);

-- Location: LCCOMB_X49_Y42_N6
\datapath|cmp|LessThan0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|cmp|LessThan0~39_cout\ = CARRY((\datapath|Mux12~19_combout\ & (\datapath|Selector76~0_combout\ & !\datapath|cmp|LessThan0~37_cout\)) # (!\datapath|Mux12~19_combout\ & ((\datapath|Selector76~0_combout\) # (!\datapath|cmp|LessThan0~37_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux12~19_combout\,
	datab => \datapath|Selector76~0_combout\,
	datad => VCC,
	cin => \datapath|cmp|LessThan0~37_cout\,
	cout => \datapath|cmp|LessThan0~39_cout\);

-- Location: LCCOMB_X49_Y42_N8
\datapath|cmp|LessThan0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|cmp|LessThan0~41_cout\ = CARRY((\datapath|Selector75~0_combout\ & (\datapath|Mux11~19_combout\ & !\datapath|cmp|LessThan0~39_cout\)) # (!\datapath|Selector75~0_combout\ & ((\datapath|Mux11~19_combout\) # (!\datapath|cmp|LessThan0~39_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector75~0_combout\,
	datab => \datapath|Mux11~19_combout\,
	datad => VCC,
	cin => \datapath|cmp|LessThan0~39_cout\,
	cout => \datapath|cmp|LessThan0~41_cout\);

-- Location: LCCOMB_X49_Y42_N10
\datapath|cmp|LessThan0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|cmp|LessThan0~43_cout\ = CARRY((\datapath|Mux10~19_combout\ & (\datapath|Selector74~0_combout\ & !\datapath|cmp|LessThan0~41_cout\)) # (!\datapath|Mux10~19_combout\ & ((\datapath|Selector74~0_combout\) # (!\datapath|cmp|LessThan0~41_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux10~19_combout\,
	datab => \datapath|Selector74~0_combout\,
	datad => VCC,
	cin => \datapath|cmp|LessThan0~41_cout\,
	cout => \datapath|cmp|LessThan0~43_cout\);

-- Location: LCCOMB_X49_Y42_N12
\datapath|cmp|LessThan0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|cmp|LessThan0~45_cout\ = CARRY((\datapath|Selector73~0_combout\ & (\datapath|Mux9~19_combout\ & !\datapath|cmp|LessThan0~43_cout\)) # (!\datapath|Selector73~0_combout\ & ((\datapath|Mux9~19_combout\) # (!\datapath|cmp|LessThan0~43_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector73~0_combout\,
	datab => \datapath|Mux9~19_combout\,
	datad => VCC,
	cin => \datapath|cmp|LessThan0~43_cout\,
	cout => \datapath|cmp|LessThan0~45_cout\);

-- Location: LCCOMB_X49_Y42_N14
\datapath|cmp|LessThan0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|cmp|LessThan0~47_cout\ = CARRY((\datapath|Mux8~19_combout\ & (\datapath|Selector72~0_combout\ & !\datapath|cmp|LessThan0~45_cout\)) # (!\datapath|Mux8~19_combout\ & ((\datapath|Selector72~0_combout\) # (!\datapath|cmp|LessThan0~45_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux8~19_combout\,
	datab => \datapath|Selector72~0_combout\,
	datad => VCC,
	cin => \datapath|cmp|LessThan0~45_cout\,
	cout => \datapath|cmp|LessThan0~47_cout\);

-- Location: LCCOMB_X49_Y42_N16
\datapath|cmp|LessThan0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|cmp|LessThan0~49_cout\ = CARRY((\datapath|Selector71~0_combout\ & (\datapath|Mux7~24_combout\ & !\datapath|cmp|LessThan0~47_cout\)) # (!\datapath|Selector71~0_combout\ & ((\datapath|Mux7~24_combout\) # (!\datapath|cmp|LessThan0~47_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector71~0_combout\,
	datab => \datapath|Mux7~24_combout\,
	datad => VCC,
	cin => \datapath|cmp|LessThan0~47_cout\,
	cout => \datapath|cmp|LessThan0~49_cout\);

-- Location: LCCOMB_X49_Y42_N18
\datapath|cmp|LessThan0~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|cmp|LessThan0~51_cout\ = CARRY((\datapath|Selector70~0_combout\ & ((!\datapath|cmp|LessThan0~49_cout\) # (!\datapath|Mux6~19_combout\))) # (!\datapath|Selector70~0_combout\ & (!\datapath|Mux6~19_combout\ & !\datapath|cmp|LessThan0~49_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector70~0_combout\,
	datab => \datapath|Mux6~19_combout\,
	datad => VCC,
	cin => \datapath|cmp|LessThan0~49_cout\,
	cout => \datapath|cmp|LessThan0~51_cout\);

-- Location: LCCOMB_X49_Y42_N20
\datapath|cmp|LessThan0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|cmp|LessThan0~53_cout\ = CARRY((\datapath|Mux5~19_combout\ & ((!\datapath|cmp|LessThan0~51_cout\) # (!\datapath|Selector69~0_combout\))) # (!\datapath|Mux5~19_combout\ & (!\datapath|Selector69~0_combout\ & !\datapath|cmp|LessThan0~51_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux5~19_combout\,
	datab => \datapath|Selector69~0_combout\,
	datad => VCC,
	cin => \datapath|cmp|LessThan0~51_cout\,
	cout => \datapath|cmp|LessThan0~53_cout\);

-- Location: LCCOMB_X49_Y42_N22
\datapath|cmp|LessThan0~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|cmp|LessThan0~55_cout\ = CARRY((\datapath|Selector68~0_combout\ & ((!\datapath|cmp|LessThan0~53_cout\) # (!\datapath|Mux4~19_combout\))) # (!\datapath|Selector68~0_combout\ & (!\datapath|Mux4~19_combout\ & !\datapath|cmp|LessThan0~53_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector68~0_combout\,
	datab => \datapath|Mux4~19_combout\,
	datad => VCC,
	cin => \datapath|cmp|LessThan0~53_cout\,
	cout => \datapath|cmp|LessThan0~55_cout\);

-- Location: LCCOMB_X49_Y42_N24
\datapath|cmp|LessThan0~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|cmp|LessThan0~57_cout\ = CARRY((\datapath|Selector67~0_combout\ & (\datapath|Mux3~19_combout\ & !\datapath|cmp|LessThan0~55_cout\)) # (!\datapath|Selector67~0_combout\ & ((\datapath|Mux3~19_combout\) # (!\datapath|cmp|LessThan0~55_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector67~0_combout\,
	datab => \datapath|Mux3~19_combout\,
	datad => VCC,
	cin => \datapath|cmp|LessThan0~55_cout\,
	cout => \datapath|cmp|LessThan0~57_cout\);

-- Location: LCCOMB_X49_Y42_N26
\datapath|cmp|LessThan0~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|cmp|LessThan0~59_cout\ = CARRY((\datapath|Mux2~19_combout\ & (\datapath|Selector66~0_combout\ & !\datapath|cmp|LessThan0~57_cout\)) # (!\datapath|Mux2~19_combout\ & ((\datapath|Selector66~0_combout\) # (!\datapath|cmp|LessThan0~57_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux2~19_combout\,
	datab => \datapath|Selector66~0_combout\,
	datad => VCC,
	cin => \datapath|cmp|LessThan0~57_cout\,
	cout => \datapath|cmp|LessThan0~59_cout\);

-- Location: LCCOMB_X49_Y42_N28
\datapath|cmp|LessThan0~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|cmp|LessThan0~61_cout\ = CARRY((\datapath|Mux1~19_combout\ & ((!\datapath|cmp|LessThan0~59_cout\) # (!\datapath|Selector65~0_combout\))) # (!\datapath|Mux1~19_combout\ & (!\datapath|Selector65~0_combout\ & !\datapath|cmp|LessThan0~59_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux1~19_combout\,
	datab => \datapath|Selector65~0_combout\,
	datad => VCC,
	cin => \datapath|cmp|LessThan0~59_cout\,
	cout => \datapath|cmp|LessThan0~61_cout\);

-- Location: LCCOMB_X49_Y42_N30
\datapath|cmp|LessThan0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|cmp|LessThan0~62_combout\ = (\datapath|Selector64~0_combout\ & (\datapath|cmp|LessThan0~61_cout\ & \datapath|Mux0~19_combout\)) # (!\datapath|Selector64~0_combout\ & ((\datapath|cmp|LessThan0~61_cout\) # (\datapath|Mux0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \datapath|Selector64~0_combout\,
	datad => \datapath|Mux0~19_combout\,
	cin => \datapath|cmp|LessThan0~61_cout\,
	combout => \datapath|cmp|LessThan0~62_combout\);

-- Location: LCCOMB_X48_Y48_N12
\controller|Mux52~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|Mux52~4_combout\ = (\controller|Mux52~5_combout\ & ((\datapath|cmp|Equal0~20_combout\ & (!\datapath|inst\(27))) # (!\datapath|cmp|Equal0~20_combout\ & (\datapath|inst\(27) & \datapath|cmp|LessThan0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|cmp|Equal0~20_combout\,
	datab => \datapath|inst\(27),
	datac => \controller|Mux52~5_combout\,
	datad => \datapath|cmp|LessThan0~62_combout\,
	combout => \controller|Mux52~4_combout\);

-- Location: LCCOMB_X48_Y48_N8
\controller|ctrl_data_o~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o~58_combout\ = (\controller|ctrl_data_o~57_combout\ & (((\controller|Mux52~4_combout\)) # (!\controller|ctrl_data_o[24]~45_combout\))) # (!\controller|ctrl_data_o~57_combout\ & (\controller|ctrl_data_o[24]~45_combout\ & 
-- (\datapath|inst\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_data_o~57_combout\,
	datab => \controller|ctrl_data_o[24]~45_combout\,
	datac => \datapath|inst\(15),
	datad => \controller|Mux52~4_combout\,
	combout => \controller|ctrl_data_o~58_combout\);

-- Location: FF_X48_Y48_N9
\controller|ctrl_data_o[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \controller|ctrl_data_o~58_combout\,
	sclr => \controller|ctrl_data_o[24]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller|ctrl_data_o\(20));

-- Location: LCCOMB_X47_Y42_N10
\datapath|alu|Add0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~62_combout\ = \controller|alu_func_sel_o\(1) $ (((\controller|alu_r_sel_o~q\ & ((\controller|ctrl_data_o\(20)))) # (!\controller|alu_r_sel_o~q\ & (\datapath|Mux43~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|alu_func_sel_o\(1),
	datab => \datapath|Mux43~19_combout\,
	datac => \controller|alu_r_sel_o~q\,
	datad => \controller|ctrl_data_o\(20),
	combout => \datapath|alu|Add0~62_combout\);

-- Location: LCCOMB_X46_Y46_N0
\datapath|alu|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux12~0_combout\ = (\datapath|alu|Mux27~0_combout\ & (((\datapath|alu|Mux27~1_combout\)))) # (!\datapath|alu|Mux27~0_combout\ & ((\datapath|alu|Mux27~1_combout\ & ((\datapath|alu|Add0~63_combout\))) # (!\datapath|alu|Mux27~1_combout\ & 
-- (\datapath|alu|alu_res~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|alu_res~74_combout\,
	datab => \datapath|alu|Add0~63_combout\,
	datac => \datapath|alu|Mux27~0_combout\,
	datad => \datapath|alu|Mux27~1_combout\,
	combout => \datapath|alu|Mux12~0_combout\);

-- Location: LCCOMB_X46_Y46_N26
\datapath|alu|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux12~1_combout\ = (\datapath|alu|Mux27~0_combout\ & ((\datapath|Selector43~0_combout\ & ((!\datapath|alu|Mux12~0_combout\) # (!\datapath|Selector11~0_combout\))) # (!\datapath|Selector43~0_combout\ & (\datapath|Selector11~0_combout\)))) # 
-- (!\datapath|alu|Mux27~0_combout\ & (((\datapath|alu|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector43~0_combout\,
	datab => \datapath|Selector11~0_combout\,
	datac => \datapath|alu|Mux27~0_combout\,
	datad => \datapath|alu|Mux12~0_combout\,
	combout => \datapath|alu|Mux12~1_combout\);

-- Location: LCCOMB_X52_Y46_N30
\datapath|regnxt[20]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[20]~64_combout\ = (\datapath|regnxt[31]~3_combout\ & (\datapath|regnxt[20]~63_combout\)) # (!\datapath|regnxt[31]~3_combout\ & ((\datapath|alu|Mux12~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regnxt[20]~63_combout\,
	datac => \datapath|regnxt[31]~3_combout\,
	datad => \datapath|alu|Mux12~1_combout\,
	combout => \datapath|regnxt[20]~64_combout\);

-- Location: FF_X55_Y46_N21
\datapath|reg9[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[20]~64_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg9\(20));

-- Location: FF_X55_Y46_N23
\datapath|reg11[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[20]~64_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg11\(20));

-- Location: LCCOMB_X55_Y46_N22
\datapath|Mux43~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux43~11_combout\ = (\datapath|Mux43~10_combout\ & (((\datapath|reg11\(20)) # (!\datapath|inst\(16))))) # (!\datapath|Mux43~10_combout\ & (\datapath|reg9\(20) & ((\datapath|inst\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux43~10_combout\,
	datab => \datapath|reg9\(20),
	datac => \datapath|reg11\(20),
	datad => \datapath|inst\(16),
	combout => \datapath|Mux43~11_combout\);

-- Location: FF_X57_Y42_N19
\datapath|reg1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[20]~64_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg1\(20));

-- Location: FF_X58_Y43_N5
\datapath|reg4[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[20]~64_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg4\(20));

-- Location: LCCOMB_X58_Y43_N4
\datapath|Mux43~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux43~12_combout\ = (\datapath|inst\(17) & (((\datapath|inst\(16))))) # (!\datapath|inst\(17) & ((\datapath|inst\(16) & (\datapath|reg5\(20))) # (!\datapath|inst\(16) & ((\datapath|reg4\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg5\(20),
	datab => \datapath|inst\(17),
	datac => \datapath|reg4\(20),
	datad => \datapath|inst\(16),
	combout => \datapath|Mux43~12_combout\);

-- Location: LCCOMB_X59_Y41_N2
\datapath|Mux43~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux43~13_combout\ = (\datapath|inst\(17) & ((\datapath|Mux43~12_combout\ & ((\datapath|reg7\(20)))) # (!\datapath|Mux43~12_combout\ & (\datapath|reg6\(20))))) # (!\datapath|inst\(17) & (((\datapath|Mux43~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg6\(20),
	datab => \datapath|inst\(17),
	datac => \datapath|reg7\(20),
	datad => \datapath|Mux43~12_combout\,
	combout => \datapath|Mux43~13_combout\);

-- Location: LCCOMB_X57_Y42_N18
\datapath|Mux43~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux43~14_combout\ = (\datapath|Mux61~1_combout\ & ((\datapath|Mux61~2_combout\ & ((\datapath|Mux43~13_combout\))) # (!\datapath|Mux61~2_combout\ & (\datapath|reg1\(20))))) # (!\datapath|Mux61~1_combout\ & (\datapath|Mux61~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~1_combout\,
	datab => \datapath|Mux61~2_combout\,
	datac => \datapath|reg1\(20),
	datad => \datapath|Mux43~13_combout\,
	combout => \datapath|Mux43~14_combout\);

-- Location: LCCOMB_X57_Y42_N16
\datapath|Mux43~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux43~15_combout\ = (\datapath|Mux61~3_combout\ & ((\datapath|Mux43~14_combout\ & (\datapath|reg3\(20))) # (!\datapath|Mux43~14_combout\ & ((\datapath|reg2\(20)))))) # (!\datapath|Mux61~3_combout\ & (((\datapath|Mux43~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg3\(20),
	datab => \datapath|Mux61~3_combout\,
	datac => \datapath|reg2\(20),
	datad => \datapath|Mux43~14_combout\,
	combout => \datapath|Mux43~15_combout\);

-- Location: LCCOMB_X52_Y44_N16
\datapath|Mux43~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux43~16_combout\ = (\datapath|Mux61~4_combout\ & ((\datapath|Mux43~11_combout\) # ((\datapath|Mux61~0_combout\)))) # (!\datapath|Mux61~4_combout\ & (((!\datapath|Mux61~0_combout\ & \datapath|Mux43~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~4_combout\,
	datab => \datapath|Mux43~11_combout\,
	datac => \datapath|Mux61~0_combout\,
	datad => \datapath|Mux43~15_combout\,
	combout => \datapath|Mux43~16_combout\);

-- Location: FF_X53_Y40_N17
\datapath|reg14[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[20]~64_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg14\(20));

-- Location: FF_X54_Y40_N19
\datapath|reg12[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[20]~64_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg12\(20));

-- Location: FF_X54_Y40_N25
\datapath|reg13[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[20]~64_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg13\(20));

-- Location: LCCOMB_X54_Y40_N18
\datapath|Mux43~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux43~17_combout\ = (\datapath|inst\(16) & ((\datapath|inst\(17)) # ((\datapath|reg13\(20))))) # (!\datapath|inst\(16) & (!\datapath|inst\(17) & (\datapath|reg12\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg12\(20),
	datad => \datapath|reg13\(20),
	combout => \datapath|Mux43~17_combout\);

-- Location: LCCOMB_X53_Y40_N16
\datapath|Mux43~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux43~18_combout\ = (\datapath|inst\(17) & ((\datapath|Mux43~17_combout\ & (\datapath|reg15\(20))) # (!\datapath|Mux43~17_combout\ & ((\datapath|reg14\(20)))))) # (!\datapath|inst\(17) & (((\datapath|Mux43~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg15\(20),
	datab => \datapath|inst\(17),
	datac => \datapath|reg14\(20),
	datad => \datapath|Mux43~17_combout\,
	combout => \datapath|Mux43~18_combout\);

-- Location: LCCOMB_X52_Y44_N8
\datapath|Mux43~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux43~19_combout\ = (\datapath|Mux43~16_combout\ & (((\datapath|Mux43~18_combout\) # (!\datapath|Mux61~0_combout\)))) # (!\datapath|Mux43~16_combout\ & (\datapath|Mux43~9_combout\ & (\datapath|Mux61~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux43~9_combout\,
	datab => \datapath|Mux43~16_combout\,
	datac => \datapath|Mux61~0_combout\,
	datad => \datapath|Mux43~18_combout\,
	combout => \datapath|Mux43~19_combout\);

-- Location: LCCOMB_X50_Y39_N30
\datapath|mdu|loreg~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~41_combout\ = (\datapath|mdu|cmode~q\ & (\datapath|mdu|loreg\(21))) # (!\datapath|mdu|cmode~q\ & ((\datapath|mdu|loreg\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|cmode~q\,
	datab => \datapath|mdu|loreg\(21),
	datac => \datapath|mdu|loreg\(19),
	combout => \datapath|mdu|loreg~41_combout\);

-- Location: LCCOMB_X47_Y40_N6
\datapath|mdu|loreg~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~42_combout\ = (\datapath|mdu|busy~q\ & ((\datapath|mdu|loreg~41_combout\))) # (!\datapath|mdu|busy~q\ & (\datapath|Mux43~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|busy~q\,
	datac => \datapath|Mux43~19_combout\,
	datad => \datapath|mdu|loreg~41_combout\,
	combout => \datapath|mdu|loreg~42_combout\);

-- Location: FF_X47_Y40_N7
\datapath|mdu|loreg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|loreg~42_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|loreg[11]~2_combout\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|loreg\(20));

-- Location: LCCOMB_X47_Y40_N2
\datapath|mdu|loreg~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~43_combout\ = (\datapath|mdu|cmode~q\ & (\datapath|mdu|loreg\(22))) # (!\datapath|mdu|cmode~q\ & ((\datapath|mdu|loreg\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|loreg\(22),
	datac => \datapath|mdu|cmode~q\,
	datad => \datapath|mdu|loreg\(20),
	combout => \datapath|mdu|loreg~43_combout\);

-- Location: LCCOMB_X47_Y40_N24
\datapath|mdu|loreg~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~44_combout\ = (\datapath|mdu|busy~q\ & (\datapath|mdu|loreg~43_combout\)) # (!\datapath|mdu|busy~q\ & ((\datapath|Mux42~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|busy~q\,
	datab => \datapath|mdu|loreg~43_combout\,
	datad => \datapath|Mux42~19_combout\,
	combout => \datapath|mdu|loreg~44_combout\);

-- Location: FF_X47_Y40_N25
\datapath|mdu|loreg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|loreg~44_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|loreg[11]~2_combout\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|loreg\(21));

-- Location: LCCOMB_X55_Y40_N26
\datapath|mdu|loreg~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~45_combout\ = (\datapath|mdu|cmode~q\ & (\datapath|mdu|loreg\(23))) # (!\datapath|mdu|cmode~q\ & ((\datapath|mdu|loreg\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|loreg\(23),
	datac => \datapath|mdu|cmode~q\,
	datad => \datapath|mdu|loreg\(21),
	combout => \datapath|mdu|loreg~45_combout\);

-- Location: LCCOMB_X47_Y40_N18
\datapath|mdu|loreg~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~46_combout\ = (\datapath|mdu|busy~q\ & ((\datapath|mdu|loreg~45_combout\))) # (!\datapath|mdu|busy~q\ & (\datapath|Mux41~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|Mux41~19_combout\,
	datac => \datapath|mdu|loreg~45_combout\,
	datad => \datapath|mdu|busy~q\,
	combout => \datapath|mdu|loreg~46_combout\);

-- Location: FF_X47_Y40_N19
\datapath|mdu|loreg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|loreg~46_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|loreg[11]~2_combout\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|loreg\(22));

-- Location: LCCOMB_X53_Y45_N10
\datapath|regnxt[22]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[22]~68_combout\ = (\datapath|regnxt[31]~0_combout\ & (((\controller|den~q\)))) # (!\datapath|regnxt[31]~0_combout\ & ((\controller|den~q\ & ((\datapath|mdu|hireg\(22)))) # (!\controller|den~q\ & (\controller|ctrl_data_o\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_data_o\(22),
	datab => \datapath|mdu|hireg\(22),
	datac => \datapath|regnxt[31]~0_combout\,
	datad => \controller|den~q\,
	combout => \datapath|regnxt[22]~68_combout\);

-- Location: LCCOMB_X53_Y45_N12
\datapath|regnxt[22]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[22]~69_combout\ = (\datapath|regnxt[31]~0_combout\ & ((\datapath|regnxt[22]~68_combout\ & ((\datapath|mdu|loreg\(22)))) # (!\datapath|regnxt[22]~68_combout\ & (\dbus_d_i[22]~input_o\)))) # (!\datapath|regnxt[31]~0_combout\ & 
-- (((\datapath|regnxt[22]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbus_d_i[22]~input_o\,
	datab => \datapath|mdu|loreg\(22),
	datac => \datapath|regnxt[31]~0_combout\,
	datad => \datapath|regnxt[22]~68_combout\,
	combout => \datapath|regnxt[22]~69_combout\);

-- Location: LCCOMB_X53_Y45_N20
\datapath|regnxt[22]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[22]~70_combout\ = (\datapath|regnxt[31]~3_combout\ & ((\datapath|regnxt[22]~69_combout\))) # (!\datapath|regnxt[31]~3_combout\ & (\datapath|alu|Mux10~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|regnxt[31]~3_combout\,
	datac => \datapath|alu|Mux10~1_combout\,
	datad => \datapath|regnxt[22]~69_combout\,
	combout => \datapath|regnxt[22]~70_combout\);

-- Location: FF_X56_Y39_N27
\datapath|reg14[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[22]~70_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg14\(22));

-- Location: LCCOMB_X56_Y39_N26
\datapath|Mux9~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux9~18_combout\ = (\datapath|Mux9~17_combout\ & (((\datapath|reg15\(22))) # (!\datapath|inst\(22)))) # (!\datapath|Mux9~17_combout\ & (\datapath|inst\(22) & (\datapath|reg14\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux9~17_combout\,
	datab => \datapath|inst\(22),
	datac => \datapath|reg14\(22),
	datad => \datapath|reg15\(22),
	combout => \datapath|Mux9~18_combout\);

-- Location: FF_X56_Y46_N1
\datapath|reg10[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[22]~70_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg10\(22));

-- Location: FF_X56_Y46_N19
\datapath|reg8[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[22]~70_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg8\(22));

-- Location: LCCOMB_X56_Y46_N0
\datapath|Mux9~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux9~10_combout\ = (\datapath|inst\(22) & ((\datapath|inst\(21)) # ((\datapath|reg10\(22))))) # (!\datapath|inst\(22) & (!\datapath|inst\(21) & ((\datapath|reg8\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(22),
	datab => \datapath|inst\(21),
	datac => \datapath|reg10\(22),
	datad => \datapath|reg8\(22),
	combout => \datapath|Mux9~10_combout\);

-- Location: FF_X57_Y40_N29
\datapath|reg9[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[22]~70_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg9\(22));

-- Location: FF_X56_Y40_N15
\datapath|reg11[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[22]~70_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg11\(22));

-- Location: LCCOMB_X57_Y40_N28
\datapath|Mux9~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux9~11_combout\ = (\datapath|inst\(21) & ((\datapath|Mux9~10_combout\ & ((\datapath|reg11\(22)))) # (!\datapath|Mux9~10_combout\ & (\datapath|reg9\(22))))) # (!\datapath|inst\(21) & (\datapath|Mux9~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(21),
	datab => \datapath|Mux9~10_combout\,
	datac => \datapath|reg9\(22),
	datad => \datapath|reg11\(22),
	combout => \datapath|Mux9~11_combout\);

-- Location: FF_X57_Y40_N23
\datapath|reg3[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[22]~70_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg3\(22));

-- Location: FF_X57_Y42_N9
\datapath|reg2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[22]~70_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg2\(22));

-- Location: LCCOMB_X57_Y40_N22
\datapath|Mux9~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux9~15_combout\ = (\datapath|Mux9~14_combout\ & (((\datapath|reg3\(22))) # (!\datapath|Mux7~2_combout\))) # (!\datapath|Mux9~14_combout\ & (\datapath|Mux7~2_combout\ & ((\datapath|reg2\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux9~14_combout\,
	datab => \datapath|Mux7~2_combout\,
	datac => \datapath|reg3\(22),
	datad => \datapath|reg2\(22),
	combout => \datapath|Mux9~15_combout\);

-- Location: LCCOMB_X54_Y45_N28
\datapath|Mux9~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux9~16_combout\ = (\datapath|Mux7~1_combout\ & ((\datapath|Mux7~0_combout\) # ((\datapath|Mux9~11_combout\)))) # (!\datapath|Mux7~1_combout\ & (!\datapath|Mux7~0_combout\ & ((\datapath|Mux9~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux7~1_combout\,
	datab => \datapath|Mux7~0_combout\,
	datac => \datapath|Mux9~11_combout\,
	datad => \datapath|Mux9~15_combout\,
	combout => \datapath|Mux9~16_combout\);

-- Location: LCCOMB_X54_Y45_N30
\datapath|Mux9~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux9~19_combout\ = (\datapath|Mux7~0_combout\ & ((\datapath|Mux9~16_combout\ & ((\datapath|Mux9~18_combout\))) # (!\datapath|Mux9~16_combout\ & (\datapath|Mux9~9_combout\)))) # (!\datapath|Mux7~0_combout\ & (((\datapath|Mux9~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux9~9_combout\,
	datab => \datapath|Mux7~0_combout\,
	datac => \datapath|Mux9~18_combout\,
	datad => \datapath|Mux9~16_combout\,
	combout => \datapath|Mux9~19_combout\);

-- Location: LCCOMB_X49_Y41_N28
\datapath|mdu|mdu_l~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~47_combout\ = (\controller|mdu_mode_o~q\ & ((\datapath|Mux9~19_combout\))) # (!\controller|mdu_mode_o~q\ & (\datapath|Mux10~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux10~19_combout\,
	datac => \controller|mdu_mode_o~q\,
	datad => \datapath|Mux9~19_combout\,
	combout => \datapath|mdu|mdu_l~47_combout\);

-- Location: LCCOMB_X45_Y41_N8
\datapath|mdu|mdu_l~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|mdu_l~48_combout\ = (\datapath|mdu|busy~q\ & ((\datapath|mdu|mdu_l\(21)))) # (!\datapath|mdu|busy~q\ & (\datapath|mdu|mdu_l~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|busy~q\,
	datac => \datapath|mdu|mdu_l~47_combout\,
	datad => \datapath|mdu|mdu_l\(21),
	combout => \datapath|mdu|mdu_l~48_combout\);

-- Location: FF_X45_Y41_N9
\datapath|mdu|mdu_l[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|mdu_l~48_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|mdu_l[10]~2_combout\,
	ena => \datapath|mdu|mdu_l[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|mdu_l\(22));

-- Location: LCCOMB_X45_Y41_N28
\datapath|mdu|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux10~0_combout\ = (!\datapath|mdu|cmode~q\ & (!\datapath|mdu|mdu_r\(22) & !\datapath|mdu|LessThan0~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|cmode~q\,
	datac => \datapath|mdu|mdu_r\(22),
	datad => \datapath|mdu|LessThan0~62_combout\,
	combout => \datapath|mdu|Mux10~0_combout\);

-- Location: LCCOMB_X45_Y41_N30
\datapath|mdu|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Mux10~1_combout\ = (\datapath|mdu|add_r_sel[0]~1_combout\ & (!\datapath|mdu|add_r_sel[1]~0_combout\ & (\datapath|mdu|mdu_l\(22)))) # (!\datapath|mdu|add_r_sel[0]~1_combout\ & ((\datapath|mdu|Mux10~0_combout\) # 
-- ((\datapath|mdu|add_r_sel[1]~0_combout\ & !\datapath|mdu|mdu_l\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|add_r_sel[1]~0_combout\,
	datab => \datapath|mdu|mdu_l\(22),
	datac => \datapath|mdu|add_r_sel[0]~1_combout\,
	datad => \datapath|mdu|Mux10~0_combout\,
	combout => \datapath|mdu|Mux10~1_combout\);

-- Location: LCCOMB_X42_Y44_N10
\datapath|mdu|hireg~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|hireg~23_combout\ = (\datapath|mdu|cmode~q\ & ((\datapath|mdu|add_ot[24]~46_combout\))) # (!\datapath|mdu|cmode~q\ & (\datapath|mdu|add_ot[23]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|cmode~q\,
	datab => \datapath|mdu|add_ot[23]~44_combout\,
	datad => \datapath|mdu|add_ot[24]~46_combout\,
	combout => \datapath|mdu|hireg~23_combout\);

-- Location: FF_X42_Y44_N11
\datapath|mdu|hireg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|hireg~23_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|ALT_INV_busy~q\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|hireg\(22));

-- Location: LCCOMB_X43_Y41_N2
\datapath|mdu|add_l[23]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|add_l[23]~23_combout\ = (\datapath|mdu|cmode~q\ & (\datapath|mdu|hireg\(23))) # (!\datapath|mdu|cmode~q\ & ((\datapath|mdu|hireg\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|hireg\(23),
	datac => \datapath|mdu|hireg\(22),
	datad => \datapath|mdu|cmode~q\,
	combout => \datapath|mdu|add_l[23]~23_combout\);

-- Location: LCCOMB_X42_Y44_N12
\datapath|mdu|hireg~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|hireg~24_combout\ = (\datapath|mdu|cmode~q\ & ((\datapath|mdu|add_ot[25]~48_combout\))) # (!\datapath|mdu|cmode~q\ & (\datapath|mdu|add_ot[24]~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|cmode~q\,
	datab => \datapath|mdu|add_ot[24]~46_combout\,
	datad => \datapath|mdu|add_ot[25]~48_combout\,
	combout => \datapath|mdu|hireg~24_combout\);

-- Location: FF_X42_Y44_N13
\datapath|mdu|hireg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|hireg~24_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|ALT_INV_busy~q\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|hireg\(23));

-- Location: LCCOMB_X49_Y48_N2
\controller|ctrl_data_o~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o~63_combout\ = (\controller|ctrl_data_o[24]~45_combout\ & (((\controller|state\(0))))) # (!\controller|ctrl_data_o[24]~45_combout\ & ((\controller|state\(0) & (\datapath|inst\(23))) # (!\controller|state\(0) & 
-- ((\datapath|inst\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(23),
	datab => \controller|ctrl_data_o[24]~45_combout\,
	datac => \datapath|inst\(7),
	datad => \controller|state\(0),
	combout => \controller|ctrl_data_o~63_combout\);

-- Location: LCCOMB_X48_Y48_N14
\controller|ctrl_data_o~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o~64_combout\ = (\controller|ctrl_data_o[24]~45_combout\ & ((\controller|ctrl_data_o~63_combout\ & (\controller|Mux52~4_combout\)) # (!\controller|ctrl_data_o~63_combout\ & ((\datapath|inst\(15)))))) # 
-- (!\controller|ctrl_data_o[24]~45_combout\ & (((\controller|ctrl_data_o~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|Mux52~4_combout\,
	datab => \controller|ctrl_data_o[24]~45_combout\,
	datac => \datapath|inst\(15),
	datad => \controller|ctrl_data_o~63_combout\,
	combout => \controller|ctrl_data_o~64_combout\);

-- Location: FF_X48_Y48_N15
\controller|ctrl_data_o[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \controller|ctrl_data_o~64_combout\,
	sclr => \controller|ctrl_data_o[24]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller|ctrl_data_o\(23));

-- Location: LCCOMB_X55_Y40_N16
\datapath|regnxt[23]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[23]~71_combout\ = (\datapath|regnxt[31]~0_combout\ & (((\controller|den~q\)))) # (!\datapath|regnxt[31]~0_combout\ & ((\controller|den~q\ & (\datapath|mdu|hireg\(23))) # (!\controller|den~q\ & ((\controller|ctrl_data_o\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regnxt[31]~0_combout\,
	datab => \datapath|mdu|hireg\(23),
	datac => \controller|den~q\,
	datad => \controller|ctrl_data_o\(23),
	combout => \datapath|regnxt[23]~71_combout\);

-- Location: IOIBUF_X62_Y0_N15
\dbus_d_i[23]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dbus_d_i(23),
	o => \dbus_d_i[23]~input_o\);

-- Location: LCCOMB_X55_Y40_N2
\datapath|regnxt[23]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[23]~72_combout\ = (\datapath|regnxt[23]~71_combout\ & ((\datapath|mdu|loreg\(23)) # ((!\datapath|regnxt[31]~0_combout\)))) # (!\datapath|regnxt[23]~71_combout\ & (((\datapath|regnxt[31]~0_combout\ & \dbus_d_i[23]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|loreg\(23),
	datab => \datapath|regnxt[23]~71_combout\,
	datac => \datapath|regnxt[31]~0_combout\,
	datad => \dbus_d_i[23]~input_o\,
	combout => \datapath|regnxt[23]~72_combout\);

-- Location: LCCOMB_X53_Y41_N30
\datapath|regnxt[23]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[23]~73_combout\ = (\datapath|regnxt[31]~3_combout\ & (\datapath|regnxt[23]~72_combout\)) # (!\datapath|regnxt[31]~3_combout\ & ((\datapath|alu|Mux9~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|regnxt[23]~72_combout\,
	datac => \datapath|regnxt[31]~3_combout\,
	datad => \datapath|alu|Mux9~1_combout\,
	combout => \datapath|regnxt[23]~73_combout\);

-- Location: FF_X53_Y41_N29
\datapath|reg13[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[23]~73_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg13\(23));

-- Location: FF_X57_Y39_N27
\datapath|reg12[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[23]~73_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg12\(23));

-- Location: FF_X56_Y39_N15
\datapath|reg14[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[23]~73_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg14\(23));

-- Location: LCCOMB_X57_Y39_N26
\datapath|Mux40~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux40~17_combout\ = (\datapath|inst\(16) & (\datapath|inst\(17))) # (!\datapath|inst\(16) & ((\datapath|inst\(17) & ((\datapath|reg14\(23)))) # (!\datapath|inst\(17) & (\datapath|reg12\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg12\(23),
	datad => \datapath|reg14\(23),
	combout => \datapath|Mux40~17_combout\);

-- Location: LCCOMB_X53_Y41_N28
\datapath|Mux40~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux40~18_combout\ = (\datapath|inst\(16) & ((\datapath|Mux40~17_combout\ & (\datapath|reg15\(23))) # (!\datapath|Mux40~17_combout\ & ((\datapath|reg13\(23)))))) # (!\datapath|inst\(16) & (((\datapath|Mux40~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg15\(23),
	datab => \datapath|inst\(16),
	datac => \datapath|reg13\(23),
	datad => \datapath|Mux40~17_combout\,
	combout => \datapath|Mux40~18_combout\);

-- Location: LCCOMB_X53_Y44_N18
\datapath|Mux40~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux40~3_combout\ = (\datapath|Mux40~2_combout\ & (((\datapath|reg29\(23)) # (!\datapath|inst\(18))))) # (!\datapath|Mux40~2_combout\ & (\datapath|reg21\(23) & ((\datapath|inst\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux40~2_combout\,
	datab => \datapath|reg21\(23),
	datac => \datapath|reg29\(23),
	datad => \datapath|inst\(18),
	combout => \datapath|Mux40~3_combout\);

-- Location: FF_X60_Y43_N27
\datapath|reg31[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[23]~73_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg31\(23));

-- Location: LCCOMB_X60_Y43_N26
\datapath|Mux40~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux40~10_combout\ = (\datapath|Mux40~9_combout\ & (((\datapath|reg31\(23)) # (!\datapath|inst\(19))))) # (!\datapath|Mux40~9_combout\ & (\datapath|reg27\(23) & ((\datapath|inst\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux40~9_combout\,
	datab => \datapath|reg27\(23),
	datac => \datapath|reg31\(23),
	datad => \datapath|inst\(19),
	combout => \datapath|Mux40~10_combout\);

-- Location: FF_X60_Y44_N1
\datapath|reg20[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[23]~73_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg20\(23));

-- Location: FF_X60_Y44_N11
\datapath|reg28[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[23]~73_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg28\(23));

-- Location: FF_X60_Y47_N9
\datapath|reg24[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[23]~73_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg24\(23));

-- Location: FF_X60_Y47_N27
\datapath|reg16[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[23]~73_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg16\(23));

-- Location: LCCOMB_X60_Y47_N26
\datapath|Mux40~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux40~6_combout\ = (\datapath|inst\(19) & ((\datapath|reg24\(23)) # ((\datapath|inst\(18))))) # (!\datapath|inst\(19) & (((\datapath|reg16\(23) & !\datapath|inst\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|reg24\(23),
	datac => \datapath|reg16\(23),
	datad => \datapath|inst\(18),
	combout => \datapath|Mux40~6_combout\);

-- Location: LCCOMB_X60_Y44_N10
\datapath|Mux40~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux40~7_combout\ = (\datapath|inst\(18) & ((\datapath|Mux40~6_combout\ & ((\datapath|reg28\(23)))) # (!\datapath|Mux40~6_combout\ & (\datapath|reg20\(23))))) # (!\datapath|inst\(18) & (((\datapath|Mux40~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(18),
	datab => \datapath|reg20\(23),
	datac => \datapath|reg28\(23),
	datad => \datapath|Mux40~6_combout\,
	combout => \datapath|Mux40~7_combout\);

-- Location: LCCOMB_X52_Y43_N0
\datapath|Mux40~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux40~8_combout\ = (\datapath|inst\(16) & (((\datapath|inst\(17))))) # (!\datapath|inst\(16) & ((\datapath|inst\(17) & (\datapath|Mux40~5_combout\)) # (!\datapath|inst\(17) & ((\datapath|Mux40~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux40~5_combout\,
	datab => \datapath|Mux40~7_combout\,
	datac => \datapath|inst\(16),
	datad => \datapath|inst\(17),
	combout => \datapath|Mux40~8_combout\);

-- Location: LCCOMB_X52_Y43_N2
\datapath|Mux40~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux40~11_combout\ = (\datapath|inst\(16) & ((\datapath|Mux40~8_combout\ & ((\datapath|Mux40~10_combout\))) # (!\datapath|Mux40~8_combout\ & (\datapath|Mux40~3_combout\)))) # (!\datapath|inst\(16) & (((\datapath|Mux40~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|Mux40~3_combout\,
	datac => \datapath|Mux40~10_combout\,
	datad => \datapath|Mux40~8_combout\,
	combout => \datapath|Mux40~11_combout\);

-- Location: LCCOMB_X52_Y43_N4
\datapath|Mux40~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux40~16_combout\ = (\datapath|Mux61~0_combout\ & (((\datapath|Mux40~11_combout\) # (\datapath|Mux61~4_combout\)))) # (!\datapath|Mux61~0_combout\ & (\datapath|Mux40~15_combout\ & ((!\datapath|Mux61~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux40~15_combout\,
	datab => \datapath|Mux40~11_combout\,
	datac => \datapath|Mux61~0_combout\,
	datad => \datapath|Mux61~4_combout\,
	combout => \datapath|Mux40~16_combout\);

-- Location: FF_X55_Y40_N13
\datapath|reg10[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[23]~73_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg10\(23));

-- Location: LCCOMB_X55_Y40_N12
\datapath|Mux40~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux40~1_combout\ = (\datapath|Mux40~0_combout\ & ((\datapath|reg11\(23)) # ((!\datapath|inst\(17))))) # (!\datapath|Mux40~0_combout\ & (((\datapath|reg10\(23) & \datapath|inst\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux40~0_combout\,
	datab => \datapath|reg11\(23),
	datac => \datapath|reg10\(23),
	datad => \datapath|inst\(17),
	combout => \datapath|Mux40~1_combout\);

-- Location: LCCOMB_X52_Y43_N10
\datapath|Mux40~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux40~19_combout\ = (\datapath|Mux61~4_combout\ & ((\datapath|Mux40~16_combout\ & (\datapath|Mux40~18_combout\)) # (!\datapath|Mux40~16_combout\ & ((\datapath|Mux40~1_combout\))))) # (!\datapath|Mux61~4_combout\ & 
-- (((\datapath|Mux40~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux61~4_combout\,
	datab => \datapath|Mux40~18_combout\,
	datac => \datapath|Mux40~16_combout\,
	datad => \datapath|Mux40~1_combout\,
	combout => \datapath|Mux40~19_combout\);

-- Location: LCCOMB_X47_Y40_N12
\datapath|mdu|loreg~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~47_combout\ = (\datapath|mdu|cmode~q\ & (\datapath|mdu|loreg\(24))) # (!\datapath|mdu|cmode~q\ & ((\datapath|mdu|loreg\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|cmode~q\,
	datac => \datapath|mdu|loreg\(24),
	datad => \datapath|mdu|loreg\(22),
	combout => \datapath|mdu|loreg~47_combout\);

-- Location: LCCOMB_X47_Y40_N20
\datapath|mdu|loreg~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~48_combout\ = (\datapath|mdu|busy~q\ & ((\datapath|mdu|loreg~47_combout\))) # (!\datapath|mdu|busy~q\ & (\datapath|Mux40~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|busy~q\,
	datac => \datapath|Mux40~19_combout\,
	datad => \datapath|mdu|loreg~47_combout\,
	combout => \datapath|mdu|loreg~48_combout\);

-- Location: FF_X47_Y40_N21
\datapath|mdu|loreg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|loreg~48_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|loreg[11]~2_combout\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|loreg\(23));

-- Location: LCCOMB_X55_Y40_N20
\datapath|mdu|loreg~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~49_combout\ = (\datapath|mdu|cmode~q\ & (\datapath|mdu|loreg\(25))) # (!\datapath|mdu|cmode~q\ & ((\datapath|mdu|loreg\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|loreg\(25),
	datac => \datapath|mdu|cmode~q\,
	datad => \datapath|mdu|loreg\(23),
	combout => \datapath|mdu|loreg~49_combout\);

-- Location: LCCOMB_X47_Y40_N14
\datapath|mdu|loreg~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~50_combout\ = (\datapath|mdu|busy~q\ & (\datapath|mdu|loreg~49_combout\)) # (!\datapath|mdu|busy~q\ & ((\datapath|Mux39~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|loreg~49_combout\,
	datac => \datapath|Mux39~19_combout\,
	datad => \datapath|mdu|busy~q\,
	combout => \datapath|mdu|loreg~50_combout\);

-- Location: FF_X47_Y40_N15
\datapath|mdu|loreg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|loreg~50_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|loreg[11]~2_combout\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|loreg\(24));

-- Location: LCCOMB_X47_Y40_N30
\datapath|mdu|loreg~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~51_combout\ = (\datapath|mdu|cmode~q\ & (\datapath|mdu|loreg\(26))) # (!\datapath|mdu|cmode~q\ & ((\datapath|mdu|loreg\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|loreg\(26),
	datab => \datapath|mdu|loreg\(24),
	datac => \datapath|mdu|cmode~q\,
	combout => \datapath|mdu|loreg~51_combout\);

-- Location: LCCOMB_X47_Y40_N16
\datapath|mdu|loreg~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~52_combout\ = (\datapath|mdu|busy~q\ & (\datapath|mdu|loreg~51_combout\)) # (!\datapath|mdu|busy~q\ & ((\datapath|Mux38~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|busy~q\,
	datac => \datapath|mdu|loreg~51_combout\,
	datad => \datapath|Mux38~19_combout\,
	combout => \datapath|mdu|loreg~52_combout\);

-- Location: FF_X47_Y40_N17
\datapath|mdu|loreg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|loreg~52_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|loreg[11]~2_combout\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|loreg\(25));

-- Location: LCCOMB_X55_Y40_N6
\datapath|mdu|loreg~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~53_combout\ = (\datapath|mdu|cmode~q\ & (\datapath|mdu|loreg\(27))) # (!\datapath|mdu|cmode~q\ & ((\datapath|mdu|loreg\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|loreg\(27),
	datac => \datapath|mdu|cmode~q\,
	datad => \datapath|mdu|loreg\(25),
	combout => \datapath|mdu|loreg~53_combout\);

-- Location: LCCOMB_X47_Y40_N26
\datapath|mdu|loreg~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|loreg~54_combout\ = (\datapath|mdu|busy~q\ & ((\datapath|mdu|loreg~53_combout\))) # (!\datapath|mdu|busy~q\ & (\datapath|Mux37~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|Mux37~19_combout\,
	datac => \datapath|mdu|loreg~53_combout\,
	datad => \datapath|mdu|busy~q\,
	combout => \datapath|mdu|loreg~54_combout\);

-- Location: FF_X47_Y40_N27
\datapath|mdu|loreg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|loreg~54_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|loreg[11]~2_combout\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|loreg\(26));

-- Location: LCCOMB_X43_Y43_N22
\datapath|mdu|hireg~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|hireg~27_combout\ = (\datapath|mdu|cmode~q\ & (\datapath|mdu|add_ot[28]~54_combout\)) # (!\datapath|mdu|cmode~q\ & ((\datapath|mdu|add_ot[27]~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|cmode~q\,
	datac => \datapath|mdu|add_ot[28]~54_combout\,
	datad => \datapath|mdu|add_ot[27]~52_combout\,
	combout => \datapath|mdu|hireg~27_combout\);

-- Location: FF_X43_Y43_N23
\datapath|mdu|hireg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|hireg~27_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sclr => \datapath|mdu|ALT_INV_busy~q\,
	ena => \datapath|mdu|hireg[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|hireg\(26));

-- Location: LCCOMB_X49_Y48_N8
\controller|ctrl_data_o~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o~74_combout\ = (\datapath|inst\(28) & (((\datapath|inst\(10) & !\controller|ctrl_data_o[24]~49_combout\)))) # (!\datapath|inst\(28) & (((\datapath|inst\(10) & !\controller|ctrl_data_o[24]~49_combout\)) # (!\datapath|inst\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(28),
	datab => \datapath|inst\(29),
	datac => \datapath|inst\(10),
	datad => \controller|ctrl_data_o[24]~49_combout\,
	combout => \controller|ctrl_data_o~74_combout\);

-- Location: LCCOMB_X47_Y48_N16
\controller|ctrl_data_o[26]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|ctrl_data_o[26]~0_combout\ = (\controller|ctrl_data_o[24]~44_combout\ & (\datapath|inst\(15))) # (!\controller|ctrl_data_o[24]~44_combout\ & ((\controller|ctrl_data_o~74_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(15),
	datab => \controller|ctrl_data_o[24]~44_combout\,
	datad => \controller|ctrl_data_o~74_combout\,
	combout => \controller|ctrl_data_o[26]~0_combout\);

-- Location: FF_X47_Y48_N17
\controller|ctrl_data_o[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \controller|ctrl_data_o[26]~0_combout\,
	asdata => \controller|ctrl_data_o~73_combout\,
	sload => \controller|state\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller|ctrl_data_o\(26));

-- Location: LCCOMB_X47_Y41_N12
\datapath|regnxt[26]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[26]~80_combout\ = (\controller|den~q\ & ((\datapath|mdu|hireg\(26)) # ((\datapath|regnxt[31]~0_combout\)))) # (!\controller|den~q\ & (((!\datapath|regnxt[31]~0_combout\ & \controller|ctrl_data_o\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|den~q\,
	datab => \datapath|mdu|hireg\(26),
	datac => \datapath|regnxt[31]~0_combout\,
	datad => \controller|ctrl_data_o\(26),
	combout => \datapath|regnxt[26]~80_combout\);

-- Location: LCCOMB_X47_Y41_N30
\datapath|regnxt[26]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[26]~81_combout\ = (\datapath|regnxt[31]~0_combout\ & ((\datapath|regnxt[26]~80_combout\ & ((\datapath|mdu|loreg\(26)))) # (!\datapath|regnxt[26]~80_combout\ & (\dbus_d_i[26]~input_o\)))) # (!\datapath|regnxt[31]~0_combout\ & 
-- (((\datapath|regnxt[26]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dbus_d_i[26]~input_o\,
	datab => \datapath|mdu|loreg\(26),
	datac => \datapath|regnxt[31]~0_combout\,
	datad => \datapath|regnxt[26]~80_combout\,
	combout => \datapath|regnxt[26]~81_combout\);

-- Location: LCCOMB_X50_Y47_N4
\datapath|regnxt[26]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[26]~82_combout\ = (\datapath|regnxt[31]~3_combout\ & ((\datapath|regnxt[26]~81_combout\))) # (!\datapath|regnxt[31]~3_combout\ & (\datapath|alu|Mux6~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Mux6~1_combout\,
	datab => \datapath|regnxt[31]~3_combout\,
	datac => \datapath|regnxt[26]~81_combout\,
	combout => \datapath|regnxt[26]~82_combout\);

-- Location: FF_X53_Y40_N19
\datapath|reg15[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[26]~82_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg15\(26));

-- Location: LCCOMB_X53_Y40_N18
\datapath|Mux37~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux37~18_combout\ = (\datapath|Mux37~17_combout\ & (((\datapath|reg15\(26))) # (!\datapath|inst\(17)))) # (!\datapath|Mux37~17_combout\ & (\datapath|inst\(17) & ((\datapath|reg14\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux37~17_combout\,
	datab => \datapath|inst\(17),
	datac => \datapath|reg15\(26),
	datad => \datapath|reg14\(26),
	combout => \datapath|Mux37~18_combout\);

-- Location: FF_X52_Y47_N5
\datapath|reg20[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[26]~82_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg20\(26));

-- Location: FF_X52_Y47_N23
\datapath|reg28[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[26]~82_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg28\(26));

-- Location: LCCOMB_X52_Y47_N22
\datapath|Mux37~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux37~5_combout\ = (\datapath|Mux37~4_combout\ & (((\datapath|reg28\(26)) # (!\datapath|inst\(18))))) # (!\datapath|Mux37~4_combout\ & (\datapath|reg20\(26) & ((\datapath|inst\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux37~4_combout\,
	datab => \datapath|reg20\(26),
	datac => \datapath|reg28\(26),
	datad => \datapath|inst\(18),
	combout => \datapath|Mux37~5_combout\);

-- Location: LCCOMB_X52_Y41_N18
\datapath|Mux37~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux37~6_combout\ = (\datapath|inst\(17) & (((\datapath|inst\(16))))) # (!\datapath|inst\(17) & ((\datapath|inst\(16) & (\datapath|Mux37~3_combout\)) # (!\datapath|inst\(16) & ((\datapath|Mux37~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux37~3_combout\,
	datab => \datapath|Mux37~5_combout\,
	datac => \datapath|inst\(17),
	datad => \datapath|inst\(16),
	combout => \datapath|Mux37~6_combout\);

-- Location: FF_X60_Y46_N23
\datapath|reg19[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[26]~82_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg19\(26));

-- Location: FF_X60_Y46_N29
\datapath|reg23[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[26]~82_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg23\(26));

-- Location: LCCOMB_X60_Y46_N22
\datapath|Mux37~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux37~7_combout\ = (\datapath|inst\(19) & (\datapath|inst\(18))) # (!\datapath|inst\(19) & ((\datapath|inst\(18) & ((\datapath|reg23\(26)))) # (!\datapath|inst\(18) & (\datapath|reg19\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(19),
	datab => \datapath|inst\(18),
	datac => \datapath|reg19\(26),
	datad => \datapath|reg23\(26),
	combout => \datapath|Mux37~7_combout\);

-- Location: FF_X59_Y46_N25
\datapath|reg27[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[26]~82_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg27\(26));

-- Location: LCCOMB_X59_Y46_N24
\datapath|Mux37~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux37~8_combout\ = (\datapath|Mux37~7_combout\ & ((\datapath|reg31\(26)) # ((!\datapath|inst\(19))))) # (!\datapath|Mux37~7_combout\ & (((\datapath|reg27\(26) & \datapath|inst\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg31\(26),
	datab => \datapath|Mux37~7_combout\,
	datac => \datapath|reg27\(26),
	datad => \datapath|inst\(19),
	combout => \datapath|Mux37~8_combout\);

-- Location: LCCOMB_X52_Y41_N28
\datapath|Mux37~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux37~9_combout\ = (\datapath|Mux37~6_combout\ & (((\datapath|Mux37~8_combout\) # (!\datapath|inst\(17))))) # (!\datapath|Mux37~6_combout\ & (\datapath|Mux37~1_combout\ & (\datapath|inst\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux37~1_combout\,
	datab => \datapath|Mux37~6_combout\,
	datac => \datapath|inst\(17),
	datad => \datapath|Mux37~8_combout\,
	combout => \datapath|Mux37~9_combout\);

-- Location: LCCOMB_X52_Y41_N10
\datapath|Mux37~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux37~19_combout\ = (\datapath|Mux37~16_combout\ & (((\datapath|Mux37~18_combout\)) # (!\datapath|Mux61~0_combout\))) # (!\datapath|Mux37~16_combout\ & (\datapath|Mux61~0_combout\ & ((\datapath|Mux37~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux37~16_combout\,
	datab => \datapath|Mux61~0_combout\,
	datac => \datapath|Mux37~18_combout\,
	datad => \datapath|Mux37~9_combout\,
	combout => \datapath|Mux37~19_combout\);

-- Location: LCCOMB_X47_Y41_N18
\datapath|alu|Add0~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Add0~80_combout\ = \controller|alu_func_sel_o\(1) $ (((\controller|alu_r_sel_o~q\ & ((\controller|ctrl_data_o\(26)))) # (!\controller|alu_r_sel_o~q\ & (\datapath|Mux37~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|alu_func_sel_o\(1),
	datab => \datapath|Mux37~19_combout\,
	datac => \controller|alu_r_sel_o~q\,
	datad => \controller|ctrl_data_o\(26),
	combout => \datapath|alu|Add0~80_combout\);

-- Location: LCCOMB_X46_Y44_N22
\datapath|alu|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux5~1_combout\ = (\datapath|alu|Mux5~0_combout\ & ((\datapath|alu|alu_res~93_combout\) # ((!\datapath|alu|Mux27~1_combout\)))) # (!\datapath|alu|Mux5~0_combout\ & (((\datapath|alu|Add0~84_combout\ & \datapath|alu|Mux27~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|alu_res~93_combout\,
	datab => \datapath|alu|Mux5~0_combout\,
	datac => \datapath|alu|Add0~84_combout\,
	datad => \datapath|alu|Mux27~1_combout\,
	combout => \datapath|alu|Mux5~1_combout\);

-- Location: IOIBUF_X65_Y0_N8
\dbus_d_i[27]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dbus_d_i(27),
	o => \dbus_d_i[27]~input_o\);

-- Location: LCCOMB_X55_Y40_N0
\datapath|regnxt[27]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[27]~84_combout\ = (\datapath|regnxt[27]~83_combout\ & (((\datapath|mdu|loreg\(27)) # (!\datapath|regnxt[31]~0_combout\)))) # (!\datapath|regnxt[27]~83_combout\ & (\dbus_d_i[27]~input_o\ & (\datapath|regnxt[31]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|regnxt[27]~83_combout\,
	datab => \dbus_d_i[27]~input_o\,
	datac => \datapath|regnxt[31]~0_combout\,
	datad => \datapath|mdu|loreg\(27),
	combout => \datapath|regnxt[27]~84_combout\);

-- Location: LCCOMB_X53_Y41_N22
\datapath|regnxt[27]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|regnxt[27]~85_combout\ = (\datapath|regnxt[31]~3_combout\ & ((\datapath|regnxt[27]~84_combout\))) # (!\datapath|regnxt[31]~3_combout\ & (\datapath|alu|Mux5~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|alu|Mux5~1_combout\,
	datac => \datapath|regnxt[31]~3_combout\,
	datad => \datapath|regnxt[27]~84_combout\,
	combout => \datapath|regnxt[27]~85_combout\);

-- Location: FF_X53_Y41_N13
\datapath|reg13[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[27]~85_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg13\(27));

-- Location: FF_X57_Y39_N3
\datapath|reg12[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[27]~85_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg12\(27));

-- Location: FF_X56_Y39_N3
\datapath|reg14[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[27]~85_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg14\(27));

-- Location: LCCOMB_X57_Y39_N2
\datapath|Mux36~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux36~17_combout\ = (\datapath|inst\(16) & (\datapath|inst\(17))) # (!\datapath|inst\(16) & ((\datapath|inst\(17) & ((\datapath|reg14\(27)))) # (!\datapath|inst\(17) & (\datapath|reg12\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg12\(27),
	datad => \datapath|reg14\(27),
	combout => \datapath|Mux36~17_combout\);

-- Location: LCCOMB_X53_Y41_N12
\datapath|Mux36~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux36~18_combout\ = (\datapath|inst\(16) & ((\datapath|Mux36~17_combout\ & (\datapath|reg15\(27))) # (!\datapath|Mux36~17_combout\ & ((\datapath|reg13\(27)))))) # (!\datapath|inst\(16) & (((\datapath|Mux36~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg15\(27),
	datab => \datapath|inst\(16),
	datac => \datapath|reg13\(27),
	datad => \datapath|Mux36~17_combout\,
	combout => \datapath|Mux36~18_combout\);

-- Location: FF_X56_Y40_N13
\datapath|reg10[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|regnxt[27]~85_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \datapath|reg_en\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|reg10\(27));

-- Location: LCCOMB_X57_Y41_N22
\datapath|Mux36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux36~0_combout\ = (\datapath|inst\(16) & ((\datapath|inst\(17)) # ((\datapath|reg9\(27))))) # (!\datapath|inst\(16) & (!\datapath|inst\(17) & (\datapath|reg8\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(16),
	datab => \datapath|inst\(17),
	datac => \datapath|reg8\(27),
	datad => \datapath|reg9\(27),
	combout => \datapath|Mux36~0_combout\);

-- Location: LCCOMB_X56_Y40_N12
\datapath|Mux36~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux36~1_combout\ = (\datapath|inst\(17) & ((\datapath|Mux36~0_combout\ & (\datapath|reg11\(27))) # (!\datapath|Mux36~0_combout\ & ((\datapath|reg10\(27)))))) # (!\datapath|inst\(17) & (((\datapath|Mux36~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|reg11\(27),
	datab => \datapath|inst\(17),
	datac => \datapath|reg10\(27),
	datad => \datapath|Mux36~0_combout\,
	combout => \datapath|Mux36~1_combout\);

-- Location: LCCOMB_X52_Y41_N24
\datapath|Mux36~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Mux36~19_combout\ = (\datapath|Mux36~16_combout\ & (((\datapath|Mux36~18_combout\)) # (!\datapath|Mux61~4_combout\))) # (!\datapath|Mux36~16_combout\ & (\datapath|Mux61~4_combout\ & ((\datapath|Mux36~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux36~16_combout\,
	datab => \datapath|Mux61~4_combout\,
	datac => \datapath|Mux36~18_combout\,
	datad => \datapath|Mux36~1_combout\,
	combout => \datapath|Mux36~19_combout\);

-- Location: LCCOMB_X52_Y41_N30
\datapath|mdu|Equal1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Equal1~8_combout\ = (!\datapath|Mux38~19_combout\ & (!\datapath|Mux36~19_combout\ & (!\datapath|Mux39~19_combout\ & !\datapath|Mux37~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux38~19_combout\,
	datab => \datapath|Mux36~19_combout\,
	datac => \datapath|Mux39~19_combout\,
	datad => \datapath|Mux37~19_combout\,
	combout => \datapath|mdu|Equal1~8_combout\);

-- Location: LCCOMB_X45_Y46_N24
\datapath|mdu|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Equal1~1_combout\ = (!\datapath|Mux56~19_combout\ & (!\datapath|Mux58~19_combout\ & (!\datapath|Mux57~25_combout\ & !\datapath|Mux59~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux56~19_combout\,
	datab => \datapath|Mux58~19_combout\,
	datac => \datapath|Mux57~25_combout\,
	datad => \datapath|Mux59~25_combout\,
	combout => \datapath|mdu|Equal1~1_combout\);

-- Location: LCCOMB_X48_Y43_N12
\datapath|mdu|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Equal1~2_combout\ = (!\datapath|Mux53~19_combout\ & (!\datapath|Mux52~19_combout\ & (!\datapath|Mux54~19_combout\ & !\datapath|Mux55~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux53~19_combout\,
	datab => \datapath|Mux52~19_combout\,
	datac => \datapath|Mux54~19_combout\,
	datad => \datapath|Mux55~25_combout\,
	combout => \datapath|mdu|Equal1~2_combout\);

-- Location: LCCOMB_X49_Y44_N16
\datapath|mdu|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Equal1~3_combout\ = (!\datapath|Mux51~19_combout\ & (!\datapath|Mux48~19_combout\ & (!\datapath|Mux49~19_combout\ & !\datapath|Mux50~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux51~19_combout\,
	datab => \datapath|Mux48~19_combout\,
	datac => \datapath|Mux49~19_combout\,
	datad => \datapath|Mux50~19_combout\,
	combout => \datapath|mdu|Equal1~3_combout\);

-- Location: LCCOMB_X45_Y46_N26
\datapath|mdu|Equal1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Equal1~4_combout\ = (\datapath|mdu|Equal1~0_combout\ & (\datapath|mdu|Equal1~1_combout\ & (\datapath|mdu|Equal1~2_combout\ & \datapath|mdu|Equal1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|Equal1~0_combout\,
	datab => \datapath|mdu|Equal1~1_combout\,
	datac => \datapath|mdu|Equal1~2_combout\,
	datad => \datapath|mdu|Equal1~3_combout\,
	combout => \datapath|mdu|Equal1~4_combout\);

-- Location: LCCOMB_X50_Y41_N10
\datapath|mdu|Equal1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Equal1~9_combout\ = (!\datapath|Mux35~19_combout\ & (!\datapath|Mux34~19_combout\ & (!\datapath|Mux33~19_combout\ & !\datapath|Mux32~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux35~19_combout\,
	datab => \datapath|Mux34~19_combout\,
	datac => \datapath|Mux33~19_combout\,
	datad => \datapath|Mux32~19_combout\,
	combout => \datapath|mdu|Equal1~9_combout\);

-- Location: LCCOMB_X50_Y41_N28
\datapath|mdu|Equal1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Equal1~10_combout\ = (\datapath|mdu|Equal1~7_combout\ & (\datapath|mdu|Equal1~8_combout\ & (\datapath|mdu|Equal1~4_combout\ & \datapath|mdu|Equal1~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|Equal1~7_combout\,
	datab => \datapath|mdu|Equal1~8_combout\,
	datac => \datapath|mdu|Equal1~4_combout\,
	datad => \datapath|mdu|Equal1~9_combout\,
	combout => \datapath|mdu|Equal1~10_combout\);

-- Location: LCCOMB_X50_Y43_N6
\datapath|mdu|Equal1~10_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Equal1~10_wirecell_combout\ = !\datapath|mdu|Equal1~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath|mdu|Equal1~10_combout\,
	combout => \datapath|mdu|Equal1~10_wirecell_combout\);

-- Location: LCCOMB_X42_Y43_N12
\datapath|mdu|ctr[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|ctr[4]~7_combout\ = (\datapath|mdu|busy~q\ & (!\datapath|mdu|Equal0~1_combout\)) # (!\datapath|mdu|busy~q\ & ((\controller|mdu_start~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|mdu|busy~q\,
	datac => \datapath|mdu|Equal0~1_combout\,
	datad => \controller|mdu_start~q\,
	combout => \datapath|mdu|ctr[4]~7_combout\);

-- Location: FF_X45_Y43_N25
\datapath|mdu|ctr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|ctr[1]~8_combout\,
	asdata => \datapath|mdu|Equal1~10_wirecell_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => \datapath|mdu|ALT_INV_busy~q\,
	ena => \datapath|mdu|ctr[4]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|ctr\(1));

-- Location: LCCOMB_X45_Y43_N26
\datapath|mdu|ctr[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|ctr[2]~10_combout\ = (\datapath|mdu|ctr\(2) & ((GND) # (!\datapath|mdu|ctr[1]~9\))) # (!\datapath|mdu|ctr\(2) & (\datapath|mdu|ctr[1]~9\ $ (GND)))
-- \datapath|mdu|ctr[2]~11\ = CARRY((\datapath|mdu|ctr\(2)) # (!\datapath|mdu|ctr[1]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|ctr\(2),
	datad => VCC,
	cin => \datapath|mdu|ctr[1]~9\,
	combout => \datapath|mdu|ctr[2]~10_combout\,
	cout => \datapath|mdu|ctr[2]~11\);

-- Location: FF_X45_Y43_N27
\datapath|mdu|ctr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|ctr[2]~10_combout\,
	asdata => \datapath|mdu|Equal1~10_wirecell_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => \datapath|mdu|ALT_INV_busy~q\,
	ena => \datapath|mdu|ctr[4]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|ctr\(2));

-- Location: FF_X45_Y43_N23
\datapath|mdu|ctr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|ctr[0]~5_combout\,
	asdata => \datapath|mdu|Equal1~10_wirecell_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => \datapath|mdu|ALT_INV_busy~q\,
	ena => \datapath|mdu|ctr[4]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|ctr\(0));

-- Location: LCCOMB_X45_Y43_N12
\datapath|mdu|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Equal0~0_combout\ = (!\datapath|mdu|ctr\(0) & !\datapath|mdu|ctr\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \datapath|mdu|ctr\(0),
	datad => \datapath|mdu|ctr\(1),
	combout => \datapath|mdu|Equal0~0_combout\);

-- Location: FF_X45_Y43_N29
\datapath|mdu|ctr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|mdu|ctr[3]~12_combout\,
	asdata => \datapath|mdu|Equal1~10_wirecell_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => \datapath|mdu|ALT_INV_busy~q\,
	ena => \datapath|mdu|ctr[4]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|mdu|ctr\(3));

-- Location: LCCOMB_X42_Y43_N26
\datapath|mdu|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|mdu|Equal0~1_combout\ = (!\datapath|mdu|ctr\(4) & (!\datapath|mdu|ctr\(2) & (\datapath|mdu|Equal0~0_combout\ & !\datapath|mdu|ctr\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|mdu|ctr\(4),
	datab => \datapath|mdu|ctr\(2),
	datac => \datapath|mdu|Equal0~0_combout\,
	datad => \datapath|mdu|ctr\(3),
	combout => \datapath|mdu|Equal0~1_combout\);

-- Location: LCCOMB_X49_Y49_N18
\controller|Mux50~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|Mux50~0_combout\ = (\datapath|inst\(2)) # ((\datapath|inst\(0) $ (\datapath|inst\(1))) # (!\datapath|inst\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(0),
	datab => \datapath|inst\(2),
	datac => \datapath|inst\(4),
	datad => \datapath|inst\(1),
	combout => \controller|Mux50~0_combout\);

-- Location: LCCOMB_X49_Y49_N20
\controller|Mux50~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|Mux50~1_combout\ = ((\controller|Mux50~0_combout\) # ((\datapath|mdu|busy~q\ & \datapath|mdu|Equal0~1_combout\))) # (!\controller|Mux82~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|Mux82~0_combout\,
	datab => \datapath|mdu|busy~q\,
	datac => \datapath|mdu|Equal0~1_combout\,
	datad => \controller|Mux50~0_combout\,
	combout => \controller|Mux50~1_combout\);

-- Location: LCCOMB_X48_Y49_N20
\controller|Mux80~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|Mux80~0_combout\ = (\controller|state\(0) & ((!\controller|Mux50~1_combout\) # (!\controller|state\(1)))) # (!\controller|state\(0) & (\controller|state\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|state\(0),
	datac => \controller|state\(1),
	datad => \controller|Mux50~1_combout\,
	combout => \controller|Mux80~0_combout\);

-- Location: FF_X48_Y49_N21
\controller|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \controller|Mux80~0_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller|state\(1));

-- Location: LCCOMB_X48_Y49_N26
\controller|Mux81~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|Mux81~0_combout\ = ((\controller|state\(1) & !\controller|Mux50~1_combout\)) # (!\controller|state\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller|state\(1),
	datac => \controller|state\(0),
	datad => \controller|Mux50~1_combout\,
	combout => \controller|Mux81~0_combout\);

-- Location: FF_X48_Y49_N27
\controller|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \controller|Mux81~0_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller|state\(0));

-- Location: FF_X47_Y49_N3
\controller|alu_l_sel_o\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \controller|alu_l_sel_o~feeder_combout\,
	asdata => VCC,
	sload => \controller|state\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller|alu_l_sel_o~q\);

-- Location: LCCOMB_X46_Y44_N8
\datapath|Selector31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector31~0_combout\ = (\controller|alu_l_sel_o~q\ & ((\datapath|pgc\(0)))) # (!\controller|alu_l_sel_o~q\ & (\datapath|Mux31~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux31~19_combout\,
	datac => \datapath|pgc\(0),
	datad => \controller|alu_l_sel_o~q\,
	combout => \datapath|Selector31~0_combout\);

-- Location: LCCOMB_X46_Y47_N18
\datapath|alu|alu_res~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|alu_res~64_combout\ = (\datapath|Selector31~0_combout\ & ((\controller|alu_r_sel_o~q\ & (\controller|ctrl_data_o\(0))) # (!\controller|alu_r_sel_o~q\ & ((\datapath|Mux63~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|alu_r_sel_o~q\,
	datab => \datapath|Selector31~0_combout\,
	datac => \controller|ctrl_data_o\(0),
	datad => \datapath|Mux63~25_combout\,
	combout => \datapath|alu|alu_res~64_combout\);

-- Location: LCCOMB_X46_Y47_N28
\datapath|alu|Mux32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux32~0_combout\ = (\datapath|alu|Mux27~1_combout\ & ((\datapath|alu|Add0~3_combout\) # ((\datapath|alu|Mux27~0_combout\)))) # (!\datapath|alu|Mux27~1_combout\ & (((\datapath|alu|alu_res~64_combout\ & !\datapath|alu|Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Add0~3_combout\,
	datab => \datapath|alu|alu_res~64_combout\,
	datac => \datapath|alu|Mux27~1_combout\,
	datad => \datapath|alu|Mux27~0_combout\,
	combout => \datapath|alu|Mux32~0_combout\);

-- Location: LCCOMB_X46_Y44_N4
\datapath|alu|Mux32~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux32~1_combout\ = (\datapath|alu|Mux27~0_combout\ & ((\datapath|Selector63~0_combout\ & ((!\datapath|Selector31~0_combout\) # (!\datapath|alu|Mux32~0_combout\))) # (!\datapath|Selector63~0_combout\ & ((\datapath|Selector31~0_combout\))))) # 
-- (!\datapath|alu|Mux27~0_combout\ & (((\datapath|alu|Mux32~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector63~0_combout\,
	datab => \datapath|alu|Mux32~0_combout\,
	datac => \datapath|Selector31~0_combout\,
	datad => \datapath|alu|Mux27~0_combout\,
	combout => \datapath|alu|Mux32~1_combout\);

-- Location: FF_X46_Y44_N9
\datapath|pgc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|alu|Mux32~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|pgcen~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pgc\(0));

-- Location: LCCOMB_X50_Y43_N22
\datapath|alu|alu_res~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|alu_res~65_combout\ = (\datapath|Selector29~0_combout\ & ((\controller|alu_r_sel_o~q\ & ((\controller|ctrl_data_o\(2)))) # (!\controller|alu_r_sel_o~q\ & (\datapath|Mux61~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector29~0_combout\,
	datab => \datapath|Mux61~24_combout\,
	datac => \controller|alu_r_sel_o~q\,
	datad => \controller|ctrl_data_o\(2),
	combout => \datapath|alu|alu_res~65_combout\);

-- Location: LCCOMB_X50_Y43_N24
\datapath|alu|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux30~0_combout\ = (\datapath|alu|Mux27~0_combout\ & (((\datapath|alu|Mux27~1_combout\)))) # (!\datapath|alu|Mux27~0_combout\ & ((\datapath|alu|Mux27~1_combout\ & (\datapath|alu|Add0~9_combout\)) # (!\datapath|alu|Mux27~1_combout\ & 
-- ((\datapath|alu|alu_res~65_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Mux27~0_combout\,
	datab => \datapath|alu|Add0~9_combout\,
	datac => \datapath|alu|alu_res~65_combout\,
	datad => \datapath|alu|Mux27~1_combout\,
	combout => \datapath|alu|Mux30~0_combout\);

-- Location: LCCOMB_X50_Y43_N26
\datapath|Selector61~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector61~0_combout\ = (\controller|alu_r_sel_o~q\ & ((\controller|ctrl_data_o\(2)))) # (!\controller|alu_r_sel_o~q\ & (\datapath|Mux61~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|Mux61~24_combout\,
	datac => \controller|alu_r_sel_o~q\,
	datad => \controller|ctrl_data_o\(2),
	combout => \datapath|Selector61~0_combout\);

-- Location: LCCOMB_X50_Y43_N4
\datapath|alu|Mux30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux30~1_combout\ = (\datapath|alu|Mux27~0_combout\ & ((\datapath|Selector29~0_combout\ & ((!\datapath|Selector61~0_combout\) # (!\datapath|alu|Mux30~0_combout\))) # (!\datapath|Selector29~0_combout\ & ((\datapath|Selector61~0_combout\))))) # 
-- (!\datapath|alu|Mux27~0_combout\ & (((\datapath|alu|Mux30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector29~0_combout\,
	datab => \datapath|alu|Mux30~0_combout\,
	datac => \datapath|Selector61~0_combout\,
	datad => \datapath|alu|Mux27~0_combout\,
	combout => \datapath|alu|Mux30~1_combout\);

-- Location: FF_X49_Y45_N1
\datapath|pgc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|alu|Mux30~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|pgcen~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pgc\(2));

-- Location: FF_X48_Y42_N11
\datapath|pgc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Mux26~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \controller|pgcen~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pgc\(6));

-- Location: LCCOMB_X46_Y47_N30
\datapath|alu|alu_res~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|alu_res~84_combout\ = \datapath|Selector22~0_combout\ $ (((\controller|alu_r_sel_o~q\ & ((\controller|ctrl_data_o\(9)))) # (!\controller|alu_r_sel_o~q\ & (\datapath|Mux54~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector22~0_combout\,
	datab => \datapath|Mux54~19_combout\,
	datac => \controller|alu_r_sel_o~q\,
	datad => \controller|ctrl_data_o\(9),
	combout => \datapath|alu|alu_res~84_combout\);

-- Location: LCCOMB_X46_Y47_N2
\datapath|alu|Mux23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux23~1_combout\ = (\datapath|alu|Mux23~0_combout\ & (((\datapath|alu|alu_res~84_combout\)) # (!\datapath|alu|Mux27~1_combout\))) # (!\datapath|alu|Mux23~0_combout\ & (\datapath|alu|Mux27~1_combout\ & ((\datapath|alu|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Mux23~0_combout\,
	datab => \datapath|alu|Mux27~1_combout\,
	datac => \datapath|alu|alu_res~84_combout\,
	datad => \datapath|alu|Add0~30_combout\,
	combout => \datapath|alu|Mux23~1_combout\);

-- Location: FF_X46_Y47_N3
\datapath|pgc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Mux23~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \controller|pgcen~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pgc\(9));

-- Location: LCCOMB_X45_Y48_N0
\datapath|Selector51~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector51~0_combout\ = (\controller|alu_r_sel_o~q\ & ((\controller|ctrl_data_o\(12)))) # (!\controller|alu_r_sel_o~q\ & (\datapath|Mux51~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|alu_r_sel_o~q\,
	datab => \datapath|Mux51~19_combout\,
	datad => \controller|ctrl_data_o\(12),
	combout => \datapath|Selector51~0_combout\);

-- Location: LCCOMB_X49_Y45_N10
\datapath|Selector19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector19~0_combout\ = (\controller|alu_l_sel_o~q\ & (\datapath|pgc\(12))) # (!\controller|alu_l_sel_o~q\ & ((\datapath|Mux19~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|alu_l_sel_o~q\,
	datac => \datapath|pgc\(12),
	datad => \datapath|Mux19~19_combout\,
	combout => \datapath|Selector19~0_combout\);

-- Location: LCCOMB_X45_Y48_N2
\datapath|alu|alu_res~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|alu_res~70_combout\ = (\datapath|Selector19~0_combout\ & ((\controller|alu_r_sel_o~q\ & (\controller|ctrl_data_o\(12))) # (!\controller|alu_r_sel_o~q\ & ((\datapath|Mux51~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|alu_r_sel_o~q\,
	datab => \controller|ctrl_data_o\(12),
	datac => \datapath|Selector19~0_combout\,
	datad => \datapath|Mux51~19_combout\,
	combout => \datapath|alu|alu_res~70_combout\);

-- Location: LCCOMB_X45_Y48_N28
\datapath|alu|Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux20~0_combout\ = (\datapath|alu|Mux27~1_combout\ & ((\datapath|alu|Add0~39_combout\) # ((\datapath|alu|Mux27~0_combout\)))) # (!\datapath|alu|Mux27~1_combout\ & (((!\datapath|alu|Mux27~0_combout\ & \datapath|alu|alu_res~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Add0~39_combout\,
	datab => \datapath|alu|Mux27~1_combout\,
	datac => \datapath|alu|Mux27~0_combout\,
	datad => \datapath|alu|alu_res~70_combout\,
	combout => \datapath|alu|Mux20~0_combout\);

-- Location: LCCOMB_X45_Y48_N4
\datapath|alu|Mux20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux20~1_combout\ = (\datapath|alu|Mux27~0_combout\ & ((\datapath|Selector51~0_combout\ & ((!\datapath|alu|Mux20~0_combout\) # (!\datapath|Selector19~0_combout\))) # (!\datapath|Selector51~0_combout\ & (\datapath|Selector19~0_combout\)))) # 
-- (!\datapath|alu|Mux27~0_combout\ & (((\datapath|alu|Mux20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Mux27~0_combout\,
	datab => \datapath|Selector51~0_combout\,
	datac => \datapath|Selector19~0_combout\,
	datad => \datapath|alu|Mux20~0_combout\,
	combout => \datapath|alu|Mux20~1_combout\);

-- Location: FF_X49_Y45_N11
\datapath|pgc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|alu|Mux20~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|pgcen~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pgc\(12));

-- Location: FF_X48_Y44_N23
\datapath|pgc[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Mux15~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \controller|pgcen~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pgc\(17));

-- Location: LCCOMB_X46_Y46_N10
\datapath|Selector12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector12~0_combout\ = (\controller|alu_l_sel_o~q\ & ((\datapath|pgc\(19)))) # (!\controller|alu_l_sel_o~q\ & (\datapath|Mux12~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|alu_l_sel_o~q\,
	datab => \datapath|Mux12~19_combout\,
	datac => \datapath|pgc\(19),
	combout => \datapath|Selector12~0_combout\);

-- Location: LCCOMB_X46_Y46_N14
\datapath|alu|alu_res~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|alu_res~89_combout\ = \datapath|Selector12~0_combout\ $ (((\controller|alu_r_sel_o~q\ & ((\controller|ctrl_data_o\(19)))) # (!\controller|alu_r_sel_o~q\ & (\datapath|Mux44~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux44~19_combout\,
	datab => \controller|ctrl_data_o\(19),
	datac => \controller|alu_r_sel_o~q\,
	datad => \datapath|Selector12~0_combout\,
	combout => \datapath|alu|alu_res~89_combout\);

-- Location: LCCOMB_X46_Y46_N18
\datapath|Selector44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector44~0_combout\ = (\controller|alu_r_sel_o~q\ & ((\controller|ctrl_data_o\(19)))) # (!\controller|alu_r_sel_o~q\ & (\datapath|Mux44~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux44~19_combout\,
	datac => \controller|alu_r_sel_o~q\,
	datad => \controller|ctrl_data_o\(19),
	combout => \datapath|Selector44~0_combout\);

-- Location: LCCOMB_X46_Y46_N12
\datapath|alu|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux13~0_combout\ = (\datapath|Selector12~0_combout\ & ((\datapath|alu|Mux27~0_combout\) # ((\datapath|Selector44~0_combout\ & !\datapath|alu|Mux27~1_combout\)))) # (!\datapath|Selector12~0_combout\ & (\datapath|alu|Mux27~0_combout\ & 
-- ((\datapath|Selector44~0_combout\) # (\datapath|alu|Mux27~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector12~0_combout\,
	datab => \datapath|Selector44~0_combout\,
	datac => \datapath|alu|Mux27~0_combout\,
	datad => \datapath|alu|Mux27~1_combout\,
	combout => \datapath|alu|Mux13~0_combout\);

-- Location: LCCOMB_X46_Y46_N16
\datapath|alu|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux13~1_combout\ = (\datapath|alu|Mux27~1_combout\ & ((\datapath|alu|Mux13~0_combout\ & (\datapath|alu|alu_res~89_combout\)) # (!\datapath|alu|Mux13~0_combout\ & ((\datapath|alu|Add0~60_combout\))))) # (!\datapath|alu|Mux27~1_combout\ & 
-- (((\datapath|alu|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Mux27~1_combout\,
	datab => \datapath|alu|alu_res~89_combout\,
	datac => \datapath|alu|Add0~60_combout\,
	datad => \datapath|alu|Mux13~0_combout\,
	combout => \datapath|alu|Mux13~1_combout\);

-- Location: FF_X46_Y46_N11
\datapath|pgc[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|alu|Mux13~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|pgcen~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pgc\(19));

-- Location: LCCOMB_X47_Y41_N24
\datapath|Selector37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector37~0_combout\ = (\controller|alu_r_sel_o~q\ & ((\controller|ctrl_data_o\(26)))) # (!\controller|alu_r_sel_o~q\ & (\datapath|Mux37~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|alu_r_sel_o~q\,
	datac => \datapath|Mux37~19_combout\,
	datad => \controller|ctrl_data_o\(26),
	combout => \datapath|Selector37~0_combout\);

-- Location: LCCOMB_X47_Y41_N26
\datapath|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector5~0_combout\ = (\controller|alu_l_sel_o~q\ & ((\datapath|pgc\(26)))) # (!\controller|alu_l_sel_o~q\ & (\datapath|Mux5~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|alu_l_sel_o~q\,
	datab => \datapath|Mux5~19_combout\,
	datac => \datapath|pgc\(26),
	combout => \datapath|Selector5~0_combout\);

-- Location: LCCOMB_X47_Y41_N4
\datapath|alu|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux6~1_combout\ = (\datapath|alu|Mux27~0_combout\ & ((\datapath|Selector37~0_combout\ & ((!\datapath|Selector5~0_combout\) # (!\datapath|alu|Mux6~0_combout\))) # (!\datapath|Selector37~0_combout\ & ((\datapath|Selector5~0_combout\))))) # 
-- (!\datapath|alu|Mux27~0_combout\ & (\datapath|alu|Mux6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Mux6~0_combout\,
	datab => \datapath|Selector37~0_combout\,
	datac => \datapath|Selector5~0_combout\,
	datad => \datapath|alu|Mux27~0_combout\,
	combout => \datapath|alu|Mux6~1_combout\);

-- Location: FF_X47_Y41_N27
\datapath|pgc[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|alu|Mux6~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|pgcen~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pgc\(26));

-- Location: LCCOMB_X47_Y43_N18
\datapath|alu|alu_res~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|alu_res~78_combout\ = (\datapath|Selector3~0_combout\ & ((\controller|alu_r_sel_o~q\ & (\controller|ctrl_data_o\(28))) # (!\controller|alu_r_sel_o~q\ & ((\datapath|Mux35~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector3~0_combout\,
	datab => \controller|alu_r_sel_o~q\,
	datac => \controller|ctrl_data_o\(28),
	datad => \datapath|Mux35~19_combout\,
	combout => \datapath|alu|alu_res~78_combout\);

-- Location: LCCOMB_X47_Y43_N12
\datapath|alu|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux4~0_combout\ = (\datapath|alu|Mux27~0_combout\ & (((\datapath|alu|Mux27~1_combout\)))) # (!\datapath|alu|Mux27~0_combout\ & ((\datapath|alu|Mux27~1_combout\ & (\datapath|alu|Add0~87_combout\)) # (!\datapath|alu|Mux27~1_combout\ & 
-- ((\datapath|alu|alu_res~78_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|alu|Add0~87_combout\,
	datab => \datapath|alu|alu_res~78_combout\,
	datac => \datapath|alu|Mux27~0_combout\,
	datad => \datapath|alu|Mux27~1_combout\,
	combout => \datapath|alu|Mux4~0_combout\);

-- Location: LCCOMB_X47_Y43_N10
\datapath|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|Selector3~0_combout\ = (\controller|alu_l_sel_o~q\ & ((\datapath|pgc\(28)))) # (!\controller|alu_l_sel_o~q\ & (\datapath|Mux3~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Mux3~19_combout\,
	datac => \datapath|pgc\(28),
	datad => \controller|alu_l_sel_o~q\,
	combout => \datapath|Selector3~0_combout\);

-- Location: LCCOMB_X47_Y43_N16
\datapath|alu|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|alu|Mux4~1_combout\ = (\datapath|alu|Mux27~0_combout\ & ((\datapath|Selector35~0_combout\ & ((!\datapath|Selector3~0_combout\) # (!\datapath|alu|Mux4~0_combout\))) # (!\datapath|Selector35~0_combout\ & ((\datapath|Selector3~0_combout\))))) # 
-- (!\datapath|alu|Mux27~0_combout\ & (((\datapath|alu|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|Selector35~0_combout\,
	datab => \datapath|alu|Mux4~0_combout\,
	datac => \datapath|alu|Mux27~0_combout\,
	datad => \datapath|Selector3~0_combout\,
	combout => \datapath|alu|Mux4~1_combout\);

-- Location: FF_X47_Y43_N11
\datapath|pgc[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|alu|Mux4~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|pgcen~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|pgc\(28));

-- Location: LCCOMB_X48_Y49_N6
\controller|Mux86~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|Mux86~0_combout\ = (!\datapath|inst\(30) & \controller|state\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \datapath|inst\(30),
	datad => \controller|state\(1),
	combout => \controller|Mux86~0_combout\);

-- Location: LCCOMB_X48_Y49_N16
\controller|Mux84~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|Mux84~1_combout\ = (\controller|Mux84~0_combout\ & (\datapath|inst\(27) & (!\datapath|inst\(28) & \controller|Mux86~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|Mux84~0_combout\,
	datab => \datapath|inst\(27),
	datac => \datapath|inst\(28),
	datad => \controller|Mux86~0_combout\,
	combout => \controller|Mux84~1_combout\);

-- Location: LCCOMB_X48_Y49_N22
\controller|Mux88~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|Mux88~0_combout\ = (\controller|Mux84~1_combout\ & !\controller|state\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller|Mux84~1_combout\,
	datac => \controller|state\(0),
	combout => \controller|Mux88~0_combout\);

-- Location: FF_X48_Y49_N23
\controller|daddren\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \controller|Mux88~0_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller|daddren~q\);

-- Location: FF_X46_Y44_N5
\datapath|daddr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Mux32~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \controller|daddren~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|daddr\(0));

-- Location: FF_X46_Y46_N7
\datapath|daddr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|alu|Mux31~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|daddren~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|daddr\(1));

-- Location: FF_X50_Y43_N5
\datapath|daddr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Mux30~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \controller|daddren~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|daddr\(2));

-- Location: FF_X47_Y46_N3
\datapath|daddr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Mux29~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \controller|daddren~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|daddr\(3));

-- Location: FF_X48_Y40_N25
\datapath|daddr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|alu|Mux28~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|daddren~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|daddr\(4));

-- Location: FF_X45_Y46_N29
\datapath|daddr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Mux27~3_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \controller|daddren~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|daddr\(5));

-- Location: LCCOMB_X48_Y40_N26
\datapath|daddr[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|daddr[6]~feeder_combout\ = \datapath|alu|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath|alu|Mux26~1_combout\,
	combout => \datapath|daddr[6]~feeder_combout\);

-- Location: FF_X48_Y40_N27
\datapath|daddr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|daddr[6]~feeder_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \controller|daddren~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|daddr\(6));

-- Location: FF_X45_Y46_N23
\datapath|daddr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Mux25~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \controller|daddren~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|daddr\(7));

-- Location: FF_X48_Y40_N29
\datapath|daddr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|alu|Mux24~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|daddren~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|daddr\(8));

-- Location: FF_X48_Y40_N7
\datapath|daddr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|alu|Mux23~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|daddren~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|daddr\(9));

-- Location: FF_X48_Y45_N5
\datapath|daddr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Mux22~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \controller|daddren~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|daddr\(10));

-- Location: FF_X48_Y45_N31
\datapath|daddr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Mux21~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \controller|daddren~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|daddr\(11));

-- Location: FF_X45_Y48_N5
\datapath|daddr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Mux20~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \controller|daddren~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|daddr\(12));

-- Location: FF_X45_Y48_N31
\datapath|daddr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Mux19~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \controller|daddren~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|daddr\(13));

-- Location: LCCOMB_X48_Y40_N16
\datapath|daddr[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|daddr[14]~feeder_combout\ = \datapath|alu|Mux18~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath|alu|Mux18~1_combout\,
	combout => \datapath|daddr[14]~feeder_combout\);

-- Location: FF_X48_Y40_N17
\datapath|daddr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|daddr[14]~feeder_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \controller|daddren~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|daddr\(14));

-- Location: FF_X47_Y43_N29
\datapath|daddr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Mux17~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \controller|daddren~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|daddr\(15));

-- Location: FF_X47_Y43_N23
\datapath|daddr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Mux16~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \controller|daddren~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|daddr\(16));

-- Location: LCCOMB_X48_Y40_N18
\datapath|daddr[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|daddr[17]~feeder_combout\ = \datapath|alu|Mux15~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath|alu|Mux15~1_combout\,
	combout => \datapath|daddr[17]~feeder_combout\);

-- Location: FF_X48_Y40_N19
\datapath|daddr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|daddr[17]~feeder_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \controller|daddren~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|daddr\(17));

-- Location: FF_X48_Y40_N13
\datapath|daddr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|alu|Mux14~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|daddren~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|daddr\(18));

-- Location: FF_X46_Y46_N17
\datapath|daddr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Mux13~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \controller|daddren~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|daddr\(19));

-- Location: FF_X46_Y46_N27
\datapath|daddr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Mux12~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \controller|daddren~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|daddr\(20));

-- Location: FF_X47_Y42_N29
\datapath|daddr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Mux11~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \controller|daddren~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|daddr\(21));

-- Location: FF_X47_Y42_N15
\datapath|daddr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|alu|Mux10~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|daddren~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|daddr\(22));

-- Location: LCCOMB_X46_Y41_N4
\datapath|daddr[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|daddr[23]~feeder_combout\ = \datapath|alu|Mux9~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath|alu|Mux9~1_combout\,
	combout => \datapath|daddr[23]~feeder_combout\);

-- Location: FF_X46_Y41_N5
\datapath|daddr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|daddr[23]~feeder_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \controller|daddren~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|daddr\(23));

-- Location: FF_X47_Y47_N29
\datapath|daddr[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Mux8~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \controller|daddren~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|daddr\(24));

-- Location: FF_X47_Y47_N15
\datapath|daddr[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Mux7~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \controller|daddren~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|daddr\(25));

-- Location: FF_X47_Y41_N5
\datapath|daddr[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Mux6~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \controller|daddren~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|daddr\(26));

-- Location: FF_X46_Y44_N23
\datapath|daddr[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Mux5~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \controller|daddren~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|daddr\(27));

-- Location: FF_X47_Y43_N17
\datapath|daddr[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Mux4~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \controller|daddren~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|daddr\(28));

-- Location: FF_X46_Y41_N23
\datapath|daddr[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \datapath|alu|Mux3~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	sload => VCC,
	ena => \controller|daddren~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|daddr\(29));

-- Location: LCCOMB_X48_Y40_N14
\datapath|daddr[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \datapath|daddr[30]~feeder_combout\ = \datapath|alu|Mux2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \datapath|alu|Mux2~1_combout\,
	combout => \datapath|daddr[30]~feeder_combout\);

-- Location: FF_X48_Y40_N15
\datapath|daddr[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|daddr[30]~feeder_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \controller|daddren~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|daddr\(30));

-- Location: FF_X46_Y44_N25
\datapath|daddr[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \datapath|alu|Mux1~1_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	ena => \controller|daddren~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \datapath|daddr\(31));

-- Location: LCCOMB_X48_Y49_N10
\controller|Mux84~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|Mux84~2_combout\ = (\controller|Mux84~1_combout\ & (\controller|state\(0) & \datapath|inst\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller|Mux84~1_combout\,
	datac => \controller|state\(0),
	datad => \datapath|inst\(29),
	combout => \controller|Mux84~2_combout\);

-- Location: FF_X48_Y49_N11
\controller|dbus_we_o\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \controller|Mux84~2_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller|dbus_we_o~q\);

-- Location: LCCOMB_X49_Y49_N0
\controller|Mux82~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|Mux82~1_combout\ = (\controller|state\(0) & (\controller|state\(1) & (\datapath|inst\(2) & !\datapath|inst\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|state\(0),
	datab => \controller|state\(1),
	datac => \datapath|inst\(2),
	datad => \datapath|inst\(1),
	combout => \controller|Mux82~1_combout\);

-- Location: LCCOMB_X49_Y49_N16
\controller|Mux82~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|Mux82~0_combout\ = (!\datapath|inst\(5) & (\controller|Mux48~0_combout\ & (\datapath|inst\(3) & \controller|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(5),
	datab => \controller|Mux48~0_combout\,
	datac => \datapath|inst\(3),
	datad => \controller|Equal1~0_combout\,
	combout => \controller|Mux82~0_combout\);

-- Location: LCCOMB_X49_Y49_N24
\controller|Mux82~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \controller|Mux82~2_combout\ = (!\datapath|inst\(0) & (\controller|Mux82~1_combout\ & (\controller|Mux82~0_combout\ & !\datapath|inst\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \datapath|inst\(0),
	datab => \controller|Mux82~1_combout\,
	datac => \controller|Mux82~0_combout\,
	datad => \datapath|inst\(4),
	combout => \controller|Mux82~2_combout\);

-- Location: FF_X49_Y49_N25
\controller|int0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \controller|Mux82~2_combout\,
	clrn => \resetn~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \controller|int0~q\);

ww_ibus_a_o(0) <= \ibus_a_o[0]~output_o\;

ww_ibus_a_o(1) <= \ibus_a_o[1]~output_o\;

ww_ibus_a_o(2) <= \ibus_a_o[2]~output_o\;

ww_ibus_a_o(3) <= \ibus_a_o[3]~output_o\;

ww_ibus_a_o(4) <= \ibus_a_o[4]~output_o\;

ww_ibus_a_o(5) <= \ibus_a_o[5]~output_o\;

ww_ibus_a_o(6) <= \ibus_a_o[6]~output_o\;

ww_ibus_a_o(7) <= \ibus_a_o[7]~output_o\;

ww_ibus_a_o(8) <= \ibus_a_o[8]~output_o\;

ww_ibus_a_o(9) <= \ibus_a_o[9]~output_o\;

ww_ibus_a_o(10) <= \ibus_a_o[10]~output_o\;

ww_ibus_a_o(11) <= \ibus_a_o[11]~output_o\;

ww_ibus_a_o(12) <= \ibus_a_o[12]~output_o\;

ww_ibus_a_o(13) <= \ibus_a_o[13]~output_o\;

ww_ibus_a_o(14) <= \ibus_a_o[14]~output_o\;

ww_ibus_a_o(15) <= \ibus_a_o[15]~output_o\;

ww_ibus_a_o(16) <= \ibus_a_o[16]~output_o\;

ww_ibus_a_o(17) <= \ibus_a_o[17]~output_o\;

ww_ibus_a_o(18) <= \ibus_a_o[18]~output_o\;

ww_ibus_a_o(19) <= \ibus_a_o[19]~output_o\;

ww_ibus_a_o(20) <= \ibus_a_o[20]~output_o\;

ww_ibus_a_o(21) <= \ibus_a_o[21]~output_o\;

ww_ibus_a_o(22) <= \ibus_a_o[22]~output_o\;

ww_ibus_a_o(23) <= \ibus_a_o[23]~output_o\;

ww_ibus_a_o(24) <= \ibus_a_o[24]~output_o\;

ww_ibus_a_o(25) <= \ibus_a_o[25]~output_o\;

ww_ibus_a_o(26) <= \ibus_a_o[26]~output_o\;

ww_ibus_a_o(27) <= \ibus_a_o[27]~output_o\;

ww_ibus_a_o(28) <= \ibus_a_o[28]~output_o\;

ww_ibus_a_o(29) <= \ibus_a_o[29]~output_o\;

ww_ibus_a_o(30) <= \ibus_a_o[30]~output_o\;

ww_ibus_a_o(31) <= \ibus_a_o[31]~output_o\;

ww_dbus_a_o(0) <= \dbus_a_o[0]~output_o\;

ww_dbus_a_o(1) <= \dbus_a_o[1]~output_o\;

ww_dbus_a_o(2) <= \dbus_a_o[2]~output_o\;

ww_dbus_a_o(3) <= \dbus_a_o[3]~output_o\;

ww_dbus_a_o(4) <= \dbus_a_o[4]~output_o\;

ww_dbus_a_o(5) <= \dbus_a_o[5]~output_o\;

ww_dbus_a_o(6) <= \dbus_a_o[6]~output_o\;

ww_dbus_a_o(7) <= \dbus_a_o[7]~output_o\;

ww_dbus_a_o(8) <= \dbus_a_o[8]~output_o\;

ww_dbus_a_o(9) <= \dbus_a_o[9]~output_o\;

ww_dbus_a_o(10) <= \dbus_a_o[10]~output_o\;

ww_dbus_a_o(11) <= \dbus_a_o[11]~output_o\;

ww_dbus_a_o(12) <= \dbus_a_o[12]~output_o\;

ww_dbus_a_o(13) <= \dbus_a_o[13]~output_o\;

ww_dbus_a_o(14) <= \dbus_a_o[14]~output_o\;

ww_dbus_a_o(15) <= \dbus_a_o[15]~output_o\;

ww_dbus_a_o(16) <= \dbus_a_o[16]~output_o\;

ww_dbus_a_o(17) <= \dbus_a_o[17]~output_o\;

ww_dbus_a_o(18) <= \dbus_a_o[18]~output_o\;

ww_dbus_a_o(19) <= \dbus_a_o[19]~output_o\;

ww_dbus_a_o(20) <= \dbus_a_o[20]~output_o\;

ww_dbus_a_o(21) <= \dbus_a_o[21]~output_o\;

ww_dbus_a_o(22) <= \dbus_a_o[22]~output_o\;

ww_dbus_a_o(23) <= \dbus_a_o[23]~output_o\;

ww_dbus_a_o(24) <= \dbus_a_o[24]~output_o\;

ww_dbus_a_o(25) <= \dbus_a_o[25]~output_o\;

ww_dbus_a_o(26) <= \dbus_a_o[26]~output_o\;

ww_dbus_a_o(27) <= \dbus_a_o[27]~output_o\;

ww_dbus_a_o(28) <= \dbus_a_o[28]~output_o\;

ww_dbus_a_o(29) <= \dbus_a_o[29]~output_o\;

ww_dbus_a_o(30) <= \dbus_a_o[30]~output_o\;

ww_dbus_a_o(31) <= \dbus_a_o[31]~output_o\;

ww_dbus_d_o(0) <= \dbus_d_o[0]~output_o\;

ww_dbus_d_o(1) <= \dbus_d_o[1]~output_o\;

ww_dbus_d_o(2) <= \dbus_d_o[2]~output_o\;

ww_dbus_d_o(3) <= \dbus_d_o[3]~output_o\;

ww_dbus_d_o(4) <= \dbus_d_o[4]~output_o\;

ww_dbus_d_o(5) <= \dbus_d_o[5]~output_o\;

ww_dbus_d_o(6) <= \dbus_d_o[6]~output_o\;

ww_dbus_d_o(7) <= \dbus_d_o[7]~output_o\;

ww_dbus_d_o(8) <= \dbus_d_o[8]~output_o\;

ww_dbus_d_o(9) <= \dbus_d_o[9]~output_o\;

ww_dbus_d_o(10) <= \dbus_d_o[10]~output_o\;

ww_dbus_d_o(11) <= \dbus_d_o[11]~output_o\;

ww_dbus_d_o(12) <= \dbus_d_o[12]~output_o\;

ww_dbus_d_o(13) <= \dbus_d_o[13]~output_o\;

ww_dbus_d_o(14) <= \dbus_d_o[14]~output_o\;

ww_dbus_d_o(15) <= \dbus_d_o[15]~output_o\;

ww_dbus_d_o(16) <= \dbus_d_o[16]~output_o\;

ww_dbus_d_o(17) <= \dbus_d_o[17]~output_o\;

ww_dbus_d_o(18) <= \dbus_d_o[18]~output_o\;

ww_dbus_d_o(19) <= \dbus_d_o[19]~output_o\;

ww_dbus_d_o(20) <= \dbus_d_o[20]~output_o\;

ww_dbus_d_o(21) <= \dbus_d_o[21]~output_o\;

ww_dbus_d_o(22) <= \dbus_d_o[22]~output_o\;

ww_dbus_d_o(23) <= \dbus_d_o[23]~output_o\;

ww_dbus_d_o(24) <= \dbus_d_o[24]~output_o\;

ww_dbus_d_o(25) <= \dbus_d_o[25]~output_o\;

ww_dbus_d_o(26) <= \dbus_d_o[26]~output_o\;

ww_dbus_d_o(27) <= \dbus_d_o[27]~output_o\;

ww_dbus_d_o(28) <= \dbus_d_o[28]~output_o\;

ww_dbus_d_o(29) <= \dbus_d_o[29]~output_o\;

ww_dbus_d_o(30) <= \dbus_d_o[30]~output_o\;

ww_dbus_d_o(31) <= \dbus_d_o[31]~output_o\;

ww_dbus_we_o <= \dbus_we_o~output_o\;

ww_int0 <= \int0~output_o\;
END structure;


