|DataMemory
CLK => memory[0][0].CLK
CLK => memory[0][1].CLK
CLK => memory[0][2].CLK
CLK => memory[0][3].CLK
CLK => memory[0][4].CLK
CLK => memory[0][5].CLK
CLK => memory[0][6].CLK
CLK => memory[0][7].CLK
CLK => memory[1][0].CLK
CLK => memory[1][1].CLK
CLK => memory[1][2].CLK
CLK => memory[1][3].CLK
CLK => memory[1][4].CLK
CLK => memory[1][5].CLK
CLK => memory[1][6].CLK
CLK => memory[1][7].CLK
CLK => memory[2][0].CLK
CLK => memory[2][1].CLK
CLK => memory[2][2].CLK
CLK => memory[2][3].CLK
CLK => memory[2][4].CLK
CLK => memory[2][5].CLK
CLK => memory[2][6].CLK
CLK => memory[2][7].CLK
CLK => memory[3][0].CLK
CLK => memory[3][1].CLK
CLK => memory[3][2].CLK
CLK => memory[3][3].CLK
CLK => memory[3][4].CLK
CLK => memory[3][5].CLK
CLK => memory[3][6].CLK
CLK => memory[3][7].CLK
CLK => memory[4][0].CLK
CLK => memory[4][1].CLK
CLK => memory[4][2].CLK
CLK => memory[4][3].CLK
CLK => memory[4][4].CLK
CLK => memory[4][5].CLK
CLK => memory[4][6].CLK
CLK => memory[4][7].CLK
CLK => memory[5][0].CLK
CLK => memory[5][1].CLK
CLK => memory[5][2].CLK
CLK => memory[5][3].CLK
CLK => memory[5][4].CLK
CLK => memory[5][5].CLK
CLK => memory[5][6].CLK
CLK => memory[5][7].CLK
CLK => memory[6][0].CLK
CLK => memory[6][1].CLK
CLK => memory[6][2].CLK
CLK => memory[6][3].CLK
CLK => memory[6][4].CLK
CLK => memory[6][5].CLK
CLK => memory[6][6].CLK
CLK => memory[6][7].CLK
CLK => memory[7][0].CLK
CLK => memory[7][1].CLK
CLK => memory[7][2].CLK
CLK => memory[7][3].CLK
CLK => memory[7][4].CLK
CLK => memory[7][5].CLK
CLK => memory[7][6].CLK
CLK => memory[7][7].CLK
WE => memory[0][0].ENA
WE => memory[0][1].ENA
WE => memory[0][2].ENA
WE => memory[0][3].ENA
WE => memory[0][4].ENA
WE => memory[0][5].ENA
WE => memory[0][6].ENA
WE => memory[0][7].ENA
WE => memory[1][0].ENA
WE => memory[1][1].ENA
WE => memory[1][2].ENA
WE => memory[1][3].ENA
WE => memory[1][4].ENA
WE => memory[1][5].ENA
WE => memory[1][6].ENA
WE => memory[1][7].ENA
WE => memory[2][0].ENA
WE => memory[2][1].ENA
WE => memory[2][2].ENA
WE => memory[2][3].ENA
WE => memory[2][4].ENA
WE => memory[2][5].ENA
WE => memory[2][6].ENA
WE => memory[2][7].ENA
WE => memory[3][0].ENA
WE => memory[3][1].ENA
WE => memory[3][2].ENA
WE => memory[3][3].ENA
WE => memory[3][4].ENA
WE => memory[3][5].ENA
WE => memory[3][6].ENA
WE => memory[3][7].ENA
WE => memory[4][0].ENA
WE => memory[4][1].ENA
WE => memory[4][2].ENA
WE => memory[4][3].ENA
WE => memory[4][4].ENA
WE => memory[4][5].ENA
WE => memory[4][6].ENA
WE => memory[4][7].ENA
WE => memory[5][0].ENA
WE => memory[5][1].ENA
WE => memory[5][2].ENA
WE => memory[5][3].ENA
WE => memory[5][4].ENA
WE => memory[5][5].ENA
WE => memory[5][6].ENA
WE => memory[5][7].ENA
WE => memory[6][0].ENA
WE => memory[6][1].ENA
WE => memory[6][2].ENA
WE => memory[6][3].ENA
WE => memory[6][4].ENA
WE => memory[6][5].ENA
WE => memory[6][6].ENA
WE => memory[6][7].ENA
WE => memory[7][0].ENA
WE => memory[7][1].ENA
WE => memory[7][2].ENA
WE => memory[7][3].ENA
WE => memory[7][4].ENA
WE => memory[7][5].ENA
WE => memory[7][6].ENA
WE => memory[7][7].ENA
Addr[0] => Mux0.IN131080
Addr[0] => Mux1.IN131080
Addr[0] => Mux2.IN131080
Addr[0] => Mux3.IN131080
Addr[0] => Mux4.IN131080
Addr[0] => Mux5.IN131080
Addr[0] => Mux6.IN131080
Addr[0] => Mux7.IN131080
Addr[0] => Mux8.IN131080
Addr[0] => Mux9.IN131080
Addr[0] => Mux10.IN131080
Addr[0] => Mux11.IN131080
Addr[0] => Mux12.IN131080
Addr[0] => Mux13.IN131080
Addr[0] => Mux14.IN131080
Addr[0] => Mux15.IN131080
Addr[1] => Mux0.IN131079
Addr[1] => Mux1.IN131079
Addr[1] => Mux2.IN131079
Addr[1] => Mux3.IN131079
Addr[1] => Mux4.IN131079
Addr[1] => Mux5.IN131079
Addr[1] => Mux6.IN131079
Addr[1] => Mux7.IN131079
Addr[1] => Mux8.IN131079
Addr[1] => Mux9.IN131079
Addr[1] => Mux10.IN131079
Addr[1] => Mux11.IN131079
Addr[1] => Mux12.IN131079
Addr[1] => Mux13.IN131079
Addr[1] => Mux14.IN131079
Addr[1] => Mux15.IN131079
Addr[2] => Mux0.IN131078
Addr[2] => Mux1.IN131078
Addr[2] => Mux2.IN131078
Addr[2] => Mux3.IN131078
Addr[2] => Mux4.IN131078
Addr[2] => Mux5.IN131078
Addr[2] => Mux6.IN131078
Addr[2] => Mux7.IN131078
Addr[2] => Mux8.IN131078
Addr[2] => Mux9.IN131078
Addr[2] => Mux10.IN131078
Addr[2] => Mux11.IN131078
Addr[2] => Mux12.IN131078
Addr[2] => Mux13.IN131078
Addr[2] => Mux14.IN131078
Addr[2] => Mux15.IN131078
Addr[3] => Mux0.IN131077
Addr[3] => Mux1.IN131077
Addr[3] => Mux2.IN131077
Addr[3] => Mux3.IN131077
Addr[3] => Mux4.IN131077
Addr[3] => Mux5.IN131077
Addr[3] => Mux6.IN131077
Addr[3] => Mux7.IN131077
Addr[3] => Add0.IN34
Addr[4] => Mux0.IN131076
Addr[4] => Mux1.IN131076
Addr[4] => Mux2.IN131076
Addr[4] => Mux3.IN131076
Addr[4] => Mux4.IN131076
Addr[4] => Mux5.IN131076
Addr[4] => Mux6.IN131076
Addr[4] => Mux7.IN131076
Addr[4] => Add0.IN33
Addr[5] => Mux0.IN131075
Addr[5] => Mux1.IN131075
Addr[5] => Mux2.IN131075
Addr[5] => Mux3.IN131075
Addr[5] => Mux4.IN131075
Addr[5] => Mux5.IN131075
Addr[5] => Mux6.IN131075
Addr[5] => Mux7.IN131075
Addr[5] => Add0.IN32
Addr[6] => Mux0.IN131074
Addr[6] => Mux1.IN131074
Addr[6] => Mux2.IN131074
Addr[6] => Mux3.IN131074
Addr[6] => Mux4.IN131074
Addr[6] => Mux5.IN131074
Addr[6] => Mux6.IN131074
Addr[6] => Mux7.IN131074
Addr[6] => Add0.IN31
Addr[7] => Mux0.IN131073
Addr[7] => Mux1.IN131073
Addr[7] => Mux2.IN131073
Addr[7] => Mux3.IN131073
Addr[7] => Mux4.IN131073
Addr[7] => Mux5.IN131073
Addr[7] => Mux6.IN131073
Addr[7] => Mux7.IN131073
Addr[7] => Add0.IN30
Addr[8] => Mux0.IN131072
Addr[8] => Mux1.IN131072
Addr[8] => Mux2.IN131072
Addr[8] => Mux3.IN131072
Addr[8] => Mux4.IN131072
Addr[8] => Mux5.IN131072
Addr[8] => Mux6.IN131072
Addr[8] => Mux7.IN131072
Addr[8] => Add0.IN29
Addr[9] => Mux0.IN131071
Addr[9] => Mux1.IN131071
Addr[9] => Mux2.IN131071
Addr[9] => Mux3.IN131071
Addr[9] => Mux4.IN131071
Addr[9] => Mux5.IN131071
Addr[9] => Mux6.IN131071
Addr[9] => Mux7.IN131071
Addr[9] => Add0.IN28
Addr[10] => Mux0.IN131070
Addr[10] => Mux1.IN131070
Addr[10] => Mux2.IN131070
Addr[10] => Mux3.IN131070
Addr[10] => Mux4.IN131070
Addr[10] => Mux5.IN131070
Addr[10] => Mux6.IN131070
Addr[10] => Mux7.IN131070
Addr[10] => Add0.IN27
Addr[11] => Mux0.IN131069
Addr[11] => Mux1.IN131069
Addr[11] => Mux2.IN131069
Addr[11] => Mux3.IN131069
Addr[11] => Mux4.IN131069
Addr[11] => Mux5.IN131069
Addr[11] => Mux6.IN131069
Addr[11] => Mux7.IN131069
Addr[11] => Add0.IN26
Addr[12] => Mux0.IN131068
Addr[12] => Mux1.IN131068
Addr[12] => Mux2.IN131068
Addr[12] => Mux3.IN131068
Addr[12] => Mux4.IN131068
Addr[12] => Mux5.IN131068
Addr[12] => Mux6.IN131068
Addr[12] => Mux7.IN131068
Addr[12] => Add0.IN25
Addr[13] => Mux0.IN131067
Addr[13] => Mux1.IN131067
Addr[13] => Mux2.IN131067
Addr[13] => Mux3.IN131067
Addr[13] => Mux4.IN131067
Addr[13] => Mux5.IN131067
Addr[13] => Mux6.IN131067
Addr[13] => Mux7.IN131067
Addr[13] => Add0.IN24
Addr[14] => Mux0.IN131066
Addr[14] => Mux1.IN131066
Addr[14] => Mux2.IN131066
Addr[14] => Mux3.IN131066
Addr[14] => Mux4.IN131066
Addr[14] => Mux5.IN131066
Addr[14] => Mux6.IN131066
Addr[14] => Mux7.IN131066
Addr[14] => Add0.IN23
Addr[15] => Mux0.IN131065
Addr[15] => Mux1.IN131065
Addr[15] => Mux2.IN131065
Addr[15] => Mux3.IN131065
Addr[15] => Mux4.IN131065
Addr[15] => Mux5.IN131065
Addr[15] => Mux6.IN131065
Addr[15] => Mux7.IN131065
Addr[15] => Add0.IN22
Addr[16] => Mux0.IN131064
Addr[16] => Mux1.IN131064
Addr[16] => Mux2.IN131064
Addr[16] => Mux3.IN131064
Addr[16] => Mux4.IN131064
Addr[16] => Mux5.IN131064
Addr[16] => Mux6.IN131064
Addr[16] => Mux7.IN131064
Addr[16] => Add0.IN21
Addr[17] => Add0.IN20
Addr[18] => Add0.IN19
Addr[19] => Add0.IN18
WD[0][0] => memory[0][0].DATAIN
WD[0][1] => memory[0][1].DATAIN
WD[0][2] => memory[0][2].DATAIN
WD[0][3] => memory[0][3].DATAIN
WD[0][4] => memory[0][4].DATAIN
WD[0][5] => memory[0][5].DATAIN
WD[0][6] => memory[0][6].DATAIN
WD[0][7] => memory[0][7].DATAIN
WD[1][0] => memory[2][0].DATAIN
WD[1][1] => memory[2][1].DATAIN
WD[1][2] => memory[2][2].DATAIN
WD[1][3] => memory[2][3].DATAIN
WD[1][4] => memory[2][4].DATAIN
WD[1][5] => memory[2][5].DATAIN
WD[1][6] => memory[2][6].DATAIN
WD[1][7] => memory[2][7].DATAIN
WD[2][0] => memory[3][0].DATAIN
WD[2][1] => memory[3][1].DATAIN
WD[2][2] => memory[3][2].DATAIN
WD[2][3] => memory[3][3].DATAIN
WD[2][4] => memory[3][4].DATAIN
WD[2][5] => memory[3][5].DATAIN
WD[2][6] => memory[3][6].DATAIN
WD[2][7] => memory[3][7].DATAIN
WD[3][0] => memory[4][0].DATAIN
WD[3][1] => memory[4][1].DATAIN
WD[3][2] => memory[4][2].DATAIN
WD[3][3] => memory[4][3].DATAIN
WD[3][4] => memory[4][4].DATAIN
WD[3][5] => memory[4][5].DATAIN
WD[3][6] => memory[4][6].DATAIN
WD[3][7] => memory[4][7].DATAIN
WD[4][0] => memory[5][0].DATAIN
WD[4][1] => memory[5][1].DATAIN
WD[4][2] => memory[5][2].DATAIN
WD[4][3] => memory[5][3].DATAIN
WD[4][4] => memory[5][4].DATAIN
WD[4][5] => memory[5][5].DATAIN
WD[4][6] => memory[5][6].DATAIN
WD[4][7] => memory[5][7].DATAIN
WD[5][0] => memory[6][0].DATAIN
WD[5][1] => memory[6][1].DATAIN
WD[5][2] => memory[6][2].DATAIN
WD[5][3] => memory[6][3].DATAIN
WD[5][4] => memory[6][4].DATAIN
WD[5][5] => memory[6][5].DATAIN
WD[5][6] => memory[6][6].DATAIN
WD[5][7] => memory[6][7].DATAIN
WD[6][0] => memory[7][0].DATAIN
WD[6][1] => memory[7][1].DATAIN
WD[6][2] => memory[7][2].DATAIN
WD[6][3] => memory[7][3].DATAIN
WD[6][4] => memory[7][4].DATAIN
WD[6][5] => memory[7][5].DATAIN
WD[6][6] => memory[7][6].DATAIN
WD[6][7] => memory[7][7].DATAIN
WD[7][0] => memory[1][0].DATAIN
WD[7][1] => memory[1][1].DATAIN
WD[7][2] => memory[1][2].DATAIN
WD[7][3] => memory[1][3].DATAIN
WD[7][4] => memory[1][4].DATAIN
WD[7][5] => memory[1][5].DATAIN
WD[7][6] => memory[1][6].DATAIN
WD[7][7] => memory[1][7].DATAIN
RD[0][0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
RD[0][1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
RD[0][2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
RD[0][3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
RD[0][4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
RD[0][5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
RD[0][6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
RD[0][7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RD[1][0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
RD[1][1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
RD[1][2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
RD[1][3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
RD[1][4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
RD[1][5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
RD[1][6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
RD[1][7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
RD[2][0] <= memory[2][0].DB_MAX_OUTPUT_PORT_TYPE
RD[2][1] <= memory[2][1].DB_MAX_OUTPUT_PORT_TYPE
RD[2][2] <= memory[2][2].DB_MAX_OUTPUT_PORT_TYPE
RD[2][3] <= memory[2][3].DB_MAX_OUTPUT_PORT_TYPE
RD[2][4] <= memory[2][4].DB_MAX_OUTPUT_PORT_TYPE
RD[2][5] <= memory[2][5].DB_MAX_OUTPUT_PORT_TYPE
RD[2][6] <= memory[2][6].DB_MAX_OUTPUT_PORT_TYPE
RD[2][7] <= memory[2][7].DB_MAX_OUTPUT_PORT_TYPE
RD[3][0] <= memory[3][0].DB_MAX_OUTPUT_PORT_TYPE
RD[3][1] <= memory[3][1].DB_MAX_OUTPUT_PORT_TYPE
RD[3][2] <= memory[3][2].DB_MAX_OUTPUT_PORT_TYPE
RD[3][3] <= memory[3][3].DB_MAX_OUTPUT_PORT_TYPE
RD[3][4] <= memory[3][4].DB_MAX_OUTPUT_PORT_TYPE
RD[3][5] <= memory[3][5].DB_MAX_OUTPUT_PORT_TYPE
RD[3][6] <= memory[3][6].DB_MAX_OUTPUT_PORT_TYPE
RD[3][7] <= memory[3][7].DB_MAX_OUTPUT_PORT_TYPE
RD[4][0] <= memory[4][0].DB_MAX_OUTPUT_PORT_TYPE
RD[4][1] <= memory[4][1].DB_MAX_OUTPUT_PORT_TYPE
RD[4][2] <= memory[4][2].DB_MAX_OUTPUT_PORT_TYPE
RD[4][3] <= memory[4][3].DB_MAX_OUTPUT_PORT_TYPE
RD[4][4] <= memory[4][4].DB_MAX_OUTPUT_PORT_TYPE
RD[4][5] <= memory[4][5].DB_MAX_OUTPUT_PORT_TYPE
RD[4][6] <= memory[4][6].DB_MAX_OUTPUT_PORT_TYPE
RD[4][7] <= memory[4][7].DB_MAX_OUTPUT_PORT_TYPE
RD[5][0] <= memory[5][0].DB_MAX_OUTPUT_PORT_TYPE
RD[5][1] <= memory[5][1].DB_MAX_OUTPUT_PORT_TYPE
RD[5][2] <= memory[5][2].DB_MAX_OUTPUT_PORT_TYPE
RD[5][3] <= memory[5][3].DB_MAX_OUTPUT_PORT_TYPE
RD[5][4] <= memory[5][4].DB_MAX_OUTPUT_PORT_TYPE
RD[5][5] <= memory[5][5].DB_MAX_OUTPUT_PORT_TYPE
RD[5][6] <= memory[5][6].DB_MAX_OUTPUT_PORT_TYPE
RD[5][7] <= memory[5][7].DB_MAX_OUTPUT_PORT_TYPE
RD[6][0] <= memory[6][0].DB_MAX_OUTPUT_PORT_TYPE
RD[6][1] <= memory[6][1].DB_MAX_OUTPUT_PORT_TYPE
RD[6][2] <= memory[6][2].DB_MAX_OUTPUT_PORT_TYPE
RD[6][3] <= memory[6][3].DB_MAX_OUTPUT_PORT_TYPE
RD[6][4] <= memory[6][4].DB_MAX_OUTPUT_PORT_TYPE
RD[6][5] <= memory[6][5].DB_MAX_OUTPUT_PORT_TYPE
RD[6][6] <= memory[6][6].DB_MAX_OUTPUT_PORT_TYPE
RD[6][7] <= memory[6][7].DB_MAX_OUTPUT_PORT_TYPE
RD[7][0] <= memory[7][0].DB_MAX_OUTPUT_PORT_TYPE
RD[7][1] <= memory[7][1].DB_MAX_OUTPUT_PORT_TYPE
RD[7][2] <= memory[7][2].DB_MAX_OUTPUT_PORT_TYPE
RD[7][3] <= memory[7][3].DB_MAX_OUTPUT_PORT_TYPE
RD[7][4] <= memory[7][4].DB_MAX_OUTPUT_PORT_TYPE
RD[7][5] <= memory[7][5].DB_MAX_OUTPUT_PORT_TYPE
RD[7][6] <= memory[7][6].DB_MAX_OUTPUT_PORT_TYPE
RD[7][7] <= memory[7][7].DB_MAX_OUTPUT_PORT_TYPE


