
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'ubuntu' on host 'ip-172-31-21-244.ec2.internal' (Linux_x86_64 version 5.11.0-1028-aws) on Tue May 09 20:41:57 UTC 2023
INFO: [HLS 200-10] On os Ubuntu 20.04.3 LTS
INFO: [HLS 200-10] In directory '/tmp/run-hls-Jacobi-d468y9nm'
Sourcing Tcl script '/tmp/run-hls-Jacobi-d468y9nm/commands.tcl'
INFO: [HLS 200-1510] Running: open_project project 
INFO: [HLS 200-10] Creating and opening project '/tmp/run-hls-Jacobi-d468y9nm/project'.
INFO: [HLS 200-1510] Running: set_top Jacobi 
INFO: [HLS 200-1510] Running: add_files /home/ubuntu/tapa_m/apps/jacobi/jacobi.xilinx_u55c_gen3x16_xdma_3_202210_1.hw.xo.tapa/cpp/Jacobi.cpp -cflags -std=c++17 -std=c++17 -isystem /tools/Xilinx/Vitis_HLS/2022.1/include/../tps/lnx64/gcc-6.2.0/include/c++/6.2.0 -DTAPA_TARGET_=XILINX_HLS 
INFO: [HLS 200-10] Adding design file '/home/ubuntu/tapa_m/apps/jacobi/jacobi.xilinx_u55c_gen3x16_xdma_3_202210_1.hw.xo.tapa/cpp/Jacobi.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution Jacobi 
INFO: [HLS 200-10] Creating and opening solution '/tmp/run-hls-Jacobi-d468y9nm/project/Jacobi'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 3.333333 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 253 
INFO: [XFORM 203-1161] The maximum of name length is set to 253.
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_rtl -reset_level low -module_auto_prefix 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-10] Analyzing design file '/home/ubuntu/tapa_m/apps/jacobi/jacobi.xilinx_u55c_gen3x16_xdma_3_202210_1.hw.xo.tapa/cpp/Jacobi.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.71 seconds. CPU system time: 0.59 seconds. Elapsed time: 3.72 seconds; current allocated memory: 460.184 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.49 seconds. CPU system time: 0.38 seconds. Elapsed time: 4.86 seconds; current allocated memory: 461.566 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 461.566 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 461.926 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'Jacobi' (/home/ubuntu/tapa_m/apps/jacobi/jacobi.xilinx_u55c_gen3x16_xdma_3_202210_1.hw.xo.tapa/cpp/Jacobi.cpp:40) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.012 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 482.223 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 482.223 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Jacobi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Jacobi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 482.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 482.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Jacobi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Jacobi/bank_0_t0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Jacobi/bank_0_t1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Jacobi/coalesced_data_num' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Jacobi' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'bank_0_t0', 'bank_0_t1', 'coalesced_data_num' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Jacobi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 482.223 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.29 seconds; current allocated memory: 482.223 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 482.223 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for Jacobi.
INFO: [VLOG 209-307] Generating Verilog RTL for Jacobi.
INFO: [HLS 200-789] **** Estimated Fmax: 1000.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 10.07 seconds. CPU system time: 1.07 seconds. Elapsed time: 9.55 seconds; current allocated memory: -1010.676 MB.
INFO: [HLS 200-112] Total CPU user time: 14.75 seconds. Total CPU system time: 2.1 seconds. Total elapsed time: 12.85 seconds; peak allocated memory: 1.458 GB.
INFO: [Common 17-206] Exiting vitis_hls at Tue May  9 20:42:09 2023...
