{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1710024523596 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710024523596 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 09 23:48:43 2024 " "Processing started: Sat Mar 09 23:48:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710024523596 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1710024523596 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LED_8SEG -c LED_8SEG " "Command: quartus_map --read_settings_files=on --write_settings_files=off LED_8SEG -c LED_8SEG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1710024523596 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1710024523924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_8seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_8seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_8SEG-Behavioral " "Found design unit 1: LED_8SEG-Behavioral" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulia/Documents/GitHub/fpga_altera_cyclone_3/01_7_seg_display/LED_8SEG.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710024524283 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_8SEG " "Found entity 1: LED_8SEG" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulia/Documents/GitHub/fpga_altera_cyclone_3/01_7_seg_display/LED_8SEG.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710024524283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710024524283 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LED_8SEG " "Elaborating entity \"LED_8SEG\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1710024524315 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Period_S LED_8SEG.vhd(27) " "Verilog HDL or VHDL warning at LED_8SEG.vhd(27): object \"Period_S\" assigned a value but never read" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulia/Documents/GitHub/fpga_altera_cyclone_3/01_7_seg_display/LED_8SEG.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1710024524315 "|LED_8SEG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Period_mS LED_8SEG.vhd(43) " "VHDL Process Statement warning at LED_8SEG.vhd(43): signal \"Period_mS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulia/Documents/GitHub/fpga_altera_cyclone_3/01_7_seg_display/LED_8SEG.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1710024524315 "|LED_8SEG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DIGITindex LED_8SEG.vhd(124) " "VHDL Process Statement warning at LED_8SEG.vhd(124): inferring latch(es) for signal or variable \"DIGITindex\", which holds its previous value in one or more paths through the process" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulia/Documents/GitHub/fpga_altera_cyclone_3/01_7_seg_display/LED_8SEG.vhd" 124 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1710024524315 "|LED_8SEG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Symbol LED_8SEG.vhd(124) " "VHDL Process Statement warning at LED_8SEG.vhd(124): inferring latch(es) for signal or variable \"Symbol\", which holds its previous value in one or more paths through the process" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulia/Documents/GitHub/fpga_altera_cyclone_3/01_7_seg_display/LED_8SEG.vhd" 124 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1710024524315 "|LED_8SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Symbol\[0\] LED_8SEG.vhd(124) " "Inferred latch for \"Symbol\[0\]\" at LED_8SEG.vhd(124)" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulia/Documents/GitHub/fpga_altera_cyclone_3/01_7_seg_display/LED_8SEG.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710024524330 "|LED_8SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Symbol\[1\] LED_8SEG.vhd(124) " "Inferred latch for \"Symbol\[1\]\" at LED_8SEG.vhd(124)" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulia/Documents/GitHub/fpga_altera_cyclone_3/01_7_seg_display/LED_8SEG.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710024524330 "|LED_8SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Symbol\[2\] LED_8SEG.vhd(124) " "Inferred latch for \"Symbol\[2\]\" at LED_8SEG.vhd(124)" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulia/Documents/GitHub/fpga_altera_cyclone_3/01_7_seg_display/LED_8SEG.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710024524330 "|LED_8SEG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Symbol\[3\] LED_8SEG.vhd(124) " "Inferred latch for \"Symbol\[3\]\" at LED_8SEG.vhd(124)" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulia/Documents/GitHub/fpga_altera_cyclone_3/01_7_seg_display/LED_8SEG.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710024524330 "|LED_8SEG"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led_1 VCC " "Pin \"led_1\" is stuck at VCC" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulia/Documents/GitHub/fpga_altera_cyclone_3/01_7_seg_display/LED_8SEG.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710024524690 "|LED_8SEG|led_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_2 VCC " "Pin \"led_2\" is stuck at VCC" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulia/Documents/GitHub/fpga_altera_cyclone_3/01_7_seg_display/LED_8SEG.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710024524690 "|LED_8SEG|led_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_3 VCC " "Pin \"led_3\" is stuck at VCC" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulia/Documents/GitHub/fpga_altera_cyclone_3/01_7_seg_display/LED_8SEG.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710024524690 "|LED_8SEG|led_3"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_4 VCC " "Pin \"led_4\" is stuck at VCC" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulia/Documents/GitHub/fpga_altera_cyclone_3/01_7_seg_display/LED_8SEG.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710024524690 "|LED_8SEG|led_4"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDout\[0\] GND " "Pin \"LEDout\[0\]\" is stuck at GND" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulia/Documents/GitHub/fpga_altera_cyclone_3/01_7_seg_display/LED_8SEG.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710024524690 "|LED_8SEG|LEDout[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDout\[1\] GND " "Pin \"LEDout\[1\]\" is stuck at GND" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulia/Documents/GitHub/fpga_altera_cyclone_3/01_7_seg_display/LED_8SEG.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710024524690 "|LED_8SEG|LEDout[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDout\[2\] GND " "Pin \"LEDout\[2\]\" is stuck at GND" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulia/Documents/GitHub/fpga_altera_cyclone_3/01_7_seg_display/LED_8SEG.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710024524690 "|LED_8SEG|LEDout[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDout\[3\] GND " "Pin \"LEDout\[3\]\" is stuck at GND" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulia/Documents/GitHub/fpga_altera_cyclone_3/01_7_seg_display/LED_8SEG.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710024524690 "|LED_8SEG|LEDout[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDout\[4\] GND " "Pin \"LEDout\[4\]\" is stuck at GND" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulia/Documents/GitHub/fpga_altera_cyclone_3/01_7_seg_display/LED_8SEG.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710024524690 "|LED_8SEG|LEDout[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDout\[5\] GND " "Pin \"LEDout\[5\]\" is stuck at GND" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulia/Documents/GitHub/fpga_altera_cyclone_3/01_7_seg_display/LED_8SEG.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710024524690 "|LED_8SEG|LEDout[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDout\[6\] VCC " "Pin \"LEDout\[6\]\" is stuck at VCC" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulia/Documents/GitHub/fpga_altera_cyclone_3/01_7_seg_display/LED_8SEG.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710024524690 "|LED_8SEG|LEDout[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDout\[7\] VCC " "Pin \"LEDout\[7\]\" is stuck at VCC" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulia/Documents/GitHub/fpga_altera_cyclone_3/01_7_seg_display/LED_8SEG.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710024524690 "|LED_8SEG|LEDout[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIGITindex\[2\] GND " "Pin \"DIGITindex\[2\]\" is stuck at GND" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulia/Documents/GitHub/fpga_altera_cyclone_3/01_7_seg_display/LED_8SEG.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710024524690 "|LED_8SEG|DIGITindex[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIGITindex\[3\] GND " "Pin \"DIGITindex\[3\]\" is stuck at GND" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulia/Documents/GitHub/fpga_altera_cyclone_3/01_7_seg_display/LED_8SEG.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710024524690 "|LED_8SEG|DIGITindex[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1710024524690 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1710024524783 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1710024525002 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710024525002 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "97 " "Implemented 97 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1710024525033 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1710024525033 ""} { "Info" "ICUT_CUT_TM_LCELLS" "79 " "Implemented 79 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1710024525033 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1710024525033 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4657 " "Peak virtual memory: 4657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710024525065 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 09 23:48:45 2024 " "Processing ended: Sat Mar 09 23:48:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710024525065 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710024525065 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710024525065 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710024525065 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1710024526627 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710024526627 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 09 23:48:46 2024 " "Processing started: Sat Mar 09 23:48:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710024526627 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1710024526627 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LED_8SEG -c LED_8SEG " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LED_8SEG -c LED_8SEG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1710024526627 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1710024526705 ""}
{ "Info" "0" "" "Project  = LED_8SEG" {  } {  } 0 0 "Project  = LED_8SEG" 0 0 "Fitter" 0 0 1710024526705 ""}
{ "Info" "0" "" "Revision = LED_8SEG" {  } {  } 0 0 "Revision = LED_8SEG" 0 0 "Fitter" 0 0 1710024526705 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1710024526767 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LED_8SEG EP3C16Q240C8 " "Selected device EP3C16Q240C8 for design \"LED_8SEG\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1710024526774 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1710024526802 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1710024526802 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1710024526864 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1710024526880 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25Q240C8 " "Device EP3C25Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1710024527083 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40Q240C8 " "Device EP3C40Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1710024527083 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1710024527083 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 12 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yulia/Documents/GitHub/fpga_altera_cyclone_3/01_7_seg_display/" { { 0 { 0 ""} 0 221 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1710024527099 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 14 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yulia/Documents/GitHub/fpga_altera_cyclone_3/01_7_seg_display/" { { 0 { 0 ""} 0 223 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1710024527099 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 23 " "Pin ~ALTERA_DCLK~ is reserved at location 23" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yulia/Documents/GitHub/fpga_altera_cyclone_3/01_7_seg_display/" { { 0 { 0 ""} 0 225 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1710024527099 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 24 " "Pin ~ALTERA_DATA0~ is reserved at location 24" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yulia/Documents/GitHub/fpga_altera_cyclone_3/01_7_seg_display/" { { 0 { 0 ""} 0 227 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1710024527099 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1710024527099 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1710024527099 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LED_8SEG.sdc " "Synopsys Design Constraints File file not found: 'LED_8SEG.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1710024527578 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1710024527579 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1710024527580 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1710024527581 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1710024527581 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock~input (placed in PIN 31 (CLK0, DIFFCLK_0p)) " "Automatically promoted node Clock~input (placed in PIN 31 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1710024527589 ""}  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulia/Documents/GitHub/fpga_altera_cyclone_3/01_7_seg_display/LED_8SEG.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yulia/Documents/GitHub/fpga_altera_cyclone_3/01_7_seg_display/" { { 0 { 0 ""} 0 216 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710024527589 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Period_mS  " "Automatically promoted node Period_mS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1710024527589 ""}  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulia/Documents/GitHub/fpga_altera_cyclone_3/01_7_seg_display/LED_8SEG.vhd" 27 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Period_mS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yulia/Documents/GitHub/fpga_altera_cyclone_3/01_7_seg_display/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710024527589 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Period_uS  " "Automatically promoted node Period_uS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1710024527590 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Period_uS~0 " "Destination node Period_uS~0" {  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulia/Documents/GitHub/fpga_altera_cyclone_3/01_7_seg_display/LED_8SEG.vhd" 27 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Period_uS~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yulia/Documents/GitHub/fpga_altera_cyclone_3/01_7_seg_display/" { { 0 { 0 ""} 0 189 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1710024527590 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1710024527590 ""}  } { { "LED_8SEG.vhd" "" { Text "C:/Users/yulia/Documents/GitHub/fpga_altera_cyclone_3/01_7_seg_display/LED_8SEG.vhd" 27 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Period_uS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/yulia/Documents/GitHub/fpga_altera_cyclone_3/01_7_seg_display/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710024527590 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1710024527755 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1710024527755 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1710024527755 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1710024527756 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1710024527756 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1710024527757 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1710024527757 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1710024527757 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1710024527767 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1710024527768 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1710024527768 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIGITsel\[0\] " "Node \"DIGITsel\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIGITsel\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1710024527787 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1710024527787 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710024527787 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1710024528955 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710024529017 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1710024529017 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1710024529423 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710024529423 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1710024529564 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y10 X9_Y19 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y10 to location X9_Y19" {  } { { "loc" "" { Generic "C:/Users/yulia/Documents/GitHub/fpga_altera_cyclone_3/01_7_seg_display/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y10 to location X9_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y10 to location X9_Y19"} 0 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1710024530017 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1710024530017 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710024530454 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1710024530454 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1710024530454 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1710024530470 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1710024530501 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1710024530736 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1710024530767 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1710024530845 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710024531157 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1710024531454 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/yulia/Documents/GitHub/fpga_altera_cyclone_3/01_7_seg_display/output_files/LED_8SEG.fit.smsg " "Generated suppressed messages file C:/Users/yulia/Documents/GitHub/fpga_altera_cyclone_3/01_7_seg_display/output_files/LED_8SEG.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1710024531517 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4950 " "Peak virtual memory: 4950 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710024531720 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 09 23:48:51 2024 " "Processing ended: Sat Mar 09 23:48:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710024531720 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710024531720 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710024531720 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1710024531720 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1710024533148 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710024533148 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 09 23:48:53 2024 " "Processing started: Sat Mar 09 23:48:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710024533148 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1710024533148 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LED_8SEG -c LED_8SEG " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LED_8SEG -c LED_8SEG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1710024533148 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1710024533914 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1710024533929 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4585 " "Peak virtual memory: 4585 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710024534210 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 09 23:48:54 2024 " "Processing ended: Sat Mar 09 23:48:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710024534210 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710024534210 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710024534210 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1710024534210 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1710024534804 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1710024535757 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710024535757 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 09 23:48:55 2024 " "Processing started: Sat Mar 09 23:48:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710024535757 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1710024535757 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LED_8SEG -c LED_8SEG " "Command: quartus_sta LED_8SEG -c LED_8SEG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1710024535772 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1710024535851 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1710024535991 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1710024536038 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1710024536038 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LED_8SEG.sdc " "Synopsys Design Constraints File file not found: 'LED_8SEG.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1710024536179 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1710024536179 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Period_mS Period_mS " "create_clock -period 1.000 -name Period_mS Period_mS" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1710024536179 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Period_uS Period_uS " "create_clock -period 1.000 -name Period_uS Period_uS" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1710024536179 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock Clock " "create_clock -period 1.000 -name Clock Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1710024536179 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1710024536179 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1710024536288 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1710024536288 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1710024536288 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1710024536304 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1710024536304 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1710024536304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.851 " "Worst-case setup slack is -2.851" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710024536319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710024536319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.851             -55.187 Period_mS  " "   -2.851             -55.187 Period_mS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710024536319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.577             -24.450 Period_uS  " "   -2.577             -24.450 Period_uS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710024536319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.035             -10.958 Clock  " "   -2.035             -10.958 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710024536319 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1710024536319 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.116 " "Worst-case hold slack is 0.116" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710024536319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710024536319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.116               0.000 Clock  " "    0.116               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710024536319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.437               0.000 Period_mS  " "    0.437               0.000 Period_mS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710024536319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.140               0.000 Period_uS  " "    1.140               0.000 Period_uS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710024536319 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1710024536319 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710024536319 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710024536335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710024536335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710024536335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -13.409 Clock  " "   -3.000             -13.409 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710024536335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -40.149 Period_mS  " "   -1.487             -40.149 Period_mS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710024536335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -16.357 Period_uS  " "   -1.487             -16.357 Period_uS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710024536335 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1710024536335 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1710024536413 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1710024536429 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1710024536772 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1710024536819 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1710024536819 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1710024536819 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.628 " "Worst-case setup slack is -2.628" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710024536835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710024536835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.628             -47.167 Period_mS  " "   -2.628             -47.167 Period_mS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710024536835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.290             -21.947 Period_uS  " "   -2.290             -21.947 Period_uS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710024536835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.784              -9.379 Clock  " "   -1.784              -9.379 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710024536835 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1710024536835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.185 " "Worst-case hold slack is 0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710024536835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710024536835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 Clock  " "    0.185               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710024536835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 Period_mS  " "    0.385               0.000 Period_mS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710024536835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.053               0.000 Period_uS  " "    1.053               0.000 Period_uS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710024536835 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1710024536835 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710024536835 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710024536850 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710024536850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710024536850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -13.409 Clock  " "   -3.000             -13.409 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710024536850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -40.149 Period_mS  " "   -1.487             -40.149 Period_mS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710024536850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -16.357 Period_uS  " "   -1.487             -16.357 Period_uS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710024536850 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1710024536850 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1710024536928 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1710024537007 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1710024537007 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1710024537007 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.634 " "Worst-case setup slack is -0.634" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710024537022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710024537022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.634              -9.072 Period_mS  " "   -0.634              -9.072 Period_mS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710024537022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.513              -4.236 Period_uS  " "   -0.513              -4.236 Period_uS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710024537022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.301              -0.818 Clock  " "   -0.301              -0.818 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710024537022 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1710024537022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.112 " "Worst-case hold slack is -0.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710024537022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710024537022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.112              -0.112 Clock  " "   -0.112              -0.112 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710024537022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 Period_mS  " "    0.180               0.000 Period_mS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710024537022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447               0.000 Period_uS  " "    0.447               0.000 Period_uS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710024537022 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1710024537022 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710024537038 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710024537038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710024537038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710024537038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -10.392 Clock  " "   -3.000             -10.392 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710024537038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -27.000 Period_mS  " "   -1.000             -27.000 Period_mS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710024537038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 Period_uS  " "   -1.000             -11.000 Period_uS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1710024537038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1710024537038 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1710024537256 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1710024537256 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4617 " "Peak virtual memory: 4617 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710024537350 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 09 23:48:57 2024 " "Processing ended: Sat Mar 09 23:48:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710024537350 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710024537350 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710024537350 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710024537350 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1710024538762 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710024538762 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 09 23:48:58 2024 " "Processing started: Sat Mar 09 23:48:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710024538762 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1710024538762 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off LED_8SEG -c LED_8SEG " "Command: quartus_eda --read_settings_files=off --write_settings_files=off LED_8SEG -c LED_8SEG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1710024538762 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LED_8SEG_8_1200mv_85c_slow.vho C:/Users/yulia/Documents/GitHub/fpga_altera_cyclone_3/01_7_seg_display/simulation/modelsim/ simulation " "Generated file LED_8SEG_8_1200mv_85c_slow.vho in folder \"C:/Users/yulia/Documents/GitHub/fpga_altera_cyclone_3/01_7_seg_display/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1710024539105 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LED_8SEG_8_1200mv_0c_slow.vho C:/Users/yulia/Documents/GitHub/fpga_altera_cyclone_3/01_7_seg_display/simulation/modelsim/ simulation " "Generated file LED_8SEG_8_1200mv_0c_slow.vho in folder \"C:/Users/yulia/Documents/GitHub/fpga_altera_cyclone_3/01_7_seg_display/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1710024539121 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LED_8SEG_min_1200mv_0c_fast.vho C:/Users/yulia/Documents/GitHub/fpga_altera_cyclone_3/01_7_seg_display/simulation/modelsim/ simulation " "Generated file LED_8SEG_min_1200mv_0c_fast.vho in folder \"C:/Users/yulia/Documents/GitHub/fpga_altera_cyclone_3/01_7_seg_display/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1710024539152 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LED_8SEG.vho C:/Users/yulia/Documents/GitHub/fpga_altera_cyclone_3/01_7_seg_display/simulation/modelsim/ simulation " "Generated file LED_8SEG.vho in folder \"C:/Users/yulia/Documents/GitHub/fpga_altera_cyclone_3/01_7_seg_display/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1710024539183 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LED_8SEG_8_1200mv_85c_vhd_slow.sdo C:/Users/yulia/Documents/GitHub/fpga_altera_cyclone_3/01_7_seg_display/simulation/modelsim/ simulation " "Generated file LED_8SEG_8_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/yulia/Documents/GitHub/fpga_altera_cyclone_3/01_7_seg_display/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1710024539199 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LED_8SEG_8_1200mv_0c_vhd_slow.sdo C:/Users/yulia/Documents/GitHub/fpga_altera_cyclone_3/01_7_seg_display/simulation/modelsim/ simulation " "Generated file LED_8SEG_8_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/yulia/Documents/GitHub/fpga_altera_cyclone_3/01_7_seg_display/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1710024539215 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LED_8SEG_min_1200mv_0c_vhd_fast.sdo C:/Users/yulia/Documents/GitHub/fpga_altera_cyclone_3/01_7_seg_display/simulation/modelsim/ simulation " "Generated file LED_8SEG_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/yulia/Documents/GitHub/fpga_altera_cyclone_3/01_7_seg_display/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1710024539246 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LED_8SEG_vhd.sdo C:/Users/yulia/Documents/GitHub/fpga_altera_cyclone_3/01_7_seg_display/simulation/modelsim/ simulation " "Generated file LED_8SEG_vhd.sdo in folder \"C:/Users/yulia/Documents/GitHub/fpga_altera_cyclone_3/01_7_seg_display/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1710024539262 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4537 " "Peak virtual memory: 4537 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710024539293 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 09 23:48:59 2024 " "Processing ended: Sat Mar 09 23:48:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710024539293 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710024539293 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710024539293 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710024539293 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 32 s " "Quartus II Full Compilation was successful. 0 errors, 32 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710024539902 ""}
