\hypertarget{struct_l_p_c___e_v_r_t___t}{}\section{Referencia de la Estructura L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T}
\label{struct_l_p_c___e_v_r_t___t}\index{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T}}


Event Router register structure.  




{\ttfamily \#include $<$evrt\+\_\+18xx\+\_\+43xx.\+h$>$}

\subsection*{Campos de datos}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_v_r_t___t_aa0242aa69e2f2c5462e40d159ceec6aa}{H\+I\+LO}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_v_r_t___t_afc78c9d3a56c3f7e8c47affdf245df6b}{E\+D\+GE}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___e_v_r_t___t_aa30fe60f09b5291251c6166bca12b9aa}{R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}1012\mbox{]}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{struct_l_p_c___e_v_r_t___t_a0d317a6488644b87e17e5f559c08289f}{C\+L\+R\+\_\+\+EN}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{struct_l_p_c___e_v_r_t___t_ad4ee2600dffc97b5487b479978433ed0}{S\+E\+T\+\_\+\+EN}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___e_v_r_t___t_aece2c880dc5ba01a2fc9326dc080dc26}{S\+T\+A\+T\+US}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___e_v_r_t___t_a92c23e9b88593bf89218d85da0c67585}{E\+N\+A\+B\+LE}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{struct_l_p_c___e_v_r_t___t_a2736f94695ea3082afc55537cc4172b4}{C\+L\+R\+\_\+\+S\+T\+AT}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{struct_l_p_c___e_v_r_t___t_aa392d0314798880efcc1243457aad369}{S\+E\+T\+\_\+\+S\+T\+AT}
\end{DoxyCompactItemize}


\subsection{Descripción detallada}
Event Router register structure. 

Definición en la línea 47 del archivo evrt\+\_\+18xx\+\_\+43xx.\+h.



\subsection{Documentación de los campos}
\index{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T}!C\+L\+R\+\_\+\+EN@{C\+L\+R\+\_\+\+EN}}
\index{C\+L\+R\+\_\+\+EN@{C\+L\+R\+\_\+\+EN}!L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+L\+R\+\_\+\+EN}{CLR_EN}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t C\+L\+R\+\_\+\+EN}\hypertarget{struct_l_p_c___e_v_r_t___t_a0d317a6488644b87e17e5f559c08289f}{}\label{struct_l_p_c___e_v_r_t___t_a0d317a6488644b87e17e5f559c08289f}
Event clear enable register 

Definición en la línea 51 del archivo evrt\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T}!C\+L\+R\+\_\+\+S\+T\+AT@{C\+L\+R\+\_\+\+S\+T\+AT}}
\index{C\+L\+R\+\_\+\+S\+T\+AT@{C\+L\+R\+\_\+\+S\+T\+AT}!L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+L\+R\+\_\+\+S\+T\+AT}{CLR_STAT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t C\+L\+R\+\_\+\+S\+T\+AT}\hypertarget{struct_l_p_c___e_v_r_t___t_a2736f94695ea3082afc55537cc4172b4}{}\label{struct_l_p_c___e_v_r_t___t_a2736f94695ea3082afc55537cc4172b4}
Clear register 

Definición en la línea 55 del archivo evrt\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T}!E\+D\+GE@{E\+D\+GE}}
\index{E\+D\+GE@{E\+D\+GE}!L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{E\+D\+GE}{EDGE}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t E\+D\+GE}\hypertarget{struct_l_p_c___e_v_r_t___t_afc78c9d3a56c3f7e8c47affdf245df6b}{}\label{struct_l_p_c___e_v_r_t___t_afc78c9d3a56c3f7e8c47affdf245df6b}
Edge configuration 

Definición en la línea 49 del archivo evrt\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T}!E\+N\+A\+B\+LE@{E\+N\+A\+B\+LE}}
\index{E\+N\+A\+B\+LE@{E\+N\+A\+B\+LE}!L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{E\+N\+A\+B\+LE}{ENABLE}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t E\+N\+A\+B\+LE}\hypertarget{struct_l_p_c___e_v_r_t___t_a92c23e9b88593bf89218d85da0c67585}{}\label{struct_l_p_c___e_v_r_t___t_a92c23e9b88593bf89218d85da0c67585}
Enable register 

Definición en la línea 54 del archivo evrt\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T}!H\+I\+LO@{H\+I\+LO}}
\index{H\+I\+LO@{H\+I\+LO}!L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{H\+I\+LO}{HILO}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t H\+I\+LO}\hypertarget{struct_l_p_c___e_v_r_t___t_aa0242aa69e2f2c5462e40d159ceec6aa}{}\label{struct_l_p_c___e_v_r_t___t_aa0242aa69e2f2c5462e40d159ceec6aa}
$<$ E\+V\+E\+N\+T\+R\+O\+U\+T\+ER Structure Level configuration register 

Definición en la línea 48 del archivo evrt\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D0\mbox{[}1012\mbox{]}}\hypertarget{struct_l_p_c___e_v_r_t___t_aa30fe60f09b5291251c6166bca12b9aa}{}\label{struct_l_p_c___e_v_r_t___t_aa30fe60f09b5291251c6166bca12b9aa}


Definición en la línea 50 del archivo evrt\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T}!S\+E\+T\+\_\+\+EN@{S\+E\+T\+\_\+\+EN}}
\index{S\+E\+T\+\_\+\+EN@{S\+E\+T\+\_\+\+EN}!L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{S\+E\+T\+\_\+\+EN}{SET_EN}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t S\+E\+T\+\_\+\+EN}\hypertarget{struct_l_p_c___e_v_r_t___t_ad4ee2600dffc97b5487b479978433ed0}{}\label{struct_l_p_c___e_v_r_t___t_ad4ee2600dffc97b5487b479978433ed0}
Event set enable register 

Definición en la línea 52 del archivo evrt\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T}!S\+E\+T\+\_\+\+S\+T\+AT@{S\+E\+T\+\_\+\+S\+T\+AT}}
\index{S\+E\+T\+\_\+\+S\+T\+AT@{S\+E\+T\+\_\+\+S\+T\+AT}!L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{S\+E\+T\+\_\+\+S\+T\+AT}{SET_STAT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t S\+E\+T\+\_\+\+S\+T\+AT}\hypertarget{struct_l_p_c___e_v_r_t___t_aa392d0314798880efcc1243457aad369}{}\label{struct_l_p_c___e_v_r_t___t_aa392d0314798880efcc1243457aad369}
Set register 

Definición en la línea 56 del archivo evrt\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T}!S\+T\+A\+T\+US@{S\+T\+A\+T\+US}}
\index{S\+T\+A\+T\+US@{S\+T\+A\+T\+US}!L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+E\+V\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{S\+T\+A\+T\+US}{STATUS}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+T\+A\+T\+US}\hypertarget{struct_l_p_c___e_v_r_t___t_aece2c880dc5ba01a2fc9326dc080dc26}{}\label{struct_l_p_c___e_v_r_t___t_aece2c880dc5ba01a2fc9326dc080dc26}
Status register 

Definición en la línea 53 del archivo evrt\+\_\+18xx\+\_\+43xx.\+h.



La documentación para esta estructura fue generada a partir del siguiente fichero\+:\begin{DoxyCompactItemize}
\item 
\hyperlink{evrt__18xx__43xx_8h}{evrt\+\_\+18xx\+\_\+43xx.\+h}\end{DoxyCompactItemize}
