///Register `DHTMEM50` reader
pub type R = crate::R<DHTMEM50rs>;
///Register `DHTMEM50` writer
pub type W = crate::W<DHTMEM50rs>;
///Field `DATA200` reader - Huffman table data 200
pub type DATA200_R = crate::FieldReader;
///Field `DATA200` writer - Huffman table data 200
pub type DATA200_W<'a, REG> = crate::FieldWriter<'a, REG, 8>;
///Field `DATA201` reader - Huffman table data 201
pub type DATA201_R = crate::FieldReader;
///Field `DATA201` writer - Huffman table data 201
pub type DATA201_W<'a, REG> = crate::FieldWriter<'a, REG, 8>;
///Field `DATA202` reader - Huffman table data 202
pub type DATA202_R = crate::FieldReader;
///Field `DATA202` writer - Huffman table data 202
pub type DATA202_W<'a, REG> = crate::FieldWriter<'a, REG, 8>;
///Field `DATA203` reader - Huffman table data 203
pub type DATA203_R = crate::FieldReader;
///Field `DATA203` writer - Huffman table data 203
pub type DATA203_W<'a, REG> = crate::FieldWriter<'a, REG, 8>;
impl R {
    ///Bits 0:7 - Huffman table data 200
    #[inline(always)]
    pub fn data200(&self) -> DATA200_R {
        DATA200_R::new((self.bits & 0xff) as u8)
    }
    ///Bits 8:15 - Huffman table data 201
    #[inline(always)]
    pub fn data201(&self) -> DATA201_R {
        DATA201_R::new(((self.bits >> 8) & 0xff) as u8)
    }
    ///Bits 16:23 - Huffman table data 202
    #[inline(always)]
    pub fn data202(&self) -> DATA202_R {
        DATA202_R::new(((self.bits >> 16) & 0xff) as u8)
    }
    ///Bits 24:31 - Huffman table data 203
    #[inline(always)]
    pub fn data203(&self) -> DATA203_R {
        DATA203_R::new(((self.bits >> 24) & 0xff) as u8)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("DHTMEM50")
            .field("data200", &self.data200())
            .field("data201", &self.data201())
            .field("data202", &self.data202())
            .field("data203", &self.data203())
            .finish()
    }
}
impl W {
    ///Bits 0:7 - Huffman table data 200
    #[inline(always)]
    pub fn data200(&mut self) -> DATA200_W<DHTMEM50rs> {
        DATA200_W::new(self, 0)
    }
    ///Bits 8:15 - Huffman table data 201
    #[inline(always)]
    pub fn data201(&mut self) -> DATA201_W<DHTMEM50rs> {
        DATA201_W::new(self, 8)
    }
    ///Bits 16:23 - Huffman table data 202
    #[inline(always)]
    pub fn data202(&mut self) -> DATA202_W<DHTMEM50rs> {
        DATA202_W::new(self, 16)
    }
    ///Bits 24:31 - Huffman table data 203
    #[inline(always)]
    pub fn data203(&mut self) -> DATA203_W<DHTMEM50rs> {
        DATA203_W::new(self, 24)
    }
}
/**JPEG DHT memory

You can [`read`](crate::Reg::read) this register and get [`dhtmem50::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`dhtmem50::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32N647.html#JPEG:DHTMEM50)*/
pub struct DHTMEM50rs;
impl crate::RegisterSpec for DHTMEM50rs {
    type Ux = u32;
}
///`read()` method returns [`dhtmem50::R`](R) reader structure
impl crate::Readable for DHTMEM50rs {}
///`write(|w| ..)` method takes [`dhtmem50::W`](W) writer structure
impl crate::Writable for DHTMEM50rs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets DHTMEM50 to value 0
impl crate::Resettable for DHTMEM50rs {}
