INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running 'G:/vivado2/Vitis_HLS/2020.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'DELL' on host 'zhaowenheng' (Windows NT_amd64 version 6.2) on Sun Nov 30 21:36:27 +0800 2025
INFO: [HLS 200-10] In directory 'D:/FPGA/FPGA/HLS/Vitis_HLS'
Sourcing Tcl script 'D:/FPGA/FPGA/HLS/Vitis_HLS/led_twinkle_hls/solution1/export.tcl'
INFO: [HLS 200-1510] Running: open_project led_twinkle_hls 
INFO: [HLS 200-10] Opening project 'D:/FPGA/FPGA/HLS/Vitis_HLS/led_twinkle_hls'.
INFO: [HLS 200-1510] Running: set_top led_winkle 
INFO: [HLS 200-1510] Running: add_files led_twinkle_hls/src/led_winkle.cpp 
INFO: [HLS 200-10] Adding design file 'led_twinkle_hls/src/led_winkle.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'D:/FPGA/FPGA/HLS/Vitis_HLS/led_twinkle_hls/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.7ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2.7 
INFO: [HLS 200-1510] Running: set_directive_top -name led_winkle led_winkle 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/vivado2/Vivado/2020.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun Nov 30 21:36:54 2025...
INFO: [HLS 200-802] Generated output file led_twinkle_hls/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 25.731 seconds; current allocated memory: 97.895 MB.
