Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu May 29 16:12:55 2025
| Host         : DESKTOP-2UDQTB7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    54 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              52 |           16 |
| Yes          | No                    | No                     |              10 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               9 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+------------------------------+------------------------------------------------------+------------------+----------------+--------------+
|      Clock Signal      |         Enable Signal        |                   Set/Reset Signal                   | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+------------------------------+------------------------------------------------------+------------------+----------------+--------------+
|  Clock100MHz_IBUF_BUFG |                              | LDAC_i_1_n_0                                         |                1 |              1 |         1.00 |
|  Clock100MHz_IBUF_BUFG | spi_master_inst/spi_mosi_int |                                                      |                1 |              1 |         1.00 |
|  Clock100MHz_IBUF_BUFG | spi_master_inst/spi_ss_int   |                                                      |                1 |              1 |         1.00 |
|  Clock100MHz_IBUF_BUFG | spi_master_inst/E[0]         |                                                      |                1 |              4 |         4.00 |
|  Clock100MHz_IBUF_BUFG | spi_master_inst/p_0_in_0     | spi_master_inst/FSM_onehot_current_state_reg_n_0_[3] |                2 |              4 |         2.00 |
|  Clock100MHz_IBUF_BUFG | spi_master_inst/data_buffer  |                                                      |                1 |              4 |         4.00 |
|  Clock100MHz_IBUF_BUFG | spi_master_inst/bit_count    | spi_master_inst/FSM_onehot_current_state_reg_n_0_[3] |                1 |              5 |         5.00 |
|  Clock100MHz_IBUF_BUFG |                              | spi_master_inst/clk_div_counter[17]_i_1_n_0          |                6 |             18 |         3.00 |
|  Clock100MHz_IBUF_BUFG |                              |                                                      |                7 |             19 |         2.71 |
|  Clock100MHz_IBUF_BUFG |                              | debouncer_inst/clear                                 |                9 |             33 |         3.67 |
+------------------------+------------------------------+------------------------------------------------------+------------------+----------------+--------------+


