INFO: [HLS 200-10] Running 'E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'Administrator' on host 'qh-20120726jnrv' (Windows NT_amd64 version 6.1) on Tue Oct 13 10:23:23 +0800 2020
INFO: [HLS 200-10] In directory 'D:/github/Vitis_Libraries/vision/ISP/rgb_gain'
Sourcing Tcl script 'D:/github/Vitis_Libraries/vision/ISP/rgb_gain/rgb_gain/solution1/csynth.tcl'
INFO: [HLS 200-10] Opening project 'D:/github/Vitis_Libraries/vision/ISP/rgb_gain/rgb_gain'.
INFO: [HLS 200-10] Adding design file 'xf_rgb_gain_accel.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'rgb_gain/data/im0.jpg' to the project
INFO: [HLS 200-10] Adding test bench file 'xf_rgb_gain_config.h' to the project
INFO: [HLS 200-10] Adding test bench file 'xf_rgb_gain_tb.cpp' to the project
INFO: [HLS 200-10] Opening solution 'D:/github/Vitis_Libraries/vision/ISP/rgb_gain/rgb_gain/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'xf_rgb_gain_accel.cpp' ... 
WARNING: [HLS 200-40] In file included from xf_rgb_gain_accel.cpp:1:
In file included from xf_rgb_gain_accel.cpp:1:
In file included from ./xf_rgb_gain_config.h:12:
In file included from ../../L1/include/.\common/xf_common.hpp:20:
../../L1/include/.\common/xf_structs.hpp:442:33: warning: unknown attribute 'xcl_array_geometry' ignored [-Wattributes]
    DATATYPE* data __attribute((xcl_array_geometry(
                                ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 180.598 ; gain = 85.219
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 180.598 ; gain = 85.219
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'mat_split_i' (xf_rgb_gain_accel.cpp:21) in function 'mat_split_rgb' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'xf::cv::Mat<0, 1080, 1920, 1>::init' into 'xf::cv::Mat<0, 1080, 1920, 1>::Mat.1' (../../L1/include/.\common/xf_structs.hpp:652).
INFO: [XFORM 203-603] Inlining function 'mat_split_rgb' into 'rgb_gain_accel' (xf_rgb_gain_accel.cpp:88).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 180.598 ; gain = 85.219
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xf::cv::Mat<0, 1080, 1920, 1>::read' into 'mat_combin_rgb' (xf_rgb_gain_accel.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::cv::Mat<9, 1080, 1920, 1>::write' into 'mat_combin_rgb' (xf_rgb_gain_accel.cpp:62) automatically.
WARNING: [SYNCHK 200-23] xf_rgb_gain_accel.cpp:55: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 180.598 ; gain = 85.219
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.1' (xf_rgb_gain_accel.cpp:54) in function 'mat_combin_rgb' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (xf_rgb_gain_accel.cpp:54) in function 'mat_combin_rgb' completely with a factor of 1.
INFO: [XFORM 203-602] Inlining function 'xf::cv::Mat<0, 1080, 1920, 1>::read' into 'mat_combin_rgb' (xf_rgb_gain_accel.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::cv::Mat<9, 1080, 1920, 1>::write' into 'mat_combin_rgb' (xf_rgb_gain_accel.cpp:62) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_mat_split_x_proc' (xf_rgb_gain_accel.cpp:14) to a process function for dataflow in function 'rgb_gain_accel'.
WARNING: [XFORM 203-713] Reading dataflow channel 'rgb_img.data.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'rgb_img.data.V' has read operations in process function 'Loop_mat_split_x_proc'.
WARNING: [XFORM 203-713] All the elements of global array 'out_b.data.V' should be updated in process function 'Loop_mat_split_x_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'out_g.data.V' should be updated in process function 'Loop_mat_split_x_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'out_r.data.V' should be updated in process function 'Loop_mat_split_x_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'rgb_img_gain.data.V' should be updated in process function 'mat_combin_rgb', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'rgb_gain_accel', detected/extracted 3 process function(s): 
	 'Block_Mat.exit123_proc4142'
	 'Loop_mat_split_x_proc'
	 'mat_combin_rgb'.
WARNING: [XFORM 203-124] Array  'out_r.data.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'out_g.data.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'out_b.data.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (xf_rgb_gain_accel.cpp:50:17) to (xf_rgb_gain_accel.cpp:49:82) in function 'mat_combin_rgb'... converting 22 basic blocks.
INFO: [XFORM 203-602] Inlining function 'xf::cv::Mat<9, 1080, 1920, 1>::read' into 'Loop_mat_split_x_proc' (xf_rgb_gain_accel.cpp:19->xf_rgb_gain_accel.cpp:88) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 222.020 ; gain = 126.641
INFO: [XFORM 203-541] Flattening a loop nest 'mat_split_x' (xf_rgb_gain_accel.cpp:14:37) in function 'Loop_mat_split_x_proc'.
WARNING: [XFORM 203-631] Renaming function 'xf::cv::Mat<0, 1080, 1920, 1>::write' to 'write' (../../L1/include/.\common/xf_structs.hpp:461)
WARNING: [XFORM 203-631] Renaming function 'Loop_mat_split_x_proc' to 'Loop_mat_split_x_pro' (xf_rgb_gain_accel.cpp:14:79)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit123_proc4142' to 'Block_Mat.exit123_pr' (xf_rgb_gain_accel.cpp:80:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 254.707 ; gain = 159.328
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rgb_gain_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit123_pr' to 'Block_Mat_exit123_pr'.
WARNING: [SYN 201-103] Legalizing function name 'write' to 'write_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit123_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.526 seconds; current allocated memory: 201.710 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 201.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'write'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 201.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 201.909 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_mat_split_x_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mat_split_x_mat_split_y'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 202.204 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 202.372 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mat_combin_rgb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.482 seconds; current allocated memory: 202.827 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 203.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rgb_gain_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 203.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 203.845 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit123_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit123_pr'.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 204.136 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_r'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 204.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_mat_split_x_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_mat_split_x_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 204.825 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mat_combin_rgb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'rgb_gain_accel_fmul_32ns_32ns_32_2_max_dsp_1' to 'rgb_gain_accel_fmbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rgb_gain_accel_uitofp_32ns_32_3_1' to 'rgb_gain_accel_uicud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rgb_gain_accel_fmbkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rgb_gain_accel_uicud': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mat_combin_rgb'.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 205.942 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rgb_gain_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rgb_gain_accel/rgb_img_allocatedFlag' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rgb_gain_accel/rgb_img_rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rgb_gain_accel/rgb_img_cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rgb_gain_accel/rgb_img_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rgb_gain_accel/rgb_img_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rgb_gain_accel/rgb_img_gain_allocatedFlag' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rgb_gain_accel/rgb_img_gain_rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rgb_gain_accel/rgb_img_gain_cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rgb_gain_accel/rgb_img_gain_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rgb_gain_accel/rgb_img_gain_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rgb_gain_accel/r_gain' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rgb_gain_accel/g_gain' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rgb_gain_accel/b_gain' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rgb_gain_accel' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_mat_combin_rgb_U0' to 'start_for_mat_comdEe' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'rgb_gain_accel/rgb_img_allocatedFlag' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'rgb_gain_accel/rgb_img_size' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'rgb_gain_accel/rgb_img_gain_allocatedFlag' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'rgb_gain_accel/rgb_img_gain_size' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rgb_gain_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.523 seconds; current allocated memory: 206.912 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.78 MHz
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_gain_rows_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_gain_cols_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'r_gain_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'g_gain_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'b_gain_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_rows_assign_loc_cha_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_cols_assign_loc_cha_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_b_data_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_g_data_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_r_data_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_mat_comdEe_U(start_for_mat_comdEe)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:32 . Memory (MB): peak = 274.598 ; gain = 179.219
INFO: [VHDL 208-304] Generating VHDL RTL for rgb_gain_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for rgb_gain_accel.
INFO: [HLS 200-112] Total elapsed time: 32.074 seconds; peak allocated memory: 206.912 MB.
