/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [2:0] _03_;
  wire [2:0] _04_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [12:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [10:0] celloutsig_0_14z;
  wire [9:0] celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [7:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire [10:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [2:0] celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_54z;
  wire [13:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [17:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [3:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [30:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  reg [10:0] celloutsig_1_2z;
  wire [21:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = ~(in_data[182] & in_data[110]);
  assign celloutsig_1_10z = !(celloutsig_1_4z ? celloutsig_1_8z : celloutsig_1_6z);
  assign celloutsig_0_20z = !(celloutsig_0_6z ? celloutsig_0_18z : celloutsig_0_0z);
  assign celloutsig_0_29z = !(celloutsig_0_0z ? celloutsig_0_26z[2] : _00_);
  assign celloutsig_0_50z = ~((celloutsig_0_5z[8] | _01_) & in_data[64]);
  assign celloutsig_0_54z = ~((celloutsig_0_50z | celloutsig_0_33z[0]) & celloutsig_0_0z);
  assign celloutsig_1_13z = ~((celloutsig_1_6z | celloutsig_1_10z) & celloutsig_1_0z[1]);
  assign celloutsig_1_18z = ~((celloutsig_1_7z[0] | celloutsig_1_11z) & celloutsig_1_2z[4]);
  assign celloutsig_0_36z = celloutsig_0_15z[8] | ~(celloutsig_0_31z);
  assign celloutsig_0_7z = celloutsig_0_1z | ~(celloutsig_0_4z[2]);
  assign celloutsig_1_12z = celloutsig_1_9z | ~(celloutsig_1_4z);
  assign celloutsig_0_13z = celloutsig_0_4z[2] | ~(in_data[33]);
  assign celloutsig_0_30z = _02_ | ~(celloutsig_0_0z);
  reg [2:0] _18_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _18_ <= 3'h0;
    else _18_ <= celloutsig_0_16z[2:0];
  assign { _03_[2:1], _01_ } = _18_;
  reg [6:0] _19_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _19_ <= 7'h00;
    else _19_ <= { in_data[36:32], celloutsig_0_20z, celloutsig_0_30z };
  assign out_data[38:32] = _19_;
  reg [2:0] _20_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _20_ <= 3'h0;
    else _20_ <= { celloutsig_0_9z[2:1], celloutsig_0_13z };
  assign { _02_, _00_, _04_[0] } = _20_;
  assign celloutsig_0_33z = celloutsig_0_5z[8:6] & celloutsig_0_26z;
  assign celloutsig_1_19z = { celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_16z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_1z } & { celloutsig_1_14z[13:12], celloutsig_1_16z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_13z };
  assign celloutsig_0_11z = celloutsig_0_9z[6:4] & celloutsig_0_9z[6:4];
  assign celloutsig_0_14z = celloutsig_0_9z & { celloutsig_0_5z[13:9], celloutsig_0_10z, celloutsig_0_11z };
  assign celloutsig_0_15z = { celloutsig_0_12z[7:0], celloutsig_0_1z, celloutsig_0_6z } & { in_data[63:56], celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_16z = { celloutsig_0_5z[8], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_11z } & { celloutsig_0_12z[4:2], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_26z = celloutsig_0_9z[3:1] / { 1'h1, celloutsig_0_16z[1], celloutsig_0_8z };
  assign celloutsig_1_9z = celloutsig_1_0z === { celloutsig_1_0z[1:0], celloutsig_1_8z };
  assign celloutsig_0_6z = celloutsig_0_5z[11:3] > in_data[68:60];
  assign celloutsig_0_28z = { celloutsig_0_12z[6:3], celloutsig_0_18z } > { celloutsig_0_23z[3:0], celloutsig_0_24z };
  assign celloutsig_0_35z = { celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_32z, celloutsig_0_18z } && { celloutsig_0_27z[8:4], celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_60z = { celloutsig_0_33z, celloutsig_0_54z, celloutsig_0_29z, celloutsig_0_7z } && { celloutsig_0_41z, celloutsig_0_35z, celloutsig_0_36z, celloutsig_0_51z, celloutsig_0_1z, celloutsig_0_36z };
  assign celloutsig_1_6z = { celloutsig_1_3z[19:17], celloutsig_1_3z[11:10] } && { celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_8z = { in_data[89:85], celloutsig_0_1z } && { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_1_15z = { celloutsig_1_3z[5:4], celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_4z } && { celloutsig_1_14z[4], celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_7z };
  assign celloutsig_0_1z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } && { in_data[93], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_2z = in_data[57:48] && { in_data[50:44], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_24z = { in_data[91:87], celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_10z } && { celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_1z, _02_, _00_, _04_[0] };
  assign celloutsig_0_32z = { in_data[89], celloutsig_0_4z } && celloutsig_0_27z[6:3];
  assign celloutsig_0_31z = celloutsig_0_27z[9:2] < celloutsig_0_23z;
  assign celloutsig_1_16z = { celloutsig_1_14z[12:10], celloutsig_1_11z } % { 1'h1, celloutsig_1_7z[1:0], celloutsig_1_15z };
  assign celloutsig_0_10z = celloutsig_0_4z % { 1'h1, in_data[86:85] };
  assign celloutsig_0_12z = { in_data[17], celloutsig_0_6z, celloutsig_0_9z } % { 1'h1, in_data[7:2], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_0z = in_data[39:35] != in_data[80:76];
  assign celloutsig_0_41z = { celloutsig_0_5z[7:1], celloutsig_0_28z } != { celloutsig_0_24z, celloutsig_0_16z };
  assign celloutsig_0_25z = { celloutsig_0_5z[13:9], celloutsig_0_20z, celloutsig_0_7z } != in_data[86:80];
  assign celloutsig_0_5z = ~ { in_data[47:37], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_4z = { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z } | { in_data[27], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[151:149] | in_data[109:107];
  assign celloutsig_1_1z = in_data[125:122] | { celloutsig_1_0z[1], celloutsig_1_0z };
  assign celloutsig_1_7z = { celloutsig_1_3z[10:7], celloutsig_1_6z } | celloutsig_1_3z[11:7];
  assign celloutsig_1_14z = { in_data[162:147], celloutsig_1_12z, celloutsig_1_13z } | { celloutsig_1_3z[21:17], celloutsig_1_3z[21:17], celloutsig_1_3z[11:5], celloutsig_1_5z };
  assign celloutsig_0_9z = in_data[22:12] | { in_data[68:60], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_51z = | { celloutsig_0_11z[1:0], celloutsig_0_6z };
  assign celloutsig_1_5z = | celloutsig_1_1z[2:0];
  assign celloutsig_0_18z = ~^ { celloutsig_0_9z[2:0], celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_3z = ^ { in_data[82:64], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_23z = { celloutsig_0_16z[4:0], celloutsig_0_10z } <<< { celloutsig_0_5z[13:11], celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_13z };
  assign celloutsig_0_27z = { celloutsig_0_14z[9:2], _02_, _00_, _04_[0] } <<< { celloutsig_0_25z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_26z, celloutsig_0_1z, celloutsig_0_26z, celloutsig_0_7z };
  assign celloutsig_1_8z = ~((celloutsig_1_0z[1] & in_data[157]) | celloutsig_1_4z);
  assign celloutsig_1_11z = ~((celloutsig_1_8z & celloutsig_1_5z) | celloutsig_1_2z[0]);
  always_latch
    if (!clkin_data[64]) celloutsig_1_2z = 11'h000;
    else if (!clkin_data[96]) celloutsig_1_2z = { celloutsig_1_1z[0], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign { celloutsig_1_3z[21:17], celloutsig_1_3z[11:3] } = ~ { celloutsig_1_2z, celloutsig_1_0z };
  assign _03_[0] = _01_;
  assign _04_[2:1] = { _02_, _00_ };
  assign { celloutsig_1_3z[16:12], celloutsig_1_3z[2:0] } = { celloutsig_1_3z[21:17], celloutsig_1_3z[5:3] };
  assign { out_data[128], out_data[126:96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_60z };
endmodule
