#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002131af49f80 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000002131b1ae5c0_0 .net "PC", 31 0, L_000002131b236a30;  1 drivers
v000002131b1accc0_0 .net "cycles_consumed", 31 0, v000002131b1ad300_0;  1 drivers
v000002131b1ac4a0_0 .var "input_clk", 0 0;
v000002131b1acd60_0 .var "rst", 0 0;
S_000002131af596a0 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000002131af49f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000002131b0f0350 .functor NOR 1, v000002131b1ac4a0_0, v000002131b19db90_0, C4<0>, C4<0>;
L_000002131b0f0120 .functor AND 1, v000002131b184250_0, v000002131b184070_0, C4<1>, C4<1>;
L_000002131b0f0740 .functor AND 1, L_000002131b0f0120, L_000002131b1ad440, C4<1>, C4<1>;
L_000002131b0f0890 .functor AND 1, v000002131b171070_0, v000002131b1728d0_0, C4<1>, C4<1>;
L_000002131b0ef8d0 .functor AND 1, L_000002131b0f0890, L_000002131b1adda0, C4<1>, C4<1>;
L_000002131b0f04a0 .functor AND 1, v000002131b19d7d0_0, v000002131b19d730_0, C4<1>, C4<1>;
L_000002131b0f0cf0 .functor AND 1, L_000002131b0f04a0, L_000002131b1ac040, C4<1>, C4<1>;
L_000002131b0efb70 .functor AND 1, v000002131b184250_0, v000002131b184070_0, C4<1>, C4<1>;
L_000002131b0f0ba0 .functor AND 1, L_000002131b0efb70, L_000002131b1ad800, C4<1>, C4<1>;
L_000002131b0efc50 .functor AND 1, v000002131b171070_0, v000002131b1728d0_0, C4<1>, C4<1>;
L_000002131b0f0c10 .functor AND 1, L_000002131b0efc50, L_000002131b1ad9e0, C4<1>, C4<1>;
L_000002131b0efd30 .functor AND 1, v000002131b19d7d0_0, v000002131b19d730_0, C4<1>, C4<1>;
L_000002131b0f0dd0 .functor AND 1, L_000002131b0efd30, L_000002131b1acc20, C4<1>, C4<1>;
L_000002131b1b47e0 .functor NOT 1, L_000002131b0f0350, C4<0>, C4<0>, C4<0>;
L_000002131b1b5e30 .functor NOT 1, L_000002131b0f0350, C4<0>, C4<0>, C4<0>;
L_000002131b21b460 .functor NOT 1, L_000002131b0f0350, C4<0>, C4<0>, C4<0>;
L_000002131b21bcb0 .functor NOT 1, L_000002131b0f0350, C4<0>, C4<0>, C4<0>;
L_000002131b21be00 .functor NOT 1, L_000002131b0f0350, C4<0>, C4<0>, C4<0>;
L_000002131b236a30 .functor BUFZ 32, v000002131b19a8f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002131b19f490_0 .net "EX1_ALU_OPER1", 31 0, L_000002131b1b6220;  1 drivers
v000002131b19f990_0 .net "EX1_ALU_OPER2", 31 0, L_000002131b21a4a0;  1 drivers
v000002131b19f530_0 .net "EX1_PC", 31 0, v000002131b1819b0_0;  1 drivers
v000002131b1a0d90_0 .net "EX1_PFC", 31 0, v000002131b1814b0_0;  1 drivers
v000002131b19e950_0 .net "EX1_PFC_to_IF", 31 0, L_000002131b1b2940;  1 drivers
v000002131b19f030_0 .net "EX1_forward_to_B", 31 0, v000002131b181a50_0;  1 drivers
v000002131b1a0750_0 .net "EX1_is_beq", 0 0, v000002131b181370_0;  1 drivers
v000002131b19f0d0_0 .net "EX1_is_bne", 0 0, v000002131b182630_0;  1 drivers
v000002131b19ebd0_0 .net "EX1_is_jal", 0 0, v000002131b181910_0;  1 drivers
v000002131b1a0070_0 .net "EX1_is_jr", 0 0, v000002131b182810_0;  1 drivers
v000002131b1a0f70_0 .net "EX1_is_oper2_immed", 0 0, v000002131b180a10_0;  1 drivers
v000002131b1a0110_0 .net "EX1_memread", 0 0, v000002131b181550_0;  1 drivers
v000002131b19f5d0_0 .net "EX1_memwrite", 0 0, v000002131b180bf0_0;  1 drivers
v000002131b1a0b10_0 .net "EX1_opcode", 11 0, v000002131b1815f0_0;  1 drivers
v000002131b1a0930_0 .net "EX1_predicted", 0 0, v000002131b181af0_0;  1 drivers
v000002131b19fcb0_0 .net "EX1_rd_ind", 4 0, v000002131b181050_0;  1 drivers
v000002131b1a01b0_0 .net "EX1_rd_indzero", 0 0, v000002131b181690_0;  1 drivers
v000002131b1a0390_0 .net "EX1_regwrite", 0 0, v000002131b181730_0;  1 drivers
v000002131b1a0250_0 .net "EX1_rs1", 31 0, v000002131b182b30_0;  1 drivers
v000002131b19f2b0_0 .net "EX1_rs1_ind", 4 0, v000002131b181b90_0;  1 drivers
v000002131b1a0cf0_0 .net "EX1_rs2", 31 0, v000002131b182450_0;  1 drivers
v000002131b19fad0_0 .net "EX1_rs2_ind", 4 0, v000002131b1817d0_0;  1 drivers
v000002131b1a0890_0 .net "EX1_rs2_out", 31 0, L_000002131b21add0;  1 drivers
v000002131b19ec70_0 .net "EX2_ALU_OPER1", 31 0, v000002131b183210_0;  1 drivers
v000002131b19f350_0 .net "EX2_ALU_OPER2", 31 0, v000002131b1832b0_0;  1 drivers
v000002131b19fa30_0 .net "EX2_ALU_OUT", 31 0, L_000002131b1b29e0;  1 drivers
v000002131b19f170_0 .net "EX2_PC", 31 0, v000002131b1838f0_0;  1 drivers
v000002131b19f3f0_0 .net "EX2_PFC_to_IF", 31 0, v000002131b183350_0;  1 drivers
v000002131b1a02f0_0 .net "EX2_forward_to_B", 31 0, v000002131b183990_0;  1 drivers
v000002131b19fb70_0 .net "EX2_is_beq", 0 0, v000002131b183a30_0;  1 drivers
v000002131b1a0430_0 .net "EX2_is_bne", 0 0, v000002131b183ad0_0;  1 drivers
v000002131b1a1010_0 .net "EX2_is_jal", 0 0, v000002131b183b70_0;  1 drivers
v000002131b19f670_0 .net "EX2_is_jr", 0 0, v000002131b183c10_0;  1 drivers
v000002131b19f210_0 .net "EX2_is_oper2_immed", 0 0, v000002131b184430_0;  1 drivers
v000002131b1a04d0_0 .net "EX2_memread", 0 0, v000002131b183f30_0;  1 drivers
v000002131b19ffd0_0 .net "EX2_memwrite", 0 0, v000002131b183cb0_0;  1 drivers
v000002131b19f710_0 .net "EX2_opcode", 11 0, v000002131b1844d0_0;  1 drivers
v000002131b19fd50_0 .net "EX2_predicted", 0 0, v000002131b183fd0_0;  1 drivers
v000002131b19ed10_0 .net "EX2_rd_ind", 4 0, v000002131b182f90_0;  1 drivers
v000002131b1a0570_0 .net "EX2_rd_indzero", 0 0, v000002131b184070_0;  1 drivers
v000002131b19f8f0_0 .net "EX2_regwrite", 0 0, v000002131b184250_0;  1 drivers
v000002131b19ea90_0 .net "EX2_rs1", 31 0, v000002131b183df0_0;  1 drivers
v000002131b19ef90_0 .net "EX2_rs1_ind", 4 0, v000002131b184110_0;  1 drivers
v000002131b1a09d0_0 .net "EX2_rs2_ind", 4 0, v000002131b1842f0_0;  1 drivers
v000002131b19fe90_0 .net "EX2_rs2_out", 31 0, v000002131b183030_0;  1 drivers
v000002131b19ff30_0 .net "ID_INST", 31 0, v000002131b187fa0_0;  1 drivers
v000002131b1a0610_0 .net "ID_PC", 31 0, v000002131b188040_0;  1 drivers
v000002131b1a07f0_0 .net "ID_PFC_to_EX", 31 0, L_000002131b1b0e60;  1 drivers
v000002131b19f7b0_0 .net "ID_PFC_to_IF", 31 0, L_000002131b1b0140;  1 drivers
v000002131b1a0a70_0 .net "ID_forward_to_B", 31 0, L_000002131b1aeac0;  1 drivers
v000002131b19f850_0 .net "ID_is_beq", 0 0, L_000002131b1b0960;  1 drivers
v000002131b1a0bb0_0 .net "ID_is_bne", 0 0, L_000002131b1af600;  1 drivers
v000002131b1a0c50_0 .net "ID_is_j", 0 0, L_000002131b1af380;  1 drivers
v000002131b19ee50_0 .net "ID_is_jal", 0 0, L_000002131b1afc40;  1 drivers
v000002131b19eef0_0 .net "ID_is_jr", 0 0, L_000002131b1b0aa0;  1 drivers
v000002131b1a0e30_0 .net "ID_is_oper2_immed", 0 0, L_000002131b1b4fc0;  1 drivers
v000002131b1a0ed0_0 .net "ID_memread", 0 0, L_000002131b1aea20;  1 drivers
v000002131b1a10b0_0 .net "ID_memwrite", 0 0, L_000002131b1aed40;  1 drivers
v000002131b19e9f0_0 .net "ID_opcode", 11 0, v000002131b19b390_0;  1 drivers
v000002131b19eb30_0 .net "ID_predicted", 0 0, v000002131b18c000_0;  1 drivers
v000002131b1a1830_0 .net "ID_rd_ind", 4 0, v000002131b19b430_0;  1 drivers
v000002131b1a1650_0 .net "ID_regwrite", 0 0, L_000002131b1aeb60;  1 drivers
v000002131b1a11f0_0 .net "ID_rs1", 31 0, v000002131b185480_0;  1 drivers
v000002131b1a15b0_0 .net "ID_rs1_ind", 4 0, v000002131b19c010_0;  1 drivers
v000002131b1a1290_0 .net "ID_rs2", 31 0, v000002131b185fc0_0;  1 drivers
v000002131b1a16f0_0 .net "ID_rs2_ind", 4 0, v000002131b19b890_0;  1 drivers
v000002131b1a1150_0 .net "IF_INST", 31 0, L_000002131b1b4460;  1 drivers
v000002131b1a1790_0 .net "IF_pc", 31 0, v000002131b19a8f0_0;  1 drivers
v000002131b1a1330_0 .net "MEM_ALU_OUT", 31 0, v000002131b172bf0_0;  1 drivers
v000002131b1a13d0_0 .net "MEM_Data_mem_out", 31 0, v000002131b19e1d0_0;  1 drivers
v000002131b1a1470_0 .net "MEM_memread", 0 0, v000002131b1734b0_0;  1 drivers
v000002131b1a1510_0 .net "MEM_memwrite", 0 0, v000002131b1719d0_0;  1 drivers
v000002131b1b3980_0 .net "MEM_opcode", 11 0, v000002131b171430_0;  1 drivers
v000002131b1b37a0_0 .net "MEM_rd_ind", 4 0, v000002131b1714d0_0;  1 drivers
v000002131b1b38e0_0 .net "MEM_rd_indzero", 0 0, v000002131b1728d0_0;  1 drivers
v000002131b1b3a20_0 .net "MEM_regwrite", 0 0, v000002131b171070_0;  1 drivers
v000002131b1b3de0_0 .net "MEM_rs2", 31 0, v000002131b171ed0_0;  1 drivers
v000002131b1b3ca0_0 .net "PC", 31 0, L_000002131b236a30;  alias, 1 drivers
v000002131b1b3700_0 .net "STALL_ID1_FLUSH", 0 0, v000002131b18c6e0_0;  1 drivers
v000002131b1b3840_0 .net "STALL_ID2_FLUSH", 0 0, v000002131b18c780_0;  1 drivers
v000002131b1b3d40_0 .net "STALL_IF_FLUSH", 0 0, v000002131b18cbe0_0;  1 drivers
v000002131b1b3ac0_0 .net "WB_ALU_OUT", 31 0, v000002131b19de10_0;  1 drivers
v000002131b1b3b60_0 .net "WB_Data_mem_out", 31 0, v000002131b19c8d0_0;  1 drivers
v000002131b1b3c00_0 .net "WB_memread", 0 0, v000002131b19d5f0_0;  1 drivers
v000002131b1ae340_0 .net "WB_rd_ind", 4 0, v000002131b19d690_0;  1 drivers
v000002131b1ac220_0 .net "WB_rd_indzero", 0 0, v000002131b19d730_0;  1 drivers
v000002131b1ad080_0 .net "WB_regwrite", 0 0, v000002131b19d7d0_0;  1 drivers
v000002131b1ad620_0 .net "Wrong_prediction", 0 0, L_000002131b21bbd0;  1 drivers
v000002131b1ac860_0 .net *"_ivl_1", 0 0, L_000002131b0f0120;  1 drivers
v000002131b1acf40_0 .net *"_ivl_13", 0 0, L_000002131b0f04a0;  1 drivers
v000002131b1add00_0 .net *"_ivl_14", 0 0, L_000002131b1ac040;  1 drivers
v000002131b1ac680_0 .net *"_ivl_19", 0 0, L_000002131b0efb70;  1 drivers
v000002131b1ac180_0 .net *"_ivl_2", 0 0, L_000002131b1ad440;  1 drivers
v000002131b1ac900_0 .net *"_ivl_20", 0 0, L_000002131b1ad800;  1 drivers
v000002131b1ae520_0 .net *"_ivl_25", 0 0, L_000002131b0efc50;  1 drivers
v000002131b1ad4e0_0 .net *"_ivl_26", 0 0, L_000002131b1ad9e0;  1 drivers
v000002131b1ac540_0 .net *"_ivl_31", 0 0, L_000002131b0efd30;  1 drivers
v000002131b1ad120_0 .net *"_ivl_32", 0 0, L_000002131b1acc20;  1 drivers
v000002131b1adee0_0 .net *"_ivl_40", 31 0, L_000002131b1aede0;  1 drivers
L_000002131b1d0c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002131b1acfe0_0 .net *"_ivl_43", 26 0, L_000002131b1d0c58;  1 drivers
L_000002131b1d0ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002131b1ac720_0 .net/2u *"_ivl_44", 31 0, L_000002131b1d0ca0;  1 drivers
v000002131b1ad3a0_0 .net *"_ivl_52", 31 0, L_000002131b2242f0;  1 drivers
L_000002131b1d0d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002131b1ae3e0_0 .net *"_ivl_55", 26 0, L_000002131b1d0d30;  1 drivers
L_000002131b1d0d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002131b1ade40_0 .net/2u *"_ivl_56", 31 0, L_000002131b1d0d78;  1 drivers
v000002131b1ad1c0_0 .net *"_ivl_7", 0 0, L_000002131b0f0890;  1 drivers
v000002131b1ada80_0 .net *"_ivl_8", 0 0, L_000002131b1adda0;  1 drivers
v000002131b1ad260_0 .net "alu_selA", 1 0, L_000002131b1ad760;  1 drivers
v000002131b1ae660_0 .net "alu_selB", 1 0, L_000002131b1ace00;  1 drivers
v000002131b1ac0e0_0 .net "clk", 0 0, L_000002131b0f0350;  1 drivers
v000002131b1ad300_0 .var "cycles_consumed", 31 0;
v000002131b1aca40_0 .net "exhaz", 0 0, L_000002131b0ef8d0;  1 drivers
v000002131b1ac9a0_0 .net "exhaz2", 0 0, L_000002131b0f0c10;  1 drivers
v000002131b1ad6c0_0 .net "hlt", 0 0, v000002131b19db90_0;  1 drivers
v000002131b1ae2a0_0 .net "idhaz", 0 0, L_000002131b0f0740;  1 drivers
v000002131b1ad940_0 .net "idhaz2", 0 0, L_000002131b0f0ba0;  1 drivers
v000002131b1ac5e0_0 .net "if_id_write", 0 0, v000002131b18cb40_0;  1 drivers
v000002131b1acae0_0 .net "input_clk", 0 0, v000002131b1ac4a0_0;  1 drivers
v000002131b1ac7c0_0 .net "is_branch_and_taken", 0 0, L_000002131b1b52d0;  1 drivers
v000002131b1ad8a0_0 .net "memhaz", 0 0, L_000002131b0f0cf0;  1 drivers
v000002131b1ad580_0 .net "memhaz2", 0 0, L_000002131b0f0dd0;  1 drivers
v000002131b1acb80_0 .net "pc_src", 2 0, L_000002131b1b0c80;  1 drivers
v000002131b1ae480_0 .net "pc_write", 0 0, v000002131b18cc80_0;  1 drivers
v000002131b1ae020_0 .net "rst", 0 0, v000002131b1acd60_0;  1 drivers
v000002131b1ac2c0_0 .net "store_rs2_forward", 1 0, L_000002131b1adf80;  1 drivers
v000002131b1acea0_0 .net "wdata_to_reg_file", 31 0, L_000002131b236410;  1 drivers
E_000002131b0fa7c0/0 .event negedge, v000002131b18b740_0;
E_000002131b0fa7c0/1 .event posedge, v000002131b173370_0;
E_000002131b0fa7c0 .event/or E_000002131b0fa7c0/0, E_000002131b0fa7c0/1;
L_000002131b1ad440 .cmp/eq 5, v000002131b182f90_0, v000002131b181b90_0;
L_000002131b1adda0 .cmp/eq 5, v000002131b1714d0_0, v000002131b181b90_0;
L_000002131b1ac040 .cmp/eq 5, v000002131b19d690_0, v000002131b181b90_0;
L_000002131b1ad800 .cmp/eq 5, v000002131b182f90_0, v000002131b1817d0_0;
L_000002131b1ad9e0 .cmp/eq 5, v000002131b1714d0_0, v000002131b1817d0_0;
L_000002131b1acc20 .cmp/eq 5, v000002131b19d690_0, v000002131b1817d0_0;
L_000002131b1aede0 .concat [ 5 27 0 0], v000002131b19b430_0, L_000002131b1d0c58;
L_000002131b1aee80 .cmp/ne 32, L_000002131b1aede0, L_000002131b1d0ca0;
L_000002131b2242f0 .concat [ 5 27 0 0], v000002131b182f90_0, L_000002131b1d0d30;
L_000002131b2247f0 .cmp/ne 32, L_000002131b2242f0, L_000002131b1d0d78;
S_000002131ae5d800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000002131af596a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000002131b0f0820 .functor NOT 1, L_000002131b0ef8d0, C4<0>, C4<0>, C4<0>;
L_000002131b0f0970 .functor AND 1, L_000002131b0f0cf0, L_000002131b0f0820, C4<1>, C4<1>;
L_000002131b0f0b30 .functor OR 1, L_000002131b0f0740, L_000002131b0f0970, C4<0>, C4<0>;
L_000002131b0f09e0 .functor OR 1, L_000002131b0f0740, L_000002131b0ef8d0, C4<0>, C4<0>;
v000002131b116460_0 .net *"_ivl_12", 0 0, L_000002131b0f09e0;  1 drivers
v000002131b116aa0_0 .net *"_ivl_2", 0 0, L_000002131b0f0820;  1 drivers
v000002131b116f00_0 .net *"_ivl_5", 0 0, L_000002131b0f0970;  1 drivers
v000002131b115f60_0 .net *"_ivl_7", 0 0, L_000002131b0f0b30;  1 drivers
v000002131b117040_0 .net "alu_selA", 1 0, L_000002131b1ad760;  alias, 1 drivers
v000002131b117180_0 .net "exhaz", 0 0, L_000002131b0ef8d0;  alias, 1 drivers
v000002131b116280_0 .net "idhaz", 0 0, L_000002131b0f0740;  alias, 1 drivers
v000002131b117360_0 .net "memhaz", 0 0, L_000002131b0f0cf0;  alias, 1 drivers
L_000002131b1ad760 .concat8 [ 1 1 0 0], L_000002131b0f0b30, L_000002131b0f09e0;
S_000002131ae5d990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000002131af596a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000002131b0f0d60 .functor NOT 1, L_000002131b0f0c10, C4<0>, C4<0>, C4<0>;
L_000002131b0f0eb0 .functor AND 1, L_000002131b0f0dd0, L_000002131b0f0d60, C4<1>, C4<1>;
L_000002131b0f0f20 .functor OR 1, L_000002131b0f0ba0, L_000002131b0f0eb0, C4<0>, C4<0>;
L_000002131b0f0f90 .functor NOT 1, v000002131b180a10_0, C4<0>, C4<0>, C4<0>;
L_000002131b0f1000 .functor AND 1, L_000002131b0f0f20, L_000002131b0f0f90, C4<1>, C4<1>;
L_000002131b0f1230 .functor OR 1, L_000002131b0f0ba0, L_000002131b0f0c10, C4<0>, C4<0>;
L_000002131b0f1310 .functor NOT 1, v000002131b180a10_0, C4<0>, C4<0>, C4<0>;
L_000002131b0f1620 .functor AND 1, L_000002131b0f1230, L_000002131b0f1310, C4<1>, C4<1>;
v000002131b116320_0 .net "EX1_is_oper2_immed", 0 0, v000002131b180a10_0;  alias, 1 drivers
v000002131b1170e0_0 .net *"_ivl_11", 0 0, L_000002131b0f1000;  1 drivers
v000002131b115ba0_0 .net *"_ivl_16", 0 0, L_000002131b0f1230;  1 drivers
v000002131b115e20_0 .net *"_ivl_17", 0 0, L_000002131b0f1310;  1 drivers
v000002131b116500_0 .net *"_ivl_2", 0 0, L_000002131b0f0d60;  1 drivers
v000002131b115ec0_0 .net *"_ivl_20", 0 0, L_000002131b0f1620;  1 drivers
v000002131b1175e0_0 .net *"_ivl_5", 0 0, L_000002131b0f0eb0;  1 drivers
v000002131b1172c0_0 .net *"_ivl_7", 0 0, L_000002131b0f0f20;  1 drivers
v000002131b1163c0_0 .net *"_ivl_8", 0 0, L_000002131b0f0f90;  1 drivers
v000002131b117400_0 .net "alu_selB", 1 0, L_000002131b1ace00;  alias, 1 drivers
v000002131b117720_0 .net "exhaz", 0 0, L_000002131b0f0c10;  alias, 1 drivers
v000002131b1177c0_0 .net "idhaz", 0 0, L_000002131b0f0ba0;  alias, 1 drivers
v000002131b115920_0 .net "memhaz", 0 0, L_000002131b0f0dd0;  alias, 1 drivers
L_000002131b1ace00 .concat8 [ 1 1 0 0], L_000002131b0f1000, L_000002131b0f1620;
S_000002131ae569c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000002131af596a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000002131b0f17e0 .functor NOT 1, L_000002131b0f0c10, C4<0>, C4<0>, C4<0>;
L_000002131b0f1700 .functor AND 1, L_000002131b0f0dd0, L_000002131b0f17e0, C4<1>, C4<1>;
L_000002131b0f1770 .functor OR 1, L_000002131b0f0ba0, L_000002131b0f1700, C4<0>, C4<0>;
L_000002131b0f1540 .functor OR 1, L_000002131b0f0ba0, L_000002131b0f0c10, C4<0>, C4<0>;
v000002131b1159c0_0 .net *"_ivl_12", 0 0, L_000002131b0f1540;  1 drivers
v000002131b1165a0_0 .net *"_ivl_2", 0 0, L_000002131b0f17e0;  1 drivers
v000002131b116000_0 .net *"_ivl_5", 0 0, L_000002131b0f1700;  1 drivers
v000002131b115a60_0 .net *"_ivl_7", 0 0, L_000002131b0f1770;  1 drivers
v000002131b116640_0 .net "exhaz", 0 0, L_000002131b0f0c10;  alias, 1 drivers
v000002131b1166e0_0 .net "idhaz", 0 0, L_000002131b0f0ba0;  alias, 1 drivers
v000002131b096bc0_0 .net "memhaz", 0 0, L_000002131b0f0dd0;  alias, 1 drivers
v000002131b095720_0 .net "store_rs2_forward", 1 0, L_000002131b1adf80;  alias, 1 drivers
L_000002131b1adf80 .concat8 [ 1 1 0 0], L_000002131b0f1770, L_000002131b0f1540;
S_000002131ae56b50 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_000002131af596a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000002131b095d60_0 .net "EX_ALU_OUT", 31 0, L_000002131b1b29e0;  alias, 1 drivers
v000002131b0961c0_0 .net "EX_memread", 0 0, v000002131b183f30_0;  alias, 1 drivers
v000002131b07dd70_0 .net "EX_memwrite", 0 0, v000002131b183cb0_0;  alias, 1 drivers
v000002131b07de10_0 .net "EX_opcode", 11 0, v000002131b1844d0_0;  alias, 1 drivers
v000002131b171e30_0 .net "EX_rd_ind", 4 0, v000002131b182f90_0;  alias, 1 drivers
v000002131b1732d0_0 .net "EX_rd_indzero", 0 0, L_000002131b2247f0;  1 drivers
v000002131b1711b0_0 .net "EX_regwrite", 0 0, v000002131b184250_0;  alias, 1 drivers
v000002131b171930_0 .net "EX_rs2_out", 31 0, v000002131b183030_0;  alias, 1 drivers
v000002131b172bf0_0 .var "MEM_ALU_OUT", 31 0;
v000002131b1734b0_0 .var "MEM_memread", 0 0;
v000002131b1719d0_0 .var "MEM_memwrite", 0 0;
v000002131b171430_0 .var "MEM_opcode", 11 0;
v000002131b1714d0_0 .var "MEM_rd_ind", 4 0;
v000002131b1728d0_0 .var "MEM_rd_indzero", 0 0;
v000002131b171070_0 .var "MEM_regwrite", 0 0;
v000002131b171ed0_0 .var "MEM_rs2", 31 0;
v000002131b171f70_0 .net "clk", 0 0, L_000002131b21bcb0;  1 drivers
v000002131b173370_0 .net "rst", 0 0, v000002131b1acd60_0;  alias, 1 drivers
E_000002131b0fa680 .event posedge, v000002131b173370_0, v000002131b171f70_0;
S_000002131af39ad0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000002131af596a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000002131af21470 .param/l "add" 0 9 6, C4<000000100000>;
P_000002131af214a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002131af214e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002131af21518 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002131af21550 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002131af21588 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002131af215c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002131af215f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002131af21630 .param/l "j" 0 9 19, C4<000010000000>;
P_000002131af21668 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002131af216a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002131af216d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002131af21710 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002131af21748 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002131af21780 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002131af217b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002131af217f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002131af21828 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002131af21860 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002131af21898 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002131af218d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002131af21908 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002131af21940 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002131af21978 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002131af219b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002131b21b9a0 .functor XOR 1, L_000002131b21b4d0, v000002131b183fd0_0, C4<0>, C4<0>;
L_000002131b21be70 .functor NOT 1, L_000002131b21b9a0, C4<0>, C4<0>, C4<0>;
L_000002131b21bc40 .functor OR 1, v000002131b1acd60_0, L_000002131b21be70, C4<0>, C4<0>;
L_000002131b21bbd0 .functor NOT 1, L_000002131b21bc40, C4<0>, C4<0>, C4<0>;
v000002131b175580_0 .net "ALU_OP", 3 0, v000002131b175080_0;  1 drivers
v000002131b178960_0 .net "BranchDecision", 0 0, L_000002131b21b4d0;  1 drivers
v000002131b1779c0_0 .net "CF", 0 0, v000002131b1776a0_0;  1 drivers
v000002131b177a60_0 .net "EX_opcode", 11 0, v000002131b1844d0_0;  alias, 1 drivers
v000002131b177f60_0 .net "Wrong_prediction", 0 0, L_000002131b21bbd0;  alias, 1 drivers
v000002131b177b00_0 .net "ZF", 0 0, L_000002131b21b690;  1 drivers
L_000002131b1d0ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002131b1785a0_0 .net/2u *"_ivl_0", 31 0, L_000002131b1d0ce8;  1 drivers
v000002131b1781e0_0 .net *"_ivl_11", 0 0, L_000002131b21bc40;  1 drivers
v000002131b178140_0 .net *"_ivl_2", 31 0, L_000002131b1b14a0;  1 drivers
v000002131b178280_0 .net *"_ivl_6", 0 0, L_000002131b21b9a0;  1 drivers
v000002131b178b40_0 .net *"_ivl_8", 0 0, L_000002131b21be70;  1 drivers
v000002131b178640_0 .net "alu_out", 31 0, L_000002131b1b29e0;  alias, 1 drivers
v000002131b178be0_0 .net "alu_outw", 31 0, v000002131b174fe0_0;  1 drivers
v000002131b178a00_0 .net "is_beq", 0 0, v000002131b183a30_0;  alias, 1 drivers
v000002131b178d20_0 .net "is_bne", 0 0, v000002131b183ad0_0;  alias, 1 drivers
v000002131b1786e0_0 .net "is_jal", 0 0, v000002131b183b70_0;  alias, 1 drivers
v000002131b178aa0_0 .net "oper1", 31 0, v000002131b183210_0;  alias, 1 drivers
v000002131b178500_0 .net "oper2", 31 0, v000002131b1832b0_0;  alias, 1 drivers
v000002131b177d80_0 .net "pc", 31 0, v000002131b1838f0_0;  alias, 1 drivers
v000002131b177ba0_0 .net "predicted", 0 0, v000002131b183fd0_0;  alias, 1 drivers
v000002131b178320_0 .net "rst", 0 0, v000002131b1acd60_0;  alias, 1 drivers
L_000002131b1b14a0 .arith/sum 32, v000002131b1838f0_0, L_000002131b1d0ce8;
L_000002131b1b29e0 .functor MUXZ 32, v000002131b174fe0_0, L_000002131b1b14a0, v000002131b183b70_0, C4<>;
S_000002131af39c60 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000002131af39ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000002131b21a200 .functor AND 1, v000002131b183a30_0, L_000002131b21b380, C4<1>, C4<1>;
L_000002131b21b310 .functor NOT 1, L_000002131b21b380, C4<0>, C4<0>, C4<0>;
L_000002131b21a2e0 .functor AND 1, v000002131b183ad0_0, L_000002131b21b310, C4<1>, C4<1>;
L_000002131b21b4d0 .functor OR 1, L_000002131b21a200, L_000002131b21a2e0, C4<0>, C4<0>;
v000002131b176b60_0 .net "BranchDecision", 0 0, L_000002131b21b4d0;  alias, 1 drivers
v000002131b176ca0_0 .net *"_ivl_2", 0 0, L_000002131b21b310;  1 drivers
v000002131b176d40_0 .net "is_beq", 0 0, v000002131b183a30_0;  alias, 1 drivers
v000002131b176e80_0 .net "is_beq_taken", 0 0, L_000002131b21a200;  1 drivers
v000002131b176f20_0 .net "is_bne", 0 0, v000002131b183ad0_0;  alias, 1 drivers
v000002131b176fc0_0 .net "is_bne_taken", 0 0, L_000002131b21a2e0;  1 drivers
v000002131b177060_0 .net "is_eq", 0 0, L_000002131b21b380;  1 drivers
v000002131b177100_0 .net "oper1", 31 0, v000002131b183210_0;  alias, 1 drivers
v000002131b1771a0_0 .net "oper2", 31 0, v000002131b1832b0_0;  alias, 1 drivers
S_000002131af83170 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000002131af39c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000002131b21a040 .functor XOR 1, L_000002131b1b1680, L_000002131b1b2c60, C4<0>, C4<0>;
L_000002131b21aac0 .functor XOR 1, L_000002131b1b2d00, L_000002131b1b2da0, C4<0>, C4<0>;
L_000002131b21ae40 .functor XOR 1, L_000002131b1b2f80, L_000002131b1b3020, C4<0>, C4<0>;
L_000002131b21a270 .functor XOR 1, L_000002131b1b30c0, L_000002131b1b1540, C4<0>, C4<0>;
L_000002131b21aeb0 .functor XOR 1, L_000002131b1b17c0, L_000002131b1b3160, C4<0>, C4<0>;
L_000002131b21a510 .functor XOR 1, L_000002131b1b3200, L_000002131b1b1900, C4<0>, C4<0>;
L_000002131b21b0e0 .functor XOR 1, L_000002131b222950, L_000002131b2219b0, C4<0>, C4<0>;
L_000002131b21b3f0 .functor XOR 1, L_000002131b222090, L_000002131b2210f0, C4<0>, C4<0>;
L_000002131b21a740 .functor XOR 1, L_000002131b221370, L_000002131b222bd0, C4<0>, C4<0>;
L_000002131b21a0b0 .functor XOR 1, L_000002131b221eb0, L_000002131b220d30, C4<0>, C4<0>;
L_000002131b21b850 .functor XOR 1, L_000002131b221410, L_000002131b221a50, C4<0>, C4<0>;
L_000002131b21b700 .functor XOR 1, L_000002131b220f10, L_000002131b2221d0, C4<0>, C4<0>;
L_000002131b21b000 .functor XOR 1, L_000002131b222b30, L_000002131b221910, C4<0>, C4<0>;
L_000002131b21b2a0 .functor XOR 1, L_000002131b220970, L_000002131b222d10, C4<0>, C4<0>;
L_000002131b21a820 .functor XOR 1, L_000002131b222c70, L_000002131b222270, C4<0>, C4<0>;
L_000002131b21a430 .functor XOR 1, L_000002131b221d70, L_000002131b221af0, C4<0>, C4<0>;
L_000002131b21a580 .functor XOR 1, L_000002131b222310, L_000002131b221690, C4<0>, C4<0>;
L_000002131b21a900 .functor XOR 1, L_000002131b222770, L_000002131b221550, C4<0>, C4<0>;
L_000002131b21b7e0 .functor XOR 1, L_000002131b2226d0, L_000002131b220ab0, C4<0>, C4<0>;
L_000002131b21af20 .functor XOR 1, L_000002131b221190, L_000002131b2217d0, C4<0>, C4<0>;
L_000002131b21b770 .functor XOR 1, L_000002131b2214b0, L_000002131b221b90, C4<0>, C4<0>;
L_000002131b21a190 .functor XOR 1, L_000002131b221c30, L_000002131b221e10, C4<0>, C4<0>;
L_000002131b21af90 .functor XOR 1, L_000002131b220a10, L_000002131b220b50, C4<0>, C4<0>;
L_000002131b21aa50 .functor XOR 1, L_000002131b221230, L_000002131b222db0, C4<0>, C4<0>;
L_000002131b21b8c0 .functor XOR 1, L_000002131b222e50, L_000002131b222810, C4<0>, C4<0>;
L_000002131b21ab30 .functor XOR 1, L_000002131b222130, L_000002131b221730, C4<0>, C4<0>;
L_000002131b21a7b0 .functor XOR 1, L_000002131b221cd0, L_000002131b220fb0, C4<0>, C4<0>;
L_000002131b21b070 .functor XOR 1, L_000002131b2228b0, L_000002131b222ef0, C4<0>, C4<0>;
L_000002131b21b150 .functor XOR 1, L_000002131b222590, L_000002131b2229f0, C4<0>, C4<0>;
L_000002131b21b930 .functor XOR 1, L_000002131b222450, L_000002131b222630, C4<0>, C4<0>;
L_000002131b21b1c0 .functor XOR 1, L_000002131b220e70, L_000002131b220790, C4<0>, C4<0>;
L_000002131b21b230 .functor XOR 1, L_000002131b221f50, L_000002131b2215f0, C4<0>, C4<0>;
L_000002131b21b380/0/0 .functor OR 1, L_000002131b221870, L_000002131b2208d0, L_000002131b222a90, L_000002131b220bf0;
L_000002131b21b380/0/4 .functor OR 1, L_000002131b2212d0, L_000002131b2223b0, L_000002131b220c90, L_000002131b220dd0;
L_000002131b21b380/0/8 .functor OR 1, L_000002131b221050, L_000002131b221ff0, L_000002131b2224f0, L_000002131b2244d0;
L_000002131b21b380/0/12 .functor OR 1, L_000002131b223cb0, L_000002131b223a30, L_000002131b223530, L_000002131b223210;
L_000002131b21b380/0/16 .functor OR 1, L_000002131b223990, L_000002131b2255b0, L_000002131b224570, L_000002131b2235d0;
L_000002131b21b380/0/20 .functor OR 1, L_000002131b2241b0, L_000002131b224f70, L_000002131b224250, L_000002131b223d50;
L_000002131b21b380/0/24 .functor OR 1, L_000002131b223710, L_000002131b2249d0, L_000002131b224bb0, L_000002131b224c50;
L_000002131b21b380/0/28 .functor OR 1, L_000002131b225330, L_000002131b224a70, L_000002131b223670, L_000002131b2237b0;
L_000002131b21b380/1/0 .functor OR 1, L_000002131b21b380/0/0, L_000002131b21b380/0/4, L_000002131b21b380/0/8, L_000002131b21b380/0/12;
L_000002131b21b380/1/4 .functor OR 1, L_000002131b21b380/0/16, L_000002131b21b380/0/20, L_000002131b21b380/0/24, L_000002131b21b380/0/28;
L_000002131b21b380 .functor NOR 1, L_000002131b21b380/1/0, L_000002131b21b380/1/4, C4<0>, C4<0>;
v000002131b172150_0 .net *"_ivl_0", 0 0, L_000002131b21a040;  1 drivers
v000002131b173550_0 .net *"_ivl_101", 0 0, L_000002131b221690;  1 drivers
v000002131b173230_0 .net *"_ivl_102", 0 0, L_000002131b21a900;  1 drivers
v000002131b1717f0_0 .net *"_ivl_105", 0 0, L_000002131b222770;  1 drivers
v000002131b172f10_0 .net *"_ivl_107", 0 0, L_000002131b221550;  1 drivers
v000002131b173410_0 .net *"_ivl_108", 0 0, L_000002131b21b7e0;  1 drivers
v000002131b172fb0_0 .net *"_ivl_11", 0 0, L_000002131b1b2da0;  1 drivers
v000002131b171c50_0 .net *"_ivl_111", 0 0, L_000002131b2226d0;  1 drivers
v000002131b170fd0_0 .net *"_ivl_113", 0 0, L_000002131b220ab0;  1 drivers
v000002131b172290_0 .net *"_ivl_114", 0 0, L_000002131b21af20;  1 drivers
v000002131b172010_0 .net *"_ivl_117", 0 0, L_000002131b221190;  1 drivers
v000002131b1721f0_0 .net *"_ivl_119", 0 0, L_000002131b2217d0;  1 drivers
v000002131b173190_0 .net *"_ivl_12", 0 0, L_000002131b21ae40;  1 drivers
v000002131b171a70_0 .net *"_ivl_120", 0 0, L_000002131b21b770;  1 drivers
v000002131b172330_0 .net *"_ivl_123", 0 0, L_000002131b2214b0;  1 drivers
v000002131b1735f0_0 .net *"_ivl_125", 0 0, L_000002131b221b90;  1 drivers
v000002131b173690_0 .net *"_ivl_126", 0 0, L_000002131b21a190;  1 drivers
v000002131b171750_0 .net *"_ivl_129", 0 0, L_000002131b221c30;  1 drivers
v000002131b1720b0_0 .net *"_ivl_131", 0 0, L_000002131b221e10;  1 drivers
v000002131b171b10_0 .net *"_ivl_132", 0 0, L_000002131b21af90;  1 drivers
v000002131b170f30_0 .net *"_ivl_135", 0 0, L_000002131b220a10;  1 drivers
v000002131b171110_0 .net *"_ivl_137", 0 0, L_000002131b220b50;  1 drivers
v000002131b171250_0 .net *"_ivl_138", 0 0, L_000002131b21aa50;  1 drivers
v000002131b172830_0 .net *"_ivl_141", 0 0, L_000002131b221230;  1 drivers
v000002131b1712f0_0 .net *"_ivl_143", 0 0, L_000002131b222db0;  1 drivers
v000002131b171390_0 .net *"_ivl_144", 0 0, L_000002131b21b8c0;  1 drivers
v000002131b171570_0 .net *"_ivl_147", 0 0, L_000002131b222e50;  1 drivers
v000002131b173050_0 .net *"_ivl_149", 0 0, L_000002131b222810;  1 drivers
v000002131b171cf0_0 .net *"_ivl_15", 0 0, L_000002131b1b2f80;  1 drivers
v000002131b171610_0 .net *"_ivl_150", 0 0, L_000002131b21ab30;  1 drivers
v000002131b1723d0_0 .net *"_ivl_153", 0 0, L_000002131b222130;  1 drivers
v000002131b172470_0 .net *"_ivl_155", 0 0, L_000002131b221730;  1 drivers
v000002131b171890_0 .net *"_ivl_156", 0 0, L_000002131b21a7b0;  1 drivers
v000002131b171bb0_0 .net *"_ivl_159", 0 0, L_000002131b221cd0;  1 drivers
v000002131b172970_0 .net *"_ivl_161", 0 0, L_000002131b220fb0;  1 drivers
v000002131b1716b0_0 .net *"_ivl_162", 0 0, L_000002131b21b070;  1 drivers
v000002131b172a10_0 .net *"_ivl_165", 0 0, L_000002131b2228b0;  1 drivers
v000002131b171d90_0 .net *"_ivl_167", 0 0, L_000002131b222ef0;  1 drivers
v000002131b1725b0_0 .net *"_ivl_168", 0 0, L_000002131b21b150;  1 drivers
v000002131b172650_0 .net *"_ivl_17", 0 0, L_000002131b1b3020;  1 drivers
v000002131b1726f0_0 .net *"_ivl_171", 0 0, L_000002131b222590;  1 drivers
v000002131b172790_0 .net *"_ivl_173", 0 0, L_000002131b2229f0;  1 drivers
v000002131b1730f0_0 .net *"_ivl_174", 0 0, L_000002131b21b930;  1 drivers
v000002131b172ab0_0 .net *"_ivl_177", 0 0, L_000002131b222450;  1 drivers
v000002131b172b50_0 .net *"_ivl_179", 0 0, L_000002131b222630;  1 drivers
v000002131b172c90_0 .net *"_ivl_18", 0 0, L_000002131b21a270;  1 drivers
v000002131b172d30_0 .net *"_ivl_180", 0 0, L_000002131b21b1c0;  1 drivers
v000002131b172dd0_0 .net *"_ivl_183", 0 0, L_000002131b220e70;  1 drivers
v000002131b172e70_0 .net *"_ivl_185", 0 0, L_000002131b220790;  1 drivers
v000002131b174130_0 .net *"_ivl_186", 0 0, L_000002131b21b230;  1 drivers
v000002131b1748b0_0 .net *"_ivl_190", 0 0, L_000002131b221f50;  1 drivers
v000002131b173af0_0 .net *"_ivl_192", 0 0, L_000002131b2215f0;  1 drivers
v000002131b174950_0 .net *"_ivl_194", 0 0, L_000002131b221870;  1 drivers
v000002131b1741d0_0 .net *"_ivl_196", 0 0, L_000002131b2208d0;  1 drivers
v000002131b174270_0 .net *"_ivl_198", 0 0, L_000002131b222a90;  1 drivers
v000002131b173eb0_0 .net *"_ivl_200", 0 0, L_000002131b220bf0;  1 drivers
v000002131b174310_0 .net *"_ivl_202", 0 0, L_000002131b2212d0;  1 drivers
v000002131b1744f0_0 .net *"_ivl_204", 0 0, L_000002131b2223b0;  1 drivers
v000002131b173e10_0 .net *"_ivl_206", 0 0, L_000002131b220c90;  1 drivers
v000002131b174b30_0 .net *"_ivl_208", 0 0, L_000002131b220dd0;  1 drivers
v000002131b1743b0_0 .net *"_ivl_21", 0 0, L_000002131b1b30c0;  1 drivers
v000002131b1749f0_0 .net *"_ivl_210", 0 0, L_000002131b221050;  1 drivers
v000002131b173910_0 .net *"_ivl_212", 0 0, L_000002131b221ff0;  1 drivers
v000002131b173a50_0 .net *"_ivl_214", 0 0, L_000002131b2224f0;  1 drivers
v000002131b1739b0_0 .net *"_ivl_216", 0 0, L_000002131b2244d0;  1 drivers
v000002131b173b90_0 .net *"_ivl_218", 0 0, L_000002131b223cb0;  1 drivers
v000002131b174630_0 .net *"_ivl_220", 0 0, L_000002131b223a30;  1 drivers
v000002131b174d10_0 .net *"_ivl_222", 0 0, L_000002131b223530;  1 drivers
v000002131b174a90_0 .net *"_ivl_224", 0 0, L_000002131b223210;  1 drivers
v000002131b1737d0_0 .net *"_ivl_226", 0 0, L_000002131b223990;  1 drivers
v000002131b174450_0 .net *"_ivl_228", 0 0, L_000002131b2255b0;  1 drivers
v000002131b174590_0 .net *"_ivl_23", 0 0, L_000002131b1b1540;  1 drivers
v000002131b173d70_0 .net *"_ivl_230", 0 0, L_000002131b224570;  1 drivers
v000002131b173c30_0 .net *"_ivl_232", 0 0, L_000002131b2235d0;  1 drivers
v000002131b174db0_0 .net *"_ivl_234", 0 0, L_000002131b2241b0;  1 drivers
v000002131b173cd0_0 .net *"_ivl_236", 0 0, L_000002131b224f70;  1 drivers
v000002131b173730_0 .net *"_ivl_238", 0 0, L_000002131b224250;  1 drivers
v000002131b174810_0 .net *"_ivl_24", 0 0, L_000002131b21aeb0;  1 drivers
v000002131b174bd0_0 .net *"_ivl_240", 0 0, L_000002131b223d50;  1 drivers
v000002131b174c70_0 .net *"_ivl_242", 0 0, L_000002131b223710;  1 drivers
v000002131b173f50_0 .net *"_ivl_244", 0 0, L_000002131b2249d0;  1 drivers
v000002131b1746d0_0 .net *"_ivl_246", 0 0, L_000002131b224bb0;  1 drivers
v000002131b174770_0 .net *"_ivl_248", 0 0, L_000002131b224c50;  1 drivers
v000002131b173ff0_0 .net *"_ivl_250", 0 0, L_000002131b225330;  1 drivers
v000002131b174090_0 .net *"_ivl_252", 0 0, L_000002131b224a70;  1 drivers
v000002131b173870_0 .net *"_ivl_254", 0 0, L_000002131b223670;  1 drivers
v000002131b096940_0 .net *"_ivl_256", 0 0, L_000002131b2237b0;  1 drivers
v000002131b176160_0 .net *"_ivl_27", 0 0, L_000002131b1b17c0;  1 drivers
v000002131b1759e0_0 .net *"_ivl_29", 0 0, L_000002131b1b3160;  1 drivers
v000002131b175c60_0 .net *"_ivl_3", 0 0, L_000002131b1b1680;  1 drivers
v000002131b1756c0_0 .net *"_ivl_30", 0 0, L_000002131b21a510;  1 drivers
v000002131b176700_0 .net *"_ivl_33", 0 0, L_000002131b1b3200;  1 drivers
v000002131b1758a0_0 .net *"_ivl_35", 0 0, L_000002131b1b1900;  1 drivers
v000002131b1772e0_0 .net *"_ivl_36", 0 0, L_000002131b21b0e0;  1 drivers
v000002131b176340_0 .net *"_ivl_39", 0 0, L_000002131b222950;  1 drivers
v000002131b176200_0 .net *"_ivl_41", 0 0, L_000002131b2219b0;  1 drivers
v000002131b175940_0 .net *"_ivl_42", 0 0, L_000002131b21b3f0;  1 drivers
v000002131b175760_0 .net *"_ivl_45", 0 0, L_000002131b222090;  1 drivers
v000002131b1768e0_0 .net *"_ivl_47", 0 0, L_000002131b2210f0;  1 drivers
v000002131b1762a0_0 .net *"_ivl_48", 0 0, L_000002131b21a740;  1 drivers
v000002131b175e40_0 .net *"_ivl_5", 0 0, L_000002131b1b2c60;  1 drivers
v000002131b176de0_0 .net *"_ivl_51", 0 0, L_000002131b221370;  1 drivers
v000002131b1760c0_0 .net *"_ivl_53", 0 0, L_000002131b222bd0;  1 drivers
v000002131b176020_0 .net *"_ivl_54", 0 0, L_000002131b21a0b0;  1 drivers
v000002131b175bc0_0 .net *"_ivl_57", 0 0, L_000002131b221eb0;  1 drivers
v000002131b1753a0_0 .net *"_ivl_59", 0 0, L_000002131b220d30;  1 drivers
v000002131b1765c0_0 .net *"_ivl_6", 0 0, L_000002131b21aac0;  1 drivers
v000002131b175800_0 .net *"_ivl_60", 0 0, L_000002131b21b850;  1 drivers
v000002131b177380_0 .net *"_ivl_63", 0 0, L_000002131b221410;  1 drivers
v000002131b175a80_0 .net *"_ivl_65", 0 0, L_000002131b221a50;  1 drivers
v000002131b175260_0 .net *"_ivl_66", 0 0, L_000002131b21b700;  1 drivers
v000002131b175b20_0 .net *"_ivl_69", 0 0, L_000002131b220f10;  1 drivers
v000002131b176c00_0 .net *"_ivl_71", 0 0, L_000002131b2221d0;  1 drivers
v000002131b175d00_0 .net *"_ivl_72", 0 0, L_000002131b21b000;  1 drivers
v000002131b175da0_0 .net *"_ivl_75", 0 0, L_000002131b222b30;  1 drivers
v000002131b1763e0_0 .net *"_ivl_77", 0 0, L_000002131b221910;  1 drivers
v000002131b175300_0 .net *"_ivl_78", 0 0, L_000002131b21b2a0;  1 drivers
v000002131b175440_0 .net *"_ivl_81", 0 0, L_000002131b220970;  1 drivers
v000002131b175ee0_0 .net *"_ivl_83", 0 0, L_000002131b222d10;  1 drivers
v000002131b175f80_0 .net *"_ivl_84", 0 0, L_000002131b21a820;  1 drivers
v000002131b177420_0 .net *"_ivl_87", 0 0, L_000002131b222c70;  1 drivers
v000002131b1774c0_0 .net *"_ivl_89", 0 0, L_000002131b222270;  1 drivers
v000002131b176980_0 .net *"_ivl_9", 0 0, L_000002131b1b2d00;  1 drivers
v000002131b176480_0 .net *"_ivl_90", 0 0, L_000002131b21a430;  1 drivers
v000002131b176520_0 .net *"_ivl_93", 0 0, L_000002131b221d70;  1 drivers
v000002131b176840_0 .net *"_ivl_95", 0 0, L_000002131b221af0;  1 drivers
v000002131b176660_0 .net *"_ivl_96", 0 0, L_000002131b21a580;  1 drivers
v000002131b1767a0_0 .net *"_ivl_99", 0 0, L_000002131b222310;  1 drivers
v000002131b176a20_0 .net "a", 31 0, v000002131b183210_0;  alias, 1 drivers
v000002131b176ac0_0 .net "b", 31 0, v000002131b1832b0_0;  alias, 1 drivers
v000002131b177560_0 .net "out", 0 0, L_000002131b21b380;  alias, 1 drivers
v000002131b1754e0_0 .net "temp", 31 0, L_000002131b220830;  1 drivers
L_000002131b1b1680 .part v000002131b183210_0, 0, 1;
L_000002131b1b2c60 .part v000002131b1832b0_0, 0, 1;
L_000002131b1b2d00 .part v000002131b183210_0, 1, 1;
L_000002131b1b2da0 .part v000002131b1832b0_0, 1, 1;
L_000002131b1b2f80 .part v000002131b183210_0, 2, 1;
L_000002131b1b3020 .part v000002131b1832b0_0, 2, 1;
L_000002131b1b30c0 .part v000002131b183210_0, 3, 1;
L_000002131b1b1540 .part v000002131b1832b0_0, 3, 1;
L_000002131b1b17c0 .part v000002131b183210_0, 4, 1;
L_000002131b1b3160 .part v000002131b1832b0_0, 4, 1;
L_000002131b1b3200 .part v000002131b183210_0, 5, 1;
L_000002131b1b1900 .part v000002131b1832b0_0, 5, 1;
L_000002131b222950 .part v000002131b183210_0, 6, 1;
L_000002131b2219b0 .part v000002131b1832b0_0, 6, 1;
L_000002131b222090 .part v000002131b183210_0, 7, 1;
L_000002131b2210f0 .part v000002131b1832b0_0, 7, 1;
L_000002131b221370 .part v000002131b183210_0, 8, 1;
L_000002131b222bd0 .part v000002131b1832b0_0, 8, 1;
L_000002131b221eb0 .part v000002131b183210_0, 9, 1;
L_000002131b220d30 .part v000002131b1832b0_0, 9, 1;
L_000002131b221410 .part v000002131b183210_0, 10, 1;
L_000002131b221a50 .part v000002131b1832b0_0, 10, 1;
L_000002131b220f10 .part v000002131b183210_0, 11, 1;
L_000002131b2221d0 .part v000002131b1832b0_0, 11, 1;
L_000002131b222b30 .part v000002131b183210_0, 12, 1;
L_000002131b221910 .part v000002131b1832b0_0, 12, 1;
L_000002131b220970 .part v000002131b183210_0, 13, 1;
L_000002131b222d10 .part v000002131b1832b0_0, 13, 1;
L_000002131b222c70 .part v000002131b183210_0, 14, 1;
L_000002131b222270 .part v000002131b1832b0_0, 14, 1;
L_000002131b221d70 .part v000002131b183210_0, 15, 1;
L_000002131b221af0 .part v000002131b1832b0_0, 15, 1;
L_000002131b222310 .part v000002131b183210_0, 16, 1;
L_000002131b221690 .part v000002131b1832b0_0, 16, 1;
L_000002131b222770 .part v000002131b183210_0, 17, 1;
L_000002131b221550 .part v000002131b1832b0_0, 17, 1;
L_000002131b2226d0 .part v000002131b183210_0, 18, 1;
L_000002131b220ab0 .part v000002131b1832b0_0, 18, 1;
L_000002131b221190 .part v000002131b183210_0, 19, 1;
L_000002131b2217d0 .part v000002131b1832b0_0, 19, 1;
L_000002131b2214b0 .part v000002131b183210_0, 20, 1;
L_000002131b221b90 .part v000002131b1832b0_0, 20, 1;
L_000002131b221c30 .part v000002131b183210_0, 21, 1;
L_000002131b221e10 .part v000002131b1832b0_0, 21, 1;
L_000002131b220a10 .part v000002131b183210_0, 22, 1;
L_000002131b220b50 .part v000002131b1832b0_0, 22, 1;
L_000002131b221230 .part v000002131b183210_0, 23, 1;
L_000002131b222db0 .part v000002131b1832b0_0, 23, 1;
L_000002131b222e50 .part v000002131b183210_0, 24, 1;
L_000002131b222810 .part v000002131b1832b0_0, 24, 1;
L_000002131b222130 .part v000002131b183210_0, 25, 1;
L_000002131b221730 .part v000002131b1832b0_0, 25, 1;
L_000002131b221cd0 .part v000002131b183210_0, 26, 1;
L_000002131b220fb0 .part v000002131b1832b0_0, 26, 1;
L_000002131b2228b0 .part v000002131b183210_0, 27, 1;
L_000002131b222ef0 .part v000002131b1832b0_0, 27, 1;
L_000002131b222590 .part v000002131b183210_0, 28, 1;
L_000002131b2229f0 .part v000002131b1832b0_0, 28, 1;
L_000002131b222450 .part v000002131b183210_0, 29, 1;
L_000002131b222630 .part v000002131b1832b0_0, 29, 1;
L_000002131b220e70 .part v000002131b183210_0, 30, 1;
L_000002131b220790 .part v000002131b1832b0_0, 30, 1;
LS_000002131b220830_0_0 .concat8 [ 1 1 1 1], L_000002131b21a040, L_000002131b21aac0, L_000002131b21ae40, L_000002131b21a270;
LS_000002131b220830_0_4 .concat8 [ 1 1 1 1], L_000002131b21aeb0, L_000002131b21a510, L_000002131b21b0e0, L_000002131b21b3f0;
LS_000002131b220830_0_8 .concat8 [ 1 1 1 1], L_000002131b21a740, L_000002131b21a0b0, L_000002131b21b850, L_000002131b21b700;
LS_000002131b220830_0_12 .concat8 [ 1 1 1 1], L_000002131b21b000, L_000002131b21b2a0, L_000002131b21a820, L_000002131b21a430;
LS_000002131b220830_0_16 .concat8 [ 1 1 1 1], L_000002131b21a580, L_000002131b21a900, L_000002131b21b7e0, L_000002131b21af20;
LS_000002131b220830_0_20 .concat8 [ 1 1 1 1], L_000002131b21b770, L_000002131b21a190, L_000002131b21af90, L_000002131b21aa50;
LS_000002131b220830_0_24 .concat8 [ 1 1 1 1], L_000002131b21b8c0, L_000002131b21ab30, L_000002131b21a7b0, L_000002131b21b070;
LS_000002131b220830_0_28 .concat8 [ 1 1 1 1], L_000002131b21b150, L_000002131b21b930, L_000002131b21b1c0, L_000002131b21b230;
LS_000002131b220830_1_0 .concat8 [ 4 4 4 4], LS_000002131b220830_0_0, LS_000002131b220830_0_4, LS_000002131b220830_0_8, LS_000002131b220830_0_12;
LS_000002131b220830_1_4 .concat8 [ 4 4 4 4], LS_000002131b220830_0_16, LS_000002131b220830_0_20, LS_000002131b220830_0_24, LS_000002131b220830_0_28;
L_000002131b220830 .concat8 [ 16 16 0 0], LS_000002131b220830_1_0, LS_000002131b220830_1_4;
L_000002131b221f50 .part v000002131b183210_0, 31, 1;
L_000002131b2215f0 .part v000002131b1832b0_0, 31, 1;
L_000002131b221870 .part L_000002131b220830, 0, 1;
L_000002131b2208d0 .part L_000002131b220830, 1, 1;
L_000002131b222a90 .part L_000002131b220830, 2, 1;
L_000002131b220bf0 .part L_000002131b220830, 3, 1;
L_000002131b2212d0 .part L_000002131b220830, 4, 1;
L_000002131b2223b0 .part L_000002131b220830, 5, 1;
L_000002131b220c90 .part L_000002131b220830, 6, 1;
L_000002131b220dd0 .part L_000002131b220830, 7, 1;
L_000002131b221050 .part L_000002131b220830, 8, 1;
L_000002131b221ff0 .part L_000002131b220830, 9, 1;
L_000002131b2224f0 .part L_000002131b220830, 10, 1;
L_000002131b2244d0 .part L_000002131b220830, 11, 1;
L_000002131b223cb0 .part L_000002131b220830, 12, 1;
L_000002131b223a30 .part L_000002131b220830, 13, 1;
L_000002131b223530 .part L_000002131b220830, 14, 1;
L_000002131b223210 .part L_000002131b220830, 15, 1;
L_000002131b223990 .part L_000002131b220830, 16, 1;
L_000002131b2255b0 .part L_000002131b220830, 17, 1;
L_000002131b224570 .part L_000002131b220830, 18, 1;
L_000002131b2235d0 .part L_000002131b220830, 19, 1;
L_000002131b2241b0 .part L_000002131b220830, 20, 1;
L_000002131b224f70 .part L_000002131b220830, 21, 1;
L_000002131b224250 .part L_000002131b220830, 22, 1;
L_000002131b223d50 .part L_000002131b220830, 23, 1;
L_000002131b223710 .part L_000002131b220830, 24, 1;
L_000002131b2249d0 .part L_000002131b220830, 25, 1;
L_000002131b224bb0 .part L_000002131b220830, 26, 1;
L_000002131b224c50 .part L_000002131b220830, 27, 1;
L_000002131b225330 .part L_000002131b220830, 28, 1;
L_000002131b224a70 .part L_000002131b220830, 29, 1;
L_000002131b223670 .part L_000002131b220830, 30, 1;
L_000002131b2237b0 .part L_000002131b220830, 31, 1;
S_000002131af83300 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000002131af39ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000002131b0f9cc0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000002131b21b690 .functor NOT 1, L_000002131b1b1180, C4<0>, C4<0>, C4<0>;
v000002131b175120_0 .net "A", 31 0, v000002131b183210_0;  alias, 1 drivers
v000002131b177240_0 .net "ALUOP", 3 0, v000002131b175080_0;  alias, 1 drivers
v000002131b177600_0 .net "B", 31 0, v000002131b1832b0_0;  alias, 1 drivers
v000002131b1776a0_0 .var "CF", 0 0;
v000002131b175620_0 .net "ZF", 0 0, L_000002131b21b690;  alias, 1 drivers
v000002131b174f40_0 .net *"_ivl_1", 0 0, L_000002131b1b1180;  1 drivers
v000002131b174fe0_0 .var "res", 31 0;
E_000002131b0f9d80 .event anyedge, v000002131b177240_0, v000002131b176a20_0, v000002131b176ac0_0, v000002131b1776a0_0;
L_000002131b1b1180 .reduce/or v000002131b174fe0_0;
S_000002131af7c8c0 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000002131af39ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000002131b12bef0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002131b12bf28 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002131b12bf60 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002131b12bf98 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002131b12bfd0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002131b12c008 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002131b12c040 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002131b12c078 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002131b12c0b0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002131b12c0e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002131b12c120 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002131b12c158 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002131b12c190 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002131b12c1c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002131b12c200 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002131b12c238 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002131b12c270 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002131b12c2a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002131b12c2e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002131b12c318 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002131b12c350 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002131b12c388 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002131b12c3c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002131b12c3f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002131b12c430 .param/l "xori" 0 9 12, C4<001110000000>;
v000002131b175080_0 .var "ALU_OP", 3 0;
v000002131b1751c0_0 .net "opcode", 11 0, v000002131b1844d0_0;  alias, 1 drivers
E_000002131b0f9e00 .event anyedge, v000002131b07de10_0;
S_000002131af7ca50 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000002131af596a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000002131b180c90_0 .net "EX1_forward_to_B", 31 0, v000002131b181a50_0;  alias, 1 drivers
v000002131b182770_0 .net "EX_PFC", 31 0, v000002131b1814b0_0;  alias, 1 drivers
v000002131b180970_0 .net "EX_PFC_to_IF", 31 0, L_000002131b1b2940;  alias, 1 drivers
v000002131b180fb0_0 .net "alu_selA", 1 0, L_000002131b1ad760;  alias, 1 drivers
v000002131b1812d0_0 .net "alu_selB", 1 0, L_000002131b1ace00;  alias, 1 drivers
v000002131b1810f0_0 .net "ex_haz", 31 0, v000002131b172bf0_0;  alias, 1 drivers
v000002131b181190_0 .net "id_haz", 31 0, L_000002131b1b29e0;  alias, 1 drivers
v000002131b181410_0 .net "is_jr", 0 0, v000002131b182810_0;  alias, 1 drivers
v000002131b182130_0 .net "mem_haz", 31 0, L_000002131b236410;  alias, 1 drivers
v000002131b182bd0_0 .net "oper1", 31 0, L_000002131b1b6220;  alias, 1 drivers
v000002131b1828b0_0 .net "oper2", 31 0, L_000002131b21a4a0;  alias, 1 drivers
v000002131b181230_0 .net "pc", 31 0, v000002131b1819b0_0;  alias, 1 drivers
v000002131b1826d0_0 .net "rs1", 31 0, v000002131b182b30_0;  alias, 1 drivers
v000002131b181ff0_0 .net "rs2_in", 31 0, v000002131b182450_0;  alias, 1 drivers
v000002131b182950_0 .net "rs2_out", 31 0, L_000002131b21add0;  alias, 1 drivers
v000002131b182270_0 .net "store_rs2_forward", 1 0, L_000002131b1adf80;  alias, 1 drivers
L_000002131b1b2940 .functor MUXZ 32, v000002131b1814b0_0, L_000002131b1b6220, v000002131b182810_0, C4<>;
S_000002131af38230 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000002131af7ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002131b0fa380 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002131b1b5260 .functor NOT 1, L_000002131b1b1c20, C4<0>, C4<0>, C4<0>;
L_000002131b1b5730 .functor NOT 1, L_000002131b1b0f00, C4<0>, C4<0>, C4<0>;
L_000002131b1b4380 .functor NOT 1, L_000002131b1b19a0, C4<0>, C4<0>, C4<0>;
L_000002131b1b5650 .functor NOT 1, L_000002131b1b10e0, C4<0>, C4<0>, C4<0>;
L_000002131b1b57a0 .functor AND 32, L_000002131b1b5a40, v000002131b182b30_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002131b1b58f0 .functor AND 32, L_000002131b1b5500, L_000002131b236410, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002131b1b5b20 .functor OR 32, L_000002131b1b57a0, L_000002131b1b58f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002131b1b5b90 .functor AND 32, L_000002131b1b55e0, v000002131b172bf0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002131b1b6060 .functor OR 32, L_000002131b1b5b20, L_000002131b1b5b90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002131b1b5f80 .functor AND 32, L_000002131b1b5810, L_000002131b1b29e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002131b1b6220 .functor OR 32, L_000002131b1b6060, L_000002131b1b5f80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002131b178dc0_0 .net *"_ivl_1", 0 0, L_000002131b1b1c20;  1 drivers
v000002131b177ec0_0 .net *"_ivl_13", 0 0, L_000002131b1b19a0;  1 drivers
v000002131b177740_0 .net *"_ivl_14", 0 0, L_000002131b1b4380;  1 drivers
v000002131b177880_0 .net *"_ivl_19", 0 0, L_000002131b1b12c0;  1 drivers
v000002131b177ce0_0 .net *"_ivl_2", 0 0, L_000002131b1b5260;  1 drivers
v000002131b17dd30_0 .net *"_ivl_23", 0 0, L_000002131b1b32a0;  1 drivers
v000002131b17d510_0 .net *"_ivl_27", 0 0, L_000002131b1b10e0;  1 drivers
v000002131b17dc90_0 .net *"_ivl_28", 0 0, L_000002131b1b5650;  1 drivers
v000002131b17d290_0 .net *"_ivl_33", 0 0, L_000002131b1b2580;  1 drivers
v000002131b17e190_0 .net *"_ivl_37", 0 0, L_000002131b1b1f40;  1 drivers
v000002131b17d8d0_0 .net *"_ivl_40", 31 0, L_000002131b1b57a0;  1 drivers
v000002131b17d3d0_0 .net *"_ivl_42", 31 0, L_000002131b1b58f0;  1 drivers
v000002131b17db50_0 .net *"_ivl_44", 31 0, L_000002131b1b5b20;  1 drivers
v000002131b17e4b0_0 .net *"_ivl_46", 31 0, L_000002131b1b5b90;  1 drivers
v000002131b17e230_0 .net *"_ivl_48", 31 0, L_000002131b1b6060;  1 drivers
v000002131b17d970_0 .net *"_ivl_50", 31 0, L_000002131b1b5f80;  1 drivers
v000002131b17e0f0_0 .net *"_ivl_7", 0 0, L_000002131b1b0f00;  1 drivers
v000002131b17d5b0_0 .net *"_ivl_8", 0 0, L_000002131b1b5730;  1 drivers
v000002131b17d470_0 .net "ina", 31 0, v000002131b182b30_0;  alias, 1 drivers
v000002131b17d330_0 .net "inb", 31 0, L_000002131b236410;  alias, 1 drivers
v000002131b17ddd0_0 .net "inc", 31 0, v000002131b172bf0_0;  alias, 1 drivers
v000002131b17da10_0 .net "ind", 31 0, L_000002131b1b29e0;  alias, 1 drivers
v000002131b17d650_0 .net "out", 31 0, L_000002131b1b6220;  alias, 1 drivers
v000002131b17d6f0_0 .net "s0", 31 0, L_000002131b1b5a40;  1 drivers
v000002131b17dab0_0 .net "s1", 31 0, L_000002131b1b5500;  1 drivers
v000002131b17e2d0_0 .net "s2", 31 0, L_000002131b1b55e0;  1 drivers
v000002131b17d150_0 .net "s3", 31 0, L_000002131b1b5810;  1 drivers
v000002131b17de70_0 .net "sel", 1 0, L_000002131b1ad760;  alias, 1 drivers
L_000002131b1b1c20 .part L_000002131b1ad760, 1, 1;
LS_000002131b1b1ea0_0_0 .concat [ 1 1 1 1], L_000002131b1b5260, L_000002131b1b5260, L_000002131b1b5260, L_000002131b1b5260;
LS_000002131b1b1ea0_0_4 .concat [ 1 1 1 1], L_000002131b1b5260, L_000002131b1b5260, L_000002131b1b5260, L_000002131b1b5260;
LS_000002131b1b1ea0_0_8 .concat [ 1 1 1 1], L_000002131b1b5260, L_000002131b1b5260, L_000002131b1b5260, L_000002131b1b5260;
LS_000002131b1b1ea0_0_12 .concat [ 1 1 1 1], L_000002131b1b5260, L_000002131b1b5260, L_000002131b1b5260, L_000002131b1b5260;
LS_000002131b1b1ea0_0_16 .concat [ 1 1 1 1], L_000002131b1b5260, L_000002131b1b5260, L_000002131b1b5260, L_000002131b1b5260;
LS_000002131b1b1ea0_0_20 .concat [ 1 1 1 1], L_000002131b1b5260, L_000002131b1b5260, L_000002131b1b5260, L_000002131b1b5260;
LS_000002131b1b1ea0_0_24 .concat [ 1 1 1 1], L_000002131b1b5260, L_000002131b1b5260, L_000002131b1b5260, L_000002131b1b5260;
LS_000002131b1b1ea0_0_28 .concat [ 1 1 1 1], L_000002131b1b5260, L_000002131b1b5260, L_000002131b1b5260, L_000002131b1b5260;
LS_000002131b1b1ea0_1_0 .concat [ 4 4 4 4], LS_000002131b1b1ea0_0_0, LS_000002131b1b1ea0_0_4, LS_000002131b1b1ea0_0_8, LS_000002131b1b1ea0_0_12;
LS_000002131b1b1ea0_1_4 .concat [ 4 4 4 4], LS_000002131b1b1ea0_0_16, LS_000002131b1b1ea0_0_20, LS_000002131b1b1ea0_0_24, LS_000002131b1b1ea0_0_28;
L_000002131b1b1ea0 .concat [ 16 16 0 0], LS_000002131b1b1ea0_1_0, LS_000002131b1b1ea0_1_4;
L_000002131b1b0f00 .part L_000002131b1ad760, 0, 1;
LS_000002131b1b1ae0_0_0 .concat [ 1 1 1 1], L_000002131b1b5730, L_000002131b1b5730, L_000002131b1b5730, L_000002131b1b5730;
LS_000002131b1b1ae0_0_4 .concat [ 1 1 1 1], L_000002131b1b5730, L_000002131b1b5730, L_000002131b1b5730, L_000002131b1b5730;
LS_000002131b1b1ae0_0_8 .concat [ 1 1 1 1], L_000002131b1b5730, L_000002131b1b5730, L_000002131b1b5730, L_000002131b1b5730;
LS_000002131b1b1ae0_0_12 .concat [ 1 1 1 1], L_000002131b1b5730, L_000002131b1b5730, L_000002131b1b5730, L_000002131b1b5730;
LS_000002131b1b1ae0_0_16 .concat [ 1 1 1 1], L_000002131b1b5730, L_000002131b1b5730, L_000002131b1b5730, L_000002131b1b5730;
LS_000002131b1b1ae0_0_20 .concat [ 1 1 1 1], L_000002131b1b5730, L_000002131b1b5730, L_000002131b1b5730, L_000002131b1b5730;
LS_000002131b1b1ae0_0_24 .concat [ 1 1 1 1], L_000002131b1b5730, L_000002131b1b5730, L_000002131b1b5730, L_000002131b1b5730;
LS_000002131b1b1ae0_0_28 .concat [ 1 1 1 1], L_000002131b1b5730, L_000002131b1b5730, L_000002131b1b5730, L_000002131b1b5730;
LS_000002131b1b1ae0_1_0 .concat [ 4 4 4 4], LS_000002131b1b1ae0_0_0, LS_000002131b1b1ae0_0_4, LS_000002131b1b1ae0_0_8, LS_000002131b1b1ae0_0_12;
LS_000002131b1b1ae0_1_4 .concat [ 4 4 4 4], LS_000002131b1b1ae0_0_16, LS_000002131b1b1ae0_0_20, LS_000002131b1b1ae0_0_24, LS_000002131b1b1ae0_0_28;
L_000002131b1b1ae0 .concat [ 16 16 0 0], LS_000002131b1b1ae0_1_0, LS_000002131b1b1ae0_1_4;
L_000002131b1b19a0 .part L_000002131b1ad760, 1, 1;
LS_000002131b1b3520_0_0 .concat [ 1 1 1 1], L_000002131b1b4380, L_000002131b1b4380, L_000002131b1b4380, L_000002131b1b4380;
LS_000002131b1b3520_0_4 .concat [ 1 1 1 1], L_000002131b1b4380, L_000002131b1b4380, L_000002131b1b4380, L_000002131b1b4380;
LS_000002131b1b3520_0_8 .concat [ 1 1 1 1], L_000002131b1b4380, L_000002131b1b4380, L_000002131b1b4380, L_000002131b1b4380;
LS_000002131b1b3520_0_12 .concat [ 1 1 1 1], L_000002131b1b4380, L_000002131b1b4380, L_000002131b1b4380, L_000002131b1b4380;
LS_000002131b1b3520_0_16 .concat [ 1 1 1 1], L_000002131b1b4380, L_000002131b1b4380, L_000002131b1b4380, L_000002131b1b4380;
LS_000002131b1b3520_0_20 .concat [ 1 1 1 1], L_000002131b1b4380, L_000002131b1b4380, L_000002131b1b4380, L_000002131b1b4380;
LS_000002131b1b3520_0_24 .concat [ 1 1 1 1], L_000002131b1b4380, L_000002131b1b4380, L_000002131b1b4380, L_000002131b1b4380;
LS_000002131b1b3520_0_28 .concat [ 1 1 1 1], L_000002131b1b4380, L_000002131b1b4380, L_000002131b1b4380, L_000002131b1b4380;
LS_000002131b1b3520_1_0 .concat [ 4 4 4 4], LS_000002131b1b3520_0_0, LS_000002131b1b3520_0_4, LS_000002131b1b3520_0_8, LS_000002131b1b3520_0_12;
LS_000002131b1b3520_1_4 .concat [ 4 4 4 4], LS_000002131b1b3520_0_16, LS_000002131b1b3520_0_20, LS_000002131b1b3520_0_24, LS_000002131b1b3520_0_28;
L_000002131b1b3520 .concat [ 16 16 0 0], LS_000002131b1b3520_1_0, LS_000002131b1b3520_1_4;
L_000002131b1b12c0 .part L_000002131b1ad760, 0, 1;
LS_000002131b1b1fe0_0_0 .concat [ 1 1 1 1], L_000002131b1b12c0, L_000002131b1b12c0, L_000002131b1b12c0, L_000002131b1b12c0;
LS_000002131b1b1fe0_0_4 .concat [ 1 1 1 1], L_000002131b1b12c0, L_000002131b1b12c0, L_000002131b1b12c0, L_000002131b1b12c0;
LS_000002131b1b1fe0_0_8 .concat [ 1 1 1 1], L_000002131b1b12c0, L_000002131b1b12c0, L_000002131b1b12c0, L_000002131b1b12c0;
LS_000002131b1b1fe0_0_12 .concat [ 1 1 1 1], L_000002131b1b12c0, L_000002131b1b12c0, L_000002131b1b12c0, L_000002131b1b12c0;
LS_000002131b1b1fe0_0_16 .concat [ 1 1 1 1], L_000002131b1b12c0, L_000002131b1b12c0, L_000002131b1b12c0, L_000002131b1b12c0;
LS_000002131b1b1fe0_0_20 .concat [ 1 1 1 1], L_000002131b1b12c0, L_000002131b1b12c0, L_000002131b1b12c0, L_000002131b1b12c0;
LS_000002131b1b1fe0_0_24 .concat [ 1 1 1 1], L_000002131b1b12c0, L_000002131b1b12c0, L_000002131b1b12c0, L_000002131b1b12c0;
LS_000002131b1b1fe0_0_28 .concat [ 1 1 1 1], L_000002131b1b12c0, L_000002131b1b12c0, L_000002131b1b12c0, L_000002131b1b12c0;
LS_000002131b1b1fe0_1_0 .concat [ 4 4 4 4], LS_000002131b1b1fe0_0_0, LS_000002131b1b1fe0_0_4, LS_000002131b1b1fe0_0_8, LS_000002131b1b1fe0_0_12;
LS_000002131b1b1fe0_1_4 .concat [ 4 4 4 4], LS_000002131b1b1fe0_0_16, LS_000002131b1b1fe0_0_20, LS_000002131b1b1fe0_0_24, LS_000002131b1b1fe0_0_28;
L_000002131b1b1fe0 .concat [ 16 16 0 0], LS_000002131b1b1fe0_1_0, LS_000002131b1b1fe0_1_4;
L_000002131b1b32a0 .part L_000002131b1ad760, 1, 1;
LS_000002131b1b2300_0_0 .concat [ 1 1 1 1], L_000002131b1b32a0, L_000002131b1b32a0, L_000002131b1b32a0, L_000002131b1b32a0;
LS_000002131b1b2300_0_4 .concat [ 1 1 1 1], L_000002131b1b32a0, L_000002131b1b32a0, L_000002131b1b32a0, L_000002131b1b32a0;
LS_000002131b1b2300_0_8 .concat [ 1 1 1 1], L_000002131b1b32a0, L_000002131b1b32a0, L_000002131b1b32a0, L_000002131b1b32a0;
LS_000002131b1b2300_0_12 .concat [ 1 1 1 1], L_000002131b1b32a0, L_000002131b1b32a0, L_000002131b1b32a0, L_000002131b1b32a0;
LS_000002131b1b2300_0_16 .concat [ 1 1 1 1], L_000002131b1b32a0, L_000002131b1b32a0, L_000002131b1b32a0, L_000002131b1b32a0;
LS_000002131b1b2300_0_20 .concat [ 1 1 1 1], L_000002131b1b32a0, L_000002131b1b32a0, L_000002131b1b32a0, L_000002131b1b32a0;
LS_000002131b1b2300_0_24 .concat [ 1 1 1 1], L_000002131b1b32a0, L_000002131b1b32a0, L_000002131b1b32a0, L_000002131b1b32a0;
LS_000002131b1b2300_0_28 .concat [ 1 1 1 1], L_000002131b1b32a0, L_000002131b1b32a0, L_000002131b1b32a0, L_000002131b1b32a0;
LS_000002131b1b2300_1_0 .concat [ 4 4 4 4], LS_000002131b1b2300_0_0, LS_000002131b1b2300_0_4, LS_000002131b1b2300_0_8, LS_000002131b1b2300_0_12;
LS_000002131b1b2300_1_4 .concat [ 4 4 4 4], LS_000002131b1b2300_0_16, LS_000002131b1b2300_0_20, LS_000002131b1b2300_0_24, LS_000002131b1b2300_0_28;
L_000002131b1b2300 .concat [ 16 16 0 0], LS_000002131b1b2300_1_0, LS_000002131b1b2300_1_4;
L_000002131b1b10e0 .part L_000002131b1ad760, 0, 1;
LS_000002131b1b26c0_0_0 .concat [ 1 1 1 1], L_000002131b1b5650, L_000002131b1b5650, L_000002131b1b5650, L_000002131b1b5650;
LS_000002131b1b26c0_0_4 .concat [ 1 1 1 1], L_000002131b1b5650, L_000002131b1b5650, L_000002131b1b5650, L_000002131b1b5650;
LS_000002131b1b26c0_0_8 .concat [ 1 1 1 1], L_000002131b1b5650, L_000002131b1b5650, L_000002131b1b5650, L_000002131b1b5650;
LS_000002131b1b26c0_0_12 .concat [ 1 1 1 1], L_000002131b1b5650, L_000002131b1b5650, L_000002131b1b5650, L_000002131b1b5650;
LS_000002131b1b26c0_0_16 .concat [ 1 1 1 1], L_000002131b1b5650, L_000002131b1b5650, L_000002131b1b5650, L_000002131b1b5650;
LS_000002131b1b26c0_0_20 .concat [ 1 1 1 1], L_000002131b1b5650, L_000002131b1b5650, L_000002131b1b5650, L_000002131b1b5650;
LS_000002131b1b26c0_0_24 .concat [ 1 1 1 1], L_000002131b1b5650, L_000002131b1b5650, L_000002131b1b5650, L_000002131b1b5650;
LS_000002131b1b26c0_0_28 .concat [ 1 1 1 1], L_000002131b1b5650, L_000002131b1b5650, L_000002131b1b5650, L_000002131b1b5650;
LS_000002131b1b26c0_1_0 .concat [ 4 4 4 4], LS_000002131b1b26c0_0_0, LS_000002131b1b26c0_0_4, LS_000002131b1b26c0_0_8, LS_000002131b1b26c0_0_12;
LS_000002131b1b26c0_1_4 .concat [ 4 4 4 4], LS_000002131b1b26c0_0_16, LS_000002131b1b26c0_0_20, LS_000002131b1b26c0_0_24, LS_000002131b1b26c0_0_28;
L_000002131b1b26c0 .concat [ 16 16 0 0], LS_000002131b1b26c0_1_0, LS_000002131b1b26c0_1_4;
L_000002131b1b2580 .part L_000002131b1ad760, 1, 1;
LS_000002131b1b35c0_0_0 .concat [ 1 1 1 1], L_000002131b1b2580, L_000002131b1b2580, L_000002131b1b2580, L_000002131b1b2580;
LS_000002131b1b35c0_0_4 .concat [ 1 1 1 1], L_000002131b1b2580, L_000002131b1b2580, L_000002131b1b2580, L_000002131b1b2580;
LS_000002131b1b35c0_0_8 .concat [ 1 1 1 1], L_000002131b1b2580, L_000002131b1b2580, L_000002131b1b2580, L_000002131b1b2580;
LS_000002131b1b35c0_0_12 .concat [ 1 1 1 1], L_000002131b1b2580, L_000002131b1b2580, L_000002131b1b2580, L_000002131b1b2580;
LS_000002131b1b35c0_0_16 .concat [ 1 1 1 1], L_000002131b1b2580, L_000002131b1b2580, L_000002131b1b2580, L_000002131b1b2580;
LS_000002131b1b35c0_0_20 .concat [ 1 1 1 1], L_000002131b1b2580, L_000002131b1b2580, L_000002131b1b2580, L_000002131b1b2580;
LS_000002131b1b35c0_0_24 .concat [ 1 1 1 1], L_000002131b1b2580, L_000002131b1b2580, L_000002131b1b2580, L_000002131b1b2580;
LS_000002131b1b35c0_0_28 .concat [ 1 1 1 1], L_000002131b1b2580, L_000002131b1b2580, L_000002131b1b2580, L_000002131b1b2580;
LS_000002131b1b35c0_1_0 .concat [ 4 4 4 4], LS_000002131b1b35c0_0_0, LS_000002131b1b35c0_0_4, LS_000002131b1b35c0_0_8, LS_000002131b1b35c0_0_12;
LS_000002131b1b35c0_1_4 .concat [ 4 4 4 4], LS_000002131b1b35c0_0_16, LS_000002131b1b35c0_0_20, LS_000002131b1b35c0_0_24, LS_000002131b1b35c0_0_28;
L_000002131b1b35c0 .concat [ 16 16 0 0], LS_000002131b1b35c0_1_0, LS_000002131b1b35c0_1_4;
L_000002131b1b1f40 .part L_000002131b1ad760, 0, 1;
LS_000002131b1b1cc0_0_0 .concat [ 1 1 1 1], L_000002131b1b1f40, L_000002131b1b1f40, L_000002131b1b1f40, L_000002131b1b1f40;
LS_000002131b1b1cc0_0_4 .concat [ 1 1 1 1], L_000002131b1b1f40, L_000002131b1b1f40, L_000002131b1b1f40, L_000002131b1b1f40;
LS_000002131b1b1cc0_0_8 .concat [ 1 1 1 1], L_000002131b1b1f40, L_000002131b1b1f40, L_000002131b1b1f40, L_000002131b1b1f40;
LS_000002131b1b1cc0_0_12 .concat [ 1 1 1 1], L_000002131b1b1f40, L_000002131b1b1f40, L_000002131b1b1f40, L_000002131b1b1f40;
LS_000002131b1b1cc0_0_16 .concat [ 1 1 1 1], L_000002131b1b1f40, L_000002131b1b1f40, L_000002131b1b1f40, L_000002131b1b1f40;
LS_000002131b1b1cc0_0_20 .concat [ 1 1 1 1], L_000002131b1b1f40, L_000002131b1b1f40, L_000002131b1b1f40, L_000002131b1b1f40;
LS_000002131b1b1cc0_0_24 .concat [ 1 1 1 1], L_000002131b1b1f40, L_000002131b1b1f40, L_000002131b1b1f40, L_000002131b1b1f40;
LS_000002131b1b1cc0_0_28 .concat [ 1 1 1 1], L_000002131b1b1f40, L_000002131b1b1f40, L_000002131b1b1f40, L_000002131b1b1f40;
LS_000002131b1b1cc0_1_0 .concat [ 4 4 4 4], LS_000002131b1b1cc0_0_0, LS_000002131b1b1cc0_0_4, LS_000002131b1b1cc0_0_8, LS_000002131b1b1cc0_0_12;
LS_000002131b1b1cc0_1_4 .concat [ 4 4 4 4], LS_000002131b1b1cc0_0_16, LS_000002131b1b1cc0_0_20, LS_000002131b1b1cc0_0_24, LS_000002131b1b1cc0_0_28;
L_000002131b1b1cc0 .concat [ 16 16 0 0], LS_000002131b1b1cc0_1_0, LS_000002131b1b1cc0_1_4;
S_000002131af383c0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002131af38230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002131b1b5a40 .functor AND 32, L_000002131b1b1ea0, L_000002131b1b1ae0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002131b1783c0_0 .net "in1", 31 0, L_000002131b1b1ea0;  1 drivers
v000002131b1777e0_0 .net "in2", 31 0, L_000002131b1b1ae0;  1 drivers
v000002131b178460_0 .net "out", 31 0, L_000002131b1b5a40;  alias, 1 drivers
S_000002131af71570 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002131af38230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002131b1b5500 .functor AND 32, L_000002131b1b3520, L_000002131b1b1fe0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002131b177e20_0 .net "in1", 31 0, L_000002131b1b3520;  1 drivers
v000002131b177920_0 .net "in2", 31 0, L_000002131b1b1fe0;  1 drivers
v000002131b178000_0 .net "out", 31 0, L_000002131b1b5500;  alias, 1 drivers
S_000002131af71700 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002131af38230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002131b1b55e0 .functor AND 32, L_000002131b1b2300, L_000002131b1b26c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002131b178780_0 .net "in1", 31 0, L_000002131b1b2300;  1 drivers
v000002131b178820_0 .net "in2", 31 0, L_000002131b1b26c0;  1 drivers
v000002131b1780a0_0 .net "out", 31 0, L_000002131b1b55e0;  alias, 1 drivers
S_000002131b17a240 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002131af38230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002131b1b5810 .functor AND 32, L_000002131b1b35c0, L_000002131b1b1cc0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002131b1788c0_0 .net "in1", 31 0, L_000002131b1b35c0;  1 drivers
v000002131b177c40_0 .net "in2", 31 0, L_000002131b1b1cc0;  1 drivers
v000002131b178c80_0 .net "out", 31 0, L_000002131b1b5810;  alias, 1 drivers
S_000002131b17a560 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000002131af7ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002131b0f9a00 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002131b1b5ff0 .functor NOT 1, L_000002131b1b23a0, C4<0>, C4<0>, C4<0>;
L_000002131b1b60d0 .functor NOT 1, L_000002131b1b1720, C4<0>, C4<0>, C4<0>;
L_000002131b1b61b0 .functor NOT 1, L_000002131b1b2b20, C4<0>, C4<0>, C4<0>;
L_000002131b21b540 .functor NOT 1, L_000002131b1b15e0, C4<0>, C4<0>, C4<0>;
L_000002131b21aba0 .functor AND 32, L_000002131b1b5f10, v000002131b181a50_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002131b21a890 .functor AND 32, L_000002131b1b6140, L_000002131b236410, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002131b21a350 .functor OR 32, L_000002131b21aba0, L_000002131b21a890, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002131b21ba10 .functor AND 32, L_000002131b0f0e40, v000002131b172bf0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002131b21a3c0 .functor OR 32, L_000002131b21a350, L_000002131b21ba10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002131b21ac80 .functor AND 32, L_000002131b21ac10, L_000002131b1b29e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002131b21a4a0 .functor OR 32, L_000002131b21a3c0, L_000002131b21ac80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002131b17d010_0 .net *"_ivl_1", 0 0, L_000002131b1b23a0;  1 drivers
v000002131b17d0b0_0 .net *"_ivl_13", 0 0, L_000002131b1b2b20;  1 drivers
v000002131b17ba30_0 .net *"_ivl_14", 0 0, L_000002131b1b61b0;  1 drivers
v000002131b17b3f0_0 .net *"_ivl_19", 0 0, L_000002131b1b1360;  1 drivers
v000002131b17b350_0 .net *"_ivl_2", 0 0, L_000002131b1b5ff0;  1 drivers
v000002131b17c250_0 .net *"_ivl_23", 0 0, L_000002131b1b1220;  1 drivers
v000002131b17ce30_0 .net *"_ivl_27", 0 0, L_000002131b1b15e0;  1 drivers
v000002131b17bc10_0 .net *"_ivl_28", 0 0, L_000002131b21b540;  1 drivers
v000002131b17bcb0_0 .net *"_ivl_33", 0 0, L_000002131b1b2080;  1 drivers
v000002131b17c890_0 .net *"_ivl_37", 0 0, L_000002131b1b2a80;  1 drivers
v000002131b17c110_0 .net *"_ivl_40", 31 0, L_000002131b21aba0;  1 drivers
v000002131b17c2f0_0 .net *"_ivl_42", 31 0, L_000002131b21a890;  1 drivers
v000002131b17b210_0 .net *"_ivl_44", 31 0, L_000002131b21a350;  1 drivers
v000002131b17cb10_0 .net *"_ivl_46", 31 0, L_000002131b21ba10;  1 drivers
v000002131b17b2b0_0 .net *"_ivl_48", 31 0, L_000002131b21a3c0;  1 drivers
v000002131b17be90_0 .net *"_ivl_50", 31 0, L_000002131b21ac80;  1 drivers
v000002131b17c1b0_0 .net *"_ivl_7", 0 0, L_000002131b1b1720;  1 drivers
v000002131b17ca70_0 .net *"_ivl_8", 0 0, L_000002131b1b60d0;  1 drivers
v000002131b17b490_0 .net "ina", 31 0, v000002131b181a50_0;  alias, 1 drivers
v000002131b17c390_0 .net "inb", 31 0, L_000002131b236410;  alias, 1 drivers
v000002131b17adb0_0 .net "inc", 31 0, v000002131b172bf0_0;  alias, 1 drivers
v000002131b17a8b0_0 .net "ind", 31 0, L_000002131b1b29e0;  alias, 1 drivers
v000002131b17b530_0 .net "out", 31 0, L_000002131b21a4a0;  alias, 1 drivers
v000002131b17abd0_0 .net "s0", 31 0, L_000002131b1b5f10;  1 drivers
v000002131b17bdf0_0 .net "s1", 31 0, L_000002131b1b6140;  1 drivers
v000002131b17af90_0 .net "s2", 31 0, L_000002131b0f0e40;  1 drivers
v000002131b17cbb0_0 .net "s3", 31 0, L_000002131b21ac10;  1 drivers
v000002131b17b5d0_0 .net "sel", 1 0, L_000002131b1ace00;  alias, 1 drivers
L_000002131b1b23a0 .part L_000002131b1ace00, 1, 1;
LS_000002131b1b33e0_0_0 .concat [ 1 1 1 1], L_000002131b1b5ff0, L_000002131b1b5ff0, L_000002131b1b5ff0, L_000002131b1b5ff0;
LS_000002131b1b33e0_0_4 .concat [ 1 1 1 1], L_000002131b1b5ff0, L_000002131b1b5ff0, L_000002131b1b5ff0, L_000002131b1b5ff0;
LS_000002131b1b33e0_0_8 .concat [ 1 1 1 1], L_000002131b1b5ff0, L_000002131b1b5ff0, L_000002131b1b5ff0, L_000002131b1b5ff0;
LS_000002131b1b33e0_0_12 .concat [ 1 1 1 1], L_000002131b1b5ff0, L_000002131b1b5ff0, L_000002131b1b5ff0, L_000002131b1b5ff0;
LS_000002131b1b33e0_0_16 .concat [ 1 1 1 1], L_000002131b1b5ff0, L_000002131b1b5ff0, L_000002131b1b5ff0, L_000002131b1b5ff0;
LS_000002131b1b33e0_0_20 .concat [ 1 1 1 1], L_000002131b1b5ff0, L_000002131b1b5ff0, L_000002131b1b5ff0, L_000002131b1b5ff0;
LS_000002131b1b33e0_0_24 .concat [ 1 1 1 1], L_000002131b1b5ff0, L_000002131b1b5ff0, L_000002131b1b5ff0, L_000002131b1b5ff0;
LS_000002131b1b33e0_0_28 .concat [ 1 1 1 1], L_000002131b1b5ff0, L_000002131b1b5ff0, L_000002131b1b5ff0, L_000002131b1b5ff0;
LS_000002131b1b33e0_1_0 .concat [ 4 4 4 4], LS_000002131b1b33e0_0_0, LS_000002131b1b33e0_0_4, LS_000002131b1b33e0_0_8, LS_000002131b1b33e0_0_12;
LS_000002131b1b33e0_1_4 .concat [ 4 4 4 4], LS_000002131b1b33e0_0_16, LS_000002131b1b33e0_0_20, LS_000002131b1b33e0_0_24, LS_000002131b1b33e0_0_28;
L_000002131b1b33e0 .concat [ 16 16 0 0], LS_000002131b1b33e0_1_0, LS_000002131b1b33e0_1_4;
L_000002131b1b1720 .part L_000002131b1ace00, 0, 1;
LS_000002131b1b1d60_0_0 .concat [ 1 1 1 1], L_000002131b1b60d0, L_000002131b1b60d0, L_000002131b1b60d0, L_000002131b1b60d0;
LS_000002131b1b1d60_0_4 .concat [ 1 1 1 1], L_000002131b1b60d0, L_000002131b1b60d0, L_000002131b1b60d0, L_000002131b1b60d0;
LS_000002131b1b1d60_0_8 .concat [ 1 1 1 1], L_000002131b1b60d0, L_000002131b1b60d0, L_000002131b1b60d0, L_000002131b1b60d0;
LS_000002131b1b1d60_0_12 .concat [ 1 1 1 1], L_000002131b1b60d0, L_000002131b1b60d0, L_000002131b1b60d0, L_000002131b1b60d0;
LS_000002131b1b1d60_0_16 .concat [ 1 1 1 1], L_000002131b1b60d0, L_000002131b1b60d0, L_000002131b1b60d0, L_000002131b1b60d0;
LS_000002131b1b1d60_0_20 .concat [ 1 1 1 1], L_000002131b1b60d0, L_000002131b1b60d0, L_000002131b1b60d0, L_000002131b1b60d0;
LS_000002131b1b1d60_0_24 .concat [ 1 1 1 1], L_000002131b1b60d0, L_000002131b1b60d0, L_000002131b1b60d0, L_000002131b1b60d0;
LS_000002131b1b1d60_0_28 .concat [ 1 1 1 1], L_000002131b1b60d0, L_000002131b1b60d0, L_000002131b1b60d0, L_000002131b1b60d0;
LS_000002131b1b1d60_1_0 .concat [ 4 4 4 4], LS_000002131b1b1d60_0_0, LS_000002131b1b1d60_0_4, LS_000002131b1b1d60_0_8, LS_000002131b1b1d60_0_12;
LS_000002131b1b1d60_1_4 .concat [ 4 4 4 4], LS_000002131b1b1d60_0_16, LS_000002131b1b1d60_0_20, LS_000002131b1b1d60_0_24, LS_000002131b1b1d60_0_28;
L_000002131b1b1d60 .concat [ 16 16 0 0], LS_000002131b1b1d60_1_0, LS_000002131b1b1d60_1_4;
L_000002131b1b2b20 .part L_000002131b1ace00, 1, 1;
LS_000002131b1b1b80_0_0 .concat [ 1 1 1 1], L_000002131b1b61b0, L_000002131b1b61b0, L_000002131b1b61b0, L_000002131b1b61b0;
LS_000002131b1b1b80_0_4 .concat [ 1 1 1 1], L_000002131b1b61b0, L_000002131b1b61b0, L_000002131b1b61b0, L_000002131b1b61b0;
LS_000002131b1b1b80_0_8 .concat [ 1 1 1 1], L_000002131b1b61b0, L_000002131b1b61b0, L_000002131b1b61b0, L_000002131b1b61b0;
LS_000002131b1b1b80_0_12 .concat [ 1 1 1 1], L_000002131b1b61b0, L_000002131b1b61b0, L_000002131b1b61b0, L_000002131b1b61b0;
LS_000002131b1b1b80_0_16 .concat [ 1 1 1 1], L_000002131b1b61b0, L_000002131b1b61b0, L_000002131b1b61b0, L_000002131b1b61b0;
LS_000002131b1b1b80_0_20 .concat [ 1 1 1 1], L_000002131b1b61b0, L_000002131b1b61b0, L_000002131b1b61b0, L_000002131b1b61b0;
LS_000002131b1b1b80_0_24 .concat [ 1 1 1 1], L_000002131b1b61b0, L_000002131b1b61b0, L_000002131b1b61b0, L_000002131b1b61b0;
LS_000002131b1b1b80_0_28 .concat [ 1 1 1 1], L_000002131b1b61b0, L_000002131b1b61b0, L_000002131b1b61b0, L_000002131b1b61b0;
LS_000002131b1b1b80_1_0 .concat [ 4 4 4 4], LS_000002131b1b1b80_0_0, LS_000002131b1b1b80_0_4, LS_000002131b1b1b80_0_8, LS_000002131b1b1b80_0_12;
LS_000002131b1b1b80_1_4 .concat [ 4 4 4 4], LS_000002131b1b1b80_0_16, LS_000002131b1b1b80_0_20, LS_000002131b1b1b80_0_24, LS_000002131b1b1b80_0_28;
L_000002131b1b1b80 .concat [ 16 16 0 0], LS_000002131b1b1b80_1_0, LS_000002131b1b1b80_1_4;
L_000002131b1b1360 .part L_000002131b1ace00, 0, 1;
LS_000002131b1b3340_0_0 .concat [ 1 1 1 1], L_000002131b1b1360, L_000002131b1b1360, L_000002131b1b1360, L_000002131b1b1360;
LS_000002131b1b3340_0_4 .concat [ 1 1 1 1], L_000002131b1b1360, L_000002131b1b1360, L_000002131b1b1360, L_000002131b1b1360;
LS_000002131b1b3340_0_8 .concat [ 1 1 1 1], L_000002131b1b1360, L_000002131b1b1360, L_000002131b1b1360, L_000002131b1b1360;
LS_000002131b1b3340_0_12 .concat [ 1 1 1 1], L_000002131b1b1360, L_000002131b1b1360, L_000002131b1b1360, L_000002131b1b1360;
LS_000002131b1b3340_0_16 .concat [ 1 1 1 1], L_000002131b1b1360, L_000002131b1b1360, L_000002131b1b1360, L_000002131b1b1360;
LS_000002131b1b3340_0_20 .concat [ 1 1 1 1], L_000002131b1b1360, L_000002131b1b1360, L_000002131b1b1360, L_000002131b1b1360;
LS_000002131b1b3340_0_24 .concat [ 1 1 1 1], L_000002131b1b1360, L_000002131b1b1360, L_000002131b1b1360, L_000002131b1b1360;
LS_000002131b1b3340_0_28 .concat [ 1 1 1 1], L_000002131b1b1360, L_000002131b1b1360, L_000002131b1b1360, L_000002131b1b1360;
LS_000002131b1b3340_1_0 .concat [ 4 4 4 4], LS_000002131b1b3340_0_0, LS_000002131b1b3340_0_4, LS_000002131b1b3340_0_8, LS_000002131b1b3340_0_12;
LS_000002131b1b3340_1_4 .concat [ 4 4 4 4], LS_000002131b1b3340_0_16, LS_000002131b1b3340_0_20, LS_000002131b1b3340_0_24, LS_000002131b1b3340_0_28;
L_000002131b1b3340 .concat [ 16 16 0 0], LS_000002131b1b3340_1_0, LS_000002131b1b3340_1_4;
L_000002131b1b1220 .part L_000002131b1ace00, 1, 1;
LS_000002131b1b2760_0_0 .concat [ 1 1 1 1], L_000002131b1b1220, L_000002131b1b1220, L_000002131b1b1220, L_000002131b1b1220;
LS_000002131b1b2760_0_4 .concat [ 1 1 1 1], L_000002131b1b1220, L_000002131b1b1220, L_000002131b1b1220, L_000002131b1b1220;
LS_000002131b1b2760_0_8 .concat [ 1 1 1 1], L_000002131b1b1220, L_000002131b1b1220, L_000002131b1b1220, L_000002131b1b1220;
LS_000002131b1b2760_0_12 .concat [ 1 1 1 1], L_000002131b1b1220, L_000002131b1b1220, L_000002131b1b1220, L_000002131b1b1220;
LS_000002131b1b2760_0_16 .concat [ 1 1 1 1], L_000002131b1b1220, L_000002131b1b1220, L_000002131b1b1220, L_000002131b1b1220;
LS_000002131b1b2760_0_20 .concat [ 1 1 1 1], L_000002131b1b1220, L_000002131b1b1220, L_000002131b1b1220, L_000002131b1b1220;
LS_000002131b1b2760_0_24 .concat [ 1 1 1 1], L_000002131b1b1220, L_000002131b1b1220, L_000002131b1b1220, L_000002131b1b1220;
LS_000002131b1b2760_0_28 .concat [ 1 1 1 1], L_000002131b1b1220, L_000002131b1b1220, L_000002131b1b1220, L_000002131b1b1220;
LS_000002131b1b2760_1_0 .concat [ 4 4 4 4], LS_000002131b1b2760_0_0, LS_000002131b1b2760_0_4, LS_000002131b1b2760_0_8, LS_000002131b1b2760_0_12;
LS_000002131b1b2760_1_4 .concat [ 4 4 4 4], LS_000002131b1b2760_0_16, LS_000002131b1b2760_0_20, LS_000002131b1b2760_0_24, LS_000002131b1b2760_0_28;
L_000002131b1b2760 .concat [ 16 16 0 0], LS_000002131b1b2760_1_0, LS_000002131b1b2760_1_4;
L_000002131b1b15e0 .part L_000002131b1ace00, 0, 1;
LS_000002131b1b2ee0_0_0 .concat [ 1 1 1 1], L_000002131b21b540, L_000002131b21b540, L_000002131b21b540, L_000002131b21b540;
LS_000002131b1b2ee0_0_4 .concat [ 1 1 1 1], L_000002131b21b540, L_000002131b21b540, L_000002131b21b540, L_000002131b21b540;
LS_000002131b1b2ee0_0_8 .concat [ 1 1 1 1], L_000002131b21b540, L_000002131b21b540, L_000002131b21b540, L_000002131b21b540;
LS_000002131b1b2ee0_0_12 .concat [ 1 1 1 1], L_000002131b21b540, L_000002131b21b540, L_000002131b21b540, L_000002131b21b540;
LS_000002131b1b2ee0_0_16 .concat [ 1 1 1 1], L_000002131b21b540, L_000002131b21b540, L_000002131b21b540, L_000002131b21b540;
LS_000002131b1b2ee0_0_20 .concat [ 1 1 1 1], L_000002131b21b540, L_000002131b21b540, L_000002131b21b540, L_000002131b21b540;
LS_000002131b1b2ee0_0_24 .concat [ 1 1 1 1], L_000002131b21b540, L_000002131b21b540, L_000002131b21b540, L_000002131b21b540;
LS_000002131b1b2ee0_0_28 .concat [ 1 1 1 1], L_000002131b21b540, L_000002131b21b540, L_000002131b21b540, L_000002131b21b540;
LS_000002131b1b2ee0_1_0 .concat [ 4 4 4 4], LS_000002131b1b2ee0_0_0, LS_000002131b1b2ee0_0_4, LS_000002131b1b2ee0_0_8, LS_000002131b1b2ee0_0_12;
LS_000002131b1b2ee0_1_4 .concat [ 4 4 4 4], LS_000002131b1b2ee0_0_16, LS_000002131b1b2ee0_0_20, LS_000002131b1b2ee0_0_24, LS_000002131b1b2ee0_0_28;
L_000002131b1b2ee0 .concat [ 16 16 0 0], LS_000002131b1b2ee0_1_0, LS_000002131b1b2ee0_1_4;
L_000002131b1b2080 .part L_000002131b1ace00, 1, 1;
LS_000002131b1b2800_0_0 .concat [ 1 1 1 1], L_000002131b1b2080, L_000002131b1b2080, L_000002131b1b2080, L_000002131b1b2080;
LS_000002131b1b2800_0_4 .concat [ 1 1 1 1], L_000002131b1b2080, L_000002131b1b2080, L_000002131b1b2080, L_000002131b1b2080;
LS_000002131b1b2800_0_8 .concat [ 1 1 1 1], L_000002131b1b2080, L_000002131b1b2080, L_000002131b1b2080, L_000002131b1b2080;
LS_000002131b1b2800_0_12 .concat [ 1 1 1 1], L_000002131b1b2080, L_000002131b1b2080, L_000002131b1b2080, L_000002131b1b2080;
LS_000002131b1b2800_0_16 .concat [ 1 1 1 1], L_000002131b1b2080, L_000002131b1b2080, L_000002131b1b2080, L_000002131b1b2080;
LS_000002131b1b2800_0_20 .concat [ 1 1 1 1], L_000002131b1b2080, L_000002131b1b2080, L_000002131b1b2080, L_000002131b1b2080;
LS_000002131b1b2800_0_24 .concat [ 1 1 1 1], L_000002131b1b2080, L_000002131b1b2080, L_000002131b1b2080, L_000002131b1b2080;
LS_000002131b1b2800_0_28 .concat [ 1 1 1 1], L_000002131b1b2080, L_000002131b1b2080, L_000002131b1b2080, L_000002131b1b2080;
LS_000002131b1b2800_1_0 .concat [ 4 4 4 4], LS_000002131b1b2800_0_0, LS_000002131b1b2800_0_4, LS_000002131b1b2800_0_8, LS_000002131b1b2800_0_12;
LS_000002131b1b2800_1_4 .concat [ 4 4 4 4], LS_000002131b1b2800_0_16, LS_000002131b1b2800_0_20, LS_000002131b1b2800_0_24, LS_000002131b1b2800_0_28;
L_000002131b1b2800 .concat [ 16 16 0 0], LS_000002131b1b2800_1_0, LS_000002131b1b2800_1_4;
L_000002131b1b2a80 .part L_000002131b1ace00, 0, 1;
LS_000002131b1b2bc0_0_0 .concat [ 1 1 1 1], L_000002131b1b2a80, L_000002131b1b2a80, L_000002131b1b2a80, L_000002131b1b2a80;
LS_000002131b1b2bc0_0_4 .concat [ 1 1 1 1], L_000002131b1b2a80, L_000002131b1b2a80, L_000002131b1b2a80, L_000002131b1b2a80;
LS_000002131b1b2bc0_0_8 .concat [ 1 1 1 1], L_000002131b1b2a80, L_000002131b1b2a80, L_000002131b1b2a80, L_000002131b1b2a80;
LS_000002131b1b2bc0_0_12 .concat [ 1 1 1 1], L_000002131b1b2a80, L_000002131b1b2a80, L_000002131b1b2a80, L_000002131b1b2a80;
LS_000002131b1b2bc0_0_16 .concat [ 1 1 1 1], L_000002131b1b2a80, L_000002131b1b2a80, L_000002131b1b2a80, L_000002131b1b2a80;
LS_000002131b1b2bc0_0_20 .concat [ 1 1 1 1], L_000002131b1b2a80, L_000002131b1b2a80, L_000002131b1b2a80, L_000002131b1b2a80;
LS_000002131b1b2bc0_0_24 .concat [ 1 1 1 1], L_000002131b1b2a80, L_000002131b1b2a80, L_000002131b1b2a80, L_000002131b1b2a80;
LS_000002131b1b2bc0_0_28 .concat [ 1 1 1 1], L_000002131b1b2a80, L_000002131b1b2a80, L_000002131b1b2a80, L_000002131b1b2a80;
LS_000002131b1b2bc0_1_0 .concat [ 4 4 4 4], LS_000002131b1b2bc0_0_0, LS_000002131b1b2bc0_0_4, LS_000002131b1b2bc0_0_8, LS_000002131b1b2bc0_0_12;
LS_000002131b1b2bc0_1_4 .concat [ 4 4 4 4], LS_000002131b1b2bc0_0_16, LS_000002131b1b2bc0_0_20, LS_000002131b1b2bc0_0_24, LS_000002131b1b2bc0_0_28;
L_000002131b1b2bc0 .concat [ 16 16 0 0], LS_000002131b1b2bc0_1_0, LS_000002131b1b2bc0_1_4;
S_000002131b179d90 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002131b17a560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002131b1b5f10 .functor AND 32, L_000002131b1b33e0, L_000002131b1b1d60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002131b17dbf0_0 .net "in1", 31 0, L_000002131b1b33e0;  1 drivers
v000002131b17d790_0 .net "in2", 31 0, L_000002131b1b1d60;  1 drivers
v000002131b17d830_0 .net "out", 31 0, L_000002131b1b5f10;  alias, 1 drivers
S_000002131b179f20 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002131b17a560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002131b1b6140 .functor AND 32, L_000002131b1b1b80, L_000002131b1b3340, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002131b17e5f0_0 .net "in1", 31 0, L_000002131b1b1b80;  1 drivers
v000002131b17df10_0 .net "in2", 31 0, L_000002131b1b3340;  1 drivers
v000002131b17dfb0_0 .net "out", 31 0, L_000002131b1b6140;  alias, 1 drivers
S_000002131b1798e0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002131b17a560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002131b0f0e40 .functor AND 32, L_000002131b1b2760, L_000002131b1b2ee0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002131b17e050_0 .net "in1", 31 0, L_000002131b1b2760;  1 drivers
v000002131b17e370_0 .net "in2", 31 0, L_000002131b1b2ee0;  1 drivers
v000002131b17e410_0 .net "out", 31 0, L_000002131b0f0e40;  alias, 1 drivers
S_000002131b17a0b0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002131b17a560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002131b21ac10 .functor AND 32, L_000002131b1b2800, L_000002131b1b2bc0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002131b17e550_0 .net "in1", 31 0, L_000002131b1b2800;  1 drivers
v000002131b17d1f0_0 .net "in2", 31 0, L_000002131b1b2bc0;  1 drivers
v000002131b17cf70_0 .net "out", 31 0, L_000002131b21ac10;  alias, 1 drivers
S_000002131b179750 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000002131af7ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002131b0f9a40 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002131b21acf0 .functor NOT 1, L_000002131b1b2440, C4<0>, C4<0>, C4<0>;
L_000002131b21ba80 .functor NOT 1, L_000002131b1b3480, C4<0>, C4<0>, C4<0>;
L_000002131b21a660 .functor NOT 1, L_000002131b1b1040, C4<0>, C4<0>, C4<0>;
L_000002131b21b5b0 .functor NOT 1, L_000002131b1b1860, C4<0>, C4<0>, C4<0>;
L_000002131b21b620 .functor AND 32, L_000002131b21a5f0, v000002131b182450_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002131b21a6d0 .functor AND 32, L_000002131b21a120, L_000002131b236410, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002131b219f60 .functor OR 32, L_000002131b21b620, L_000002131b21a6d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002131b21a970 .functor AND 32, L_000002131b21a9e0, v000002131b172bf0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002131b219fd0 .functor OR 32, L_000002131b219f60, L_000002131b21a970, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002131b21ad60 .functor AND 32, L_000002131b21baf0, L_000002131b1b29e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002131b21add0 .functor OR 32, L_000002131b219fd0, L_000002131b21ad60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002131b17ccf0_0 .net *"_ivl_1", 0 0, L_000002131b1b2440;  1 drivers
v000002131b17ac70_0 .net *"_ivl_13", 0 0, L_000002131b1b1040;  1 drivers
v000002131b17b0d0_0 .net *"_ivl_14", 0 0, L_000002131b21a660;  1 drivers
v000002131b17c570_0 .net *"_ivl_19", 0 0, L_000002131b1b1e00;  1 drivers
v000002131b17bfd0_0 .net *"_ivl_2", 0 0, L_000002131b21acf0;  1 drivers
v000002131b17bf30_0 .net *"_ivl_23", 0 0, L_000002131b1b21c0;  1 drivers
v000002131b17bd50_0 .net *"_ivl_27", 0 0, L_000002131b1b1860;  1 drivers
v000002131b17a770_0 .net *"_ivl_28", 0 0, L_000002131b21b5b0;  1 drivers
v000002131b17c750_0 .net *"_ivl_33", 0 0, L_000002131b1b2260;  1 drivers
v000002131b17b8f0_0 .net *"_ivl_37", 0 0, L_000002131b1b24e0;  1 drivers
v000002131b17aef0_0 .net *"_ivl_40", 31 0, L_000002131b21b620;  1 drivers
v000002131b17c070_0 .net *"_ivl_42", 31 0, L_000002131b21a6d0;  1 drivers
v000002131b17b170_0 .net *"_ivl_44", 31 0, L_000002131b219f60;  1 drivers
v000002131b17a810_0 .net *"_ivl_46", 31 0, L_000002131b21a970;  1 drivers
v000002131b17bb70_0 .net *"_ivl_48", 31 0, L_000002131b219fd0;  1 drivers
v000002131b17b990_0 .net *"_ivl_50", 31 0, L_000002131b21ad60;  1 drivers
v000002131b17bad0_0 .net *"_ivl_7", 0 0, L_000002131b1b3480;  1 drivers
v000002131b17b030_0 .net *"_ivl_8", 0 0, L_000002131b21ba80;  1 drivers
v000002131b17c430_0 .net "ina", 31 0, v000002131b182450_0;  alias, 1 drivers
v000002131b17ad10_0 .net "inb", 31 0, L_000002131b236410;  alias, 1 drivers
v000002131b17c4d0_0 .net "inc", 31 0, v000002131b172bf0_0;  alias, 1 drivers
v000002131b17ae50_0 .net "ind", 31 0, L_000002131b1b29e0;  alias, 1 drivers
v000002131b17c610_0 .net "out", 31 0, L_000002131b21add0;  alias, 1 drivers
v000002131b17c6b0_0 .net "s0", 31 0, L_000002131b21a5f0;  1 drivers
v000002131b17a950_0 .net "s1", 31 0, L_000002131b21a120;  1 drivers
v000002131b17a9f0_0 .net "s2", 31 0, L_000002131b21a9e0;  1 drivers
v000002131b1821d0_0 .net "s3", 31 0, L_000002131b21baf0;  1 drivers
v000002131b1808d0_0 .net "sel", 1 0, L_000002131b1adf80;  alias, 1 drivers
L_000002131b1b2440 .part L_000002131b1adf80, 1, 1;
LS_000002131b1b2120_0_0 .concat [ 1 1 1 1], L_000002131b21acf0, L_000002131b21acf0, L_000002131b21acf0, L_000002131b21acf0;
LS_000002131b1b2120_0_4 .concat [ 1 1 1 1], L_000002131b21acf0, L_000002131b21acf0, L_000002131b21acf0, L_000002131b21acf0;
LS_000002131b1b2120_0_8 .concat [ 1 1 1 1], L_000002131b21acf0, L_000002131b21acf0, L_000002131b21acf0, L_000002131b21acf0;
LS_000002131b1b2120_0_12 .concat [ 1 1 1 1], L_000002131b21acf0, L_000002131b21acf0, L_000002131b21acf0, L_000002131b21acf0;
LS_000002131b1b2120_0_16 .concat [ 1 1 1 1], L_000002131b21acf0, L_000002131b21acf0, L_000002131b21acf0, L_000002131b21acf0;
LS_000002131b1b2120_0_20 .concat [ 1 1 1 1], L_000002131b21acf0, L_000002131b21acf0, L_000002131b21acf0, L_000002131b21acf0;
LS_000002131b1b2120_0_24 .concat [ 1 1 1 1], L_000002131b21acf0, L_000002131b21acf0, L_000002131b21acf0, L_000002131b21acf0;
LS_000002131b1b2120_0_28 .concat [ 1 1 1 1], L_000002131b21acf0, L_000002131b21acf0, L_000002131b21acf0, L_000002131b21acf0;
LS_000002131b1b2120_1_0 .concat [ 4 4 4 4], LS_000002131b1b2120_0_0, LS_000002131b1b2120_0_4, LS_000002131b1b2120_0_8, LS_000002131b1b2120_0_12;
LS_000002131b1b2120_1_4 .concat [ 4 4 4 4], LS_000002131b1b2120_0_16, LS_000002131b1b2120_0_20, LS_000002131b1b2120_0_24, LS_000002131b1b2120_0_28;
L_000002131b1b2120 .concat [ 16 16 0 0], LS_000002131b1b2120_1_0, LS_000002131b1b2120_1_4;
L_000002131b1b3480 .part L_000002131b1adf80, 0, 1;
LS_000002131b1b1a40_0_0 .concat [ 1 1 1 1], L_000002131b21ba80, L_000002131b21ba80, L_000002131b21ba80, L_000002131b21ba80;
LS_000002131b1b1a40_0_4 .concat [ 1 1 1 1], L_000002131b21ba80, L_000002131b21ba80, L_000002131b21ba80, L_000002131b21ba80;
LS_000002131b1b1a40_0_8 .concat [ 1 1 1 1], L_000002131b21ba80, L_000002131b21ba80, L_000002131b21ba80, L_000002131b21ba80;
LS_000002131b1b1a40_0_12 .concat [ 1 1 1 1], L_000002131b21ba80, L_000002131b21ba80, L_000002131b21ba80, L_000002131b21ba80;
LS_000002131b1b1a40_0_16 .concat [ 1 1 1 1], L_000002131b21ba80, L_000002131b21ba80, L_000002131b21ba80, L_000002131b21ba80;
LS_000002131b1b1a40_0_20 .concat [ 1 1 1 1], L_000002131b21ba80, L_000002131b21ba80, L_000002131b21ba80, L_000002131b21ba80;
LS_000002131b1b1a40_0_24 .concat [ 1 1 1 1], L_000002131b21ba80, L_000002131b21ba80, L_000002131b21ba80, L_000002131b21ba80;
LS_000002131b1b1a40_0_28 .concat [ 1 1 1 1], L_000002131b21ba80, L_000002131b21ba80, L_000002131b21ba80, L_000002131b21ba80;
LS_000002131b1b1a40_1_0 .concat [ 4 4 4 4], LS_000002131b1b1a40_0_0, LS_000002131b1b1a40_0_4, LS_000002131b1b1a40_0_8, LS_000002131b1b1a40_0_12;
LS_000002131b1b1a40_1_4 .concat [ 4 4 4 4], LS_000002131b1b1a40_0_16, LS_000002131b1b1a40_0_20, LS_000002131b1b1a40_0_24, LS_000002131b1b1a40_0_28;
L_000002131b1b1a40 .concat [ 16 16 0 0], LS_000002131b1b1a40_1_0, LS_000002131b1b1a40_1_4;
L_000002131b1b1040 .part L_000002131b1adf80, 1, 1;
LS_000002131b1b1400_0_0 .concat [ 1 1 1 1], L_000002131b21a660, L_000002131b21a660, L_000002131b21a660, L_000002131b21a660;
LS_000002131b1b1400_0_4 .concat [ 1 1 1 1], L_000002131b21a660, L_000002131b21a660, L_000002131b21a660, L_000002131b21a660;
LS_000002131b1b1400_0_8 .concat [ 1 1 1 1], L_000002131b21a660, L_000002131b21a660, L_000002131b21a660, L_000002131b21a660;
LS_000002131b1b1400_0_12 .concat [ 1 1 1 1], L_000002131b21a660, L_000002131b21a660, L_000002131b21a660, L_000002131b21a660;
LS_000002131b1b1400_0_16 .concat [ 1 1 1 1], L_000002131b21a660, L_000002131b21a660, L_000002131b21a660, L_000002131b21a660;
LS_000002131b1b1400_0_20 .concat [ 1 1 1 1], L_000002131b21a660, L_000002131b21a660, L_000002131b21a660, L_000002131b21a660;
LS_000002131b1b1400_0_24 .concat [ 1 1 1 1], L_000002131b21a660, L_000002131b21a660, L_000002131b21a660, L_000002131b21a660;
LS_000002131b1b1400_0_28 .concat [ 1 1 1 1], L_000002131b21a660, L_000002131b21a660, L_000002131b21a660, L_000002131b21a660;
LS_000002131b1b1400_1_0 .concat [ 4 4 4 4], LS_000002131b1b1400_0_0, LS_000002131b1b1400_0_4, LS_000002131b1b1400_0_8, LS_000002131b1b1400_0_12;
LS_000002131b1b1400_1_4 .concat [ 4 4 4 4], LS_000002131b1b1400_0_16, LS_000002131b1b1400_0_20, LS_000002131b1b1400_0_24, LS_000002131b1b1400_0_28;
L_000002131b1b1400 .concat [ 16 16 0 0], LS_000002131b1b1400_1_0, LS_000002131b1b1400_1_4;
L_000002131b1b1e00 .part L_000002131b1adf80, 0, 1;
LS_000002131b1b0fa0_0_0 .concat [ 1 1 1 1], L_000002131b1b1e00, L_000002131b1b1e00, L_000002131b1b1e00, L_000002131b1b1e00;
LS_000002131b1b0fa0_0_4 .concat [ 1 1 1 1], L_000002131b1b1e00, L_000002131b1b1e00, L_000002131b1b1e00, L_000002131b1b1e00;
LS_000002131b1b0fa0_0_8 .concat [ 1 1 1 1], L_000002131b1b1e00, L_000002131b1b1e00, L_000002131b1b1e00, L_000002131b1b1e00;
LS_000002131b1b0fa0_0_12 .concat [ 1 1 1 1], L_000002131b1b1e00, L_000002131b1b1e00, L_000002131b1b1e00, L_000002131b1b1e00;
LS_000002131b1b0fa0_0_16 .concat [ 1 1 1 1], L_000002131b1b1e00, L_000002131b1b1e00, L_000002131b1b1e00, L_000002131b1b1e00;
LS_000002131b1b0fa0_0_20 .concat [ 1 1 1 1], L_000002131b1b1e00, L_000002131b1b1e00, L_000002131b1b1e00, L_000002131b1b1e00;
LS_000002131b1b0fa0_0_24 .concat [ 1 1 1 1], L_000002131b1b1e00, L_000002131b1b1e00, L_000002131b1b1e00, L_000002131b1b1e00;
LS_000002131b1b0fa0_0_28 .concat [ 1 1 1 1], L_000002131b1b1e00, L_000002131b1b1e00, L_000002131b1b1e00, L_000002131b1b1e00;
LS_000002131b1b0fa0_1_0 .concat [ 4 4 4 4], LS_000002131b1b0fa0_0_0, LS_000002131b1b0fa0_0_4, LS_000002131b1b0fa0_0_8, LS_000002131b1b0fa0_0_12;
LS_000002131b1b0fa0_1_4 .concat [ 4 4 4 4], LS_000002131b1b0fa0_0_16, LS_000002131b1b0fa0_0_20, LS_000002131b1b0fa0_0_24, LS_000002131b1b0fa0_0_28;
L_000002131b1b0fa0 .concat [ 16 16 0 0], LS_000002131b1b0fa0_1_0, LS_000002131b1b0fa0_1_4;
L_000002131b1b21c0 .part L_000002131b1adf80, 1, 1;
LS_000002131b1b3660_0_0 .concat [ 1 1 1 1], L_000002131b1b21c0, L_000002131b1b21c0, L_000002131b1b21c0, L_000002131b1b21c0;
LS_000002131b1b3660_0_4 .concat [ 1 1 1 1], L_000002131b1b21c0, L_000002131b1b21c0, L_000002131b1b21c0, L_000002131b1b21c0;
LS_000002131b1b3660_0_8 .concat [ 1 1 1 1], L_000002131b1b21c0, L_000002131b1b21c0, L_000002131b1b21c0, L_000002131b1b21c0;
LS_000002131b1b3660_0_12 .concat [ 1 1 1 1], L_000002131b1b21c0, L_000002131b1b21c0, L_000002131b1b21c0, L_000002131b1b21c0;
LS_000002131b1b3660_0_16 .concat [ 1 1 1 1], L_000002131b1b21c0, L_000002131b1b21c0, L_000002131b1b21c0, L_000002131b1b21c0;
LS_000002131b1b3660_0_20 .concat [ 1 1 1 1], L_000002131b1b21c0, L_000002131b1b21c0, L_000002131b1b21c0, L_000002131b1b21c0;
LS_000002131b1b3660_0_24 .concat [ 1 1 1 1], L_000002131b1b21c0, L_000002131b1b21c0, L_000002131b1b21c0, L_000002131b1b21c0;
LS_000002131b1b3660_0_28 .concat [ 1 1 1 1], L_000002131b1b21c0, L_000002131b1b21c0, L_000002131b1b21c0, L_000002131b1b21c0;
LS_000002131b1b3660_1_0 .concat [ 4 4 4 4], LS_000002131b1b3660_0_0, LS_000002131b1b3660_0_4, LS_000002131b1b3660_0_8, LS_000002131b1b3660_0_12;
LS_000002131b1b3660_1_4 .concat [ 4 4 4 4], LS_000002131b1b3660_0_16, LS_000002131b1b3660_0_20, LS_000002131b1b3660_0_24, LS_000002131b1b3660_0_28;
L_000002131b1b3660 .concat [ 16 16 0 0], LS_000002131b1b3660_1_0, LS_000002131b1b3660_1_4;
L_000002131b1b1860 .part L_000002131b1adf80, 0, 1;
LS_000002131b1b2e40_0_0 .concat [ 1 1 1 1], L_000002131b21b5b0, L_000002131b21b5b0, L_000002131b21b5b0, L_000002131b21b5b0;
LS_000002131b1b2e40_0_4 .concat [ 1 1 1 1], L_000002131b21b5b0, L_000002131b21b5b0, L_000002131b21b5b0, L_000002131b21b5b0;
LS_000002131b1b2e40_0_8 .concat [ 1 1 1 1], L_000002131b21b5b0, L_000002131b21b5b0, L_000002131b21b5b0, L_000002131b21b5b0;
LS_000002131b1b2e40_0_12 .concat [ 1 1 1 1], L_000002131b21b5b0, L_000002131b21b5b0, L_000002131b21b5b0, L_000002131b21b5b0;
LS_000002131b1b2e40_0_16 .concat [ 1 1 1 1], L_000002131b21b5b0, L_000002131b21b5b0, L_000002131b21b5b0, L_000002131b21b5b0;
LS_000002131b1b2e40_0_20 .concat [ 1 1 1 1], L_000002131b21b5b0, L_000002131b21b5b0, L_000002131b21b5b0, L_000002131b21b5b0;
LS_000002131b1b2e40_0_24 .concat [ 1 1 1 1], L_000002131b21b5b0, L_000002131b21b5b0, L_000002131b21b5b0, L_000002131b21b5b0;
LS_000002131b1b2e40_0_28 .concat [ 1 1 1 1], L_000002131b21b5b0, L_000002131b21b5b0, L_000002131b21b5b0, L_000002131b21b5b0;
LS_000002131b1b2e40_1_0 .concat [ 4 4 4 4], LS_000002131b1b2e40_0_0, LS_000002131b1b2e40_0_4, LS_000002131b1b2e40_0_8, LS_000002131b1b2e40_0_12;
LS_000002131b1b2e40_1_4 .concat [ 4 4 4 4], LS_000002131b1b2e40_0_16, LS_000002131b1b2e40_0_20, LS_000002131b1b2e40_0_24, LS_000002131b1b2e40_0_28;
L_000002131b1b2e40 .concat [ 16 16 0 0], LS_000002131b1b2e40_1_0, LS_000002131b1b2e40_1_4;
L_000002131b1b2260 .part L_000002131b1adf80, 1, 1;
LS_000002131b1b28a0_0_0 .concat [ 1 1 1 1], L_000002131b1b2260, L_000002131b1b2260, L_000002131b1b2260, L_000002131b1b2260;
LS_000002131b1b28a0_0_4 .concat [ 1 1 1 1], L_000002131b1b2260, L_000002131b1b2260, L_000002131b1b2260, L_000002131b1b2260;
LS_000002131b1b28a0_0_8 .concat [ 1 1 1 1], L_000002131b1b2260, L_000002131b1b2260, L_000002131b1b2260, L_000002131b1b2260;
LS_000002131b1b28a0_0_12 .concat [ 1 1 1 1], L_000002131b1b2260, L_000002131b1b2260, L_000002131b1b2260, L_000002131b1b2260;
LS_000002131b1b28a0_0_16 .concat [ 1 1 1 1], L_000002131b1b2260, L_000002131b1b2260, L_000002131b1b2260, L_000002131b1b2260;
LS_000002131b1b28a0_0_20 .concat [ 1 1 1 1], L_000002131b1b2260, L_000002131b1b2260, L_000002131b1b2260, L_000002131b1b2260;
LS_000002131b1b28a0_0_24 .concat [ 1 1 1 1], L_000002131b1b2260, L_000002131b1b2260, L_000002131b1b2260, L_000002131b1b2260;
LS_000002131b1b28a0_0_28 .concat [ 1 1 1 1], L_000002131b1b2260, L_000002131b1b2260, L_000002131b1b2260, L_000002131b1b2260;
LS_000002131b1b28a0_1_0 .concat [ 4 4 4 4], LS_000002131b1b28a0_0_0, LS_000002131b1b28a0_0_4, LS_000002131b1b28a0_0_8, LS_000002131b1b28a0_0_12;
LS_000002131b1b28a0_1_4 .concat [ 4 4 4 4], LS_000002131b1b28a0_0_16, LS_000002131b1b28a0_0_20, LS_000002131b1b28a0_0_24, LS_000002131b1b28a0_0_28;
L_000002131b1b28a0 .concat [ 16 16 0 0], LS_000002131b1b28a0_1_0, LS_000002131b1b28a0_1_4;
L_000002131b1b24e0 .part L_000002131b1adf80, 0, 1;
LS_000002131b1b2620_0_0 .concat [ 1 1 1 1], L_000002131b1b24e0, L_000002131b1b24e0, L_000002131b1b24e0, L_000002131b1b24e0;
LS_000002131b1b2620_0_4 .concat [ 1 1 1 1], L_000002131b1b24e0, L_000002131b1b24e0, L_000002131b1b24e0, L_000002131b1b24e0;
LS_000002131b1b2620_0_8 .concat [ 1 1 1 1], L_000002131b1b24e0, L_000002131b1b24e0, L_000002131b1b24e0, L_000002131b1b24e0;
LS_000002131b1b2620_0_12 .concat [ 1 1 1 1], L_000002131b1b24e0, L_000002131b1b24e0, L_000002131b1b24e0, L_000002131b1b24e0;
LS_000002131b1b2620_0_16 .concat [ 1 1 1 1], L_000002131b1b24e0, L_000002131b1b24e0, L_000002131b1b24e0, L_000002131b1b24e0;
LS_000002131b1b2620_0_20 .concat [ 1 1 1 1], L_000002131b1b24e0, L_000002131b1b24e0, L_000002131b1b24e0, L_000002131b1b24e0;
LS_000002131b1b2620_0_24 .concat [ 1 1 1 1], L_000002131b1b24e0, L_000002131b1b24e0, L_000002131b1b24e0, L_000002131b1b24e0;
LS_000002131b1b2620_0_28 .concat [ 1 1 1 1], L_000002131b1b24e0, L_000002131b1b24e0, L_000002131b1b24e0, L_000002131b1b24e0;
LS_000002131b1b2620_1_0 .concat [ 4 4 4 4], LS_000002131b1b2620_0_0, LS_000002131b1b2620_0_4, LS_000002131b1b2620_0_8, LS_000002131b1b2620_0_12;
LS_000002131b1b2620_1_4 .concat [ 4 4 4 4], LS_000002131b1b2620_0_16, LS_000002131b1b2620_0_20, LS_000002131b1b2620_0_24, LS_000002131b1b2620_0_28;
L_000002131b1b2620 .concat [ 16 16 0 0], LS_000002131b1b2620_1_0, LS_000002131b1b2620_1_4;
S_000002131b17a3d0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002131b179750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002131b21a5f0 .functor AND 32, L_000002131b1b2120, L_000002131b1b1a40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002131b17aa90_0 .net "in1", 31 0, L_000002131b1b2120;  1 drivers
v000002131b17c930_0 .net "in2", 31 0, L_000002131b1b1a40;  1 drivers
v000002131b17b670_0 .net "out", 31 0, L_000002131b21a5f0;  alias, 1 drivers
S_000002131b179a70 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002131b179750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002131b21a120 .functor AND 32, L_000002131b1b1400, L_000002131b1b0fa0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002131b17b710_0 .net "in1", 31 0, L_000002131b1b1400;  1 drivers
v000002131b17c7f0_0 .net "in2", 31 0, L_000002131b1b0fa0;  1 drivers
v000002131b17cd90_0 .net "out", 31 0, L_000002131b21a120;  alias, 1 drivers
S_000002131b179c00 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002131b179750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002131b21a9e0 .functor AND 32, L_000002131b1b3660, L_000002131b1b2e40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002131b17ab30_0 .net "in1", 31 0, L_000002131b1b3660;  1 drivers
v000002131b17c9d0_0 .net "in2", 31 0, L_000002131b1b2e40;  1 drivers
v000002131b17b7b0_0 .net "out", 31 0, L_000002131b21a9e0;  alias, 1 drivers
S_000002131b17f8a0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002131b179750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002131b21baf0 .functor AND 32, L_000002131b1b28a0, L_000002131b1b2620, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002131b17b850_0 .net "in1", 31 0, L_000002131b1b28a0;  1 drivers
v000002131b17cc50_0 .net "in2", 31 0, L_000002131b1b2620;  1 drivers
v000002131b17ced0_0 .net "out", 31 0, L_000002131b21baf0;  alias, 1 drivers
S_000002131b17fa30 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000002131af596a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000002131b184740 .param/l "add" 0 9 6, C4<000000100000>;
P_000002131b184778 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002131b1847b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002131b1847e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002131b184820 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002131b184858 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002131b184890 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002131b1848c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002131b184900 .param/l "j" 0 9 19, C4<000010000000>;
P_000002131b184938 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002131b184970 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002131b1849a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002131b1849e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002131b184a18 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002131b184a50 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002131b184a88 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002131b184ac0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002131b184af8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002131b184b30 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002131b184b68 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002131b184ba0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002131b184bd8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002131b184c10 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002131b184c48 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002131b184c80 .param/l "xori" 0 9 12, C4<001110000000>;
v000002131b1819b0_0 .var "EX1_PC", 31 0;
v000002131b1814b0_0 .var "EX1_PFC", 31 0;
v000002131b181a50_0 .var "EX1_forward_to_B", 31 0;
v000002131b181370_0 .var "EX1_is_beq", 0 0;
v000002131b182630_0 .var "EX1_is_bne", 0 0;
v000002131b181910_0 .var "EX1_is_jal", 0 0;
v000002131b182810_0 .var "EX1_is_jr", 0 0;
v000002131b180a10_0 .var "EX1_is_oper2_immed", 0 0;
v000002131b181550_0 .var "EX1_memread", 0 0;
v000002131b180bf0_0 .var "EX1_memwrite", 0 0;
v000002131b1815f0_0 .var "EX1_opcode", 11 0;
v000002131b181af0_0 .var "EX1_predicted", 0 0;
v000002131b181050_0 .var "EX1_rd_ind", 4 0;
v000002131b181690_0 .var "EX1_rd_indzero", 0 0;
v000002131b181730_0 .var "EX1_regwrite", 0 0;
v000002131b182b30_0 .var "EX1_rs1", 31 0;
v000002131b181b90_0 .var "EX1_rs1_ind", 4 0;
v000002131b182450_0 .var "EX1_rs2", 31 0;
v000002131b1817d0_0 .var "EX1_rs2_ind", 4 0;
v000002131b181870_0 .net "FLUSH", 0 0, v000002131b18c6e0_0;  alias, 1 drivers
v000002131b180d30_0 .net "ID_PC", 31 0, v000002131b188040_0;  alias, 1 drivers
v000002131b180dd0_0 .net "ID_PFC_to_EX", 31 0, L_000002131b1b0e60;  alias, 1 drivers
v000002131b182310_0 .net "ID_forward_to_B", 31 0, L_000002131b1aeac0;  alias, 1 drivers
v000002131b182e50_0 .net "ID_is_beq", 0 0, L_000002131b1b0960;  alias, 1 drivers
v000002131b1829f0_0 .net "ID_is_bne", 0 0, L_000002131b1af600;  alias, 1 drivers
v000002131b182c70_0 .net "ID_is_jal", 0 0, L_000002131b1afc40;  alias, 1 drivers
v000002131b181c30_0 .net "ID_is_jr", 0 0, L_000002131b1b0aa0;  alias, 1 drivers
v000002131b181cd0_0 .net "ID_is_oper2_immed", 0 0, L_000002131b1b4fc0;  alias, 1 drivers
v000002131b182590_0 .net "ID_memread", 0 0, L_000002131b1aea20;  alias, 1 drivers
v000002131b182ef0_0 .net "ID_memwrite", 0 0, L_000002131b1aed40;  alias, 1 drivers
v000002131b182a90_0 .net "ID_opcode", 11 0, v000002131b19b390_0;  alias, 1 drivers
v000002131b180e70_0 .net "ID_predicted", 0 0, v000002131b18c000_0;  alias, 1 drivers
v000002131b181d70_0 .net "ID_rd_ind", 4 0, v000002131b19b430_0;  alias, 1 drivers
v000002131b182090_0 .net "ID_rd_indzero", 0 0, L_000002131b1aee80;  1 drivers
v000002131b180f10_0 .net "ID_regwrite", 0 0, L_000002131b1aeb60;  alias, 1 drivers
v000002131b180790_0 .net "ID_rs1", 31 0, v000002131b185480_0;  alias, 1 drivers
v000002131b1824f0_0 .net "ID_rs1_ind", 4 0, v000002131b19c010_0;  alias, 1 drivers
v000002131b180830_0 .net "ID_rs2", 31 0, v000002131b185fc0_0;  alias, 1 drivers
v000002131b182d10_0 .net "ID_rs2_ind", 4 0, v000002131b19b890_0;  alias, 1 drivers
v000002131b181e10_0 .net "clk", 0 0, L_000002131b1b5e30;  1 drivers
v000002131b180ab0_0 .net "rst", 0 0, v000002131b1acd60_0;  alias, 1 drivers
E_000002131b0f9f00 .event posedge, v000002131b173370_0, v000002131b181e10_0;
S_000002131b17fbc0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000002131af596a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000002131b184cc0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002131b184cf8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002131b184d30 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002131b184d68 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002131b184da0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002131b184dd8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002131b184e10 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002131b184e48 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002131b184e80 .param/l "j" 0 9 19, C4<000010000000>;
P_000002131b184eb8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002131b184ef0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002131b184f28 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002131b184f60 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002131b184f98 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002131b184fd0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002131b185008 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002131b185040 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002131b185078 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002131b1850b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002131b1850e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002131b185120 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002131b185158 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002131b185190 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002131b1851c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002131b185200 .param/l "xori" 0 9 12, C4<001110000000>;
v000002131b182db0_0 .net "EX1_ALU_OPER1", 31 0, L_000002131b1b6220;  alias, 1 drivers
v000002131b180b50_0 .net "EX1_ALU_OPER2", 31 0, L_000002131b21a4a0;  alias, 1 drivers
v000002131b1823b0_0 .net "EX1_PC", 31 0, v000002131b1819b0_0;  alias, 1 drivers
v000002131b181eb0_0 .net "EX1_PFC_to_IF", 31 0, L_000002131b1b2940;  alias, 1 drivers
v000002131b181f50_0 .net "EX1_forward_to_B", 31 0, v000002131b181a50_0;  alias, 1 drivers
v000002131b1835d0_0 .net "EX1_is_beq", 0 0, v000002131b181370_0;  alias, 1 drivers
v000002131b183530_0 .net "EX1_is_bne", 0 0, v000002131b182630_0;  alias, 1 drivers
v000002131b183d50_0 .net "EX1_is_jal", 0 0, v000002131b181910_0;  alias, 1 drivers
v000002131b184390_0 .net "EX1_is_jr", 0 0, v000002131b182810_0;  alias, 1 drivers
v000002131b184570_0 .net "EX1_is_oper2_immed", 0 0, v000002131b180a10_0;  alias, 1 drivers
v000002131b183670_0 .net "EX1_memread", 0 0, v000002131b181550_0;  alias, 1 drivers
v000002131b1833f0_0 .net "EX1_memwrite", 0 0, v000002131b180bf0_0;  alias, 1 drivers
v000002131b183e90_0 .net "EX1_opcode", 11 0, v000002131b1815f0_0;  alias, 1 drivers
v000002131b183710_0 .net "EX1_predicted", 0 0, v000002131b181af0_0;  alias, 1 drivers
v000002131b184610_0 .net "EX1_rd_ind", 4 0, v000002131b181050_0;  alias, 1 drivers
v000002131b1830d0_0 .net "EX1_rd_indzero", 0 0, v000002131b181690_0;  alias, 1 drivers
v000002131b183170_0 .net "EX1_regwrite", 0 0, v000002131b181730_0;  alias, 1 drivers
v000002131b1837b0_0 .net "EX1_rs1", 31 0, v000002131b182b30_0;  alias, 1 drivers
v000002131b183850_0 .net "EX1_rs1_ind", 4 0, v000002131b181b90_0;  alias, 1 drivers
v000002131b183490_0 .net "EX1_rs2_ind", 4 0, v000002131b1817d0_0;  alias, 1 drivers
v000002131b1841b0_0 .net "EX1_rs2_out", 31 0, L_000002131b21add0;  alias, 1 drivers
v000002131b183210_0 .var "EX2_ALU_OPER1", 31 0;
v000002131b1832b0_0 .var "EX2_ALU_OPER2", 31 0;
v000002131b1838f0_0 .var "EX2_PC", 31 0;
v000002131b183350_0 .var "EX2_PFC_to_IF", 31 0;
v000002131b183990_0 .var "EX2_forward_to_B", 31 0;
v000002131b183a30_0 .var "EX2_is_beq", 0 0;
v000002131b183ad0_0 .var "EX2_is_bne", 0 0;
v000002131b183b70_0 .var "EX2_is_jal", 0 0;
v000002131b183c10_0 .var "EX2_is_jr", 0 0;
v000002131b184430_0 .var "EX2_is_oper2_immed", 0 0;
v000002131b183f30_0 .var "EX2_memread", 0 0;
v000002131b183cb0_0 .var "EX2_memwrite", 0 0;
v000002131b1844d0_0 .var "EX2_opcode", 11 0;
v000002131b183fd0_0 .var "EX2_predicted", 0 0;
v000002131b182f90_0 .var "EX2_rd_ind", 4 0;
v000002131b184070_0 .var "EX2_rd_indzero", 0 0;
v000002131b184250_0 .var "EX2_regwrite", 0 0;
v000002131b183df0_0 .var "EX2_rs1", 31 0;
v000002131b184110_0 .var "EX2_rs1_ind", 4 0;
v000002131b1842f0_0 .var "EX2_rs2_ind", 4 0;
v000002131b183030_0 .var "EX2_rs2_out", 31 0;
v000002131b18a2a0_0 .net "FLUSH", 0 0, v000002131b18c780_0;  alias, 1 drivers
v000002131b18b880_0 .net "clk", 0 0, L_000002131b21b460;  1 drivers
v000002131b18a3e0_0 .net "rst", 0 0, v000002131b1acd60_0;  alias, 1 drivers
E_000002131b0fa300 .event posedge, v000002131b173370_0, v000002131b18b880_0;
S_000002131b17f580 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000002131af596a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000002131b18d250 .param/l "add" 0 9 6, C4<000000100000>;
P_000002131b18d288 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002131b18d2c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002131b18d2f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002131b18d330 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002131b18d368 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002131b18d3a0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002131b18d3d8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002131b18d410 .param/l "j" 0 9 19, C4<000010000000>;
P_000002131b18d448 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002131b18d480 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002131b18d4b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002131b18d4f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002131b18d528 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002131b18d560 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002131b18d598 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002131b18d5d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002131b18d608 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002131b18d640 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002131b18d678 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002131b18d6b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002131b18d6e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002131b18d720 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002131b18d758 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002131b18d790 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002131b1b4cb0 .functor OR 1, L_000002131b1b0960, L_000002131b1af600, C4<0>, C4<0>;
L_000002131b1b52d0 .functor AND 1, L_000002131b1b4cb0, L_000002131b1b4850, C4<1>, C4<1>;
L_000002131b1b5dc0 .functor OR 1, L_000002131b1b0960, L_000002131b1af600, C4<0>, C4<0>;
L_000002131b1b5570 .functor AND 1, L_000002131b1b5dc0, L_000002131b1b4850, C4<1>, C4<1>;
L_000002131b1b4ee0 .functor OR 1, L_000002131b1b0960, L_000002131b1af600, C4<0>, C4<0>;
L_000002131b1b4a80 .functor AND 1, L_000002131b1b4ee0, v000002131b18c000_0, C4<1>, C4<1>;
v000002131b18a0c0_0 .net "EX1_memread", 0 0, v000002131b181550_0;  alias, 1 drivers
v000002131b187aa0_0 .net "EX1_opcode", 11 0, v000002131b1815f0_0;  alias, 1 drivers
v000002131b189e40_0 .net "EX1_rd_ind", 4 0, v000002131b181050_0;  alias, 1 drivers
v000002131b188540_0 .net "EX1_rd_indzero", 0 0, v000002131b181690_0;  alias, 1 drivers
v000002131b188cc0_0 .net "EX2_memread", 0 0, v000002131b183f30_0;  alias, 1 drivers
v000002131b1891c0_0 .net "EX2_opcode", 11 0, v000002131b1844d0_0;  alias, 1 drivers
v000002131b188720_0 .net "EX2_rd_ind", 4 0, v000002131b182f90_0;  alias, 1 drivers
v000002131b1882c0_0 .net "EX2_rd_indzero", 0 0, v000002131b184070_0;  alias, 1 drivers
v000002131b188d60_0 .net "ID_EX1_flush", 0 0, v000002131b18c6e0_0;  alias, 1 drivers
v000002131b1889a0_0 .net "ID_EX2_flush", 0 0, v000002131b18c780_0;  alias, 1 drivers
v000002131b189940_0 .net "ID_is_beq", 0 0, L_000002131b1b0960;  alias, 1 drivers
v000002131b1896c0_0 .net "ID_is_bne", 0 0, L_000002131b1af600;  alias, 1 drivers
v000002131b188c20_0 .net "ID_is_j", 0 0, L_000002131b1af380;  alias, 1 drivers
v000002131b1899e0_0 .net "ID_is_jal", 0 0, L_000002131b1afc40;  alias, 1 drivers
v000002131b187be0_0 .net "ID_is_jr", 0 0, L_000002131b1b0aa0;  alias, 1 drivers
v000002131b1887c0_0 .net "ID_opcode", 11 0, v000002131b19b390_0;  alias, 1 drivers
v000002131b188e00_0 .net "ID_rs1_ind", 4 0, v000002131b19c010_0;  alias, 1 drivers
v000002131b188860_0 .net "ID_rs2_ind", 4 0, v000002131b19b890_0;  alias, 1 drivers
v000002131b1893a0_0 .net "IF_ID_flush", 0 0, v000002131b18cbe0_0;  alias, 1 drivers
v000002131b188360_0 .net "IF_ID_write", 0 0, v000002131b18cb40_0;  alias, 1 drivers
v000002131b189300_0 .net "PC_src", 2 0, L_000002131b1b0c80;  alias, 1 drivers
v000002131b188680_0 .net "PFC_to_EX", 31 0, L_000002131b1b0e60;  alias, 1 drivers
v000002131b189ee0_0 .net "PFC_to_IF", 31 0, L_000002131b1b0140;  alias, 1 drivers
v000002131b188ea0_0 .net "WB_rd_ind", 4 0, v000002131b19d690_0;  alias, 1 drivers
v000002131b189b20_0 .net "Wrong_prediction", 0 0, L_000002131b21bbd0;  alias, 1 drivers
v000002131b189f80_0 .net *"_ivl_11", 0 0, L_000002131b1b5570;  1 drivers
v000002131b188400_0 .net *"_ivl_13", 9 0, L_000002131b1af100;  1 drivers
v000002131b1884a0_0 .net *"_ivl_15", 9 0, L_000002131b1b0780;  1 drivers
v000002131b188f40_0 .net *"_ivl_16", 9 0, L_000002131b1b0a00;  1 drivers
v000002131b187dc0_0 .net *"_ivl_19", 9 0, L_000002131b1af420;  1 drivers
v000002131b187e60_0 .net *"_ivl_20", 9 0, L_000002131b1ae7a0;  1 drivers
v000002131b188a40_0 .net *"_ivl_25", 0 0, L_000002131b1b4ee0;  1 drivers
v000002131b189440_0 .net *"_ivl_27", 0 0, L_000002131b1b4a80;  1 drivers
v000002131b189a80_0 .net *"_ivl_29", 9 0, L_000002131b1afd80;  1 drivers
v000002131b188900_0 .net *"_ivl_3", 0 0, L_000002131b1b4cb0;  1 drivers
L_000002131b1d01f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000002131b1898a0_0 .net/2u *"_ivl_30", 9 0, L_000002131b1d01f0;  1 drivers
v000002131b189bc0_0 .net *"_ivl_32", 9 0, L_000002131b1b0500;  1 drivers
v000002131b188180_0 .net *"_ivl_35", 9 0, L_000002131b1b00a0;  1 drivers
v000002131b188ae0_0 .net *"_ivl_37", 9 0, L_000002131b1afb00;  1 drivers
v000002131b1894e0_0 .net *"_ivl_38", 9 0, L_000002131b1b0d20;  1 drivers
v000002131b1885e0_0 .net *"_ivl_40", 9 0, L_000002131b1ae840;  1 drivers
L_000002131b1d0238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002131b188b80_0 .net/2s *"_ivl_45", 21 0, L_000002131b1d0238;  1 drivers
L_000002131b1d0280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002131b188fe0_0 .net/2s *"_ivl_50", 21 0, L_000002131b1d0280;  1 drivers
v000002131b189080_0 .net *"_ivl_9", 0 0, L_000002131b1b5dc0;  1 drivers
v000002131b189c60_0 .net "clk", 0 0, L_000002131b0f0350;  alias, 1 drivers
v000002131b18a020_0 .net "forward_to_B", 31 0, L_000002131b1aeac0;  alias, 1 drivers
v000002131b187b40_0 .net "imm", 31 0, v000002131b187500_0;  1 drivers
v000002131b189120_0 .net "inst", 31 0, v000002131b187fa0_0;  alias, 1 drivers
v000002131b189260_0 .net "is_branch_and_taken", 0 0, L_000002131b1b52d0;  alias, 1 drivers
v000002131b18a160_0 .net "is_oper2_immed", 0 0, L_000002131b1b4fc0;  alias, 1 drivers
v000002131b189580_0 .net "mem_read", 0 0, L_000002131b1aea20;  alias, 1 drivers
v000002131b18a200_0 .net "mem_write", 0 0, L_000002131b1aed40;  alias, 1 drivers
v000002131b189620_0 .net "pc", 31 0, v000002131b188040_0;  alias, 1 drivers
v000002131b189760_0 .net "pc_write", 0 0, v000002131b18cc80_0;  alias, 1 drivers
v000002131b1880e0_0 .net "predicted", 0 0, L_000002131b1b4850;  1 drivers
v000002131b189800_0 .net "predicted_to_EX", 0 0, v000002131b18c000_0;  alias, 1 drivers
v000002131b187f00_0 .net "reg_write", 0 0, L_000002131b1aeb60;  alias, 1 drivers
v000002131b189d00_0 .net "reg_write_from_wb", 0 0, v000002131b19d7d0_0;  alias, 1 drivers
v000002131b189da0_0 .net "rs1", 31 0, v000002131b185480_0;  alias, 1 drivers
v000002131b188220_0 .net "rs2", 31 0, v000002131b185fc0_0;  alias, 1 drivers
v000002131b187c80_0 .net "rst", 0 0, v000002131b1acd60_0;  alias, 1 drivers
v000002131b187d20_0 .net "wr_reg_data", 31 0, L_000002131b236410;  alias, 1 drivers
L_000002131b1aeac0 .functor MUXZ 32, v000002131b185fc0_0, v000002131b187500_0, L_000002131b1b4fc0, C4<>;
L_000002131b1af100 .part v000002131b188040_0, 0, 10;
L_000002131b1b0780 .part v000002131b187fa0_0, 0, 10;
L_000002131b1b0a00 .arith/sum 10, L_000002131b1af100, L_000002131b1b0780;
L_000002131b1af420 .part v000002131b187fa0_0, 0, 10;
L_000002131b1ae7a0 .functor MUXZ 10, L_000002131b1af420, L_000002131b1b0a00, L_000002131b1b5570, C4<>;
L_000002131b1afd80 .part v000002131b188040_0, 0, 10;
L_000002131b1b0500 .arith/sum 10, L_000002131b1afd80, L_000002131b1d01f0;
L_000002131b1b00a0 .part v000002131b188040_0, 0, 10;
L_000002131b1afb00 .part v000002131b187fa0_0, 0, 10;
L_000002131b1b0d20 .arith/sum 10, L_000002131b1b00a0, L_000002131b1afb00;
L_000002131b1ae840 .functor MUXZ 10, L_000002131b1b0d20, L_000002131b1b0500, L_000002131b1b4a80, C4<>;
L_000002131b1b0140 .concat8 [ 10 22 0 0], L_000002131b1ae7a0, L_000002131b1d0238;
L_000002131b1b0e60 .concat8 [ 10 22 0 0], L_000002131b1ae840, L_000002131b1d0280;
S_000002131b17fd50 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000002131b17f580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000002131b18d7d0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002131b18d808 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002131b18d840 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002131b18d878 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002131b18d8b0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002131b18d8e8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002131b18d920 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002131b18d958 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002131b18d990 .param/l "j" 0 9 19, C4<000010000000>;
P_000002131b18d9c8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002131b18da00 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002131b18da38 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002131b18da70 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002131b18daa8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002131b18dae0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002131b18db18 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002131b18db50 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002131b18db88 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002131b18dbc0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002131b18dbf8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002131b18dc30 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002131b18dc68 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002131b18dca0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002131b18dcd8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002131b18dd10 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002131b1b4930 .functor OR 1, L_000002131b1b4850, L_000002131b1ae8e0, C4<0>, C4<0>;
L_000002131b1b59d0 .functor OR 1, L_000002131b1b4930, L_000002131b1aec00, C4<0>, C4<0>;
v000002131b18bd80_0 .net "EX1_opcode", 11 0, v000002131b1815f0_0;  alias, 1 drivers
v000002131b18b9c0_0 .net "EX2_opcode", 11 0, v000002131b1844d0_0;  alias, 1 drivers
v000002131b18bce0_0 .net "ID_opcode", 11 0, v000002131b19b390_0;  alias, 1 drivers
v000002131b18c5a0_0 .net "PC_src", 2 0, L_000002131b1b0c80;  alias, 1 drivers
v000002131b18ae80_0 .net "Wrong_prediction", 0 0, L_000002131b21bbd0;  alias, 1 drivers
L_000002131b1d03e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000002131b18bec0_0 .net/2u *"_ivl_0", 2 0, L_000002131b1d03e8;  1 drivers
v000002131b18a980_0 .net *"_ivl_10", 0 0, L_000002131b1b0be0;  1 drivers
L_000002131b1d0508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000002131b18b420_0 .net/2u *"_ivl_12", 2 0, L_000002131b1d0508;  1 drivers
L_000002131b1d0550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000002131b18afc0_0 .net/2u *"_ivl_14", 11 0, L_000002131b1d0550;  1 drivers
v000002131b18b920_0 .net *"_ivl_16", 0 0, L_000002131b1ae8e0;  1 drivers
v000002131b18ba60_0 .net *"_ivl_19", 0 0, L_000002131b1b4930;  1 drivers
L_000002131b1d0430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000002131b18b6a0_0 .net/2u *"_ivl_2", 11 0, L_000002131b1d0430;  1 drivers
L_000002131b1d0598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000002131b18bb00_0 .net/2u *"_ivl_20", 11 0, L_000002131b1d0598;  1 drivers
v000002131b18b060_0 .net *"_ivl_22", 0 0, L_000002131b1aec00;  1 drivers
v000002131b18be20_0 .net *"_ivl_25", 0 0, L_000002131b1b59d0;  1 drivers
L_000002131b1d05e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000002131b18ab60_0 .net/2u *"_ivl_26", 2 0, L_000002131b1d05e0;  1 drivers
L_000002131b1d0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002131b18b1a0_0 .net/2u *"_ivl_28", 2 0, L_000002131b1d0628;  1 drivers
v000002131b18c640_0 .net *"_ivl_30", 2 0, L_000002131b1aefc0;  1 drivers
v000002131b18c8c0_0 .net *"_ivl_32", 2 0, L_000002131b1af1a0;  1 drivers
v000002131b18c140_0 .net *"_ivl_34", 2 0, L_000002131b1afe20;  1 drivers
v000002131b18bf60_0 .net *"_ivl_4", 0 0, L_000002131b1af920;  1 drivers
L_000002131b1d0478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000002131b18c0a0_0 .net/2u *"_ivl_6", 2 0, L_000002131b1d0478;  1 drivers
L_000002131b1d04c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002131b18c960_0 .net/2u *"_ivl_8", 11 0, L_000002131b1d04c0;  1 drivers
v000002131b18a520_0 .net "clk", 0 0, L_000002131b0f0350;  alias, 1 drivers
v000002131b18a5c0_0 .net "predicted", 0 0, L_000002131b1b4850;  alias, 1 drivers
v000002131b18b240_0 .net "predicted_to_EX", 0 0, v000002131b18c000_0;  alias, 1 drivers
v000002131b18a660_0 .net "rst", 0 0, v000002131b1acd60_0;  alias, 1 drivers
v000002131b18b2e0_0 .net "state", 1 0, v000002131b18a8e0_0;  1 drivers
L_000002131b1af920 .cmp/eq 12, v000002131b19b390_0, L_000002131b1d0430;
L_000002131b1b0be0 .cmp/eq 12, v000002131b1815f0_0, L_000002131b1d04c0;
L_000002131b1ae8e0 .cmp/eq 12, v000002131b19b390_0, L_000002131b1d0550;
L_000002131b1aec00 .cmp/eq 12, v000002131b19b390_0, L_000002131b1d0598;
L_000002131b1aefc0 .functor MUXZ 3, L_000002131b1d0628, L_000002131b1d05e0, L_000002131b1b59d0, C4<>;
L_000002131b1af1a0 .functor MUXZ 3, L_000002131b1aefc0, L_000002131b1d0508, L_000002131b1b0be0, C4<>;
L_000002131b1afe20 .functor MUXZ 3, L_000002131b1af1a0, L_000002131b1d0478, L_000002131b1af920, C4<>;
L_000002131b1b0c80 .functor MUXZ 3, L_000002131b1afe20, L_000002131b1d03e8, L_000002131b21bbd0, C4<>;
S_000002131b17f3f0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000002131b17fd50;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000002131b18dd50 .param/l "add" 0 9 6, C4<000000100000>;
P_000002131b18dd88 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002131b18ddc0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002131b18ddf8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002131b18de30 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002131b18de68 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002131b18dea0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002131b18ded8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002131b18df10 .param/l "j" 0 9 19, C4<000010000000>;
P_000002131b18df48 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002131b18df80 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002131b18dfb8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002131b18dff0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002131b18e028 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002131b18e060 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002131b18e098 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002131b18e0d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002131b18e108 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002131b18e140 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002131b18e178 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002131b18e1b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002131b18e1e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002131b18e220 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002131b18e258 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002131b18e290 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002131b1b4770 .functor OR 1, L_000002131b1b0320, L_000002131b1b05a0, C4<0>, C4<0>;
L_000002131b1b4f50 .functor OR 1, L_000002131b1b0280, L_000002131b1b0640, C4<0>, C4<0>;
L_000002131b1b5ea0 .functor AND 1, L_000002131b1b4770, L_000002131b1b4f50, C4<1>, C4<1>;
L_000002131b1b4d20 .functor NOT 1, L_000002131b1b5ea0, C4<0>, C4<0>, C4<0>;
L_000002131b1b4690 .functor OR 1, v000002131b1acd60_0, L_000002131b1b4d20, C4<0>, C4<0>;
L_000002131b1b4850 .functor NOT 1, L_000002131b1b4690, C4<0>, C4<0>, C4<0>;
v000002131b18bba0_0 .net "EX_opcode", 11 0, v000002131b1844d0_0;  alias, 1 drivers
v000002131b18ad40_0 .net "ID_opcode", 11 0, v000002131b19b390_0;  alias, 1 drivers
v000002131b18a7a0_0 .net "Wrong_prediction", 0 0, L_000002131b21bbd0;  alias, 1 drivers
L_000002131b1d02c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002131b18a840_0 .net/2u *"_ivl_0", 11 0, L_000002131b1d02c8;  1 drivers
L_000002131b1d0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002131b18b100_0 .net/2u *"_ivl_10", 1 0, L_000002131b1d0358;  1 drivers
v000002131b18a480_0 .net *"_ivl_12", 0 0, L_000002131b1b0280;  1 drivers
L_000002131b1d03a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000002131b18aac0_0 .net/2u *"_ivl_14", 1 0, L_000002131b1d03a0;  1 drivers
v000002131b18ade0_0 .net *"_ivl_16", 0 0, L_000002131b1b0640;  1 drivers
v000002131b18b380_0 .net *"_ivl_19", 0 0, L_000002131b1b4f50;  1 drivers
v000002131b18b560_0 .net *"_ivl_2", 0 0, L_000002131b1b0320;  1 drivers
v000002131b18ac00_0 .net *"_ivl_21", 0 0, L_000002131b1b5ea0;  1 drivers
v000002131b18af20_0 .net *"_ivl_22", 0 0, L_000002131b1b4d20;  1 drivers
v000002131b18bc40_0 .net *"_ivl_25", 0 0, L_000002131b1b4690;  1 drivers
L_000002131b1d0310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002131b18b600_0 .net/2u *"_ivl_4", 11 0, L_000002131b1d0310;  1 drivers
v000002131b18c820_0 .net *"_ivl_6", 0 0, L_000002131b1b05a0;  1 drivers
v000002131b18aca0_0 .net *"_ivl_9", 0 0, L_000002131b1b4770;  1 drivers
v000002131b18b740_0 .net "clk", 0 0, L_000002131b0f0350;  alias, 1 drivers
v000002131b18b7e0_0 .net "predicted", 0 0, L_000002131b1b4850;  alias, 1 drivers
v000002131b18c000_0 .var "predicted_to_EX", 0 0;
v000002131b18c3c0_0 .net "rst", 0 0, v000002131b1acd60_0;  alias, 1 drivers
v000002131b18a8e0_0 .var "state", 1 0;
E_000002131b0fa340 .event posedge, v000002131b18b740_0, v000002131b173370_0;
L_000002131b1b0320 .cmp/eq 12, v000002131b19b390_0, L_000002131b1d02c8;
L_000002131b1b05a0 .cmp/eq 12, v000002131b19b390_0, L_000002131b1d0310;
L_000002131b1b0280 .cmp/eq 2, v000002131b18a8e0_0, L_000002131b1d0358;
L_000002131b1b0640 .cmp/eq 2, v000002131b18a8e0_0, L_000002131b1d03a0;
S_000002131b180070 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000002131b17f580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000002131b1902e0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002131b190318 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002131b190350 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002131b190388 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002131b1903c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002131b1903f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002131b190430 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002131b190468 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002131b1904a0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002131b1904d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002131b190510 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002131b190548 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002131b190580 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002131b1905b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002131b1905f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002131b190628 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002131b190660 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002131b190698 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002131b1906d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002131b190708 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002131b190740 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002131b190778 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002131b1907b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002131b1907e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002131b190820 .param/l "xori" 0 9 12, C4<001110000000>;
v000002131b18c1e0_0 .net "EX1_memread", 0 0, v000002131b181550_0;  alias, 1 drivers
v000002131b18c280_0 .net "EX1_rd_ind", 4 0, v000002131b181050_0;  alias, 1 drivers
v000002131b18c320_0 .net "EX1_rd_indzero", 0 0, v000002131b181690_0;  alias, 1 drivers
v000002131b18b4c0_0 .net "EX2_memread", 0 0, v000002131b183f30_0;  alias, 1 drivers
v000002131b18c460_0 .net "EX2_rd_ind", 4 0, v000002131b182f90_0;  alias, 1 drivers
v000002131b18c500_0 .net "EX2_rd_indzero", 0 0, v000002131b184070_0;  alias, 1 drivers
v000002131b18c6e0_0 .var "ID_EX1_flush", 0 0;
v000002131b18c780_0 .var "ID_EX2_flush", 0 0;
v000002131b18a700_0 .net "ID_opcode", 11 0, v000002131b19b390_0;  alias, 1 drivers
v000002131b18aa20_0 .net "ID_rs1_ind", 4 0, v000002131b19c010_0;  alias, 1 drivers
v000002131b18ca00_0 .net "ID_rs2_ind", 4 0, v000002131b19b890_0;  alias, 1 drivers
v000002131b18cb40_0 .var "IF_ID_Write", 0 0;
v000002131b18cbe0_0 .var "IF_ID_flush", 0 0;
v000002131b18cc80_0 .var "PC_Write", 0 0;
v000002131b18d180_0 .net "Wrong_prediction", 0 0, L_000002131b21bbd0;  alias, 1 drivers
E_000002131b0fa580/0 .event anyedge, v000002131b177f60_0, v000002131b181550_0, v000002131b181690_0, v000002131b1824f0_0;
E_000002131b0fa580/1 .event anyedge, v000002131b181050_0, v000002131b182d10_0, v000002131b0961c0_0, v000002131b184070_0;
E_000002131b0fa580/2 .event anyedge, v000002131b171e30_0, v000002131b182a90_0;
E_000002131b0fa580 .event/or E_000002131b0fa580/0, E_000002131b0fa580/1, E_000002131b0fa580/2;
S_000002131b17ec20 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000002131b17f580;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000002131b198870 .param/l "add" 0 9 6, C4<000000100000>;
P_000002131b1988a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002131b1988e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002131b198918 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002131b198950 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002131b198988 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002131b1989c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002131b1989f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002131b198a30 .param/l "j" 0 9 19, C4<000010000000>;
P_000002131b198a68 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002131b198aa0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002131b198ad8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002131b198b10 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002131b198b48 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002131b198b80 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002131b198bb8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002131b198bf0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002131b198c28 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002131b198c60 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002131b198c98 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002131b198cd0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002131b198d08 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002131b198d40 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002131b198d78 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002131b198db0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002131b1b43f0 .functor OR 1, L_000002131b1afba0, L_000002131b1aeca0, C4<0>, C4<0>;
L_000002131b1b48c0 .functor OR 1, L_000002131b1b43f0, L_000002131b1b0820, C4<0>, C4<0>;
L_000002131b1b4e00 .functor OR 1, L_000002131b1b48c0, L_000002131b1afce0, C4<0>, C4<0>;
L_000002131b1b4700 .functor OR 1, L_000002131b1b4e00, L_000002131b1af9c0, C4<0>, C4<0>;
L_000002131b1b4a10 .functor OR 1, L_000002131b1b4700, L_000002131b1af560, C4<0>, C4<0>;
L_000002131b1b5110 .functor OR 1, L_000002131b1b4a10, L_000002131b1aff60, C4<0>, C4<0>;
L_000002131b1b4e70 .functor OR 1, L_000002131b1b5110, L_000002131b1af240, C4<0>, C4<0>;
L_000002131b1b4fc0 .functor OR 1, L_000002131b1b4e70, L_000002131b1b08c0, C4<0>, C4<0>;
L_000002131b1b5030 .functor OR 1, L_000002131b1b0b40, L_000002131b1afa60, C4<0>, C4<0>;
L_000002131b1b51f0 .functor OR 1, L_000002131b1b5030, L_000002131b1b0000, C4<0>, C4<0>;
L_000002131b1b5ab0 .functor OR 1, L_000002131b1b51f0, L_000002131b1ae700, C4<0>, C4<0>;
L_000002131b1b5420 .functor OR 1, L_000002131b1b5ab0, L_000002131b1ae980, C4<0>, C4<0>;
v000002131b18cd20_0 .net "ID_opcode", 11 0, v000002131b19b390_0;  alias, 1 drivers
L_000002131b1d0670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000002131b18cf00_0 .net/2u *"_ivl_0", 11 0, L_000002131b1d0670;  1 drivers
L_000002131b1d0700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000002131b18cfa0_0 .net/2u *"_ivl_10", 11 0, L_000002131b1d0700;  1 drivers
L_000002131b1d0bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000002131b18cdc0_0 .net/2u *"_ivl_102", 11 0, L_000002131b1d0bc8;  1 drivers
L_000002131b1d0c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002131b18ce60_0 .net/2u *"_ivl_106", 11 0, L_000002131b1d0c10;  1 drivers
v000002131b18d040_0 .net *"_ivl_12", 0 0, L_000002131b1b0820;  1 drivers
v000002131b18d0e0_0 .net *"_ivl_15", 0 0, L_000002131b1b48c0;  1 drivers
L_000002131b1d0748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000002131b18caa0_0 .net/2u *"_ivl_16", 11 0, L_000002131b1d0748;  1 drivers
v000002131b185840_0 .net *"_ivl_18", 0 0, L_000002131b1afce0;  1 drivers
v000002131b1857a0_0 .net *"_ivl_2", 0 0, L_000002131b1afba0;  1 drivers
v000002131b186ba0_0 .net *"_ivl_21", 0 0, L_000002131b1b4e00;  1 drivers
L_000002131b1d0790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000002131b1855c0_0 .net/2u *"_ivl_22", 11 0, L_000002131b1d0790;  1 drivers
v000002131b185660_0 .net *"_ivl_24", 0 0, L_000002131b1af9c0;  1 drivers
v000002131b187960_0 .net *"_ivl_27", 0 0, L_000002131b1b4700;  1 drivers
L_000002131b1d07d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002131b187460_0 .net/2u *"_ivl_28", 11 0, L_000002131b1d07d8;  1 drivers
v000002131b187280_0 .net *"_ivl_30", 0 0, L_000002131b1af560;  1 drivers
v000002131b187320_0 .net *"_ivl_33", 0 0, L_000002131b1b4a10;  1 drivers
L_000002131b1d0820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000002131b1870a0_0 .net/2u *"_ivl_34", 11 0, L_000002131b1d0820;  1 drivers
v000002131b187140_0 .net *"_ivl_36", 0 0, L_000002131b1aff60;  1 drivers
v000002131b186880_0 .net *"_ivl_39", 0 0, L_000002131b1b5110;  1 drivers
L_000002131b1d06b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000002131b1858e0_0 .net/2u *"_ivl_4", 11 0, L_000002131b1d06b8;  1 drivers
L_000002131b1d0868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000002131b186740_0 .net/2u *"_ivl_40", 11 0, L_000002131b1d0868;  1 drivers
v000002131b1873c0_0 .net *"_ivl_42", 0 0, L_000002131b1af240;  1 drivers
v000002131b185c00_0 .net *"_ivl_45", 0 0, L_000002131b1b4e70;  1 drivers
L_000002131b1d08b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000002131b1878c0_0 .net/2u *"_ivl_46", 11 0, L_000002131b1d08b0;  1 drivers
v000002131b186e20_0 .net *"_ivl_48", 0 0, L_000002131b1b08c0;  1 drivers
L_000002131b1d08f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002131b1852a0_0 .net/2u *"_ivl_52", 11 0, L_000002131b1d08f8;  1 drivers
L_000002131b1d0940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002131b187820_0 .net/2u *"_ivl_56", 11 0, L_000002131b1d0940;  1 drivers
v000002131b185de0_0 .net *"_ivl_6", 0 0, L_000002131b1aeca0;  1 drivers
L_000002131b1d0988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002131b185340_0 .net/2u *"_ivl_60", 11 0, L_000002131b1d0988;  1 drivers
L_000002131b1d09d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000002131b185ca0_0 .net/2u *"_ivl_64", 11 0, L_000002131b1d09d0;  1 drivers
L_000002131b1d0a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000002131b1867e0_0 .net/2u *"_ivl_68", 11 0, L_000002131b1d0a18;  1 drivers
L_000002131b1d0a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002131b185a20_0 .net/2u *"_ivl_72", 11 0, L_000002131b1d0a60;  1 drivers
v000002131b187640_0 .net *"_ivl_74", 0 0, L_000002131b1b0b40;  1 drivers
L_000002131b1d0aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002131b1869c0_0 .net/2u *"_ivl_76", 11 0, L_000002131b1d0aa8;  1 drivers
v000002131b186920_0 .net *"_ivl_78", 0 0, L_000002131b1afa60;  1 drivers
v000002131b185980_0 .net *"_ivl_81", 0 0, L_000002131b1b5030;  1 drivers
L_000002131b1d0af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002131b1864c0_0 .net/2u *"_ivl_82", 11 0, L_000002131b1d0af0;  1 drivers
v000002131b185d40_0 .net *"_ivl_84", 0 0, L_000002131b1b0000;  1 drivers
v000002131b186380_0 .net *"_ivl_87", 0 0, L_000002131b1b51f0;  1 drivers
L_000002131b1d0b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002131b186b00_0 .net/2u *"_ivl_88", 11 0, L_000002131b1d0b38;  1 drivers
v000002131b186ce0_0 .net *"_ivl_9", 0 0, L_000002131b1b43f0;  1 drivers
v000002131b186a60_0 .net *"_ivl_90", 0 0, L_000002131b1ae700;  1 drivers
v000002131b187780_0 .net *"_ivl_93", 0 0, L_000002131b1b5ab0;  1 drivers
L_000002131b1d0b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000002131b186d80_0 .net/2u *"_ivl_94", 11 0, L_000002131b1d0b80;  1 drivers
v000002131b185700_0 .net *"_ivl_96", 0 0, L_000002131b1ae980;  1 drivers
v000002131b1866a0_0 .net *"_ivl_99", 0 0, L_000002131b1b5420;  1 drivers
v000002131b1871e0_0 .net "is_beq", 0 0, L_000002131b1b0960;  alias, 1 drivers
v000002131b185520_0 .net "is_bne", 0 0, L_000002131b1af600;  alias, 1 drivers
v000002131b185e80_0 .net "is_j", 0 0, L_000002131b1af380;  alias, 1 drivers
v000002131b1862e0_0 .net "is_jal", 0 0, L_000002131b1afc40;  alias, 1 drivers
v000002131b185ac0_0 .net "is_jr", 0 0, L_000002131b1b0aa0;  alias, 1 drivers
v000002131b185b60_0 .net "is_oper2_immed", 0 0, L_000002131b1b4fc0;  alias, 1 drivers
v000002131b186560_0 .net "memread", 0 0, L_000002131b1aea20;  alias, 1 drivers
v000002131b185f20_0 .net "memwrite", 0 0, L_000002131b1aed40;  alias, 1 drivers
v000002131b186600_0 .net "regwrite", 0 0, L_000002131b1aeb60;  alias, 1 drivers
L_000002131b1afba0 .cmp/eq 12, v000002131b19b390_0, L_000002131b1d0670;
L_000002131b1aeca0 .cmp/eq 12, v000002131b19b390_0, L_000002131b1d06b8;
L_000002131b1b0820 .cmp/eq 12, v000002131b19b390_0, L_000002131b1d0700;
L_000002131b1afce0 .cmp/eq 12, v000002131b19b390_0, L_000002131b1d0748;
L_000002131b1af9c0 .cmp/eq 12, v000002131b19b390_0, L_000002131b1d0790;
L_000002131b1af560 .cmp/eq 12, v000002131b19b390_0, L_000002131b1d07d8;
L_000002131b1aff60 .cmp/eq 12, v000002131b19b390_0, L_000002131b1d0820;
L_000002131b1af240 .cmp/eq 12, v000002131b19b390_0, L_000002131b1d0868;
L_000002131b1b08c0 .cmp/eq 12, v000002131b19b390_0, L_000002131b1d08b0;
L_000002131b1b0960 .cmp/eq 12, v000002131b19b390_0, L_000002131b1d08f8;
L_000002131b1af600 .cmp/eq 12, v000002131b19b390_0, L_000002131b1d0940;
L_000002131b1b0aa0 .cmp/eq 12, v000002131b19b390_0, L_000002131b1d0988;
L_000002131b1afc40 .cmp/eq 12, v000002131b19b390_0, L_000002131b1d09d0;
L_000002131b1af380 .cmp/eq 12, v000002131b19b390_0, L_000002131b1d0a18;
L_000002131b1b0b40 .cmp/eq 12, v000002131b19b390_0, L_000002131b1d0a60;
L_000002131b1afa60 .cmp/eq 12, v000002131b19b390_0, L_000002131b1d0aa8;
L_000002131b1b0000 .cmp/eq 12, v000002131b19b390_0, L_000002131b1d0af0;
L_000002131b1ae700 .cmp/eq 12, v000002131b19b390_0, L_000002131b1d0b38;
L_000002131b1ae980 .cmp/eq 12, v000002131b19b390_0, L_000002131b1d0b80;
L_000002131b1aeb60 .reduce/nor L_000002131b1b5420;
L_000002131b1aea20 .cmp/eq 12, v000002131b19b390_0, L_000002131b1d0bc8;
L_000002131b1aed40 .cmp/eq 12, v000002131b19b390_0, L_000002131b1d0c10;
S_000002131b180520 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000002131b17f580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000002131b198df0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002131b198e28 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002131b198e60 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002131b198e98 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002131b198ed0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002131b198f08 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002131b198f40 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002131b198f78 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002131b198fb0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002131b198fe8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002131b199020 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002131b199058 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002131b199090 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002131b1990c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002131b199100 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002131b199138 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002131b199170 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002131b1991a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002131b1991e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002131b199218 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002131b199250 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002131b199288 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002131b1992c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002131b1992f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002131b199330 .param/l "xori" 0 9 12, C4<001110000000>;
v000002131b187500_0 .var "Immed", 31 0;
v000002131b186c40_0 .net "Inst", 31 0, v000002131b187fa0_0;  alias, 1 drivers
v000002131b1861a0_0 .net "opcode", 11 0, v000002131b19b390_0;  alias, 1 drivers
E_000002131b0fa740 .event anyedge, v000002131b182a90_0, v000002131b186c40_0;
S_000002131b17edb0 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000002131b17f580;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000002131b185480_0 .var "Read_data1", 31 0;
v000002131b185fc0_0 .var "Read_data2", 31 0;
v000002131b186420_0 .net "Read_reg1", 4 0, v000002131b19c010_0;  alias, 1 drivers
v000002131b186ec0_0 .net "Read_reg2", 4 0, v000002131b19b890_0;  alias, 1 drivers
v000002131b186060_0 .net "Write_data", 31 0, L_000002131b236410;  alias, 1 drivers
v000002131b187a00_0 .net "Write_en", 0 0, v000002131b19d7d0_0;  alias, 1 drivers
v000002131b186f60_0 .net "Write_reg", 4 0, v000002131b19d690_0;  alias, 1 drivers
v000002131b1853e0_0 .net "clk", 0 0, L_000002131b0f0350;  alias, 1 drivers
v000002131b186100_0 .var/i "i", 31 0;
v000002131b186240 .array "reg_file", 0 31, 31 0;
v000002131b187000_0 .net "rst", 0 0, v000002131b1acd60_0;  alias, 1 drivers
E_000002131b0faac0 .event posedge, v000002131b18b740_0;
S_000002131b180200 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000002131b17edb0;
 .timescale 0 0;
v000002131b1876e0_0 .var/i "i", 31 0;
S_000002131b17e900 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000002131af596a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000002131b199370 .param/l "add" 0 9 6, C4<000000100000>;
P_000002131b1993a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002131b1993e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002131b199418 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002131b199450 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002131b199488 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002131b1994c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002131b1994f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002131b199530 .param/l "j" 0 9 19, C4<000010000000>;
P_000002131b199568 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002131b1995a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002131b1995d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002131b199610 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002131b199648 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002131b199680 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002131b1996b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002131b1996f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002131b199728 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002131b199760 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002131b199798 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002131b1997d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002131b199808 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002131b199840 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002131b199878 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002131b1998b0 .param/l "xori" 0 9 12, C4<001110000000>;
v000002131b187fa0_0 .var "ID_INST", 31 0;
v000002131b188040_0 .var "ID_PC", 31 0;
v000002131b19b390_0 .var "ID_opcode", 11 0;
v000002131b19b430_0 .var "ID_rd_ind", 4 0;
v000002131b19c010_0 .var "ID_rs1_ind", 4 0;
v000002131b19b890_0 .var "ID_rs2_ind", 4 0;
v000002131b19b750_0 .net "IF_FLUSH", 0 0, v000002131b18cbe0_0;  alias, 1 drivers
v000002131b19b930_0 .net "IF_INST", 31 0, L_000002131b1b4460;  alias, 1 drivers
v000002131b199a90_0 .net "IF_PC", 31 0, v000002131b19a8f0_0;  alias, 1 drivers
v000002131b19b610_0 .net "clk", 0 0, L_000002131b1b47e0;  1 drivers
v000002131b19b7f0_0 .net "if_id_Write", 0 0, v000002131b18cb40_0;  alias, 1 drivers
v000002131b19a170_0 .net "rst", 0 0, v000002131b1acd60_0;  alias, 1 drivers
E_000002131b0fb080 .event posedge, v000002131b173370_0, v000002131b19b610_0;
S_000002131b180390 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000002131af596a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000002131b19d910_0 .net "EX1_PFC", 31 0, L_000002131b1b2940;  alias, 1 drivers
v000002131b19cab0_0 .net "EX2_PFC", 31 0, v000002131b183350_0;  alias, 1 drivers
v000002131b19c510_0 .net "ID_PFC", 31 0, L_000002131b1b0140;  alias, 1 drivers
v000002131b19e090_0 .net "PC_src", 2 0, L_000002131b1b0c80;  alias, 1 drivers
v000002131b19c3d0_0 .net "PC_write", 0 0, v000002131b18cc80_0;  alias, 1 drivers
L_000002131b1d0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002131b19cbf0_0 .net/2u *"_ivl_0", 31 0, L_000002131b1d0088;  1 drivers
v000002131b19ca10_0 .net "clk", 0 0, L_000002131b0f0350;  alias, 1 drivers
v000002131b19cc90_0 .net "inst", 31 0, L_000002131b1b4460;  alias, 1 drivers
v000002131b19cd30_0 .net "inst_mem_in", 31 0, v000002131b19a8f0_0;  alias, 1 drivers
v000002131b19e4f0_0 .net "pc_reg_in", 31 0, L_000002131b1b5340;  1 drivers
v000002131b19e8b0_0 .net "rst", 0 0, v000002131b1acd60_0;  alias, 1 drivers
L_000002131b1b06e0 .arith/sum 32, v000002131b19a8f0_0, L_000002131b1d0088;
S_000002131b17fee0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000002131b180390;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000002131b1b4460 .functor BUFZ 32, L_000002131b1afec0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002131b199f90_0 .net "Data_Out", 31 0, L_000002131b1b4460;  alias, 1 drivers
v000002131b19ab70 .array "InstMem", 0 1023, 31 0;
v000002131b19acb0_0 .net *"_ivl_0", 31 0, L_000002131b1afec0;  1 drivers
v000002131b19afd0_0 .net *"_ivl_3", 9 0, L_000002131b1b01e0;  1 drivers
v000002131b19a210_0 .net *"_ivl_4", 11 0, L_000002131b1af880;  1 drivers
L_000002131b1d01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002131b19a850_0 .net *"_ivl_7", 1 0, L_000002131b1d01a8;  1 drivers
v000002131b19b070_0 .net "addr", 31 0, v000002131b19a8f0_0;  alias, 1 drivers
v000002131b199bd0_0 .net "clk", 0 0, L_000002131b0f0350;  alias, 1 drivers
v000002131b19a350_0 .var/i "i", 31 0;
L_000002131b1afec0 .array/port v000002131b19ab70, L_000002131b1af880;
L_000002131b1b01e0 .part v000002131b19a8f0_0, 0, 10;
L_000002131b1af880 .concat [ 10 2 0 0], L_000002131b1b01e0, L_000002131b1d01a8;
S_000002131b17ef40 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000002131b180390;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000002131b0fab80 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000002131b19b2f0_0 .net "DataIn", 31 0, L_000002131b1b5340;  alias, 1 drivers
v000002131b19a8f0_0 .var "DataOut", 31 0;
v000002131b19b9d0_0 .net "PC_Write", 0 0, v000002131b18cc80_0;  alias, 1 drivers
v000002131b19a670_0 .net "clk", 0 0, L_000002131b0f0350;  alias, 1 drivers
v000002131b19ad50_0 .net "rst", 0 0, v000002131b1acd60_0;  alias, 1 drivers
S_000002131b17ea90 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000002131b180390;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000002131b0fb900 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000002131b0f14d0 .functor NOT 1, L_000002131b1adb20, C4<0>, C4<0>, C4<0>;
L_000002131b0f15b0 .functor NOT 1, L_000002131b1adbc0, C4<0>, C4<0>, C4<0>;
L_000002131b0f1690 .functor AND 1, L_000002131b0f14d0, L_000002131b0f15b0, C4<1>, C4<1>;
L_000002131b08d6e0 .functor NOT 1, L_000002131b1adc60, C4<0>, C4<0>, C4<0>;
L_000002131b08d830 .functor AND 1, L_000002131b0f1690, L_000002131b08d6e0, C4<1>, C4<1>;
L_000002131b08dd70 .functor AND 32, L_000002131b1ae0c0, L_000002131b1b06e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002131b08df30 .functor NOT 1, L_000002131b1ae160, C4<0>, C4<0>, C4<0>;
L_000002131b1b56c0 .functor NOT 1, L_000002131b1ae200, C4<0>, C4<0>, C4<0>;
L_000002131b1b5880 .functor AND 1, L_000002131b08df30, L_000002131b1b56c0, C4<1>, C4<1>;
L_000002131b1b4bd0 .functor AND 1, L_000002131b1b5880, L_000002131b1abf00, C4<1>, C4<1>;
L_000002131b1b4d90 .functor AND 32, L_000002131b1abfa0, L_000002131b1b0140, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002131b1b44d0 .functor OR 32, L_000002131b08dd70, L_000002131b1b4d90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002131b1b5d50 .functor NOT 1, L_000002131b1ac360, C4<0>, C4<0>, C4<0>;
L_000002131b1b4540 .functor AND 1, L_000002131b1b5d50, L_000002131b1ac400, C4<1>, C4<1>;
L_000002131b1b5c00 .functor NOT 1, L_000002131b1af6a0, C4<0>, C4<0>, C4<0>;
L_000002131b1b50a0 .functor AND 1, L_000002131b1b4540, L_000002131b1b5c00, C4<1>, C4<1>;
L_000002131b1b4620 .functor AND 32, L_000002131b1b03c0, v000002131b19a8f0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002131b1b5180 .functor OR 32, L_000002131b1b44d0, L_000002131b1b4620, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002131b1b5c70 .functor NOT 1, L_000002131b1af2e0, C4<0>, C4<0>, C4<0>;
L_000002131b1b5ce0 .functor AND 1, L_000002131b1b5c70, L_000002131b1af4c0, C4<1>, C4<1>;
L_000002131b1b49a0 .functor AND 1, L_000002131b1b5ce0, L_000002131b1aef20, C4<1>, C4<1>;
L_000002131b1b5960 .functor AND 32, L_000002131b1b0dc0, L_000002131b1b2940, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002131b1b4c40 .functor OR 32, L_000002131b1b5180, L_000002131b1b5960, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002131b1b5490 .functor NOT 1, L_000002131b1af740, C4<0>, C4<0>, C4<0>;
L_000002131b1b4310 .functor AND 1, L_000002131b1b0460, L_000002131b1b5490, C4<1>, C4<1>;
L_000002131b1b4b60 .functor NOT 1, L_000002131b1af7e0, C4<0>, C4<0>, C4<0>;
L_000002131b1b4af0 .functor AND 1, L_000002131b1b4310, L_000002131b1b4b60, C4<1>, C4<1>;
L_000002131b1b45b0 .functor AND 32, L_000002131b1af060, v000002131b183350_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002131b1b5340 .functor OR 32, L_000002131b1b4c40, L_000002131b1b45b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002131b19bf70_0 .net *"_ivl_1", 0 0, L_000002131b1adb20;  1 drivers
v000002131b19a990_0 .net *"_ivl_11", 0 0, L_000002131b1adc60;  1 drivers
v000002131b19bed0_0 .net *"_ivl_12", 0 0, L_000002131b08d6e0;  1 drivers
v000002131b199c70_0 .net *"_ivl_14", 0 0, L_000002131b08d830;  1 drivers
v000002131b19b110_0 .net *"_ivl_16", 31 0, L_000002131b1ae0c0;  1 drivers
v000002131b19adf0_0 .net *"_ivl_18", 31 0, L_000002131b08dd70;  1 drivers
v000002131b19a0d0_0 .net *"_ivl_2", 0 0, L_000002131b0f14d0;  1 drivers
v000002131b19bcf0_0 .net *"_ivl_21", 0 0, L_000002131b1ae160;  1 drivers
v000002131b19c0b0_0 .net *"_ivl_22", 0 0, L_000002131b08df30;  1 drivers
v000002131b19a030_0 .net *"_ivl_25", 0 0, L_000002131b1ae200;  1 drivers
v000002131b199d10_0 .net *"_ivl_26", 0 0, L_000002131b1b56c0;  1 drivers
v000002131b19ac10_0 .net *"_ivl_28", 0 0, L_000002131b1b5880;  1 drivers
v000002131b19b1b0_0 .net *"_ivl_31", 0 0, L_000002131b1abf00;  1 drivers
v000002131b19b4d0_0 .net *"_ivl_32", 0 0, L_000002131b1b4bd0;  1 drivers
v000002131b19a710_0 .net *"_ivl_34", 31 0, L_000002131b1abfa0;  1 drivers
v000002131b19b570_0 .net *"_ivl_36", 31 0, L_000002131b1b4d90;  1 drivers
v000002131b199db0_0 .net *"_ivl_38", 31 0, L_000002131b1b44d0;  1 drivers
v000002131b19a5d0_0 .net *"_ivl_41", 0 0, L_000002131b1ac360;  1 drivers
v000002131b19b250_0 .net *"_ivl_42", 0 0, L_000002131b1b5d50;  1 drivers
v000002131b19aad0_0 .net *"_ivl_45", 0 0, L_000002131b1ac400;  1 drivers
v000002131b19ba70_0 .net *"_ivl_46", 0 0, L_000002131b1b4540;  1 drivers
v000002131b19a2b0_0 .net *"_ivl_49", 0 0, L_000002131b1af6a0;  1 drivers
v000002131b19bb10_0 .net *"_ivl_5", 0 0, L_000002131b1adbc0;  1 drivers
v000002131b19ae90_0 .net *"_ivl_50", 0 0, L_000002131b1b5c00;  1 drivers
v000002131b19af30_0 .net *"_ivl_52", 0 0, L_000002131b1b50a0;  1 drivers
v000002131b19a7b0_0 .net *"_ivl_54", 31 0, L_000002131b1b03c0;  1 drivers
v000002131b19b6b0_0 .net *"_ivl_56", 31 0, L_000002131b1b4620;  1 drivers
v000002131b19bbb0_0 .net *"_ivl_58", 31 0, L_000002131b1b5180;  1 drivers
v000002131b19a530_0 .net *"_ivl_6", 0 0, L_000002131b0f15b0;  1 drivers
v000002131b19bd90_0 .net *"_ivl_61", 0 0, L_000002131b1af2e0;  1 drivers
v000002131b19bc50_0 .net *"_ivl_62", 0 0, L_000002131b1b5c70;  1 drivers
v000002131b19be30_0 .net *"_ivl_65", 0 0, L_000002131b1af4c0;  1 drivers
v000002131b199e50_0 .net *"_ivl_66", 0 0, L_000002131b1b5ce0;  1 drivers
v000002131b199ef0_0 .net *"_ivl_69", 0 0, L_000002131b1aef20;  1 drivers
v000002131b19a490_0 .net *"_ivl_70", 0 0, L_000002131b1b49a0;  1 drivers
v000002131b19aa30_0 .net *"_ivl_72", 31 0, L_000002131b1b0dc0;  1 drivers
v000002131b199950_0 .net *"_ivl_74", 31 0, L_000002131b1b5960;  1 drivers
v000002131b1999f0_0 .net *"_ivl_76", 31 0, L_000002131b1b4c40;  1 drivers
v000002131b199b30_0 .net *"_ivl_79", 0 0, L_000002131b1b0460;  1 drivers
v000002131b19cdd0_0 .net *"_ivl_8", 0 0, L_000002131b0f1690;  1 drivers
v000002131b19d4b0_0 .net *"_ivl_81", 0 0, L_000002131b1af740;  1 drivers
v000002131b19d0f0_0 .net *"_ivl_82", 0 0, L_000002131b1b5490;  1 drivers
v000002131b19c970_0 .net *"_ivl_84", 0 0, L_000002131b1b4310;  1 drivers
v000002131b19c330_0 .net *"_ivl_87", 0 0, L_000002131b1af7e0;  1 drivers
v000002131b19e810_0 .net *"_ivl_88", 0 0, L_000002131b1b4b60;  1 drivers
v000002131b19c5b0_0 .net *"_ivl_90", 0 0, L_000002131b1b4af0;  1 drivers
v000002131b19e770_0 .net *"_ivl_92", 31 0, L_000002131b1af060;  1 drivers
v000002131b19dcd0_0 .net *"_ivl_94", 31 0, L_000002131b1b45b0;  1 drivers
v000002131b19dd70_0 .net "ina", 31 0, L_000002131b1b06e0;  1 drivers
v000002131b19e130_0 .net "inb", 31 0, L_000002131b1b0140;  alias, 1 drivers
v000002131b19c470_0 .net "inc", 31 0, v000002131b19a8f0_0;  alias, 1 drivers
v000002131b19d2d0_0 .net "ind", 31 0, L_000002131b1b2940;  alias, 1 drivers
v000002131b19c830_0 .net "ine", 31 0, v000002131b183350_0;  alias, 1 drivers
L_000002131b1d00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002131b19df50_0 .net "inf", 31 0, L_000002131b1d00d0;  1 drivers
L_000002131b1d0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002131b19d9b0_0 .net "ing", 31 0, L_000002131b1d0118;  1 drivers
L_000002131b1d0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002131b19cb50_0 .net "inh", 31 0, L_000002131b1d0160;  1 drivers
v000002131b19d870_0 .net "out", 31 0, L_000002131b1b5340;  alias, 1 drivers
v000002131b19c790_0 .net "sel", 2 0, L_000002131b1b0c80;  alias, 1 drivers
L_000002131b1adb20 .part L_000002131b1b0c80, 2, 1;
L_000002131b1adbc0 .part L_000002131b1b0c80, 1, 1;
L_000002131b1adc60 .part L_000002131b1b0c80, 0, 1;
LS_000002131b1ae0c0_0_0 .concat [ 1 1 1 1], L_000002131b08d830, L_000002131b08d830, L_000002131b08d830, L_000002131b08d830;
LS_000002131b1ae0c0_0_4 .concat [ 1 1 1 1], L_000002131b08d830, L_000002131b08d830, L_000002131b08d830, L_000002131b08d830;
LS_000002131b1ae0c0_0_8 .concat [ 1 1 1 1], L_000002131b08d830, L_000002131b08d830, L_000002131b08d830, L_000002131b08d830;
LS_000002131b1ae0c0_0_12 .concat [ 1 1 1 1], L_000002131b08d830, L_000002131b08d830, L_000002131b08d830, L_000002131b08d830;
LS_000002131b1ae0c0_0_16 .concat [ 1 1 1 1], L_000002131b08d830, L_000002131b08d830, L_000002131b08d830, L_000002131b08d830;
LS_000002131b1ae0c0_0_20 .concat [ 1 1 1 1], L_000002131b08d830, L_000002131b08d830, L_000002131b08d830, L_000002131b08d830;
LS_000002131b1ae0c0_0_24 .concat [ 1 1 1 1], L_000002131b08d830, L_000002131b08d830, L_000002131b08d830, L_000002131b08d830;
LS_000002131b1ae0c0_0_28 .concat [ 1 1 1 1], L_000002131b08d830, L_000002131b08d830, L_000002131b08d830, L_000002131b08d830;
LS_000002131b1ae0c0_1_0 .concat [ 4 4 4 4], LS_000002131b1ae0c0_0_0, LS_000002131b1ae0c0_0_4, LS_000002131b1ae0c0_0_8, LS_000002131b1ae0c0_0_12;
LS_000002131b1ae0c0_1_4 .concat [ 4 4 4 4], LS_000002131b1ae0c0_0_16, LS_000002131b1ae0c0_0_20, LS_000002131b1ae0c0_0_24, LS_000002131b1ae0c0_0_28;
L_000002131b1ae0c0 .concat [ 16 16 0 0], LS_000002131b1ae0c0_1_0, LS_000002131b1ae0c0_1_4;
L_000002131b1ae160 .part L_000002131b1b0c80, 2, 1;
L_000002131b1ae200 .part L_000002131b1b0c80, 1, 1;
L_000002131b1abf00 .part L_000002131b1b0c80, 0, 1;
LS_000002131b1abfa0_0_0 .concat [ 1 1 1 1], L_000002131b1b4bd0, L_000002131b1b4bd0, L_000002131b1b4bd0, L_000002131b1b4bd0;
LS_000002131b1abfa0_0_4 .concat [ 1 1 1 1], L_000002131b1b4bd0, L_000002131b1b4bd0, L_000002131b1b4bd0, L_000002131b1b4bd0;
LS_000002131b1abfa0_0_8 .concat [ 1 1 1 1], L_000002131b1b4bd0, L_000002131b1b4bd0, L_000002131b1b4bd0, L_000002131b1b4bd0;
LS_000002131b1abfa0_0_12 .concat [ 1 1 1 1], L_000002131b1b4bd0, L_000002131b1b4bd0, L_000002131b1b4bd0, L_000002131b1b4bd0;
LS_000002131b1abfa0_0_16 .concat [ 1 1 1 1], L_000002131b1b4bd0, L_000002131b1b4bd0, L_000002131b1b4bd0, L_000002131b1b4bd0;
LS_000002131b1abfa0_0_20 .concat [ 1 1 1 1], L_000002131b1b4bd0, L_000002131b1b4bd0, L_000002131b1b4bd0, L_000002131b1b4bd0;
LS_000002131b1abfa0_0_24 .concat [ 1 1 1 1], L_000002131b1b4bd0, L_000002131b1b4bd0, L_000002131b1b4bd0, L_000002131b1b4bd0;
LS_000002131b1abfa0_0_28 .concat [ 1 1 1 1], L_000002131b1b4bd0, L_000002131b1b4bd0, L_000002131b1b4bd0, L_000002131b1b4bd0;
LS_000002131b1abfa0_1_0 .concat [ 4 4 4 4], LS_000002131b1abfa0_0_0, LS_000002131b1abfa0_0_4, LS_000002131b1abfa0_0_8, LS_000002131b1abfa0_0_12;
LS_000002131b1abfa0_1_4 .concat [ 4 4 4 4], LS_000002131b1abfa0_0_16, LS_000002131b1abfa0_0_20, LS_000002131b1abfa0_0_24, LS_000002131b1abfa0_0_28;
L_000002131b1abfa0 .concat [ 16 16 0 0], LS_000002131b1abfa0_1_0, LS_000002131b1abfa0_1_4;
L_000002131b1ac360 .part L_000002131b1b0c80, 2, 1;
L_000002131b1ac400 .part L_000002131b1b0c80, 1, 1;
L_000002131b1af6a0 .part L_000002131b1b0c80, 0, 1;
LS_000002131b1b03c0_0_0 .concat [ 1 1 1 1], L_000002131b1b50a0, L_000002131b1b50a0, L_000002131b1b50a0, L_000002131b1b50a0;
LS_000002131b1b03c0_0_4 .concat [ 1 1 1 1], L_000002131b1b50a0, L_000002131b1b50a0, L_000002131b1b50a0, L_000002131b1b50a0;
LS_000002131b1b03c0_0_8 .concat [ 1 1 1 1], L_000002131b1b50a0, L_000002131b1b50a0, L_000002131b1b50a0, L_000002131b1b50a0;
LS_000002131b1b03c0_0_12 .concat [ 1 1 1 1], L_000002131b1b50a0, L_000002131b1b50a0, L_000002131b1b50a0, L_000002131b1b50a0;
LS_000002131b1b03c0_0_16 .concat [ 1 1 1 1], L_000002131b1b50a0, L_000002131b1b50a0, L_000002131b1b50a0, L_000002131b1b50a0;
LS_000002131b1b03c0_0_20 .concat [ 1 1 1 1], L_000002131b1b50a0, L_000002131b1b50a0, L_000002131b1b50a0, L_000002131b1b50a0;
LS_000002131b1b03c0_0_24 .concat [ 1 1 1 1], L_000002131b1b50a0, L_000002131b1b50a0, L_000002131b1b50a0, L_000002131b1b50a0;
LS_000002131b1b03c0_0_28 .concat [ 1 1 1 1], L_000002131b1b50a0, L_000002131b1b50a0, L_000002131b1b50a0, L_000002131b1b50a0;
LS_000002131b1b03c0_1_0 .concat [ 4 4 4 4], LS_000002131b1b03c0_0_0, LS_000002131b1b03c0_0_4, LS_000002131b1b03c0_0_8, LS_000002131b1b03c0_0_12;
LS_000002131b1b03c0_1_4 .concat [ 4 4 4 4], LS_000002131b1b03c0_0_16, LS_000002131b1b03c0_0_20, LS_000002131b1b03c0_0_24, LS_000002131b1b03c0_0_28;
L_000002131b1b03c0 .concat [ 16 16 0 0], LS_000002131b1b03c0_1_0, LS_000002131b1b03c0_1_4;
L_000002131b1af2e0 .part L_000002131b1b0c80, 2, 1;
L_000002131b1af4c0 .part L_000002131b1b0c80, 1, 1;
L_000002131b1aef20 .part L_000002131b1b0c80, 0, 1;
LS_000002131b1b0dc0_0_0 .concat [ 1 1 1 1], L_000002131b1b49a0, L_000002131b1b49a0, L_000002131b1b49a0, L_000002131b1b49a0;
LS_000002131b1b0dc0_0_4 .concat [ 1 1 1 1], L_000002131b1b49a0, L_000002131b1b49a0, L_000002131b1b49a0, L_000002131b1b49a0;
LS_000002131b1b0dc0_0_8 .concat [ 1 1 1 1], L_000002131b1b49a0, L_000002131b1b49a0, L_000002131b1b49a0, L_000002131b1b49a0;
LS_000002131b1b0dc0_0_12 .concat [ 1 1 1 1], L_000002131b1b49a0, L_000002131b1b49a0, L_000002131b1b49a0, L_000002131b1b49a0;
LS_000002131b1b0dc0_0_16 .concat [ 1 1 1 1], L_000002131b1b49a0, L_000002131b1b49a0, L_000002131b1b49a0, L_000002131b1b49a0;
LS_000002131b1b0dc0_0_20 .concat [ 1 1 1 1], L_000002131b1b49a0, L_000002131b1b49a0, L_000002131b1b49a0, L_000002131b1b49a0;
LS_000002131b1b0dc0_0_24 .concat [ 1 1 1 1], L_000002131b1b49a0, L_000002131b1b49a0, L_000002131b1b49a0, L_000002131b1b49a0;
LS_000002131b1b0dc0_0_28 .concat [ 1 1 1 1], L_000002131b1b49a0, L_000002131b1b49a0, L_000002131b1b49a0, L_000002131b1b49a0;
LS_000002131b1b0dc0_1_0 .concat [ 4 4 4 4], LS_000002131b1b0dc0_0_0, LS_000002131b1b0dc0_0_4, LS_000002131b1b0dc0_0_8, LS_000002131b1b0dc0_0_12;
LS_000002131b1b0dc0_1_4 .concat [ 4 4 4 4], LS_000002131b1b0dc0_0_16, LS_000002131b1b0dc0_0_20, LS_000002131b1b0dc0_0_24, LS_000002131b1b0dc0_0_28;
L_000002131b1b0dc0 .concat [ 16 16 0 0], LS_000002131b1b0dc0_1_0, LS_000002131b1b0dc0_1_4;
L_000002131b1b0460 .part L_000002131b1b0c80, 2, 1;
L_000002131b1af740 .part L_000002131b1b0c80, 1, 1;
L_000002131b1af7e0 .part L_000002131b1b0c80, 0, 1;
LS_000002131b1af060_0_0 .concat [ 1 1 1 1], L_000002131b1b4af0, L_000002131b1b4af0, L_000002131b1b4af0, L_000002131b1b4af0;
LS_000002131b1af060_0_4 .concat [ 1 1 1 1], L_000002131b1b4af0, L_000002131b1b4af0, L_000002131b1b4af0, L_000002131b1b4af0;
LS_000002131b1af060_0_8 .concat [ 1 1 1 1], L_000002131b1b4af0, L_000002131b1b4af0, L_000002131b1b4af0, L_000002131b1b4af0;
LS_000002131b1af060_0_12 .concat [ 1 1 1 1], L_000002131b1b4af0, L_000002131b1b4af0, L_000002131b1b4af0, L_000002131b1b4af0;
LS_000002131b1af060_0_16 .concat [ 1 1 1 1], L_000002131b1b4af0, L_000002131b1b4af0, L_000002131b1b4af0, L_000002131b1b4af0;
LS_000002131b1af060_0_20 .concat [ 1 1 1 1], L_000002131b1b4af0, L_000002131b1b4af0, L_000002131b1b4af0, L_000002131b1b4af0;
LS_000002131b1af060_0_24 .concat [ 1 1 1 1], L_000002131b1b4af0, L_000002131b1b4af0, L_000002131b1b4af0, L_000002131b1b4af0;
LS_000002131b1af060_0_28 .concat [ 1 1 1 1], L_000002131b1b4af0, L_000002131b1b4af0, L_000002131b1b4af0, L_000002131b1b4af0;
LS_000002131b1af060_1_0 .concat [ 4 4 4 4], LS_000002131b1af060_0_0, LS_000002131b1af060_0_4, LS_000002131b1af060_0_8, LS_000002131b1af060_0_12;
LS_000002131b1af060_1_4 .concat [ 4 4 4 4], LS_000002131b1af060_0_16, LS_000002131b1af060_0_20, LS_000002131b1af060_0_24, LS_000002131b1af060_0_28;
L_000002131b1af060 .concat [ 16 16 0 0], LS_000002131b1af060_1_0, LS_000002131b1af060_1_4;
S_000002131b17e770 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_000002131af596a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000002131b19d370_0 .net "Write_Data", 31 0, v000002131b171ed0_0;  alias, 1 drivers
v000002131b19d410_0 .net "addr", 31 0, v000002131b172bf0_0;  alias, 1 drivers
v000002131b19dff0_0 .net "clk", 0 0, L_000002131b0f0350;  alias, 1 drivers
v000002131b19e630_0 .net "mem_out", 31 0, v000002131b19e1d0_0;  alias, 1 drivers
v000002131b19e270_0 .net "mem_read", 0 0, v000002131b1734b0_0;  alias, 1 drivers
v000002131b19e6d0_0 .net "mem_write", 0 0, v000002131b1719d0_0;  alias, 1 drivers
S_000002131b17f0d0 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000002131b17e770;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000002131b19c290 .array "DataMem", 1023 0, 31 0;
v000002131b19ce70_0 .net "Data_In", 31 0, v000002131b171ed0_0;  alias, 1 drivers
v000002131b19e1d0_0 .var "Data_Out", 31 0;
v000002131b19e450_0 .net "Write_en", 0 0, v000002131b1719d0_0;  alias, 1 drivers
v000002131b19c6f0_0 .net "addr", 31 0, v000002131b172bf0_0;  alias, 1 drivers
v000002131b19cfb0_0 .net "clk", 0 0, L_000002131b0f0350;  alias, 1 drivers
v000002131b19cf10_0 .var/i "i", 31 0;
S_000002131b17f260 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_000002131af596a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000002131b1ab920 .param/l "add" 0 9 6, C4<000000100000>;
P_000002131b1ab958 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002131b1ab990 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002131b1ab9c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002131b1aba00 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002131b1aba38 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002131b1aba70 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002131b1abaa8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002131b1abae0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002131b1abb18 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002131b1abb50 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002131b1abb88 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002131b1abbc0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002131b1abbf8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002131b1abc30 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002131b1abc68 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002131b1abca0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002131b1abcd8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002131b1abd10 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002131b1abd48 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002131b1abd80 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002131b1abdb8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002131b1abdf0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002131b1abe28 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002131b1abe60 .param/l "xori" 0 9 12, C4<001110000000>;
v000002131b19d050_0 .net "MEM_ALU_OUT", 31 0, v000002131b172bf0_0;  alias, 1 drivers
v000002131b19d190_0 .net "MEM_Data_mem_out", 31 0, v000002131b19e1d0_0;  alias, 1 drivers
v000002131b19c150_0 .net "MEM_memread", 0 0, v000002131b1734b0_0;  alias, 1 drivers
v000002131b19d230_0 .net "MEM_opcode", 11 0, v000002131b171430_0;  alias, 1 drivers
v000002131b19da50_0 .net "MEM_rd_ind", 4 0, v000002131b1714d0_0;  alias, 1 drivers
v000002131b19d550_0 .net "MEM_rd_indzero", 0 0, v000002131b1728d0_0;  alias, 1 drivers
v000002131b19e310_0 .net "MEM_regwrite", 0 0, v000002131b171070_0;  alias, 1 drivers
v000002131b19de10_0 .var "WB_ALU_OUT", 31 0;
v000002131b19c8d0_0 .var "WB_Data_mem_out", 31 0;
v000002131b19d5f0_0 .var "WB_memread", 0 0;
v000002131b19d690_0 .var "WB_rd_ind", 4 0;
v000002131b19d730_0 .var "WB_rd_indzero", 0 0;
v000002131b19d7d0_0 .var "WB_regwrite", 0 0;
v000002131b19daf0_0 .net "clk", 0 0, L_000002131b21be00;  1 drivers
v000002131b19db90_0 .var "hlt", 0 0;
v000002131b19e590_0 .net "rst", 0 0, v000002131b1acd60_0;  alias, 1 drivers
E_000002131b0fb8c0 .event posedge, v000002131b173370_0, v000002131b19daf0_0;
S_000002131b17f710 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_000002131af596a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000002131b21bb60 .functor AND 32, v000002131b19c8d0_0, L_000002131b224930, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002131b21bd20 .functor NOT 1, v000002131b19d5f0_0, C4<0>, C4<0>, C4<0>;
L_000002131b21bd90 .functor AND 32, v000002131b19de10_0, L_000002131b224d90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002131b236410 .functor OR 32, L_000002131b21bb60, L_000002131b21bd90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002131b19dc30_0 .net "Write_Data_RegFile", 31 0, L_000002131b236410;  alias, 1 drivers
v000002131b19deb0_0 .net *"_ivl_0", 31 0, L_000002131b224930;  1 drivers
v000002131b19c1f0_0 .net *"_ivl_2", 31 0, L_000002131b21bb60;  1 drivers
v000002131b19c650_0 .net *"_ivl_4", 0 0, L_000002131b21bd20;  1 drivers
v000002131b19e3b0_0 .net *"_ivl_6", 31 0, L_000002131b224d90;  1 drivers
v000002131b19edb0_0 .net *"_ivl_8", 31 0, L_000002131b21bd90;  1 drivers
v000002131b19fc10_0 .net "alu_out", 31 0, v000002131b19de10_0;  alias, 1 drivers
v000002131b1a06b0_0 .net "mem_out", 31 0, v000002131b19c8d0_0;  alias, 1 drivers
v000002131b19fdf0_0 .net "mem_read", 0 0, v000002131b19d5f0_0;  alias, 1 drivers
LS_000002131b224930_0_0 .concat [ 1 1 1 1], v000002131b19d5f0_0, v000002131b19d5f0_0, v000002131b19d5f0_0, v000002131b19d5f0_0;
LS_000002131b224930_0_4 .concat [ 1 1 1 1], v000002131b19d5f0_0, v000002131b19d5f0_0, v000002131b19d5f0_0, v000002131b19d5f0_0;
LS_000002131b224930_0_8 .concat [ 1 1 1 1], v000002131b19d5f0_0, v000002131b19d5f0_0, v000002131b19d5f0_0, v000002131b19d5f0_0;
LS_000002131b224930_0_12 .concat [ 1 1 1 1], v000002131b19d5f0_0, v000002131b19d5f0_0, v000002131b19d5f0_0, v000002131b19d5f0_0;
LS_000002131b224930_0_16 .concat [ 1 1 1 1], v000002131b19d5f0_0, v000002131b19d5f0_0, v000002131b19d5f0_0, v000002131b19d5f0_0;
LS_000002131b224930_0_20 .concat [ 1 1 1 1], v000002131b19d5f0_0, v000002131b19d5f0_0, v000002131b19d5f0_0, v000002131b19d5f0_0;
LS_000002131b224930_0_24 .concat [ 1 1 1 1], v000002131b19d5f0_0, v000002131b19d5f0_0, v000002131b19d5f0_0, v000002131b19d5f0_0;
LS_000002131b224930_0_28 .concat [ 1 1 1 1], v000002131b19d5f0_0, v000002131b19d5f0_0, v000002131b19d5f0_0, v000002131b19d5f0_0;
LS_000002131b224930_1_0 .concat [ 4 4 4 4], LS_000002131b224930_0_0, LS_000002131b224930_0_4, LS_000002131b224930_0_8, LS_000002131b224930_0_12;
LS_000002131b224930_1_4 .concat [ 4 4 4 4], LS_000002131b224930_0_16, LS_000002131b224930_0_20, LS_000002131b224930_0_24, LS_000002131b224930_0_28;
L_000002131b224930 .concat [ 16 16 0 0], LS_000002131b224930_1_0, LS_000002131b224930_1_4;
LS_000002131b224d90_0_0 .concat [ 1 1 1 1], L_000002131b21bd20, L_000002131b21bd20, L_000002131b21bd20, L_000002131b21bd20;
LS_000002131b224d90_0_4 .concat [ 1 1 1 1], L_000002131b21bd20, L_000002131b21bd20, L_000002131b21bd20, L_000002131b21bd20;
LS_000002131b224d90_0_8 .concat [ 1 1 1 1], L_000002131b21bd20, L_000002131b21bd20, L_000002131b21bd20, L_000002131b21bd20;
LS_000002131b224d90_0_12 .concat [ 1 1 1 1], L_000002131b21bd20, L_000002131b21bd20, L_000002131b21bd20, L_000002131b21bd20;
LS_000002131b224d90_0_16 .concat [ 1 1 1 1], L_000002131b21bd20, L_000002131b21bd20, L_000002131b21bd20, L_000002131b21bd20;
LS_000002131b224d90_0_20 .concat [ 1 1 1 1], L_000002131b21bd20, L_000002131b21bd20, L_000002131b21bd20, L_000002131b21bd20;
LS_000002131b224d90_0_24 .concat [ 1 1 1 1], L_000002131b21bd20, L_000002131b21bd20, L_000002131b21bd20, L_000002131b21bd20;
LS_000002131b224d90_0_28 .concat [ 1 1 1 1], L_000002131b21bd20, L_000002131b21bd20, L_000002131b21bd20, L_000002131b21bd20;
LS_000002131b224d90_1_0 .concat [ 4 4 4 4], LS_000002131b224d90_0_0, LS_000002131b224d90_0_4, LS_000002131b224d90_0_8, LS_000002131b224d90_0_12;
LS_000002131b224d90_1_4 .concat [ 4 4 4 4], LS_000002131b224d90_0_16, LS_000002131b224d90_0_20, LS_000002131b224d90_0_24, LS_000002131b224d90_0_28;
L_000002131b224d90 .concat [ 16 16 0 0], LS_000002131b224d90_1_0, LS_000002131b224d90_1_4;
    .scope S_000002131b17ef40;
T_0 ;
    %wait E_000002131b0fa340;
    %load/vec4 v000002131b19ad50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002131b19a8f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002131b19b9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000002131b19b2f0_0;
    %assign/vec4 v000002131b19a8f0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002131b17fee0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002131b19a350_0, 0, 32;
T_1.0 ;
    %load/vec4 v000002131b19a350_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002131b19a350_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131b19ab70, 0, 4;
    %load/vec4 v000002131b19a350_0;
    %addi 1, 0, 32;
    %store/vec4 v000002131b19a350_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131b19ab70, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131b19ab70, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131b19ab70, 0, 4;
    %pushi/vec4 537133079, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131b19ab70, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131b19ab70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131b19ab70, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131b19ab70, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131b19ab70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131b19ab70, 0, 4;
    %pushi/vec4 2160682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131b19ab70, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131b19ab70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131b19ab70, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131b19ab70, 0, 4;
    %pushi/vec4 4257834, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131b19ab70, 0, 4;
    %pushi/vec4 333447171, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131b19ab70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131b19ab70, 0, 4;
    %pushi/vec4 201326605, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131b19ab70, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131b19ab70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131b19ab70, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131b19ab70, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131b19ab70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131b19ab70, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131b19ab70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131b19ab70, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131b19ab70, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131b19ab70, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131b19ab70, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131b19ab70, 0, 4;
    %end;
    .thread T_1;
    .scope S_000002131b17e900;
T_2 ;
    %wait E_000002131b0fb080;
    %load/vec4 v000002131b19a170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000002131b188040_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002131b187fa0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002131b19b430_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002131b19b890_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002131b19c010_0, 0;
    %assign/vec4 v000002131b19b390_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002131b19b7f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000002131b19b750_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000002131b188040_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002131b187fa0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002131b19b430_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002131b19b890_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002131b19c010_0, 0;
    %assign/vec4 v000002131b19b390_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000002131b19b7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000002131b19b930_0;
    %assign/vec4 v000002131b187fa0_0, 0;
    %load/vec4 v000002131b199a90_0;
    %assign/vec4 v000002131b188040_0, 0;
    %load/vec4 v000002131b19b930_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000002131b19b890_0, 0;
    %load/vec4 v000002131b19b930_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002131b19b390_0, 4, 5;
    %load/vec4 v000002131b19b930_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000002131b19b930_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002131b19b390_0, 4, 5;
    %load/vec4 v000002131b19b930_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000002131b19b930_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002131b19b930_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000002131b19b930_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000002131b19b930_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000002131b19b930_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000002131b19c010_0, 0;
    %load/vec4 v000002131b19b930_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000002131b19b930_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000002131b19b430_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000002131b19b930_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000002131b19b430_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000002131b19b930_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000002131b19b430_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002131b17edb0;
T_3 ;
    %wait E_000002131b0fa340;
    %load/vec4 v000002131b187000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002131b186100_0, 0, 32;
T_3.2 ;
    %load/vec4 v000002131b186100_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002131b186100_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131b186240, 0, 4;
    %load/vec4 v000002131b186100_0;
    %addi 1, 0, 32;
    %store/vec4 v000002131b186100_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002131b186f60_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000002131b187a00_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000002131b186060_0;
    %load/vec4 v000002131b186f60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131b186240, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131b186240, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002131b17edb0;
T_4 ;
    %wait E_000002131b0faac0;
    %load/vec4 v000002131b186f60_0;
    %load/vec4 v000002131b186420_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000002131b186f60_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000002131b187a00_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000002131b186060_0;
    %assign/vec4 v000002131b185480_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002131b186420_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002131b186240, 4;
    %assign/vec4 v000002131b185480_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002131b17edb0;
T_5 ;
    %wait E_000002131b0faac0;
    %load/vec4 v000002131b186f60_0;
    %load/vec4 v000002131b186ec0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000002131b186f60_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000002131b187a00_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000002131b186060_0;
    %assign/vec4 v000002131b185fc0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002131b186ec0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002131b186240, 4;
    %assign/vec4 v000002131b185fc0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002131b17edb0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000002131b180200;
    %jmp t_0;
    .scope S_000002131b180200;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002131b1876e0_0, 0, 32;
T_6.0 ;
    %load/vec4 v000002131b1876e0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000002131b1876e0_0;
    %ix/getv/s 4, v000002131b1876e0_0;
    %load/vec4a v000002131b186240, 4;
    %ix/getv/s 4, v000002131b1876e0_0;
    %load/vec4a v000002131b186240, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002131b1876e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002131b1876e0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000002131b17edb0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000002131b180520;
T_7 ;
    %wait E_000002131b0fa740;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002131b187500_0, 0, 32;
    %load/vec4 v000002131b1861a0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002131b1861a0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002131b186c40_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002131b187500_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002131b1861a0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002131b1861a0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002131b1861a0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002131b186c40_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002131b187500_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000002131b1861a0_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002131b1861a0_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002131b1861a0_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002131b1861a0_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002131b1861a0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002131b1861a0_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v000002131b186c40_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000002131b186c40_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002131b187500_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002131b17f3f0;
T_8 ;
    %wait E_000002131b0fa340;
    %load/vec4 v000002131b18c3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002131b18a8e0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002131b18bba0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002131b18bba0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000002131b18a8e0_0;
    %load/vec4 v000002131b18a7a0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002131b18a8e0_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002131b18a8e0_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002131b18a8e0_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000002131b18a8e0_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002131b18a8e0_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002131b18a8e0_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002131b17f3f0;
T_9 ;
    %wait E_000002131b0fa340;
    %load/vec4 v000002131b18c3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002131b18c000_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000002131b18b7e0_0;
    %assign/vec4 v000002131b18c000_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002131b180070;
T_10 ;
    %wait E_000002131b0fa580;
    %load/vec4 v000002131b18d180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002131b18cc80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002131b18cb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002131b18cbe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002131b18c6e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002131b18c780_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002131b18c1e0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000002131b18c320_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000002131b18aa20_0;
    %load/vec4 v000002131b18c280_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000002131b18ca00_0;
    %load/vec4 v000002131b18c280_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000002131b18b4c0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000002131b18c500_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000002131b18aa20_0;
    %load/vec4 v000002131b18c460_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000002131b18ca00_0;
    %load/vec4 v000002131b18c460_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002131b18cc80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002131b18cb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002131b18cbe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002131b18c6e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002131b18c780_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000002131b18a700_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002131b18cc80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002131b18cb40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002131b18cbe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002131b18c6e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002131b18c780_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002131b18cc80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002131b18cb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002131b18cbe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002131b18c6e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002131b18c780_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002131b17fa30;
T_11 ;
    %wait E_000002131b0f9f00;
    %load/vec4 v000002131b180ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000002131b181690_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002131b181a50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002131b181910_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002131b182810_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002131b182630_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002131b181370_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002131b180a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002131b181af0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002131b1814b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002131b180bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002131b181550_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002131b181730_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002131b182450_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002131b182b30_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002131b1819b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002131b181050_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002131b1817d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002131b181b90_0, 0;
    %assign/vec4 v000002131b1815f0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000002131b181870_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000002131b182a90_0;
    %assign/vec4 v000002131b1815f0_0, 0;
    %load/vec4 v000002131b1824f0_0;
    %assign/vec4 v000002131b181b90_0, 0;
    %load/vec4 v000002131b182d10_0;
    %assign/vec4 v000002131b1817d0_0, 0;
    %load/vec4 v000002131b181d70_0;
    %assign/vec4 v000002131b181050_0, 0;
    %load/vec4 v000002131b180d30_0;
    %assign/vec4 v000002131b1819b0_0, 0;
    %load/vec4 v000002131b180790_0;
    %assign/vec4 v000002131b182b30_0, 0;
    %load/vec4 v000002131b180830_0;
    %assign/vec4 v000002131b182450_0, 0;
    %load/vec4 v000002131b180f10_0;
    %assign/vec4 v000002131b181730_0, 0;
    %load/vec4 v000002131b182590_0;
    %assign/vec4 v000002131b181550_0, 0;
    %load/vec4 v000002131b182ef0_0;
    %assign/vec4 v000002131b180bf0_0, 0;
    %load/vec4 v000002131b180dd0_0;
    %assign/vec4 v000002131b1814b0_0, 0;
    %load/vec4 v000002131b180e70_0;
    %assign/vec4 v000002131b181af0_0, 0;
    %load/vec4 v000002131b181cd0_0;
    %assign/vec4 v000002131b180a10_0, 0;
    %load/vec4 v000002131b182e50_0;
    %assign/vec4 v000002131b181370_0, 0;
    %load/vec4 v000002131b1829f0_0;
    %assign/vec4 v000002131b182630_0, 0;
    %load/vec4 v000002131b181c30_0;
    %assign/vec4 v000002131b182810_0, 0;
    %load/vec4 v000002131b182c70_0;
    %assign/vec4 v000002131b181910_0, 0;
    %load/vec4 v000002131b182310_0;
    %assign/vec4 v000002131b181a50_0, 0;
    %load/vec4 v000002131b182090_0;
    %assign/vec4 v000002131b181690_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000002131b181690_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002131b181a50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002131b181910_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002131b182810_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002131b182630_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002131b181370_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002131b180a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002131b181af0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002131b1814b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002131b180bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002131b181550_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002131b181730_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002131b182450_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002131b182b30_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002131b1819b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002131b181050_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002131b1817d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002131b181b90_0, 0;
    %assign/vec4 v000002131b1815f0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002131b17fbc0;
T_12 ;
    %wait E_000002131b0fa300;
    %load/vec4 v000002131b18a3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000002131b184070_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002131b183350_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002131b183990_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002131b183b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002131b183c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002131b183ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002131b183a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002131b184430_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002131b183fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002131b183cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002131b183f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002131b184250_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002131b183030_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002131b183df0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002131b1838f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002131b182f90_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002131b1842f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002131b184110_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002131b1844d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002131b1832b0_0, 0;
    %assign/vec4 v000002131b183210_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000002131b18a2a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000002131b182db0_0;
    %assign/vec4 v000002131b183210_0, 0;
    %load/vec4 v000002131b180b50_0;
    %assign/vec4 v000002131b1832b0_0, 0;
    %load/vec4 v000002131b183e90_0;
    %assign/vec4 v000002131b1844d0_0, 0;
    %load/vec4 v000002131b183850_0;
    %assign/vec4 v000002131b184110_0, 0;
    %load/vec4 v000002131b183490_0;
    %assign/vec4 v000002131b1842f0_0, 0;
    %load/vec4 v000002131b184610_0;
    %assign/vec4 v000002131b182f90_0, 0;
    %load/vec4 v000002131b1823b0_0;
    %assign/vec4 v000002131b1838f0_0, 0;
    %load/vec4 v000002131b1837b0_0;
    %assign/vec4 v000002131b183df0_0, 0;
    %load/vec4 v000002131b1841b0_0;
    %assign/vec4 v000002131b183030_0, 0;
    %load/vec4 v000002131b183170_0;
    %assign/vec4 v000002131b184250_0, 0;
    %load/vec4 v000002131b183670_0;
    %assign/vec4 v000002131b183f30_0, 0;
    %load/vec4 v000002131b1833f0_0;
    %assign/vec4 v000002131b183cb0_0, 0;
    %load/vec4 v000002131b183710_0;
    %assign/vec4 v000002131b183fd0_0, 0;
    %load/vec4 v000002131b184570_0;
    %assign/vec4 v000002131b184430_0, 0;
    %load/vec4 v000002131b1835d0_0;
    %assign/vec4 v000002131b183a30_0, 0;
    %load/vec4 v000002131b183530_0;
    %assign/vec4 v000002131b183ad0_0, 0;
    %load/vec4 v000002131b184390_0;
    %assign/vec4 v000002131b183c10_0, 0;
    %load/vec4 v000002131b183d50_0;
    %assign/vec4 v000002131b183b70_0, 0;
    %load/vec4 v000002131b181f50_0;
    %assign/vec4 v000002131b183990_0, 0;
    %load/vec4 v000002131b181eb0_0;
    %assign/vec4 v000002131b183350_0, 0;
    %load/vec4 v000002131b1830d0_0;
    %assign/vec4 v000002131b184070_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000002131b184070_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002131b183350_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002131b183990_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002131b183b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002131b183c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002131b183ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002131b183a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002131b184430_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002131b183fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002131b183cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002131b183f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002131b184250_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002131b183030_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002131b183df0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002131b1838f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002131b182f90_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002131b1842f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002131b184110_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002131b1844d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002131b1832b0_0, 0;
    %assign/vec4 v000002131b183210_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000002131af7c8c0;
T_13 ;
    %wait E_000002131b0f9e00;
    %load/vec4 v000002131b1751c0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002131b175080_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002131b175080_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002131b175080_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002131b175080_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002131b175080_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002131b175080_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002131b175080_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002131b175080_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002131b175080_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002131b175080_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002131b175080_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002131b175080_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002131b175080_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002131b175080_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002131b175080_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002131b175080_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002131b175080_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002131b175080_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002131b175080_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002131b175080_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002131b175080_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002131b175080_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000002131af83300;
T_14 ;
    %wait E_000002131b0f9d80;
    %load/vec4 v000002131b177240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000002131b175120_0;
    %pad/u 33;
    %load/vec4 v000002131b177600_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000002131b174fe0_0, 0;
    %assign/vec4 v000002131b1776a0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000002131b175120_0;
    %pad/u 33;
    %load/vec4 v000002131b177600_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000002131b174fe0_0, 0;
    %assign/vec4 v000002131b1776a0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000002131b175120_0;
    %pad/u 33;
    %load/vec4 v000002131b177600_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000002131b174fe0_0, 0;
    %assign/vec4 v000002131b1776a0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000002131b175120_0;
    %pad/u 33;
    %load/vec4 v000002131b177600_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000002131b174fe0_0, 0;
    %assign/vec4 v000002131b1776a0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000002131b175120_0;
    %pad/u 33;
    %load/vec4 v000002131b177600_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000002131b174fe0_0, 0;
    %assign/vec4 v000002131b1776a0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000002131b175120_0;
    %pad/u 33;
    %load/vec4 v000002131b177600_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000002131b174fe0_0, 0;
    %assign/vec4 v000002131b1776a0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000002131b177600_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000002131b1776a0_0;
    %load/vec4 v000002131b177600_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000002131b175120_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000002131b177600_0;
    %sub;
    %part/u 1;
    %load/vec4 v000002131b177600_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000002131b1776a0_0, 0;
    %load/vec4 v000002131b175120_0;
    %ix/getv 4, v000002131b177600_0;
    %shiftl 4;
    %assign/vec4 v000002131b174fe0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000002131b177600_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000002131b1776a0_0;
    %load/vec4 v000002131b177600_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000002131b175120_0;
    %load/vec4 v000002131b177600_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000002131b177600_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000002131b1776a0_0, 0;
    %load/vec4 v000002131b175120_0;
    %ix/getv 4, v000002131b177600_0;
    %shiftr 4;
    %assign/vec4 v000002131b174fe0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002131b1776a0_0, 0;
    %load/vec4 v000002131b175120_0;
    %load/vec4 v000002131b177600_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000002131b174fe0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002131b1776a0_0, 0;
    %load/vec4 v000002131b177600_0;
    %load/vec4 v000002131b175120_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000002131b174fe0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000002131ae56b50;
T_15 ;
    %wait E_000002131b0fa680;
    %load/vec4 v000002131b173370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000002131b1728d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002131b171070_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002131b1719d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002131b1734b0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002131b171430_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002131b1714d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002131b171ed0_0, 0;
    %assign/vec4 v000002131b172bf0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000002131b095d60_0;
    %assign/vec4 v000002131b172bf0_0, 0;
    %load/vec4 v000002131b171930_0;
    %assign/vec4 v000002131b171ed0_0, 0;
    %load/vec4 v000002131b171e30_0;
    %assign/vec4 v000002131b1714d0_0, 0;
    %load/vec4 v000002131b07de10_0;
    %assign/vec4 v000002131b171430_0, 0;
    %load/vec4 v000002131b0961c0_0;
    %assign/vec4 v000002131b1734b0_0, 0;
    %load/vec4 v000002131b07dd70_0;
    %assign/vec4 v000002131b1719d0_0, 0;
    %load/vec4 v000002131b1711b0_0;
    %assign/vec4 v000002131b171070_0, 0;
    %load/vec4 v000002131b1732d0_0;
    %assign/vec4 v000002131b1728d0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000002131b17f0d0;
T_16 ;
    %wait E_000002131b0faac0;
    %load/vec4 v000002131b19e450_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000002131b19ce70_0;
    %load/vec4 v000002131b19c6f0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131b19c290, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000002131b17f0d0;
T_17 ;
    %wait E_000002131b0faac0;
    %load/vec4 v000002131b19c6f0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002131b19c290, 4;
    %assign/vec4 v000002131b19e1d0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000002131b17f0d0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002131b19cf10_0, 0, 32;
T_18.0 ;
    %load/vec4 v000002131b19cf10_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002131b19cf10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002131b19c290, 0, 4;
    %load/vec4 v000002131b19cf10_0;
    %addi 1, 0, 32;
    %store/vec4 v000002131b19cf10_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_000002131b17f0d0;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002131b19cf10_0, 0, 32;
T_19.0 ;
    %load/vec4 v000002131b19cf10_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000002131b19cf10_0;
    %load/vec4a v000002131b19c290, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000002131b19cf10_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002131b19cf10_0;
    %addi 1, 0, 32;
    %store/vec4 v000002131b19cf10_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000002131b17f260;
T_20 ;
    %wait E_000002131b0fb8c0;
    %load/vec4 v000002131b19e590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000002131b19d730_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002131b19db90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002131b19d7d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002131b19d5f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002131b19d690_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002131b19c8d0_0, 0;
    %assign/vec4 v000002131b19de10_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000002131b19d050_0;
    %assign/vec4 v000002131b19de10_0, 0;
    %load/vec4 v000002131b19d190_0;
    %assign/vec4 v000002131b19c8d0_0, 0;
    %load/vec4 v000002131b19c150_0;
    %assign/vec4 v000002131b19d5f0_0, 0;
    %load/vec4 v000002131b19da50_0;
    %assign/vec4 v000002131b19d690_0, 0;
    %load/vec4 v000002131b19e310_0;
    %assign/vec4 v000002131b19d7d0_0, 0;
    %load/vec4 v000002131b19d550_0;
    %assign/vec4 v000002131b19d730_0, 0;
    %load/vec4 v000002131b19d230_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000002131b19db90_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000002131af596a0;
T_21 ;
    %wait E_000002131b0fa7c0;
    %load/vec4 v000002131b1ae020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002131b1ad300_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000002131b1ad300_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002131b1ad300_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000002131af49f80;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002131b1ac4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002131b1acd60_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000002131af49f80;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000002131b1ac4a0_0;
    %inv;
    %assign/vec4 v000002131b1ac4a0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000002131af49f80;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./ControlFlowInstructions/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002131b1acd60_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002131b1acd60_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000002131b1accc0_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
