
*** Running vivado
    with args -log sync_fifo.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source sync_fifo.tcl -notrace



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source sync_fifo.tcl -notrace
Command: link_design -top sync_fifo -part xc7a15tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a15tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 827.461 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'Clk0:' is not supported in the xdc constraint file. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:4]
INFO: [Timing 38-35] Done setting XDC timing constraints. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:6]
WARNING: [Vivado 12-627] No clocks matched 'Clk0'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:6]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:6]
get_clocks: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1509.102 ; gain = 573.988
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-clock [get_clocks Clk0]'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:6]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'Clk0'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:7]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:7]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-clock [get_clocks Clk0]'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:7]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:12]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:12]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-clock [get_clocks clk]'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:12]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:13]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:13]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-clock [get_clocks clk]'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:13]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:19]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:19]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock [get_clocks clk]'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:19]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:20]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:20]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock [get_clocks clk]'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:20]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:24]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:24]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-clock [get_clocks clk]'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:24]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:25]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:25]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-clock [get_clocks clk]'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:25]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:26]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:26]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock [get_clocks clk]'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:26]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:27]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:27]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock [get_clocks clk]'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:27]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:31]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:31]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-clock [get_clocks clk]'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:31]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:32]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:32]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-clock [get_clocks clk]'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:32]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:38]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:38]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock [get_clocks clk]'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:38]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:39]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:39]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock [get_clocks clk]'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:39]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:44]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:44]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock [get_clocks clk]'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:44]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:45]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:45]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock [get_clocks clk]'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:45]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:49]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:49]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-clock [get_clocks clk]'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:49]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:50]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:50]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-clock [get_clocks clk]'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:50]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:54]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:54]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-clock [get_clocks clk]'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:54]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:55]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:55]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-clock [get_clocks clk]'. [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc:55]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/constrs_1/imports/timing_test/sfifo_nophy_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1509.102 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 3 instances

28 Infos, 20 Warnings, 21 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 1509.102 ; gain = 1109.246
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1509.102 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 30cba908

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1527.984 ; gain = 18.883

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 30cba908

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1848.000 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 30cba908

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1848.000 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 30cba908

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1848.000 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 30cba908

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1848.000 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 30cba908

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1848.000 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 30cba908

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 1848.000 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1848.000 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 30cba908

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1848.000 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 30cba908

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1848.000 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 30cba908

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1848.000 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1848.000 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 30cba908

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1848.000 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 20 Warnings, 21 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.runs/impl_1/sync_fifo_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file sync_fifo_drc_opted.rpt -pb sync_fifo_drc_opted.pb -rpx sync_fifo_drc_opted.rpx
Command: report_drc -file sync_fifo_drc_opted.rpt -pb sync_fifo_drc_opted.pb -rpx sync_fifo_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.runs/impl_1/sync_fifo_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1848.000 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 0ea148d5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1848.000 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1848.000 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 190179efe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.328 . Memory (MB): peak = 1848.000 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 27d2a5505

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.548 . Memory (MB): peak = 1848.000 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 27d2a5505

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.554 . Memory (MB): peak = 1848.000 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 27d2a5505

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.566 . Memory (MB): peak = 1848.000 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2328dfb86

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.736 . Memory (MB): peak = 1848.000 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1a8563cce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.784 . Memory (MB): peak = 1848.000 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1da9678e0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.787 . Memory (MB): peak = 1848.000 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 20f37dff8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.000 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 1 LUTNM shape to break, 3 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 1, total 1, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 2 nets or LUTs. Breaked 1 LUT, combined 1 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1848.000 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            1  |              1  |                     2  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            1  |              1  |                     2  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1998cadfb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.000 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1a89bbb0b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.000 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1a89bbb0b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.000 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1cb2327aa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.000 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e6e1faf5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.000 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19da390b6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.000 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1759f916f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.000 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2419902d1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1848.000 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1789a51c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1848.000 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 103b2e0bb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1848.000 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 103b2e0bb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1848.000 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1e8717195

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1848.000 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1e8717195

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1848.000 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 14ea7cec4

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.850 | TNS=-99.066 |
Phase 1 Physical Synthesis Initialization | Checksum: a9fb1dd3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1848.000 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 166ffe838

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1848.000 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 14ea7cec4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1848.000 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.362. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 190212d3f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1848.000 ; gain = 0.000

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1848.000 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 190212d3f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1848.000 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 190212d3f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1848.000 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 190212d3f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1848.000 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 190212d3f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1848.000 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1848.000 ; gain = 0.000

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1848.000 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1aaa773e5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1848.000 ; gain = 0.000
Ending Placer Task | Checksum: 15596b04e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1848.000 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 20 Warnings, 21 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1848.000 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 1848.000 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.runs/impl_1/sync_fifo_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file sync_fifo_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1848.000 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file sync_fifo_utilization_placed.rpt -pb sync_fifo_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file sync_fifo_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1848.000 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1848.000 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 0.04s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1848.000 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.362 | TNS=-97.959 |
Phase 1 Physical Synthesis Initialization | Checksum: 18a3eeb0f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1848.000 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.362 | TNS=-97.959 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 18a3eeb0f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 1848.000 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.362 | TNS=-97.959 |
INFO: [Physopt 32-702] Processed net full_OBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net rd_ptr_reg_n_0_[2].  Re-placed instance rd_ptr_reg[2]
INFO: [Physopt 32-735] Processed net rd_ptr_reg_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.280 | TNS=-98.000 |
INFO: [Physopt 32-702] Processed net wr_ptr_reg_n_0_[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net empty_OBUF_inst_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net full_OBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wr_ptr_reg_n_0_[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net empty_OBUF_inst_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.280 | TNS=-98.000 |
Phase 3 Critical Path Optimization | Checksum: 18a3eeb0f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.758 . Memory (MB): peak = 1853.500 ; gain = 5.500

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.280 | TNS=-98.000 |
INFO: [Physopt 32-702] Processed net full_OBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wr_ptr_reg_n_0_[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net empty_OBUF_inst_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net full_OBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wr_ptr_reg_n_0_[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net empty_OBUF_inst_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.280 | TNS=-98.000 |
Phase 4 Critical Path Optimization | Checksum: 18a3eeb0f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1853.500 ; gain = 5.500
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1853.500 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-4.280 | TNS=-98.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.082  |         -0.041  |            0  |              0  |                     1  |           0  |           2  |  00:00:01  |
|  Total          |          0.082  |         -0.041  |            0  |              0  |                     1  |           0  |           3  |  00:00:01  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1853.500 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 15db21cbd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1853.500 ; gain = 5.500
INFO: [Common 17-83] Releasing license: Implementation
120 Infos, 20 Warnings, 21 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1862.289 ; gain = 8.789
INFO: [Common 17-1381] The checkpoint 'D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.runs/impl_1/sync_fifo_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: a07e2990 ConstDB: 0 ShapeSum: 9b0992fa RouteDB: 0
Post Restoration Checksum: NetGraph: ed2392f0 NumContArr: 66cde6b6 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 153f179a6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1945.387 ; gain = 69.984

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 153f179a6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1951.395 ; gain = 75.992

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 153f179a6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1951.395 ; gain = 75.992
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1c212b636

Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1956.617 ; gain = 81.215
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.301 | TNS=-89.955| WHS=N/A    | THS=N/A    |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 53
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 53
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 22e504580

Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1957.730 ; gain = 82.328

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 22e504580

Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1957.730 ; gain = 82.328
Phase 3 Initial Routing | Checksum: 22f82b463

Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1957.730 ; gain = 82.328

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.347 | TNS=-83.690| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 10d7586ce

Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1957.730 ; gain = 82.328

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.486 | TNS=-83.963| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 12be7b80b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1957.730 ; gain = 82.328
Phase 4 Rip-up And Reroute | Checksum: 12be7b80b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1957.730 ; gain = 82.328

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 12be7b80b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1957.730 ; gain = 82.328
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.347 | TNS=-83.690| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1e9160938

Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1957.730 ; gain = 82.328

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e9160938

Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1957.730 ; gain = 82.328
Phase 5 Delay and Skew Optimization | Checksum: 1e9160938

Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1957.730 ; gain = 82.328

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1975209d0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1957.730 ; gain = 82.328
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.342 | TNS=-83.675| WHS=N/A    | THS=N/A    |

Phase 6.1 Hold Fix Iter | Checksum: 1975209d0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1957.730 ; gain = 82.328
Phase 6 Post Hold Fix | Checksum: 1975209d0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1957.730 ; gain = 82.328

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0405804 %
  Global Horizontal Routing Utilization  = 0.0213431 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 28.8288%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 13.2353%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 10.2941%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1cd42dffc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1957.730 ; gain = 82.328

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1cd42dffc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1958.371 ; gain = 82.969

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 20b96f734

Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1958.371 ; gain = 82.969

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.342 | TNS=-83.675| WHS=N/A    | THS=N/A    |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 20b96f734

Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1958.371 ; gain = 82.969
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1958.371 ; gain = 82.969

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
135 Infos, 21 Warnings, 21 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1958.371 ; gain = 96.082
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1971.215 ; gain = 12.844
INFO: [Common 17-1381] The checkpoint 'D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.runs/impl_1/sync_fifo_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file sync_fifo_drc_routed.rpt -pb sync_fifo_drc_routed.pb -rpx sync_fifo_drc_routed.rpx
Command: report_drc -file sync_fifo_drc_routed.rpt -pb sync_fifo_drc_routed.pb -rpx sync_fifo_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.runs/impl_1/sync_fifo_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file sync_fifo_methodology_drc_routed.rpt -pb sync_fifo_methodology_drc_routed.pb -rpx sync_fifo_methodology_drc_routed.rpx
Command: report_methodology -file sync_fifo_methodology_drc_routed.rpt -pb sync_fifo_methodology_drc_routed.pb -rpx sync_fifo_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.runs/impl_1/sync_fifo_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file sync_fifo_power_routed.rpt -pb sync_fifo_power_summary_routed.pb -rpx sync_fifo_power_routed.rpx
Command: report_power -file sync_fifo_power_routed.rpt -pb sync_fifo_power_summary_routed.pb -rpx sync_fifo_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
147 Infos, 22 Warnings, 21 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file sync_fifo_route_status.rpt -pb sync_fifo_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file sync_fifo_timing_summary_routed.rpt -pb sync_fifo_timing_summary_routed.pb -rpx sync_fifo_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file sync_fifo_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file sync_fifo_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file sync_fifo_bus_skew_routed.rpt -pb sync_fifo_bus_skew_routed.pb -rpx sync_fifo_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Dec  2 14:43:44 2024...
