{
  "module_name": "goya_regs.h",
  "hash_id": "4fdb5d9650764c39226281d1e421b2cd7076b99049d0cb2756bb9a3af2d16682",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/goya/asic_reg/goya_regs.h",
  "human_readable_source": " \n\n#ifndef ASIC_REG_GOYA_REGS_H_\n#define ASIC_REG_GOYA_REGS_H_\n\n#include \"goya_blocks.h\"\n#include \"stlb_regs.h\"\n#include \"mmu_regs.h\"\n#include \"pcie_aux_regs.h\"\n#include \"pcie_wrap_regs.h\"\n#include \"psoc_global_conf_regs.h\"\n#include \"psoc_spi_regs.h\"\n#include \"psoc_mme_pll_regs.h\"\n#include \"psoc_pci_pll_regs.h\"\n#include \"psoc_emmc_pll_regs.h\"\n#include \"psoc_timestamp_regs.h\"\n#include \"cpu_if_regs.h\"\n#include \"cpu_ca53_cfg_regs.h\"\n#include \"cpu_pll_regs.h\"\n#include \"ic_pll_regs.h\"\n#include \"mc_pll_regs.h\"\n#include \"tpc_pll_regs.h\"\n#include \"dma_qm_0_regs.h\"\n#include \"dma_qm_1_regs.h\"\n#include \"dma_qm_2_regs.h\"\n#include \"dma_qm_3_regs.h\"\n#include \"dma_qm_4_regs.h\"\n#include \"dma_ch_0_regs.h\"\n#include \"dma_ch_1_regs.h\"\n#include \"dma_ch_2_regs.h\"\n#include \"dma_ch_3_regs.h\"\n#include \"dma_ch_4_regs.h\"\n#include \"dma_macro_regs.h\"\n#include \"dma_nrtr_regs.h\"\n#include \"pci_nrtr_regs.h\"\n#include \"sram_y0_x0_rtr_regs.h\"\n#include \"sram_y0_x1_rtr_regs.h\"\n#include \"sram_y0_x2_rtr_regs.h\"\n#include \"sram_y0_x3_rtr_regs.h\"\n#include \"sram_y0_x4_rtr_regs.h\"\n#include \"mme_regs.h\"\n#include \"mme_qm_regs.h\"\n#include \"mme_cmdq_regs.h\"\n#include \"mme1_rtr_regs.h\"\n#include \"mme2_rtr_regs.h\"\n#include \"mme3_rtr_regs.h\"\n#include \"mme4_rtr_regs.h\"\n#include \"mme5_rtr_regs.h\"\n#include \"mme6_rtr_regs.h\"\n#include \"tpc0_cfg_regs.h\"\n#include \"tpc1_cfg_regs.h\"\n#include \"tpc2_cfg_regs.h\"\n#include \"tpc3_cfg_regs.h\"\n#include \"tpc4_cfg_regs.h\"\n#include \"tpc5_cfg_regs.h\"\n#include \"tpc6_cfg_regs.h\"\n#include \"tpc7_cfg_regs.h\"\n#include \"tpc0_qm_regs.h\"\n#include \"tpc1_qm_regs.h\"\n#include \"tpc2_qm_regs.h\"\n#include \"tpc3_qm_regs.h\"\n#include \"tpc4_qm_regs.h\"\n#include \"tpc5_qm_regs.h\"\n#include \"tpc6_qm_regs.h\"\n#include \"tpc7_qm_regs.h\"\n#include \"tpc0_cmdq_regs.h\"\n#include \"tpc1_cmdq_regs.h\"\n#include \"tpc2_cmdq_regs.h\"\n#include \"tpc3_cmdq_regs.h\"\n#include \"tpc4_cmdq_regs.h\"\n#include \"tpc5_cmdq_regs.h\"\n#include \"tpc6_cmdq_regs.h\"\n#include \"tpc7_cmdq_regs.h\"\n#include \"tpc0_nrtr_regs.h\"\n#include \"tpc1_rtr_regs.h\"\n#include \"tpc2_rtr_regs.h\"\n#include \"tpc3_rtr_regs.h\"\n#include \"tpc4_rtr_regs.h\"\n#include \"tpc5_rtr_regs.h\"\n#include \"tpc6_rtr_regs.h\"\n#include \"tpc7_nrtr_regs.h\"\n#include \"tpc0_eml_cfg_regs.h\"\n#include \"psoc_etr_regs.h\"\n\n#include \"psoc_global_conf_masks.h\"\n#include \"dma_macro_masks.h\"\n#include \"dma_qm_0_masks.h\"\n#include \"dma_ch_0_masks.h\"\n#include \"tpc0_qm_masks.h\"\n#include \"tpc0_cmdq_masks.h\"\n#include \"mme_qm_masks.h\"\n#include \"mme_cmdq_masks.h\"\n#include \"tpc0_cfg_masks.h\"\n#include \"tpc0_eml_cfg_masks.h\"\n#include \"mme1_rtr_masks.h\"\n#include \"tpc0_nrtr_masks.h\"\n#include \"dma_nrtr_masks.h\"\n#include \"pci_nrtr_masks.h\"\n#include \"stlb_masks.h\"\n#include \"cpu_ca53_cfg_masks.h\"\n#include \"mmu_masks.h\"\n#include \"mme_masks.h\"\n\n#define mmPCIE_DBI_DEVICE_ID_VENDOR_ID_REG                           0xC02000\n#define mmPCIE_DBI_MSIX_DOORBELL_OFF                                 0xC02948\n\n#define mmSYNC_MNGR_MON_PAY_ADDRL_0                                  0x113000\n#define mmSYNC_MNGR_SOB_OBJ_0                                        0x112000\n#define mmSYNC_MNGR_SOB_OBJ_1000                                     0x112FA0\n#define mmSYNC_MNGR_SOB_OBJ_1007                                     0x112FBC\n#define mmSYNC_MNGR_SOB_OBJ_1023                                     0x112FFC\n#define mmSYNC_MNGR_MON_STATUS_0                                     0x114000\n#define mmSYNC_MNGR_MON_STATUS_255                                   0x1143FC\n\n#define mmGIC_DISTRIBUTOR__5_GICD_SETSPI_NSR                         0x800040\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}