vendor_name = ModelSim
source_file = 1, C:/Users/Danijel/Desktop/new/DS1/DS1.vhd
source_file = 1, C:/Users/Danijel/Desktop/new/DS1/DS1_tb.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Danijel/Desktop/new/DS1/db/DS1.cbx.xml
design_name = hard_block
design_name = DS1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, DS1, 1
instance = comp, \oRESULT[0]~output\, oRESULT[0]~output, DS1, 1
instance = comp, \oRESULT[1]~output\, oRESULT[1]~output, DS1, 1
instance = comp, \oRESULT[2]~output\, oRESULT[2]~output, DS1, 1
instance = comp, \oRESULT[3]~output\, oRESULT[3]~output, DS1, 1
instance = comp, \iA[13]~input\, iA[13]~input, DS1, 1
instance = comp, \iA[8]~input\, iA[8]~input, DS1, 1
instance = comp, \iA[7]~input\, iA[7]~input, DS1, 1
instance = comp, \iA[9]~input\, iA[9]~input, DS1, 1
instance = comp, \iA[2]~input\, iA[2]~input, DS1, 1
instance = comp, \iA[3]~input\, iA[3]~input, DS1, 1
instance = comp, \iA[4]~input\, iA[4]~input, DS1, 1
instance = comp, \iA[5]~input\, iA[5]~input, DS1, 1
instance = comp, \sMux~3\, sMux~3, DS1, 1
instance = comp, \iA[6]~input\, iA[6]~input, DS1, 1
instance = comp, \sMux~4\, sMux~4, DS1, 1
instance = comp, \iA[11]~input\, iA[11]~input, DS1, 1
instance = comp, \iA[10]~input\, iA[10]~input, DS1, 1
instance = comp, \sMux~5\, sMux~5, DS1, 1
instance = comp, \iA[12]~input\, iA[12]~input, DS1, 1
instance = comp, \iB[3]~input\, iB[3]~input, DS1, 1
instance = comp, \iB[2]~input\, iB[2]~input, DS1, 1
instance = comp, \iA[15]~input\, iA[15]~input, DS1, 1
instance = comp, \iA[14]~input\, iA[14]~input, DS1, 1
instance = comp, \sMux~2\, sMux~2, DS1, 1
instance = comp, \sMux~6\, sMux~6, DS1, 1
instance = comp, \sMux~9\, sMux~9, DS1, 1
instance = comp, \sMux~8\, sMux~8, DS1, 1
instance = comp, \sMux~7\, sMux~7, DS1, 1
instance = comp, \Equal0~0\, Equal0~0, DS1, 1
instance = comp, \sMux~10\, sMux~10, DS1, 1
instance = comp, \sMux~11\, sMux~11, DS1, 1
instance = comp, \iA[0]~input\, iA[0]~input, DS1, 1
instance = comp, \iA[1]~input\, iA[1]~input, DS1, 1
instance = comp, \iB[0]~input\, iB[0]~input, DS1, 1
instance = comp, \iB[1]~input\, iB[1]~input, DS1, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, DS1, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, DS1, 1
