Analysis & Synthesis report for adder_64bit
Sat Jan 03 15:31:44 2015
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. General Register Statistics
  9. Inverted Register Statistics
 10. Source assignments for altshift_taps:sum4_reg2_rtl_0|shift_taps_eem:auto_generated|altsyncram_cqa1:altsyncram2
 11. Source assignments for altshift_taps:sum1_reg4_rtl_1|shift_taps_ufm:auto_generated|altsyncram_eta1:altsyncram2
 12. Source assignments for altshift_taps:sum2_reg2_rtl_2|shift_taps_gem:auto_generated|altsyncram_iqa1:altsyncram2
 13. Source assignments for altshift_taps:data_in_a4_reg1_rtl_3|shift_taps_7jm:auto_generated|altsyncram_hg31:altsyncram4
 14. Source assignments for altshift_taps:data_in_a5_reg1_rtl_4|shift_taps_8jm:auto_generated|altsyncram_c981:altsyncram2
 15. Source assignments for altshift_taps:data_in_a6_reg1_rtl_5|shift_taps_9jm:auto_generated|altsyncram_g981:altsyncram2
 16. Source assignments for altshift_taps:data_in_a7_reg1_rtl_6|shift_taps_ajm:auto_generated|altsyncram_i981:altsyncram2
 17. Source assignments for altshift_taps:data_in_a8_reg1_rtl_7|shift_taps_bjm:auto_generated|altsyncram_m981:altsyncram2
 18. Parameter Settings for Inferred Entity Instance: altshift_taps:sum4_reg2_rtl_0
 19. Parameter Settings for Inferred Entity Instance: altshift_taps:sum1_reg4_rtl_1
 20. Parameter Settings for Inferred Entity Instance: altshift_taps:sum2_reg2_rtl_2
 21. Parameter Settings for Inferred Entity Instance: altshift_taps:data_in_a4_reg1_rtl_3
 22. Parameter Settings for Inferred Entity Instance: altshift_taps:data_in_a5_reg1_rtl_4
 23. Parameter Settings for Inferred Entity Instance: altshift_taps:data_in_a6_reg1_rtl_5
 24. Parameter Settings for Inferred Entity Instance: altshift_taps:data_in_a7_reg1_rtl_6
 25. Parameter Settings for Inferred Entity Instance: altshift_taps:data_in_a8_reg1_rtl_7
 26. altshift_taps Parameter Settings by Entity Instance
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jan 03 15:31:44 2015    ;
; Quartus II Version                 ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name                      ; adder_64bit                              ;
; Top-level Entity Name              ; adder_64bit                              ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 281                                      ;
;     Total combinational functions  ; 168                                      ;
;     Dedicated logic registers      ; 211                                      ;
; Total registers                    ; 211                                      ;
; Total pins                         ; 195                                      ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 368                                      ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP2C15AF484A7      ;                    ;
; Top-level entity name                                          ; adder_64bit        ; adder_64bit        ;
; Family name                                                    ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                        ; Off                ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Timing-Driven Synthesis                                        ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                             ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                   ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------+
; adder_64bit.v                    ; yes             ; User Verilog HDL File        ; G:/project/64位8级流水线加法器/adder_64bit.v                   ;
; altshift_taps.tdf                ; yes             ; Megafunction                 ; g:/quartusii/quartus/libraries/megafunctions/altshift_taps.tdf ;
; altdpram.inc                     ; yes             ; Megafunction                 ; g:/quartusii/quartus/libraries/megafunctions/altdpram.inc      ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; g:/quartusii/quartus/libraries/megafunctions/lpm_counter.inc   ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; g:/quartusii/quartus/libraries/megafunctions/lpm_compare.inc   ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; g:/quartusii/quartus/libraries/megafunctions/lpm_constant.inc  ;
; db/shift_taps_eem.tdf            ; yes             ; Auto-Generated Megafunction  ; G:/project/64位8级流水线加法器/db/shift_taps_eem.tdf           ;
; db/altsyncram_cqa1.tdf           ; yes             ; Auto-Generated Megafunction  ; G:/project/64位8级流水线加法器/db/altsyncram_cqa1.tdf          ;
; db/cntr_ikf.tdf                  ; yes             ; Auto-Generated Megafunction  ; G:/project/64位8级流水线加法器/db/cntr_ikf.tdf                 ;
; db/cntr_94h.tdf                  ; yes             ; Auto-Generated Megafunction  ; G:/project/64位8级流水线加法器/db/cntr_94h.tdf                 ;
; db/shift_taps_ufm.tdf            ; yes             ; Auto-Generated Megafunction  ; G:/project/64位8级流水线加法器/db/shift_taps_ufm.tdf           ;
; db/altsyncram_eta1.tdf           ; yes             ; Auto-Generated Megafunction  ; G:/project/64位8级流水线加法器/db/altsyncram_eta1.tdf          ;
; db/cntr_kkf.tdf                  ; yes             ; Auto-Generated Megafunction  ; G:/project/64位8级流水线加法器/db/cntr_kkf.tdf                 ;
; db/cmpr_6cc.tdf                  ; yes             ; Auto-Generated Megafunction  ; G:/project/64位8级流水线加法器/db/cmpr_6cc.tdf                 ;
; db/cntr_a4h.tdf                  ; yes             ; Auto-Generated Megafunction  ; G:/project/64位8级流水线加法器/db/cntr_a4h.tdf                 ;
; db/shift_taps_gem.tdf            ; yes             ; Auto-Generated Megafunction  ; G:/project/64位8级流水线加法器/db/shift_taps_gem.tdf           ;
; db/altsyncram_iqa1.tdf           ; yes             ; Auto-Generated Megafunction  ; G:/project/64位8级流水线加法器/db/altsyncram_iqa1.tdf          ;
; db/cntr_lkf.tdf                  ; yes             ; Auto-Generated Megafunction  ; G:/project/64位8级流水线加法器/db/cntr_lkf.tdf                 ;
; db/cntr_c4h.tdf                  ; yes             ; Auto-Generated Megafunction  ; G:/project/64位8级流水线加法器/db/cntr_c4h.tdf                 ;
; db/shift_taps_7jm.tdf            ; yes             ; Auto-Generated Megafunction  ; G:/project/64位8级流水线加法器/db/shift_taps_7jm.tdf           ;
; db/altsyncram_hg31.tdf           ; yes             ; Auto-Generated Megafunction  ; G:/project/64位8级流水线加法器/db/altsyncram_hg31.tdf          ;
; db/add_sub_gvd.tdf               ; yes             ; Auto-Generated Megafunction  ; G:/project/64位8级流水线加法器/db/add_sub_gvd.tdf              ;
; db/shift_taps_8jm.tdf            ; yes             ; Auto-Generated Megafunction  ; G:/project/64位8级流水线加法器/db/shift_taps_8jm.tdf           ;
; db/altsyncram_c981.tdf           ; yes             ; Auto-Generated Megafunction  ; G:/project/64位8级流水线加法器/db/altsyncram_c981.tdf          ;
; db/shift_taps_9jm.tdf            ; yes             ; Auto-Generated Megafunction  ; G:/project/64位8级流水线加法器/db/shift_taps_9jm.tdf           ;
; db/altsyncram_g981.tdf           ; yes             ; Auto-Generated Megafunction  ; G:/project/64位8级流水线加法器/db/altsyncram_g981.tdf          ;
; db/shift_taps_ajm.tdf            ; yes             ; Auto-Generated Megafunction  ; G:/project/64位8级流水线加法器/db/shift_taps_ajm.tdf           ;
; db/altsyncram_i981.tdf           ; yes             ; Auto-Generated Megafunction  ; G:/project/64位8级流水线加法器/db/altsyncram_i981.tdf          ;
; db/shift_taps_bjm.tdf            ; yes             ; Auto-Generated Megafunction  ; G:/project/64位8级流水线加法器/db/shift_taps_bjm.tdf           ;
; db/altsyncram_m981.tdf           ; yes             ; Auto-Generated Megafunction  ; G:/project/64位8级流水线加法器/db/altsyncram_m981.tdf          ;
; db/cntr_nkf.tdf                  ; yes             ; Auto-Generated Megafunction  ; G:/project/64位8级流水线加法器/db/cntr_nkf.tdf                 ;
; db/cmpr_7cc.tdf                  ; yes             ; Auto-Generated Megafunction  ; G:/project/64位8级流水线加法器/db/cmpr_7cc.tdf                 ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 281   ;
;                                             ;       ;
; Total combinational functions               ; 168   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 9     ;
;     -- 3 input functions                    ; 70    ;
;     -- <=2 input functions                  ; 89    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 37    ;
;     -- arithmetic mode                      ; 131   ;
;                                             ;       ;
; Total registers                             ; 211   ;
;     -- Dedicated logic registers            ; 211   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 195   ;
; Total memory bits                           ; 368   ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 323   ;
; Total fan-out                               ; 1666  ;
; Average fan-out                             ; 2.43  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                              ;
+------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node               ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                        ; Library Name ;
+------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------+--------------+
; |adder_64bit                             ; 168 (127)         ; 211 (184)    ; 368         ; 0            ; 0       ; 0         ; 195  ; 0            ; |adder_64bit                                                                                               ; work         ;
;    |altshift_taps:data_in_a4_reg1_rtl_3| ; 7 (0)             ; 4 (0)        ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder_64bit|altshift_taps:data_in_a4_reg1_rtl_3                                                           ; work         ;
;       |shift_taps_7jm:auto_generated|    ; 7 (2)             ; 4 (2)        ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder_64bit|altshift_taps:data_in_a4_reg1_rtl_3|shift_taps_7jm:auto_generated                             ; work         ;
;          |altsyncram_hg31:altsyncram4|   ; 0 (0)             ; 0 (0)        ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder_64bit|altshift_taps:data_in_a4_reg1_rtl_3|shift_taps_7jm:auto_generated|altsyncram_hg31:altsyncram4 ; work         ;
;          |cntr_kkf:cntr1|                ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder_64bit|altshift_taps:data_in_a4_reg1_rtl_3|shift_taps_7jm:auto_generated|cntr_kkf:cntr1              ; work         ;
;    |altshift_taps:data_in_a5_reg1_rtl_4| ; 1 (0)             ; 1 (0)        ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder_64bit|altshift_taps:data_in_a5_reg1_rtl_4                                                           ; work         ;
;       |shift_taps_8jm:auto_generated|    ; 1 (0)             ; 1 (0)        ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder_64bit|altshift_taps:data_in_a5_reg1_rtl_4|shift_taps_8jm:auto_generated                             ; work         ;
;          |altsyncram_c981:altsyncram2|   ; 0 (0)             ; 0 (0)        ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder_64bit|altshift_taps:data_in_a5_reg1_rtl_4|shift_taps_8jm:auto_generated|altsyncram_c981:altsyncram2 ; work         ;
;          |cntr_ikf:cntr1|                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder_64bit|altshift_taps:data_in_a5_reg1_rtl_4|shift_taps_8jm:auto_generated|cntr_ikf:cntr1              ; work         ;
;    |altshift_taps:data_in_a6_reg1_rtl_5| ; 5 (0)             ; 2 (0)        ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder_64bit|altshift_taps:data_in_a6_reg1_rtl_5                                                           ; work         ;
;       |shift_taps_9jm:auto_generated|    ; 5 (0)             ; 2 (0)        ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder_64bit|altshift_taps:data_in_a6_reg1_rtl_5|shift_taps_9jm:auto_generated                             ; work         ;
;          |altsyncram_g981:altsyncram2|   ; 0 (0)             ; 0 (0)        ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder_64bit|altshift_taps:data_in_a6_reg1_rtl_5|shift_taps_9jm:auto_generated|altsyncram_g981:altsyncram2 ; work         ;
;          |cntr_kkf:cntr1|                ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder_64bit|altshift_taps:data_in_a6_reg1_rtl_5|shift_taps_9jm:auto_generated|cntr_kkf:cntr1              ; work         ;
;    |altshift_taps:data_in_a7_reg1_rtl_6| ; 2 (0)             ; 2 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder_64bit|altshift_taps:data_in_a7_reg1_rtl_6                                                           ; work         ;
;       |shift_taps_ajm:auto_generated|    ; 2 (0)             ; 2 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder_64bit|altshift_taps:data_in_a7_reg1_rtl_6|shift_taps_ajm:auto_generated                             ; work         ;
;          |altsyncram_i981:altsyncram2|   ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder_64bit|altshift_taps:data_in_a7_reg1_rtl_6|shift_taps_ajm:auto_generated|altsyncram_i981:altsyncram2 ; work         ;
;          |cntr_lkf:cntr1|                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder_64bit|altshift_taps:data_in_a7_reg1_rtl_6|shift_taps_ajm:auto_generated|cntr_lkf:cntr1              ; work         ;
;    |altshift_taps:data_in_a8_reg1_rtl_7| ; 8 (0)             ; 3 (0)        ; 80          ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder_64bit|altshift_taps:data_in_a8_reg1_rtl_7                                                           ; work         ;
;       |shift_taps_bjm:auto_generated|    ; 8 (0)             ; 3 (0)        ; 80          ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder_64bit|altshift_taps:data_in_a8_reg1_rtl_7|shift_taps_bjm:auto_generated                             ; work         ;
;          |altsyncram_m981:altsyncram2|   ; 0 (0)             ; 0 (0)        ; 80          ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder_64bit|altshift_taps:data_in_a8_reg1_rtl_7|shift_taps_bjm:auto_generated|altsyncram_m981:altsyncram2 ; work         ;
;          |cntr_nkf:cntr1|                ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder_64bit|altshift_taps:data_in_a8_reg1_rtl_7|shift_taps_bjm:auto_generated|cntr_nkf:cntr1              ; work         ;
;    |altshift_taps:sum1_reg4_rtl_1|       ; 8 (0)             ; 5 (0)        ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder_64bit|altshift_taps:sum1_reg4_rtl_1                                                                 ; work         ;
;       |shift_taps_ufm:auto_generated|    ; 8 (0)             ; 5 (1)        ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder_64bit|altshift_taps:sum1_reg4_rtl_1|shift_taps_ufm:auto_generated                                   ; work         ;
;          |altsyncram_eta1:altsyncram2|   ; 0 (0)             ; 0 (0)        ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder_64bit|altshift_taps:sum1_reg4_rtl_1|shift_taps_ufm:auto_generated|altsyncram_eta1:altsyncram2       ; work         ;
;          |cntr_a4h:cntr3|                ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder_64bit|altshift_taps:sum1_reg4_rtl_1|shift_taps_ufm:auto_generated|cntr_a4h:cntr3                    ; work         ;
;          |cntr_kkf:cntr1|                ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder_64bit|altshift_taps:sum1_reg4_rtl_1|shift_taps_ufm:auto_generated|cntr_kkf:cntr1                    ; work         ;
;    |altshift_taps:sum2_reg2_rtl_2|       ; 6 (0)             ; 6 (0)        ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder_64bit|altshift_taps:sum2_reg2_rtl_2                                                                 ; work         ;
;       |shift_taps_gem:auto_generated|    ; 6 (0)             ; 6 (1)        ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder_64bit|altshift_taps:sum2_reg2_rtl_2|shift_taps_gem:auto_generated                                   ; work         ;
;          |altsyncram_iqa1:altsyncram2|   ; 0 (0)             ; 0 (0)        ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder_64bit|altshift_taps:sum2_reg2_rtl_2|shift_taps_gem:auto_generated|altsyncram_iqa1:altsyncram2       ; work         ;
;          |cntr_c4h:cntr3|                ; 4 (4)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder_64bit|altshift_taps:sum2_reg2_rtl_2|shift_taps_gem:auto_generated|cntr_c4h:cntr3                    ; work         ;
;          |cntr_lkf:cntr1|                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder_64bit|altshift_taps:sum2_reg2_rtl_2|shift_taps_gem:auto_generated|cntr_lkf:cntr1                    ; work         ;
;    |altshift_taps:sum4_reg2_rtl_0|       ; 4 (0)             ; 4 (0)        ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder_64bit|altshift_taps:sum4_reg2_rtl_0                                                                 ; work         ;
;       |shift_taps_eem:auto_generated|    ; 4 (0)             ; 4 (1)        ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder_64bit|altshift_taps:sum4_reg2_rtl_0|shift_taps_eem:auto_generated                                   ; work         ;
;          |altsyncram_cqa1:altsyncram2|   ; 0 (0)             ; 0 (0)        ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder_64bit|altshift_taps:sum4_reg2_rtl_0|shift_taps_eem:auto_generated|altsyncram_cqa1:altsyncram2       ; work         ;
;          |cntr_94h:cntr3|                ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder_64bit|altshift_taps:sum4_reg2_rtl_0|shift_taps_eem:auto_generated|cntr_94h:cntr3                    ; work         ;
;          |cntr_ikf:cntr1|                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adder_64bit|altshift_taps:sum4_reg2_rtl_0|shift_taps_eem:auto_generated|cntr_ikf:cntr1                    ; work         ;
+------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; altshift_taps:data_in_a4_reg1_rtl_3|shift_taps_7jm:auto_generated|altsyncram_hg31:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 3            ; 16           ; 3            ; 16           ; 48   ; None ;
; altshift_taps:data_in_a5_reg1_rtl_4|shift_taps_8jm:auto_generated|altsyncram_c981:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2            ; 16           ; 2            ; 16           ; 32   ; None ;
; altshift_taps:data_in_a6_reg1_rtl_5|shift_taps_9jm:auto_generated|altsyncram_g981:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 3            ; 16           ; 3            ; 16           ; 48   ; None ;
; altshift_taps:data_in_a7_reg1_rtl_6|shift_taps_ajm:auto_generated|altsyncram_i981:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4            ; 16           ; 4            ; 16           ; 64   ; None ;
; altshift_taps:data_in_a8_reg1_rtl_7|shift_taps_bjm:auto_generated|altsyncram_m981:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 5            ; 16           ; 5            ; 16           ; 80   ; None ;
; altshift_taps:sum1_reg4_rtl_1|shift_taps_ufm:auto_generated|altsyncram_eta1:altsyncram2|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 3            ; 16           ; 3            ; 16           ; 48   ; None ;
; altshift_taps:sum2_reg2_rtl_2|shift_taps_gem:auto_generated|altsyncram_iqa1:altsyncram2|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 4            ; 8            ; 4            ; 8            ; 32   ; None ;
; altshift_taps:sum4_reg2_rtl_0|shift_taps_eem:auto_generated|altsyncram_cqa1:altsyncram2|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 2            ; 8            ; 2            ; 8            ; 16   ; None ;
+----------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 211   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 138   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 75    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------+
; Inverted Register Statistics                                                ;
+-------------------------------------------------------------------+---------+
; Inverted Register                                                 ; Fan out ;
+-------------------------------------------------------------------+---------+
; altshift_taps:sum1_reg4_rtl_1|shift_taps_ufm:auto_generated|dffe4 ; 16      ;
; altshift_taps:sum2_reg2_rtl_2|shift_taps_gem:auto_generated|dffe4 ; 8       ;
; altshift_taps:sum4_reg2_rtl_0|shift_taps_eem:auto_generated|dffe4 ; 8       ;
; Total number of inverted registers = 3                            ;         ;
+-------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for altshift_taps:sum4_reg2_rtl_0|shift_taps_eem:auto_generated|altsyncram_cqa1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for altshift_taps:sum1_reg4_rtl_1|shift_taps_ufm:auto_generated|altsyncram_eta1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for altshift_taps:sum2_reg2_rtl_2|shift_taps_gem:auto_generated|altsyncram_iqa1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for altshift_taps:data_in_a4_reg1_rtl_3|shift_taps_7jm:auto_generated|altsyncram_hg31:altsyncram4 ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for altshift_taps:data_in_a5_reg1_rtl_4|shift_taps_8jm:auto_generated|altsyncram_c981:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for altshift_taps:data_in_a6_reg1_rtl_5|shift_taps_9jm:auto_generated|altsyncram_g981:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for altshift_taps:data_in_a7_reg1_rtl_6|shift_taps_ajm:auto_generated|altsyncram_i981:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for altshift_taps:data_in_a8_reg1_rtl_7|shift_taps_bjm:auto_generated|altsyncram_m981:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altshift_taps:sum4_reg2_rtl_0 ;
+----------------+----------------+----------------------------------------------+
; Parameter Name ; Value          ; Type                                         ;
+----------------+----------------+----------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                      ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                      ;
; TAP_DISTANCE   ; 4              ; Untyped                                      ;
; WIDTH          ; 8              ; Untyped                                      ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                      ;
; CBXI_PARAMETER ; shift_taps_eem ; Untyped                                      ;
+----------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altshift_taps:sum1_reg4_rtl_1 ;
+----------------+----------------+----------------------------------------------+
; Parameter Name ; Value          ; Type                                         ;
+----------------+----------------+----------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                      ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                      ;
; TAP_DISTANCE   ; 5              ; Untyped                                      ;
; WIDTH          ; 16             ; Untyped                                      ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                      ;
; CBXI_PARAMETER ; shift_taps_ufm ; Untyped                                      ;
+----------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altshift_taps:sum2_reg2_rtl_2 ;
+----------------+----------------+----------------------------------------------+
; Parameter Name ; Value          ; Type                                         ;
+----------------+----------------+----------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                      ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                      ;
; TAP_DISTANCE   ; 6              ; Untyped                                      ;
; WIDTH          ; 8              ; Untyped                                      ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                      ;
; CBXI_PARAMETER ; shift_taps_gem ; Untyped                                      ;
+----------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altshift_taps:data_in_a4_reg1_rtl_3 ;
+----------------+----------------+----------------------------------------------------+
; Parameter Name ; Value          ; Type                                               ;
+----------------+----------------+----------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                            ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                            ;
; TAP_DISTANCE   ; 3              ; Untyped                                            ;
; WIDTH          ; 16             ; Untyped                                            ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                            ;
; CBXI_PARAMETER ; shift_taps_7jm ; Untyped                                            ;
+----------------+----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altshift_taps:data_in_a5_reg1_rtl_4 ;
+----------------+----------------+----------------------------------------------------+
; Parameter Name ; Value          ; Type                                               ;
+----------------+----------------+----------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                            ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                            ;
; TAP_DISTANCE   ; 4              ; Untyped                                            ;
; WIDTH          ; 16             ; Untyped                                            ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                            ;
; CBXI_PARAMETER ; shift_taps_8jm ; Untyped                                            ;
+----------------+----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altshift_taps:data_in_a6_reg1_rtl_5 ;
+----------------+----------------+----------------------------------------------------+
; Parameter Name ; Value          ; Type                                               ;
+----------------+----------------+----------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                            ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                            ;
; TAP_DISTANCE   ; 5              ; Untyped                                            ;
; WIDTH          ; 16             ; Untyped                                            ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                            ;
; CBXI_PARAMETER ; shift_taps_9jm ; Untyped                                            ;
+----------------+----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altshift_taps:data_in_a7_reg1_rtl_6 ;
+----------------+----------------+----------------------------------------------------+
; Parameter Name ; Value          ; Type                                               ;
+----------------+----------------+----------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                            ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                            ;
; TAP_DISTANCE   ; 6              ; Untyped                                            ;
; WIDTH          ; 16             ; Untyped                                            ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                            ;
; CBXI_PARAMETER ; shift_taps_ajm ; Untyped                                            ;
+----------------+----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altshift_taps:data_in_a8_reg1_rtl_7 ;
+----------------+----------------+----------------------------------------------------+
; Parameter Name ; Value          ; Type                                               ;
+----------------+----------------+----------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                            ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                            ;
; TAP_DISTANCE   ; 7              ; Untyped                                            ;
; WIDTH          ; 16             ; Untyped                                            ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                            ;
; CBXI_PARAMETER ; shift_taps_bjm ; Untyped                                            ;
+----------------+----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance              ;
+----------------------------+-------------------------------------+
; Name                       ; Value                               ;
+----------------------------+-------------------------------------+
; Number of entity instances ; 8                                   ;
; Entity Instance            ; altshift_taps:sum4_reg2_rtl_0       ;
;     -- NUMBER_OF_TAPS      ; 1                                   ;
;     -- TAP_DISTANCE        ; 4                                   ;
;     -- WIDTH               ; 8                                   ;
; Entity Instance            ; altshift_taps:sum1_reg4_rtl_1       ;
;     -- NUMBER_OF_TAPS      ; 1                                   ;
;     -- TAP_DISTANCE        ; 5                                   ;
;     -- WIDTH               ; 16                                  ;
; Entity Instance            ; altshift_taps:sum2_reg2_rtl_2       ;
;     -- NUMBER_OF_TAPS      ; 1                                   ;
;     -- TAP_DISTANCE        ; 6                                   ;
;     -- WIDTH               ; 8                                   ;
; Entity Instance            ; altshift_taps:data_in_a4_reg1_rtl_3 ;
;     -- NUMBER_OF_TAPS      ; 1                                   ;
;     -- TAP_DISTANCE        ; 3                                   ;
;     -- WIDTH               ; 16                                  ;
; Entity Instance            ; altshift_taps:data_in_a5_reg1_rtl_4 ;
;     -- NUMBER_OF_TAPS      ; 1                                   ;
;     -- TAP_DISTANCE        ; 4                                   ;
;     -- WIDTH               ; 16                                  ;
; Entity Instance            ; altshift_taps:data_in_a6_reg1_rtl_5 ;
;     -- NUMBER_OF_TAPS      ; 1                                   ;
;     -- TAP_DISTANCE        ; 5                                   ;
;     -- WIDTH               ; 16                                  ;
; Entity Instance            ; altshift_taps:data_in_a7_reg1_rtl_6 ;
;     -- NUMBER_OF_TAPS      ; 1                                   ;
;     -- TAP_DISTANCE        ; 6                                   ;
;     -- WIDTH               ; 16                                  ;
; Entity Instance            ; altshift_taps:data_in_a8_reg1_rtl_7 ;
;     -- NUMBER_OF_TAPS      ; 1                                   ;
;     -- TAP_DISTANCE        ; 7                                   ;
;     -- WIDTH               ; 16                                  ;
+----------------------------+-------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Sat Jan 03 15:31:29 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off adder_64bit -c adder_64bit
Info: Found 1 design units, including 1 entities, in source file adder_64bit.v
    Info: Found entity 1: adder_64bit
Info: Elaborating entity "adder_64bit" for the top level hierarchy
Info: Inferred 8 megafunctions from design logic
    Info: Inferred altshift_taps megafunction from the following design logic: "sum4_reg2[0]~0"
        Info: Parameter NUMBER_OF_TAPS set to 1
        Info: Parameter TAP_DISTANCE set to 4
        Info: Parameter WIDTH set to 8
    Info: Inferred altshift_taps megafunction from the following design logic: "sum1_reg4[0]~0"
        Info: Parameter NUMBER_OF_TAPS set to 1
        Info: Parameter TAP_DISTANCE set to 5
        Info: Parameter WIDTH set to 16
    Info: Inferred altshift_taps megafunction from the following design logic: "sum2_reg2[0]~0"
        Info: Parameter NUMBER_OF_TAPS set to 1
        Info: Parameter TAP_DISTANCE set to 6
        Info: Parameter WIDTH set to 8
    Info: Inferred altshift_taps megafunction from the following design logic: "data_in_a4_reg1[1]~0"
        Info: Parameter NUMBER_OF_TAPS set to 1
        Info: Parameter TAP_DISTANCE set to 3
        Info: Parameter WIDTH set to 16
    Info: Inferred altshift_taps megafunction from the following design logic: "data_in_a5_reg1[1]~0"
        Info: Parameter NUMBER_OF_TAPS set to 1
        Info: Parameter TAP_DISTANCE set to 4
        Info: Parameter WIDTH set to 16
    Info: Inferred altshift_taps megafunction from the following design logic: "data_in_a6_reg1[1]~0"
        Info: Parameter NUMBER_OF_TAPS set to 1
        Info: Parameter TAP_DISTANCE set to 5
        Info: Parameter WIDTH set to 16
    Info: Inferred altshift_taps megafunction from the following design logic: "data_in_a7_reg1[1]~0"
        Info: Parameter NUMBER_OF_TAPS set to 1
        Info: Parameter TAP_DISTANCE set to 6
        Info: Parameter WIDTH set to 16
    Info: Inferred altshift_taps megafunction from the following design logic: "data_in_a8_reg1[1]~0"
        Info: Parameter NUMBER_OF_TAPS set to 1
        Info: Parameter TAP_DISTANCE set to 7
        Info: Parameter WIDTH set to 16
Info: Elaborated megafunction instantiation "altshift_taps:sum4_reg2_rtl_0"
Info: Instantiated megafunction "altshift_taps:sum4_reg2_rtl_0" with the following parameter:
    Info: Parameter "NUMBER_OF_TAPS" = "1"
    Info: Parameter "TAP_DISTANCE" = "4"
    Info: Parameter "WIDTH" = "8"
Info: Found 1 design units, including 1 entities, in source file db/shift_taps_eem.tdf
    Info: Found entity 1: shift_taps_eem
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_cqa1.tdf
    Info: Found entity 1: altsyncram_cqa1
Info: Found 1 design units, including 1 entities, in source file db/cntr_ikf.tdf
    Info: Found entity 1: cntr_ikf
Info: Found 1 design units, including 1 entities, in source file db/cntr_94h.tdf
    Info: Found entity 1: cntr_94h
Info: Elaborated megafunction instantiation "altshift_taps:sum1_reg4_rtl_1"
Info: Instantiated megafunction "altshift_taps:sum1_reg4_rtl_1" with the following parameter:
    Info: Parameter "NUMBER_OF_TAPS" = "1"
    Info: Parameter "TAP_DISTANCE" = "5"
    Info: Parameter "WIDTH" = "16"
Info: Found 1 design units, including 1 entities, in source file db/shift_taps_ufm.tdf
    Info: Found entity 1: shift_taps_ufm
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_eta1.tdf
    Info: Found entity 1: altsyncram_eta1
Info: Found 1 design units, including 1 entities, in source file db/cntr_kkf.tdf
    Info: Found entity 1: cntr_kkf
Info: Found 1 design units, including 1 entities, in source file db/cmpr_6cc.tdf
    Info: Found entity 1: cmpr_6cc
Info: Found 1 design units, including 1 entities, in source file db/cntr_a4h.tdf
    Info: Found entity 1: cntr_a4h
Info: Elaborated megafunction instantiation "altshift_taps:sum2_reg2_rtl_2"
Info: Instantiated megafunction "altshift_taps:sum2_reg2_rtl_2" with the following parameter:
    Info: Parameter "NUMBER_OF_TAPS" = "1"
    Info: Parameter "TAP_DISTANCE" = "6"
    Info: Parameter "WIDTH" = "8"
Info: Found 1 design units, including 1 entities, in source file db/shift_taps_gem.tdf
    Info: Found entity 1: shift_taps_gem
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_iqa1.tdf
    Info: Found entity 1: altsyncram_iqa1
Info: Found 1 design units, including 1 entities, in source file db/cntr_lkf.tdf
    Info: Found entity 1: cntr_lkf
Info: Found 1 design units, including 1 entities, in source file db/cntr_c4h.tdf
    Info: Found entity 1: cntr_c4h
Info: Elaborated megafunction instantiation "altshift_taps:data_in_a4_reg1_rtl_3"
Info: Instantiated megafunction "altshift_taps:data_in_a4_reg1_rtl_3" with the following parameter:
    Info: Parameter "NUMBER_OF_TAPS" = "1"
    Info: Parameter "TAP_DISTANCE" = "3"
    Info: Parameter "WIDTH" = "16"
Info: Found 1 design units, including 1 entities, in source file db/shift_taps_7jm.tdf
    Info: Found entity 1: shift_taps_7jm
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_hg31.tdf
    Info: Found entity 1: altsyncram_hg31
Info: Found 1 design units, including 1 entities, in source file db/add_sub_gvd.tdf
    Info: Found entity 1: add_sub_gvd
Info: Elaborated megafunction instantiation "altshift_taps:data_in_a5_reg1_rtl_4"
Info: Instantiated megafunction "altshift_taps:data_in_a5_reg1_rtl_4" with the following parameter:
    Info: Parameter "NUMBER_OF_TAPS" = "1"
    Info: Parameter "TAP_DISTANCE" = "4"
    Info: Parameter "WIDTH" = "16"
Info: Found 1 design units, including 1 entities, in source file db/shift_taps_8jm.tdf
    Info: Found entity 1: shift_taps_8jm
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_c981.tdf
    Info: Found entity 1: altsyncram_c981
Info: Elaborated megafunction instantiation "altshift_taps:data_in_a6_reg1_rtl_5"
Info: Instantiated megafunction "altshift_taps:data_in_a6_reg1_rtl_5" with the following parameter:
    Info: Parameter "NUMBER_OF_TAPS" = "1"
    Info: Parameter "TAP_DISTANCE" = "5"
    Info: Parameter "WIDTH" = "16"
Info: Found 1 design units, including 1 entities, in source file db/shift_taps_9jm.tdf
    Info: Found entity 1: shift_taps_9jm
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_g981.tdf
    Info: Found entity 1: altsyncram_g981
Info: Elaborated megafunction instantiation "altshift_taps:data_in_a7_reg1_rtl_6"
Info: Instantiated megafunction "altshift_taps:data_in_a7_reg1_rtl_6" with the following parameter:
    Info: Parameter "NUMBER_OF_TAPS" = "1"
    Info: Parameter "TAP_DISTANCE" = "6"
    Info: Parameter "WIDTH" = "16"
Info: Found 1 design units, including 1 entities, in source file db/shift_taps_ajm.tdf
    Info: Found entity 1: shift_taps_ajm
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_i981.tdf
    Info: Found entity 1: altsyncram_i981
Info: Elaborated megafunction instantiation "altshift_taps:data_in_a8_reg1_rtl_7"
Info: Instantiated megafunction "altshift_taps:data_in_a8_reg1_rtl_7" with the following parameter:
    Info: Parameter "NUMBER_OF_TAPS" = "1"
    Info: Parameter "TAP_DISTANCE" = "7"
    Info: Parameter "WIDTH" = "16"
Info: Found 1 design units, including 1 entities, in source file db/shift_taps_bjm.tdf
    Info: Found entity 1: shift_taps_bjm
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_m981.tdf
    Info: Found entity 1: altsyncram_m981
Info: Found 1 design units, including 1 entities, in source file db/cntr_nkf.tdf
    Info: Found entity 1: cntr_nkf
Info: Found 1 design units, including 1 entities, in source file db/cmpr_7cc.tdf
    Info: Found entity 1: cmpr_7cc
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: Implemented 591 device resources after synthesis - the final resource count might be different
    Info: Implemented 130 input pins
    Info: Implemented 65 output pins
    Info: Implemented 284 logic cells
    Info: Implemented 112 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 177 megabytes
    Info: Processing ended: Sat Jan 03 15:31:44 2015
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:10


