#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jan  8 20:51:09 2023
# Process ID: 11336
# Current directory: D:/1.EE/Works/FPGA/UART
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13356 D:\1.EE\Works\FPGA\UART\UART.xpr
# Log file: D:/1.EE/Works/FPGA/UART/vivado.log
# Journal file: D:/1.EE/Works/FPGA/UART\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/1.EE/Works/FPGA/UART/UART.xpr
INFO: [Project 1-313] Project file moved from 'D:/1.EE/FPGA/VerilogWorks/UART' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado2018/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 803.191 ; gain = 181.031
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Jan  8 20:51:40 2023] Launched synth_1...
Run output will be captured here: D:/1.EE/Works/FPGA/UART/UART.runs/synth_1/runme.log
[Sun Jan  8 20:51:40 2023] Launched impl_1...
Run output will be captured here: D:/1.EE/Works/FPGA/UART/UART.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B0EE87A
set_property PROGRAM.FILE {D:/1.EE/Works/FPGA/UART/UART.runs/impl_1/UART.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/1.EE/Works/FPGA/UART/UART.runs/impl_1/UART.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1.EE/Works/FPGA/UART/UART.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/1.EE/Works/FPGA/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1.EE/Works/FPGA/UART/UART.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1.EE/Works/FPGA/UART/UART.srcs/sources_1/ip/FIFO_UART/sim/FIFO_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1.EE/Works/FPGA/UART/UART.srcs/sources_1/new/SegmentDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SegmentDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1.EE/Works/FPGA/UART/UART.srcs/sources_1/new/UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1.EE/Works/FPGA/UART/UART.srcs/sources_1/new/UART_ABR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_ABR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1.EE/Works/FPGA/UART/UART.srcs/sources_1/new/UART_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1.EE/Works/FPGA/UART/UART.srcs/sources_1/new/UART_RX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_RX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1.EE/Works/FPGA/UART/UART.srcs/sources_1/new/UART_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1.EE/Works/FPGA/UART/UART.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1.EE/Works/FPGA/UART/UART.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1.EE/Works/FPGA/UART/UART.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 0c557a81f1ee41c6b4cca45cb350c14b --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BTNC' [D:/1.EE/Works/FPGA/UART/UART.srcs/sim_1/new/testbench.v:44]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'FIFO_OUT_Vaild' [D:/1.EE/Works/FPGA/UART/UART.srcs/sources_1/new/UART.v:53]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'TX_Vaild' [D:/1.EE/Works/FPGA/UART/UART.srcs/sources_1/new/UART.v:72]
WARNING: [VRFC 10-3091] actual bit length 20 differs from formal bit length 32 for port 'freq_cap' [D:/1.EE/Works/FPGA/UART/UART.srcs/sources_1/new/UART.v:83]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stag...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_EN_SAFE...
Compiling module xil_defaultlib.FIFO_UART
Compiling module xil_defaultlib.UART_Control
Compiling module xil_defaultlib.UART_RX
Compiling module xil_defaultlib.UART_TX
Compiling module xil_defaultlib.UART_ABR
Compiling module xil_defaultlib.SegmentDisplay_default
Compiling module xil_defaultlib.UART
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/1.EE/Works/FPGA/UART/UART.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jan  8 21:16:15 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1.EE/Works/FPGA/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1866.551 ; gain = 26.902
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jan  8 21:30:15 2023...
