|IIR
clk => clk.IN9
reset_l => sampl.ACLR
reset_l => cnt[0].ACLR
reset_l => cnt[1].ACLR
reset_l => cnt[2].ACLR
reset_l => cnt[3].ACLR
reset_l => _.IN1
reset_l => _.IN1
reset_l => _.IN1
reset_l => _.IN1
reset_l => _.IN1
reset_l => _.IN1
reset_l => _.IN1
reset_l => _.IN1
reset_l => _.IN1
i_signal[0] => i_signal[0].IN1
i_signal[1] => i_signal[1].IN1
i_signal[2] => i_signal[2].IN1
i_signal[3] => i_signal[3].IN1
i_signal[4] => i_signal[4].IN1
i_signal[5] => i_signal[5].IN1
i_signal[6] => i_signal[6].IN1
i_signal[7] => i_signal[7].IN1
i_signal[8] => i_signal[8].IN1
i_signal[9] => i_signal[9].IN1
i_signal[10] => i_signal[10].IN1
i_signal[11] => i_signal[11].IN1
i_signal[12] => i_signal[12].IN1
i_signal[13] => i_signal[13].IN1
i_signal[14] => i_signal[14].IN1
i_signal[15] => i_signal[15].IN1
i_signal[16] => i_signal[16].IN1
i_signal[17] => i_signal[17].IN1
i_signal[18] => i_signal[18].IN1
i_signal[19] => i_signal[19].IN1
i_signal[20] => i_signal[20].IN1
i_signal[21] => i_signal[21].IN1
i_signal[22] => i_signal[22].IN1
i_signal[23] => i_signal[23].IN1
i_signal[24] => i_signal[24].IN1
i_signal[25] => i_signal[25].IN1
i_signal[26] => i_signal[26].IN1
i_signal[27] => i_signal[27].IN1
i_signal[28] => i_signal[28].IN1
i_signal[29] => i_signal[29].IN1
i_signal[30] => i_signal[30].IN1
i_signal[31] => i_signal[31].IN1
o_signal[0] <= o_signal[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
o_signal[1] <= o_signal[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
o_signal[2] <= o_signal[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
o_signal[3] <= o_signal[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
o_signal[4] <= o_signal[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
o_signal[5] <= o_signal[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
o_signal[6] <= o_signal[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
o_signal[7] <= o_signal[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
o_signal[8] <= o_signal[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
o_signal[9] <= o_signal[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
o_signal[10] <= o_signal[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
o_signal[11] <= o_signal[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
o_signal[12] <= o_signal[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
o_signal[13] <= o_signal[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
o_signal[14] <= o_signal[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
o_signal[15] <= o_signal[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
o_signal[16] <= o_signal[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
o_signal[17] <= o_signal[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
o_signal[18] <= o_signal[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
o_signal[19] <= o_signal[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
o_signal[20] <= o_signal[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
o_signal[21] <= o_signal[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
o_signal[22] <= o_signal[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
o_signal[23] <= o_signal[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
o_signal[24] <= o_signal[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
o_signal[25] <= o_signal[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
o_signal[26] <= o_signal[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
o_signal[27] <= o_signal[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
o_signal[28] <= o_signal[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
o_signal[29] <= o_signal[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
o_signal[30] <= o_signal[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
o_signal[31] <= o_signal[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_s
clk => clk.IN1
areset => areset.IN1
en[0] => en[0].IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
q[0] <= FP_MULT_0002:fp_mult_inst.q
q[1] <= FP_MULT_0002:fp_mult_inst.q
q[2] <= FP_MULT_0002:fp_mult_inst.q
q[3] <= FP_MULT_0002:fp_mult_inst.q
q[4] <= FP_MULT_0002:fp_mult_inst.q
q[5] <= FP_MULT_0002:fp_mult_inst.q
q[6] <= FP_MULT_0002:fp_mult_inst.q
q[7] <= FP_MULT_0002:fp_mult_inst.q
q[8] <= FP_MULT_0002:fp_mult_inst.q
q[9] <= FP_MULT_0002:fp_mult_inst.q
q[10] <= FP_MULT_0002:fp_mult_inst.q
q[11] <= FP_MULT_0002:fp_mult_inst.q
q[12] <= FP_MULT_0002:fp_mult_inst.q
q[13] <= FP_MULT_0002:fp_mult_inst.q
q[14] <= FP_MULT_0002:fp_mult_inst.q
q[15] <= FP_MULT_0002:fp_mult_inst.q
q[16] <= FP_MULT_0002:fp_mult_inst.q
q[17] <= FP_MULT_0002:fp_mult_inst.q
q[18] <= FP_MULT_0002:fp_mult_inst.q
q[19] <= FP_MULT_0002:fp_mult_inst.q
q[20] <= FP_MULT_0002:fp_mult_inst.q
q[21] <= FP_MULT_0002:fp_mult_inst.q
q[22] <= FP_MULT_0002:fp_mult_inst.q
q[23] <= FP_MULT_0002:fp_mult_inst.q
q[24] <= FP_MULT_0002:fp_mult_inst.q
q[25] <= FP_MULT_0002:fp_mult_inst.q
q[26] <= FP_MULT_0002:fp_mult_inst.q
q[27] <= FP_MULT_0002:fp_mult_inst.q
q[28] <= FP_MULT_0002:fp_mult_inst.q
q[29] <= FP_MULT_0002:fp_mult_inst.q
q[30] <= FP_MULT_0002:fp_mult_inst.q
q[31] <= FP_MULT_0002:fp_mult_inst.q


|IIR|FP_MULT:mult_s|FP_MULT_0002:fp_mult_inst
a[0] => Equal0.IN45
a[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][0].DATAIN
a[1] => Equal0.IN44
a[1] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][1].DATAIN
a[2] => Equal0.IN43
a[2] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][2].DATAIN
a[3] => Equal0.IN42
a[3] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][3].DATAIN
a[4] => Equal0.IN41
a[4] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][4].DATAIN
a[5] => Equal0.IN40
a[5] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][5].DATAIN
a[6] => Equal0.IN39
a[6] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][6].DATAIN
a[7] => Equal0.IN38
a[7] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][7].DATAIN
a[8] => Equal0.IN37
a[8] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][8].DATAIN
a[9] => Equal0.IN36
a[9] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][9].DATAIN
a[10] => Equal0.IN35
a[10] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][10].DATAIN
a[11] => Equal0.IN34
a[11] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][11].DATAIN
a[12] => Equal0.IN33
a[12] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][12].DATAIN
a[13] => Equal0.IN32
a[13] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][13].DATAIN
a[14] => Equal0.IN31
a[14] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][14].DATAIN
a[15] => Equal0.IN30
a[15] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][15].DATAIN
a[16] => Equal0.IN29
a[16] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][16].DATAIN
a[17] => Equal0.IN28
a[17] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][17].DATAIN
a[18] => Equal0.IN27
a[18] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][18].DATAIN
a[19] => Equal0.IN26
a[19] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][19].DATAIN
a[20] => Equal0.IN25
a[20] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][20].DATAIN
a[21] => Equal0.IN24
a[21] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][21].DATAIN
a[22] => Equal0.IN23
a[22] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][22].DATAIN
a[23] => Add0.IN10
a[23] => Equal1.IN7
a[23] => Equal5.IN7
a[24] => Add0.IN9
a[24] => Equal1.IN6
a[24] => Equal5.IN6
a[25] => Add0.IN8
a[25] => Equal1.IN5
a[25] => Equal5.IN5
a[26] => Add0.IN7
a[26] => Equal1.IN4
a[26] => Equal5.IN4
a[27] => Add0.IN6
a[27] => Equal1.IN3
a[27] => Equal5.IN3
a[28] => Add0.IN5
a[28] => Equal1.IN2
a[28] => Equal5.IN2
a[29] => Add0.IN4
a[29] => Equal1.IN1
a[29] => Equal5.IN1
a[30] => Add0.IN3
a[30] => Equal1.IN0
a[30] => Equal5.IN0
a[31] => signR_uid48_fpMulTest_qi[0].IN0
b[0] => Equal3.IN45
b[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][0].DATAIN
b[1] => Equal3.IN44
b[1] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][1].DATAIN
b[2] => Equal3.IN43
b[2] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][2].DATAIN
b[3] => Equal3.IN42
b[3] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][3].DATAIN
b[4] => Equal3.IN41
b[4] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][4].DATAIN
b[5] => Equal3.IN40
b[5] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][5].DATAIN
b[6] => Equal3.IN39
b[6] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][6].DATAIN
b[7] => Equal3.IN38
b[7] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][7].DATAIN
b[8] => Equal3.IN37
b[8] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][8].DATAIN
b[9] => Equal3.IN36
b[9] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][9].DATAIN
b[10] => Equal3.IN35
b[10] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][10].DATAIN
b[11] => Equal3.IN34
b[11] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][11].DATAIN
b[12] => Equal3.IN33
b[12] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][12].DATAIN
b[13] => Equal3.IN32
b[13] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][13].DATAIN
b[14] => Equal3.IN31
b[14] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][14].DATAIN
b[15] => Equal3.IN30
b[15] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][15].DATAIN
b[16] => Equal3.IN29
b[16] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][16].DATAIN
b[17] => Equal3.IN28
b[17] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][17].DATAIN
b[18] => Equal3.IN27
b[18] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][18].DATAIN
b[19] => Equal3.IN26
b[19] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][19].DATAIN
b[20] => Equal3.IN25
b[20] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][20].DATAIN
b[21] => Equal3.IN24
b[21] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][21].DATAIN
b[22] => Equal3.IN23
b[22] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][22].DATAIN
b[23] => Add0.IN18
b[23] => Equal2.IN7
b[23] => Equal4.IN7
b[24] => Add0.IN17
b[24] => Equal2.IN6
b[24] => Equal4.IN6
b[25] => Add0.IN16
b[25] => Equal2.IN5
b[25] => Equal4.IN5
b[26] => Add0.IN15
b[26] => Equal2.IN4
b[26] => Equal4.IN4
b[27] => Add0.IN14
b[27] => Equal2.IN3
b[27] => Equal4.IN3
b[28] => Add0.IN13
b[28] => Equal2.IN2
b[28] => Equal4.IN2
b[29] => Add0.IN12
b[29] => Equal2.IN1
b[29] => Equal4.IN1
b[30] => Add0.IN11
b[30] => Equal2.IN0
b[30] => Equal4.IN0
b[31] => signR_uid48_fpMulTest_qi[0].IN1
en[0] => dspba_delay:fracXIsZero_uid17_fpMulTest_delay.ena
en[0] => dspba_delay:redist5_fracXIsZero_uid17_fpMulTest_q_2.ena
en[0] => dspba_delay:expXIsMax_uid16_fpMulTest_delay.ena
en[0] => dspba_delay:redist6_expXIsMax_uid16_fpMulTest_q_2.ena
en[0] => dspba_delay:excZ_y_uid29_fpMulTest_delay.ena
en[0] => dspba_delay:redist4_excZ_y_uid29_fpMulTest_q_2.ena
en[0] => dspba_delay:fracXIsZero_uid31_fpMulTest_delay.ena
en[0] => dspba_delay:redist2_fracXIsZero_uid31_fpMulTest_q_2.ena
en[0] => dspba_delay:expXIsMax_uid30_fpMulTest_delay.ena
en[0] => dspba_delay:redist3_expXIsMax_uid30_fpMulTest_q_2.ena
en[0] => dspba_delay:excZ_x_uid15_fpMulTest_delay.ena
en[0] => dspba_delay:redist7_excZ_x_uid15_fpMulTest_q_2.ena
en[0] => dspba_delay:signR_uid48_fpMulTest_delay.ena
en[0] => dspba_delay:redist0_signR_uid48_fpMulTest_q_2.ena
en[0] => dspba_delay:prodXY_uid105_prod_uid47_fpMulTest_cma_delay.ena
en[0] => dspba_delay:redist1_expSum_uid44_fpMulTest_q_2.ena
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][23].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][22].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][21].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][20].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][19].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][18].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][17].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][16].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][15].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][14].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][13].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][12].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][11].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][10].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][9].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][8].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][7].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][6].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][5].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][4].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][3].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][2].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][1].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][0].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][23].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][22].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][21].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][20].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][19].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][18].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][17].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][16].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][15].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][14].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][13].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][12].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][11].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][10].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][9].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][8].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][7].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][6].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][5].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][4].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][3].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][2].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][1].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][0].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][47].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][46].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][45].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][44].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][43].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][42].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][41].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][40].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][39].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][38].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][37].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][36].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][35].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][34].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][33].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][32].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][31].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][30].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][29].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][28].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][27].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][26].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][25].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][24].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][23].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][22].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][21].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][20].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][19].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][18].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][17].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][16].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][15].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][14].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][13].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][12].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][11].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][10].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][9].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][8].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][7].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][6].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][5].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][4].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][3].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][2].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][1].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][0].ENA
en[0] => expSum_uid44_fpMulTest_o[8].ENA
en[0] => expSum_uid44_fpMulTest_o[7].ENA
en[0] => expSum_uid44_fpMulTest_o[6].ENA
en[0] => expSum_uid44_fpMulTest_o[5].ENA
en[0] => expSum_uid44_fpMulTest_o[4].ENA
en[0] => expSum_uid44_fpMulTest_o[3].ENA
en[0] => expSum_uid44_fpMulTest_o[2].ENA
en[0] => expSum_uid44_fpMulTest_o[1].ENA
en[0] => expSum_uid44_fpMulTest_o[0].ENA
q[0] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= signRPostExc_uid102_fpMulTest_q.DB_MAX_OUTPUT_PORT_TYPE
clk => dspba_delay:fracXIsZero_uid17_fpMulTest_delay.clk
clk => expSum_uid44_fpMulTest_o[0].CLK
clk => expSum_uid44_fpMulTest_o[1].CLK
clk => expSum_uid44_fpMulTest_o[2].CLK
clk => expSum_uid44_fpMulTest_o[3].CLK
clk => expSum_uid44_fpMulTest_o[4].CLK
clk => expSum_uid44_fpMulTest_o[5].CLK
clk => expSum_uid44_fpMulTest_o[6].CLK
clk => expSum_uid44_fpMulTest_o[7].CLK
clk => expSum_uid44_fpMulTest_o[8].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][0].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][1].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][2].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][3].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][4].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][5].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][6].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][7].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][8].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][9].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][10].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][11].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][12].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][13].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][14].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][15].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][16].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][17].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][18].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][19].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][20].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][21].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][22].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][23].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][24].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][25].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][26].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][27].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][28].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][29].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][30].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][31].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][32].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][33].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][34].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][35].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][36].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][37].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][38].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][39].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][40].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][41].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][42].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][43].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][44].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][45].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][46].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][47].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][0].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][1].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][2].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][3].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][4].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][5].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][6].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][7].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][8].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][9].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][10].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][11].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][12].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][13].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][14].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][15].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][16].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][17].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][18].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][19].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][20].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][21].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][22].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][23].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][0].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][1].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][2].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][3].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][4].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][5].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][6].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][7].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][8].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][9].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][10].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][11].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][12].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][13].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][14].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][15].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][16].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][17].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][18].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][19].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][20].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][21].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][22].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][23].CLK
clk => dspba_delay:redist5_fracXIsZero_uid17_fpMulTest_q_2.clk
clk => dspba_delay:expXIsMax_uid16_fpMulTest_delay.clk
clk => dspba_delay:redist6_expXIsMax_uid16_fpMulTest_q_2.clk
clk => dspba_delay:excZ_y_uid29_fpMulTest_delay.clk
clk => dspba_delay:redist4_excZ_y_uid29_fpMulTest_q_2.clk
clk => dspba_delay:fracXIsZero_uid31_fpMulTest_delay.clk
clk => dspba_delay:redist2_fracXIsZero_uid31_fpMulTest_q_2.clk
clk => dspba_delay:expXIsMax_uid30_fpMulTest_delay.clk
clk => dspba_delay:redist3_expXIsMax_uid30_fpMulTest_q_2.clk
clk => dspba_delay:excZ_x_uid15_fpMulTest_delay.clk
clk => dspba_delay:redist7_excZ_x_uid15_fpMulTest_q_2.clk
clk => dspba_delay:signR_uid48_fpMulTest_delay.clk
clk => dspba_delay:redist0_signR_uid48_fpMulTest_q_2.clk
clk => dspba_delay:prodXY_uid105_prod_uid47_fpMulTest_cma_delay.clk
clk => dspba_delay:redist1_expSum_uid44_fpMulTest_q_2.clk
areset => dspba_delay:fracXIsZero_uid17_fpMulTest_delay.aclr
areset => expSum_uid44_fpMulTest_o[0].ACLR
areset => expSum_uid44_fpMulTest_o[1].ACLR
areset => expSum_uid44_fpMulTest_o[2].ACLR
areset => expSum_uid44_fpMulTest_o[3].ACLR
areset => expSum_uid44_fpMulTest_o[4].ACLR
areset => expSum_uid44_fpMulTest_o[5].ACLR
areset => expSum_uid44_fpMulTest_o[6].ACLR
areset => expSum_uid44_fpMulTest_o[7].ACLR
areset => expSum_uid44_fpMulTest_o[8].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][0].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][1].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][2].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][3].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][4].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][5].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][6].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][7].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][8].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][9].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][10].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][11].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][12].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][13].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][14].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][15].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][16].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][17].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][18].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][19].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][20].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][21].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][22].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][23].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][24].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][25].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][26].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][27].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][28].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][29].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][30].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][31].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][32].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][33].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][34].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][35].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][36].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][37].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][38].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][39].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][40].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][41].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][42].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][43].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][44].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][45].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][46].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][47].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][0].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][1].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][2].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][3].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][4].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][5].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][6].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][7].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][8].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][9].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][10].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][11].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][12].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][13].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][14].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][15].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][16].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][17].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][18].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][19].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][20].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][21].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][22].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][23].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][0].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][1].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][2].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][3].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][4].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][5].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][6].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][7].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][8].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][9].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][10].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][11].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][12].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][13].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][14].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][15].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][16].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][17].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][18].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][19].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][20].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][21].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][22].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][23].ACLR
areset => dspba_delay:redist5_fracXIsZero_uid17_fpMulTest_q_2.aclr
areset => dspba_delay:expXIsMax_uid16_fpMulTest_delay.aclr
areset => dspba_delay:redist6_expXIsMax_uid16_fpMulTest_q_2.aclr
areset => dspba_delay:excZ_y_uid29_fpMulTest_delay.aclr
areset => dspba_delay:redist4_excZ_y_uid29_fpMulTest_q_2.aclr
areset => dspba_delay:fracXIsZero_uid31_fpMulTest_delay.aclr
areset => dspba_delay:redist2_fracXIsZero_uid31_fpMulTest_q_2.aclr
areset => dspba_delay:expXIsMax_uid30_fpMulTest_delay.aclr
areset => dspba_delay:redist3_expXIsMax_uid30_fpMulTest_q_2.aclr
areset => dspba_delay:excZ_x_uid15_fpMulTest_delay.aclr
areset => dspba_delay:redist7_excZ_x_uid15_fpMulTest_q_2.aclr
areset => dspba_delay:signR_uid48_fpMulTest_delay.aclr
areset => dspba_delay:redist0_signR_uid48_fpMulTest_q_2.aclr
areset => dspba_delay:prodXY_uid105_prod_uid47_fpMulTest_cma_delay.aclr
areset => dspba_delay:redist1_expSum_uid44_fpMulTest_q_2.aclr


|IIR|FP_MULT:mult_s|FP_MULT_0002:fp_mult_inst|dspba_delay:fracXIsZero_uid17_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_s|FP_MULT_0002:fp_mult_inst|dspba_delay:redist5_fracXIsZero_uid17_fpMulTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_s|FP_MULT_0002:fp_mult_inst|dspba_delay:expXIsMax_uid16_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_s|FP_MULT_0002:fp_mult_inst|dspba_delay:redist6_expXIsMax_uid16_fpMulTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_s|FP_MULT_0002:fp_mult_inst|dspba_delay:excZ_y_uid29_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_s|FP_MULT_0002:fp_mult_inst|dspba_delay:redist4_excZ_y_uid29_fpMulTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_s|FP_MULT_0002:fp_mult_inst|dspba_delay:fracXIsZero_uid31_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_s|FP_MULT_0002:fp_mult_inst|dspba_delay:redist2_fracXIsZero_uid31_fpMulTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_s|FP_MULT_0002:fp_mult_inst|dspba_delay:expXIsMax_uid30_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_s|FP_MULT_0002:fp_mult_inst|dspba_delay:redist3_expXIsMax_uid30_fpMulTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_s|FP_MULT_0002:fp_mult_inst|dspba_delay:excZ_x_uid15_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_s|FP_MULT_0002:fp_mult_inst|dspba_delay:redist7_excZ_x_uid15_fpMulTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_s|FP_MULT_0002:fp_mult_inst|dspba_delay:signR_uid48_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_s|FP_MULT_0002:fp_mult_inst|dspba_delay:redist0_signR_uid48_fpMulTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_s|FP_MULT_0002:fp_mult_inst|dspba_delay:prodXY_uid105_prod_uid47_fpMulTest_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xin[26] => xout[26].DATAIN
xin[27] => xout[27].DATAIN
xin[28] => xout[28].DATAIN
xin[29] => xout[29].DATAIN
xin[30] => xout[30].DATAIN
xin[31] => xout[31].DATAIN
xin[32] => xout[32].DATAIN
xin[33] => xout[33].DATAIN
xin[34] => xout[34].DATAIN
xin[35] => xout[35].DATAIN
xin[36] => xout[36].DATAIN
xin[37] => xout[37].DATAIN
xin[38] => xout[38].DATAIN
xin[39] => xout[39].DATAIN
xin[40] => xout[40].DATAIN
xin[41] => xout[41].DATAIN
xin[42] => xout[42].DATAIN
xin[43] => xout[43].DATAIN
xin[44] => xout[44].DATAIN
xin[45] => xout[45].DATAIN
xin[46] => xout[46].DATAIN
xin[47] => xout[47].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= xin[26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= xin[27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= xin[28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= xin[29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= xin[30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= xin[31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= xin[32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= xin[33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= xin[34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= xin[35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= xin[36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= xin[37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= xin[38].DB_MAX_OUTPUT_PORT_TYPE
xout[39] <= xin[39].DB_MAX_OUTPUT_PORT_TYPE
xout[40] <= xin[40].DB_MAX_OUTPUT_PORT_TYPE
xout[41] <= xin[41].DB_MAX_OUTPUT_PORT_TYPE
xout[42] <= xin[42].DB_MAX_OUTPUT_PORT_TYPE
xout[43] <= xin[43].DB_MAX_OUTPUT_PORT_TYPE
xout[44] <= xin[44].DB_MAX_OUTPUT_PORT_TYPE
xout[45] <= xin[45].DB_MAX_OUTPUT_PORT_TYPE
xout[46] <= xin[46].DB_MAX_OUTPUT_PORT_TYPE
xout[47] <= xin[47].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_s|FP_MULT_0002:fp_mult_inst|dspba_delay:redist1_expSum_uid44_fpMulTest_q_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_SUB:sub_a2
clk => clk.IN1
areset => areset.IN1
en[0] => en[0].IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
q[0] <= FP_SUB_0002:fp_sub_inst.q
q[1] <= FP_SUB_0002:fp_sub_inst.q
q[2] <= FP_SUB_0002:fp_sub_inst.q
q[3] <= FP_SUB_0002:fp_sub_inst.q
q[4] <= FP_SUB_0002:fp_sub_inst.q
q[5] <= FP_SUB_0002:fp_sub_inst.q
q[6] <= FP_SUB_0002:fp_sub_inst.q
q[7] <= FP_SUB_0002:fp_sub_inst.q
q[8] <= FP_SUB_0002:fp_sub_inst.q
q[9] <= FP_SUB_0002:fp_sub_inst.q
q[10] <= FP_SUB_0002:fp_sub_inst.q
q[11] <= FP_SUB_0002:fp_sub_inst.q
q[12] <= FP_SUB_0002:fp_sub_inst.q
q[13] <= FP_SUB_0002:fp_sub_inst.q
q[14] <= FP_SUB_0002:fp_sub_inst.q
q[15] <= FP_SUB_0002:fp_sub_inst.q
q[16] <= FP_SUB_0002:fp_sub_inst.q
q[17] <= FP_SUB_0002:fp_sub_inst.q
q[18] <= FP_SUB_0002:fp_sub_inst.q
q[19] <= FP_SUB_0002:fp_sub_inst.q
q[20] <= FP_SUB_0002:fp_sub_inst.q
q[21] <= FP_SUB_0002:fp_sub_inst.q
q[22] <= FP_SUB_0002:fp_sub_inst.q
q[23] <= FP_SUB_0002:fp_sub_inst.q
q[24] <= FP_SUB_0002:fp_sub_inst.q
q[25] <= FP_SUB_0002:fp_sub_inst.q
q[26] <= FP_SUB_0002:fp_sub_inst.q
q[27] <= FP_SUB_0002:fp_sub_inst.q
q[28] <= FP_SUB_0002:fp_sub_inst.q
q[29] <= FP_SUB_0002:fp_sub_inst.q
q[30] <= FP_SUB_0002:fp_sub_inst.q
q[31] <= FP_SUB_0002:fp_sub_inst.q


|IIR|FP_SUB:sub_a2|FP_SUB_0002:fp_sub_inst
a[0] => bSig_uid18_fpSubTest_q[0].DATAB
a[0] => frac_aSig_uid23_fpSubTest_b[0].DATAA
a[0] => Add0.IN66
a[1] => bSig_uid18_fpSubTest_q[1].DATAB
a[1] => frac_aSig_uid23_fpSubTest_b[1].DATAA
a[1] => Add0.IN65
a[2] => bSig_uid18_fpSubTest_q[2].DATAB
a[2] => frac_aSig_uid23_fpSubTest_b[2].DATAA
a[2] => Add0.IN64
a[3] => bSig_uid18_fpSubTest_q[3].DATAB
a[3] => frac_aSig_uid23_fpSubTest_b[3].DATAA
a[3] => Add0.IN63
a[4] => bSig_uid18_fpSubTest_q[4].DATAB
a[4] => frac_aSig_uid23_fpSubTest_b[4].DATAA
a[4] => Add0.IN62
a[5] => bSig_uid18_fpSubTest_q[5].DATAB
a[5] => frac_aSig_uid23_fpSubTest_b[5].DATAA
a[5] => Add0.IN61
a[6] => bSig_uid18_fpSubTest_q[6].DATAB
a[6] => frac_aSig_uid23_fpSubTest_b[6].DATAA
a[6] => Add0.IN60
a[7] => bSig_uid18_fpSubTest_q[7].DATAB
a[7] => frac_aSig_uid23_fpSubTest_b[7].DATAA
a[7] => Add0.IN59
a[8] => bSig_uid18_fpSubTest_q[8].DATAB
a[8] => frac_aSig_uid23_fpSubTest_b[8].DATAA
a[8] => Add0.IN58
a[9] => bSig_uid18_fpSubTest_q[9].DATAB
a[9] => frac_aSig_uid23_fpSubTest_b[9].DATAA
a[9] => Add0.IN57
a[10] => bSig_uid18_fpSubTest_q[10].DATAB
a[10] => frac_aSig_uid23_fpSubTest_b[10].DATAA
a[10] => Add0.IN56
a[11] => bSig_uid18_fpSubTest_q[11].DATAB
a[11] => frac_aSig_uid23_fpSubTest_b[11].DATAA
a[11] => Add0.IN55
a[12] => bSig_uid18_fpSubTest_q[12].DATAB
a[12] => frac_aSig_uid23_fpSubTest_b[12].DATAA
a[12] => Add0.IN54
a[13] => bSig_uid18_fpSubTest_q[13].DATAB
a[13] => frac_aSig_uid23_fpSubTest_b[13].DATAA
a[13] => Add0.IN53
a[14] => bSig_uid18_fpSubTest_q[14].DATAB
a[14] => frac_aSig_uid23_fpSubTest_b[14].DATAA
a[14] => Add0.IN52
a[15] => bSig_uid18_fpSubTest_q[15].DATAB
a[15] => frac_aSig_uid23_fpSubTest_b[15].DATAA
a[15] => Add0.IN51
a[16] => bSig_uid18_fpSubTest_q[16].DATAB
a[16] => frac_aSig_uid23_fpSubTest_b[16].DATAA
a[16] => Add0.IN50
a[17] => bSig_uid18_fpSubTest_q[17].DATAB
a[17] => frac_aSig_uid23_fpSubTest_b[17].DATAA
a[17] => Add0.IN49
a[18] => bSig_uid18_fpSubTest_q[18].DATAB
a[18] => frac_aSig_uid23_fpSubTest_b[18].DATAA
a[18] => Add0.IN48
a[19] => bSig_uid18_fpSubTest_q[19].DATAB
a[19] => frac_aSig_uid23_fpSubTest_b[19].DATAA
a[19] => Add0.IN47
a[20] => bSig_uid18_fpSubTest_q[20].DATAB
a[20] => frac_aSig_uid23_fpSubTest_b[20].DATAA
a[20] => Add0.IN46
a[21] => bSig_uid18_fpSubTest_q[21].DATAB
a[21] => frac_aSig_uid23_fpSubTest_b[21].DATAA
a[21] => Add0.IN45
a[22] => bSig_uid18_fpSubTest_q[22].DATAB
a[22] => frac_aSig_uid23_fpSubTest_b[22].DATAA
a[22] => Add0.IN44
a[23] => expAmExpB_uid61_fpSubTest_b[0].DATAB
a[23] => exp_aSig_uid22_fpSubTest_b[0].DATAA
a[23] => Add0.IN43
a[24] => expAmExpB_uid61_fpSubTest_b[1].DATAB
a[24] => exp_aSig_uid22_fpSubTest_b[1].DATAA
a[24] => Add0.IN42
a[25] => expAmExpB_uid61_fpSubTest_b[2].DATAB
a[25] => exp_aSig_uid22_fpSubTest_b[2].DATAA
a[25] => Add0.IN41
a[26] => expAmExpB_uid61_fpSubTest_b[3].DATAB
a[26] => exp_aSig_uid22_fpSubTest_b[3].DATAA
a[26] => Add0.IN40
a[27] => expAmExpB_uid61_fpSubTest_b[4].DATAB
a[27] => exp_aSig_uid22_fpSubTest_b[4].DATAA
a[27] => Add0.IN39
a[28] => expAmExpB_uid61_fpSubTest_b[5].DATAB
a[28] => exp_aSig_uid22_fpSubTest_b[5].DATAA
a[28] => Add0.IN38
a[29] => expAmExpB_uid61_fpSubTest_b[6].DATAB
a[29] => exp_aSig_uid22_fpSubTest_b[6].DATAA
a[29] => Add0.IN37
a[30] => expAmExpB_uid61_fpSubTest_b[7].DATAB
a[30] => exp_aSig_uid22_fpSubTest_b[7].DATAA
a[30] => Add0.IN36
a[31] => sigB_uid52_fpSubTest_b[0].DATAB
a[31] => sigA_uid51_fpSubTest_b[0].DATAA
b[0] => bSig_uid18_fpSubTest_q[0].DATAA
b[0] => frac_aSig_uid23_fpSubTest_b[0].DATAB
b[0] => Add0.IN35
b[1] => bSig_uid18_fpSubTest_q[1].DATAA
b[1] => frac_aSig_uid23_fpSubTest_b[1].DATAB
b[1] => Add0.IN34
b[2] => bSig_uid18_fpSubTest_q[2].DATAA
b[2] => frac_aSig_uid23_fpSubTest_b[2].DATAB
b[2] => Add0.IN33
b[3] => bSig_uid18_fpSubTest_q[3].DATAA
b[3] => frac_aSig_uid23_fpSubTest_b[3].DATAB
b[3] => Add0.IN32
b[4] => bSig_uid18_fpSubTest_q[4].DATAA
b[4] => frac_aSig_uid23_fpSubTest_b[4].DATAB
b[4] => Add0.IN31
b[5] => bSig_uid18_fpSubTest_q[5].DATAA
b[5] => frac_aSig_uid23_fpSubTest_b[5].DATAB
b[5] => Add0.IN30
b[6] => bSig_uid18_fpSubTest_q[6].DATAA
b[6] => frac_aSig_uid23_fpSubTest_b[6].DATAB
b[6] => Add0.IN29
b[7] => bSig_uid18_fpSubTest_q[7].DATAA
b[7] => frac_aSig_uid23_fpSubTest_b[7].DATAB
b[7] => Add0.IN28
b[8] => bSig_uid18_fpSubTest_q[8].DATAA
b[8] => frac_aSig_uid23_fpSubTest_b[8].DATAB
b[8] => Add0.IN27
b[9] => bSig_uid18_fpSubTest_q[9].DATAA
b[9] => frac_aSig_uid23_fpSubTest_b[9].DATAB
b[9] => Add0.IN26
b[10] => bSig_uid18_fpSubTest_q[10].DATAA
b[10] => frac_aSig_uid23_fpSubTest_b[10].DATAB
b[10] => Add0.IN25
b[11] => bSig_uid18_fpSubTest_q[11].DATAA
b[11] => frac_aSig_uid23_fpSubTest_b[11].DATAB
b[11] => Add0.IN24
b[12] => bSig_uid18_fpSubTest_q[12].DATAA
b[12] => frac_aSig_uid23_fpSubTest_b[12].DATAB
b[12] => Add0.IN23
b[13] => bSig_uid18_fpSubTest_q[13].DATAA
b[13] => frac_aSig_uid23_fpSubTest_b[13].DATAB
b[13] => Add0.IN22
b[14] => bSig_uid18_fpSubTest_q[14].DATAA
b[14] => frac_aSig_uid23_fpSubTest_b[14].DATAB
b[14] => Add0.IN21
b[15] => bSig_uid18_fpSubTest_q[15].DATAA
b[15] => frac_aSig_uid23_fpSubTest_b[15].DATAB
b[15] => Add0.IN20
b[16] => bSig_uid18_fpSubTest_q[16].DATAA
b[16] => frac_aSig_uid23_fpSubTest_b[16].DATAB
b[16] => Add0.IN19
b[17] => bSig_uid18_fpSubTest_q[17].DATAA
b[17] => frac_aSig_uid23_fpSubTest_b[17].DATAB
b[17] => Add0.IN18
b[18] => bSig_uid18_fpSubTest_q[18].DATAA
b[18] => frac_aSig_uid23_fpSubTest_b[18].DATAB
b[18] => Add0.IN17
b[19] => bSig_uid18_fpSubTest_q[19].DATAA
b[19] => frac_aSig_uid23_fpSubTest_b[19].DATAB
b[19] => Add0.IN16
b[20] => bSig_uid18_fpSubTest_q[20].DATAA
b[20] => frac_aSig_uid23_fpSubTest_b[20].DATAB
b[20] => Add0.IN15
b[21] => bSig_uid18_fpSubTest_q[21].DATAA
b[21] => frac_aSig_uid23_fpSubTest_b[21].DATAB
b[21] => Add0.IN14
b[22] => bSig_uid18_fpSubTest_q[22].DATAA
b[22] => frac_aSig_uid23_fpSubTest_b[22].DATAB
b[22] => Add0.IN13
b[23] => expAmExpB_uid61_fpSubTest_b[0].DATAA
b[23] => exp_aSig_uid22_fpSubTest_b[0].DATAB
b[23] => Add0.IN12
b[24] => expAmExpB_uid61_fpSubTest_b[1].DATAA
b[24] => exp_aSig_uid22_fpSubTest_b[1].DATAB
b[24] => Add0.IN11
b[25] => expAmExpB_uid61_fpSubTest_b[2].DATAA
b[25] => exp_aSig_uid22_fpSubTest_b[2].DATAB
b[25] => Add0.IN10
b[26] => expAmExpB_uid61_fpSubTest_b[3].DATAA
b[26] => exp_aSig_uid22_fpSubTest_b[3].DATAB
b[26] => Add0.IN9
b[27] => expAmExpB_uid61_fpSubTest_b[4].DATAA
b[27] => exp_aSig_uid22_fpSubTest_b[4].DATAB
b[27] => Add0.IN8
b[28] => expAmExpB_uid61_fpSubTest_b[5].DATAA
b[28] => exp_aSig_uid22_fpSubTest_b[5].DATAB
b[28] => Add0.IN7
b[29] => expAmExpB_uid61_fpSubTest_b[6].DATAA
b[29] => exp_aSig_uid22_fpSubTest_b[6].DATAB
b[29] => Add0.IN6
b[30] => expAmExpB_uid61_fpSubTest_b[7].DATAA
b[30] => exp_aSig_uid22_fpSubTest_b[7].DATAB
b[30] => Add0.IN5
b[31] => sigB_uid52_fpSubTest_b[0].DATAA
b[31] => sigA_uid51_fpSubTest_b[0].DATAB
en[0] => dspba_delay:effSub_uid53_fpSubTest_delay.ena
en[0] => dspba_delay:redist0_stickyBits_uid70_fpSubTest_merged_bit_select_c_1.ena
en[0] => dspba_delay:redist11_frac_aSig_uid23_fpSubTest_b_1.ena
en[0] => dspba_delay:cmpEQ_stickyBits_cZwF_uid72_fpSubTest_delay.ena
en[0] => dspba_delay:redist1_r_uid180_lzCountVal_uid86_fpSubTest_q_1.ena
en[0] => dspba_delay:redist6_sigA_uid51_fpSubTest_b_2.ena
en[0] => dspba_delay:expXIsMax_uid39_fpSubTest_delay.ena
en[0] => dspba_delay:redist9_expXIsMax_uid39_fpSubTest_q_2.ena
en[0] => dspba_delay:redist7_InvExpXIsZero_uid45_fpSubTest_q_2.ena
en[0] => dspba_delay:redist12_exp_aSig_uid22_fpSubTest_b_1.ena
en[0] => dspba_delay:expXIsMax_uid25_fpSubTest_delay.ena
en[0] => dspba_delay:excZ_aSig_uid17_uid24_fpSubTest_delay.ena
en[0] => dspba_delay:redist5_sigB_uid52_fpSubTest_b_2.ena
en[0] => dspba_delay:redist10_excZ_bSig_uid18_uid38_fpSubTest_q_2.ena
en[0] => dspba_delay:fracXIsZero_uid40_fpSubTest_delay.ena
en[0] => dspba_delay:redist8_fracXIsZero_uid40_fpSubTest_q_2.ena
en[0] => dspba_delay:fracXIsZero_uid26_fpSubTest_delay.ena
en[0] => dspba_delay:redist4_effSub_uid53_fpSubTest_q_2.ena
en[0] => dspba_delay:redist2_vStage_uid155_lzCountVal_uid86_fpSubTest_b_1.ena
en[0] => dspba_delay:redist3_fracGRS_uid85_fpSubTest_q_1.ena
en[0] => expInc_uid92_fpSubTest_o[8].ENA
en[0] => expInc_uid92_fpSubTest_o[7].ENA
en[0] => expInc_uid92_fpSubTest_o[6].ENA
en[0] => expInc_uid92_fpSubTest_o[5].ENA
en[0] => expInc_uid92_fpSubTest_o[4].ENA
en[0] => expInc_uid92_fpSubTest_o[3].ENA
en[0] => expInc_uid92_fpSubTest_o[2].ENA
en[0] => expInc_uid92_fpSubTest_o[1].ENA
en[0] => expInc_uid92_fpSubTest_o[0].ENA
q[0] <= Mux235.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= Mux234.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= Mux233.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= Mux232.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= Mux231.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= Mux230.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= Mux229.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= Mux228.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= Mux227.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= Mux226.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= Mux225.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= Mux224.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= Mux223.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= Mux222.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= Mux221.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= Mux220.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= Mux219.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= Mux218.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= Mux217.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= Mux216.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= Mux215.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= Mux214.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= Mux213.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= Mux212.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= Mux211.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= Mux210.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= Mux209.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= Mux208.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= Mux207.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= Mux206.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= Mux205.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= signRPostExc_uid140_fpSubTest_q.DB_MAX_OUTPUT_PORT_TYPE
clk => dspba_delay:effSub_uid53_fpSubTest_delay.clk
clk => expInc_uid92_fpSubTest_o[0].CLK
clk => expInc_uid92_fpSubTest_o[1].CLK
clk => expInc_uid92_fpSubTest_o[2].CLK
clk => expInc_uid92_fpSubTest_o[3].CLK
clk => expInc_uid92_fpSubTest_o[4].CLK
clk => expInc_uid92_fpSubTest_o[5].CLK
clk => expInc_uid92_fpSubTest_o[6].CLK
clk => expInc_uid92_fpSubTest_o[7].CLK
clk => expInc_uid92_fpSubTest_o[8].CLK
clk => dspba_delay:redist0_stickyBits_uid70_fpSubTest_merged_bit_select_c_1.clk
clk => dspba_delay:redist11_frac_aSig_uid23_fpSubTest_b_1.clk
clk => dspba_delay:cmpEQ_stickyBits_cZwF_uid72_fpSubTest_delay.clk
clk => dspba_delay:redist1_r_uid180_lzCountVal_uid86_fpSubTest_q_1.clk
clk => dspba_delay:redist6_sigA_uid51_fpSubTest_b_2.clk
clk => dspba_delay:expXIsMax_uid39_fpSubTest_delay.clk
clk => dspba_delay:redist9_expXIsMax_uid39_fpSubTest_q_2.clk
clk => dspba_delay:redist7_InvExpXIsZero_uid45_fpSubTest_q_2.clk
clk => dspba_delay:redist12_exp_aSig_uid22_fpSubTest_b_1.clk
clk => dspba_delay:expXIsMax_uid25_fpSubTest_delay.clk
clk => dspba_delay:excZ_aSig_uid17_uid24_fpSubTest_delay.clk
clk => dspba_delay:redist5_sigB_uid52_fpSubTest_b_2.clk
clk => dspba_delay:redist10_excZ_bSig_uid18_uid38_fpSubTest_q_2.clk
clk => dspba_delay:fracXIsZero_uid40_fpSubTest_delay.clk
clk => dspba_delay:redist8_fracXIsZero_uid40_fpSubTest_q_2.clk
clk => dspba_delay:fracXIsZero_uid26_fpSubTest_delay.clk
clk => dspba_delay:redist4_effSub_uid53_fpSubTest_q_2.clk
clk => dspba_delay:redist2_vStage_uid155_lzCountVal_uid86_fpSubTest_b_1.clk
clk => dspba_delay:redist3_fracGRS_uid85_fpSubTest_q_1.clk
areset => dspba_delay:effSub_uid53_fpSubTest_delay.aclr
areset => expInc_uid92_fpSubTest_o[0].ACLR
areset => expInc_uid92_fpSubTest_o[1].ACLR
areset => expInc_uid92_fpSubTest_o[2].ACLR
areset => expInc_uid92_fpSubTest_o[3].ACLR
areset => expInc_uid92_fpSubTest_o[4].ACLR
areset => expInc_uid92_fpSubTest_o[5].ACLR
areset => expInc_uid92_fpSubTest_o[6].ACLR
areset => expInc_uid92_fpSubTest_o[7].ACLR
areset => expInc_uid92_fpSubTest_o[8].ACLR
areset => dspba_delay:redist0_stickyBits_uid70_fpSubTest_merged_bit_select_c_1.aclr
areset => dspba_delay:redist11_frac_aSig_uid23_fpSubTest_b_1.aclr
areset => dspba_delay:cmpEQ_stickyBits_cZwF_uid72_fpSubTest_delay.aclr
areset => dspba_delay:redist1_r_uid180_lzCountVal_uid86_fpSubTest_q_1.aclr
areset => dspba_delay:redist6_sigA_uid51_fpSubTest_b_2.aclr
areset => dspba_delay:expXIsMax_uid39_fpSubTest_delay.aclr
areset => dspba_delay:redist9_expXIsMax_uid39_fpSubTest_q_2.aclr
areset => dspba_delay:redist7_InvExpXIsZero_uid45_fpSubTest_q_2.aclr
areset => dspba_delay:redist12_exp_aSig_uid22_fpSubTest_b_1.aclr
areset => dspba_delay:expXIsMax_uid25_fpSubTest_delay.aclr
areset => dspba_delay:excZ_aSig_uid17_uid24_fpSubTest_delay.aclr
areset => dspba_delay:redist5_sigB_uid52_fpSubTest_b_2.aclr
areset => dspba_delay:redist10_excZ_bSig_uid18_uid38_fpSubTest_q_2.aclr
areset => dspba_delay:fracXIsZero_uid40_fpSubTest_delay.aclr
areset => dspba_delay:redist8_fracXIsZero_uid40_fpSubTest_q_2.aclr
areset => dspba_delay:fracXIsZero_uid26_fpSubTest_delay.aclr
areset => dspba_delay:redist4_effSub_uid53_fpSubTest_q_2.aclr
areset => dspba_delay:redist2_vStage_uid155_lzCountVal_uid86_fpSubTest_b_1.aclr
areset => dspba_delay:redist3_fracGRS_uid85_fpSubTest_q_1.aclr


|IIR|FP_SUB:sub_a2|FP_SUB_0002:fp_sub_inst|dspba_delay:effSub_uid53_fpSubTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_SUB:sub_a2|FP_SUB_0002:fp_sub_inst|dspba_delay:redist0_stickyBits_uid70_fpSubTest_merged_bit_select_c_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_SUB:sub_a2|FP_SUB_0002:fp_sub_inst|dspba_delay:redist11_frac_aSig_uid23_fpSubTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_SUB:sub_a2|FP_SUB_0002:fp_sub_inst|dspba_delay:cmpEQ_stickyBits_cZwF_uid72_fpSubTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_SUB:sub_a2|FP_SUB_0002:fp_sub_inst|dspba_delay:redist1_r_uid180_lzCountVal_uid86_fpSubTest_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_SUB:sub_a2|FP_SUB_0002:fp_sub_inst|dspba_delay:redist6_sigA_uid51_fpSubTest_b_2
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_SUB:sub_a2|FP_SUB_0002:fp_sub_inst|dspba_delay:expXIsMax_uid39_fpSubTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_SUB:sub_a2|FP_SUB_0002:fp_sub_inst|dspba_delay:redist9_expXIsMax_uid39_fpSubTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_SUB:sub_a2|FP_SUB_0002:fp_sub_inst|dspba_delay:redist7_InvExpXIsZero_uid45_fpSubTest_q_2
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_SUB:sub_a2|FP_SUB_0002:fp_sub_inst|dspba_delay:redist12_exp_aSig_uid22_fpSubTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_SUB:sub_a2|FP_SUB_0002:fp_sub_inst|dspba_delay:expXIsMax_uid25_fpSubTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_SUB:sub_a2|FP_SUB_0002:fp_sub_inst|dspba_delay:excZ_aSig_uid17_uid24_fpSubTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_SUB:sub_a2|FP_SUB_0002:fp_sub_inst|dspba_delay:redist5_sigB_uid52_fpSubTest_b_2
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_SUB:sub_a2|FP_SUB_0002:fp_sub_inst|dspba_delay:redist10_excZ_bSig_uid18_uid38_fpSubTest_q_2
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_SUB:sub_a2|FP_SUB_0002:fp_sub_inst|dspba_delay:fracXIsZero_uid40_fpSubTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_SUB:sub_a2|FP_SUB_0002:fp_sub_inst|dspba_delay:redist8_fracXIsZero_uid40_fpSubTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_SUB:sub_a2|FP_SUB_0002:fp_sub_inst|dspba_delay:fracXIsZero_uid26_fpSubTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_SUB:sub_a2|FP_SUB_0002:fp_sub_inst|dspba_delay:redist4_effSub_uid53_fpSubTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_SUB:sub_a2|FP_SUB_0002:fp_sub_inst|dspba_delay:redist2_vStage_uid155_lzCountVal_uid86_fpSubTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_SUB:sub_a2|FP_SUB_0002:fp_sub_inst|dspba_delay:redist3_fracGRS_uid85_fpSubTest_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_SUB:sub_a3
clk => clk.IN1
areset => areset.IN1
en[0] => en[0].IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
q[0] <= FP_SUB_0002:fp_sub_inst.q
q[1] <= FP_SUB_0002:fp_sub_inst.q
q[2] <= FP_SUB_0002:fp_sub_inst.q
q[3] <= FP_SUB_0002:fp_sub_inst.q
q[4] <= FP_SUB_0002:fp_sub_inst.q
q[5] <= FP_SUB_0002:fp_sub_inst.q
q[6] <= FP_SUB_0002:fp_sub_inst.q
q[7] <= FP_SUB_0002:fp_sub_inst.q
q[8] <= FP_SUB_0002:fp_sub_inst.q
q[9] <= FP_SUB_0002:fp_sub_inst.q
q[10] <= FP_SUB_0002:fp_sub_inst.q
q[11] <= FP_SUB_0002:fp_sub_inst.q
q[12] <= FP_SUB_0002:fp_sub_inst.q
q[13] <= FP_SUB_0002:fp_sub_inst.q
q[14] <= FP_SUB_0002:fp_sub_inst.q
q[15] <= FP_SUB_0002:fp_sub_inst.q
q[16] <= FP_SUB_0002:fp_sub_inst.q
q[17] <= FP_SUB_0002:fp_sub_inst.q
q[18] <= FP_SUB_0002:fp_sub_inst.q
q[19] <= FP_SUB_0002:fp_sub_inst.q
q[20] <= FP_SUB_0002:fp_sub_inst.q
q[21] <= FP_SUB_0002:fp_sub_inst.q
q[22] <= FP_SUB_0002:fp_sub_inst.q
q[23] <= FP_SUB_0002:fp_sub_inst.q
q[24] <= FP_SUB_0002:fp_sub_inst.q
q[25] <= FP_SUB_0002:fp_sub_inst.q
q[26] <= FP_SUB_0002:fp_sub_inst.q
q[27] <= FP_SUB_0002:fp_sub_inst.q
q[28] <= FP_SUB_0002:fp_sub_inst.q
q[29] <= FP_SUB_0002:fp_sub_inst.q
q[30] <= FP_SUB_0002:fp_sub_inst.q
q[31] <= FP_SUB_0002:fp_sub_inst.q


|IIR|FP_SUB:sub_a3|FP_SUB_0002:fp_sub_inst
a[0] => bSig_uid18_fpSubTest_q[0].DATAB
a[0] => frac_aSig_uid23_fpSubTest_b[0].DATAA
a[0] => Add0.IN66
a[1] => bSig_uid18_fpSubTest_q[1].DATAB
a[1] => frac_aSig_uid23_fpSubTest_b[1].DATAA
a[1] => Add0.IN65
a[2] => bSig_uid18_fpSubTest_q[2].DATAB
a[2] => frac_aSig_uid23_fpSubTest_b[2].DATAA
a[2] => Add0.IN64
a[3] => bSig_uid18_fpSubTest_q[3].DATAB
a[3] => frac_aSig_uid23_fpSubTest_b[3].DATAA
a[3] => Add0.IN63
a[4] => bSig_uid18_fpSubTest_q[4].DATAB
a[4] => frac_aSig_uid23_fpSubTest_b[4].DATAA
a[4] => Add0.IN62
a[5] => bSig_uid18_fpSubTest_q[5].DATAB
a[5] => frac_aSig_uid23_fpSubTest_b[5].DATAA
a[5] => Add0.IN61
a[6] => bSig_uid18_fpSubTest_q[6].DATAB
a[6] => frac_aSig_uid23_fpSubTest_b[6].DATAA
a[6] => Add0.IN60
a[7] => bSig_uid18_fpSubTest_q[7].DATAB
a[7] => frac_aSig_uid23_fpSubTest_b[7].DATAA
a[7] => Add0.IN59
a[8] => bSig_uid18_fpSubTest_q[8].DATAB
a[8] => frac_aSig_uid23_fpSubTest_b[8].DATAA
a[8] => Add0.IN58
a[9] => bSig_uid18_fpSubTest_q[9].DATAB
a[9] => frac_aSig_uid23_fpSubTest_b[9].DATAA
a[9] => Add0.IN57
a[10] => bSig_uid18_fpSubTest_q[10].DATAB
a[10] => frac_aSig_uid23_fpSubTest_b[10].DATAA
a[10] => Add0.IN56
a[11] => bSig_uid18_fpSubTest_q[11].DATAB
a[11] => frac_aSig_uid23_fpSubTest_b[11].DATAA
a[11] => Add0.IN55
a[12] => bSig_uid18_fpSubTest_q[12].DATAB
a[12] => frac_aSig_uid23_fpSubTest_b[12].DATAA
a[12] => Add0.IN54
a[13] => bSig_uid18_fpSubTest_q[13].DATAB
a[13] => frac_aSig_uid23_fpSubTest_b[13].DATAA
a[13] => Add0.IN53
a[14] => bSig_uid18_fpSubTest_q[14].DATAB
a[14] => frac_aSig_uid23_fpSubTest_b[14].DATAA
a[14] => Add0.IN52
a[15] => bSig_uid18_fpSubTest_q[15].DATAB
a[15] => frac_aSig_uid23_fpSubTest_b[15].DATAA
a[15] => Add0.IN51
a[16] => bSig_uid18_fpSubTest_q[16].DATAB
a[16] => frac_aSig_uid23_fpSubTest_b[16].DATAA
a[16] => Add0.IN50
a[17] => bSig_uid18_fpSubTest_q[17].DATAB
a[17] => frac_aSig_uid23_fpSubTest_b[17].DATAA
a[17] => Add0.IN49
a[18] => bSig_uid18_fpSubTest_q[18].DATAB
a[18] => frac_aSig_uid23_fpSubTest_b[18].DATAA
a[18] => Add0.IN48
a[19] => bSig_uid18_fpSubTest_q[19].DATAB
a[19] => frac_aSig_uid23_fpSubTest_b[19].DATAA
a[19] => Add0.IN47
a[20] => bSig_uid18_fpSubTest_q[20].DATAB
a[20] => frac_aSig_uid23_fpSubTest_b[20].DATAA
a[20] => Add0.IN46
a[21] => bSig_uid18_fpSubTest_q[21].DATAB
a[21] => frac_aSig_uid23_fpSubTest_b[21].DATAA
a[21] => Add0.IN45
a[22] => bSig_uid18_fpSubTest_q[22].DATAB
a[22] => frac_aSig_uid23_fpSubTest_b[22].DATAA
a[22] => Add0.IN44
a[23] => expAmExpB_uid61_fpSubTest_b[0].DATAB
a[23] => exp_aSig_uid22_fpSubTest_b[0].DATAA
a[23] => Add0.IN43
a[24] => expAmExpB_uid61_fpSubTest_b[1].DATAB
a[24] => exp_aSig_uid22_fpSubTest_b[1].DATAA
a[24] => Add0.IN42
a[25] => expAmExpB_uid61_fpSubTest_b[2].DATAB
a[25] => exp_aSig_uid22_fpSubTest_b[2].DATAA
a[25] => Add0.IN41
a[26] => expAmExpB_uid61_fpSubTest_b[3].DATAB
a[26] => exp_aSig_uid22_fpSubTest_b[3].DATAA
a[26] => Add0.IN40
a[27] => expAmExpB_uid61_fpSubTest_b[4].DATAB
a[27] => exp_aSig_uid22_fpSubTest_b[4].DATAA
a[27] => Add0.IN39
a[28] => expAmExpB_uid61_fpSubTest_b[5].DATAB
a[28] => exp_aSig_uid22_fpSubTest_b[5].DATAA
a[28] => Add0.IN38
a[29] => expAmExpB_uid61_fpSubTest_b[6].DATAB
a[29] => exp_aSig_uid22_fpSubTest_b[6].DATAA
a[29] => Add0.IN37
a[30] => expAmExpB_uid61_fpSubTest_b[7].DATAB
a[30] => exp_aSig_uid22_fpSubTest_b[7].DATAA
a[30] => Add0.IN36
a[31] => sigB_uid52_fpSubTest_b[0].DATAB
a[31] => sigA_uid51_fpSubTest_b[0].DATAA
b[0] => bSig_uid18_fpSubTest_q[0].DATAA
b[0] => frac_aSig_uid23_fpSubTest_b[0].DATAB
b[0] => Add0.IN35
b[1] => bSig_uid18_fpSubTest_q[1].DATAA
b[1] => frac_aSig_uid23_fpSubTest_b[1].DATAB
b[1] => Add0.IN34
b[2] => bSig_uid18_fpSubTest_q[2].DATAA
b[2] => frac_aSig_uid23_fpSubTest_b[2].DATAB
b[2] => Add0.IN33
b[3] => bSig_uid18_fpSubTest_q[3].DATAA
b[3] => frac_aSig_uid23_fpSubTest_b[3].DATAB
b[3] => Add0.IN32
b[4] => bSig_uid18_fpSubTest_q[4].DATAA
b[4] => frac_aSig_uid23_fpSubTest_b[4].DATAB
b[4] => Add0.IN31
b[5] => bSig_uid18_fpSubTest_q[5].DATAA
b[5] => frac_aSig_uid23_fpSubTest_b[5].DATAB
b[5] => Add0.IN30
b[6] => bSig_uid18_fpSubTest_q[6].DATAA
b[6] => frac_aSig_uid23_fpSubTest_b[6].DATAB
b[6] => Add0.IN29
b[7] => bSig_uid18_fpSubTest_q[7].DATAA
b[7] => frac_aSig_uid23_fpSubTest_b[7].DATAB
b[7] => Add0.IN28
b[8] => bSig_uid18_fpSubTest_q[8].DATAA
b[8] => frac_aSig_uid23_fpSubTest_b[8].DATAB
b[8] => Add0.IN27
b[9] => bSig_uid18_fpSubTest_q[9].DATAA
b[9] => frac_aSig_uid23_fpSubTest_b[9].DATAB
b[9] => Add0.IN26
b[10] => bSig_uid18_fpSubTest_q[10].DATAA
b[10] => frac_aSig_uid23_fpSubTest_b[10].DATAB
b[10] => Add0.IN25
b[11] => bSig_uid18_fpSubTest_q[11].DATAA
b[11] => frac_aSig_uid23_fpSubTest_b[11].DATAB
b[11] => Add0.IN24
b[12] => bSig_uid18_fpSubTest_q[12].DATAA
b[12] => frac_aSig_uid23_fpSubTest_b[12].DATAB
b[12] => Add0.IN23
b[13] => bSig_uid18_fpSubTest_q[13].DATAA
b[13] => frac_aSig_uid23_fpSubTest_b[13].DATAB
b[13] => Add0.IN22
b[14] => bSig_uid18_fpSubTest_q[14].DATAA
b[14] => frac_aSig_uid23_fpSubTest_b[14].DATAB
b[14] => Add0.IN21
b[15] => bSig_uid18_fpSubTest_q[15].DATAA
b[15] => frac_aSig_uid23_fpSubTest_b[15].DATAB
b[15] => Add0.IN20
b[16] => bSig_uid18_fpSubTest_q[16].DATAA
b[16] => frac_aSig_uid23_fpSubTest_b[16].DATAB
b[16] => Add0.IN19
b[17] => bSig_uid18_fpSubTest_q[17].DATAA
b[17] => frac_aSig_uid23_fpSubTest_b[17].DATAB
b[17] => Add0.IN18
b[18] => bSig_uid18_fpSubTest_q[18].DATAA
b[18] => frac_aSig_uid23_fpSubTest_b[18].DATAB
b[18] => Add0.IN17
b[19] => bSig_uid18_fpSubTest_q[19].DATAA
b[19] => frac_aSig_uid23_fpSubTest_b[19].DATAB
b[19] => Add0.IN16
b[20] => bSig_uid18_fpSubTest_q[20].DATAA
b[20] => frac_aSig_uid23_fpSubTest_b[20].DATAB
b[20] => Add0.IN15
b[21] => bSig_uid18_fpSubTest_q[21].DATAA
b[21] => frac_aSig_uid23_fpSubTest_b[21].DATAB
b[21] => Add0.IN14
b[22] => bSig_uid18_fpSubTest_q[22].DATAA
b[22] => frac_aSig_uid23_fpSubTest_b[22].DATAB
b[22] => Add0.IN13
b[23] => expAmExpB_uid61_fpSubTest_b[0].DATAA
b[23] => exp_aSig_uid22_fpSubTest_b[0].DATAB
b[23] => Add0.IN12
b[24] => expAmExpB_uid61_fpSubTest_b[1].DATAA
b[24] => exp_aSig_uid22_fpSubTest_b[1].DATAB
b[24] => Add0.IN11
b[25] => expAmExpB_uid61_fpSubTest_b[2].DATAA
b[25] => exp_aSig_uid22_fpSubTest_b[2].DATAB
b[25] => Add0.IN10
b[26] => expAmExpB_uid61_fpSubTest_b[3].DATAA
b[26] => exp_aSig_uid22_fpSubTest_b[3].DATAB
b[26] => Add0.IN9
b[27] => expAmExpB_uid61_fpSubTest_b[4].DATAA
b[27] => exp_aSig_uid22_fpSubTest_b[4].DATAB
b[27] => Add0.IN8
b[28] => expAmExpB_uid61_fpSubTest_b[5].DATAA
b[28] => exp_aSig_uid22_fpSubTest_b[5].DATAB
b[28] => Add0.IN7
b[29] => expAmExpB_uid61_fpSubTest_b[6].DATAA
b[29] => exp_aSig_uid22_fpSubTest_b[6].DATAB
b[29] => Add0.IN6
b[30] => expAmExpB_uid61_fpSubTest_b[7].DATAA
b[30] => exp_aSig_uid22_fpSubTest_b[7].DATAB
b[30] => Add0.IN5
b[31] => sigB_uid52_fpSubTest_b[0].DATAA
b[31] => sigA_uid51_fpSubTest_b[0].DATAB
en[0] => dspba_delay:effSub_uid53_fpSubTest_delay.ena
en[0] => dspba_delay:redist0_stickyBits_uid70_fpSubTest_merged_bit_select_c_1.ena
en[0] => dspba_delay:redist11_frac_aSig_uid23_fpSubTest_b_1.ena
en[0] => dspba_delay:cmpEQ_stickyBits_cZwF_uid72_fpSubTest_delay.ena
en[0] => dspba_delay:redist1_r_uid180_lzCountVal_uid86_fpSubTest_q_1.ena
en[0] => dspba_delay:redist6_sigA_uid51_fpSubTest_b_2.ena
en[0] => dspba_delay:expXIsMax_uid39_fpSubTest_delay.ena
en[0] => dspba_delay:redist9_expXIsMax_uid39_fpSubTest_q_2.ena
en[0] => dspba_delay:redist7_InvExpXIsZero_uid45_fpSubTest_q_2.ena
en[0] => dspba_delay:redist12_exp_aSig_uid22_fpSubTest_b_1.ena
en[0] => dspba_delay:expXIsMax_uid25_fpSubTest_delay.ena
en[0] => dspba_delay:excZ_aSig_uid17_uid24_fpSubTest_delay.ena
en[0] => dspba_delay:redist5_sigB_uid52_fpSubTest_b_2.ena
en[0] => dspba_delay:redist10_excZ_bSig_uid18_uid38_fpSubTest_q_2.ena
en[0] => dspba_delay:fracXIsZero_uid40_fpSubTest_delay.ena
en[0] => dspba_delay:redist8_fracXIsZero_uid40_fpSubTest_q_2.ena
en[0] => dspba_delay:fracXIsZero_uid26_fpSubTest_delay.ena
en[0] => dspba_delay:redist4_effSub_uid53_fpSubTest_q_2.ena
en[0] => dspba_delay:redist2_vStage_uid155_lzCountVal_uid86_fpSubTest_b_1.ena
en[0] => dspba_delay:redist3_fracGRS_uid85_fpSubTest_q_1.ena
en[0] => expInc_uid92_fpSubTest_o[8].ENA
en[0] => expInc_uid92_fpSubTest_o[7].ENA
en[0] => expInc_uid92_fpSubTest_o[6].ENA
en[0] => expInc_uid92_fpSubTest_o[5].ENA
en[0] => expInc_uid92_fpSubTest_o[4].ENA
en[0] => expInc_uid92_fpSubTest_o[3].ENA
en[0] => expInc_uid92_fpSubTest_o[2].ENA
en[0] => expInc_uid92_fpSubTest_o[1].ENA
en[0] => expInc_uid92_fpSubTest_o[0].ENA
q[0] <= Mux235.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= Mux234.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= Mux233.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= Mux232.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= Mux231.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= Mux230.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= Mux229.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= Mux228.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= Mux227.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= Mux226.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= Mux225.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= Mux224.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= Mux223.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= Mux222.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= Mux221.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= Mux220.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= Mux219.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= Mux218.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= Mux217.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= Mux216.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= Mux215.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= Mux214.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= Mux213.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= Mux212.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= Mux211.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= Mux210.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= Mux209.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= Mux208.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= Mux207.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= Mux206.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= Mux205.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= signRPostExc_uid140_fpSubTest_q.DB_MAX_OUTPUT_PORT_TYPE
clk => dspba_delay:effSub_uid53_fpSubTest_delay.clk
clk => expInc_uid92_fpSubTest_o[0].CLK
clk => expInc_uid92_fpSubTest_o[1].CLK
clk => expInc_uid92_fpSubTest_o[2].CLK
clk => expInc_uid92_fpSubTest_o[3].CLK
clk => expInc_uid92_fpSubTest_o[4].CLK
clk => expInc_uid92_fpSubTest_o[5].CLK
clk => expInc_uid92_fpSubTest_o[6].CLK
clk => expInc_uid92_fpSubTest_o[7].CLK
clk => expInc_uid92_fpSubTest_o[8].CLK
clk => dspba_delay:redist0_stickyBits_uid70_fpSubTest_merged_bit_select_c_1.clk
clk => dspba_delay:redist11_frac_aSig_uid23_fpSubTest_b_1.clk
clk => dspba_delay:cmpEQ_stickyBits_cZwF_uid72_fpSubTest_delay.clk
clk => dspba_delay:redist1_r_uid180_lzCountVal_uid86_fpSubTest_q_1.clk
clk => dspba_delay:redist6_sigA_uid51_fpSubTest_b_2.clk
clk => dspba_delay:expXIsMax_uid39_fpSubTest_delay.clk
clk => dspba_delay:redist9_expXIsMax_uid39_fpSubTest_q_2.clk
clk => dspba_delay:redist7_InvExpXIsZero_uid45_fpSubTest_q_2.clk
clk => dspba_delay:redist12_exp_aSig_uid22_fpSubTest_b_1.clk
clk => dspba_delay:expXIsMax_uid25_fpSubTest_delay.clk
clk => dspba_delay:excZ_aSig_uid17_uid24_fpSubTest_delay.clk
clk => dspba_delay:redist5_sigB_uid52_fpSubTest_b_2.clk
clk => dspba_delay:redist10_excZ_bSig_uid18_uid38_fpSubTest_q_2.clk
clk => dspba_delay:fracXIsZero_uid40_fpSubTest_delay.clk
clk => dspba_delay:redist8_fracXIsZero_uid40_fpSubTest_q_2.clk
clk => dspba_delay:fracXIsZero_uid26_fpSubTest_delay.clk
clk => dspba_delay:redist4_effSub_uid53_fpSubTest_q_2.clk
clk => dspba_delay:redist2_vStage_uid155_lzCountVal_uid86_fpSubTest_b_1.clk
clk => dspba_delay:redist3_fracGRS_uid85_fpSubTest_q_1.clk
areset => dspba_delay:effSub_uid53_fpSubTest_delay.aclr
areset => expInc_uid92_fpSubTest_o[0].ACLR
areset => expInc_uid92_fpSubTest_o[1].ACLR
areset => expInc_uid92_fpSubTest_o[2].ACLR
areset => expInc_uid92_fpSubTest_o[3].ACLR
areset => expInc_uid92_fpSubTest_o[4].ACLR
areset => expInc_uid92_fpSubTest_o[5].ACLR
areset => expInc_uid92_fpSubTest_o[6].ACLR
areset => expInc_uid92_fpSubTest_o[7].ACLR
areset => expInc_uid92_fpSubTest_o[8].ACLR
areset => dspba_delay:redist0_stickyBits_uid70_fpSubTest_merged_bit_select_c_1.aclr
areset => dspba_delay:redist11_frac_aSig_uid23_fpSubTest_b_1.aclr
areset => dspba_delay:cmpEQ_stickyBits_cZwF_uid72_fpSubTest_delay.aclr
areset => dspba_delay:redist1_r_uid180_lzCountVal_uid86_fpSubTest_q_1.aclr
areset => dspba_delay:redist6_sigA_uid51_fpSubTest_b_2.aclr
areset => dspba_delay:expXIsMax_uid39_fpSubTest_delay.aclr
areset => dspba_delay:redist9_expXIsMax_uid39_fpSubTest_q_2.aclr
areset => dspba_delay:redist7_InvExpXIsZero_uid45_fpSubTest_q_2.aclr
areset => dspba_delay:redist12_exp_aSig_uid22_fpSubTest_b_1.aclr
areset => dspba_delay:expXIsMax_uid25_fpSubTest_delay.aclr
areset => dspba_delay:excZ_aSig_uid17_uid24_fpSubTest_delay.aclr
areset => dspba_delay:redist5_sigB_uid52_fpSubTest_b_2.aclr
areset => dspba_delay:redist10_excZ_bSig_uid18_uid38_fpSubTest_q_2.aclr
areset => dspba_delay:fracXIsZero_uid40_fpSubTest_delay.aclr
areset => dspba_delay:redist8_fracXIsZero_uid40_fpSubTest_q_2.aclr
areset => dspba_delay:fracXIsZero_uid26_fpSubTest_delay.aclr
areset => dspba_delay:redist4_effSub_uid53_fpSubTest_q_2.aclr
areset => dspba_delay:redist2_vStage_uid155_lzCountVal_uid86_fpSubTest_b_1.aclr
areset => dspba_delay:redist3_fracGRS_uid85_fpSubTest_q_1.aclr


|IIR|FP_SUB:sub_a3|FP_SUB_0002:fp_sub_inst|dspba_delay:effSub_uid53_fpSubTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_SUB:sub_a3|FP_SUB_0002:fp_sub_inst|dspba_delay:redist0_stickyBits_uid70_fpSubTest_merged_bit_select_c_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_SUB:sub_a3|FP_SUB_0002:fp_sub_inst|dspba_delay:redist11_frac_aSig_uid23_fpSubTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_SUB:sub_a3|FP_SUB_0002:fp_sub_inst|dspba_delay:cmpEQ_stickyBits_cZwF_uid72_fpSubTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_SUB:sub_a3|FP_SUB_0002:fp_sub_inst|dspba_delay:redist1_r_uid180_lzCountVal_uid86_fpSubTest_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_SUB:sub_a3|FP_SUB_0002:fp_sub_inst|dspba_delay:redist6_sigA_uid51_fpSubTest_b_2
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_SUB:sub_a3|FP_SUB_0002:fp_sub_inst|dspba_delay:expXIsMax_uid39_fpSubTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_SUB:sub_a3|FP_SUB_0002:fp_sub_inst|dspba_delay:redist9_expXIsMax_uid39_fpSubTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_SUB:sub_a3|FP_SUB_0002:fp_sub_inst|dspba_delay:redist7_InvExpXIsZero_uid45_fpSubTest_q_2
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_SUB:sub_a3|FP_SUB_0002:fp_sub_inst|dspba_delay:redist12_exp_aSig_uid22_fpSubTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_SUB:sub_a3|FP_SUB_0002:fp_sub_inst|dspba_delay:expXIsMax_uid25_fpSubTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_SUB:sub_a3|FP_SUB_0002:fp_sub_inst|dspba_delay:excZ_aSig_uid17_uid24_fpSubTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_SUB:sub_a3|FP_SUB_0002:fp_sub_inst|dspba_delay:redist5_sigB_uid52_fpSubTest_b_2
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_SUB:sub_a3|FP_SUB_0002:fp_sub_inst|dspba_delay:redist10_excZ_bSig_uid18_uid38_fpSubTest_q_2
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_SUB:sub_a3|FP_SUB_0002:fp_sub_inst|dspba_delay:fracXIsZero_uid40_fpSubTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_SUB:sub_a3|FP_SUB_0002:fp_sub_inst|dspba_delay:redist8_fracXIsZero_uid40_fpSubTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_SUB:sub_a3|FP_SUB_0002:fp_sub_inst|dspba_delay:fracXIsZero_uid26_fpSubTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_SUB:sub_a3|FP_SUB_0002:fp_sub_inst|dspba_delay:redist4_effSub_uid53_fpSubTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_SUB:sub_a3|FP_SUB_0002:fp_sub_inst|dspba_delay:redist2_vStage_uid155_lzCountVal_uid86_fpSubTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_SUB:sub_a3|FP_SUB_0002:fp_sub_inst|dspba_delay:redist3_fracGRS_uid85_fpSubTest_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_a2
clk => clk.IN1
areset => areset.IN1
en[0] => en[0].IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
q[0] <= FP_MULT_0002:fp_mult_inst.q
q[1] <= FP_MULT_0002:fp_mult_inst.q
q[2] <= FP_MULT_0002:fp_mult_inst.q
q[3] <= FP_MULT_0002:fp_mult_inst.q
q[4] <= FP_MULT_0002:fp_mult_inst.q
q[5] <= FP_MULT_0002:fp_mult_inst.q
q[6] <= FP_MULT_0002:fp_mult_inst.q
q[7] <= FP_MULT_0002:fp_mult_inst.q
q[8] <= FP_MULT_0002:fp_mult_inst.q
q[9] <= FP_MULT_0002:fp_mult_inst.q
q[10] <= FP_MULT_0002:fp_mult_inst.q
q[11] <= FP_MULT_0002:fp_mult_inst.q
q[12] <= FP_MULT_0002:fp_mult_inst.q
q[13] <= FP_MULT_0002:fp_mult_inst.q
q[14] <= FP_MULT_0002:fp_mult_inst.q
q[15] <= FP_MULT_0002:fp_mult_inst.q
q[16] <= FP_MULT_0002:fp_mult_inst.q
q[17] <= FP_MULT_0002:fp_mult_inst.q
q[18] <= FP_MULT_0002:fp_mult_inst.q
q[19] <= FP_MULT_0002:fp_mult_inst.q
q[20] <= FP_MULT_0002:fp_mult_inst.q
q[21] <= FP_MULT_0002:fp_mult_inst.q
q[22] <= FP_MULT_0002:fp_mult_inst.q
q[23] <= FP_MULT_0002:fp_mult_inst.q
q[24] <= FP_MULT_0002:fp_mult_inst.q
q[25] <= FP_MULT_0002:fp_mult_inst.q
q[26] <= FP_MULT_0002:fp_mult_inst.q
q[27] <= FP_MULT_0002:fp_mult_inst.q
q[28] <= FP_MULT_0002:fp_mult_inst.q
q[29] <= FP_MULT_0002:fp_mult_inst.q
q[30] <= FP_MULT_0002:fp_mult_inst.q
q[31] <= FP_MULT_0002:fp_mult_inst.q


|IIR|FP_MULT:mult_a2|FP_MULT_0002:fp_mult_inst
a[0] => Equal0.IN45
a[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][0].DATAIN
a[1] => Equal0.IN44
a[1] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][1].DATAIN
a[2] => Equal0.IN43
a[2] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][2].DATAIN
a[3] => Equal0.IN42
a[3] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][3].DATAIN
a[4] => Equal0.IN41
a[4] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][4].DATAIN
a[5] => Equal0.IN40
a[5] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][5].DATAIN
a[6] => Equal0.IN39
a[6] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][6].DATAIN
a[7] => Equal0.IN38
a[7] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][7].DATAIN
a[8] => Equal0.IN37
a[8] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][8].DATAIN
a[9] => Equal0.IN36
a[9] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][9].DATAIN
a[10] => Equal0.IN35
a[10] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][10].DATAIN
a[11] => Equal0.IN34
a[11] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][11].DATAIN
a[12] => Equal0.IN33
a[12] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][12].DATAIN
a[13] => Equal0.IN32
a[13] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][13].DATAIN
a[14] => Equal0.IN31
a[14] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][14].DATAIN
a[15] => Equal0.IN30
a[15] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][15].DATAIN
a[16] => Equal0.IN29
a[16] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][16].DATAIN
a[17] => Equal0.IN28
a[17] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][17].DATAIN
a[18] => Equal0.IN27
a[18] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][18].DATAIN
a[19] => Equal0.IN26
a[19] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][19].DATAIN
a[20] => Equal0.IN25
a[20] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][20].DATAIN
a[21] => Equal0.IN24
a[21] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][21].DATAIN
a[22] => Equal0.IN23
a[22] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][22].DATAIN
a[23] => Add0.IN10
a[23] => Equal1.IN7
a[23] => Equal5.IN7
a[24] => Add0.IN9
a[24] => Equal1.IN6
a[24] => Equal5.IN6
a[25] => Add0.IN8
a[25] => Equal1.IN5
a[25] => Equal5.IN5
a[26] => Add0.IN7
a[26] => Equal1.IN4
a[26] => Equal5.IN4
a[27] => Add0.IN6
a[27] => Equal1.IN3
a[27] => Equal5.IN3
a[28] => Add0.IN5
a[28] => Equal1.IN2
a[28] => Equal5.IN2
a[29] => Add0.IN4
a[29] => Equal1.IN1
a[29] => Equal5.IN1
a[30] => Add0.IN3
a[30] => Equal1.IN0
a[30] => Equal5.IN0
a[31] => signR_uid48_fpMulTest_qi[0].IN0
b[0] => Equal3.IN45
b[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][0].DATAIN
b[1] => Equal3.IN44
b[1] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][1].DATAIN
b[2] => Equal3.IN43
b[2] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][2].DATAIN
b[3] => Equal3.IN42
b[3] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][3].DATAIN
b[4] => Equal3.IN41
b[4] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][4].DATAIN
b[5] => Equal3.IN40
b[5] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][5].DATAIN
b[6] => Equal3.IN39
b[6] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][6].DATAIN
b[7] => Equal3.IN38
b[7] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][7].DATAIN
b[8] => Equal3.IN37
b[8] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][8].DATAIN
b[9] => Equal3.IN36
b[9] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][9].DATAIN
b[10] => Equal3.IN35
b[10] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][10].DATAIN
b[11] => Equal3.IN34
b[11] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][11].DATAIN
b[12] => Equal3.IN33
b[12] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][12].DATAIN
b[13] => Equal3.IN32
b[13] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][13].DATAIN
b[14] => Equal3.IN31
b[14] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][14].DATAIN
b[15] => Equal3.IN30
b[15] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][15].DATAIN
b[16] => Equal3.IN29
b[16] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][16].DATAIN
b[17] => Equal3.IN28
b[17] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][17].DATAIN
b[18] => Equal3.IN27
b[18] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][18].DATAIN
b[19] => Equal3.IN26
b[19] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][19].DATAIN
b[20] => Equal3.IN25
b[20] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][20].DATAIN
b[21] => Equal3.IN24
b[21] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][21].DATAIN
b[22] => Equal3.IN23
b[22] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][22].DATAIN
b[23] => Add0.IN18
b[23] => Equal2.IN7
b[23] => Equal4.IN7
b[24] => Add0.IN17
b[24] => Equal2.IN6
b[24] => Equal4.IN6
b[25] => Add0.IN16
b[25] => Equal2.IN5
b[25] => Equal4.IN5
b[26] => Add0.IN15
b[26] => Equal2.IN4
b[26] => Equal4.IN4
b[27] => Add0.IN14
b[27] => Equal2.IN3
b[27] => Equal4.IN3
b[28] => Add0.IN13
b[28] => Equal2.IN2
b[28] => Equal4.IN2
b[29] => Add0.IN12
b[29] => Equal2.IN1
b[29] => Equal4.IN1
b[30] => Add0.IN11
b[30] => Equal2.IN0
b[30] => Equal4.IN0
b[31] => signR_uid48_fpMulTest_qi[0].IN1
en[0] => dspba_delay:fracXIsZero_uid17_fpMulTest_delay.ena
en[0] => dspba_delay:redist5_fracXIsZero_uid17_fpMulTest_q_2.ena
en[0] => dspba_delay:expXIsMax_uid16_fpMulTest_delay.ena
en[0] => dspba_delay:redist6_expXIsMax_uid16_fpMulTest_q_2.ena
en[0] => dspba_delay:excZ_y_uid29_fpMulTest_delay.ena
en[0] => dspba_delay:redist4_excZ_y_uid29_fpMulTest_q_2.ena
en[0] => dspba_delay:fracXIsZero_uid31_fpMulTest_delay.ena
en[0] => dspba_delay:redist2_fracXIsZero_uid31_fpMulTest_q_2.ena
en[0] => dspba_delay:expXIsMax_uid30_fpMulTest_delay.ena
en[0] => dspba_delay:redist3_expXIsMax_uid30_fpMulTest_q_2.ena
en[0] => dspba_delay:excZ_x_uid15_fpMulTest_delay.ena
en[0] => dspba_delay:redist7_excZ_x_uid15_fpMulTest_q_2.ena
en[0] => dspba_delay:signR_uid48_fpMulTest_delay.ena
en[0] => dspba_delay:redist0_signR_uid48_fpMulTest_q_2.ena
en[0] => dspba_delay:prodXY_uid105_prod_uid47_fpMulTest_cma_delay.ena
en[0] => dspba_delay:redist1_expSum_uid44_fpMulTest_q_2.ena
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][23].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][22].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][21].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][20].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][19].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][18].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][17].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][16].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][15].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][14].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][13].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][12].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][11].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][10].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][9].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][8].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][7].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][6].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][5].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][4].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][3].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][2].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][1].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][0].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][23].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][22].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][21].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][20].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][19].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][18].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][17].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][16].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][15].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][14].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][13].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][12].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][11].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][10].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][9].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][8].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][7].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][6].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][5].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][4].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][3].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][2].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][1].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][0].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][47].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][46].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][45].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][44].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][43].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][42].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][41].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][40].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][39].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][38].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][37].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][36].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][35].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][34].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][33].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][32].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][31].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][30].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][29].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][28].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][27].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][26].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][25].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][24].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][23].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][22].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][21].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][20].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][19].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][18].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][17].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][16].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][15].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][14].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][13].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][12].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][11].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][10].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][9].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][8].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][7].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][6].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][5].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][4].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][3].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][2].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][1].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][0].ENA
en[0] => expSum_uid44_fpMulTest_o[8].ENA
en[0] => expSum_uid44_fpMulTest_o[7].ENA
en[0] => expSum_uid44_fpMulTest_o[6].ENA
en[0] => expSum_uid44_fpMulTest_o[5].ENA
en[0] => expSum_uid44_fpMulTest_o[4].ENA
en[0] => expSum_uid44_fpMulTest_o[3].ENA
en[0] => expSum_uid44_fpMulTest_o[2].ENA
en[0] => expSum_uid44_fpMulTest_o[1].ENA
en[0] => expSum_uid44_fpMulTest_o[0].ENA
q[0] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= signRPostExc_uid102_fpMulTest_q.DB_MAX_OUTPUT_PORT_TYPE
clk => dspba_delay:fracXIsZero_uid17_fpMulTest_delay.clk
clk => expSum_uid44_fpMulTest_o[0].CLK
clk => expSum_uid44_fpMulTest_o[1].CLK
clk => expSum_uid44_fpMulTest_o[2].CLK
clk => expSum_uid44_fpMulTest_o[3].CLK
clk => expSum_uid44_fpMulTest_o[4].CLK
clk => expSum_uid44_fpMulTest_o[5].CLK
clk => expSum_uid44_fpMulTest_o[6].CLK
clk => expSum_uid44_fpMulTest_o[7].CLK
clk => expSum_uid44_fpMulTest_o[8].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][0].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][1].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][2].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][3].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][4].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][5].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][6].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][7].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][8].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][9].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][10].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][11].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][12].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][13].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][14].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][15].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][16].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][17].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][18].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][19].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][20].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][21].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][22].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][23].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][24].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][25].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][26].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][27].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][28].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][29].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][30].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][31].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][32].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][33].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][34].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][35].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][36].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][37].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][38].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][39].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][40].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][41].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][42].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][43].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][44].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][45].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][46].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][47].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][0].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][1].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][2].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][3].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][4].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][5].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][6].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][7].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][8].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][9].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][10].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][11].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][12].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][13].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][14].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][15].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][16].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][17].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][18].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][19].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][20].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][21].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][22].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][23].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][0].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][1].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][2].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][3].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][4].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][5].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][6].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][7].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][8].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][9].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][10].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][11].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][12].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][13].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][14].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][15].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][16].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][17].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][18].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][19].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][20].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][21].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][22].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][23].CLK
clk => dspba_delay:redist5_fracXIsZero_uid17_fpMulTest_q_2.clk
clk => dspba_delay:expXIsMax_uid16_fpMulTest_delay.clk
clk => dspba_delay:redist6_expXIsMax_uid16_fpMulTest_q_2.clk
clk => dspba_delay:excZ_y_uid29_fpMulTest_delay.clk
clk => dspba_delay:redist4_excZ_y_uid29_fpMulTest_q_2.clk
clk => dspba_delay:fracXIsZero_uid31_fpMulTest_delay.clk
clk => dspba_delay:redist2_fracXIsZero_uid31_fpMulTest_q_2.clk
clk => dspba_delay:expXIsMax_uid30_fpMulTest_delay.clk
clk => dspba_delay:redist3_expXIsMax_uid30_fpMulTest_q_2.clk
clk => dspba_delay:excZ_x_uid15_fpMulTest_delay.clk
clk => dspba_delay:redist7_excZ_x_uid15_fpMulTest_q_2.clk
clk => dspba_delay:signR_uid48_fpMulTest_delay.clk
clk => dspba_delay:redist0_signR_uid48_fpMulTest_q_2.clk
clk => dspba_delay:prodXY_uid105_prod_uid47_fpMulTest_cma_delay.clk
clk => dspba_delay:redist1_expSum_uid44_fpMulTest_q_2.clk
areset => dspba_delay:fracXIsZero_uid17_fpMulTest_delay.aclr
areset => expSum_uid44_fpMulTest_o[0].ACLR
areset => expSum_uid44_fpMulTest_o[1].ACLR
areset => expSum_uid44_fpMulTest_o[2].ACLR
areset => expSum_uid44_fpMulTest_o[3].ACLR
areset => expSum_uid44_fpMulTest_o[4].ACLR
areset => expSum_uid44_fpMulTest_o[5].ACLR
areset => expSum_uid44_fpMulTest_o[6].ACLR
areset => expSum_uid44_fpMulTest_o[7].ACLR
areset => expSum_uid44_fpMulTest_o[8].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][0].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][1].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][2].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][3].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][4].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][5].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][6].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][7].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][8].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][9].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][10].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][11].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][12].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][13].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][14].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][15].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][16].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][17].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][18].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][19].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][20].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][21].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][22].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][23].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][24].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][25].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][26].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][27].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][28].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][29].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][30].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][31].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][32].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][33].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][34].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][35].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][36].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][37].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][38].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][39].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][40].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][41].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][42].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][43].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][44].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][45].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][46].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][47].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][0].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][1].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][2].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][3].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][4].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][5].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][6].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][7].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][8].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][9].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][10].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][11].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][12].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][13].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][14].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][15].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][16].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][17].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][18].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][19].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][20].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][21].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][22].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][23].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][0].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][1].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][2].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][3].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][4].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][5].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][6].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][7].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][8].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][9].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][10].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][11].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][12].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][13].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][14].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][15].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][16].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][17].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][18].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][19].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][20].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][21].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][22].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][23].ACLR
areset => dspba_delay:redist5_fracXIsZero_uid17_fpMulTest_q_2.aclr
areset => dspba_delay:expXIsMax_uid16_fpMulTest_delay.aclr
areset => dspba_delay:redist6_expXIsMax_uid16_fpMulTest_q_2.aclr
areset => dspba_delay:excZ_y_uid29_fpMulTest_delay.aclr
areset => dspba_delay:redist4_excZ_y_uid29_fpMulTest_q_2.aclr
areset => dspba_delay:fracXIsZero_uid31_fpMulTest_delay.aclr
areset => dspba_delay:redist2_fracXIsZero_uid31_fpMulTest_q_2.aclr
areset => dspba_delay:expXIsMax_uid30_fpMulTest_delay.aclr
areset => dspba_delay:redist3_expXIsMax_uid30_fpMulTest_q_2.aclr
areset => dspba_delay:excZ_x_uid15_fpMulTest_delay.aclr
areset => dspba_delay:redist7_excZ_x_uid15_fpMulTest_q_2.aclr
areset => dspba_delay:signR_uid48_fpMulTest_delay.aclr
areset => dspba_delay:redist0_signR_uid48_fpMulTest_q_2.aclr
areset => dspba_delay:prodXY_uid105_prod_uid47_fpMulTest_cma_delay.aclr
areset => dspba_delay:redist1_expSum_uid44_fpMulTest_q_2.aclr


|IIR|FP_MULT:mult_a2|FP_MULT_0002:fp_mult_inst|dspba_delay:fracXIsZero_uid17_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_a2|FP_MULT_0002:fp_mult_inst|dspba_delay:redist5_fracXIsZero_uid17_fpMulTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_a2|FP_MULT_0002:fp_mult_inst|dspba_delay:expXIsMax_uid16_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_a2|FP_MULT_0002:fp_mult_inst|dspba_delay:redist6_expXIsMax_uid16_fpMulTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_a2|FP_MULT_0002:fp_mult_inst|dspba_delay:excZ_y_uid29_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_a2|FP_MULT_0002:fp_mult_inst|dspba_delay:redist4_excZ_y_uid29_fpMulTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_a2|FP_MULT_0002:fp_mult_inst|dspba_delay:fracXIsZero_uid31_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_a2|FP_MULT_0002:fp_mult_inst|dspba_delay:redist2_fracXIsZero_uid31_fpMulTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_a2|FP_MULT_0002:fp_mult_inst|dspba_delay:expXIsMax_uid30_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_a2|FP_MULT_0002:fp_mult_inst|dspba_delay:redist3_expXIsMax_uid30_fpMulTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_a2|FP_MULT_0002:fp_mult_inst|dspba_delay:excZ_x_uid15_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_a2|FP_MULT_0002:fp_mult_inst|dspba_delay:redist7_excZ_x_uid15_fpMulTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_a2|FP_MULT_0002:fp_mult_inst|dspba_delay:signR_uid48_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_a2|FP_MULT_0002:fp_mult_inst|dspba_delay:redist0_signR_uid48_fpMulTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_a2|FP_MULT_0002:fp_mult_inst|dspba_delay:prodXY_uid105_prod_uid47_fpMulTest_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xin[26] => xout[26].DATAIN
xin[27] => xout[27].DATAIN
xin[28] => xout[28].DATAIN
xin[29] => xout[29].DATAIN
xin[30] => xout[30].DATAIN
xin[31] => xout[31].DATAIN
xin[32] => xout[32].DATAIN
xin[33] => xout[33].DATAIN
xin[34] => xout[34].DATAIN
xin[35] => xout[35].DATAIN
xin[36] => xout[36].DATAIN
xin[37] => xout[37].DATAIN
xin[38] => xout[38].DATAIN
xin[39] => xout[39].DATAIN
xin[40] => xout[40].DATAIN
xin[41] => xout[41].DATAIN
xin[42] => xout[42].DATAIN
xin[43] => xout[43].DATAIN
xin[44] => xout[44].DATAIN
xin[45] => xout[45].DATAIN
xin[46] => xout[46].DATAIN
xin[47] => xout[47].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= xin[26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= xin[27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= xin[28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= xin[29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= xin[30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= xin[31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= xin[32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= xin[33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= xin[34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= xin[35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= xin[36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= xin[37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= xin[38].DB_MAX_OUTPUT_PORT_TYPE
xout[39] <= xin[39].DB_MAX_OUTPUT_PORT_TYPE
xout[40] <= xin[40].DB_MAX_OUTPUT_PORT_TYPE
xout[41] <= xin[41].DB_MAX_OUTPUT_PORT_TYPE
xout[42] <= xin[42].DB_MAX_OUTPUT_PORT_TYPE
xout[43] <= xin[43].DB_MAX_OUTPUT_PORT_TYPE
xout[44] <= xin[44].DB_MAX_OUTPUT_PORT_TYPE
xout[45] <= xin[45].DB_MAX_OUTPUT_PORT_TYPE
xout[46] <= xin[46].DB_MAX_OUTPUT_PORT_TYPE
xout[47] <= xin[47].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_a2|FP_MULT_0002:fp_mult_inst|dspba_delay:redist1_expSum_uid44_fpMulTest_q_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_b2
clk => clk.IN1
areset => areset.IN1
en[0] => en[0].IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
q[0] <= FP_MULT_0002:fp_mult_inst.q
q[1] <= FP_MULT_0002:fp_mult_inst.q
q[2] <= FP_MULT_0002:fp_mult_inst.q
q[3] <= FP_MULT_0002:fp_mult_inst.q
q[4] <= FP_MULT_0002:fp_mult_inst.q
q[5] <= FP_MULT_0002:fp_mult_inst.q
q[6] <= FP_MULT_0002:fp_mult_inst.q
q[7] <= FP_MULT_0002:fp_mult_inst.q
q[8] <= FP_MULT_0002:fp_mult_inst.q
q[9] <= FP_MULT_0002:fp_mult_inst.q
q[10] <= FP_MULT_0002:fp_mult_inst.q
q[11] <= FP_MULT_0002:fp_mult_inst.q
q[12] <= FP_MULT_0002:fp_mult_inst.q
q[13] <= FP_MULT_0002:fp_mult_inst.q
q[14] <= FP_MULT_0002:fp_mult_inst.q
q[15] <= FP_MULT_0002:fp_mult_inst.q
q[16] <= FP_MULT_0002:fp_mult_inst.q
q[17] <= FP_MULT_0002:fp_mult_inst.q
q[18] <= FP_MULT_0002:fp_mult_inst.q
q[19] <= FP_MULT_0002:fp_mult_inst.q
q[20] <= FP_MULT_0002:fp_mult_inst.q
q[21] <= FP_MULT_0002:fp_mult_inst.q
q[22] <= FP_MULT_0002:fp_mult_inst.q
q[23] <= FP_MULT_0002:fp_mult_inst.q
q[24] <= FP_MULT_0002:fp_mult_inst.q
q[25] <= FP_MULT_0002:fp_mult_inst.q
q[26] <= FP_MULT_0002:fp_mult_inst.q
q[27] <= FP_MULT_0002:fp_mult_inst.q
q[28] <= FP_MULT_0002:fp_mult_inst.q
q[29] <= FP_MULT_0002:fp_mult_inst.q
q[30] <= FP_MULT_0002:fp_mult_inst.q
q[31] <= FP_MULT_0002:fp_mult_inst.q


|IIR|FP_MULT:mult_b2|FP_MULT_0002:fp_mult_inst
a[0] => Equal0.IN45
a[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][0].DATAIN
a[1] => Equal0.IN44
a[1] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][1].DATAIN
a[2] => Equal0.IN43
a[2] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][2].DATAIN
a[3] => Equal0.IN42
a[3] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][3].DATAIN
a[4] => Equal0.IN41
a[4] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][4].DATAIN
a[5] => Equal0.IN40
a[5] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][5].DATAIN
a[6] => Equal0.IN39
a[6] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][6].DATAIN
a[7] => Equal0.IN38
a[7] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][7].DATAIN
a[8] => Equal0.IN37
a[8] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][8].DATAIN
a[9] => Equal0.IN36
a[9] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][9].DATAIN
a[10] => Equal0.IN35
a[10] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][10].DATAIN
a[11] => Equal0.IN34
a[11] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][11].DATAIN
a[12] => Equal0.IN33
a[12] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][12].DATAIN
a[13] => Equal0.IN32
a[13] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][13].DATAIN
a[14] => Equal0.IN31
a[14] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][14].DATAIN
a[15] => Equal0.IN30
a[15] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][15].DATAIN
a[16] => Equal0.IN29
a[16] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][16].DATAIN
a[17] => Equal0.IN28
a[17] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][17].DATAIN
a[18] => Equal0.IN27
a[18] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][18].DATAIN
a[19] => Equal0.IN26
a[19] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][19].DATAIN
a[20] => Equal0.IN25
a[20] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][20].DATAIN
a[21] => Equal0.IN24
a[21] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][21].DATAIN
a[22] => Equal0.IN23
a[22] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][22].DATAIN
a[23] => Add0.IN10
a[23] => Equal1.IN7
a[23] => Equal5.IN7
a[24] => Add0.IN9
a[24] => Equal1.IN6
a[24] => Equal5.IN6
a[25] => Add0.IN8
a[25] => Equal1.IN5
a[25] => Equal5.IN5
a[26] => Add0.IN7
a[26] => Equal1.IN4
a[26] => Equal5.IN4
a[27] => Add0.IN6
a[27] => Equal1.IN3
a[27] => Equal5.IN3
a[28] => Add0.IN5
a[28] => Equal1.IN2
a[28] => Equal5.IN2
a[29] => Add0.IN4
a[29] => Equal1.IN1
a[29] => Equal5.IN1
a[30] => Add0.IN3
a[30] => Equal1.IN0
a[30] => Equal5.IN0
a[31] => signR_uid48_fpMulTest_qi[0].IN0
b[0] => Equal3.IN45
b[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][0].DATAIN
b[1] => Equal3.IN44
b[1] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][1].DATAIN
b[2] => Equal3.IN43
b[2] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][2].DATAIN
b[3] => Equal3.IN42
b[3] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][3].DATAIN
b[4] => Equal3.IN41
b[4] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][4].DATAIN
b[5] => Equal3.IN40
b[5] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][5].DATAIN
b[6] => Equal3.IN39
b[6] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][6].DATAIN
b[7] => Equal3.IN38
b[7] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][7].DATAIN
b[8] => Equal3.IN37
b[8] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][8].DATAIN
b[9] => Equal3.IN36
b[9] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][9].DATAIN
b[10] => Equal3.IN35
b[10] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][10].DATAIN
b[11] => Equal3.IN34
b[11] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][11].DATAIN
b[12] => Equal3.IN33
b[12] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][12].DATAIN
b[13] => Equal3.IN32
b[13] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][13].DATAIN
b[14] => Equal3.IN31
b[14] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][14].DATAIN
b[15] => Equal3.IN30
b[15] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][15].DATAIN
b[16] => Equal3.IN29
b[16] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][16].DATAIN
b[17] => Equal3.IN28
b[17] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][17].DATAIN
b[18] => Equal3.IN27
b[18] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][18].DATAIN
b[19] => Equal3.IN26
b[19] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][19].DATAIN
b[20] => Equal3.IN25
b[20] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][20].DATAIN
b[21] => Equal3.IN24
b[21] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][21].DATAIN
b[22] => Equal3.IN23
b[22] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][22].DATAIN
b[23] => Add0.IN18
b[23] => Equal2.IN7
b[23] => Equal4.IN7
b[24] => Add0.IN17
b[24] => Equal2.IN6
b[24] => Equal4.IN6
b[25] => Add0.IN16
b[25] => Equal2.IN5
b[25] => Equal4.IN5
b[26] => Add0.IN15
b[26] => Equal2.IN4
b[26] => Equal4.IN4
b[27] => Add0.IN14
b[27] => Equal2.IN3
b[27] => Equal4.IN3
b[28] => Add0.IN13
b[28] => Equal2.IN2
b[28] => Equal4.IN2
b[29] => Add0.IN12
b[29] => Equal2.IN1
b[29] => Equal4.IN1
b[30] => Add0.IN11
b[30] => Equal2.IN0
b[30] => Equal4.IN0
b[31] => signR_uid48_fpMulTest_qi[0].IN1
en[0] => dspba_delay:fracXIsZero_uid17_fpMulTest_delay.ena
en[0] => dspba_delay:redist5_fracXIsZero_uid17_fpMulTest_q_2.ena
en[0] => dspba_delay:expXIsMax_uid16_fpMulTest_delay.ena
en[0] => dspba_delay:redist6_expXIsMax_uid16_fpMulTest_q_2.ena
en[0] => dspba_delay:excZ_y_uid29_fpMulTest_delay.ena
en[0] => dspba_delay:redist4_excZ_y_uid29_fpMulTest_q_2.ena
en[0] => dspba_delay:fracXIsZero_uid31_fpMulTest_delay.ena
en[0] => dspba_delay:redist2_fracXIsZero_uid31_fpMulTest_q_2.ena
en[0] => dspba_delay:expXIsMax_uid30_fpMulTest_delay.ena
en[0] => dspba_delay:redist3_expXIsMax_uid30_fpMulTest_q_2.ena
en[0] => dspba_delay:excZ_x_uid15_fpMulTest_delay.ena
en[0] => dspba_delay:redist7_excZ_x_uid15_fpMulTest_q_2.ena
en[0] => dspba_delay:signR_uid48_fpMulTest_delay.ena
en[0] => dspba_delay:redist0_signR_uid48_fpMulTest_q_2.ena
en[0] => dspba_delay:prodXY_uid105_prod_uid47_fpMulTest_cma_delay.ena
en[0] => dspba_delay:redist1_expSum_uid44_fpMulTest_q_2.ena
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][23].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][22].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][21].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][20].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][19].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][18].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][17].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][16].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][15].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][14].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][13].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][12].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][11].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][10].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][9].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][8].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][7].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][6].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][5].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][4].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][3].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][2].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][1].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][0].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][23].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][22].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][21].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][20].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][19].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][18].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][17].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][16].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][15].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][14].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][13].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][12].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][11].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][10].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][9].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][8].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][7].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][6].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][5].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][4].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][3].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][2].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][1].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][0].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][47].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][46].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][45].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][44].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][43].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][42].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][41].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][40].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][39].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][38].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][37].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][36].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][35].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][34].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][33].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][32].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][31].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][30].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][29].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][28].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][27].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][26].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][25].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][24].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][23].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][22].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][21].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][20].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][19].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][18].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][17].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][16].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][15].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][14].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][13].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][12].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][11].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][10].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][9].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][8].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][7].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][6].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][5].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][4].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][3].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][2].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][1].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][0].ENA
en[0] => expSum_uid44_fpMulTest_o[8].ENA
en[0] => expSum_uid44_fpMulTest_o[7].ENA
en[0] => expSum_uid44_fpMulTest_o[6].ENA
en[0] => expSum_uid44_fpMulTest_o[5].ENA
en[0] => expSum_uid44_fpMulTest_o[4].ENA
en[0] => expSum_uid44_fpMulTest_o[3].ENA
en[0] => expSum_uid44_fpMulTest_o[2].ENA
en[0] => expSum_uid44_fpMulTest_o[1].ENA
en[0] => expSum_uid44_fpMulTest_o[0].ENA
q[0] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= signRPostExc_uid102_fpMulTest_q.DB_MAX_OUTPUT_PORT_TYPE
clk => dspba_delay:fracXIsZero_uid17_fpMulTest_delay.clk
clk => expSum_uid44_fpMulTest_o[0].CLK
clk => expSum_uid44_fpMulTest_o[1].CLK
clk => expSum_uid44_fpMulTest_o[2].CLK
clk => expSum_uid44_fpMulTest_o[3].CLK
clk => expSum_uid44_fpMulTest_o[4].CLK
clk => expSum_uid44_fpMulTest_o[5].CLK
clk => expSum_uid44_fpMulTest_o[6].CLK
clk => expSum_uid44_fpMulTest_o[7].CLK
clk => expSum_uid44_fpMulTest_o[8].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][0].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][1].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][2].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][3].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][4].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][5].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][6].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][7].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][8].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][9].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][10].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][11].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][12].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][13].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][14].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][15].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][16].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][17].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][18].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][19].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][20].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][21].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][22].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][23].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][24].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][25].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][26].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][27].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][28].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][29].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][30].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][31].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][32].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][33].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][34].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][35].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][36].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][37].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][38].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][39].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][40].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][41].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][42].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][43].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][44].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][45].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][46].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][47].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][0].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][1].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][2].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][3].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][4].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][5].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][6].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][7].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][8].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][9].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][10].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][11].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][12].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][13].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][14].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][15].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][16].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][17].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][18].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][19].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][20].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][21].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][22].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][23].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][0].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][1].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][2].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][3].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][4].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][5].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][6].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][7].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][8].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][9].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][10].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][11].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][12].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][13].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][14].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][15].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][16].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][17].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][18].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][19].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][20].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][21].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][22].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][23].CLK
clk => dspba_delay:redist5_fracXIsZero_uid17_fpMulTest_q_2.clk
clk => dspba_delay:expXIsMax_uid16_fpMulTest_delay.clk
clk => dspba_delay:redist6_expXIsMax_uid16_fpMulTest_q_2.clk
clk => dspba_delay:excZ_y_uid29_fpMulTest_delay.clk
clk => dspba_delay:redist4_excZ_y_uid29_fpMulTest_q_2.clk
clk => dspba_delay:fracXIsZero_uid31_fpMulTest_delay.clk
clk => dspba_delay:redist2_fracXIsZero_uid31_fpMulTest_q_2.clk
clk => dspba_delay:expXIsMax_uid30_fpMulTest_delay.clk
clk => dspba_delay:redist3_expXIsMax_uid30_fpMulTest_q_2.clk
clk => dspba_delay:excZ_x_uid15_fpMulTest_delay.clk
clk => dspba_delay:redist7_excZ_x_uid15_fpMulTest_q_2.clk
clk => dspba_delay:signR_uid48_fpMulTest_delay.clk
clk => dspba_delay:redist0_signR_uid48_fpMulTest_q_2.clk
clk => dspba_delay:prodXY_uid105_prod_uid47_fpMulTest_cma_delay.clk
clk => dspba_delay:redist1_expSum_uid44_fpMulTest_q_2.clk
areset => dspba_delay:fracXIsZero_uid17_fpMulTest_delay.aclr
areset => expSum_uid44_fpMulTest_o[0].ACLR
areset => expSum_uid44_fpMulTest_o[1].ACLR
areset => expSum_uid44_fpMulTest_o[2].ACLR
areset => expSum_uid44_fpMulTest_o[3].ACLR
areset => expSum_uid44_fpMulTest_o[4].ACLR
areset => expSum_uid44_fpMulTest_o[5].ACLR
areset => expSum_uid44_fpMulTest_o[6].ACLR
areset => expSum_uid44_fpMulTest_o[7].ACLR
areset => expSum_uid44_fpMulTest_o[8].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][0].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][1].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][2].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][3].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][4].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][5].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][6].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][7].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][8].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][9].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][10].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][11].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][12].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][13].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][14].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][15].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][16].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][17].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][18].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][19].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][20].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][21].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][22].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][23].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][24].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][25].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][26].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][27].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][28].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][29].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][30].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][31].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][32].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][33].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][34].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][35].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][36].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][37].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][38].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][39].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][40].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][41].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][42].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][43].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][44].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][45].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][46].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][47].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][0].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][1].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][2].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][3].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][4].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][5].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][6].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][7].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][8].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][9].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][10].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][11].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][12].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][13].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][14].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][15].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][16].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][17].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][18].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][19].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][20].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][21].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][22].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][23].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][0].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][1].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][2].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][3].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][4].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][5].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][6].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][7].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][8].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][9].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][10].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][11].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][12].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][13].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][14].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][15].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][16].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][17].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][18].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][19].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][20].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][21].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][22].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][23].ACLR
areset => dspba_delay:redist5_fracXIsZero_uid17_fpMulTest_q_2.aclr
areset => dspba_delay:expXIsMax_uid16_fpMulTest_delay.aclr
areset => dspba_delay:redist6_expXIsMax_uid16_fpMulTest_q_2.aclr
areset => dspba_delay:excZ_y_uid29_fpMulTest_delay.aclr
areset => dspba_delay:redist4_excZ_y_uid29_fpMulTest_q_2.aclr
areset => dspba_delay:fracXIsZero_uid31_fpMulTest_delay.aclr
areset => dspba_delay:redist2_fracXIsZero_uid31_fpMulTest_q_2.aclr
areset => dspba_delay:expXIsMax_uid30_fpMulTest_delay.aclr
areset => dspba_delay:redist3_expXIsMax_uid30_fpMulTest_q_2.aclr
areset => dspba_delay:excZ_x_uid15_fpMulTest_delay.aclr
areset => dspba_delay:redist7_excZ_x_uid15_fpMulTest_q_2.aclr
areset => dspba_delay:signR_uid48_fpMulTest_delay.aclr
areset => dspba_delay:redist0_signR_uid48_fpMulTest_q_2.aclr
areset => dspba_delay:prodXY_uid105_prod_uid47_fpMulTest_cma_delay.aclr
areset => dspba_delay:redist1_expSum_uid44_fpMulTest_q_2.aclr


|IIR|FP_MULT:mult_b2|FP_MULT_0002:fp_mult_inst|dspba_delay:fracXIsZero_uid17_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_b2|FP_MULT_0002:fp_mult_inst|dspba_delay:redist5_fracXIsZero_uid17_fpMulTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_b2|FP_MULT_0002:fp_mult_inst|dspba_delay:expXIsMax_uid16_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_b2|FP_MULT_0002:fp_mult_inst|dspba_delay:redist6_expXIsMax_uid16_fpMulTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_b2|FP_MULT_0002:fp_mult_inst|dspba_delay:excZ_y_uid29_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_b2|FP_MULT_0002:fp_mult_inst|dspba_delay:redist4_excZ_y_uid29_fpMulTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_b2|FP_MULT_0002:fp_mult_inst|dspba_delay:fracXIsZero_uid31_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_b2|FP_MULT_0002:fp_mult_inst|dspba_delay:redist2_fracXIsZero_uid31_fpMulTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_b2|FP_MULT_0002:fp_mult_inst|dspba_delay:expXIsMax_uid30_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_b2|FP_MULT_0002:fp_mult_inst|dspba_delay:redist3_expXIsMax_uid30_fpMulTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_b2|FP_MULT_0002:fp_mult_inst|dspba_delay:excZ_x_uid15_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_b2|FP_MULT_0002:fp_mult_inst|dspba_delay:redist7_excZ_x_uid15_fpMulTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_b2|FP_MULT_0002:fp_mult_inst|dspba_delay:signR_uid48_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_b2|FP_MULT_0002:fp_mult_inst|dspba_delay:redist0_signR_uid48_fpMulTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_b2|FP_MULT_0002:fp_mult_inst|dspba_delay:prodXY_uid105_prod_uid47_fpMulTest_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xin[26] => xout[26].DATAIN
xin[27] => xout[27].DATAIN
xin[28] => xout[28].DATAIN
xin[29] => xout[29].DATAIN
xin[30] => xout[30].DATAIN
xin[31] => xout[31].DATAIN
xin[32] => xout[32].DATAIN
xin[33] => xout[33].DATAIN
xin[34] => xout[34].DATAIN
xin[35] => xout[35].DATAIN
xin[36] => xout[36].DATAIN
xin[37] => xout[37].DATAIN
xin[38] => xout[38].DATAIN
xin[39] => xout[39].DATAIN
xin[40] => xout[40].DATAIN
xin[41] => xout[41].DATAIN
xin[42] => xout[42].DATAIN
xin[43] => xout[43].DATAIN
xin[44] => xout[44].DATAIN
xin[45] => xout[45].DATAIN
xin[46] => xout[46].DATAIN
xin[47] => xout[47].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= xin[26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= xin[27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= xin[28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= xin[29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= xin[30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= xin[31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= xin[32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= xin[33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= xin[34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= xin[35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= xin[36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= xin[37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= xin[38].DB_MAX_OUTPUT_PORT_TYPE
xout[39] <= xin[39].DB_MAX_OUTPUT_PORT_TYPE
xout[40] <= xin[40].DB_MAX_OUTPUT_PORT_TYPE
xout[41] <= xin[41].DB_MAX_OUTPUT_PORT_TYPE
xout[42] <= xin[42].DB_MAX_OUTPUT_PORT_TYPE
xout[43] <= xin[43].DB_MAX_OUTPUT_PORT_TYPE
xout[44] <= xin[44].DB_MAX_OUTPUT_PORT_TYPE
xout[45] <= xin[45].DB_MAX_OUTPUT_PORT_TYPE
xout[46] <= xin[46].DB_MAX_OUTPUT_PORT_TYPE
xout[47] <= xin[47].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_b2|FP_MULT_0002:fp_mult_inst|dspba_delay:redist1_expSum_uid44_fpMulTest_q_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_b3
clk => clk.IN1
areset => areset.IN1
en[0] => en[0].IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
q[0] <= FP_MULT_0002:fp_mult_inst.q
q[1] <= FP_MULT_0002:fp_mult_inst.q
q[2] <= FP_MULT_0002:fp_mult_inst.q
q[3] <= FP_MULT_0002:fp_mult_inst.q
q[4] <= FP_MULT_0002:fp_mult_inst.q
q[5] <= FP_MULT_0002:fp_mult_inst.q
q[6] <= FP_MULT_0002:fp_mult_inst.q
q[7] <= FP_MULT_0002:fp_mult_inst.q
q[8] <= FP_MULT_0002:fp_mult_inst.q
q[9] <= FP_MULT_0002:fp_mult_inst.q
q[10] <= FP_MULT_0002:fp_mult_inst.q
q[11] <= FP_MULT_0002:fp_mult_inst.q
q[12] <= FP_MULT_0002:fp_mult_inst.q
q[13] <= FP_MULT_0002:fp_mult_inst.q
q[14] <= FP_MULT_0002:fp_mult_inst.q
q[15] <= FP_MULT_0002:fp_mult_inst.q
q[16] <= FP_MULT_0002:fp_mult_inst.q
q[17] <= FP_MULT_0002:fp_mult_inst.q
q[18] <= FP_MULT_0002:fp_mult_inst.q
q[19] <= FP_MULT_0002:fp_mult_inst.q
q[20] <= FP_MULT_0002:fp_mult_inst.q
q[21] <= FP_MULT_0002:fp_mult_inst.q
q[22] <= FP_MULT_0002:fp_mult_inst.q
q[23] <= FP_MULT_0002:fp_mult_inst.q
q[24] <= FP_MULT_0002:fp_mult_inst.q
q[25] <= FP_MULT_0002:fp_mult_inst.q
q[26] <= FP_MULT_0002:fp_mult_inst.q
q[27] <= FP_MULT_0002:fp_mult_inst.q
q[28] <= FP_MULT_0002:fp_mult_inst.q
q[29] <= FP_MULT_0002:fp_mult_inst.q
q[30] <= FP_MULT_0002:fp_mult_inst.q
q[31] <= FP_MULT_0002:fp_mult_inst.q


|IIR|FP_MULT:mult_b3|FP_MULT_0002:fp_mult_inst
a[0] => Equal0.IN45
a[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][0].DATAIN
a[1] => Equal0.IN44
a[1] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][1].DATAIN
a[2] => Equal0.IN43
a[2] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][2].DATAIN
a[3] => Equal0.IN42
a[3] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][3].DATAIN
a[4] => Equal0.IN41
a[4] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][4].DATAIN
a[5] => Equal0.IN40
a[5] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][5].DATAIN
a[6] => Equal0.IN39
a[6] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][6].DATAIN
a[7] => Equal0.IN38
a[7] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][7].DATAIN
a[8] => Equal0.IN37
a[8] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][8].DATAIN
a[9] => Equal0.IN36
a[9] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][9].DATAIN
a[10] => Equal0.IN35
a[10] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][10].DATAIN
a[11] => Equal0.IN34
a[11] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][11].DATAIN
a[12] => Equal0.IN33
a[12] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][12].DATAIN
a[13] => Equal0.IN32
a[13] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][13].DATAIN
a[14] => Equal0.IN31
a[14] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][14].DATAIN
a[15] => Equal0.IN30
a[15] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][15].DATAIN
a[16] => Equal0.IN29
a[16] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][16].DATAIN
a[17] => Equal0.IN28
a[17] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][17].DATAIN
a[18] => Equal0.IN27
a[18] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][18].DATAIN
a[19] => Equal0.IN26
a[19] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][19].DATAIN
a[20] => Equal0.IN25
a[20] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][20].DATAIN
a[21] => Equal0.IN24
a[21] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][21].DATAIN
a[22] => Equal0.IN23
a[22] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][22].DATAIN
a[23] => Add0.IN10
a[23] => Equal1.IN7
a[23] => Equal5.IN7
a[24] => Add0.IN9
a[24] => Equal1.IN6
a[24] => Equal5.IN6
a[25] => Add0.IN8
a[25] => Equal1.IN5
a[25] => Equal5.IN5
a[26] => Add0.IN7
a[26] => Equal1.IN4
a[26] => Equal5.IN4
a[27] => Add0.IN6
a[27] => Equal1.IN3
a[27] => Equal5.IN3
a[28] => Add0.IN5
a[28] => Equal1.IN2
a[28] => Equal5.IN2
a[29] => Add0.IN4
a[29] => Equal1.IN1
a[29] => Equal5.IN1
a[30] => Add0.IN3
a[30] => Equal1.IN0
a[30] => Equal5.IN0
a[31] => signR_uid48_fpMulTest_qi[0].IN0
b[0] => Equal3.IN45
b[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][0].DATAIN
b[1] => Equal3.IN44
b[1] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][1].DATAIN
b[2] => Equal3.IN43
b[2] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][2].DATAIN
b[3] => Equal3.IN42
b[3] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][3].DATAIN
b[4] => Equal3.IN41
b[4] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][4].DATAIN
b[5] => Equal3.IN40
b[5] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][5].DATAIN
b[6] => Equal3.IN39
b[6] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][6].DATAIN
b[7] => Equal3.IN38
b[7] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][7].DATAIN
b[8] => Equal3.IN37
b[8] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][8].DATAIN
b[9] => Equal3.IN36
b[9] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][9].DATAIN
b[10] => Equal3.IN35
b[10] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][10].DATAIN
b[11] => Equal3.IN34
b[11] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][11].DATAIN
b[12] => Equal3.IN33
b[12] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][12].DATAIN
b[13] => Equal3.IN32
b[13] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][13].DATAIN
b[14] => Equal3.IN31
b[14] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][14].DATAIN
b[15] => Equal3.IN30
b[15] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][15].DATAIN
b[16] => Equal3.IN29
b[16] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][16].DATAIN
b[17] => Equal3.IN28
b[17] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][17].DATAIN
b[18] => Equal3.IN27
b[18] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][18].DATAIN
b[19] => Equal3.IN26
b[19] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][19].DATAIN
b[20] => Equal3.IN25
b[20] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][20].DATAIN
b[21] => Equal3.IN24
b[21] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][21].DATAIN
b[22] => Equal3.IN23
b[22] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][22].DATAIN
b[23] => Add0.IN18
b[23] => Equal2.IN7
b[23] => Equal4.IN7
b[24] => Add0.IN17
b[24] => Equal2.IN6
b[24] => Equal4.IN6
b[25] => Add0.IN16
b[25] => Equal2.IN5
b[25] => Equal4.IN5
b[26] => Add0.IN15
b[26] => Equal2.IN4
b[26] => Equal4.IN4
b[27] => Add0.IN14
b[27] => Equal2.IN3
b[27] => Equal4.IN3
b[28] => Add0.IN13
b[28] => Equal2.IN2
b[28] => Equal4.IN2
b[29] => Add0.IN12
b[29] => Equal2.IN1
b[29] => Equal4.IN1
b[30] => Add0.IN11
b[30] => Equal2.IN0
b[30] => Equal4.IN0
b[31] => signR_uid48_fpMulTest_qi[0].IN1
en[0] => dspba_delay:fracXIsZero_uid17_fpMulTest_delay.ena
en[0] => dspba_delay:redist5_fracXIsZero_uid17_fpMulTest_q_2.ena
en[0] => dspba_delay:expXIsMax_uid16_fpMulTest_delay.ena
en[0] => dspba_delay:redist6_expXIsMax_uid16_fpMulTest_q_2.ena
en[0] => dspba_delay:excZ_y_uid29_fpMulTest_delay.ena
en[0] => dspba_delay:redist4_excZ_y_uid29_fpMulTest_q_2.ena
en[0] => dspba_delay:fracXIsZero_uid31_fpMulTest_delay.ena
en[0] => dspba_delay:redist2_fracXIsZero_uid31_fpMulTest_q_2.ena
en[0] => dspba_delay:expXIsMax_uid30_fpMulTest_delay.ena
en[0] => dspba_delay:redist3_expXIsMax_uid30_fpMulTest_q_2.ena
en[0] => dspba_delay:excZ_x_uid15_fpMulTest_delay.ena
en[0] => dspba_delay:redist7_excZ_x_uid15_fpMulTest_q_2.ena
en[0] => dspba_delay:signR_uid48_fpMulTest_delay.ena
en[0] => dspba_delay:redist0_signR_uid48_fpMulTest_q_2.ena
en[0] => dspba_delay:prodXY_uid105_prod_uid47_fpMulTest_cma_delay.ena
en[0] => dspba_delay:redist1_expSum_uid44_fpMulTest_q_2.ena
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][23].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][22].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][21].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][20].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][19].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][18].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][17].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][16].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][15].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][14].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][13].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][12].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][11].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][10].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][9].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][8].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][7].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][6].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][5].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][4].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][3].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][2].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][1].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][0].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][23].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][22].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][21].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][20].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][19].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][18].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][17].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][16].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][15].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][14].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][13].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][12].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][11].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][10].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][9].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][8].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][7].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][6].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][5].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][4].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][3].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][2].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][1].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][0].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][47].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][46].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][45].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][44].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][43].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][42].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][41].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][40].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][39].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][38].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][37].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][36].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][35].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][34].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][33].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][32].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][31].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][30].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][29].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][28].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][27].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][26].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][25].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][24].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][23].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][22].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][21].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][20].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][19].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][18].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][17].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][16].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][15].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][14].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][13].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][12].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][11].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][10].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][9].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][8].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][7].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][6].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][5].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][4].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][3].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][2].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][1].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][0].ENA
en[0] => expSum_uid44_fpMulTest_o[8].ENA
en[0] => expSum_uid44_fpMulTest_o[7].ENA
en[0] => expSum_uid44_fpMulTest_o[6].ENA
en[0] => expSum_uid44_fpMulTest_o[5].ENA
en[0] => expSum_uid44_fpMulTest_o[4].ENA
en[0] => expSum_uid44_fpMulTest_o[3].ENA
en[0] => expSum_uid44_fpMulTest_o[2].ENA
en[0] => expSum_uid44_fpMulTest_o[1].ENA
en[0] => expSum_uid44_fpMulTest_o[0].ENA
q[0] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= signRPostExc_uid102_fpMulTest_q.DB_MAX_OUTPUT_PORT_TYPE
clk => dspba_delay:fracXIsZero_uid17_fpMulTest_delay.clk
clk => expSum_uid44_fpMulTest_o[0].CLK
clk => expSum_uid44_fpMulTest_o[1].CLK
clk => expSum_uid44_fpMulTest_o[2].CLK
clk => expSum_uid44_fpMulTest_o[3].CLK
clk => expSum_uid44_fpMulTest_o[4].CLK
clk => expSum_uid44_fpMulTest_o[5].CLK
clk => expSum_uid44_fpMulTest_o[6].CLK
clk => expSum_uid44_fpMulTest_o[7].CLK
clk => expSum_uid44_fpMulTest_o[8].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][0].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][1].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][2].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][3].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][4].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][5].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][6].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][7].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][8].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][9].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][10].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][11].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][12].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][13].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][14].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][15].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][16].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][17].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][18].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][19].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][20].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][21].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][22].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][23].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][24].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][25].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][26].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][27].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][28].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][29].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][30].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][31].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][32].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][33].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][34].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][35].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][36].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][37].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][38].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][39].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][40].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][41].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][42].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][43].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][44].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][45].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][46].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][47].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][0].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][1].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][2].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][3].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][4].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][5].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][6].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][7].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][8].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][9].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][10].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][11].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][12].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][13].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][14].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][15].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][16].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][17].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][18].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][19].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][20].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][21].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][22].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][23].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][0].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][1].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][2].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][3].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][4].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][5].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][6].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][7].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][8].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][9].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][10].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][11].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][12].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][13].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][14].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][15].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][16].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][17].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][18].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][19].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][20].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][21].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][22].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][23].CLK
clk => dspba_delay:redist5_fracXIsZero_uid17_fpMulTest_q_2.clk
clk => dspba_delay:expXIsMax_uid16_fpMulTest_delay.clk
clk => dspba_delay:redist6_expXIsMax_uid16_fpMulTest_q_2.clk
clk => dspba_delay:excZ_y_uid29_fpMulTest_delay.clk
clk => dspba_delay:redist4_excZ_y_uid29_fpMulTest_q_2.clk
clk => dspba_delay:fracXIsZero_uid31_fpMulTest_delay.clk
clk => dspba_delay:redist2_fracXIsZero_uid31_fpMulTest_q_2.clk
clk => dspba_delay:expXIsMax_uid30_fpMulTest_delay.clk
clk => dspba_delay:redist3_expXIsMax_uid30_fpMulTest_q_2.clk
clk => dspba_delay:excZ_x_uid15_fpMulTest_delay.clk
clk => dspba_delay:redist7_excZ_x_uid15_fpMulTest_q_2.clk
clk => dspba_delay:signR_uid48_fpMulTest_delay.clk
clk => dspba_delay:redist0_signR_uid48_fpMulTest_q_2.clk
clk => dspba_delay:prodXY_uid105_prod_uid47_fpMulTest_cma_delay.clk
clk => dspba_delay:redist1_expSum_uid44_fpMulTest_q_2.clk
areset => dspba_delay:fracXIsZero_uid17_fpMulTest_delay.aclr
areset => expSum_uid44_fpMulTest_o[0].ACLR
areset => expSum_uid44_fpMulTest_o[1].ACLR
areset => expSum_uid44_fpMulTest_o[2].ACLR
areset => expSum_uid44_fpMulTest_o[3].ACLR
areset => expSum_uid44_fpMulTest_o[4].ACLR
areset => expSum_uid44_fpMulTest_o[5].ACLR
areset => expSum_uid44_fpMulTest_o[6].ACLR
areset => expSum_uid44_fpMulTest_o[7].ACLR
areset => expSum_uid44_fpMulTest_o[8].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][0].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][1].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][2].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][3].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][4].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][5].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][6].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][7].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][8].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][9].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][10].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][11].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][12].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][13].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][14].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][15].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][16].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][17].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][18].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][19].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][20].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][21].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][22].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][23].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][24].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][25].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][26].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][27].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][28].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][29].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][30].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][31].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][32].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][33].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][34].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][35].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][36].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][37].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][38].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][39].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][40].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][41].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][42].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][43].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][44].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][45].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][46].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][47].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][0].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][1].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][2].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][3].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][4].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][5].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][6].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][7].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][8].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][9].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][10].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][11].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][12].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][13].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][14].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][15].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][16].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][17].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][18].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][19].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][20].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][21].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][22].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][23].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][0].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][1].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][2].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][3].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][4].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][5].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][6].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][7].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][8].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][9].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][10].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][11].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][12].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][13].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][14].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][15].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][16].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][17].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][18].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][19].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][20].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][21].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][22].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][23].ACLR
areset => dspba_delay:redist5_fracXIsZero_uid17_fpMulTest_q_2.aclr
areset => dspba_delay:expXIsMax_uid16_fpMulTest_delay.aclr
areset => dspba_delay:redist6_expXIsMax_uid16_fpMulTest_q_2.aclr
areset => dspba_delay:excZ_y_uid29_fpMulTest_delay.aclr
areset => dspba_delay:redist4_excZ_y_uid29_fpMulTest_q_2.aclr
areset => dspba_delay:fracXIsZero_uid31_fpMulTest_delay.aclr
areset => dspba_delay:redist2_fracXIsZero_uid31_fpMulTest_q_2.aclr
areset => dspba_delay:expXIsMax_uid30_fpMulTest_delay.aclr
areset => dspba_delay:redist3_expXIsMax_uid30_fpMulTest_q_2.aclr
areset => dspba_delay:excZ_x_uid15_fpMulTest_delay.aclr
areset => dspba_delay:redist7_excZ_x_uid15_fpMulTest_q_2.aclr
areset => dspba_delay:signR_uid48_fpMulTest_delay.aclr
areset => dspba_delay:redist0_signR_uid48_fpMulTest_q_2.aclr
areset => dspba_delay:prodXY_uid105_prod_uid47_fpMulTest_cma_delay.aclr
areset => dspba_delay:redist1_expSum_uid44_fpMulTest_q_2.aclr


|IIR|FP_MULT:mult_b3|FP_MULT_0002:fp_mult_inst|dspba_delay:fracXIsZero_uid17_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_b3|FP_MULT_0002:fp_mult_inst|dspba_delay:redist5_fracXIsZero_uid17_fpMulTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_b3|FP_MULT_0002:fp_mult_inst|dspba_delay:expXIsMax_uid16_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_b3|FP_MULT_0002:fp_mult_inst|dspba_delay:redist6_expXIsMax_uid16_fpMulTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_b3|FP_MULT_0002:fp_mult_inst|dspba_delay:excZ_y_uid29_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_b3|FP_MULT_0002:fp_mult_inst|dspba_delay:redist4_excZ_y_uid29_fpMulTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_b3|FP_MULT_0002:fp_mult_inst|dspba_delay:fracXIsZero_uid31_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_b3|FP_MULT_0002:fp_mult_inst|dspba_delay:redist2_fracXIsZero_uid31_fpMulTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_b3|FP_MULT_0002:fp_mult_inst|dspba_delay:expXIsMax_uid30_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_b3|FP_MULT_0002:fp_mult_inst|dspba_delay:redist3_expXIsMax_uid30_fpMulTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_b3|FP_MULT_0002:fp_mult_inst|dspba_delay:excZ_x_uid15_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_b3|FP_MULT_0002:fp_mult_inst|dspba_delay:redist7_excZ_x_uid15_fpMulTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_b3|FP_MULT_0002:fp_mult_inst|dspba_delay:signR_uid48_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_b3|FP_MULT_0002:fp_mult_inst|dspba_delay:redist0_signR_uid48_fpMulTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_b3|FP_MULT_0002:fp_mult_inst|dspba_delay:prodXY_uid105_prod_uid47_fpMulTest_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xin[26] => xout[26].DATAIN
xin[27] => xout[27].DATAIN
xin[28] => xout[28].DATAIN
xin[29] => xout[29].DATAIN
xin[30] => xout[30].DATAIN
xin[31] => xout[31].DATAIN
xin[32] => xout[32].DATAIN
xin[33] => xout[33].DATAIN
xin[34] => xout[34].DATAIN
xin[35] => xout[35].DATAIN
xin[36] => xout[36].DATAIN
xin[37] => xout[37].DATAIN
xin[38] => xout[38].DATAIN
xin[39] => xout[39].DATAIN
xin[40] => xout[40].DATAIN
xin[41] => xout[41].DATAIN
xin[42] => xout[42].DATAIN
xin[43] => xout[43].DATAIN
xin[44] => xout[44].DATAIN
xin[45] => xout[45].DATAIN
xin[46] => xout[46].DATAIN
xin[47] => xout[47].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= xin[26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= xin[27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= xin[28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= xin[29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= xin[30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= xin[31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= xin[32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= xin[33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= xin[34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= xin[35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= xin[36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= xin[37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= xin[38].DB_MAX_OUTPUT_PORT_TYPE
xout[39] <= xin[39].DB_MAX_OUTPUT_PORT_TYPE
xout[40] <= xin[40].DB_MAX_OUTPUT_PORT_TYPE
xout[41] <= xin[41].DB_MAX_OUTPUT_PORT_TYPE
xout[42] <= xin[42].DB_MAX_OUTPUT_PORT_TYPE
xout[43] <= xin[43].DB_MAX_OUTPUT_PORT_TYPE
xout[44] <= xin[44].DB_MAX_OUTPUT_PORT_TYPE
xout[45] <= xin[45].DB_MAX_OUTPUT_PORT_TYPE
xout[46] <= xin[46].DB_MAX_OUTPUT_PORT_TYPE
xout[47] <= xin[47].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_b3|FP_MULT_0002:fp_mult_inst|dspba_delay:redist1_expSum_uid44_fpMulTest_q_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_a3
clk => clk.IN1
areset => areset.IN1
en[0] => en[0].IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
q[0] <= FP_MULT_0002:fp_mult_inst.q
q[1] <= FP_MULT_0002:fp_mult_inst.q
q[2] <= FP_MULT_0002:fp_mult_inst.q
q[3] <= FP_MULT_0002:fp_mult_inst.q
q[4] <= FP_MULT_0002:fp_mult_inst.q
q[5] <= FP_MULT_0002:fp_mult_inst.q
q[6] <= FP_MULT_0002:fp_mult_inst.q
q[7] <= FP_MULT_0002:fp_mult_inst.q
q[8] <= FP_MULT_0002:fp_mult_inst.q
q[9] <= FP_MULT_0002:fp_mult_inst.q
q[10] <= FP_MULT_0002:fp_mult_inst.q
q[11] <= FP_MULT_0002:fp_mult_inst.q
q[12] <= FP_MULT_0002:fp_mult_inst.q
q[13] <= FP_MULT_0002:fp_mult_inst.q
q[14] <= FP_MULT_0002:fp_mult_inst.q
q[15] <= FP_MULT_0002:fp_mult_inst.q
q[16] <= FP_MULT_0002:fp_mult_inst.q
q[17] <= FP_MULT_0002:fp_mult_inst.q
q[18] <= FP_MULT_0002:fp_mult_inst.q
q[19] <= FP_MULT_0002:fp_mult_inst.q
q[20] <= FP_MULT_0002:fp_mult_inst.q
q[21] <= FP_MULT_0002:fp_mult_inst.q
q[22] <= FP_MULT_0002:fp_mult_inst.q
q[23] <= FP_MULT_0002:fp_mult_inst.q
q[24] <= FP_MULT_0002:fp_mult_inst.q
q[25] <= FP_MULT_0002:fp_mult_inst.q
q[26] <= FP_MULT_0002:fp_mult_inst.q
q[27] <= FP_MULT_0002:fp_mult_inst.q
q[28] <= FP_MULT_0002:fp_mult_inst.q
q[29] <= FP_MULT_0002:fp_mult_inst.q
q[30] <= FP_MULT_0002:fp_mult_inst.q
q[31] <= FP_MULT_0002:fp_mult_inst.q


|IIR|FP_MULT:mult_a3|FP_MULT_0002:fp_mult_inst
a[0] => Equal0.IN45
a[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][0].DATAIN
a[1] => Equal0.IN44
a[1] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][1].DATAIN
a[2] => Equal0.IN43
a[2] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][2].DATAIN
a[3] => Equal0.IN42
a[3] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][3].DATAIN
a[4] => Equal0.IN41
a[4] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][4].DATAIN
a[5] => Equal0.IN40
a[5] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][5].DATAIN
a[6] => Equal0.IN39
a[6] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][6].DATAIN
a[7] => Equal0.IN38
a[7] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][7].DATAIN
a[8] => Equal0.IN37
a[8] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][8].DATAIN
a[9] => Equal0.IN36
a[9] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][9].DATAIN
a[10] => Equal0.IN35
a[10] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][10].DATAIN
a[11] => Equal0.IN34
a[11] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][11].DATAIN
a[12] => Equal0.IN33
a[12] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][12].DATAIN
a[13] => Equal0.IN32
a[13] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][13].DATAIN
a[14] => Equal0.IN31
a[14] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][14].DATAIN
a[15] => Equal0.IN30
a[15] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][15].DATAIN
a[16] => Equal0.IN29
a[16] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][16].DATAIN
a[17] => Equal0.IN28
a[17] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][17].DATAIN
a[18] => Equal0.IN27
a[18] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][18].DATAIN
a[19] => Equal0.IN26
a[19] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][19].DATAIN
a[20] => Equal0.IN25
a[20] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][20].DATAIN
a[21] => Equal0.IN24
a[21] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][21].DATAIN
a[22] => Equal0.IN23
a[22] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][22].DATAIN
a[23] => Add0.IN10
a[23] => Equal1.IN7
a[23] => Equal5.IN7
a[24] => Add0.IN9
a[24] => Equal1.IN6
a[24] => Equal5.IN6
a[25] => Add0.IN8
a[25] => Equal1.IN5
a[25] => Equal5.IN5
a[26] => Add0.IN7
a[26] => Equal1.IN4
a[26] => Equal5.IN4
a[27] => Add0.IN6
a[27] => Equal1.IN3
a[27] => Equal5.IN3
a[28] => Add0.IN5
a[28] => Equal1.IN2
a[28] => Equal5.IN2
a[29] => Add0.IN4
a[29] => Equal1.IN1
a[29] => Equal5.IN1
a[30] => Add0.IN3
a[30] => Equal1.IN0
a[30] => Equal5.IN0
a[31] => signR_uid48_fpMulTest_qi[0].IN0
b[0] => Equal3.IN45
b[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][0].DATAIN
b[1] => Equal3.IN44
b[1] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][1].DATAIN
b[2] => Equal3.IN43
b[2] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][2].DATAIN
b[3] => Equal3.IN42
b[3] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][3].DATAIN
b[4] => Equal3.IN41
b[4] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][4].DATAIN
b[5] => Equal3.IN40
b[5] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][5].DATAIN
b[6] => Equal3.IN39
b[6] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][6].DATAIN
b[7] => Equal3.IN38
b[7] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][7].DATAIN
b[8] => Equal3.IN37
b[8] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][8].DATAIN
b[9] => Equal3.IN36
b[9] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][9].DATAIN
b[10] => Equal3.IN35
b[10] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][10].DATAIN
b[11] => Equal3.IN34
b[11] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][11].DATAIN
b[12] => Equal3.IN33
b[12] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][12].DATAIN
b[13] => Equal3.IN32
b[13] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][13].DATAIN
b[14] => Equal3.IN31
b[14] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][14].DATAIN
b[15] => Equal3.IN30
b[15] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][15].DATAIN
b[16] => Equal3.IN29
b[16] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][16].DATAIN
b[17] => Equal3.IN28
b[17] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][17].DATAIN
b[18] => Equal3.IN27
b[18] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][18].DATAIN
b[19] => Equal3.IN26
b[19] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][19].DATAIN
b[20] => Equal3.IN25
b[20] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][20].DATAIN
b[21] => Equal3.IN24
b[21] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][21].DATAIN
b[22] => Equal3.IN23
b[22] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][22].DATAIN
b[23] => Add0.IN18
b[23] => Equal2.IN7
b[23] => Equal4.IN7
b[24] => Add0.IN17
b[24] => Equal2.IN6
b[24] => Equal4.IN6
b[25] => Add0.IN16
b[25] => Equal2.IN5
b[25] => Equal4.IN5
b[26] => Add0.IN15
b[26] => Equal2.IN4
b[26] => Equal4.IN4
b[27] => Add0.IN14
b[27] => Equal2.IN3
b[27] => Equal4.IN3
b[28] => Add0.IN13
b[28] => Equal2.IN2
b[28] => Equal4.IN2
b[29] => Add0.IN12
b[29] => Equal2.IN1
b[29] => Equal4.IN1
b[30] => Add0.IN11
b[30] => Equal2.IN0
b[30] => Equal4.IN0
b[31] => signR_uid48_fpMulTest_qi[0].IN1
en[0] => dspba_delay:fracXIsZero_uid17_fpMulTest_delay.ena
en[0] => dspba_delay:redist5_fracXIsZero_uid17_fpMulTest_q_2.ena
en[0] => dspba_delay:expXIsMax_uid16_fpMulTest_delay.ena
en[0] => dspba_delay:redist6_expXIsMax_uid16_fpMulTest_q_2.ena
en[0] => dspba_delay:excZ_y_uid29_fpMulTest_delay.ena
en[0] => dspba_delay:redist4_excZ_y_uid29_fpMulTest_q_2.ena
en[0] => dspba_delay:fracXIsZero_uid31_fpMulTest_delay.ena
en[0] => dspba_delay:redist2_fracXIsZero_uid31_fpMulTest_q_2.ena
en[0] => dspba_delay:expXIsMax_uid30_fpMulTest_delay.ena
en[0] => dspba_delay:redist3_expXIsMax_uid30_fpMulTest_q_2.ena
en[0] => dspba_delay:excZ_x_uid15_fpMulTest_delay.ena
en[0] => dspba_delay:redist7_excZ_x_uid15_fpMulTest_q_2.ena
en[0] => dspba_delay:signR_uid48_fpMulTest_delay.ena
en[0] => dspba_delay:redist0_signR_uid48_fpMulTest_q_2.ena
en[0] => dspba_delay:prodXY_uid105_prod_uid47_fpMulTest_cma_delay.ena
en[0] => dspba_delay:redist1_expSum_uid44_fpMulTest_q_2.ena
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][23].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][22].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][21].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][20].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][19].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][18].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][17].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][16].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][15].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][14].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][13].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][12].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][11].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][10].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][9].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][8].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][7].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][6].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][5].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][4].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][3].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][2].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][1].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][0].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][23].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][22].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][21].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][20].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][19].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][18].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][17].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][16].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][15].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][14].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][13].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][12].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][11].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][10].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][9].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][8].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][7].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][6].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][5].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][4].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][3].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][2].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][1].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][0].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][47].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][46].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][45].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][44].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][43].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][42].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][41].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][40].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][39].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][38].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][37].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][36].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][35].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][34].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][33].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][32].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][31].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][30].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][29].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][28].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][27].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][26].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][25].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][24].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][23].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][22].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][21].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][20].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][19].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][18].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][17].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][16].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][15].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][14].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][13].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][12].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][11].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][10].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][9].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][8].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][7].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][6].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][5].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][4].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][3].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][2].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][1].ENA
en[0] => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][0].ENA
en[0] => expSum_uid44_fpMulTest_o[8].ENA
en[0] => expSum_uid44_fpMulTest_o[7].ENA
en[0] => expSum_uid44_fpMulTest_o[6].ENA
en[0] => expSum_uid44_fpMulTest_o[5].ENA
en[0] => expSum_uid44_fpMulTest_o[4].ENA
en[0] => expSum_uid44_fpMulTest_o[3].ENA
en[0] => expSum_uid44_fpMulTest_o[2].ENA
en[0] => expSum_uid44_fpMulTest_o[1].ENA
en[0] => expSum_uid44_fpMulTest_o[0].ENA
q[0] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= signRPostExc_uid102_fpMulTest_q.DB_MAX_OUTPUT_PORT_TYPE
clk => dspba_delay:fracXIsZero_uid17_fpMulTest_delay.clk
clk => expSum_uid44_fpMulTest_o[0].CLK
clk => expSum_uid44_fpMulTest_o[1].CLK
clk => expSum_uid44_fpMulTest_o[2].CLK
clk => expSum_uid44_fpMulTest_o[3].CLK
clk => expSum_uid44_fpMulTest_o[4].CLK
clk => expSum_uid44_fpMulTest_o[5].CLK
clk => expSum_uid44_fpMulTest_o[6].CLK
clk => expSum_uid44_fpMulTest_o[7].CLK
clk => expSum_uid44_fpMulTest_o[8].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][0].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][1].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][2].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][3].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][4].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][5].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][6].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][7].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][8].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][9].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][10].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][11].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][12].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][13].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][14].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][15].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][16].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][17].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][18].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][19].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][20].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][21].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][22].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][23].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][24].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][25].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][26].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][27].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][28].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][29].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][30].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][31].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][32].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][33].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][34].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][35].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][36].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][37].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][38].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][39].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][40].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][41].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][42].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][43].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][44].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][45].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][46].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][47].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][0].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][1].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][2].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][3].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][4].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][5].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][6].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][7].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][8].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][9].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][10].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][11].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][12].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][13].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][14].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][15].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][16].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][17].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][18].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][19].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][20].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][21].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][22].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][23].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][0].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][1].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][2].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][3].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][4].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][5].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][6].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][7].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][8].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][9].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][10].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][11].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][12].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][13].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][14].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][15].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][16].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][17].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][18].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][19].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][20].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][21].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][22].CLK
clk => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][23].CLK
clk => dspba_delay:redist5_fracXIsZero_uid17_fpMulTest_q_2.clk
clk => dspba_delay:expXIsMax_uid16_fpMulTest_delay.clk
clk => dspba_delay:redist6_expXIsMax_uid16_fpMulTest_q_2.clk
clk => dspba_delay:excZ_y_uid29_fpMulTest_delay.clk
clk => dspba_delay:redist4_excZ_y_uid29_fpMulTest_q_2.clk
clk => dspba_delay:fracXIsZero_uid31_fpMulTest_delay.clk
clk => dspba_delay:redist2_fracXIsZero_uid31_fpMulTest_q_2.clk
clk => dspba_delay:expXIsMax_uid30_fpMulTest_delay.clk
clk => dspba_delay:redist3_expXIsMax_uid30_fpMulTest_q_2.clk
clk => dspba_delay:excZ_x_uid15_fpMulTest_delay.clk
clk => dspba_delay:redist7_excZ_x_uid15_fpMulTest_q_2.clk
clk => dspba_delay:signR_uid48_fpMulTest_delay.clk
clk => dspba_delay:redist0_signR_uid48_fpMulTest_q_2.clk
clk => dspba_delay:prodXY_uid105_prod_uid47_fpMulTest_cma_delay.clk
clk => dspba_delay:redist1_expSum_uid44_fpMulTest_q_2.clk
areset => dspba_delay:fracXIsZero_uid17_fpMulTest_delay.aclr
areset => expSum_uid44_fpMulTest_o[0].ACLR
areset => expSum_uid44_fpMulTest_o[1].ACLR
areset => expSum_uid44_fpMulTest_o[2].ACLR
areset => expSum_uid44_fpMulTest_o[3].ACLR
areset => expSum_uid44_fpMulTest_o[4].ACLR
areset => expSum_uid44_fpMulTest_o[5].ACLR
areset => expSum_uid44_fpMulTest_o[6].ACLR
areset => expSum_uid44_fpMulTest_o[7].ACLR
areset => expSum_uid44_fpMulTest_o[8].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][0].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][1].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][2].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][3].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][4].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][5].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][6].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][7].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][8].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][9].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][10].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][11].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][12].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][13].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][14].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][15].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][16].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][17].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][18].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][19].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][20].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][21].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][22].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][23].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][24].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][25].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][26].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][27].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][28].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][29].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][30].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][31].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][32].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][33].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][34].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][35].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][36].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][37].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][38].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][39].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][40].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][41].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][42].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][43].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][44].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][45].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][46].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_s[0][47].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][0].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][1].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][2].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][3].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][4].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][5].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][6].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][7].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][8].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][9].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][10].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][11].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][12].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][13].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][14].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][15].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][16].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][17].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][18].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][19].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][20].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][21].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][22].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_c0[0][23].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][0].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][1].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][2].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][3].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][4].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][5].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][6].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][7].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][8].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][9].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][10].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][11].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][12].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][13].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][14].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][15].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][16].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][17].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][18].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][19].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][20].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][21].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][22].ACLR
areset => prodXY_uid105_prod_uid47_fpMulTest_cma_a0[0][23].ACLR
areset => dspba_delay:redist5_fracXIsZero_uid17_fpMulTest_q_2.aclr
areset => dspba_delay:expXIsMax_uid16_fpMulTest_delay.aclr
areset => dspba_delay:redist6_expXIsMax_uid16_fpMulTest_q_2.aclr
areset => dspba_delay:excZ_y_uid29_fpMulTest_delay.aclr
areset => dspba_delay:redist4_excZ_y_uid29_fpMulTest_q_2.aclr
areset => dspba_delay:fracXIsZero_uid31_fpMulTest_delay.aclr
areset => dspba_delay:redist2_fracXIsZero_uid31_fpMulTest_q_2.aclr
areset => dspba_delay:expXIsMax_uid30_fpMulTest_delay.aclr
areset => dspba_delay:redist3_expXIsMax_uid30_fpMulTest_q_2.aclr
areset => dspba_delay:excZ_x_uid15_fpMulTest_delay.aclr
areset => dspba_delay:redist7_excZ_x_uid15_fpMulTest_q_2.aclr
areset => dspba_delay:signR_uid48_fpMulTest_delay.aclr
areset => dspba_delay:redist0_signR_uid48_fpMulTest_q_2.aclr
areset => dspba_delay:prodXY_uid105_prod_uid47_fpMulTest_cma_delay.aclr
areset => dspba_delay:redist1_expSum_uid44_fpMulTest_q_2.aclr


|IIR|FP_MULT:mult_a3|FP_MULT_0002:fp_mult_inst|dspba_delay:fracXIsZero_uid17_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_a3|FP_MULT_0002:fp_mult_inst|dspba_delay:redist5_fracXIsZero_uid17_fpMulTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_a3|FP_MULT_0002:fp_mult_inst|dspba_delay:expXIsMax_uid16_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_a3|FP_MULT_0002:fp_mult_inst|dspba_delay:redist6_expXIsMax_uid16_fpMulTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_a3|FP_MULT_0002:fp_mult_inst|dspba_delay:excZ_y_uid29_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_a3|FP_MULT_0002:fp_mult_inst|dspba_delay:redist4_excZ_y_uid29_fpMulTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_a3|FP_MULT_0002:fp_mult_inst|dspba_delay:fracXIsZero_uid31_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_a3|FP_MULT_0002:fp_mult_inst|dspba_delay:redist2_fracXIsZero_uid31_fpMulTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_a3|FP_MULT_0002:fp_mult_inst|dspba_delay:expXIsMax_uid30_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_a3|FP_MULT_0002:fp_mult_inst|dspba_delay:redist3_expXIsMax_uid30_fpMulTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_a3|FP_MULT_0002:fp_mult_inst|dspba_delay:excZ_x_uid15_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_a3|FP_MULT_0002:fp_mult_inst|dspba_delay:redist7_excZ_x_uid15_fpMulTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_a3|FP_MULT_0002:fp_mult_inst|dspba_delay:signR_uid48_fpMulTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_a3|FP_MULT_0002:fp_mult_inst|dspba_delay:redist0_signR_uid48_fpMulTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_a3|FP_MULT_0002:fp_mult_inst|dspba_delay:prodXY_uid105_prod_uid47_fpMulTest_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xin[26] => xout[26].DATAIN
xin[27] => xout[27].DATAIN
xin[28] => xout[28].DATAIN
xin[29] => xout[29].DATAIN
xin[30] => xout[30].DATAIN
xin[31] => xout[31].DATAIN
xin[32] => xout[32].DATAIN
xin[33] => xout[33].DATAIN
xin[34] => xout[34].DATAIN
xin[35] => xout[35].DATAIN
xin[36] => xout[36].DATAIN
xin[37] => xout[37].DATAIN
xin[38] => xout[38].DATAIN
xin[39] => xout[39].DATAIN
xin[40] => xout[40].DATAIN
xin[41] => xout[41].DATAIN
xin[42] => xout[42].DATAIN
xin[43] => xout[43].DATAIN
xin[44] => xout[44].DATAIN
xin[45] => xout[45].DATAIN
xin[46] => xout[46].DATAIN
xin[47] => xout[47].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= xin[26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= xin[27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= xin[28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= xin[29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= xin[30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= xin[31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= xin[32].DB_MAX_OUTPUT_PORT_TYPE
xout[33] <= xin[33].DB_MAX_OUTPUT_PORT_TYPE
xout[34] <= xin[34].DB_MAX_OUTPUT_PORT_TYPE
xout[35] <= xin[35].DB_MAX_OUTPUT_PORT_TYPE
xout[36] <= xin[36].DB_MAX_OUTPUT_PORT_TYPE
xout[37] <= xin[37].DB_MAX_OUTPUT_PORT_TYPE
xout[38] <= xin[38].DB_MAX_OUTPUT_PORT_TYPE
xout[39] <= xin[39].DB_MAX_OUTPUT_PORT_TYPE
xout[40] <= xin[40].DB_MAX_OUTPUT_PORT_TYPE
xout[41] <= xin[41].DB_MAX_OUTPUT_PORT_TYPE
xout[42] <= xin[42].DB_MAX_OUTPUT_PORT_TYPE
xout[43] <= xin[43].DB_MAX_OUTPUT_PORT_TYPE
xout[44] <= xin[44].DB_MAX_OUTPUT_PORT_TYPE
xout[45] <= xin[45].DB_MAX_OUTPUT_PORT_TYPE
xout[46] <= xin[46].DB_MAX_OUTPUT_PORT_TYPE
xout[47] <= xin[47].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_MULT:mult_a3|FP_MULT_0002:fp_mult_inst|dspba_delay:redist1_expSum_uid44_fpMulTest_q_2
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_ADD:add_b2
clk => clk.IN1
areset => areset.IN1
en[0] => en[0].IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
q[0] <= FP_ADD_0002:fp_add_inst.q
q[1] <= FP_ADD_0002:fp_add_inst.q
q[2] <= FP_ADD_0002:fp_add_inst.q
q[3] <= FP_ADD_0002:fp_add_inst.q
q[4] <= FP_ADD_0002:fp_add_inst.q
q[5] <= FP_ADD_0002:fp_add_inst.q
q[6] <= FP_ADD_0002:fp_add_inst.q
q[7] <= FP_ADD_0002:fp_add_inst.q
q[8] <= FP_ADD_0002:fp_add_inst.q
q[9] <= FP_ADD_0002:fp_add_inst.q
q[10] <= FP_ADD_0002:fp_add_inst.q
q[11] <= FP_ADD_0002:fp_add_inst.q
q[12] <= FP_ADD_0002:fp_add_inst.q
q[13] <= FP_ADD_0002:fp_add_inst.q
q[14] <= FP_ADD_0002:fp_add_inst.q
q[15] <= FP_ADD_0002:fp_add_inst.q
q[16] <= FP_ADD_0002:fp_add_inst.q
q[17] <= FP_ADD_0002:fp_add_inst.q
q[18] <= FP_ADD_0002:fp_add_inst.q
q[19] <= FP_ADD_0002:fp_add_inst.q
q[20] <= FP_ADD_0002:fp_add_inst.q
q[21] <= FP_ADD_0002:fp_add_inst.q
q[22] <= FP_ADD_0002:fp_add_inst.q
q[23] <= FP_ADD_0002:fp_add_inst.q
q[24] <= FP_ADD_0002:fp_add_inst.q
q[25] <= FP_ADD_0002:fp_add_inst.q
q[26] <= FP_ADD_0002:fp_add_inst.q
q[27] <= FP_ADD_0002:fp_add_inst.q
q[28] <= FP_ADD_0002:fp_add_inst.q
q[29] <= FP_ADD_0002:fp_add_inst.q
q[30] <= FP_ADD_0002:fp_add_inst.q
q[31] <= FP_ADD_0002:fp_add_inst.q


|IIR|FP_ADD:add_b2|FP_ADD_0002:fp_add_inst
a[0] => bSig_uid17_fpAddTest_q[0].DATAB
a[0] => frac_aSig_uid22_fpAddTest_b[0].DATAA
a[0] => Add0.IN66
a[1] => bSig_uid17_fpAddTest_q[1].DATAB
a[1] => frac_aSig_uid22_fpAddTest_b[1].DATAA
a[1] => Add0.IN65
a[2] => bSig_uid17_fpAddTest_q[2].DATAB
a[2] => frac_aSig_uid22_fpAddTest_b[2].DATAA
a[2] => Add0.IN64
a[3] => bSig_uid17_fpAddTest_q[3].DATAB
a[3] => frac_aSig_uid22_fpAddTest_b[3].DATAA
a[3] => Add0.IN63
a[4] => bSig_uid17_fpAddTest_q[4].DATAB
a[4] => frac_aSig_uid22_fpAddTest_b[4].DATAA
a[4] => Add0.IN62
a[5] => bSig_uid17_fpAddTest_q[5].DATAB
a[5] => frac_aSig_uid22_fpAddTest_b[5].DATAA
a[5] => Add0.IN61
a[6] => bSig_uid17_fpAddTest_q[6].DATAB
a[6] => frac_aSig_uid22_fpAddTest_b[6].DATAA
a[6] => Add0.IN60
a[7] => bSig_uid17_fpAddTest_q[7].DATAB
a[7] => frac_aSig_uid22_fpAddTest_b[7].DATAA
a[7] => Add0.IN59
a[8] => bSig_uid17_fpAddTest_q[8].DATAB
a[8] => frac_aSig_uid22_fpAddTest_b[8].DATAA
a[8] => Add0.IN58
a[9] => bSig_uid17_fpAddTest_q[9].DATAB
a[9] => frac_aSig_uid22_fpAddTest_b[9].DATAA
a[9] => Add0.IN57
a[10] => bSig_uid17_fpAddTest_q[10].DATAB
a[10] => frac_aSig_uid22_fpAddTest_b[10].DATAA
a[10] => Add0.IN56
a[11] => bSig_uid17_fpAddTest_q[11].DATAB
a[11] => frac_aSig_uid22_fpAddTest_b[11].DATAA
a[11] => Add0.IN55
a[12] => bSig_uid17_fpAddTest_q[12].DATAB
a[12] => frac_aSig_uid22_fpAddTest_b[12].DATAA
a[12] => Add0.IN54
a[13] => bSig_uid17_fpAddTest_q[13].DATAB
a[13] => frac_aSig_uid22_fpAddTest_b[13].DATAA
a[13] => Add0.IN53
a[14] => bSig_uid17_fpAddTest_q[14].DATAB
a[14] => frac_aSig_uid22_fpAddTest_b[14].DATAA
a[14] => Add0.IN52
a[15] => bSig_uid17_fpAddTest_q[15].DATAB
a[15] => frac_aSig_uid22_fpAddTest_b[15].DATAA
a[15] => Add0.IN51
a[16] => bSig_uid17_fpAddTest_q[16].DATAB
a[16] => frac_aSig_uid22_fpAddTest_b[16].DATAA
a[16] => Add0.IN50
a[17] => bSig_uid17_fpAddTest_q[17].DATAB
a[17] => frac_aSig_uid22_fpAddTest_b[17].DATAA
a[17] => Add0.IN49
a[18] => bSig_uid17_fpAddTest_q[18].DATAB
a[18] => frac_aSig_uid22_fpAddTest_b[18].DATAA
a[18] => Add0.IN48
a[19] => bSig_uid17_fpAddTest_q[19].DATAB
a[19] => frac_aSig_uid22_fpAddTest_b[19].DATAA
a[19] => Add0.IN47
a[20] => bSig_uid17_fpAddTest_q[20].DATAB
a[20] => frac_aSig_uid22_fpAddTest_b[20].DATAA
a[20] => Add0.IN46
a[21] => bSig_uid17_fpAddTest_q[21].DATAB
a[21] => frac_aSig_uid22_fpAddTest_b[21].DATAA
a[21] => Add0.IN45
a[22] => bSig_uid17_fpAddTest_q[22].DATAB
a[22] => frac_aSig_uid22_fpAddTest_b[22].DATAA
a[22] => Add0.IN44
a[23] => expAmExpB_uid60_fpAddTest_b[0].DATAB
a[23] => exp_aSig_uid21_fpAddTest_b[0].DATAA
a[23] => Add0.IN43
a[24] => expAmExpB_uid60_fpAddTest_b[1].DATAB
a[24] => exp_aSig_uid21_fpAddTest_b[1].DATAA
a[24] => Add0.IN42
a[25] => expAmExpB_uid60_fpAddTest_b[2].DATAB
a[25] => exp_aSig_uid21_fpAddTest_b[2].DATAA
a[25] => Add0.IN41
a[26] => expAmExpB_uid60_fpAddTest_b[3].DATAB
a[26] => exp_aSig_uid21_fpAddTest_b[3].DATAA
a[26] => Add0.IN40
a[27] => expAmExpB_uid60_fpAddTest_b[4].DATAB
a[27] => exp_aSig_uid21_fpAddTest_b[4].DATAA
a[27] => Add0.IN39
a[28] => expAmExpB_uid60_fpAddTest_b[5].DATAB
a[28] => exp_aSig_uid21_fpAddTest_b[5].DATAA
a[28] => Add0.IN38
a[29] => expAmExpB_uid60_fpAddTest_b[6].DATAB
a[29] => exp_aSig_uid21_fpAddTest_b[6].DATAA
a[29] => Add0.IN37
a[30] => expAmExpB_uid60_fpAddTest_b[7].DATAB
a[30] => exp_aSig_uid21_fpAddTest_b[7].DATAA
a[30] => Add0.IN36
a[31] => sigB_uid51_fpAddTest_b[0].DATAB
a[31] => sigA_uid50_fpAddTest_b[0].DATAA
b[0] => bSig_uid17_fpAddTest_q[0].DATAA
b[0] => frac_aSig_uid22_fpAddTest_b[0].DATAB
b[0] => Add0.IN35
b[1] => bSig_uid17_fpAddTest_q[1].DATAA
b[1] => frac_aSig_uid22_fpAddTest_b[1].DATAB
b[1] => Add0.IN34
b[2] => bSig_uid17_fpAddTest_q[2].DATAA
b[2] => frac_aSig_uid22_fpAddTest_b[2].DATAB
b[2] => Add0.IN33
b[3] => bSig_uid17_fpAddTest_q[3].DATAA
b[3] => frac_aSig_uid22_fpAddTest_b[3].DATAB
b[3] => Add0.IN32
b[4] => bSig_uid17_fpAddTest_q[4].DATAA
b[4] => frac_aSig_uid22_fpAddTest_b[4].DATAB
b[4] => Add0.IN31
b[5] => bSig_uid17_fpAddTest_q[5].DATAA
b[5] => frac_aSig_uid22_fpAddTest_b[5].DATAB
b[5] => Add0.IN30
b[6] => bSig_uid17_fpAddTest_q[6].DATAA
b[6] => frac_aSig_uid22_fpAddTest_b[6].DATAB
b[6] => Add0.IN29
b[7] => bSig_uid17_fpAddTest_q[7].DATAA
b[7] => frac_aSig_uid22_fpAddTest_b[7].DATAB
b[7] => Add0.IN28
b[8] => bSig_uid17_fpAddTest_q[8].DATAA
b[8] => frac_aSig_uid22_fpAddTest_b[8].DATAB
b[8] => Add0.IN27
b[9] => bSig_uid17_fpAddTest_q[9].DATAA
b[9] => frac_aSig_uid22_fpAddTest_b[9].DATAB
b[9] => Add0.IN26
b[10] => bSig_uid17_fpAddTest_q[10].DATAA
b[10] => frac_aSig_uid22_fpAddTest_b[10].DATAB
b[10] => Add0.IN25
b[11] => bSig_uid17_fpAddTest_q[11].DATAA
b[11] => frac_aSig_uid22_fpAddTest_b[11].DATAB
b[11] => Add0.IN24
b[12] => bSig_uid17_fpAddTest_q[12].DATAA
b[12] => frac_aSig_uid22_fpAddTest_b[12].DATAB
b[12] => Add0.IN23
b[13] => bSig_uid17_fpAddTest_q[13].DATAA
b[13] => frac_aSig_uid22_fpAddTest_b[13].DATAB
b[13] => Add0.IN22
b[14] => bSig_uid17_fpAddTest_q[14].DATAA
b[14] => frac_aSig_uid22_fpAddTest_b[14].DATAB
b[14] => Add0.IN21
b[15] => bSig_uid17_fpAddTest_q[15].DATAA
b[15] => frac_aSig_uid22_fpAddTest_b[15].DATAB
b[15] => Add0.IN20
b[16] => bSig_uid17_fpAddTest_q[16].DATAA
b[16] => frac_aSig_uid22_fpAddTest_b[16].DATAB
b[16] => Add0.IN19
b[17] => bSig_uid17_fpAddTest_q[17].DATAA
b[17] => frac_aSig_uid22_fpAddTest_b[17].DATAB
b[17] => Add0.IN18
b[18] => bSig_uid17_fpAddTest_q[18].DATAA
b[18] => frac_aSig_uid22_fpAddTest_b[18].DATAB
b[18] => Add0.IN17
b[19] => bSig_uid17_fpAddTest_q[19].DATAA
b[19] => frac_aSig_uid22_fpAddTest_b[19].DATAB
b[19] => Add0.IN16
b[20] => bSig_uid17_fpAddTest_q[20].DATAA
b[20] => frac_aSig_uid22_fpAddTest_b[20].DATAB
b[20] => Add0.IN15
b[21] => bSig_uid17_fpAddTest_q[21].DATAA
b[21] => frac_aSig_uid22_fpAddTest_b[21].DATAB
b[21] => Add0.IN14
b[22] => bSig_uid17_fpAddTest_q[22].DATAA
b[22] => frac_aSig_uid22_fpAddTest_b[22].DATAB
b[22] => Add0.IN13
b[23] => expAmExpB_uid60_fpAddTest_b[0].DATAA
b[23] => exp_aSig_uid21_fpAddTest_b[0].DATAB
b[23] => Add0.IN12
b[24] => expAmExpB_uid60_fpAddTest_b[1].DATAA
b[24] => exp_aSig_uid21_fpAddTest_b[1].DATAB
b[24] => Add0.IN11
b[25] => expAmExpB_uid60_fpAddTest_b[2].DATAA
b[25] => exp_aSig_uid21_fpAddTest_b[2].DATAB
b[25] => Add0.IN10
b[26] => expAmExpB_uid60_fpAddTest_b[3].DATAA
b[26] => exp_aSig_uid21_fpAddTest_b[3].DATAB
b[26] => Add0.IN9
b[27] => expAmExpB_uid60_fpAddTest_b[4].DATAA
b[27] => exp_aSig_uid21_fpAddTest_b[4].DATAB
b[27] => Add0.IN8
b[28] => expAmExpB_uid60_fpAddTest_b[5].DATAA
b[28] => exp_aSig_uid21_fpAddTest_b[5].DATAB
b[28] => Add0.IN7
b[29] => expAmExpB_uid60_fpAddTest_b[6].DATAA
b[29] => exp_aSig_uid21_fpAddTest_b[6].DATAB
b[29] => Add0.IN6
b[30] => expAmExpB_uid60_fpAddTest_b[7].DATAA
b[30] => exp_aSig_uid21_fpAddTest_b[7].DATAB
b[30] => Add0.IN5
b[31] => sigB_uid51_fpAddTest_b[0].DATAA
b[31] => sigA_uid50_fpAddTest_b[0].DATAB
en[0] => dspba_delay:effSub_uid52_fpAddTest_delay.ena
en[0] => dspba_delay:redist0_stickyBits_uid69_fpAddTest_merged_bit_select_c_1.ena
en[0] => dspba_delay:redist11_frac_aSig_uid22_fpAddTest_b_1.ena
en[0] => dspba_delay:cmpEQ_stickyBits_cZwF_uid71_fpAddTest_delay.ena
en[0] => dspba_delay:redist1_r_uid179_lzCountVal_uid85_fpAddTest_q_1.ena
en[0] => dspba_delay:redist6_sigA_uid50_fpAddTest_b_2.ena
en[0] => dspba_delay:expXIsMax_uid38_fpAddTest_delay.ena
en[0] => dspba_delay:redist9_expXIsMax_uid38_fpAddTest_q_2.ena
en[0] => dspba_delay:redist7_InvExpXIsZero_uid44_fpAddTest_q_2.ena
en[0] => dspba_delay:redist12_exp_aSig_uid21_fpAddTest_b_1.ena
en[0] => dspba_delay:expXIsMax_uid24_fpAddTest_delay.ena
en[0] => dspba_delay:excZ_aSig_uid16_uid23_fpAddTest_delay.ena
en[0] => dspba_delay:redist5_sigB_uid51_fpAddTest_b_2.ena
en[0] => dspba_delay:redist10_excZ_bSig_uid17_uid37_fpAddTest_q_2.ena
en[0] => dspba_delay:fracXIsZero_uid39_fpAddTest_delay.ena
en[0] => dspba_delay:redist8_fracXIsZero_uid39_fpAddTest_q_2.ena
en[0] => dspba_delay:fracXIsZero_uid25_fpAddTest_delay.ena
en[0] => dspba_delay:redist4_effSub_uid52_fpAddTest_q_2.ena
en[0] => dspba_delay:redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1.ena
en[0] => dspba_delay:redist3_fracGRS_uid84_fpAddTest_q_1.ena
en[0] => expInc_uid91_fpAddTest_o[8].ENA
en[0] => expInc_uid91_fpAddTest_o[7].ENA
en[0] => expInc_uid91_fpAddTest_o[6].ENA
en[0] => expInc_uid91_fpAddTest_o[5].ENA
en[0] => expInc_uid91_fpAddTest_o[4].ENA
en[0] => expInc_uid91_fpAddTest_o[3].ENA
en[0] => expInc_uid91_fpAddTest_o[2].ENA
en[0] => expInc_uid91_fpAddTest_o[1].ENA
en[0] => expInc_uid91_fpAddTest_o[0].ENA
q[0] <= Mux235.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= Mux234.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= Mux233.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= Mux232.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= Mux231.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= Mux230.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= Mux229.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= Mux228.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= Mux227.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= Mux226.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= Mux225.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= Mux224.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= Mux223.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= Mux222.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= Mux221.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= Mux220.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= Mux219.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= Mux218.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= Mux217.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= Mux216.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= Mux215.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= Mux214.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= Mux213.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= Mux212.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= Mux211.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= Mux210.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= Mux209.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= Mux208.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= Mux207.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= Mux206.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= Mux205.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= signRPostExc_uid139_fpAddTest_q.DB_MAX_OUTPUT_PORT_TYPE
clk => dspba_delay:effSub_uid52_fpAddTest_delay.clk
clk => expInc_uid91_fpAddTest_o[0].CLK
clk => expInc_uid91_fpAddTest_o[1].CLK
clk => expInc_uid91_fpAddTest_o[2].CLK
clk => expInc_uid91_fpAddTest_o[3].CLK
clk => expInc_uid91_fpAddTest_o[4].CLK
clk => expInc_uid91_fpAddTest_o[5].CLK
clk => expInc_uid91_fpAddTest_o[6].CLK
clk => expInc_uid91_fpAddTest_o[7].CLK
clk => expInc_uid91_fpAddTest_o[8].CLK
clk => dspba_delay:redist0_stickyBits_uid69_fpAddTest_merged_bit_select_c_1.clk
clk => dspba_delay:redist11_frac_aSig_uid22_fpAddTest_b_1.clk
clk => dspba_delay:cmpEQ_stickyBits_cZwF_uid71_fpAddTest_delay.clk
clk => dspba_delay:redist1_r_uid179_lzCountVal_uid85_fpAddTest_q_1.clk
clk => dspba_delay:redist6_sigA_uid50_fpAddTest_b_2.clk
clk => dspba_delay:expXIsMax_uid38_fpAddTest_delay.clk
clk => dspba_delay:redist9_expXIsMax_uid38_fpAddTest_q_2.clk
clk => dspba_delay:redist7_InvExpXIsZero_uid44_fpAddTest_q_2.clk
clk => dspba_delay:redist12_exp_aSig_uid21_fpAddTest_b_1.clk
clk => dspba_delay:expXIsMax_uid24_fpAddTest_delay.clk
clk => dspba_delay:excZ_aSig_uid16_uid23_fpAddTest_delay.clk
clk => dspba_delay:redist5_sigB_uid51_fpAddTest_b_2.clk
clk => dspba_delay:redist10_excZ_bSig_uid17_uid37_fpAddTest_q_2.clk
clk => dspba_delay:fracXIsZero_uid39_fpAddTest_delay.clk
clk => dspba_delay:redist8_fracXIsZero_uid39_fpAddTest_q_2.clk
clk => dspba_delay:fracXIsZero_uid25_fpAddTest_delay.clk
clk => dspba_delay:redist4_effSub_uid52_fpAddTest_q_2.clk
clk => dspba_delay:redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1.clk
clk => dspba_delay:redist3_fracGRS_uid84_fpAddTest_q_1.clk
areset => dspba_delay:effSub_uid52_fpAddTest_delay.aclr
areset => expInc_uid91_fpAddTest_o[0].ACLR
areset => expInc_uid91_fpAddTest_o[1].ACLR
areset => expInc_uid91_fpAddTest_o[2].ACLR
areset => expInc_uid91_fpAddTest_o[3].ACLR
areset => expInc_uid91_fpAddTest_o[4].ACLR
areset => expInc_uid91_fpAddTest_o[5].ACLR
areset => expInc_uid91_fpAddTest_o[6].ACLR
areset => expInc_uid91_fpAddTest_o[7].ACLR
areset => expInc_uid91_fpAddTest_o[8].ACLR
areset => dspba_delay:redist0_stickyBits_uid69_fpAddTest_merged_bit_select_c_1.aclr
areset => dspba_delay:redist11_frac_aSig_uid22_fpAddTest_b_1.aclr
areset => dspba_delay:cmpEQ_stickyBits_cZwF_uid71_fpAddTest_delay.aclr
areset => dspba_delay:redist1_r_uid179_lzCountVal_uid85_fpAddTest_q_1.aclr
areset => dspba_delay:redist6_sigA_uid50_fpAddTest_b_2.aclr
areset => dspba_delay:expXIsMax_uid38_fpAddTest_delay.aclr
areset => dspba_delay:redist9_expXIsMax_uid38_fpAddTest_q_2.aclr
areset => dspba_delay:redist7_InvExpXIsZero_uid44_fpAddTest_q_2.aclr
areset => dspba_delay:redist12_exp_aSig_uid21_fpAddTest_b_1.aclr
areset => dspba_delay:expXIsMax_uid24_fpAddTest_delay.aclr
areset => dspba_delay:excZ_aSig_uid16_uid23_fpAddTest_delay.aclr
areset => dspba_delay:redist5_sigB_uid51_fpAddTest_b_2.aclr
areset => dspba_delay:redist10_excZ_bSig_uid17_uid37_fpAddTest_q_2.aclr
areset => dspba_delay:fracXIsZero_uid39_fpAddTest_delay.aclr
areset => dspba_delay:redist8_fracXIsZero_uid39_fpAddTest_q_2.aclr
areset => dspba_delay:fracXIsZero_uid25_fpAddTest_delay.aclr
areset => dspba_delay:redist4_effSub_uid52_fpAddTest_q_2.aclr
areset => dspba_delay:redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1.aclr
areset => dspba_delay:redist3_fracGRS_uid84_fpAddTest_q_1.aclr


|IIR|FP_ADD:add_b2|FP_ADD_0002:fp_add_inst|dspba_delay:effSub_uid52_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_ADD:add_b2|FP_ADD_0002:fp_add_inst|dspba_delay:redist0_stickyBits_uid69_fpAddTest_merged_bit_select_c_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_ADD:add_b2|FP_ADD_0002:fp_add_inst|dspba_delay:redist11_frac_aSig_uid22_fpAddTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_ADD:add_b2|FP_ADD_0002:fp_add_inst|dspba_delay:cmpEQ_stickyBits_cZwF_uid71_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_ADD:add_b2|FP_ADD_0002:fp_add_inst|dspba_delay:redist1_r_uid179_lzCountVal_uid85_fpAddTest_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_ADD:add_b2|FP_ADD_0002:fp_add_inst|dspba_delay:redist6_sigA_uid50_fpAddTest_b_2
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_ADD:add_b2|FP_ADD_0002:fp_add_inst|dspba_delay:expXIsMax_uid38_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_ADD:add_b2|FP_ADD_0002:fp_add_inst|dspba_delay:redist9_expXIsMax_uid38_fpAddTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_ADD:add_b2|FP_ADD_0002:fp_add_inst|dspba_delay:redist7_InvExpXIsZero_uid44_fpAddTest_q_2
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_ADD:add_b2|FP_ADD_0002:fp_add_inst|dspba_delay:redist12_exp_aSig_uid21_fpAddTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_ADD:add_b2|FP_ADD_0002:fp_add_inst|dspba_delay:expXIsMax_uid24_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_ADD:add_b2|FP_ADD_0002:fp_add_inst|dspba_delay:excZ_aSig_uid16_uid23_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_ADD:add_b2|FP_ADD_0002:fp_add_inst|dspba_delay:redist5_sigB_uid51_fpAddTest_b_2
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_ADD:add_b2|FP_ADD_0002:fp_add_inst|dspba_delay:redist10_excZ_bSig_uid17_uid37_fpAddTest_q_2
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_ADD:add_b2|FP_ADD_0002:fp_add_inst|dspba_delay:fracXIsZero_uid39_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_ADD:add_b2|FP_ADD_0002:fp_add_inst|dspba_delay:redist8_fracXIsZero_uid39_fpAddTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_ADD:add_b2|FP_ADD_0002:fp_add_inst|dspba_delay:fracXIsZero_uid25_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_ADD:add_b2|FP_ADD_0002:fp_add_inst|dspba_delay:redist4_effSub_uid52_fpAddTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_ADD:add_b2|FP_ADD_0002:fp_add_inst|dspba_delay:redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_ADD:add_b2|FP_ADD_0002:fp_add_inst|dspba_delay:redist3_fracGRS_uid84_fpAddTest_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_ADD:add_b3
clk => clk.IN1
areset => areset.IN1
en[0] => en[0].IN1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
q[0] <= FP_ADD_0002:fp_add_inst.q
q[1] <= FP_ADD_0002:fp_add_inst.q
q[2] <= FP_ADD_0002:fp_add_inst.q
q[3] <= FP_ADD_0002:fp_add_inst.q
q[4] <= FP_ADD_0002:fp_add_inst.q
q[5] <= FP_ADD_0002:fp_add_inst.q
q[6] <= FP_ADD_0002:fp_add_inst.q
q[7] <= FP_ADD_0002:fp_add_inst.q
q[8] <= FP_ADD_0002:fp_add_inst.q
q[9] <= FP_ADD_0002:fp_add_inst.q
q[10] <= FP_ADD_0002:fp_add_inst.q
q[11] <= FP_ADD_0002:fp_add_inst.q
q[12] <= FP_ADD_0002:fp_add_inst.q
q[13] <= FP_ADD_0002:fp_add_inst.q
q[14] <= FP_ADD_0002:fp_add_inst.q
q[15] <= FP_ADD_0002:fp_add_inst.q
q[16] <= FP_ADD_0002:fp_add_inst.q
q[17] <= FP_ADD_0002:fp_add_inst.q
q[18] <= FP_ADD_0002:fp_add_inst.q
q[19] <= FP_ADD_0002:fp_add_inst.q
q[20] <= FP_ADD_0002:fp_add_inst.q
q[21] <= FP_ADD_0002:fp_add_inst.q
q[22] <= FP_ADD_0002:fp_add_inst.q
q[23] <= FP_ADD_0002:fp_add_inst.q
q[24] <= FP_ADD_0002:fp_add_inst.q
q[25] <= FP_ADD_0002:fp_add_inst.q
q[26] <= FP_ADD_0002:fp_add_inst.q
q[27] <= FP_ADD_0002:fp_add_inst.q
q[28] <= FP_ADD_0002:fp_add_inst.q
q[29] <= FP_ADD_0002:fp_add_inst.q
q[30] <= FP_ADD_0002:fp_add_inst.q
q[31] <= FP_ADD_0002:fp_add_inst.q


|IIR|FP_ADD:add_b3|FP_ADD_0002:fp_add_inst
a[0] => bSig_uid17_fpAddTest_q[0].DATAB
a[0] => frac_aSig_uid22_fpAddTest_b[0].DATAA
a[0] => Add0.IN66
a[1] => bSig_uid17_fpAddTest_q[1].DATAB
a[1] => frac_aSig_uid22_fpAddTest_b[1].DATAA
a[1] => Add0.IN65
a[2] => bSig_uid17_fpAddTest_q[2].DATAB
a[2] => frac_aSig_uid22_fpAddTest_b[2].DATAA
a[2] => Add0.IN64
a[3] => bSig_uid17_fpAddTest_q[3].DATAB
a[3] => frac_aSig_uid22_fpAddTest_b[3].DATAA
a[3] => Add0.IN63
a[4] => bSig_uid17_fpAddTest_q[4].DATAB
a[4] => frac_aSig_uid22_fpAddTest_b[4].DATAA
a[4] => Add0.IN62
a[5] => bSig_uid17_fpAddTest_q[5].DATAB
a[5] => frac_aSig_uid22_fpAddTest_b[5].DATAA
a[5] => Add0.IN61
a[6] => bSig_uid17_fpAddTest_q[6].DATAB
a[6] => frac_aSig_uid22_fpAddTest_b[6].DATAA
a[6] => Add0.IN60
a[7] => bSig_uid17_fpAddTest_q[7].DATAB
a[7] => frac_aSig_uid22_fpAddTest_b[7].DATAA
a[7] => Add0.IN59
a[8] => bSig_uid17_fpAddTest_q[8].DATAB
a[8] => frac_aSig_uid22_fpAddTest_b[8].DATAA
a[8] => Add0.IN58
a[9] => bSig_uid17_fpAddTest_q[9].DATAB
a[9] => frac_aSig_uid22_fpAddTest_b[9].DATAA
a[9] => Add0.IN57
a[10] => bSig_uid17_fpAddTest_q[10].DATAB
a[10] => frac_aSig_uid22_fpAddTest_b[10].DATAA
a[10] => Add0.IN56
a[11] => bSig_uid17_fpAddTest_q[11].DATAB
a[11] => frac_aSig_uid22_fpAddTest_b[11].DATAA
a[11] => Add0.IN55
a[12] => bSig_uid17_fpAddTest_q[12].DATAB
a[12] => frac_aSig_uid22_fpAddTest_b[12].DATAA
a[12] => Add0.IN54
a[13] => bSig_uid17_fpAddTest_q[13].DATAB
a[13] => frac_aSig_uid22_fpAddTest_b[13].DATAA
a[13] => Add0.IN53
a[14] => bSig_uid17_fpAddTest_q[14].DATAB
a[14] => frac_aSig_uid22_fpAddTest_b[14].DATAA
a[14] => Add0.IN52
a[15] => bSig_uid17_fpAddTest_q[15].DATAB
a[15] => frac_aSig_uid22_fpAddTest_b[15].DATAA
a[15] => Add0.IN51
a[16] => bSig_uid17_fpAddTest_q[16].DATAB
a[16] => frac_aSig_uid22_fpAddTest_b[16].DATAA
a[16] => Add0.IN50
a[17] => bSig_uid17_fpAddTest_q[17].DATAB
a[17] => frac_aSig_uid22_fpAddTest_b[17].DATAA
a[17] => Add0.IN49
a[18] => bSig_uid17_fpAddTest_q[18].DATAB
a[18] => frac_aSig_uid22_fpAddTest_b[18].DATAA
a[18] => Add0.IN48
a[19] => bSig_uid17_fpAddTest_q[19].DATAB
a[19] => frac_aSig_uid22_fpAddTest_b[19].DATAA
a[19] => Add0.IN47
a[20] => bSig_uid17_fpAddTest_q[20].DATAB
a[20] => frac_aSig_uid22_fpAddTest_b[20].DATAA
a[20] => Add0.IN46
a[21] => bSig_uid17_fpAddTest_q[21].DATAB
a[21] => frac_aSig_uid22_fpAddTest_b[21].DATAA
a[21] => Add0.IN45
a[22] => bSig_uid17_fpAddTest_q[22].DATAB
a[22] => frac_aSig_uid22_fpAddTest_b[22].DATAA
a[22] => Add0.IN44
a[23] => expAmExpB_uid60_fpAddTest_b[0].DATAB
a[23] => exp_aSig_uid21_fpAddTest_b[0].DATAA
a[23] => Add0.IN43
a[24] => expAmExpB_uid60_fpAddTest_b[1].DATAB
a[24] => exp_aSig_uid21_fpAddTest_b[1].DATAA
a[24] => Add0.IN42
a[25] => expAmExpB_uid60_fpAddTest_b[2].DATAB
a[25] => exp_aSig_uid21_fpAddTest_b[2].DATAA
a[25] => Add0.IN41
a[26] => expAmExpB_uid60_fpAddTest_b[3].DATAB
a[26] => exp_aSig_uid21_fpAddTest_b[3].DATAA
a[26] => Add0.IN40
a[27] => expAmExpB_uid60_fpAddTest_b[4].DATAB
a[27] => exp_aSig_uid21_fpAddTest_b[4].DATAA
a[27] => Add0.IN39
a[28] => expAmExpB_uid60_fpAddTest_b[5].DATAB
a[28] => exp_aSig_uid21_fpAddTest_b[5].DATAA
a[28] => Add0.IN38
a[29] => expAmExpB_uid60_fpAddTest_b[6].DATAB
a[29] => exp_aSig_uid21_fpAddTest_b[6].DATAA
a[29] => Add0.IN37
a[30] => expAmExpB_uid60_fpAddTest_b[7].DATAB
a[30] => exp_aSig_uid21_fpAddTest_b[7].DATAA
a[30] => Add0.IN36
a[31] => sigB_uid51_fpAddTest_b[0].DATAB
a[31] => sigA_uid50_fpAddTest_b[0].DATAA
b[0] => bSig_uid17_fpAddTest_q[0].DATAA
b[0] => frac_aSig_uid22_fpAddTest_b[0].DATAB
b[0] => Add0.IN35
b[1] => bSig_uid17_fpAddTest_q[1].DATAA
b[1] => frac_aSig_uid22_fpAddTest_b[1].DATAB
b[1] => Add0.IN34
b[2] => bSig_uid17_fpAddTest_q[2].DATAA
b[2] => frac_aSig_uid22_fpAddTest_b[2].DATAB
b[2] => Add0.IN33
b[3] => bSig_uid17_fpAddTest_q[3].DATAA
b[3] => frac_aSig_uid22_fpAddTest_b[3].DATAB
b[3] => Add0.IN32
b[4] => bSig_uid17_fpAddTest_q[4].DATAA
b[4] => frac_aSig_uid22_fpAddTest_b[4].DATAB
b[4] => Add0.IN31
b[5] => bSig_uid17_fpAddTest_q[5].DATAA
b[5] => frac_aSig_uid22_fpAddTest_b[5].DATAB
b[5] => Add0.IN30
b[6] => bSig_uid17_fpAddTest_q[6].DATAA
b[6] => frac_aSig_uid22_fpAddTest_b[6].DATAB
b[6] => Add0.IN29
b[7] => bSig_uid17_fpAddTest_q[7].DATAA
b[7] => frac_aSig_uid22_fpAddTest_b[7].DATAB
b[7] => Add0.IN28
b[8] => bSig_uid17_fpAddTest_q[8].DATAA
b[8] => frac_aSig_uid22_fpAddTest_b[8].DATAB
b[8] => Add0.IN27
b[9] => bSig_uid17_fpAddTest_q[9].DATAA
b[9] => frac_aSig_uid22_fpAddTest_b[9].DATAB
b[9] => Add0.IN26
b[10] => bSig_uid17_fpAddTest_q[10].DATAA
b[10] => frac_aSig_uid22_fpAddTest_b[10].DATAB
b[10] => Add0.IN25
b[11] => bSig_uid17_fpAddTest_q[11].DATAA
b[11] => frac_aSig_uid22_fpAddTest_b[11].DATAB
b[11] => Add0.IN24
b[12] => bSig_uid17_fpAddTest_q[12].DATAA
b[12] => frac_aSig_uid22_fpAddTest_b[12].DATAB
b[12] => Add0.IN23
b[13] => bSig_uid17_fpAddTest_q[13].DATAA
b[13] => frac_aSig_uid22_fpAddTest_b[13].DATAB
b[13] => Add0.IN22
b[14] => bSig_uid17_fpAddTest_q[14].DATAA
b[14] => frac_aSig_uid22_fpAddTest_b[14].DATAB
b[14] => Add0.IN21
b[15] => bSig_uid17_fpAddTest_q[15].DATAA
b[15] => frac_aSig_uid22_fpAddTest_b[15].DATAB
b[15] => Add0.IN20
b[16] => bSig_uid17_fpAddTest_q[16].DATAA
b[16] => frac_aSig_uid22_fpAddTest_b[16].DATAB
b[16] => Add0.IN19
b[17] => bSig_uid17_fpAddTest_q[17].DATAA
b[17] => frac_aSig_uid22_fpAddTest_b[17].DATAB
b[17] => Add0.IN18
b[18] => bSig_uid17_fpAddTest_q[18].DATAA
b[18] => frac_aSig_uid22_fpAddTest_b[18].DATAB
b[18] => Add0.IN17
b[19] => bSig_uid17_fpAddTest_q[19].DATAA
b[19] => frac_aSig_uid22_fpAddTest_b[19].DATAB
b[19] => Add0.IN16
b[20] => bSig_uid17_fpAddTest_q[20].DATAA
b[20] => frac_aSig_uid22_fpAddTest_b[20].DATAB
b[20] => Add0.IN15
b[21] => bSig_uid17_fpAddTest_q[21].DATAA
b[21] => frac_aSig_uid22_fpAddTest_b[21].DATAB
b[21] => Add0.IN14
b[22] => bSig_uid17_fpAddTest_q[22].DATAA
b[22] => frac_aSig_uid22_fpAddTest_b[22].DATAB
b[22] => Add0.IN13
b[23] => expAmExpB_uid60_fpAddTest_b[0].DATAA
b[23] => exp_aSig_uid21_fpAddTest_b[0].DATAB
b[23] => Add0.IN12
b[24] => expAmExpB_uid60_fpAddTest_b[1].DATAA
b[24] => exp_aSig_uid21_fpAddTest_b[1].DATAB
b[24] => Add0.IN11
b[25] => expAmExpB_uid60_fpAddTest_b[2].DATAA
b[25] => exp_aSig_uid21_fpAddTest_b[2].DATAB
b[25] => Add0.IN10
b[26] => expAmExpB_uid60_fpAddTest_b[3].DATAA
b[26] => exp_aSig_uid21_fpAddTest_b[3].DATAB
b[26] => Add0.IN9
b[27] => expAmExpB_uid60_fpAddTest_b[4].DATAA
b[27] => exp_aSig_uid21_fpAddTest_b[4].DATAB
b[27] => Add0.IN8
b[28] => expAmExpB_uid60_fpAddTest_b[5].DATAA
b[28] => exp_aSig_uid21_fpAddTest_b[5].DATAB
b[28] => Add0.IN7
b[29] => expAmExpB_uid60_fpAddTest_b[6].DATAA
b[29] => exp_aSig_uid21_fpAddTest_b[6].DATAB
b[29] => Add0.IN6
b[30] => expAmExpB_uid60_fpAddTest_b[7].DATAA
b[30] => exp_aSig_uid21_fpAddTest_b[7].DATAB
b[30] => Add0.IN5
b[31] => sigB_uid51_fpAddTest_b[0].DATAA
b[31] => sigA_uid50_fpAddTest_b[0].DATAB
en[0] => dspba_delay:effSub_uid52_fpAddTest_delay.ena
en[0] => dspba_delay:redist0_stickyBits_uid69_fpAddTest_merged_bit_select_c_1.ena
en[0] => dspba_delay:redist11_frac_aSig_uid22_fpAddTest_b_1.ena
en[0] => dspba_delay:cmpEQ_stickyBits_cZwF_uid71_fpAddTest_delay.ena
en[0] => dspba_delay:redist1_r_uid179_lzCountVal_uid85_fpAddTest_q_1.ena
en[0] => dspba_delay:redist6_sigA_uid50_fpAddTest_b_2.ena
en[0] => dspba_delay:expXIsMax_uid38_fpAddTest_delay.ena
en[0] => dspba_delay:redist9_expXIsMax_uid38_fpAddTest_q_2.ena
en[0] => dspba_delay:redist7_InvExpXIsZero_uid44_fpAddTest_q_2.ena
en[0] => dspba_delay:redist12_exp_aSig_uid21_fpAddTest_b_1.ena
en[0] => dspba_delay:expXIsMax_uid24_fpAddTest_delay.ena
en[0] => dspba_delay:excZ_aSig_uid16_uid23_fpAddTest_delay.ena
en[0] => dspba_delay:redist5_sigB_uid51_fpAddTest_b_2.ena
en[0] => dspba_delay:redist10_excZ_bSig_uid17_uid37_fpAddTest_q_2.ena
en[0] => dspba_delay:fracXIsZero_uid39_fpAddTest_delay.ena
en[0] => dspba_delay:redist8_fracXIsZero_uid39_fpAddTest_q_2.ena
en[0] => dspba_delay:fracXIsZero_uid25_fpAddTest_delay.ena
en[0] => dspba_delay:redist4_effSub_uid52_fpAddTest_q_2.ena
en[0] => dspba_delay:redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1.ena
en[0] => dspba_delay:redist3_fracGRS_uid84_fpAddTest_q_1.ena
en[0] => expInc_uid91_fpAddTest_o[8].ENA
en[0] => expInc_uid91_fpAddTest_o[7].ENA
en[0] => expInc_uid91_fpAddTest_o[6].ENA
en[0] => expInc_uid91_fpAddTest_o[5].ENA
en[0] => expInc_uid91_fpAddTest_o[4].ENA
en[0] => expInc_uid91_fpAddTest_o[3].ENA
en[0] => expInc_uid91_fpAddTest_o[2].ENA
en[0] => expInc_uid91_fpAddTest_o[1].ENA
en[0] => expInc_uid91_fpAddTest_o[0].ENA
q[0] <= Mux235.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= Mux234.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= Mux233.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= Mux232.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= Mux231.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= Mux230.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= Mux229.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= Mux228.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= Mux227.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= Mux226.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= Mux225.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= Mux224.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= Mux223.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= Mux222.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= Mux221.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= Mux220.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= Mux219.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= Mux218.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= Mux217.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= Mux216.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= Mux215.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= Mux214.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= Mux213.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= Mux212.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= Mux211.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= Mux210.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= Mux209.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= Mux208.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= Mux207.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= Mux206.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= Mux205.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= signRPostExc_uid139_fpAddTest_q.DB_MAX_OUTPUT_PORT_TYPE
clk => dspba_delay:effSub_uid52_fpAddTest_delay.clk
clk => expInc_uid91_fpAddTest_o[0].CLK
clk => expInc_uid91_fpAddTest_o[1].CLK
clk => expInc_uid91_fpAddTest_o[2].CLK
clk => expInc_uid91_fpAddTest_o[3].CLK
clk => expInc_uid91_fpAddTest_o[4].CLK
clk => expInc_uid91_fpAddTest_o[5].CLK
clk => expInc_uid91_fpAddTest_o[6].CLK
clk => expInc_uid91_fpAddTest_o[7].CLK
clk => expInc_uid91_fpAddTest_o[8].CLK
clk => dspba_delay:redist0_stickyBits_uid69_fpAddTest_merged_bit_select_c_1.clk
clk => dspba_delay:redist11_frac_aSig_uid22_fpAddTest_b_1.clk
clk => dspba_delay:cmpEQ_stickyBits_cZwF_uid71_fpAddTest_delay.clk
clk => dspba_delay:redist1_r_uid179_lzCountVal_uid85_fpAddTest_q_1.clk
clk => dspba_delay:redist6_sigA_uid50_fpAddTest_b_2.clk
clk => dspba_delay:expXIsMax_uid38_fpAddTest_delay.clk
clk => dspba_delay:redist9_expXIsMax_uid38_fpAddTest_q_2.clk
clk => dspba_delay:redist7_InvExpXIsZero_uid44_fpAddTest_q_2.clk
clk => dspba_delay:redist12_exp_aSig_uid21_fpAddTest_b_1.clk
clk => dspba_delay:expXIsMax_uid24_fpAddTest_delay.clk
clk => dspba_delay:excZ_aSig_uid16_uid23_fpAddTest_delay.clk
clk => dspba_delay:redist5_sigB_uid51_fpAddTest_b_2.clk
clk => dspba_delay:redist10_excZ_bSig_uid17_uid37_fpAddTest_q_2.clk
clk => dspba_delay:fracXIsZero_uid39_fpAddTest_delay.clk
clk => dspba_delay:redist8_fracXIsZero_uid39_fpAddTest_q_2.clk
clk => dspba_delay:fracXIsZero_uid25_fpAddTest_delay.clk
clk => dspba_delay:redist4_effSub_uid52_fpAddTest_q_2.clk
clk => dspba_delay:redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1.clk
clk => dspba_delay:redist3_fracGRS_uid84_fpAddTest_q_1.clk
areset => dspba_delay:effSub_uid52_fpAddTest_delay.aclr
areset => expInc_uid91_fpAddTest_o[0].ACLR
areset => expInc_uid91_fpAddTest_o[1].ACLR
areset => expInc_uid91_fpAddTest_o[2].ACLR
areset => expInc_uid91_fpAddTest_o[3].ACLR
areset => expInc_uid91_fpAddTest_o[4].ACLR
areset => expInc_uid91_fpAddTest_o[5].ACLR
areset => expInc_uid91_fpAddTest_o[6].ACLR
areset => expInc_uid91_fpAddTest_o[7].ACLR
areset => expInc_uid91_fpAddTest_o[8].ACLR
areset => dspba_delay:redist0_stickyBits_uid69_fpAddTest_merged_bit_select_c_1.aclr
areset => dspba_delay:redist11_frac_aSig_uid22_fpAddTest_b_1.aclr
areset => dspba_delay:cmpEQ_stickyBits_cZwF_uid71_fpAddTest_delay.aclr
areset => dspba_delay:redist1_r_uid179_lzCountVal_uid85_fpAddTest_q_1.aclr
areset => dspba_delay:redist6_sigA_uid50_fpAddTest_b_2.aclr
areset => dspba_delay:expXIsMax_uid38_fpAddTest_delay.aclr
areset => dspba_delay:redist9_expXIsMax_uid38_fpAddTest_q_2.aclr
areset => dspba_delay:redist7_InvExpXIsZero_uid44_fpAddTest_q_2.aclr
areset => dspba_delay:redist12_exp_aSig_uid21_fpAddTest_b_1.aclr
areset => dspba_delay:expXIsMax_uid24_fpAddTest_delay.aclr
areset => dspba_delay:excZ_aSig_uid16_uid23_fpAddTest_delay.aclr
areset => dspba_delay:redist5_sigB_uid51_fpAddTest_b_2.aclr
areset => dspba_delay:redist10_excZ_bSig_uid17_uid37_fpAddTest_q_2.aclr
areset => dspba_delay:fracXIsZero_uid39_fpAddTest_delay.aclr
areset => dspba_delay:redist8_fracXIsZero_uid39_fpAddTest_q_2.aclr
areset => dspba_delay:fracXIsZero_uid25_fpAddTest_delay.aclr
areset => dspba_delay:redist4_effSub_uid52_fpAddTest_q_2.aclr
areset => dspba_delay:redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1.aclr
areset => dspba_delay:redist3_fracGRS_uid84_fpAddTest_q_1.aclr


|IIR|FP_ADD:add_b3|FP_ADD_0002:fp_add_inst|dspba_delay:effSub_uid52_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_ADD:add_b3|FP_ADD_0002:fp_add_inst|dspba_delay:redist0_stickyBits_uid69_fpAddTest_merged_bit_select_c_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_ADD:add_b3|FP_ADD_0002:fp_add_inst|dspba_delay:redist11_frac_aSig_uid22_fpAddTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_ADD:add_b3|FP_ADD_0002:fp_add_inst|dspba_delay:cmpEQ_stickyBits_cZwF_uid71_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_ADD:add_b3|FP_ADD_0002:fp_add_inst|dspba_delay:redist1_r_uid179_lzCountVal_uid85_fpAddTest_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_ADD:add_b3|FP_ADD_0002:fp_add_inst|dspba_delay:redist6_sigA_uid50_fpAddTest_b_2
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_ADD:add_b3|FP_ADD_0002:fp_add_inst|dspba_delay:expXIsMax_uid38_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_ADD:add_b3|FP_ADD_0002:fp_add_inst|dspba_delay:redist9_expXIsMax_uid38_fpAddTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_ADD:add_b3|FP_ADD_0002:fp_add_inst|dspba_delay:redist7_InvExpXIsZero_uid44_fpAddTest_q_2
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_ADD:add_b3|FP_ADD_0002:fp_add_inst|dspba_delay:redist12_exp_aSig_uid21_fpAddTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_ADD:add_b3|FP_ADD_0002:fp_add_inst|dspba_delay:expXIsMax_uid24_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_ADD:add_b3|FP_ADD_0002:fp_add_inst|dspba_delay:excZ_aSig_uid16_uid23_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_ADD:add_b3|FP_ADD_0002:fp_add_inst|dspba_delay:redist5_sigB_uid51_fpAddTest_b_2
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_ADD:add_b3|FP_ADD_0002:fp_add_inst|dspba_delay:redist10_excZ_bSig_uid17_uid37_fpAddTest_q_2
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_ADD:add_b3|FP_ADD_0002:fp_add_inst|dspba_delay:fracXIsZero_uid39_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_ADD:add_b3|FP_ADD_0002:fp_add_inst|dspba_delay:redist8_fracXIsZero_uid39_fpAddTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_ADD:add_b3|FP_ADD_0002:fp_add_inst|dspba_delay:fracXIsZero_uid25_fpAddTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_ADD:add_b3|FP_ADD_0002:fp_add_inst|dspba_delay:redist4_effSub_uid52_fpAddTest_q_2
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_ADD:add_b3|FP_ADD_0002:fp_add_inst|dspba_delay:redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE


|IIR|FP_ADD:add_b3|FP_ADD_0002:fp_add_inst|dspba_delay:redist3_fracGRS_uid84_fpAddTest_q_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE


