#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Nov 27 21:40:12 2023
# Process ID: 19140
# Current directory: D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16444 D:\FPGA_project\SOI_PUF_k2468\SOI_PUF_v1\SOI_PUF_v1.xpr
# Log file: D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/vivado.log
# Journal file: D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.xpr
update_compile_order -fileset sources_1
create_peripheral xilinx.com user chaotic_puf_8lines_64stages 1.0 -dir D:/FPGA_project/SOI_PUF_k2468/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:chaotic_puf_8lines_64stages:1.0]
set_property VALUE 8 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core xilinx.com:user:chaotic_puf_8lines_64stages:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:chaotic_puf_8lines_64stages:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:chaotic_puf_8lines_64stages:1.0]
set_property  ip_repo_paths  {D:/FPGA_project/SOI_PUF_k2468/ip_repo/chaotic_puf_8lines_64stages_1.0 D:/FPGA_project/SOI_PUF_k2468/ip_repo/puf_wrapper_1.0 D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/ip_repo} [current_project]
update_ip_catalog -rebuild
open_bd_design {D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:chaotic_puf_8lines_64stages:1.0 chaotic_puf_8lines_64stages_0
endgroup
ipx::edit_ip_in_project -upgrade true -name chaotic_puf_8lines_64stages_v1_0_project -directory D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.tmp/chaotic_puf_8lines_64stages_v1_0_project d:/FPGA_project/SOI_PUF_k2468/ip_repo/chaotic_puf_8lines_64stages_1.0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -copy_to d:/FPGA_project/SOI_PUF_k2468/ip_repo/chaotic_puf_8lines_64stages_1.0/src {D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/ip_repo/rtl_standard/trng_xor.v D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/ip_repo/rtl_standard/COB_trng.v D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/ip_repo/rtl_standard/SOIPUF64x4.v D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/ip_repo/rtl_standard/SOIPUF64x2.v D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/ip_repo/rtl_standard/SOIPUF64x8.v D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/ip_repo/rtl_standard/SOI_block_n64_k8.v D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/ip_repo/rtl_standard/tero_cell.v D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/ip_repo/rtl_standard/COB_trng_group.v D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/ip_repo/rtl_standard/clk_div.v D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/ip_repo/rtl_standard/trng_cnt.v D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/ip_repo/rtl_standard/cSOI_hardware_eval.v D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/ip_repo/rtl_standard/nandLatch.v D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/ip_repo/rtl_standard/SOI_block_n64_k2.v D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/ip_repo/rtl_standard/SOI_block_n64_k4.v D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/ip_repo/rtl_standard/SOI_block_n64_k6.v}
update_compile_order -fileset sources_1
add_files -norecurse -copy_to d:/FPGA_project/SOI_PUF_k2468/ip_repo/chaotic_puf_8lines_64stages_1.0/src D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/ip_repo/rtl_standard/MUX2to1_group.v
update_compile_order -fileset sources_1
add_files -norecurse -copy_to d:/FPGA_project/SOI_PUF_k2468/ip_repo/chaotic_puf_8lines_64stages_1.0/src D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/ip_repo/rtl_standard/chaotic_puf_rngcnt_clkdiv.v
update_compile_order -fileset sources_1
current_project SOI_PUF_v1
current_project chaotic_puf_8lines_64stages_v1_0_project
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files d:/FPGA_project/SOI_PUF_k2468/ip_repo/chaotic_puf_8lines_64stages_1.0/src/SOI_block_n64_k6.v] -no_script -reset -force -quiet
remove_files  d:/FPGA_project/SOI_PUF_k2468/ip_repo/chaotic_puf_8lines_64stages_1.0/src/SOI_block_n64_k6.v
export_ip_user_files -of_objects  [get_files d:/FPGA_project/SOI_PUF_k2468/ip_repo/chaotic_puf_8lines_64stages_1.0/src/trng_xor.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files d:/FPGA_project/SOI_PUF_k2468/ip_repo/chaotic_puf_8lines_64stages_1.0/src/trng_cnt.v] -no_script -reset -force -quiet
remove_files  {d:/FPGA_project/SOI_PUF_k2468/ip_repo/chaotic_puf_8lines_64stages_1.0/src/trng_xor.v d:/FPGA_project/SOI_PUF_k2468/ip_repo/chaotic_puf_8lines_64stages_1.0/src/trng_cnt.v}
export_ip_user_files -of_objects  [get_files d:/FPGA_project/SOI_PUF_k2468/ip_repo/chaotic_puf_8lines_64stages_1.0/src/cSOI_hardware_eval.v] -no_script -reset -force -quiet
remove_files  d:/FPGA_project/SOI_PUF_k2468/ip_repo/chaotic_puf_8lines_64stages_1.0/src/cSOI_hardware_eval.v
export_ip_user_files -of_objects  [get_files d:/FPGA_project/SOI_PUF_k2468/ip_repo/chaotic_puf_8lines_64stages_1.0/src/SOIPUF64x2.v] -no_script -reset -force -quiet
remove_files  d:/FPGA_project/SOI_PUF_k2468/ip_repo/chaotic_puf_8lines_64stages_1.0/src/SOIPUF64x2.v
export_ip_user_files -of_objects  [get_files d:/FPGA_project/SOI_PUF_k2468/ip_repo/chaotic_puf_8lines_64stages_1.0/src/SOI_block_n64_k2.v] -no_script -reset -force -quiet
remove_files  d:/FPGA_project/SOI_PUF_k2468/ip_repo/chaotic_puf_8lines_64stages_1.0/src/SOI_block_n64_k2.v
add_files -norecurse {D:/FPGA_project/SOI_PUF_k2468/ip_repo/chaotic_puf_8lines_64stages_1.0/src/SOI_block_n64_k6.v D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/ip_repo/rtl_standard/SOI_block_n64_k6.v}
update_compile_order -fileset sources_1
add_files -norecurse D:/FPGA_project/SOI_PUF_k2468/ip_repo/chaotic_puf_8lines_64stages_1.0/src/SOIPUF64x6.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files d:/FPGA_project/SOI_PUF_k2468/ip_repo/chaotic_puf_8lines_64stages_1.0/src/SOIPUF64x4.v] -no_script -reset -force -quiet
remove_files  d:/FPGA_project/SOI_PUF_k2468/ip_repo/chaotic_puf_8lines_64stages_1.0/src/SOIPUF64x4.v
export_ip_user_files -of_objects  [get_files d:/FPGA_project/SOI_PUF_k2468/ip_repo/chaotic_puf_8lines_64stages_1.0/src/SOI_block_n64_k4.v] -no_script -reset -force -quiet
remove_files  d:/FPGA_project/SOI_PUF_k2468/ip_repo/chaotic_puf_8lines_64stages_1.0/src/SOI_block_n64_k4.v
launch_runs synth_1 -jobs 10
wait_on_run synth_1
set_property source_mgmt_mode DisplayOnly [current_project]
reorder_files -before d:/FPGA_project/SOI_PUF_k2468/ip_repo/chaotic_puf_8lines_64stages_1.0/component.xml d:/FPGA_project/SOI_PUF_k2468/ip_repo/chaotic_puf_8lines_64stages_1.0/component.xml
current_project SOI_PUF_v1
current_project chaotic_puf_8lines_64stages_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
export_ip_user_files -of_objects  [get_files D:/FPGA_project/SOI_PUF_k2468/ip_repo/chaotic_puf_8lines_64stages_1.0/src/SOIPUF64x6.v] -no_script -reset -force -quiet
remove_files  D:/FPGA_project/SOI_PUF_k2468/ip_repo/chaotic_puf_8lines_64stages_1.0/src/SOIPUF64x6.v
add_files -norecurse D:/FPGA_project/SOI_PUF_k2468/ip_repo/chaotic_puf_8lines_64stages_1.0/src/SOI_block_n64_k6.v
add_files -norecurse D:/FPGA_project/SOI_PUF_k2468/ip_repo/chaotic_puf_8lines_64stages_1.0/src/SOIPUF64x6.v
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/FPGA_project/SOI_PUF_k2468/ip_repo/chaotic_puf_8lines_64stages_1.0
report_ip_status -name ip_status 
delete_bd_objs [get_bd_cells chaotic_puf_8lines_64stages_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:chaotic_puf_8lines_64stages:1.0 chaotic_puf_8lines_64stages_0
endgroup
copy_bd_objs /  [get_bd_cells {chaotic_puf_8lines_64stages_0}]
copy_bd_objs /  [get_bd_cells {chaotic_puf_8lines_64stages_0}]
copy_bd_objs /  [get_bd_cells {chaotic_puf_8lines_64stages_0}]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins chaotic_puf_8lines_64stages_0/S00_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins chaotic_puf_8lines_64stages_1/S00_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins chaotic_puf_8lines_64stages_2/S00_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins chaotic_puf_8lines_64stages_3/S00_AXI]
endgroup
regenerate_bd_layout
set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_chaotic_puf_8lines_64stages_0_S00_AXI_reg}]
set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_chaotic_puf_8lines_64stages_1_S00_AXI_reg}]
set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_chaotic_puf_8lines_64stages_2_S00_AXI_reg}]
set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_chaotic_puf_8lines_64stages_3_S00_AXI_reg}]
set_property offset 0x43C01000 [get_bd_addr_segs {processing_system7_0/Data/SEG_chaotic_puf_8lines_64stages_0_S00_AXI_reg}]
set_property offset 0x43C02000 [get_bd_addr_segs {processing_system7_0/Data/SEG_chaotic_puf_8lines_64stages_1_S00_AXI_reg}]
set_property offset 0x43C03000 [get_bd_addr_segs {processing_system7_0/Data/SEG_chaotic_puf_8lines_64stages_2_S00_AXI_reg}]
set_property offset 0x43C04000 [get_bd_addr_segs {processing_system7_0/Data/SEG_chaotic_puf_8lines_64stages_3_S00_AXI_reg}]
save_bd_design
generate_target all [get_files  D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_chaotic_puf_8lines_64stages_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_chaotic_puf_8lines_64stages_0_2] }
catch { config_ip_cache -export [get_ips -all design_1_chaotic_puf_8lines_64stages_0_3] }
catch { config_ip_cache -export [get_ips -all design_1_chaotic_puf_8lines_64stages_0_4] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 10 {design_1_xbar_0_synth_1 design_1_chaotic_puf_8lines_64stages_0_1_synth_1 design_1_chaotic_puf_8lines_64stages_0_2_synth_1 design_1_chaotic_puf_8lines_64stages_0_3_synth_1 design_1_chaotic_puf_8lines_64stages_0_4_synth_1}
export_simulation -of_objects [get_files D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.ip_user_files -ipstatic_source_dir D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.cache/compile_simlib/modelsim} {questa=D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.cache/compile_simlib/questa} {riviera=D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.cache/compile_simlib/riviera} {activehdl=D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
open_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
open_bd_design {D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells chaotic_puf_4lines_64stages_5]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M11_AXI] [get_bd_cells chaotic_puf_4lines_64stages_4]
save_bd_design
regenerate_bd_layout
report_ip_status -name ip_status 
generate_target all [get_files  D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 10 design_1_xbar_0_synth_1
export_simulation -of_objects [get_files D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.ip_user_files -ipstatic_source_dir D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.cache/compile_simlib/modelsim} {questa=D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.cache/compile_simlib/questa} {riviera=D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.cache/compile_simlib/riviera} {activehdl=D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/constrs_2/imports/SOI_PUF_v1/SOIPUF_2x64_4x64_sym.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_2 D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/constrs_2/imports/SOI_PUF_v1/SOIPUF_2x64_4x64_sym.xdc
file delete -force D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/constrs_2/imports/SOI_PUF_v1/SOIPUF_2x64_4x64_sym.xdc
export_ip_user_files -of_objects  [get_files D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/constrs_2/new/TRNG_counter.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_2 D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/constrs_2/new/TRNG_counter.xdc
file delete -force D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/constrs_2/new/TRNG_counter.xdc
add_files -fileset constrs_2 -norecurse D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOIPUF_2x64_4x64_6x64_8x64_sym.xdc
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
export_ip_user_files -of_objects  [get_files D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOIPUF_2x64_4x64_6x64_8x64_sym.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_2 D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOIPUF_2x64_4x64_6x64_8x64_sym.xdc
add_files -fileset constrs_2 -norecurse D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOIPUF_2x64_4x64_6x64_8x64_sym.xdc
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
close_design
open_run impl_1
file copy -force D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.runs/impl_1/design_1_wrapper.sysdef D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.sdk/design_1_wrapper.hdf

launch_sdk -workspace D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.sdk -hwspec D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.sdk/design_1_wrapper.hdf
ipx::edit_ip_in_project -upgrade true -name chaotic_puf_8lines_64stages_v1_0_project -directory D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.tmp/chaotic_puf_8lines_64stages_v1_0_project d:/FPGA_project/SOI_PUF_k2468/ip_repo/chaotic_puf_8lines_64stages_1.0/component.xml
update_compile_order -fileset sources_1
current_project SOI_PUF_v1
ipx::edit_ip_in_project -upgrade true -name chaotic_puf_4lines_64stages_v1_0_project -directory D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.tmp/chaotic_puf_4lines_64stages_v1_0_project d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/ip_repo/chaotic_puf_4lines_64stages_1.0/component.xml
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 13 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/ip_repo
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/FPGA_project/SOI_PUF_k2468/ip_repo/chaotic_puf_8lines_64stages_1.0
open_bd_design {D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name chaotic_puf_4lines_64stages_v1_0_project -directory D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.tmp/chaotic_puf_4lines_64stages_v1_0_project d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/ip_repo/chaotic_puf_4lines_64stages_1.0/component.xml
update_compile_order -fileset sources_1
current_project SOI_PUF_v1
current_project chaotic_puf_4lines_64stages_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 14 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/ip_repo
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_chaotic_puf_4lines_64stages_0_7 design_1_chaotic_puf_8lines_64stages_0_1 design_1_chaotic_puf_4lines_64stages_0_5 design_1_chaotic_puf_8lines_64stages_0_3 design_1_chaotic_puf_4lines_64stages_0_8 design_1_chaotic_puf_8lines_64stages_0_2 design_1_chaotic_puf_4lines_64stages_0_6 design_1_chaotic_puf_8lines_64stages_0_4}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_chaotic_puf_4lines_64stages_0_7 design_1_chaotic_puf_8lines_64stages_0_1 design_1_chaotic_puf_4lines_64stages_0_5 design_1_chaotic_puf_8lines_64stages_0_3 design_1_chaotic_puf_4lines_64stages_0_8 design_1_chaotic_puf_8lines_64stages_0_2 design_1_chaotic_puf_4lines_64stages_0_6 design_1_chaotic_puf_8lines_64stages_0_4}] -no_script -sync -force -quiet
generate_target all [get_files  D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_chaotic_puf_4lines_64stages_0_5] }
catch { config_ip_cache -export [get_ips -all design_1_chaotic_puf_4lines_64stages_0_6] }
catch { config_ip_cache -export [get_ips -all design_1_chaotic_puf_4lines_64stages_0_7] }
catch { config_ip_cache -export [get_ips -all design_1_chaotic_puf_4lines_64stages_0_8] }
catch { config_ip_cache -export [get_ips -all design_1_chaotic_puf_8lines_64stages_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_chaotic_puf_8lines_64stages_0_2] }
catch { config_ip_cache -export [get_ips -all design_1_chaotic_puf_8lines_64stages_0_3] }
catch { config_ip_cache -export [get_ips -all design_1_chaotic_puf_8lines_64stages_0_4] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 10 {design_1_chaotic_puf_4lines_64stages_0_5_synth_1 design_1_chaotic_puf_4lines_64stages_0_6_synth_1 design_1_chaotic_puf_4lines_64stages_0_7_synth_1 design_1_chaotic_puf_4lines_64stages_0_8_synth_1 design_1_chaotic_puf_8lines_64stages_0_1_synth_1 design_1_chaotic_puf_8lines_64stages_0_2_synth_1 design_1_chaotic_puf_8lines_64stages_0_3_synth_1 design_1_chaotic_puf_8lines_64stages_0_4_synth_1}
export_simulation -of_objects [get_files D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.ip_user_files -ipstatic_source_dir D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.cache/compile_simlib/modelsim} {questa=D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.cache/compile_simlib/questa} {riviera=D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.cache/compile_simlib/riviera} {activehdl=D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
open_bd_design {D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/design_1.bd}
file copy -force D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.runs/impl_1/design_1_wrapper.sysdef D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.sdk/design_1_wrapper.hdf

launch_sdk -workspace D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.sdk -hwspec D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.sdk/design_1_wrapper.hdf
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
