#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000014c154ee160 .scope module, "alu_1bit_tb" "alu_1bit_tb" 2 4;
 .timescale -9 -11;
P_0000014c154e7dd0 .param/l "period" 1 2 11, +C4<00000000000000000000000000010100>;
v0000014c15553a60_0 .var "Ainvert", 0 0;
v0000014c15553ec0_0 .var "Binvert", 0 0;
v0000014c15553f60_0 .var "a", 0 0;
v0000014c15556330_0 .var "b", 0 0;
v0000014c15556e70_0 .net "carry", 0 0, v0000014c155539c0_0;  1 drivers
v0000014c155563d0_0 .var "cin", 0 0;
v0000014c15556f10_0 .var "less", 0 0;
v0000014c155560b0_0 .var "operation", 1 0;
v0000014c15557190_0 .net "sum", 0 0, v0000014c15553d80_0;  1 drivers
S_0000014c154f95f0 .scope module, "UUT" "alu_1bit" 2 12, 3 3 0, S_0000014c154ee160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "src1";
    .port_info 1 /INPUT 1 "src2";
    .port_info 2 /INPUT 1 "less";
    .port_info 3 /INPUT 1 "Ainvert";
    .port_info 4 /INPUT 1 "Binvert";
    .port_info 5 /INPUT 1 "cin";
    .port_info 6 /INPUT 2 "operation";
    .port_info 7 /OUTPUT 1 "result";
    .port_info 8 /OUTPUT 1 "cout";
L_0000014c15500f80 .functor NOT 1, v0000014c15553f60_0, C4<0>, C4<0>, C4<0>;
L_0000014c15500ff0 .functor NOT 1, v0000014c15556330_0, C4<0>, C4<0>, C4<0>;
L_0000014c155010d0 .functor AND 1, v0000014c154c3400_0, v0000014c154ff120_0, C4<1>, C4<1>;
L_0000014c15557c90 .functor OR 1, v0000014c154c3400_0, v0000014c154ff120_0, C4<0>, C4<0>;
L_0000014c155580f0 .functor XOR 1, v0000014c154c3400_0, v0000014c154ff120_0, C4<0>, C4<0>;
L_0000014c15557c20 .functor XOR 1, L_0000014c155580f0, v0000014c155563d0_0, C4<0>, C4<0>;
v0000014c15553380_0 .net "A", 0 0, v0000014c154c3400_0;  1 drivers
v0000014c15553c40_0 .net "Ainvert", 0 0, v0000014c15553a60_0;  1 drivers
v0000014c155534c0_0 .net "B", 0 0, v0000014c154ff120_0;  1 drivers
v0000014c15553560_0 .net "Binvert", 0 0, v0000014c15553ec0_0;  1 drivers
v0000014c15553600_0 .net *"_ivl_8", 0 0, L_0000014c155580f0;  1 drivers
v0000014c15553740_0 .net "cin", 0 0, v0000014c155563d0_0;  1 drivers
v0000014c155539c0_0 .var "cout", 0 0;
v0000014c15553ce0_0 .net "less", 0 0, v0000014c15556f10_0;  1 drivers
v0000014c155537e0_0 .net "operation", 1 0, v0000014c155560b0_0;  1 drivers
v0000014c15553920_0 .net "res", 0 0, v0000014c15553b00_0;  1 drivers
v0000014c15553d80_0 .var "result", 0 0;
v0000014c15553e20_0 .net "src1", 0 0, v0000014c15553f60_0;  1 drivers
v0000014c15553880_0 .net "src2", 0 0, v0000014c15556330_0;  1 drivers
E_0000014c154e82d0 .event anyedge, v0000014c15553b00_0, v0000014c154c3400_0, v0000014c154ff120_0, v0000014c15553740_0;
S_0000014c154f9780 .scope module, "A_invert" "MUX2to1" 3 17, 4 1 0, S_0000014c154f95f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "src1";
    .port_info 1 /INPUT 1 "src2";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "result";
v0000014c154c3400_0 .var "result", 0 0;
v0000014c154c2f80_0 .net "select", 0 0, v0000014c15553a60_0;  alias, 1 drivers
v0000014c154c3100_0 .net "src1", 0 0, v0000014c15553f60_0;  alias, 1 drivers
v0000014c154c2de0_0 .net "src2", 0 0, L_0000014c15500f80;  1 drivers
E_0000014c154e86d0 .event anyedge, v0000014c154c2f80_0, v0000014c154c2de0_0, v0000014c154c3100_0;
S_0000014c154f9910 .scope module, "B_invert" "MUX2to1" 3 23, 4 1 0, S_0000014c154f95f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "src1";
    .port_info 1 /INPUT 1 "src2";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 1 "result";
v0000014c154ff120_0 .var "result", 0 0;
v0000014c15553100_0 .net "select", 0 0, v0000014c15553ec0_0;  alias, 1 drivers
v0000014c155531a0_0 .net "src1", 0 0, v0000014c15556330_0;  alias, 1 drivers
v0000014c15553240_0 .net "src2", 0 0, L_0000014c15500ff0;  1 drivers
E_0000014c154e7cd0 .event anyedge, v0000014c15553100_0, v0000014c15553240_0, v0000014c155531a0_0;
S_0000014c154f45b0 .scope module, "op" "MUX4to1" 3 29, 5 1 0, S_0000014c154f95f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "src1";
    .port_info 1 /INPUT 1 "src2";
    .port_info 2 /INPUT 1 "src3";
    .port_info 3 /INPUT 1 "src4";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 1 "result";
v0000014c15553b00_0 .var "result", 0 0;
v0000014c15553060_0 .net "select", 1 0, v0000014c155560b0_0;  alias, 1 drivers
v0000014c155536a0_0 .net "src1", 0 0, L_0000014c155010d0;  1 drivers
v0000014c15553420_0 .net "src2", 0 0, L_0000014c15557c90;  1 drivers
v0000014c155532e0_0 .net "src3", 0 0, L_0000014c15557c20;  1 drivers
v0000014c15553ba0_0 .net "src4", 0 0, v0000014c15556f10_0;  alias, 1 drivers
E_0000014c154e8390/0 .event anyedge, v0000014c15553060_0, v0000014c155536a0_0, v0000014c15553420_0, v0000014c155532e0_0;
E_0000014c154e8390/1 .event anyedge, v0000014c15553ba0_0;
E_0000014c154e8390 .event/or E_0000014c154e8390/0, E_0000014c154e8390/1;
    .scope S_0000014c154f9780;
T_0 ;
    %wait E_0000014c154e86d0;
    %load/vec4 v0000014c154c2f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000014c154c2de0_0;
    %assign/vec4 v0000014c154c3400_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000014c154c3100_0;
    %assign/vec4 v0000014c154c3400_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000014c154f9910;
T_1 ;
    %wait E_0000014c154e7cd0;
    %load/vec4 v0000014c15553100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000014c15553240_0;
    %assign/vec4 v0000014c154ff120_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000014c155531a0_0;
    %assign/vec4 v0000014c154ff120_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000014c154f45b0;
T_2 ;
    %wait E_0000014c154e8390;
    %load/vec4 v0000014c15553060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0000014c155536a0_0;
    %store/vec4 v0000014c15553b00_0, 0, 1;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0000014c15553420_0;
    %store/vec4 v0000014c15553b00_0, 0, 1;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0000014c155532e0_0;
    %store/vec4 v0000014c15553b00_0, 0, 1;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0000014c15553ba0_0;
    %store/vec4 v0000014c15553b00_0, 0, 1;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000014c154f95f0;
T_3 ;
    %wait E_0000014c154e82d0;
    %load/vec4 v0000014c15553920_0;
    %assign/vec4 v0000014c15553d80_0, 0;
    %load/vec4 v0000014c15553380_0;
    %load/vec4 v0000014c155534c0_0;
    %and;
    %load/vec4 v0000014c15553380_0;
    %load/vec4 v0000014c15553740_0;
    %and;
    %or;
    %load/vec4 v0000014c155534c0_0;
    %load/vec4 v0000014c15553740_0;
    %and;
    %or;
    %assign/vec4 v0000014c155539c0_0, 0;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000014c154ee160;
T_4 ;
    %vpi_call 2 16 "$dumpfile", "alu_1bit.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000014c154ee160 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000014c154ee160;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014c15553f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014c15556330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014c15556f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014c15553a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014c15553ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014c155563d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000014c155560b0_0, 0, 2;
    %delay 1000, 0;
    %vpi_call 2 33 "$display", "sum %d", v0000014c15557190_0 {0 0 0};
    %vpi_call 2 34 "$display", "carry %d", v0000014c15556e70_0 {0 0 0};
    %vpi_call 2 35 "$display", "===============" {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014c15553f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014c15556330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014c15556f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014c15553a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014c15553ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014c155563d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000014c155560b0_0, 0, 2;
    %delay 1000, 0;
    %vpi_call 2 46 "$display", "sum %d", v0000014c15557190_0 {0 0 0};
    %vpi_call 2 47 "$display", "carry %d", v0000014c15556e70_0 {0 0 0};
    %vpi_call 2 48 "$display", "===============" {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014c15553f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014c15556330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014c15556f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014c15553a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014c15553ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014c155563d0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000014c155560b0_0, 0, 2;
    %delay 1000, 0;
    %vpi_call 2 59 "$display", "sum %d", v0000014c15557190_0 {0 0 0};
    %vpi_call 2 60 "$display", "carry %d", v0000014c15556e70_0 {0 0 0};
    %vpi_call 2 61 "$display", "===============" {0 0 0};
    %delay 20000, 0;
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "alu_1bit_tb.v";
    "alu_1bit.v";
    "MUX2to1.v";
    "MUX4to1.v";
