# U11 Truth Tables

U11 is a PAL16R6 which has two purely combinatorial outputs and 6 registered outputs
which latch new values when the CLK signal is pulsed.


### Output /ROM_EN (pin 12, combinatorial)

| `I5`<br>(pin 6) | `I6`<br>(pin 7) | `I7`<br>(pin 8) | | `/ROM_EN`<br>(pin 12) |
| :-------------: | :-------------: | :-------------: |-| :-------------------: |
|        0        |        0        |        0        | |           0           |
|        0        |        0        |        1        | |           0           |
|        0        |        1        |        0        | |           0           |
|        0        |        1        |        1        | |           0           |
|        1        |        0        |        0        | |           1           |
|        1        |        0        |        1        | |           1           |
|        1        |        1        |        0        | |           1           |
|        1        |        1        |        1        | |           0           |


### Output /RAS (pin 19, combinatorial)

| `I1`<br>(pin 2) | `O4`<br>(pin 15) | `O3`<br>(pin 14) | `O2`<br>(pin 13) | | `/RAS`<br>(pin 19) |
| :-------------: | :--------------: | :--------------: | :--------------: |-| :----------------: |
|        0        |        0         |        0         |        0         | |         1          |
|        0        |        0         |        0         |        1         | |         1          |
|        0        |        0         |        1         |        0         | |         1          |
|        0        |        0         |        1         |        1         | |         1          |
|        0        |        1         |        0         |        0         | |         0          |
|        0        |        1         |        0         |        1         | |         0          |
|        0        |        1         |        1         |        0         | |         0          |
|        0        |        1         |        1         |        1         | |         1          |
|        1        |        0         |        0         |        0         | |         0          |
|        1        |        0         |        0         |        1         | |         0          |
|        1        |        0         |        1         |        0         | |         0          |
|        1        |        0         |        1         |        1         | |         0          |
|        1        |        1         |        0         |        0         | |         0          |
|        1        |        1         |        0         |        1         | |         0          |
|        1        |        1         |        1         |        0         | |         0          |
|        1        |        1         |        1         |        1         | |         1          |


### Output O2 (pin 13, registered)

| `I2`<br>(pin 3) | `O4`<br>(pin 15) | `O3`<br>(pin 14) | `O2`<br>(pin 13) | | `O2`<br>(pin 13) |
| :-------------: | :--------------: | :--------------: | :--------------: |-| :--------------: |
|        0        |        0         |        0         |        0         | |        1         |
|        0        |        0         |        0         |        1         | |        0         |
|        0        |        0         |        1         |        0         | |        1         |
|        0        |        0         |        1         |        1         | |        0         |
|        0        |        1         |        0         |        0         | |        1         |
|        0        |        1         |        0         |        1         | |        0         |
|        0        |        1         |        1         |        0         | |        1         |
|        0        |        1         |        1         |        1         | |        1         |
|        1        |        0         |        0         |        0         | |        0         |
|        1        |        0         |        0         |        1         | |        0         |
|        1        |        0         |        1         |        0         | |        0         |
|        1        |        0         |        1         |        1         | |        0         |
|        1        |        1         |        0         |        0         | |        0         |
|        1        |        1         |        0         |        1         | |        0         |
|        1        |        1         |        1         |        0         | |        0         |
|        1        |        1         |        1         |        1         | |        0         |


### Output O3 (pin 14, registered)

| `I2`<br>(pin 3) | `O4`<br>(pin 15) | `O3`<br>(pin 14) | `O2`<br>(pin 13) | | `O3`<br>(pin 14) |
| :-------------: | :--------------: | :--------------: | :--------------: |-| :--------------: |
|        0        |        0         |        0         |        0         | |        0         |
|        0        |        0         |        0         |        1         | |        1         |
|        0        |        0         |        1         |        0         | |        1         |
|        0        |        0         |        1         |        1         | |        0         |
|        0        |        1         |        0         |        0         | |        0         |
|        0        |        1         |        0         |        1         | |        1         |
|        0        |        1         |        1         |        0         | |        1         |
|        0        |        1         |        1         |        1         | |        1         |
|        1        |        0         |        0         |        0         | |        0         |
|        1        |        0         |        0         |        1         | |        0         |
|        1        |        0         |        1         |        0         | |        0         |
|        1        |        0         |        1         |        1         | |        0         |
|        1        |        1         |        0         |        0         | |        0         |
|        1        |        1         |        0         |        1         | |        0         |
|        1        |        1         |        1         |        0         | |        0         |
|        1        |        1         |        1         |        1         | |        0         |


### Output O4 (pin 15, registered)

| `I2`<br>(pin 3) | `O4`<br>(pin 15) | `O3`<br>(pin 14) | `O2`<br>(pin 13) | | `O4`<br>(pin 15) |
| :-------------: | :--------------: | :--------------: | :--------------: |-| :--------------: |
|        0        |        0         |        0         |        0         | |        0         |
|        0        |        0         |        0         |        1         | |        0         |
|        0        |        0         |        1         |        0         | |        0         |
|        0        |        0         |        1         |        1         | |        1         |
|        0        |        1         |        0         |        0         | |        1         |
|        0        |        1         |        0         |        1         | |        1         |
|        0        |        1         |        1         |        0         | |        1         |
|        0        |        1         |        1         |        1         | |        1         |
|        1        |        0         |        0         |        0         | |        0         |
|        1        |        0         |        0         |        1         | |        0         |
|        1        |        0         |        1         |        0         | |        0         |
|        1        |        0         |        1         |        1         | |        0         |
|        1        |        1         |        0         |        0         | |        0         |
|        1        |        1         |        0         |        1         | |        0         |
|        1        |        1         |        1         |        0         | |        0         |
|        1        |        1         |        1         |        1         | |        0         |


### Output O5 (pin 16, registered)

| `I2`<br>(pin 3) | `O4`<br>(pin 15) | `O3`<br>(pin 14) | `O2`<br>(pin 13) | | `O5`<br>(pin 16) |
| :-------------: | :--------------: | :--------------: | :--------------: |-| :--------------: |
|        0        |        0         |        0         |        0         | |        1         |
|        0        |        0         |        0         |        1         | |        1         |
|        0        |        0         |        1         |        0         | |        1         |
|        0        |        0         |        1         |        1         | |        0         |
|        0        |        1         |        0         |        0         | |        0         |
|        0        |        1         |        0         |        1         | |        0         |
|        0        |        1         |        1         |        0         | |        1         |
|        0        |        1         |        1         |        1         | |        1         |
|        1        |        0         |        0         |        0         | |        1         |
|        1        |        0         |        0         |        1         | |        1         |
|        1        |        0         |        1         |        0         | |        1         |
|        1        |        0         |        1         |        1         | |        1         |
|        1        |        1         |        0         |        0         | |        1         |
|        1        |        1         |        0         |        1         | |        1         |
|        1        |        1         |        1         |        0         | |        1         |
|        1        |        1         |        1         |        1         | |        1         |


### Output /CAS (pin 17, registered)

| `I2`<br>(pin 3) | `O4`<br>(pin 15) | `O3`<br>(pin 14) | `O2`<br>(pin 13) | | `/CAS`<br>(pin 17) |
| :-------------: | :--------------: | :--------------: | :--------------: |-| :----------------: |
|        0        |        0         |        0         |        0         | |         1          |
|        0        |        0         |        0         |        1         | |         1          |
|        0        |        0         |        1         |        0         | |         1          |
|        0        |        0         |        1         |        1         | |         1          |
|        0        |        1         |        0         |        0         | |         1          |
|        0        |        1         |        0         |        1         | |         0          |
|        0        |        1         |        1         |        0         | |         0          |
|        0        |        1         |        1         |        1         | |         0          |
|        1        |        0         |        0         |        0         | |         1          |
|        1        |        0         |        0         |        1         | |         1          |
|        1        |        0         |        1         |        0         | |         1          |
|        1        |        0         |        1         |        1         | |         1          |
|        1        |        1         |        0         |        0         | |         1          |
|        1        |        1         |        0         |        1         | |         1          |
|        1        |        1         |        1         |        0         | |         1          |
|        1        |        1         |        1         |        1         | |         1          |


### Output PRT_STROBE (pin 18, registered)

| `I3`<br>(pin 4) | `I4`<br>(pin 5) | | `PRT_STROBE`<br>(pin 18) |
| :-------------: | :-------------: |-| :----------------------: |
|        0        |        0        | |            0             |
|        0        |        1        | |            1             |
|        1        |        0        | |            1             |
|        1        |        1        | |            0             |
