/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [3:0] _01_;
  wire [8:0] _02_;
  reg [11:0] _03_;
  wire [15:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire [10:0] celloutsig_0_13z;
  wire [20:0] celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire [10:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [12:0] celloutsig_0_21z;
  wire [5:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [24:0] celloutsig_0_31z;
  wire celloutsig_0_35z;
  wire [5:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [12:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [26:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [15:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [14:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [15:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = ~(celloutsig_1_2z & celloutsig_1_0z);
  assign celloutsig_0_30z = ~(celloutsig_0_13z[1] & celloutsig_0_18z[3]);
  assign celloutsig_0_5z = ~((celloutsig_0_1z | celloutsig_0_0z[3]) & (celloutsig_0_3z | in_data[39]));
  assign celloutsig_1_19z = ~((celloutsig_1_1z | celloutsig_1_13z) & (celloutsig_1_4z[0] | celloutsig_1_13z));
  assign celloutsig_0_26z = celloutsig_0_16z | celloutsig_0_8z[12];
  assign celloutsig_0_35z = celloutsig_0_14z[4] ^ celloutsig_0_31z[18];
  assign celloutsig_1_9z = celloutsig_1_5z ^ celloutsig_1_3z;
  assign celloutsig_0_1z = celloutsig_0_0z[3] ^ in_data[23];
  assign celloutsig_0_24z = _00_ ^ celloutsig_0_16z;
  assign celloutsig_0_2z = ~(celloutsig_0_1z ^ in_data[79]);
  always_ff @(negedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _01_ <= 4'h0;
    else _01_ <= { celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_7z };
  reg [8:0] _15_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _15_ <= 9'h000;
    else _15_ <= celloutsig_0_21z[11:3];
  assign { _02_[8:1], _00_ } = _15_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 12'h000;
    else _03_ <= { celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_1_18z = { celloutsig_1_11z[16:12], celloutsig_1_1z, celloutsig_1_0z, _01_, celloutsig_1_4z } / { 1'h1, in_data[122:108] };
  assign celloutsig_0_13z = { celloutsig_0_8z[10:1], celloutsig_0_6z } / { 1'h1, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_12z };
  assign celloutsig_0_18z = { celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_2z } / { 1'h1, celloutsig_0_17z[5:1] };
  assign celloutsig_0_40z = { _03_[7:2], celloutsig_0_35z } == { in_data[93:88], celloutsig_0_16z };
  assign celloutsig_1_0z = in_data[173:165] == in_data[124:116];
  assign celloutsig_0_27z = { celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_7z } == { celloutsig_0_14z[9:3], celloutsig_0_24z };
  assign celloutsig_0_3z = celloutsig_0_0z[14:5] == celloutsig_0_0z[13:4];
  assign celloutsig_0_4z = ! { celloutsig_0_0z[7:6], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_1z = ! in_data[176:172];
  assign celloutsig_1_5z = ! { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_6z = ! in_data[33:29];
  assign celloutsig_0_16z = ! celloutsig_0_0z[12:5];
  assign celloutsig_0_9z = celloutsig_0_6z & ~(celloutsig_0_7z);
  assign celloutsig_0_11z = celloutsig_0_8z[3] & ~(celloutsig_0_1z);
  assign celloutsig_1_11z = { in_data[177:176], celloutsig_1_5z, _01_, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_5z } * { celloutsig_1_8z[15:9], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_0z = - in_data[18:3];
  assign celloutsig_0_19z = - { celloutsig_0_14z[10:1], celloutsig_0_9z };
  assign celloutsig_0_31z = - { celloutsig_0_19z, _03_, celloutsig_0_27z, celloutsig_0_30z };
  assign celloutsig_0_22z = { celloutsig_0_8z[12:11], celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_2z } | celloutsig_0_14z[14:9];
  assign celloutsig_1_2z = & { celloutsig_1_1z, in_data[147:139] };
  assign celloutsig_1_7z = ~^ { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_13z = ~^ celloutsig_1_11z[25:14];
  assign celloutsig_0_10z = ~^ in_data[22:9];
  assign celloutsig_1_6z = { celloutsig_1_4z[4:3], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z } >> { celloutsig_1_4z[3:1], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_12z = celloutsig_0_0z[8:3] << { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_14z = { in_data[33:16], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_7z } << { celloutsig_0_8z[10:1], 1'h1, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_1_8z = { celloutsig_1_6z[8:2], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_1z } <<< { celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_15z = { celloutsig_0_8z[7:1], 1'h1 } <<< { celloutsig_0_14z[7:1], celloutsig_0_1z };
  assign celloutsig_0_39z = { celloutsig_0_14z[7:5], celloutsig_0_6z, celloutsig_0_24z, celloutsig_0_9z } ~^ { celloutsig_0_22z[4:1], celloutsig_0_26z, celloutsig_0_4z };
  assign celloutsig_0_21z = celloutsig_0_0z[13:1] ~^ in_data[42:30];
  assign celloutsig_1_4z = in_data[125:121] ^ { in_data[158:157], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_7z = ~((celloutsig_0_1z & celloutsig_0_1z) | celloutsig_0_6z);
  assign { celloutsig_0_8z[5], celloutsig_0_8z[3], celloutsig_0_8z[4], celloutsig_0_8z[2:1], celloutsig_0_8z[12:6] } = { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_2z, in_data[47:41] } ~^ { celloutsig_0_0z[7], celloutsig_0_0z[5], celloutsig_0_0z[6], celloutsig_0_0z[4], celloutsig_0_7z, celloutsig_0_0z[14:8] };
  assign { celloutsig_0_17z[5], celloutsig_0_17z[3], celloutsig_0_17z[4], celloutsig_0_17z[2:1], celloutsig_0_17z[7:6] } = { celloutsig_0_8z[5], celloutsig_0_8z[3], celloutsig_0_8z[4], celloutsig_0_8z[2:1], celloutsig_0_8z[7:6] } ~^ { celloutsig_0_13z[4], celloutsig_0_13z[2], celloutsig_0_13z[3], celloutsig_0_13z[1], celloutsig_0_10z, celloutsig_0_13z[6:5] };
  assign _02_[0] = _00_;
  assign celloutsig_0_17z[0] = celloutsig_0_6z;
  assign celloutsig_0_8z[0] = 1'h1;
  assign { out_data[143:128], out_data[96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_39z, celloutsig_0_40z };
endmodule
