// Seed: 1666633904
module module_0 (
    output wire id_0,
    input  tri0 id_1
);
  logic id_3;
  ;
  parameter id_4 = 1;
  parameter id_5 = -1;
  always force id_0 = 1;
  logic [1 : 1] id_6;
  integer id_7;
  ;
  assign module_1.id_6 = 0;
endmodule
module module_1 #(
    parameter id_6 = 32'd63
) (
    input  wire  id_0,
    output uwire id_1,
    output tri0  id_2,
    input  wand  id_3,
    input  wand  id_4,
    output tri1  id_5,
    input  tri1  _id_6
);
  wire id_8;
  wire id_9;
  module_0 modCall_1 (
      id_2,
      id_0
  );
  wand id_10 = id_10 & -1;
  logic [-1 : -1 'd0 <  id_6] id_11;
endmodule
