Copyright (c) 2025 Joshua Bauer
This project includes a SECDED RAM core written in Verilog.
Licensed under the Apache License, Version 2.0.
