# Simple-VHDL-Compiler
using LEX to implement scanner to scan simple VHDL code, and using YACC to implement parser to parse the VHDL code while doing some semantic checking

* Command to compile the lex and yacc files:
make

* command to run the examples:
./test.sh

* To add test files in the directory testFiles add the test file and add in the test.sh file using the same written format:
./myvhdl < FileName
