/* Generated by Yosys 0.8 (git sha1 UNKNOWN, clang 9.0.0 -fPIC -Os) */


module naive(clk, in, out);
  input clk;
  input in;
  output out;
  reg out;
  always @(posedge clk)
      out <= in;
endmodule
