// Seed: 2191881922
module module_0 (
    output uwire id_0,
    output wor id_1,
    output uwire id_2,
    output tri id_3,
    input wand id_4,
    input tri0 id_5,
    input wand id_6,
    input tri1 id_7,
    input wire id_8,
    input tri0 id_9,
    output tri id_10,
    input wor id_11,
    output supply1 id_12,
    input uwire id_13,
    output tri1 id_14,
    input wire id_15
);
  wire id_17;
endmodule
module module_1 (
    input wand id_0,
    output wire id_1,
    input wor id_2,
    input wor id_3,
    output tri0 id_4,
    output tri0 id_5,
    input tri0 id_6,
    input tri0 id_7,
    input wor id_8,
    input supply0 id_9,
    input wor id_10,
    input wor id_11,
    input supply0 id_12,
    input tri1 id_13,
    output supply1 id_14,
    output tri0 id_15,
    output supply0 id_16,
    input tri id_17,
    output wand id_18
    , id_27,
    output uwire id_19,
    input wire id_20,
    output tri id_21,
    output wor id_22,
    output tri1 id_23,
    output supply0 id_24,
    input tri0 id_25
);
  assign id_19 = id_2;
  module_0(
      id_19,
      id_16,
      id_14,
      id_22,
      id_12,
      id_17,
      id_11,
      id_3,
      id_10,
      id_7,
      id_5,
      id_25,
      id_1,
      id_2,
      id_19,
      id_2
  );
endmodule
