Timing Analyzer report for ADS131A0X
Fri Feb 07 15:16:02 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 100C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 100C Model Setup Summary
  8. Slow 1200mV 100C Model Hold Summary
  9. Slow 1200mV 100C Model Recovery Summary
 10. Slow 1200mV 100C Model Removal Summary
 11. Slow 1200mV 100C Model Minimum Pulse Width Summary
 12. Slow 1200mV 100C Model Setup: 'system_clock'
 13. Slow 1200mV 100C Model Setup: 'SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state'
 14. Slow 1200mV 100C Model Hold: 'SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state'
 15. Slow 1200mV 100C Model Hold: 'system_clock'
 16. Slow 1200mV 100C Model Metastability Summary
 17. Slow 1200mV -40C Model Fmax Summary
 18. Slow 1200mV -40C Model Setup Summary
 19. Slow 1200mV -40C Model Hold Summary
 20. Slow 1200mV -40C Model Recovery Summary
 21. Slow 1200mV -40C Model Removal Summary
 22. Slow 1200mV -40C Model Minimum Pulse Width Summary
 23. Slow 1200mV -40C Model Setup: 'system_clock'
 24. Slow 1200mV -40C Model Setup: 'SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state'
 25. Slow 1200mV -40C Model Hold: 'SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state'
 26. Slow 1200mV -40C Model Hold: 'system_clock'
 27. Slow 1200mV -40C Model Metastability Summary
 28. Fast 1200mV -40C Model Setup Summary
 29. Fast 1200mV -40C Model Hold Summary
 30. Fast 1200mV -40C Model Recovery Summary
 31. Fast 1200mV -40C Model Removal Summary
 32. Fast 1200mV -40C Model Minimum Pulse Width Summary
 33. Fast 1200mV -40C Model Setup: 'system_clock'
 34. Fast 1200mV -40C Model Setup: 'SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state'
 35. Fast 1200mV -40C Model Hold: 'SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state'
 36. Fast 1200mV -40C Model Hold: 'system_clock'
 37. Fast 1200mV -40C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv n40c Model)
 42. Signal Integrity Metrics (Slow 1200mv 100c Model)
 43. Signal Integrity Metrics (Fast 1200mv n40c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Timing Analyzer                                     ;
; Revision Name         ; ADS131A0X                                           ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL025YU256I7G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   1.3%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------+
; Clock Name                                                                      ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                             ;
+---------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------+
; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state } ;
; system_clock                                                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { system_clock }                                                                    ;
+---------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Fmax Summary                                                                                   ;
+------------+-----------------+---------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                      ; Note ;
+------------+-----------------+---------------------------------------------------------------------------------+------+
; 210.84 MHz ; 210.84 MHz      ; system_clock                                                                    ;      ;
; 232.5 MHz  ; 232.5 MHz       ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ;      ;
+------------+-----------------+---------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup Summary                                                                     ;
+---------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                           ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------+--------+---------------+
; system_clock                                                                    ; -3.743 ; -135.293      ;
; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; -3.301 ; -106.104      ;
+---------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold Summary                                                                     ;
+---------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                           ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------+-------+---------------+
; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.401 ; 0.000         ;
; system_clock                                                                    ; 0.418 ; 0.000         ;
+---------------------------------------------------------------------------------+-------+---------------+


-------------------------------------------
; Slow 1200mV 100C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV 100C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width Summary                                                       ;
+---------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                           ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------+--------+---------------+
; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; -3.210 ; -53.965       ;
; system_clock                                                                    ; -1.481 ; -88.861       ;
+---------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'system_clock'                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                         ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -3.743 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[28] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.066     ; 4.675      ;
; -3.739 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[31] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.066     ; 4.671      ;
; -3.733 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[18] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.066     ; 4.665      ;
; -3.732 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[29] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.066     ; 4.664      ;
; -3.730 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[16] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.066     ; 4.662      ;
; -3.729 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[19] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.066     ; 4.661      ;
; -3.703 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[22] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.066     ; 4.635      ;
; -3.621 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[27] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.066     ; 4.553      ;
; -3.612 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[25] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.066     ; 4.544      ;
; -3.567 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[26] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.066     ; 4.499      ;
; -3.498 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[1]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.070     ; 4.426      ;
; -3.409 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[21] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.066     ; 4.341      ;
; -3.365 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[30] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.066     ; 4.297      ;
; -3.362 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[17] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.066     ; 4.294      ;
; -3.348 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[20] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.066     ; 4.280      ;
; -3.348 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[9]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.070     ; 4.276      ;
; -3.344 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[2]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.070     ; 4.272      ;
; -3.304 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[11] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.070     ; 4.232      ;
; -3.259 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[10] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.070     ; 4.187      ;
; -3.245 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[23] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.066     ; 4.177      ;
; -3.242 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[24] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.066     ; 4.174      ;
; -3.232 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[4]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.070     ; 4.160      ;
; -3.197 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[13] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.070     ; 4.125      ;
; -3.193 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[15] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.070     ; 4.121      ;
; -3.144 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[14] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.070     ; 4.072      ;
; -3.078 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[0]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.070     ; 4.006      ;
; -3.025 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[6]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.070     ; 3.953      ;
; -2.980 ; clock_synthesizer:clock_synthesizer_uut_1|counter[1]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[24]                           ; system_clock ; system_clock ; 1.000        ; -0.071     ; 3.907      ;
; -2.960 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[7]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.070     ; 3.888      ;
; -2.935 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[8]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.070     ; 3.863      ;
; -2.928 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[3]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.070     ; 3.856      ;
; -2.905 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[0]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[31] ; system_clock ; system_clock ; 1.000        ; -0.074     ; 3.829      ;
; -2.885 ; clock_synthesizer:clock_synthesizer_uut_1|counter[0]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[24]                           ; system_clock ; system_clock ; 1.000        ; -0.071     ; 3.812      ;
; -2.844 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[12] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.070     ; 3.772      ;
; -2.842 ; clock_synthesizer:clock_synthesizer_uut_1|counter[3]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[24]                           ; system_clock ; system_clock ; 1.000        ; -0.071     ; 3.769      ;
; -2.804 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[5]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.070     ; 3.732      ;
; -2.772 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[0]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[30] ; system_clock ; system_clock ; 1.000        ; -0.074     ; 3.696      ;
; -2.771 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[0]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[29] ; system_clock ; system_clock ; 1.000        ; -0.074     ; 3.695      ;
; -2.752 ; clock_synthesizer:clock_synthesizer_uut_1|counter[2]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[24]                           ; system_clock ; system_clock ; 1.000        ; -0.071     ; 3.679      ;
; -2.729 ; clock_synthesizer:clock_synthesizer_uut_1|counter[1]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[22]                           ; system_clock ; system_clock ; 1.000        ; -0.071     ; 3.656      ;
; -2.729 ; clock_synthesizer:clock_synthesizer_uut_1|counter[0]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[31]                           ; system_clock ; system_clock ; 1.000        ; -0.071     ; 3.656      ;
; -2.721 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[1]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[30] ; system_clock ; system_clock ; 1.000        ; -0.074     ; 3.645      ;
; -2.718 ; clock_synthesizer:clock_synthesizer_uut_1|counter[1]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[30]                           ; system_clock ; system_clock ; 1.000        ; -0.071     ; 3.645      ;
; -2.708 ; clock_synthesizer:clock_synthesizer_uut_1|counter[5]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[24]                           ; system_clock ; system_clock ; 1.000        ; -0.071     ; 3.635      ;
; -2.705 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[1]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[31] ; system_clock ; system_clock ; 1.000        ; -0.074     ; 3.629      ;
; -2.702 ; clock_synthesizer:clock_synthesizer_uut_1|counter[1]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[31]                           ; system_clock ; system_clock ; 1.000        ; -0.071     ; 3.629      ;
; -2.680 ; clock_synthesizer:clock_synthesizer_uut_1|counter[7]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[12]                           ; system_clock ; system_clock ; 1.000        ; -0.070     ; 3.608      ;
; -2.679 ; clock_synthesizer:clock_synthesizer_uut_1|counter[7]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[13]                           ; system_clock ; system_clock ; 1.000        ; -0.070     ; 3.607      ;
; -2.679 ; clock_synthesizer:clock_synthesizer_uut_1|counter[7]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[11]                           ; system_clock ; system_clock ; 1.000        ; -0.070     ; 3.607      ;
; -2.678 ; clock_synthesizer:clock_synthesizer_uut_1|counter[7]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[14]                           ; system_clock ; system_clock ; 1.000        ; -0.070     ; 3.606      ;
; -2.676 ; clock_synthesizer:clock_synthesizer_uut_1|counter[1]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[16]                           ; system_clock ; system_clock ; 1.000        ; -0.071     ; 3.603      ;
; -2.675 ; clock_synthesizer:clock_synthesizer_uut_1|counter[7]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[6]                            ; system_clock ; system_clock ; 1.000        ; -0.070     ; 3.603      ;
; -2.638 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[0]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[28] ; system_clock ; system_clock ; 1.000        ; -0.074     ; 3.562      ;
; -2.637 ; clock_synthesizer:clock_synthesizer_uut_1|counter[6]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[24]                           ; system_clock ; system_clock ; 1.000        ; -0.071     ; 3.564      ;
; -2.637 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[0]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[27] ; system_clock ; system_clock ; 1.000        ; -0.074     ; 3.561      ;
; -2.634 ; clock_synthesizer:clock_synthesizer_uut_1|counter[0]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[22]                           ; system_clock ; system_clock ; 1.000        ; -0.071     ; 3.561      ;
; -2.623 ; clock_synthesizer:clock_synthesizer_uut_1|counter[0]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[30]                           ; system_clock ; system_clock ; 1.000        ; -0.071     ; 3.550      ;
; -2.620 ; clock_synthesizer:clock_synthesizer_uut_1|counter[4]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[24]                           ; system_clock ; system_clock ; 1.000        ; -0.071     ; 3.547      ;
; -2.607 ; clock_synthesizer:clock_synthesizer_uut_1|counter[0]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[21]                           ; system_clock ; system_clock ; 1.000        ; -0.071     ; 3.534      ;
; -2.598 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[2]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[31] ; system_clock ; system_clock ; 1.000        ; -0.074     ; 3.522      ;
; -2.595 ; clock_synthesizer:clock_synthesizer_uut_1|counter[2]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[31]                           ; system_clock ; system_clock ; 1.000        ; -0.071     ; 3.522      ;
; -2.595 ; clock_synthesizer:clock_synthesizer_uut_1|counter[0]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[29]                           ; system_clock ; system_clock ; 1.000        ; -0.071     ; 3.522      ;
; -2.591 ; clock_synthesizer:clock_synthesizer_uut_1|counter[3]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[22]                           ; system_clock ; system_clock ; 1.000        ; -0.071     ; 3.518      ;
; -2.587 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[1]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[28] ; system_clock ; system_clock ; 1.000        ; -0.074     ; 3.511      ;
; -2.586 ; clock_synthesizer:clock_synthesizer_uut_1|counter[0]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[19]                           ; system_clock ; system_clock ; 1.000        ; -0.071     ; 3.513      ;
; -2.584 ; clock_synthesizer:clock_synthesizer_uut_1|counter[1]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[28]                           ; system_clock ; system_clock ; 1.000        ; -0.071     ; 3.511      ;
; -2.583 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[3]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[30] ; system_clock ; system_clock ; 1.000        ; -0.074     ; 3.507      ;
; -2.581 ; clock_synthesizer:clock_synthesizer_uut_1|counter[7]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[24]                           ; system_clock ; system_clock ; 1.000        ; -0.071     ; 3.508      ;
; -2.581 ; clock_synthesizer:clock_synthesizer_uut_1|counter[0]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[16]                           ; system_clock ; system_clock ; 1.000        ; -0.071     ; 3.508      ;
; -2.580 ; clock_synthesizer:clock_synthesizer_uut_1|counter[3]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[30]                           ; system_clock ; system_clock ; 1.000        ; -0.071     ; 3.507      ;
; -2.579 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[1]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[2]  ; system_clock ; system_clock ; 1.000        ; -0.070     ; 3.507      ;
; -2.571 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[1]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[29] ; system_clock ; system_clock ; 1.000        ; -0.074     ; 3.495      ;
; -2.568 ; clock_synthesizer:clock_synthesizer_uut_1|counter[1]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[29]                           ; system_clock ; system_clock ; 1.000        ; -0.071     ; 3.495      ;
; -2.567 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[3]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[31] ; system_clock ; system_clock ; 1.000        ; -0.074     ; 3.491      ;
; -2.567 ; clock_synthesizer:clock_synthesizer_uut_1|counter[1]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[20]                           ; system_clock ; system_clock ; 1.000        ; -0.071     ; 3.494      ;
; -2.566 ; clock_synthesizer:clock_synthesizer_uut_1|counter[1]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[18]                           ; system_clock ; system_clock ; 1.000        ; -0.071     ; 3.493      ;
; -2.564 ; clock_synthesizer:clock_synthesizer_uut_1|counter[3]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[31]                           ; system_clock ; system_clock ; 1.000        ; -0.071     ; 3.491      ;
; -2.564 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[1]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[1]  ; system_clock ; system_clock ; 1.000        ; -0.070     ; 3.492      ;
; -2.556 ; clock_synthesizer:clock_synthesizer_uut_1|counter[1]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[21]                           ; system_clock ; system_clock ; 1.000        ; -0.071     ; 3.483      ;
; -2.554 ; clock_synthesizer:clock_synthesizer_uut_1|counter[1]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[19]                           ; system_clock ; system_clock ; 1.000        ; -0.071     ; 3.481      ;
; -2.552 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[28] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[2]  ; system_clock ; system_clock ; 1.000        ; -0.066     ; 3.484      ;
; -2.548 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[31] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[2]  ; system_clock ; system_clock ; 1.000        ; -0.066     ; 3.480      ;
; -2.548 ; clock_synthesizer:clock_synthesizer_uut_1|counter[7]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[20]                           ; system_clock ; system_clock ; 1.000        ; -0.071     ; 3.475      ;
; -2.548 ; clock_synthesizer:clock_synthesizer_uut_1|counter[7]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[22]                           ; system_clock ; system_clock ; 1.000        ; -0.071     ; 3.475      ;
; -2.547 ; clock_synthesizer:clock_synthesizer_uut_1|counter[9]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[12]                           ; system_clock ; system_clock ; 1.000        ; -0.070     ; 3.475      ;
; -2.546 ; clock_synthesizer:clock_synthesizer_uut_1|counter[9]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[13]                           ; system_clock ; system_clock ; 1.000        ; -0.070     ; 3.474      ;
; -2.546 ; clock_synthesizer:clock_synthesizer_uut_1|counter[9]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[11]                           ; system_clock ; system_clock ; 1.000        ; -0.070     ; 3.474      ;
; -2.546 ; clock_synthesizer:clock_synthesizer_uut_1|counter[7]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[21]                           ; system_clock ; system_clock ; 1.000        ; -0.071     ; 3.473      ;
; -2.545 ; clock_synthesizer:clock_synthesizer_uut_1|counter[9]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[14]                           ; system_clock ; system_clock ; 1.000        ; -0.070     ; 3.473      ;
; -2.544 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[28] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[1]  ; system_clock ; system_clock ; 1.000        ; -0.066     ; 3.476      ;
; -2.542 ; clock_synthesizer:clock_synthesizer_uut_1|counter[9]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[6]                            ; system_clock ; system_clock ; 1.000        ; -0.070     ; 3.470      ;
; -2.542 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[18] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[2]  ; system_clock ; system_clock ; 1.000        ; -0.066     ; 3.474      ;
; -2.541 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[29] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[2]  ; system_clock ; system_clock ; 1.000        ; -0.066     ; 3.473      ;
; -2.540 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[31] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[1]  ; system_clock ; system_clock ; 1.000        ; -0.066     ; 3.472      ;
; -2.539 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[16] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[2]  ; system_clock ; system_clock ; 1.000        ; -0.066     ; 3.471      ;
; -2.538 ; clock_synthesizer:clock_synthesizer_uut_1|counter[3]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[16]                           ; system_clock ; system_clock ; 1.000        ; -0.071     ; 3.465      ;
; -2.538 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[19] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[2]  ; system_clock ; system_clock ; 1.000        ; -0.066     ; 3.470      ;
; -2.534 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[18] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[1]  ; system_clock ; system_clock ; 1.000        ; -0.066     ; 3.466      ;
; -2.533 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[29] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[1]  ; system_clock ; system_clock ; 1.000        ; -0.066     ; 3.465      ;
; -2.531 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[16] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[1]  ; system_clock ; system_clock ; 1.000        ; -0.066     ; 3.463      ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state'                                                                                                                                                                                     ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                                                                    ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; -3.301 ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|counter[19] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.070     ; 4.229      ;
; -3.301 ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.070     ; 4.229      ;
; -3.301 ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|counter[30] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.070     ; 4.229      ;
; -3.301 ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|counter[27] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.070     ; 4.229      ;
; -3.301 ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.070     ; 4.229      ;
; -3.301 ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|counter[17] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.070     ; 4.229      ;
; -3.301 ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.070     ; 4.229      ;
; -3.301 ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|counter[23] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.070     ; 4.229      ;
; -3.301 ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|counter[24] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.070     ; 4.229      ;
; -3.301 ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|counter[21] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.070     ; 4.229      ;
; -3.301 ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|counter[20] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.070     ; 4.229      ;
; -3.211 ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|counter[30] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.070     ; 4.139      ;
; -3.211 ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.070     ; 4.139      ;
; -3.211 ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|counter[19] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.070     ; 4.139      ;
; -3.211 ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|counter[23] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.070     ; 4.139      ;
; -3.211 ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|counter[20] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.070     ; 4.139      ;
; -3.211 ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|counter[24] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.070     ; 4.139      ;
; -3.211 ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|counter[21] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.070     ; 4.139      ;
; -3.211 ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|counter[17] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.070     ; 4.139      ;
; -3.211 ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.070     ; 4.139      ;
; -3.211 ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.070     ; 4.139      ;
; -3.211 ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|counter[27] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.070     ; 4.139      ;
; -3.159 ; SPI_Master:SPI_Master_uut|counter[28] ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.495     ; 3.662      ;
; -3.159 ; SPI_Master:SPI_Master_uut|counter[28] ; SPI_Master:SPI_Master_uut|counter[19] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.495     ; 3.662      ;
; -3.159 ; SPI_Master:SPI_Master_uut|counter[28] ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.495     ; 3.662      ;
; -3.159 ; SPI_Master:SPI_Master_uut|counter[28] ; SPI_Master:SPI_Master_uut|counter[27] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.495     ; 3.662      ;
; -3.159 ; SPI_Master:SPI_Master_uut|counter[28] ; SPI_Master:SPI_Master_uut|counter[23] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.495     ; 3.662      ;
; -3.159 ; SPI_Master:SPI_Master_uut|counter[28] ; SPI_Master:SPI_Master_uut|counter[24] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.495     ; 3.662      ;
; -3.159 ; SPI_Master:SPI_Master_uut|counter[28] ; SPI_Master:SPI_Master_uut|counter[17] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.495     ; 3.662      ;
; -3.159 ; SPI_Master:SPI_Master_uut|counter[28] ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.495     ; 3.662      ;
; -3.159 ; SPI_Master:SPI_Master_uut|counter[28] ; SPI_Master:SPI_Master_uut|counter[21] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.495     ; 3.662      ;
; -3.159 ; SPI_Master:SPI_Master_uut|counter[28] ; SPI_Master:SPI_Master_uut|counter[20] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.495     ; 3.662      ;
; -3.159 ; SPI_Master:SPI_Master_uut|counter[28] ; SPI_Master:SPI_Master_uut|counter[30] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.495     ; 3.662      ;
; -3.139 ; SPI_Master:SPI_Master_uut|counter[31] ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.495     ; 3.642      ;
; -3.139 ; SPI_Master:SPI_Master_uut|counter[31] ; SPI_Master:SPI_Master_uut|counter[30] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.495     ; 3.642      ;
; -3.139 ; SPI_Master:SPI_Master_uut|counter[31] ; SPI_Master:SPI_Master_uut|counter[19] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.495     ; 3.642      ;
; -3.139 ; SPI_Master:SPI_Master_uut|counter[31] ; SPI_Master:SPI_Master_uut|counter[20] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.495     ; 3.642      ;
; -3.139 ; SPI_Master:SPI_Master_uut|counter[31] ; SPI_Master:SPI_Master_uut|counter[21] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.495     ; 3.642      ;
; -3.139 ; SPI_Master:SPI_Master_uut|counter[31] ; SPI_Master:SPI_Master_uut|counter[23] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.495     ; 3.642      ;
; -3.139 ; SPI_Master:SPI_Master_uut|counter[31] ; SPI_Master:SPI_Master_uut|counter[24] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.495     ; 3.642      ;
; -3.139 ; SPI_Master:SPI_Master_uut|counter[31] ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.495     ; 3.642      ;
; -3.139 ; SPI_Master:SPI_Master_uut|counter[31] ; SPI_Master:SPI_Master_uut|counter[17] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.495     ; 3.642      ;
; -3.139 ; SPI_Master:SPI_Master_uut|counter[31] ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.495     ; 3.642      ;
; -3.139 ; SPI_Master:SPI_Master_uut|counter[31] ; SPI_Master:SPI_Master_uut|counter[27] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.495     ; 3.642      ;
; -3.134 ; SPI_Master:SPI_Master_uut|counter[7]  ; SPI_Master:SPI_Master_uut|SPI_RESET   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.070     ; 4.062      ;
; -3.083 ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.070     ; 4.011      ;
; -3.083 ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|counter[30] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.070     ; 4.011      ;
; -3.083 ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|counter[19] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.070     ; 4.011      ;
; -3.083 ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|counter[20] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.070     ; 4.011      ;
; -3.083 ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|counter[21] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.070     ; 4.011      ;
; -3.083 ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|counter[24] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.070     ; 4.011      ;
; -3.083 ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|counter[23] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.070     ; 4.011      ;
; -3.083 ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.070     ; 4.011      ;
; -3.083 ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|counter[27] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.070     ; 4.011      ;
; -3.083 ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|counter[17] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.070     ; 4.011      ;
; -3.083 ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.070     ; 4.011      ;
; -3.049 ; SPI_Master:SPI_Master_uut|counter[0]  ; SPI_Master:SPI_Master_uut|counter[27] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.072     ; 3.975      ;
; -3.049 ; SPI_Master:SPI_Master_uut|counter[0]  ; SPI_Master:SPI_Master_uut|counter[19] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.072     ; 3.975      ;
; -3.049 ; SPI_Master:SPI_Master_uut|counter[0]  ; SPI_Master:SPI_Master_uut|counter[24] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.072     ; 3.975      ;
; -3.049 ; SPI_Master:SPI_Master_uut|counter[0]  ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.072     ; 3.975      ;
; -3.049 ; SPI_Master:SPI_Master_uut|counter[0]  ; SPI_Master:SPI_Master_uut|counter[21] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.072     ; 3.975      ;
; -3.049 ; SPI_Master:SPI_Master_uut|counter[0]  ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.072     ; 3.975      ;
; -3.049 ; SPI_Master:SPI_Master_uut|counter[0]  ; SPI_Master:SPI_Master_uut|counter[30] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.072     ; 3.975      ;
; -3.049 ; SPI_Master:SPI_Master_uut|counter[0]  ; SPI_Master:SPI_Master_uut|counter[20] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.072     ; 3.975      ;
; -3.049 ; SPI_Master:SPI_Master_uut|counter[0]  ; SPI_Master:SPI_Master_uut|counter[23] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.072     ; 3.975      ;
; -3.049 ; SPI_Master:SPI_Master_uut|counter[0]  ; SPI_Master:SPI_Master_uut|counter[17] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.072     ; 3.975      ;
; -3.049 ; SPI_Master:SPI_Master_uut|counter[0]  ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.072     ; 3.975      ;
; -3.035 ; SPI_Master:SPI_Master_uut|counter[24] ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.070     ; 3.963      ;
; -3.035 ; SPI_Master:SPI_Master_uut|counter[24] ; SPI_Master:SPI_Master_uut|counter[19] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.070     ; 3.963      ;
; -3.035 ; SPI_Master:SPI_Master_uut|counter[24] ; SPI_Master:SPI_Master_uut|counter[21] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.070     ; 3.963      ;
; -3.035 ; SPI_Master:SPI_Master_uut|counter[24] ; SPI_Master:SPI_Master_uut|counter[20] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.070     ; 3.963      ;
; -3.035 ; SPI_Master:SPI_Master_uut|counter[24] ; SPI_Master:SPI_Master_uut|counter[30] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.070     ; 3.963      ;
; -3.035 ; SPI_Master:SPI_Master_uut|counter[24] ; SPI_Master:SPI_Master_uut|counter[23] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.070     ; 3.963      ;
; -3.035 ; SPI_Master:SPI_Master_uut|counter[24] ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.070     ; 3.963      ;
; -3.035 ; SPI_Master:SPI_Master_uut|counter[24] ; SPI_Master:SPI_Master_uut|counter[27] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.070     ; 3.963      ;
; -3.035 ; SPI_Master:SPI_Master_uut|counter[24] ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.070     ; 3.963      ;
; -3.035 ; SPI_Master:SPI_Master_uut|counter[24] ; SPI_Master:SPI_Master_uut|counter[24] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.070     ; 3.963      ;
; -3.035 ; SPI_Master:SPI_Master_uut|counter[24] ; SPI_Master:SPI_Master_uut|counter[17] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.070     ; 3.963      ;
; -3.027 ; SPI_Master:SPI_Master_uut|counter[1]  ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.072     ; 3.953      ;
; -3.027 ; SPI_Master:SPI_Master_uut|counter[1]  ; SPI_Master:SPI_Master_uut|counter[30] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.072     ; 3.953      ;
; -3.027 ; SPI_Master:SPI_Master_uut|counter[1]  ; SPI_Master:SPI_Master_uut|counter[20] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.072     ; 3.953      ;
; -3.027 ; SPI_Master:SPI_Master_uut|counter[1]  ; SPI_Master:SPI_Master_uut|counter[17] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.072     ; 3.953      ;
; -3.027 ; SPI_Master:SPI_Master_uut|counter[1]  ; SPI_Master:SPI_Master_uut|counter[23] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.072     ; 3.953      ;
; -3.027 ; SPI_Master:SPI_Master_uut|counter[1]  ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.072     ; 3.953      ;
; -3.027 ; SPI_Master:SPI_Master_uut|counter[1]  ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.072     ; 3.953      ;
; -3.027 ; SPI_Master:SPI_Master_uut|counter[1]  ; SPI_Master:SPI_Master_uut|counter[21] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.072     ; 3.953      ;
; -3.027 ; SPI_Master:SPI_Master_uut|counter[1]  ; SPI_Master:SPI_Master_uut|counter[24] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.072     ; 3.953      ;
; -3.027 ; SPI_Master:SPI_Master_uut|counter[1]  ; SPI_Master:SPI_Master_uut|counter[19] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.072     ; 3.953      ;
; -3.027 ; SPI_Master:SPI_Master_uut|counter[1]  ; SPI_Master:SPI_Master_uut|counter[27] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.072     ; 3.953      ;
; -3.024 ; SPI_Master:SPI_Master_uut|counter[23] ; SPI_Master:SPI_Master_uut|counter[27] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.070     ; 3.952      ;
; -3.024 ; SPI_Master:SPI_Master_uut|counter[23] ; SPI_Master:SPI_Master_uut|counter[23] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.070     ; 3.952      ;
; -3.024 ; SPI_Master:SPI_Master_uut|counter[23] ; SPI_Master:SPI_Master_uut|counter[30] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.070     ; 3.952      ;
; -3.024 ; SPI_Master:SPI_Master_uut|counter[23] ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.070     ; 3.952      ;
; -3.024 ; SPI_Master:SPI_Master_uut|counter[23] ; SPI_Master:SPI_Master_uut|counter[19] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.070     ; 3.952      ;
; -3.024 ; SPI_Master:SPI_Master_uut|counter[23] ; SPI_Master:SPI_Master_uut|counter[20] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.070     ; 3.952      ;
; -3.024 ; SPI_Master:SPI_Master_uut|counter[23] ; SPI_Master:SPI_Master_uut|counter[21] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.070     ; 3.952      ;
; -3.024 ; SPI_Master:SPI_Master_uut|counter[23] ; SPI_Master:SPI_Master_uut|counter[24] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.070     ; 3.952      ;
; -3.024 ; SPI_Master:SPI_Master_uut|counter[23] ; SPI_Master:SPI_Master_uut|counter[17] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.070     ; 3.952      ;
; -3.024 ; SPI_Master:SPI_Master_uut|counter[23] ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.070     ; 3.952      ;
; -3.024 ; SPI_Master:SPI_Master_uut|counter[23] ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.070     ; 3.952      ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state'                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                                                    ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; 0.401 ; SPI_Master:SPI_Master_uut|adc_init_completed        ; SPI_Master:SPI_Master_uut|adc_init_completed        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.087      ; 0.674      ;
; 0.418 ; SPI_Master:SPI_Master_uut|SPI_RESET                 ; SPI_Master:SPI_Master_uut|SPI_RESET                 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 0.674      ;
; 0.566 ; SPI_Master:SPI_Master_uut|counter[27]               ; SPI_Master:SPI_Master_uut|counter[28]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.495      ; 1.247      ;
; 0.583 ; SPI_Master:SPI_Master_uut|counter[30]               ; SPI_Master:SPI_Master_uut|counter[31]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.495      ; 1.264      ;
; 0.583 ; SPI_Master:SPI_Master_uut|counter[24]               ; SPI_Master:SPI_Master_uut|counter[25]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.495      ; 1.264      ;
; 0.584 ; SPI_Master:SPI_Master_uut|counter[14]               ; SPI_Master:SPI_Master_uut|counter[15]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.492      ; 1.262      ;
; 0.585 ; SPI_Master:SPI_Master_uut|counter[12]               ; SPI_Master:SPI_Master_uut|counter[13]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.492      ; 1.263      ;
; 0.585 ; SPI_Master:SPI_Master_uut|counter[10]               ; SPI_Master:SPI_Master_uut|counter[11]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.492      ; 1.263      ;
; 0.587 ; SPI_Master:SPI_Master_uut|counter[26]               ; SPI_Master:SPI_Master_uut|counter[28]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.495      ; 1.268      ;
; 0.587 ; SPI_Master:SPI_Master_uut|counter[14]               ; SPI_Master:SPI_Master_uut|counter[16]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.493      ; 1.266      ;
; 0.607 ; SPI_Master:SPI_Master_uut|counter[8]                ; SPI_Master:SPI_Master_uut|counter[9]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.492      ; 1.285      ;
; 0.653 ; SPI_Master:SPI_Master_uut|counter[15]               ; SPI_Master:SPI_Master_uut|counter[15]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.087      ; 0.926      ;
; 0.654 ; SPI_Master:SPI_Master_uut|counter[13]               ; SPI_Master:SPI_Master_uut|counter[13]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.087      ; 0.927      ;
; 0.654 ; SPI_Master:SPI_Master_uut|counter[11]               ; SPI_Master:SPI_Master_uut|counter[11]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.087      ; 0.927      ;
; 0.655 ; SPI_Master:SPI_Master_uut|counter[29]               ; SPI_Master:SPI_Master_uut|counter[29]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.087      ; 0.928      ;
; 0.656 ; SPI_Master:SPI_Master_uut|counter[9]                ; SPI_Master:SPI_Master_uut|counter[9]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.087      ; 0.929      ;
; 0.656 ; SPI_Master:SPI_Master_uut|counter[31]               ; SPI_Master:SPI_Master_uut|counter[31]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.087      ; 0.929      ;
; 0.657 ; SPI_Master:SPI_Master_uut|counter[25]               ; SPI_Master:SPI_Master_uut|counter[25]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.087      ; 0.930      ;
; 0.658 ; SPI_Master:SPI_Master_uut|counter[16]               ; SPI_Master:SPI_Master_uut|counter[16]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.087      ; 0.931      ;
; 0.660 ; SPI_Master:SPI_Master_uut|counter[28]               ; SPI_Master:SPI_Master_uut|counter[28]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.087      ; 0.933      ;
; 0.671 ; SPI_Master:SPI_Master_uut|counter[19]               ; SPI_Master:SPI_Master_uut|counter[19]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 0.927      ;
; 0.672 ; SPI_Master:SPI_Master_uut|counter[1]                ; SPI_Master:SPI_Master_uut|counter[1]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 0.928      ;
; 0.672 ; SPI_Master:SPI_Master_uut|counter[17]               ; SPI_Master:SPI_Master_uut|counter[17]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 0.928      ;
; 0.672 ; SPI_Master:SPI_Master_uut|counter[27]               ; SPI_Master:SPI_Master_uut|counter[27]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 0.928      ;
; 0.672 ; SPI_Master:SPI_Master_uut|counter[21]               ; SPI_Master:SPI_Master_uut|counter[21]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 0.928      ;
; 0.674 ; SPI_Master:SPI_Master_uut|counter[23]               ; SPI_Master:SPI_Master_uut|counter[23]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 0.930      ;
; 0.674 ; SPI_Master:SPI_Master_uut|counter[22]               ; SPI_Master:SPI_Master_uut|counter[22]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 0.930      ;
; 0.675 ; SPI_Master:SPI_Master_uut|counter[14]               ; SPI_Master:SPI_Master_uut|counter[14]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 0.931      ;
; 0.675 ; SPI_Master:SPI_Master_uut|counter[2]                ; SPI_Master:SPI_Master_uut|counter[2]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 0.931      ;
; 0.676 ; SPI_Master:SPI_Master_uut|counter[10]               ; SPI_Master:SPI_Master_uut|counter[10]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 0.932      ;
; 0.676 ; SPI_Master:SPI_Master_uut|counter[18]               ; SPI_Master:SPI_Master_uut|counter[18]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 0.932      ;
; 0.676 ; SPI_Master:SPI_Master_uut|counter[12]               ; SPI_Master:SPI_Master_uut|counter[12]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 0.932      ;
; 0.676 ; SPI_Master:SPI_Master_uut|counter[4]                ; SPI_Master:SPI_Master_uut|counter[4]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 0.932      ;
; 0.677 ; SPI_Master:SPI_Master_uut|counter[30]               ; SPI_Master:SPI_Master_uut|counter[30]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 0.933      ;
; 0.677 ; SPI_Master:SPI_Master_uut|counter[26]               ; SPI_Master:SPI_Master_uut|counter[26]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 0.933      ;
; 0.677 ; SPI_Master:SPI_Master_uut|counter[24]               ; SPI_Master:SPI_Master_uut|counter[24]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 0.933      ;
; 0.677 ; SPI_Master:SPI_Master_uut|counter[20]               ; SPI_Master:SPI_Master_uut|counter[20]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 0.933      ;
; 0.685 ; SPI_Master:SPI_Master_uut|current_state.IDLE        ; SPI_Master:SPI_Master_uut|current_state.TRANSACTION ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 0.941      ;
; 0.690 ; SPI_Master:SPI_Master_uut|counter[27]               ; SPI_Master:SPI_Master_uut|counter[29]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.495      ; 1.371      ;
; 0.692 ; SPI_Master:SPI_Master_uut|counter[23]               ; SPI_Master:SPI_Master_uut|counter[25]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.495      ; 1.373      ;
; 0.692 ; SPI_Master:SPI_Master_uut|counter[5]                ; SPI_Master:SPI_Master_uut|counter[5]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 0.948      ;
; 0.692 ; SPI_Master:SPI_Master_uut|counter[3]                ; SPI_Master:SPI_Master_uut|counter[3]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 0.948      ;
; 0.694 ; SPI_Master:SPI_Master_uut|counter[6]                ; SPI_Master:SPI_Master_uut|counter[6]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 0.950      ;
; 0.695 ; SPI_Master:SPI_Master_uut|counter[7]                ; SPI_Master:SPI_Master_uut|counter[7]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 0.951      ;
; 0.698 ; SPI_Master:SPI_Master_uut|counter[8]                ; SPI_Master:SPI_Master_uut|counter[8]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 0.954      ;
; 0.707 ; SPI_Master:SPI_Master_uut|counter[22]               ; SPI_Master:SPI_Master_uut|counter[25]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.495      ; 1.388      ;
; 0.711 ; SPI_Master:SPI_Master_uut|counter[26]               ; SPI_Master:SPI_Master_uut|counter[29]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.495      ; 1.392      ;
; 0.713 ; SPI_Master:SPI_Master_uut|counter[10]               ; SPI_Master:SPI_Master_uut|counter[13]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.492      ; 1.391      ;
; 0.713 ; SPI_Master:SPI_Master_uut|counter[12]               ; SPI_Master:SPI_Master_uut|counter[15]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.492      ; 1.391      ;
; 0.715 ; SPI_Master:SPI_Master_uut|counter[24]               ; SPI_Master:SPI_Master_uut|counter[28]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.495      ; 1.396      ;
; 0.716 ; SPI_Master:SPI_Master_uut|counter[12]               ; SPI_Master:SPI_Master_uut|counter[16]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.493      ; 1.395      ;
; 0.716 ; SPI_Master:SPI_Master_uut|counter[7]                ; SPI_Master:SPI_Master_uut|counter[9]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.492      ; 1.394      ;
; 0.720 ; SPI_Master:SPI_Master_uut|counter[0]                ; SPI_Master:SPI_Master_uut|counter[0]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 0.976      ;
; 0.730 ; SPI_Master:SPI_Master_uut|counter[6]                ; SPI_Master:SPI_Master_uut|counter[9]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.492      ; 1.408      ;
; 0.735 ; SPI_Master:SPI_Master_uut|counter[8]                ; SPI_Master:SPI_Master_uut|counter[11]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.492      ; 1.413      ;
; 0.780 ; SPI_Master:SPI_Master_uut|current_state.SETUP       ; SPI_Master:SPI_Master_uut|current_state.TRANSACTION ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 1.036      ;
; 0.788 ; SPI_Master:SPI_Master_uut|current_state.TRANSACTION ; SPI_Master:SPI_Master_uut|current_state.IDLE        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 1.044      ;
; 0.818 ; SPI_Master:SPI_Master_uut|counter[21]               ; SPI_Master:SPI_Master_uut|counter[25]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.495      ; 1.499      ;
; 0.818 ; SPI_Master:SPI_Master_uut|counter[27]               ; SPI_Master:SPI_Master_uut|counter[31]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.495      ; 1.499      ;
; 0.824 ; SPI_Master:SPI_Master_uut|counter[23]               ; SPI_Master:SPI_Master_uut|counter[28]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.495      ; 1.505      ;
; 0.839 ; SPI_Master:SPI_Master_uut|counter[22]               ; SPI_Master:SPI_Master_uut|counter[28]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.495      ; 1.520      ;
; 0.839 ; SPI_Master:SPI_Master_uut|counter[20]               ; SPI_Master:SPI_Master_uut|counter[25]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.495      ; 1.520      ;
; 0.839 ; SPI_Master:SPI_Master_uut|counter[26]               ; SPI_Master:SPI_Master_uut|counter[31]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.495      ; 1.520      ;
; 0.839 ; SPI_Master:SPI_Master_uut|counter[24]               ; SPI_Master:SPI_Master_uut|counter[29]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.495      ; 1.520      ;
; 0.841 ; SPI_Master:SPI_Master_uut|counter[10]               ; SPI_Master:SPI_Master_uut|counter[15]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.492      ; 1.519      ;
; 0.841 ; SPI_Master:SPI_Master_uut|counter[4]                ; SPI_Master:SPI_Master_uut|counter[9]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.492      ; 1.519      ;
; 0.841 ; SPI_Master:SPI_Master_uut|counter[5]                ; SPI_Master:SPI_Master_uut|counter[9]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.492      ; 1.519      ;
; 0.844 ; SPI_Master:SPI_Master_uut|counter[10]               ; SPI_Master:SPI_Master_uut|counter[16]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.493      ; 1.523      ;
; 0.844 ; SPI_Master:SPI_Master_uut|counter[7]                ; SPI_Master:SPI_Master_uut|counter[11]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.492      ; 1.522      ;
; 0.858 ; SPI_Master:SPI_Master_uut|counter[6]                ; SPI_Master:SPI_Master_uut|counter[11]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.492      ; 1.536      ;
; 0.863 ; SPI_Master:SPI_Master_uut|counter[8]                ; SPI_Master:SPI_Master_uut|counter[13]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.492      ; 1.541      ;
; 0.919 ; SPI_Master:SPI_Master_uut|current_state.IDLE        ; SPI_Master:SPI_Master_uut|current_state.SETUP       ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 1.175      ;
; 0.945 ; SPI_Master:SPI_Master_uut|counter[19]               ; SPI_Master:SPI_Master_uut|counter[25]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.495      ; 1.626      ;
; 0.948 ; SPI_Master:SPI_Master_uut|counter[23]               ; SPI_Master:SPI_Master_uut|counter[29]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.495      ; 1.629      ;
; 0.950 ; SPI_Master:SPI_Master_uut|counter[21]               ; SPI_Master:SPI_Master_uut|counter[28]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.495      ; 1.631      ;
; 0.963 ; SPI_Master:SPI_Master_uut|counter[22]               ; SPI_Master:SPI_Master_uut|counter[29]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.495      ; 1.644      ;
; 0.966 ; SPI_Master:SPI_Master_uut|counter[18]               ; SPI_Master:SPI_Master_uut|counter[25]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.495      ; 1.647      ;
; 0.967 ; SPI_Master:SPI_Master_uut|counter[24]               ; SPI_Master:SPI_Master_uut|counter[31]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.495      ; 1.648      ;
; 0.968 ; SPI_Master:SPI_Master_uut|counter[2]                ; SPI_Master:SPI_Master_uut|counter[9]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.492      ; 1.646      ;
; 0.969 ; SPI_Master:SPI_Master_uut|counter[3]                ; SPI_Master:SPI_Master_uut|counter[9]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.492      ; 1.647      ;
; 0.969 ; SPI_Master:SPI_Master_uut|counter[4]                ; SPI_Master:SPI_Master_uut|counter[11]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.492      ; 1.647      ;
; 0.969 ; SPI_Master:SPI_Master_uut|counter[5]                ; SPI_Master:SPI_Master_uut|counter[11]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.492      ; 1.647      ;
; 0.971 ; SPI_Master:SPI_Master_uut|counter[20]               ; SPI_Master:SPI_Master_uut|counter[28]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.495      ; 1.652      ;
; 0.971 ; SPI_Master:SPI_Master_uut|counter[15]               ; SPI_Master:SPI_Master_uut|counter[16]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.088      ; 1.245      ;
; 0.972 ; SPI_Master:SPI_Master_uut|counter[7]                ; SPI_Master:SPI_Master_uut|counter[13]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.492      ; 1.650      ;
; 0.986 ; SPI_Master:SPI_Master_uut|counter[6]                ; SPI_Master:SPI_Master_uut|counter[13]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.492      ; 1.664      ;
; 0.990 ; SPI_Master:SPI_Master_uut|counter[19]               ; SPI_Master:SPI_Master_uut|counter[20]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 1.246      ;
; 0.991 ; SPI_Master:SPI_Master_uut|counter[8]                ; SPI_Master:SPI_Master_uut|counter[15]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.492      ; 1.669      ;
; 0.991 ; SPI_Master:SPI_Master_uut|counter[28]               ; SPI_Master:SPI_Master_uut|counter[29]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.087      ; 1.264      ;
; 0.991 ; SPI_Master:SPI_Master_uut|counter[17]               ; SPI_Master:SPI_Master_uut|counter[18]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 1.247      ;
; 0.991 ; SPI_Master:SPI_Master_uut|counter[21]               ; SPI_Master:SPI_Master_uut|counter[22]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 1.247      ;
; 0.991 ; SPI_Master:SPI_Master_uut|counter[1]                ; SPI_Master:SPI_Master_uut|counter[2]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 1.247      ;
; 0.993 ; SPI_Master:SPI_Master_uut|counter[23]               ; SPI_Master:SPI_Master_uut|counter[24]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 1.249      ;
; 0.994 ; SPI_Master:SPI_Master_uut|counter[8]                ; SPI_Master:SPI_Master_uut|counter[16]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.493      ; 1.673      ;
; 1.004 ; SPI_Master:SPI_Master_uut|counter[22]               ; SPI_Master:SPI_Master_uut|counter[23]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 1.260      ;
; 1.006 ; SPI_Master:SPI_Master_uut|counter[2]                ; SPI_Master:SPI_Master_uut|counter[3]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 1.262      ;
; 1.007 ; SPI_Master:SPI_Master_uut|counter[18]               ; SPI_Master:SPI_Master_uut|counter[19]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 1.263      ;
; 1.007 ; SPI_Master:SPI_Master_uut|counter[4]                ; SPI_Master:SPI_Master_uut|counter[5]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 1.263      ;
; 1.008 ; SPI_Master:SPI_Master_uut|counter[22]               ; SPI_Master:SPI_Master_uut|counter[24]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 1.264      ;
; 1.008 ; SPI_Master:SPI_Master_uut|counter[20]               ; SPI_Master:SPI_Master_uut|counter[21]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 1.264      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'system_clock'                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                         ; Launch Clock                                                                    ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+------------+------------+
; 0.418 ; clock_synthesizer:clock_synthesizer_uut_1|clock_state                           ; clock_synthesizer:clock_synthesizer_uut_1|clock_state                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 0.674      ;
; 0.670 ; clock_synthesizer:clock_synthesizer_uut_1|counter[15]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[15]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 0.926      ;
; 0.670 ; clock_synthesizer:clock_synthesizer_uut_1|counter[3]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[3]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 0.926      ;
; 0.670 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[3]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[3]  ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 0.926      ;
; 0.670 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[15] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[15] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 0.926      ;
; 0.671 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[11] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[11] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 0.927      ;
; 0.671 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[13] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[13] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 0.927      ;
; 0.671 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[19] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[19] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 0.927      ;
; 0.671 ; clock_synthesizer:clock_synthesizer_uut_1|counter[5]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[5]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 0.927      ;
; 0.671 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[5]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[5]  ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 0.927      ;
; 0.672 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[27] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[27] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 0.928      ;
; 0.672 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[17] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[17] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 0.928      ;
; 0.672 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[29] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[29] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 0.928      ;
; 0.672 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[21] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[21] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 0.928      ;
; 0.672 ; clock_synthesizer:clock_synthesizer_uut_1|counter[1]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[1]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 0.928      ;
; 0.673 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[6]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[6]  ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 0.929      ;
; 0.673 ; clock_synthesizer:clock_synthesizer_uut_1|counter[7]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[7]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 0.929      ;
; 0.673 ; clock_synthesizer:clock_synthesizer_uut_1|counter[9]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[9]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 0.929      ;
; 0.673 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[7]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[7]  ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 0.929      ;
; 0.673 ; clock_synthesizer:clock_synthesizer_uut_1|counter[17]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[17]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.069      ; 0.928      ;
; 0.673 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[31] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[31] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 0.929      ;
; 0.673 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[9]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[9]  ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 0.929      ;
; 0.673 ; clock_synthesizer:clock_synthesizer_uut_1|counter[29]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[29]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.069      ; 0.928      ;
; 0.673 ; clock_synthesizer:clock_synthesizer_uut_1|counter[27]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[27]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.069      ; 0.928      ;
; 0.674 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[25] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[25] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 0.930      ;
; 0.674 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[23] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[23] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 0.930      ;
; 0.674 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[22] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[22] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 0.930      ;
; 0.674 ; clock_synthesizer:clock_synthesizer_uut_1|counter[31]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[31]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.069      ; 0.929      ;
; 0.675 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[14] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[14] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 0.931      ;
; 0.675 ; clock_synthesizer:clock_synthesizer_uut_1|counter[23]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[23]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.069      ; 0.930      ;
; 0.675 ; clock_synthesizer:clock_synthesizer_uut_1|counter[2]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[2]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 0.931      ;
; 0.675 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[16] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[16] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 0.931      ;
; 0.675 ; clock_synthesizer:clock_synthesizer_uut_1|counter[25]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[25]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.069      ; 0.930      ;
; 0.676 ; clock_synthesizer:clock_synthesizer_uut_1|counter[8]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[8]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 0.932      ;
; 0.676 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[18] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[18] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 0.932      ;
; 0.676 ; clock_synthesizer:clock_synthesizer_uut_1|counter[10]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[10]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 0.932      ;
; 0.676 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[12] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[12] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 0.932      ;
; 0.676 ; clock_synthesizer:clock_synthesizer_uut_1|counter[4]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[4]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 0.932      ;
; 0.676 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[10] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[10] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 0.932      ;
; 0.676 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[8]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[8]  ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 0.932      ;
; 0.676 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[4]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[4]  ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 0.932      ;
; 0.677 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[24] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[24] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 0.933      ;
; 0.677 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[26] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[26] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 0.933      ;
; 0.677 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[30] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[30] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 0.933      ;
; 0.677 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[28] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[28] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 0.933      ;
; 0.677 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[20] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[20] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 0.933      ;
; 0.678 ; clock_synthesizer:clock_synthesizer_uut_1|counter[28]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[28]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.069      ; 0.933      ;
; 0.678 ; clock_synthesizer:clock_synthesizer_uut_1|counter[30]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[30]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.069      ; 0.933      ;
; 0.678 ; clock_synthesizer:clock_synthesizer_uut_1|counter[26]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[26]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.069      ; 0.933      ;
; 0.698 ; clock_synthesizer:clock_synthesizer_uut_1|counter[0]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[0]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 0.954      ;
; 0.949 ; SPI_Master:SPI_Master_uut|current_state.SETUP                                   ; SPI_Master:SPI_Master_uut|state[0]                                              ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; 0.000        ; -0.445     ; 0.720      ;
; 0.950 ; SPI_Master:SPI_Master_uut|current_state.TRANSACTION                             ; SPI_Master:SPI_Master_uut|state[1]                                              ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; 0.000        ; -0.445     ; 0.721      ;
; 0.989 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[3]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[4]  ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 1.245      ;
; 0.989 ; clock_synthesizer:clock_synthesizer_uut_1|counter[3]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[4]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 1.245      ;
; 0.990 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[5]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[6]  ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 1.246      ;
; 0.990 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[19] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[20] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 1.246      ;
; 0.990 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[11] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[12] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 1.246      ;
; 0.990 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[13] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[14] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 1.246      ;
; 0.991 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[29] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[30] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 1.247      ;
; 0.991 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[17] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[18] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 1.247      ;
; 0.991 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[21] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[22] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 1.247      ;
; 0.991 ; clock_synthesizer:clock_synthesizer_uut_1|counter[1]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[2]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 1.247      ;
; 0.991 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[27] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[28] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 1.247      ;
; 0.992 ; clock_synthesizer:clock_synthesizer_uut_1|counter[7]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[8]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 1.248      ;
; 0.992 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[7]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[8]  ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 1.248      ;
; 0.992 ; clock_synthesizer:clock_synthesizer_uut_1|counter[29]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[30]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.069      ; 1.247      ;
; 0.992 ; clock_synthesizer:clock_synthesizer_uut_1|counter[27]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[28]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.069      ; 1.247      ;
; 0.992 ; clock_synthesizer:clock_synthesizer_uut_1|counter[9]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[10]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 1.248      ;
; 0.992 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[9]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[10] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 1.248      ;
; 0.993 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[15] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[16] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.066      ; 1.245      ;
; 0.993 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[23] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[24] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 1.249      ;
; 0.993 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[25] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[26] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 1.249      ;
; 0.994 ; clock_synthesizer:clock_synthesizer_uut_1|counter[25]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[26]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.069      ; 1.249      ;
; 1.003 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[6]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[7]  ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 1.259      ;
; 1.004 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[22] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[23] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 1.260      ;
; 1.005 ; clock_synthesizer:clock_synthesizer_uut_1|counter[0]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[1]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 1.261      ;
; 1.006 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[16] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[17] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 1.262      ;
; 1.006 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[2]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[3]  ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 1.262      ;
; 1.006 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[14] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[15] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 1.262      ;
; 1.006 ; clock_synthesizer:clock_synthesizer_uut_1|counter[2]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[3]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 1.262      ;
; 1.007 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[6]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[8]  ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 1.263      ;
; 1.007 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[12] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[13] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 1.263      ;
; 1.007 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[4]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[5]  ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 1.263      ;
; 1.007 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[10] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[11] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 1.263      ;
; 1.007 ; clock_synthesizer:clock_synthesizer_uut_1|counter[8]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[9]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 1.263      ;
; 1.007 ; clock_synthesizer:clock_synthesizer_uut_1|counter[4]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[5]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 1.263      ;
; 1.007 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[18] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[19] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 1.263      ;
; 1.007 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[8]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[9]  ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 1.263      ;
; 1.008 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[22] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[24] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 1.264      ;
; 1.008 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[20] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[21] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 1.264      ;
; 1.008 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[30] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[31] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 1.264      ;
; 1.008 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[28] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[29] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 1.264      ;
; 1.008 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[24] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[25] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 1.264      ;
; 1.008 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[26] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[27] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 1.264      ;
; 1.009 ; clock_synthesizer:clock_synthesizer_uut_1|counter[0]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[2]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 1.265      ;
; 1.009 ; clock_synthesizer:clock_synthesizer_uut_1|counter[30]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[31]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.069      ; 1.264      ;
; 1.009 ; clock_synthesizer:clock_synthesizer_uut_1|counter[28]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[29]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.069      ; 1.264      ;
; 1.009 ; clock_synthesizer:clock_synthesizer_uut_1|counter[26]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[27]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.069      ; 1.264      ;
; 1.010 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[2]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[4]  ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 1.266      ;
; 1.010 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[16] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[18] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.070      ; 1.266      ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV 100C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Fmax Summary                                                                                                                                ;
+------------+-----------------+---------------------------------------------------------------------------------+---------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                      ; Note                                              ;
+------------+-----------------+---------------------------------------------------------------------------------+---------------------------------------------------+
; 236.8 MHz  ; 236.8 MHz       ; system_clock                                                                    ;                                                   ;
; 259.61 MHz ; 237.53 MHz      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; limit due to minimum port rate restriction (tmin) ;
+------------+-----------------+---------------------------------------------------------------------------------+---------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup Summary                                                                     ;
+---------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                           ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------+--------+---------------+
; system_clock                                                                    ; -3.223 ; -105.356      ;
; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; -2.852 ; -90.878       ;
+---------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold Summary                                                                     ;
+---------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                           ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------+-------+---------------+
; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.329 ; 0.000         ;
; system_clock                                                                    ; 0.344 ; 0.000         ;
+---------------------------------------------------------------------------------+-------+---------------+


-------------------------------------------
; Slow 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width Summary                                                       ;
+---------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                           ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------+--------+---------------+
; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; -3.210 ; -53.965       ;
; system_clock                                                                    ; -1.481 ; -88.861       ;
+---------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'system_clock'                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                         ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -3.223 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[28] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.061     ; 4.162      ;
; -3.218 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[31] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.061     ; 4.157      ;
; -3.214 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[29] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.061     ; 4.153      ;
; -3.211 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[19] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.061     ; 4.150      ;
; -3.211 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[18] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.061     ; 4.150      ;
; -3.210 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[16] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.061     ; 4.149      ;
; -3.199 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[22] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.061     ; 4.138      ;
; -3.127 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[27] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.061     ; 4.066      ;
; -3.119 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[25] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.061     ; 4.058      ;
; -3.075 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[26] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.061     ; 4.014      ;
; -3.013 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[1]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.951      ;
; -2.947 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[21] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.061     ; 3.886      ;
; -2.905 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[20] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.061     ; 3.844      ;
; -2.898 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[17] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.061     ; 3.837      ;
; -2.895 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[9]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.833      ;
; -2.889 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[30] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.061     ; 3.828      ;
; -2.859 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[11] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.797      ;
; -2.853 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[2]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.791      ;
; -2.824 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[23] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.061     ; 3.763      ;
; -2.815 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[10] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.753      ;
; -2.812 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[24] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.061     ; 3.751      ;
; -2.809 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[4]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.747      ;
; -2.774 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[13] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.712      ;
; -2.768 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[15] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.706      ;
; -2.723 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[14] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.661      ;
; -2.654 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[0]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.592      ;
; -2.623 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[6]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.561      ;
; -2.558 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[7]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.496      ;
; -2.526 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[8]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.464      ;
; -2.520 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[3]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.458      ;
; -2.461 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[12] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.399      ;
; -2.432 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[5]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.370      ;
; -2.375 ; clock_synthesizer:clock_synthesizer_uut_1|counter[1]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[24]                           ; system_clock ; system_clock ; 1.000        ; -0.064     ; 3.311      ;
; -2.298 ; clock_synthesizer:clock_synthesizer_uut_1|counter[0]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[24]                           ; system_clock ; system_clock ; 1.000        ; -0.064     ; 3.234      ;
; -2.282 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[0]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[31] ; system_clock ; system_clock ; 1.000        ; -0.064     ; 3.218      ;
; -2.266 ; clock_synthesizer:clock_synthesizer_uut_1|counter[3]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[24]                           ; system_clock ; system_clock ; 1.000        ; -0.064     ; 3.202      ;
; -2.214 ; clock_synthesizer:clock_synthesizer_uut_1|counter[7]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[12]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.152      ;
; -2.213 ; clock_synthesizer:clock_synthesizer_uut_1|counter[7]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[13]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.151      ;
; -2.212 ; clock_synthesizer:clock_synthesizer_uut_1|counter[7]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[11]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.150      ;
; -2.211 ; clock_synthesizer:clock_synthesizer_uut_1|counter[7]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[14]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.149      ;
; -2.209 ; clock_synthesizer:clock_synthesizer_uut_1|counter[7]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[6]                            ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.147      ;
; -2.191 ; clock_synthesizer:clock_synthesizer_uut_1|counter[2]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[24]                           ; system_clock ; system_clock ; 1.000        ; -0.064     ; 3.127      ;
; -2.174 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[0]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[29] ; system_clock ; system_clock ; 1.000        ; -0.064     ; 3.110      ;
; -2.166 ; clock_synthesizer:clock_synthesizer_uut_1|counter[1]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[22]                           ; system_clock ; system_clock ; 1.000        ; -0.064     ; 3.102      ;
; -2.163 ; clock_synthesizer:clock_synthesizer_uut_1|counter[1]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[16]                           ; system_clock ; system_clock ; 1.000        ; -0.064     ; 3.099      ;
; -2.158 ; clock_synthesizer:clock_synthesizer_uut_1|counter[5]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[24]                           ; system_clock ; system_clock ; 1.000        ; -0.064     ; 3.094      ;
; -2.141 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[0]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[30] ; system_clock ; system_clock ; 1.000        ; -0.064     ; 3.077      ;
; -2.130 ; clock_synthesizer:clock_synthesizer_uut_1|counter[9]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[12]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.068      ;
; -2.129 ; clock_synthesizer:clock_synthesizer_uut_1|counter[9]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[13]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.067      ;
; -2.128 ; clock_synthesizer:clock_synthesizer_uut_1|counter[9]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[11]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.066      ;
; -2.127 ; clock_synthesizer:clock_synthesizer_uut_1|counter[9]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[14]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.065      ;
; -2.125 ; clock_synthesizer:clock_synthesizer_uut_1|counter[9]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[6]                            ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.063      ;
; -2.125 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[28] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[2]  ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.063      ;
; -2.120 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[31] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[2]  ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.058      ;
; -2.117 ; clock_synthesizer:clock_synthesizer_uut_1|counter[0]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[31]                           ; system_clock ; system_clock ; 1.000        ; -0.064     ; 3.053      ;
; -2.117 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[28] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[1]  ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.055      ;
; -2.116 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[29] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[2]  ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.054      ;
; -2.113 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[19] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[2]  ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.051      ;
; -2.113 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[18] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[2]  ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.051      ;
; -2.112 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[31] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[1]  ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.050      ;
; -2.112 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[16] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[2]  ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.050      ;
; -2.108 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[29] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[1]  ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.046      ;
; -2.107 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[1]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[2]  ; system_clock ; system_clock ; 1.000        ; -0.063     ; 3.044      ;
; -2.105 ; clock_synthesizer:clock_synthesizer_uut_1|counter[6]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[24]                           ; system_clock ; system_clock ; 1.000        ; -0.064     ; 3.041      ;
; -2.105 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[19] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[1]  ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.043      ;
; -2.105 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[18] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[1]  ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.043      ;
; -2.104 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[16] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[1]  ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.042      ;
; -2.101 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[22] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[2]  ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.039      ;
; -2.097 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[1]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[1]  ; system_clock ; system_clock ; 1.000        ; -0.063     ; 3.034      ;
; -2.093 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[22] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[1]  ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.031      ;
; -2.089 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[1]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[30] ; system_clock ; system_clock ; 1.000        ; -0.064     ; 3.025      ;
; -2.089 ; clock_synthesizer:clock_synthesizer_uut_1|counter[0]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[22]                           ; system_clock ; system_clock ; 1.000        ; -0.064     ; 3.025      ;
; -2.089 ; clock_synthesizer:clock_synthesizer_uut_1|counter[1]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[30]                           ; system_clock ; system_clock ; 1.000        ; -0.064     ; 3.025      ;
; -2.087 ; clock_synthesizer:clock_synthesizer_uut_1|counter[0]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[21]                           ; system_clock ; system_clock ; 1.000        ; -0.064     ; 3.023      ;
; -2.086 ; clock_synthesizer:clock_synthesizer_uut_1|counter[0]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[16]                           ; system_clock ; system_clock ; 1.000        ; -0.064     ; 3.022      ;
; -2.084 ; clock_synthesizer:clock_synthesizer_uut_1|counter[4]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[24]                           ; system_clock ; system_clock ; 1.000        ; -0.064     ; 3.020      ;
; -2.080 ; clock_synthesizer:clock_synthesizer_uut_1|counter[7]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[22]                           ; system_clock ; system_clock ; 1.000        ; -0.064     ; 3.016      ;
; -2.080 ; clock_synthesizer:clock_synthesizer_uut_1|counter[7]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[20]                           ; system_clock ; system_clock ; 1.000        ; -0.064     ; 3.016      ;
; -2.079 ; clock_synthesizer:clock_synthesizer_uut_1|counter[7]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[21]                           ; system_clock ; system_clock ; 1.000        ; -0.064     ; 3.015      ;
; -2.074 ; clock_synthesizer:clock_synthesizer_uut_1|counter[0]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[19]                           ; system_clock ; system_clock ; 1.000        ; -0.064     ; 3.010      ;
; -2.066 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[0]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[27] ; system_clock ; system_clock ; 1.000        ; -0.064     ; 3.002      ;
; -2.057 ; clock_synthesizer:clock_synthesizer_uut_1|counter[3]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[22]                           ; system_clock ; system_clock ; 1.000        ; -0.064     ; 2.993      ;
; -2.056 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[1]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[31] ; system_clock ; system_clock ; 1.000        ; -0.064     ; 2.992      ;
; -2.056 ; clock_synthesizer:clock_synthesizer_uut_1|counter[1]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[31]                           ; system_clock ; system_clock ; 1.000        ; -0.064     ; 2.992      ;
; -2.054 ; clock_synthesizer:clock_synthesizer_uut_1|counter[3]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[16]                           ; system_clock ; system_clock ; 1.000        ; -0.064     ; 2.990      ;
; -2.052 ; clock_synthesizer:clock_synthesizer_uut_1|counter[7]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[24]                           ; system_clock ; system_clock ; 1.000        ; -0.064     ; 2.988      ;
; -2.039 ; clock_synthesizer:clock_synthesizer_uut_1|counter[1]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[18]                           ; system_clock ; system_clock ; 1.000        ; -0.064     ; 2.975      ;
; -2.033 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[0]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[28] ; system_clock ; system_clock ; 1.000        ; -0.064     ; 2.969      ;
; -2.031 ; clock_synthesizer:clock_synthesizer_uut_1|counter[1]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[20]                           ; system_clock ; system_clock ; 1.000        ; -0.064     ; 2.967      ;
; -2.029 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[27] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[2]  ; system_clock ; system_clock ; 1.000        ; -0.062     ; 2.967      ;
; -2.021 ; clock_synthesizer:clock_synthesizer_uut_1|counter[1]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[12]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 2.959      ;
; -2.021 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[25] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[2]  ; system_clock ; system_clock ; 1.000        ; -0.062     ; 2.959      ;
; -2.021 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[27] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[1]  ; system_clock ; system_clock ; 1.000        ; -0.062     ; 2.959      ;
; -2.020 ; clock_synthesizer:clock_synthesizer_uut_1|counter[1]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[13]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 2.958      ;
; -2.020 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[9]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[2]  ; system_clock ; system_clock ; 1.000        ; -0.063     ; 2.957      ;
; -2.019 ; clock_synthesizer:clock_synthesizer_uut_1|counter[1]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[11]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 2.957      ;
; -2.018 ; clock_synthesizer:clock_synthesizer_uut_1|counter[1]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[14]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 2.956      ;
; -2.016 ; clock_synthesizer:clock_synthesizer_uut_1|counter[1]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[6]                            ; system_clock ; system_clock ; 1.000        ; -0.062     ; 2.954      ;
; -2.013 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[25] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[1]  ; system_clock ; system_clock ; 1.000        ; -0.062     ; 2.951      ;
; -2.012 ; clock_synthesizer:clock_synthesizer_uut_1|counter[0]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[30]                           ; system_clock ; system_clock ; 1.000        ; -0.064     ; 2.948      ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state'                                                                                                                                                                                     ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                                                                    ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; -2.852 ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|counter[19] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.061     ; 3.791      ;
; -2.852 ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.061     ; 3.791      ;
; -2.852 ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|counter[30] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.061     ; 3.791      ;
; -2.852 ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|counter[27] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.061     ; 3.791      ;
; -2.852 ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.061     ; 3.791      ;
; -2.852 ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|counter[17] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.061     ; 3.791      ;
; -2.852 ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.061     ; 3.791      ;
; -2.852 ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|counter[23] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.061     ; 3.791      ;
; -2.852 ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|counter[24] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.061     ; 3.791      ;
; -2.852 ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|counter[21] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.061     ; 3.791      ;
; -2.852 ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|counter[20] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.061     ; 3.791      ;
; -2.784 ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|counter[30] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.061     ; 3.723      ;
; -2.784 ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.061     ; 3.723      ;
; -2.784 ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|counter[19] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.061     ; 3.723      ;
; -2.784 ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|counter[23] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.061     ; 3.723      ;
; -2.784 ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|counter[20] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.061     ; 3.723      ;
; -2.784 ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|counter[24] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.061     ; 3.723      ;
; -2.784 ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|counter[21] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.061     ; 3.723      ;
; -2.784 ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|counter[17] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.061     ; 3.723      ;
; -2.784 ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.061     ; 3.723      ;
; -2.784 ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.061     ; 3.723      ;
; -2.784 ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|counter[27] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.061     ; 3.723      ;
; -2.732 ; SPI_Master:SPI_Master_uut|counter[28] ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.451     ; 3.281      ;
; -2.732 ; SPI_Master:SPI_Master_uut|counter[28] ; SPI_Master:SPI_Master_uut|counter[19] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.451     ; 3.281      ;
; -2.732 ; SPI_Master:SPI_Master_uut|counter[28] ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.451     ; 3.281      ;
; -2.732 ; SPI_Master:SPI_Master_uut|counter[28] ; SPI_Master:SPI_Master_uut|counter[27] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.451     ; 3.281      ;
; -2.732 ; SPI_Master:SPI_Master_uut|counter[28] ; SPI_Master:SPI_Master_uut|counter[23] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.451     ; 3.281      ;
; -2.732 ; SPI_Master:SPI_Master_uut|counter[28] ; SPI_Master:SPI_Master_uut|counter[24] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.451     ; 3.281      ;
; -2.732 ; SPI_Master:SPI_Master_uut|counter[28] ; SPI_Master:SPI_Master_uut|counter[17] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.451     ; 3.281      ;
; -2.732 ; SPI_Master:SPI_Master_uut|counter[28] ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.451     ; 3.281      ;
; -2.732 ; SPI_Master:SPI_Master_uut|counter[28] ; SPI_Master:SPI_Master_uut|counter[21] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.451     ; 3.281      ;
; -2.732 ; SPI_Master:SPI_Master_uut|counter[28] ; SPI_Master:SPI_Master_uut|counter[20] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.451     ; 3.281      ;
; -2.732 ; SPI_Master:SPI_Master_uut|counter[28] ; SPI_Master:SPI_Master_uut|counter[30] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.451     ; 3.281      ;
; -2.730 ; SPI_Master:SPI_Master_uut|counter[31] ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.451     ; 3.279      ;
; -2.730 ; SPI_Master:SPI_Master_uut|counter[31] ; SPI_Master:SPI_Master_uut|counter[30] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.451     ; 3.279      ;
; -2.730 ; SPI_Master:SPI_Master_uut|counter[31] ; SPI_Master:SPI_Master_uut|counter[19] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.451     ; 3.279      ;
; -2.730 ; SPI_Master:SPI_Master_uut|counter[31] ; SPI_Master:SPI_Master_uut|counter[20] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.451     ; 3.279      ;
; -2.730 ; SPI_Master:SPI_Master_uut|counter[31] ; SPI_Master:SPI_Master_uut|counter[21] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.451     ; 3.279      ;
; -2.730 ; SPI_Master:SPI_Master_uut|counter[31] ; SPI_Master:SPI_Master_uut|counter[23] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.451     ; 3.279      ;
; -2.730 ; SPI_Master:SPI_Master_uut|counter[31] ; SPI_Master:SPI_Master_uut|counter[24] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.451     ; 3.279      ;
; -2.730 ; SPI_Master:SPI_Master_uut|counter[31] ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.451     ; 3.279      ;
; -2.730 ; SPI_Master:SPI_Master_uut|counter[31] ; SPI_Master:SPI_Master_uut|counter[17] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.451     ; 3.279      ;
; -2.730 ; SPI_Master:SPI_Master_uut|counter[31] ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.451     ; 3.279      ;
; -2.730 ; SPI_Master:SPI_Master_uut|counter[31] ; SPI_Master:SPI_Master_uut|counter[27] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.451     ; 3.279      ;
; -2.688 ; SPI_Master:SPI_Master_uut|counter[7]  ; SPI_Master:SPI_Master_uut|SPI_RESET   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.626      ;
; -2.652 ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.061     ; 3.591      ;
; -2.652 ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|counter[30] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.061     ; 3.591      ;
; -2.652 ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|counter[19] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.061     ; 3.591      ;
; -2.652 ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|counter[20] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.061     ; 3.591      ;
; -2.652 ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|counter[21] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.061     ; 3.591      ;
; -2.652 ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|counter[24] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.061     ; 3.591      ;
; -2.652 ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|counter[23] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.061     ; 3.591      ;
; -2.652 ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.061     ; 3.591      ;
; -2.652 ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|counter[27] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.061     ; 3.591      ;
; -2.652 ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|counter[17] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.061     ; 3.591      ;
; -2.652 ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.061     ; 3.591      ;
; -2.637 ; SPI_Master:SPI_Master_uut|counter[0]  ; SPI_Master:SPI_Master_uut|counter[27] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.063     ; 3.574      ;
; -2.637 ; SPI_Master:SPI_Master_uut|counter[0]  ; SPI_Master:SPI_Master_uut|counter[19] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.063     ; 3.574      ;
; -2.637 ; SPI_Master:SPI_Master_uut|counter[0]  ; SPI_Master:SPI_Master_uut|counter[24] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.063     ; 3.574      ;
; -2.637 ; SPI_Master:SPI_Master_uut|counter[0]  ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.063     ; 3.574      ;
; -2.637 ; SPI_Master:SPI_Master_uut|counter[0]  ; SPI_Master:SPI_Master_uut|counter[21] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.063     ; 3.574      ;
; -2.637 ; SPI_Master:SPI_Master_uut|counter[0]  ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.063     ; 3.574      ;
; -2.637 ; SPI_Master:SPI_Master_uut|counter[0]  ; SPI_Master:SPI_Master_uut|counter[30] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.063     ; 3.574      ;
; -2.637 ; SPI_Master:SPI_Master_uut|counter[0]  ; SPI_Master:SPI_Master_uut|counter[20] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.063     ; 3.574      ;
; -2.637 ; SPI_Master:SPI_Master_uut|counter[0]  ; SPI_Master:SPI_Master_uut|counter[23] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.063     ; 3.574      ;
; -2.637 ; SPI_Master:SPI_Master_uut|counter[0]  ; SPI_Master:SPI_Master_uut|counter[17] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.063     ; 3.574      ;
; -2.637 ; SPI_Master:SPI_Master_uut|counter[0]  ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.063     ; 3.574      ;
; -2.634 ; SPI_Master:SPI_Master_uut|counter[1]  ; SPI_Master:SPI_Master_uut|counter[30] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.063     ; 3.571      ;
; -2.634 ; SPI_Master:SPI_Master_uut|counter[1]  ; SPI_Master:SPI_Master_uut|counter[20] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.063     ; 3.571      ;
; -2.634 ; SPI_Master:SPI_Master_uut|counter[1]  ; SPI_Master:SPI_Master_uut|counter[17] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.063     ; 3.571      ;
; -2.634 ; SPI_Master:SPI_Master_uut|counter[1]  ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.063     ; 3.571      ;
; -2.634 ; SPI_Master:SPI_Master_uut|counter[1]  ; SPI_Master:SPI_Master_uut|counter[23] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.063     ; 3.571      ;
; -2.634 ; SPI_Master:SPI_Master_uut|counter[1]  ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.063     ; 3.571      ;
; -2.634 ; SPI_Master:SPI_Master_uut|counter[1]  ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.063     ; 3.571      ;
; -2.634 ; SPI_Master:SPI_Master_uut|counter[1]  ; SPI_Master:SPI_Master_uut|counter[21] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.063     ; 3.571      ;
; -2.634 ; SPI_Master:SPI_Master_uut|counter[1]  ; SPI_Master:SPI_Master_uut|counter[24] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.063     ; 3.571      ;
; -2.634 ; SPI_Master:SPI_Master_uut|counter[1]  ; SPI_Master:SPI_Master_uut|counter[19] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.063     ; 3.571      ;
; -2.634 ; SPI_Master:SPI_Master_uut|counter[1]  ; SPI_Master:SPI_Master_uut|counter[27] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.063     ; 3.571      ;
; -2.606 ; SPI_Master:SPI_Master_uut|counter[3]  ; SPI_Master:SPI_Master_uut|counter[17] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.063     ; 3.543      ;
; -2.606 ; SPI_Master:SPI_Master_uut|counter[3]  ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.063     ; 3.543      ;
; -2.606 ; SPI_Master:SPI_Master_uut|counter[3]  ; SPI_Master:SPI_Master_uut|counter[30] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.063     ; 3.543      ;
; -2.606 ; SPI_Master:SPI_Master_uut|counter[3]  ; SPI_Master:SPI_Master_uut|counter[23] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.063     ; 3.543      ;
; -2.606 ; SPI_Master:SPI_Master_uut|counter[3]  ; SPI_Master:SPI_Master_uut|counter[20] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.063     ; 3.543      ;
; -2.606 ; SPI_Master:SPI_Master_uut|counter[3]  ; SPI_Master:SPI_Master_uut|counter[21] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.063     ; 3.543      ;
; -2.606 ; SPI_Master:SPI_Master_uut|counter[3]  ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.063     ; 3.543      ;
; -2.606 ; SPI_Master:SPI_Master_uut|counter[3]  ; SPI_Master:SPI_Master_uut|counter[27] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.063     ; 3.543      ;
; -2.606 ; SPI_Master:SPI_Master_uut|counter[3]  ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.063     ; 3.543      ;
; -2.606 ; SPI_Master:SPI_Master_uut|counter[3]  ; SPI_Master:SPI_Master_uut|counter[19] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.063     ; 3.543      ;
; -2.606 ; SPI_Master:SPI_Master_uut|counter[3]  ; SPI_Master:SPI_Master_uut|counter[24] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.063     ; 3.543      ;
; -2.606 ; SPI_Master:SPI_Master_uut|counter[15] ; SPI_Master:SPI_Master_uut|counter[19] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.444     ; 3.162      ;
; -2.606 ; SPI_Master:SPI_Master_uut|counter[15] ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.444     ; 3.162      ;
; -2.606 ; SPI_Master:SPI_Master_uut|counter[15] ; SPI_Master:SPI_Master_uut|counter[30] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.444     ; 3.162      ;
; -2.606 ; SPI_Master:SPI_Master_uut|counter[15] ; SPI_Master:SPI_Master_uut|counter[21] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.444     ; 3.162      ;
; -2.606 ; SPI_Master:SPI_Master_uut|counter[15] ; SPI_Master:SPI_Master_uut|counter[20] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.444     ; 3.162      ;
; -2.606 ; SPI_Master:SPI_Master_uut|counter[15] ; SPI_Master:SPI_Master_uut|counter[24] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.444     ; 3.162      ;
; -2.606 ; SPI_Master:SPI_Master_uut|counter[15] ; SPI_Master:SPI_Master_uut|counter[23] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.444     ; 3.162      ;
; -2.606 ; SPI_Master:SPI_Master_uut|counter[15] ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.444     ; 3.162      ;
; -2.606 ; SPI_Master:SPI_Master_uut|counter[15] ; SPI_Master:SPI_Master_uut|counter[17] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.444     ; 3.162      ;
; -2.606 ; SPI_Master:SPI_Master_uut|counter[15] ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.444     ; 3.162      ;
; -2.606 ; SPI_Master:SPI_Master_uut|counter[15] ; SPI_Master:SPI_Master_uut|counter[27] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.444     ; 3.162      ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state'                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                                                    ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; 0.329 ; SPI_Master:SPI_Master_uut|adc_init_completed        ; SPI_Master:SPI_Master_uut|adc_init_completed        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.077      ; 0.574      ;
; 0.344 ; SPI_Master:SPI_Master_uut|SPI_RESET                 ; SPI_Master:SPI_Master_uut|SPI_RESET                 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 0.574      ;
; 0.481 ; SPI_Master:SPI_Master_uut|counter[27]               ; SPI_Master:SPI_Master_uut|counter[28]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.451      ; 1.100      ;
; 0.485 ; SPI_Master:SPI_Master_uut|counter[30]               ; SPI_Master:SPI_Master_uut|counter[31]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.451      ; 1.104      ;
; 0.486 ; SPI_Master:SPI_Master_uut|counter[24]               ; SPI_Master:SPI_Master_uut|counter[25]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.451      ; 1.105      ;
; 0.492 ; SPI_Master:SPI_Master_uut|counter[14]               ; SPI_Master:SPI_Master_uut|counter[15]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.443      ; 1.103      ;
; 0.492 ; SPI_Master:SPI_Master_uut|counter[12]               ; SPI_Master:SPI_Master_uut|counter[13]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.443      ; 1.103      ;
; 0.492 ; SPI_Master:SPI_Master_uut|counter[10]               ; SPI_Master:SPI_Master_uut|counter[11]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.443      ; 1.103      ;
; 0.499 ; SPI_Master:SPI_Master_uut|counter[26]               ; SPI_Master:SPI_Master_uut|counter[28]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.451      ; 1.118      ;
; 0.499 ; SPI_Master:SPI_Master_uut|counter[14]               ; SPI_Master:SPI_Master_uut|counter[16]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.450      ; 1.117      ;
; 0.511 ; SPI_Master:SPI_Master_uut|counter[8]                ; SPI_Master:SPI_Master_uut|counter[9]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.443      ; 1.122      ;
; 0.571 ; SPI_Master:SPI_Master_uut|counter[27]               ; SPI_Master:SPI_Master_uut|counter[29]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.451      ; 1.190      ;
; 0.576 ; SPI_Master:SPI_Master_uut|counter[23]               ; SPI_Master:SPI_Master_uut|counter[25]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.451      ; 1.195      ;
; 0.576 ; SPI_Master:SPI_Master_uut|counter[15]               ; SPI_Master:SPI_Master_uut|counter[15]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.076      ; 0.820      ;
; 0.577 ; SPI_Master:SPI_Master_uut|counter[29]               ; SPI_Master:SPI_Master_uut|counter[29]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.077      ; 0.822      ;
; 0.577 ; SPI_Master:SPI_Master_uut|counter[13]               ; SPI_Master:SPI_Master_uut|counter[13]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.076      ; 0.821      ;
; 0.578 ; SPI_Master:SPI_Master_uut|counter[11]               ; SPI_Master:SPI_Master_uut|counter[11]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.076      ; 0.822      ;
; 0.578 ; SPI_Master:SPI_Master_uut|counter[31]               ; SPI_Master:SPI_Master_uut|counter[31]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.077      ; 0.823      ;
; 0.581 ; SPI_Master:SPI_Master_uut|counter[16]               ; SPI_Master:SPI_Master_uut|counter[16]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.077      ; 0.826      ;
; 0.581 ; SPI_Master:SPI_Master_uut|counter[25]               ; SPI_Master:SPI_Master_uut|counter[25]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.077      ; 0.826      ;
; 0.582 ; SPI_Master:SPI_Master_uut|counter[9]                ; SPI_Master:SPI_Master_uut|counter[9]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.076      ; 0.826      ;
; 0.583 ; SPI_Master:SPI_Master_uut|counter[22]               ; SPI_Master:SPI_Master_uut|counter[25]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.451      ; 1.202      ;
; 0.583 ; SPI_Master:SPI_Master_uut|counter[28]               ; SPI_Master:SPI_Master_uut|counter[28]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.077      ; 0.828      ;
; 0.589 ; SPI_Master:SPI_Master_uut|counter[26]               ; SPI_Master:SPI_Master_uut|counter[29]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.451      ; 1.208      ;
; 0.593 ; SPI_Master:SPI_Master_uut|counter[21]               ; SPI_Master:SPI_Master_uut|counter[21]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.061      ; 0.822      ;
; 0.593 ; SPI_Master:SPI_Master_uut|counter[19]               ; SPI_Master:SPI_Master_uut|counter[19]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.061      ; 0.822      ;
; 0.594 ; SPI_Master:SPI_Master_uut|counter[1]                ; SPI_Master:SPI_Master_uut|counter[1]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 0.824      ;
; 0.594 ; SPI_Master:SPI_Master_uut|counter[27]               ; SPI_Master:SPI_Master_uut|counter[27]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.061      ; 0.823      ;
; 0.596 ; SPI_Master:SPI_Master_uut|counter[10]               ; SPI_Master:SPI_Master_uut|counter[13]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.443      ; 1.207      ;
; 0.596 ; SPI_Master:SPI_Master_uut|counter[12]               ; SPI_Master:SPI_Master_uut|counter[15]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.443      ; 1.207      ;
; 0.596 ; SPI_Master:SPI_Master_uut|counter[17]               ; SPI_Master:SPI_Master_uut|counter[17]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.061      ; 0.825      ;
; 0.596 ; SPI_Master:SPI_Master_uut|counter[2]                ; SPI_Master:SPI_Master_uut|counter[2]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 0.826      ;
; 0.596 ; SPI_Master:SPI_Master_uut|counter[22]               ; SPI_Master:SPI_Master_uut|counter[22]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.061      ; 0.825      ;
; 0.597 ; SPI_Master:SPI_Master_uut|counter[10]               ; SPI_Master:SPI_Master_uut|counter[10]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 0.827      ;
; 0.597 ; SPI_Master:SPI_Master_uut|counter[14]               ; SPI_Master:SPI_Master_uut|counter[14]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 0.827      ;
; 0.597 ; SPI_Master:SPI_Master_uut|counter[12]               ; SPI_Master:SPI_Master_uut|counter[12]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 0.827      ;
; 0.597 ; SPI_Master:SPI_Master_uut|counter[4]                ; SPI_Master:SPI_Master_uut|counter[4]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 0.827      ;
; 0.598 ; SPI_Master:SPI_Master_uut|counter[18]               ; SPI_Master:SPI_Master_uut|counter[18]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.061      ; 0.827      ;
; 0.598 ; SPI_Master:SPI_Master_uut|counter[23]               ; SPI_Master:SPI_Master_uut|counter[23]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.061      ; 0.827      ;
; 0.599 ; SPI_Master:SPI_Master_uut|counter[30]               ; SPI_Master:SPI_Master_uut|counter[30]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.061      ; 0.828      ;
; 0.599 ; SPI_Master:SPI_Master_uut|counter[26]               ; SPI_Master:SPI_Master_uut|counter[26]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.061      ; 0.828      ;
; 0.599 ; SPI_Master:SPI_Master_uut|counter[20]               ; SPI_Master:SPI_Master_uut|counter[20]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.061      ; 0.828      ;
; 0.600 ; SPI_Master:SPI_Master_uut|counter[24]               ; SPI_Master:SPI_Master_uut|counter[24]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.061      ; 0.829      ;
; 0.601 ; SPI_Master:SPI_Master_uut|counter[7]                ; SPI_Master:SPI_Master_uut|counter[9]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.443      ; 1.212      ;
; 0.603 ; SPI_Master:SPI_Master_uut|counter[12]               ; SPI_Master:SPI_Master_uut|counter[16]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.450      ; 1.221      ;
; 0.604 ; SPI_Master:SPI_Master_uut|counter[24]               ; SPI_Master:SPI_Master_uut|counter[28]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.451      ; 1.223      ;
; 0.609 ; SPI_Master:SPI_Master_uut|counter[6]                ; SPI_Master:SPI_Master_uut|counter[9]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.443      ; 1.220      ;
; 0.609 ; SPI_Master:SPI_Master_uut|counter[3]                ; SPI_Master:SPI_Master_uut|counter[3]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 0.839      ;
; 0.610 ; SPI_Master:SPI_Master_uut|counter[5]                ; SPI_Master:SPI_Master_uut|counter[5]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 0.840      ;
; 0.613 ; SPI_Master:SPI_Master_uut|current_state.IDLE        ; SPI_Master:SPI_Master_uut|current_state.TRANSACTION ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 0.843      ;
; 0.613 ; SPI_Master:SPI_Master_uut|counter[6]                ; SPI_Master:SPI_Master_uut|counter[6]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 0.843      ;
; 0.614 ; SPI_Master:SPI_Master_uut|counter[7]                ; SPI_Master:SPI_Master_uut|counter[7]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 0.844      ;
; 0.615 ; SPI_Master:SPI_Master_uut|counter[8]                ; SPI_Master:SPI_Master_uut|counter[11]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.443      ; 1.226      ;
; 0.616 ; SPI_Master:SPI_Master_uut|counter[8]                ; SPI_Master:SPI_Master_uut|counter[8]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 0.846      ;
; 0.632 ; SPI_Master:SPI_Master_uut|counter[0]                ; SPI_Master:SPI_Master_uut|counter[0]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 0.862      ;
; 0.674 ; SPI_Master:SPI_Master_uut|counter[21]               ; SPI_Master:SPI_Master_uut|counter[25]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.451      ; 1.293      ;
; 0.675 ; SPI_Master:SPI_Master_uut|counter[27]               ; SPI_Master:SPI_Master_uut|counter[31]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.451      ; 1.294      ;
; 0.693 ; SPI_Master:SPI_Master_uut|counter[20]               ; SPI_Master:SPI_Master_uut|counter[25]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.451      ; 1.312      ;
; 0.693 ; SPI_Master:SPI_Master_uut|counter[26]               ; SPI_Master:SPI_Master_uut|counter[31]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.451      ; 1.312      ;
; 0.694 ; SPI_Master:SPI_Master_uut|counter[23]               ; SPI_Master:SPI_Master_uut|counter[28]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.451      ; 1.313      ;
; 0.694 ; SPI_Master:SPI_Master_uut|counter[24]               ; SPI_Master:SPI_Master_uut|counter[29]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.451      ; 1.313      ;
; 0.697 ; SPI_Master:SPI_Master_uut|current_state.SETUP       ; SPI_Master:SPI_Master_uut|current_state.TRANSACTION ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 0.927      ;
; 0.698 ; SPI_Master:SPI_Master_uut|current_state.TRANSACTION ; SPI_Master:SPI_Master_uut|current_state.IDLE        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 0.928      ;
; 0.700 ; SPI_Master:SPI_Master_uut|counter[10]               ; SPI_Master:SPI_Master_uut|counter[15]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.443      ; 1.311      ;
; 0.700 ; SPI_Master:SPI_Master_uut|counter[4]                ; SPI_Master:SPI_Master_uut|counter[9]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.443      ; 1.311      ;
; 0.700 ; SPI_Master:SPI_Master_uut|counter[5]                ; SPI_Master:SPI_Master_uut|counter[9]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.443      ; 1.311      ;
; 0.701 ; SPI_Master:SPI_Master_uut|counter[22]               ; SPI_Master:SPI_Master_uut|counter[28]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.451      ; 1.320      ;
; 0.705 ; SPI_Master:SPI_Master_uut|counter[7]                ; SPI_Master:SPI_Master_uut|counter[11]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.443      ; 1.316      ;
; 0.707 ; SPI_Master:SPI_Master_uut|counter[10]               ; SPI_Master:SPI_Master_uut|counter[16]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.450      ; 1.325      ;
; 0.713 ; SPI_Master:SPI_Master_uut|counter[6]                ; SPI_Master:SPI_Master_uut|counter[11]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.443      ; 1.324      ;
; 0.719 ; SPI_Master:SPI_Master_uut|counter[8]                ; SPI_Master:SPI_Master_uut|counter[13]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.443      ; 1.330      ;
; 0.778 ; SPI_Master:SPI_Master_uut|counter[19]               ; SPI_Master:SPI_Master_uut|counter[25]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.451      ; 1.397      ;
; 0.784 ; SPI_Master:SPI_Master_uut|counter[23]               ; SPI_Master:SPI_Master_uut|counter[29]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.451      ; 1.403      ;
; 0.791 ; SPI_Master:SPI_Master_uut|counter[22]               ; SPI_Master:SPI_Master_uut|counter[29]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.451      ; 1.410      ;
; 0.792 ; SPI_Master:SPI_Master_uut|counter[21]               ; SPI_Master:SPI_Master_uut|counter[28]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.451      ; 1.411      ;
; 0.796 ; SPI_Master:SPI_Master_uut|counter[18]               ; SPI_Master:SPI_Master_uut|counter[25]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.451      ; 1.415      ;
; 0.798 ; SPI_Master:SPI_Master_uut|counter[24]               ; SPI_Master:SPI_Master_uut|counter[31]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.451      ; 1.417      ;
; 0.799 ; SPI_Master:SPI_Master_uut|current_state.IDLE        ; SPI_Master:SPI_Master_uut|current_state.SETUP       ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 1.029      ;
; 0.803 ; SPI_Master:SPI_Master_uut|counter[2]                ; SPI_Master:SPI_Master_uut|counter[9]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.443      ; 1.414      ;
; 0.803 ; SPI_Master:SPI_Master_uut|counter[3]                ; SPI_Master:SPI_Master_uut|counter[9]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.443      ; 1.414      ;
; 0.804 ; SPI_Master:SPI_Master_uut|counter[4]                ; SPI_Master:SPI_Master_uut|counter[11]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.443      ; 1.415      ;
; 0.804 ; SPI_Master:SPI_Master_uut|counter[5]                ; SPI_Master:SPI_Master_uut|counter[11]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.443      ; 1.415      ;
; 0.809 ; SPI_Master:SPI_Master_uut|counter[7]                ; SPI_Master:SPI_Master_uut|counter[13]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.443      ; 1.420      ;
; 0.811 ; SPI_Master:SPI_Master_uut|counter[20]               ; SPI_Master:SPI_Master_uut|counter[28]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.451      ; 1.430      ;
; 0.817 ; SPI_Master:SPI_Master_uut|counter[6]                ; SPI_Master:SPI_Master_uut|counter[13]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.443      ; 1.428      ;
; 0.823 ; SPI_Master:SPI_Master_uut|counter[8]                ; SPI_Master:SPI_Master_uut|counter[15]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.443      ; 1.434      ;
; 0.830 ; SPI_Master:SPI_Master_uut|counter[8]                ; SPI_Master:SPI_Master_uut|counter[16]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.450      ; 1.448      ;
; 0.846 ; SPI_Master:SPI_Master_uut|counter[15]               ; SPI_Master:SPI_Master_uut|counter[16]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.083      ; 1.097      ;
; 0.859 ; SPI_Master:SPI_Master_uut|counter[28]               ; SPI_Master:SPI_Master_uut|counter[29]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.077      ; 1.104      ;
; 0.869 ; SPI_Master:SPI_Master_uut|counter[22]               ; SPI_Master:SPI_Master_uut|counter[23]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.061      ; 1.098      ;
; 0.870 ; SPI_Master:SPI_Master_uut|counter[19]               ; SPI_Master:SPI_Master_uut|counter[20]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.061      ; 1.099      ;
; 0.870 ; SPI_Master:SPI_Master_uut|counter[21]               ; SPI_Master:SPI_Master_uut|counter[22]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.061      ; 1.099      ;
; 0.872 ; SPI_Master:SPI_Master_uut|counter[2]                ; SPI_Master:SPI_Master_uut|counter[3]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 1.102      ;
; 0.872 ; SPI_Master:SPI_Master_uut|counter[1]                ; SPI_Master:SPI_Master_uut|counter[2]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 1.102      ;
; 0.873 ; SPI_Master:SPI_Master_uut|counter[4]                ; SPI_Master:SPI_Master_uut|counter[5]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 1.103      ;
; 0.874 ; SPI_Master:SPI_Master_uut|counter[17]               ; SPI_Master:SPI_Master_uut|counter[18]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.061      ; 1.103      ;
; 0.874 ; SPI_Master:SPI_Master_uut|counter[18]               ; SPI_Master:SPI_Master_uut|counter[19]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.061      ; 1.103      ;
; 0.875 ; SPI_Master:SPI_Master_uut|counter[20]               ; SPI_Master:SPI_Master_uut|counter[21]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.061      ; 1.104      ;
; 0.875 ; SPI_Master:SPI_Master_uut|counter[26]               ; SPI_Master:SPI_Master_uut|counter[27]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.061      ; 1.104      ;
; 0.876 ; SPI_Master:SPI_Master_uut|counter[23]               ; SPI_Master:SPI_Master_uut|counter[24]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.061      ; 1.105      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'system_clock'                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                         ; Launch Clock                                                                    ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+------------+------------+
; 0.344 ; clock_synthesizer:clock_synthesizer_uut_1|clock_state                           ; clock_synthesizer:clock_synthesizer_uut_1|clock_state                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.062      ; 0.574      ;
; 0.589 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[15] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[15] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 0.820      ;
; 0.590 ; clock_synthesizer:clock_synthesizer_uut_1|counter[15]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[15]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.062      ; 0.820      ;
; 0.590 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[13] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[13] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 0.821      ;
; 0.590 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[5]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[5]  ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 0.821      ;
; 0.590 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[3]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[3]  ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 0.821      ;
; 0.591 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[11] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[11] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 0.822      ;
; 0.591 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[29] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[29] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 0.822      ;
; 0.591 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[19] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[19] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 0.822      ;
; 0.591 ; clock_synthesizer:clock_synthesizer_uut_1|counter[3]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[3]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.062      ; 0.821      ;
; 0.591 ; clock_synthesizer:clock_synthesizer_uut_1|counter[5]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[5]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.062      ; 0.821      ;
; 0.591 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[21] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[21] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 0.822      ;
; 0.592 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[27] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[27] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 0.823      ;
; 0.592 ; clock_synthesizer:clock_synthesizer_uut_1|counter[29]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[29]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.062      ; 0.822      ;
; 0.592 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[31] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[31] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 0.823      ;
; 0.593 ; clock_synthesizer:clock_synthesizer_uut_1|counter[31]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[31]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.062      ; 0.823      ;
; 0.593 ; clock_synthesizer:clock_synthesizer_uut_1|counter[27]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[27]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.062      ; 0.823      ;
; 0.594 ; clock_synthesizer:clock_synthesizer_uut_1|counter[17]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[17]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.062      ; 0.824      ;
; 0.594 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[17] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[17] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 0.825      ;
; 0.594 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[6]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[6]  ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 0.825      ;
; 0.594 ; clock_synthesizer:clock_synthesizer_uut_1|counter[1]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[1]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.062      ; 0.824      ;
; 0.594 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[22] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[22] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 0.825      ;
; 0.595 ; clock_synthesizer:clock_synthesizer_uut_1|counter[9]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[9]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.062      ; 0.825      ;
; 0.595 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[7]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[7]  ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 0.826      ;
; 0.595 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[25] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[25] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 0.826      ;
; 0.595 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[9]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[9]  ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 0.826      ;
; 0.595 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[16] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[16] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 0.826      ;
; 0.596 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[4]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[4]  ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 0.827      ;
; 0.596 ; clock_synthesizer:clock_synthesizer_uut_1|counter[23]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[23]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.062      ; 0.826      ;
; 0.596 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[10] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[10] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 0.827      ;
; 0.596 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[23] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[23] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 0.827      ;
; 0.596 ; clock_synthesizer:clock_synthesizer_uut_1|counter[7]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[7]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.062      ; 0.826      ;
; 0.596 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[18] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[18] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 0.827      ;
; 0.596 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[12] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[12] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 0.827      ;
; 0.596 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[14] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[14] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 0.827      ;
; 0.596 ; clock_synthesizer:clock_synthesizer_uut_1|counter[2]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[2]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.062      ; 0.826      ;
; 0.596 ; clock_synthesizer:clock_synthesizer_uut_1|counter[25]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[25]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.062      ; 0.826      ;
; 0.597 ; clock_synthesizer:clock_synthesizer_uut_1|counter[10]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[10]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.062      ; 0.827      ;
; 0.597 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[20] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[20] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 0.828      ;
; 0.597 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[26] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[26] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 0.828      ;
; 0.597 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[30] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[30] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 0.828      ;
; 0.597 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[8]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[8]  ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 0.828      ;
; 0.597 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[28] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[28] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 0.828      ;
; 0.597 ; clock_synthesizer:clock_synthesizer_uut_1|counter[4]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[4]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.062      ; 0.827      ;
; 0.598 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[24] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[24] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 0.829      ;
; 0.598 ; clock_synthesizer:clock_synthesizer_uut_1|counter[28]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[28]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.062      ; 0.828      ;
; 0.598 ; clock_synthesizer:clock_synthesizer_uut_1|counter[8]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[8]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.062      ; 0.828      ;
; 0.598 ; clock_synthesizer:clock_synthesizer_uut_1|counter[30]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[30]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.062      ; 0.828      ;
; 0.598 ; clock_synthesizer:clock_synthesizer_uut_1|counter[26]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[26]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.062      ; 0.828      ;
; 0.614 ; clock_synthesizer:clock_synthesizer_uut_1|counter[0]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[0]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.062      ; 0.844      ;
; 0.857 ; SPI_Master:SPI_Master_uut|current_state.SETUP                                   ; SPI_Master:SPI_Master_uut|state[0]                                              ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; 0.000        ; -0.410     ; 0.645      ;
; 0.858 ; SPI_Master:SPI_Master_uut|current_state.TRANSACTION                             ; SPI_Master:SPI_Master_uut|state[1]                                              ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; 0.000        ; -0.410     ; 0.646      ;
; 0.867 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[22] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[23] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 1.098      ;
; 0.867 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[13] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[14] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 1.098      ;
; 0.867 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[3]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[4]  ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 1.098      ;
; 0.867 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[15] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[16] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.062      ; 1.097      ;
; 0.867 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[5]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[6]  ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 1.098      ;
; 0.867 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[6]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[7]  ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 1.098      ;
; 0.868 ; clock_synthesizer:clock_synthesizer_uut_1|counter[3]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[4]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.062      ; 1.098      ;
; 0.868 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[19] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[20] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 1.099      ;
; 0.868 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[29] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[30] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 1.099      ;
; 0.868 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[11] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[12] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 1.099      ;
; 0.868 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[21] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[22] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 1.099      ;
; 0.869 ; clock_synthesizer:clock_synthesizer_uut_1|counter[29]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[30]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.062      ; 1.099      ;
; 0.869 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[27] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[28] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 1.100      ;
; 0.870 ; clock_synthesizer:clock_synthesizer_uut_1|counter[27]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[28]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.062      ; 1.100      ;
; 0.871 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[2]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[3]  ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 1.102      ;
; 0.871 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[16] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[17] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 1.102      ;
; 0.872 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[17] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[18] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 1.103      ;
; 0.872 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[18] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[19] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 1.103      ;
; 0.872 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[4]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[5]  ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 1.103      ;
; 0.872 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[12] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[13] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 1.103      ;
; 0.872 ; clock_synthesizer:clock_synthesizer_uut_1|counter[2]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[3]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.062      ; 1.102      ;
; 0.872 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[14] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[15] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 1.103      ;
; 0.872 ; clock_synthesizer:clock_synthesizer_uut_1|counter[0]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[1]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.062      ; 1.102      ;
; 0.872 ; clock_synthesizer:clock_synthesizer_uut_1|counter[1]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[2]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.062      ; 1.102      ;
; 0.872 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[10] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[11] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 1.103      ;
; 0.873 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[20] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[21] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 1.104      ;
; 0.873 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[8]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[9]  ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 1.104      ;
; 0.873 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[7]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[8]  ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 1.104      ;
; 0.873 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[25] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[26] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 1.104      ;
; 0.873 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[9]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[10] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 1.104      ;
; 0.873 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[26] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[27] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 1.104      ;
; 0.873 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[28] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[29] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 1.104      ;
; 0.873 ; clock_synthesizer:clock_synthesizer_uut_1|counter[4]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[5]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.062      ; 1.103      ;
; 0.873 ; clock_synthesizer:clock_synthesizer_uut_1|counter[9]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[10]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.062      ; 1.103      ;
; 0.873 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[30] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[31] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 1.104      ;
; 0.874 ; clock_synthesizer:clock_synthesizer_uut_1|counter[8]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[9]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.062      ; 1.104      ;
; 0.874 ; clock_synthesizer:clock_synthesizer_uut_1|counter[7]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[8]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.062      ; 1.104      ;
; 0.874 ; clock_synthesizer:clock_synthesizer_uut_1|counter[28]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[29]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.062      ; 1.104      ;
; 0.874 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[24] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[25] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 1.105      ;
; 0.874 ; clock_synthesizer:clock_synthesizer_uut_1|counter[30]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[31]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.062      ; 1.104      ;
; 0.874 ; clock_synthesizer:clock_synthesizer_uut_1|counter[26]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[27]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.062      ; 1.104      ;
; 0.874 ; clock_synthesizer:clock_synthesizer_uut_1|counter[25]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[26]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.062      ; 1.104      ;
; 0.874 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[23] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[24] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 1.105      ;
; 0.881 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[6]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[8]  ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 1.112      ;
; 0.881 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[22] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[24] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 1.112      ;
; 0.885 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[2]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[4]  ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 1.116      ;
; 0.885 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[16] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[18] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 1.116      ;
; 0.886 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[10] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[12] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.063      ; 1.117      ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup Summary                                                                     ;
+---------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                           ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------+--------+---------------+
; system_clock                                                                    ; -1.225 ; -27.658       ;
; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; -0.945 ; -27.781       ;
+---------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold Summary                                                                     ;
+---------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                           ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------+-------+---------------+
; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.171 ; 0.000         ;
; system_clock                                                                    ; 0.180 ; 0.000         ;
+---------------------------------------------------------------------------------+-------+---------------+


-------------------------------------------
; Fast 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Fast 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width Summary                                                       ;
+---------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                           ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------+--------+---------------+
; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; -3.000 ; -43.000       ;
; system_clock                                                                    ; -1.283 ; -69.283       ;
+---------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'system_clock'                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                         ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -1.225 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[19] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.033     ; 2.180      ;
; -1.225 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[28] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.033     ; 2.180      ;
; -1.216 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[16] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.033     ; 2.171      ;
; -1.216 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[18] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.033     ; 2.171      ;
; -1.215 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[31] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.033     ; 2.170      ;
; -1.214 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[29] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.033     ; 2.169      ;
; -1.211 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[22] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.033     ; 2.166      ;
; -1.165 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[27] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.033     ; 2.120      ;
; -1.153 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[1]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.035     ; 2.106      ;
; -1.152 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[25] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.033     ; 2.107      ;
; -1.137 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[26] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.033     ; 2.092      ;
; -1.080 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[2]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.035     ; 2.033      ;
; -1.070 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[21] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.033     ; 2.025      ;
; -1.067 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[17] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.033     ; 2.022      ;
; -1.065 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[30] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.033     ; 2.020      ;
; -1.054 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[20] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.033     ; 2.009      ;
; -1.033 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[9]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.035     ; 1.986      ;
; -1.011 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[11] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.035     ; 1.964      ;
; -1.006 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[4]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.035     ; 1.959      ;
; -1.002 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[24] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.033     ; 1.957      ;
; -0.997 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[23] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.033     ; 1.952      ;
; -0.996 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[10] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.035     ; 1.949      ;
; -0.965 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[13] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.035     ; 1.918      ;
; -0.963 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[15] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.035     ; 1.916      ;
; -0.944 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[14] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.035     ; 1.897      ;
; -0.929 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[0]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.035     ; 1.882      ;
; -0.896 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[6]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.035     ; 1.849      ;
; -0.875 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[7]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.035     ; 1.828      ;
; -0.862 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[8]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.035     ; 1.815      ;
; -0.858 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[3]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.035     ; 1.811      ;
; -0.853 ; clock_synthesizer:clock_synthesizer_uut_1|counter[1]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[24]                           ; system_clock ; system_clock ; 1.000        ; -0.035     ; 1.806      ;
; -0.815 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[12] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.035     ; 1.768      ;
; -0.809 ; clock_synthesizer:clock_synthesizer_uut_1|counter[0]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[24]                           ; system_clock ; system_clock ; 1.000        ; -0.035     ; 1.762      ;
; -0.795 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[0]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[31] ; system_clock ; system_clock ; 1.000        ; -0.036     ; 1.747      ;
; -0.792 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[5]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.035     ; 1.745      ;
; -0.788 ; clock_synthesizer:clock_synthesizer_uut_1|counter[3]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[24]                           ; system_clock ; system_clock ; 1.000        ; -0.035     ; 1.741      ;
; -0.767 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[0]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[30] ; system_clock ; system_clock ; 1.000        ; -0.036     ; 1.719      ;
; -0.746 ; clock_synthesizer:clock_synthesizer_uut_1|counter[2]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[24]                           ; system_clock ; system_clock ; 1.000        ; -0.035     ; 1.699      ;
; -0.742 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[1]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[31] ; system_clock ; system_clock ; 1.000        ; -0.036     ; 1.694      ;
; -0.741 ; clock_synthesizer:clock_synthesizer_uut_1|counter[1]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[31]                           ; system_clock ; system_clock ; 1.000        ; -0.035     ; 1.694      ;
; -0.738 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[1]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[30] ; system_clock ; system_clock ; 1.000        ; -0.036     ; 1.690      ;
; -0.737 ; clock_synthesizer:clock_synthesizer_uut_1|counter[1]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[30]                           ; system_clock ; system_clock ; 1.000        ; -0.035     ; 1.690      ;
; -0.731 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[0]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[29] ; system_clock ; system_clock ; 1.000        ; -0.036     ; 1.683      ;
; -0.725 ; clock_synthesizer:clock_synthesizer_uut_1|counter[0]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[31]                           ; system_clock ; system_clock ; 1.000        ; -0.035     ; 1.678      ;
; -0.725 ; clock_synthesizer:clock_synthesizer_uut_1|counter[1]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[22]                           ; system_clock ; system_clock ; 1.000        ; -0.035     ; 1.678      ;
; -0.723 ; clock_synthesizer:clock_synthesizer_uut_1|counter[5]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[24]                           ; system_clock ; system_clock ; 1.000        ; -0.035     ; 1.676      ;
; -0.703 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[0]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[28] ; system_clock ; system_clock ; 1.000        ; -0.036     ; 1.655      ;
; -0.700 ; clock_synthesizer:clock_synthesizer_uut_1|counter[1]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[16]                           ; system_clock ; system_clock ; 1.000        ; -0.035     ; 1.653      ;
; -0.695 ; clock_synthesizer:clock_synthesizer_uut_1|counter[6]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[24]                           ; system_clock ; system_clock ; 1.000        ; -0.036     ; 1.647      ;
; -0.693 ; clock_synthesizer:clock_synthesizer_uut_1|counter[0]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[30]                           ; system_clock ; system_clock ; 1.000        ; -0.035     ; 1.646      ;
; -0.682 ; clock_synthesizer:clock_synthesizer_uut_1|counter[4]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[24]                           ; system_clock ; system_clock ; 1.000        ; -0.035     ; 1.635      ;
; -0.681 ; clock_synthesizer:clock_synthesizer_uut_1|counter[0]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[22]                           ; system_clock ; system_clock ; 1.000        ; -0.035     ; 1.634      ;
; -0.680 ; clock_synthesizer:clock_synthesizer_uut_1|counter[7]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[12]                           ; system_clock ; system_clock ; 1.000        ; -0.034     ; 1.634      ;
; -0.680 ; clock_synthesizer:clock_synthesizer_uut_1|counter[7]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[13]                           ; system_clock ; system_clock ; 1.000        ; -0.034     ; 1.634      ;
; -0.679 ; clock_synthesizer:clock_synthesizer_uut_1|counter[7]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[11]                           ; system_clock ; system_clock ; 1.000        ; -0.034     ; 1.633      ;
; -0.678 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[1]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[29] ; system_clock ; system_clock ; 1.000        ; -0.036     ; 1.630      ;
; -0.678 ; clock_synthesizer:clock_synthesizer_uut_1|counter[7]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[14]                           ; system_clock ; system_clock ; 1.000        ; -0.034     ; 1.632      ;
; -0.677 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[3]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[31] ; system_clock ; system_clock ; 1.000        ; -0.036     ; 1.629      ;
; -0.677 ; clock_synthesizer:clock_synthesizer_uut_1|counter[1]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[29]                           ; system_clock ; system_clock ; 1.000        ; -0.035     ; 1.630      ;
; -0.676 ; clock_synthesizer:clock_synthesizer_uut_1|counter[3]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[31]                           ; system_clock ; system_clock ; 1.000        ; -0.035     ; 1.629      ;
; -0.675 ; clock_synthesizer:clock_synthesizer_uut_1|counter[7]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[6]                            ; system_clock ; system_clock ; 1.000        ; -0.034     ; 1.629      ;
; -0.674 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[1]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[28] ; system_clock ; system_clock ; 1.000        ; -0.036     ; 1.626      ;
; -0.673 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[3]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[30] ; system_clock ; system_clock ; 1.000        ; -0.036     ; 1.625      ;
; -0.673 ; clock_synthesizer:clock_synthesizer_uut_1|counter[1]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[28]                           ; system_clock ; system_clock ; 1.000        ; -0.035     ; 1.626      ;
; -0.672 ; clock_synthesizer:clock_synthesizer_uut_1|counter[3]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[30]                           ; system_clock ; system_clock ; 1.000        ; -0.035     ; 1.625      ;
; -0.668 ; clock_synthesizer:clock_synthesizer_uut_1|counter[1]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[21]                           ; system_clock ; system_clock ; 1.000        ; -0.035     ; 1.621      ;
; -0.667 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[0]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[27] ; system_clock ; system_clock ; 1.000        ; -0.036     ; 1.619      ;
; -0.663 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[2]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[31] ; system_clock ; system_clock ; 1.000        ; -0.036     ; 1.615      ;
; -0.662 ; clock_synthesizer:clock_synthesizer_uut_1|counter[2]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[31]                           ; system_clock ; system_clock ; 1.000        ; -0.035     ; 1.615      ;
; -0.662 ; clock_synthesizer:clock_synthesizer_uut_1|counter[7]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[24]                           ; system_clock ; system_clock ; 1.000        ; -0.035     ; 1.615      ;
; -0.661 ; clock_synthesizer:clock_synthesizer_uut_1|counter[0]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[29]                           ; system_clock ; system_clock ; 1.000        ; -0.035     ; 1.614      ;
; -0.660 ; clock_synthesizer:clock_synthesizer_uut_1|counter[3]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[22]                           ; system_clock ; system_clock ; 1.000        ; -0.035     ; 1.613      ;
; -0.660 ; clock_synthesizer:clock_synthesizer_uut_1|counter[1]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[19]                           ; system_clock ; system_clock ; 1.000        ; -0.035     ; 1.613      ;
; -0.656 ; clock_synthesizer:clock_synthesizer_uut_1|counter[0]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[16]                           ; system_clock ; system_clock ; 1.000        ; -0.035     ; 1.609      ;
; -0.656 ; clock_synthesizer:clock_synthesizer_uut_1|counter[1]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[18]                           ; system_clock ; system_clock ; 1.000        ; -0.035     ; 1.609      ;
; -0.652 ; clock_synthesizer:clock_synthesizer_uut_1|counter[0]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[21]                           ; system_clock ; system_clock ; 1.000        ; -0.035     ; 1.605      ;
; -0.650 ; clock_synthesizer:clock_synthesizer_uut_1|counter[1]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[20]                           ; system_clock ; system_clock ; 1.000        ; -0.035     ; 1.603      ;
; -0.644 ; clock_synthesizer:clock_synthesizer_uut_1|counter[0]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[19]                           ; system_clock ; system_clock ; 1.000        ; -0.035     ; 1.597      ;
; -0.642 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[1]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[2]  ; system_clock ; system_clock ; 1.000        ; -0.035     ; 1.595      ;
; -0.639 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[0]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[26] ; system_clock ; system_clock ; 1.000        ; -0.036     ; 1.591      ;
; -0.638 ; clock_synthesizer:clock_synthesizer_uut_1|counter[9]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[13]                           ; system_clock ; system_clock ; 1.000        ; -0.034     ; 1.592      ;
; -0.638 ; clock_synthesizer:clock_synthesizer_uut_1|counter[9]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[12]                           ; system_clock ; system_clock ; 1.000        ; -0.034     ; 1.592      ;
; -0.637 ; clock_synthesizer:clock_synthesizer_uut_1|counter[9]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[11]                           ; system_clock ; system_clock ; 1.000        ; -0.034     ; 1.591      ;
; -0.636 ; clock_synthesizer:clock_synthesizer_uut_1|counter[9]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[14]                           ; system_clock ; system_clock ; 1.000        ; -0.034     ; 1.590      ;
; -0.635 ; clock_synthesizer:clock_synthesizer_uut_1|counter[3]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[16]                           ; system_clock ; system_clock ; 1.000        ; -0.035     ; 1.588      ;
; -0.635 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[1]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[1]  ; system_clock ; system_clock ; 1.000        ; -0.035     ; 1.588      ;
; -0.633 ; clock_synthesizer:clock_synthesizer_uut_1|counter[9]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[6]                            ; system_clock ; system_clock ; 1.000        ; -0.034     ; 1.587      ;
; -0.631 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[2]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[30] ; system_clock ; system_clock ; 1.000        ; -0.036     ; 1.583      ;
; -0.631 ; clock_synthesizer:clock_synthesizer_uut_1|counter[1]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[14]                           ; system_clock ; system_clock ; 1.000        ; -0.034     ; 1.585      ;
; -0.630 ; clock_synthesizer:clock_synthesizer_uut_1|counter[2]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[30]                           ; system_clock ; system_clock ; 1.000        ; -0.035     ; 1.583      ;
; -0.629 ; clock_synthesizer:clock_synthesizer_uut_1|counter[0]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[28]                           ; system_clock ; system_clock ; 1.000        ; -0.035     ; 1.582      ;
; -0.625 ; clock_synthesizer:clock_synthesizer_uut_1|counter[11]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[24]                           ; system_clock ; system_clock ; 1.000        ; -0.036     ; 1.577      ;
; -0.618 ; clock_synthesizer:clock_synthesizer_uut_1|counter[2]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[22]                           ; system_clock ; system_clock ; 1.000        ; -0.035     ; 1.571      ;
; -0.618 ; clock_synthesizer:clock_synthesizer_uut_1|counter[1]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[12]                           ; system_clock ; system_clock ; 1.000        ; -0.034     ; 1.572      ;
; -0.618 ; clock_synthesizer:clock_synthesizer_uut_1|counter[1]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[13]                           ; system_clock ; system_clock ; 1.000        ; -0.034     ; 1.572      ;
; -0.617 ; clock_synthesizer:clock_synthesizer_uut_1|counter[1]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[11]                           ; system_clock ; system_clock ; 1.000        ; -0.034     ; 1.571      ;
; -0.614 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[1]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[27] ; system_clock ; system_clock ; 1.000        ; -0.036     ; 1.566      ;
; -0.613 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[3]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[29] ; system_clock ; system_clock ; 1.000        ; -0.036     ; 1.565      ;
; -0.613 ; clock_synthesizer:clock_synthesizer_uut_1|counter[1]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[6]                            ; system_clock ; system_clock ; 1.000        ; -0.034     ; 1.567      ;
; -0.613 ; clock_synthesizer:clock_synthesizer_uut_1|counter[1]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[27]                           ; system_clock ; system_clock ; 1.000        ; -0.035     ; 1.566      ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state'                                                                                                                                                                                     ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                                                                    ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; -0.945 ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|counter[19] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.035     ; 1.898      ;
; -0.945 ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.035     ; 1.898      ;
; -0.945 ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|counter[30] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.035     ; 1.898      ;
; -0.945 ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|counter[27] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.035     ; 1.898      ;
; -0.945 ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.035     ; 1.898      ;
; -0.945 ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|counter[17] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.035     ; 1.898      ;
; -0.945 ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.035     ; 1.898      ;
; -0.945 ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|counter[23] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.035     ; 1.898      ;
; -0.945 ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|counter[24] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.035     ; 1.898      ;
; -0.945 ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|counter[21] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.035     ; 1.898      ;
; -0.945 ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|counter[20] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.035     ; 1.898      ;
; -0.913 ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|counter[30] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.035     ; 1.866      ;
; -0.913 ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.035     ; 1.866      ;
; -0.913 ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|counter[19] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.035     ; 1.866      ;
; -0.913 ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|counter[23] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.035     ; 1.866      ;
; -0.913 ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|counter[20] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.035     ; 1.866      ;
; -0.913 ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|counter[24] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.035     ; 1.866      ;
; -0.913 ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|counter[21] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.035     ; 1.866      ;
; -0.913 ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|counter[17] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.035     ; 1.866      ;
; -0.913 ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.035     ; 1.866      ;
; -0.913 ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.035     ; 1.866      ;
; -0.913 ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|counter[27] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.035     ; 1.866      ;
; -0.911 ; SPI_Master:SPI_Master_uut|counter[31] ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.225     ; 1.674      ;
; -0.911 ; SPI_Master:SPI_Master_uut|counter[31] ; SPI_Master:SPI_Master_uut|counter[30] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.225     ; 1.674      ;
; -0.911 ; SPI_Master:SPI_Master_uut|counter[31] ; SPI_Master:SPI_Master_uut|counter[19] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.225     ; 1.674      ;
; -0.911 ; SPI_Master:SPI_Master_uut|counter[31] ; SPI_Master:SPI_Master_uut|counter[20] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.225     ; 1.674      ;
; -0.911 ; SPI_Master:SPI_Master_uut|counter[31] ; SPI_Master:SPI_Master_uut|counter[21] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.225     ; 1.674      ;
; -0.911 ; SPI_Master:SPI_Master_uut|counter[31] ; SPI_Master:SPI_Master_uut|counter[23] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.225     ; 1.674      ;
; -0.911 ; SPI_Master:SPI_Master_uut|counter[31] ; SPI_Master:SPI_Master_uut|counter[24] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.225     ; 1.674      ;
; -0.911 ; SPI_Master:SPI_Master_uut|counter[31] ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.225     ; 1.674      ;
; -0.911 ; SPI_Master:SPI_Master_uut|counter[31] ; SPI_Master:SPI_Master_uut|counter[17] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.225     ; 1.674      ;
; -0.911 ; SPI_Master:SPI_Master_uut|counter[31] ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.225     ; 1.674      ;
; -0.911 ; SPI_Master:SPI_Master_uut|counter[31] ; SPI_Master:SPI_Master_uut|counter[27] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.225     ; 1.674      ;
; -0.885 ; SPI_Master:SPI_Master_uut|counter[28] ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.225     ; 1.648      ;
; -0.885 ; SPI_Master:SPI_Master_uut|counter[28] ; SPI_Master:SPI_Master_uut|counter[27] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.225     ; 1.648      ;
; -0.885 ; SPI_Master:SPI_Master_uut|counter[28] ; SPI_Master:SPI_Master_uut|counter[24] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.225     ; 1.648      ;
; -0.885 ; SPI_Master:SPI_Master_uut|counter[28] ; SPI_Master:SPI_Master_uut|counter[17] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.225     ; 1.648      ;
; -0.885 ; SPI_Master:SPI_Master_uut|counter[28] ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.225     ; 1.648      ;
; -0.885 ; SPI_Master:SPI_Master_uut|counter[28] ; SPI_Master:SPI_Master_uut|counter[21] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.225     ; 1.648      ;
; -0.885 ; SPI_Master:SPI_Master_uut|counter[28] ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.225     ; 1.648      ;
; -0.885 ; SPI_Master:SPI_Master_uut|counter[28] ; SPI_Master:SPI_Master_uut|counter[23] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.225     ; 1.648      ;
; -0.885 ; SPI_Master:SPI_Master_uut|counter[28] ; SPI_Master:SPI_Master_uut|counter[20] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.225     ; 1.648      ;
; -0.885 ; SPI_Master:SPI_Master_uut|counter[28] ; SPI_Master:SPI_Master_uut|counter[19] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.225     ; 1.648      ;
; -0.885 ; SPI_Master:SPI_Master_uut|counter[28] ; SPI_Master:SPI_Master_uut|counter[30] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.225     ; 1.648      ;
; -0.857 ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.035     ; 1.810      ;
; -0.857 ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|counter[30] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.035     ; 1.810      ;
; -0.857 ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|counter[19] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.035     ; 1.810      ;
; -0.857 ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|counter[20] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.035     ; 1.810      ;
; -0.857 ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|counter[21] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.035     ; 1.810      ;
; -0.857 ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|counter[24] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.035     ; 1.810      ;
; -0.857 ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|counter[23] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.035     ; 1.810      ;
; -0.857 ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.035     ; 1.810      ;
; -0.857 ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|counter[27] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.035     ; 1.810      ;
; -0.857 ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|counter[17] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.035     ; 1.810      ;
; -0.857 ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.035     ; 1.810      ;
; -0.853 ; SPI_Master:SPI_Master_uut|counter[7]  ; SPI_Master:SPI_Master_uut|SPI_RESET   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.035     ; 1.806      ;
; -0.852 ; SPI_Master:SPI_Master_uut|counter[0]  ; SPI_Master:SPI_Master_uut|counter[27] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.803      ;
; -0.852 ; SPI_Master:SPI_Master_uut|counter[0]  ; SPI_Master:SPI_Master_uut|counter[19] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.803      ;
; -0.852 ; SPI_Master:SPI_Master_uut|counter[0]  ; SPI_Master:SPI_Master_uut|counter[24] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.803      ;
; -0.852 ; SPI_Master:SPI_Master_uut|counter[0]  ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.803      ;
; -0.852 ; SPI_Master:SPI_Master_uut|counter[0]  ; SPI_Master:SPI_Master_uut|counter[21] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.803      ;
; -0.852 ; SPI_Master:SPI_Master_uut|counter[0]  ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.803      ;
; -0.852 ; SPI_Master:SPI_Master_uut|counter[0]  ; SPI_Master:SPI_Master_uut|counter[30] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.803      ;
; -0.852 ; SPI_Master:SPI_Master_uut|counter[0]  ; SPI_Master:SPI_Master_uut|counter[20] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.803      ;
; -0.852 ; SPI_Master:SPI_Master_uut|counter[0]  ; SPI_Master:SPI_Master_uut|counter[23] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.803      ;
; -0.852 ; SPI_Master:SPI_Master_uut|counter[0]  ; SPI_Master:SPI_Master_uut|counter[17] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.803      ;
; -0.852 ; SPI_Master:SPI_Master_uut|counter[0]  ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.803      ;
; -0.851 ; SPI_Master:SPI_Master_uut|counter[15] ; SPI_Master:SPI_Master_uut|counter[19] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.226     ; 1.613      ;
; -0.851 ; SPI_Master:SPI_Master_uut|counter[15] ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.226     ; 1.613      ;
; -0.851 ; SPI_Master:SPI_Master_uut|counter[15] ; SPI_Master:SPI_Master_uut|counter[30] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.226     ; 1.613      ;
; -0.851 ; SPI_Master:SPI_Master_uut|counter[15] ; SPI_Master:SPI_Master_uut|counter[21] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.226     ; 1.613      ;
; -0.851 ; SPI_Master:SPI_Master_uut|counter[15] ; SPI_Master:SPI_Master_uut|counter[20] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.226     ; 1.613      ;
; -0.851 ; SPI_Master:SPI_Master_uut|counter[15] ; SPI_Master:SPI_Master_uut|counter[24] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.226     ; 1.613      ;
; -0.851 ; SPI_Master:SPI_Master_uut|counter[15] ; SPI_Master:SPI_Master_uut|counter[23] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.226     ; 1.613      ;
; -0.851 ; SPI_Master:SPI_Master_uut|counter[15] ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.226     ; 1.613      ;
; -0.851 ; SPI_Master:SPI_Master_uut|counter[15] ; SPI_Master:SPI_Master_uut|counter[17] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.226     ; 1.613      ;
; -0.851 ; SPI_Master:SPI_Master_uut|counter[15] ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.226     ; 1.613      ;
; -0.851 ; SPI_Master:SPI_Master_uut|counter[15] ; SPI_Master:SPI_Master_uut|counter[27] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.226     ; 1.613      ;
; -0.848 ; SPI_Master:SPI_Master_uut|counter[1]  ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.799      ;
; -0.848 ; SPI_Master:SPI_Master_uut|counter[1]  ; SPI_Master:SPI_Master_uut|counter[17] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.799      ;
; -0.848 ; SPI_Master:SPI_Master_uut|counter[1]  ; SPI_Master:SPI_Master_uut|counter[20] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.799      ;
; -0.848 ; SPI_Master:SPI_Master_uut|counter[1]  ; SPI_Master:SPI_Master_uut|counter[23] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.799      ;
; -0.848 ; SPI_Master:SPI_Master_uut|counter[1]  ; SPI_Master:SPI_Master_uut|counter[30] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.799      ;
; -0.848 ; SPI_Master:SPI_Master_uut|counter[1]  ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.799      ;
; -0.848 ; SPI_Master:SPI_Master_uut|counter[1]  ; SPI_Master:SPI_Master_uut|counter[21] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.799      ;
; -0.848 ; SPI_Master:SPI_Master_uut|counter[1]  ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.799      ;
; -0.848 ; SPI_Master:SPI_Master_uut|counter[1]  ; SPI_Master:SPI_Master_uut|counter[24] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.799      ;
; -0.848 ; SPI_Master:SPI_Master_uut|counter[1]  ; SPI_Master:SPI_Master_uut|counter[19] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.799      ;
; -0.848 ; SPI_Master:SPI_Master_uut|counter[1]  ; SPI_Master:SPI_Master_uut|counter[27] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.799      ;
; -0.846 ; SPI_Master:SPI_Master_uut|counter[3]  ; SPI_Master:SPI_Master_uut|counter[26] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.797      ;
; -0.846 ; SPI_Master:SPI_Master_uut|counter[3]  ; SPI_Master:SPI_Master_uut|counter[17] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.797      ;
; -0.846 ; SPI_Master:SPI_Master_uut|counter[3]  ; SPI_Master:SPI_Master_uut|counter[23] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.797      ;
; -0.846 ; SPI_Master:SPI_Master_uut|counter[3]  ; SPI_Master:SPI_Master_uut|counter[20] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.797      ;
; -0.846 ; SPI_Master:SPI_Master_uut|counter[3]  ; SPI_Master:SPI_Master_uut|counter[30] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.797      ;
; -0.846 ; SPI_Master:SPI_Master_uut|counter[3]  ; SPI_Master:SPI_Master_uut|counter[27] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.797      ;
; -0.846 ; SPI_Master:SPI_Master_uut|counter[3]  ; SPI_Master:SPI_Master_uut|counter[18] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.797      ;
; -0.846 ; SPI_Master:SPI_Master_uut|counter[3]  ; SPI_Master:SPI_Master_uut|counter[21] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.797      ;
; -0.846 ; SPI_Master:SPI_Master_uut|counter[3]  ; SPI_Master:SPI_Master_uut|counter[22] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.797      ;
; -0.846 ; SPI_Master:SPI_Master_uut|counter[3]  ; SPI_Master:SPI_Master_uut|counter[24] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.797      ;
; -0.846 ; SPI_Master:SPI_Master_uut|counter[3]  ; SPI_Master:SPI_Master_uut|counter[19] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.797      ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state'                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                                                    ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; 0.171 ; SPI_Master:SPI_Master_uut|adc_init_completed        ; SPI_Master:SPI_Master_uut|adc_init_completed        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.043      ; 0.296      ;
; 0.179 ; SPI_Master:SPI_Master_uut|SPI_RESET                 ; SPI_Master:SPI_Master_uut|SPI_RESET                 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.035      ; 0.296      ;
; 0.242 ; SPI_Master:SPI_Master_uut|counter[27]               ; SPI_Master:SPI_Master_uut|counter[28]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.225      ; 0.549      ;
; 0.251 ; SPI_Master:SPI_Master_uut|counter[14]               ; SPI_Master:SPI_Master_uut|counter[15]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.224      ; 0.557      ;
; 0.251 ; SPI_Master:SPI_Master_uut|counter[30]               ; SPI_Master:SPI_Master_uut|counter[31]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.225      ; 0.558      ;
; 0.252 ; SPI_Master:SPI_Master_uut|counter[12]               ; SPI_Master:SPI_Master_uut|counter[13]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.224      ; 0.558      ;
; 0.252 ; SPI_Master:SPI_Master_uut|counter[24]               ; SPI_Master:SPI_Master_uut|counter[25]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.225      ; 0.559      ;
; 0.252 ; SPI_Master:SPI_Master_uut|counter[10]               ; SPI_Master:SPI_Master_uut|counter[11]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.224      ; 0.558      ;
; 0.254 ; SPI_Master:SPI_Master_uut|counter[26]               ; SPI_Master:SPI_Master_uut|counter[28]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.225      ; 0.561      ;
; 0.254 ; SPI_Master:SPI_Master_uut|counter[14]               ; SPI_Master:SPI_Master_uut|counter[16]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.223      ; 0.559      ;
; 0.262 ; SPI_Master:SPI_Master_uut|counter[8]                ; SPI_Master:SPI_Master_uut|counter[9]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.224      ; 0.568      ;
; 0.278 ; SPI_Master:SPI_Master_uut|counter[31]               ; SPI_Master:SPI_Master_uut|counter[31]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.043      ; 0.403      ;
; 0.279 ; SPI_Master:SPI_Master_uut|counter[16]               ; SPI_Master:SPI_Master_uut|counter[16]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.043      ; 0.404      ;
; 0.279 ; SPI_Master:SPI_Master_uut|counter[15]               ; SPI_Master:SPI_Master_uut|counter[15]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.042      ; 0.403      ;
; 0.279 ; SPI_Master:SPI_Master_uut|counter[29]               ; SPI_Master:SPI_Master_uut|counter[29]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.043      ; 0.404      ;
; 0.280 ; SPI_Master:SPI_Master_uut|counter[9]                ; SPI_Master:SPI_Master_uut|counter[9]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.042      ; 0.404      ;
; 0.280 ; SPI_Master:SPI_Master_uut|counter[25]               ; SPI_Master:SPI_Master_uut|counter[25]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.043      ; 0.405      ;
; 0.280 ; SPI_Master:SPI_Master_uut|counter[11]               ; SPI_Master:SPI_Master_uut|counter[11]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.042      ; 0.404      ;
; 0.280 ; SPI_Master:SPI_Master_uut|counter[13]               ; SPI_Master:SPI_Master_uut|counter[13]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.042      ; 0.404      ;
; 0.281 ; SPI_Master:SPI_Master_uut|counter[28]               ; SPI_Master:SPI_Master_uut|counter[28]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.043      ; 0.406      ;
; 0.286 ; SPI_Master:SPI_Master_uut|counter[1]                ; SPI_Master:SPI_Master_uut|counter[1]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.035      ; 0.403      ;
; 0.287 ; SPI_Master:SPI_Master_uut|counter[17]               ; SPI_Master:SPI_Master_uut|counter[17]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.035      ; 0.404      ;
; 0.287 ; SPI_Master:SPI_Master_uut|counter[14]               ; SPI_Master:SPI_Master_uut|counter[14]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.035      ; 0.404      ;
; 0.287 ; SPI_Master:SPI_Master_uut|counter[21]               ; SPI_Master:SPI_Master_uut|counter[21]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.035      ; 0.404      ;
; 0.287 ; SPI_Master:SPI_Master_uut|counter[19]               ; SPI_Master:SPI_Master_uut|counter[19]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.035      ; 0.404      ;
; 0.288 ; SPI_Master:SPI_Master_uut|counter[10]               ; SPI_Master:SPI_Master_uut|counter[10]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; SPI_Master:SPI_Master_uut|counter[18]               ; SPI_Master:SPI_Master_uut|counter[18]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; SPI_Master:SPI_Master_uut|counter[30]               ; SPI_Master:SPI_Master_uut|counter[30]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; SPI_Master:SPI_Master_uut|counter[12]               ; SPI_Master:SPI_Master_uut|counter[12]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; SPI_Master:SPI_Master_uut|counter[4]                ; SPI_Master:SPI_Master_uut|counter[4]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; SPI_Master:SPI_Master_uut|counter[27]               ; SPI_Master:SPI_Master_uut|counter[27]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; SPI_Master:SPI_Master_uut|counter[2]                ; SPI_Master:SPI_Master_uut|counter[2]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; SPI_Master:SPI_Master_uut|counter[23]               ; SPI_Master:SPI_Master_uut|counter[23]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; SPI_Master:SPI_Master_uut|counter[22]               ; SPI_Master:SPI_Master_uut|counter[22]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.035      ; 0.405      ;
; 0.289 ; SPI_Master:SPI_Master_uut|counter[26]               ; SPI_Master:SPI_Master_uut|counter[26]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.035      ; 0.406      ;
; 0.289 ; SPI_Master:SPI_Master_uut|counter[24]               ; SPI_Master:SPI_Master_uut|counter[24]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.035      ; 0.406      ;
; 0.289 ; SPI_Master:SPI_Master_uut|counter[20]               ; SPI_Master:SPI_Master_uut|counter[20]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.035      ; 0.406      ;
; 0.292 ; SPI_Master:SPI_Master_uut|current_state.IDLE        ; SPI_Master:SPI_Master_uut|current_state.TRANSACTION ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.035      ; 0.409      ;
; 0.297 ; SPI_Master:SPI_Master_uut|counter[7]                ; SPI_Master:SPI_Master_uut|counter[7]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.035      ; 0.414      ;
; 0.297 ; SPI_Master:SPI_Master_uut|counter[5]                ; SPI_Master:SPI_Master_uut|counter[5]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.035      ; 0.414      ;
; 0.297 ; SPI_Master:SPI_Master_uut|counter[3]                ; SPI_Master:SPI_Master_uut|counter[3]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.035      ; 0.414      ;
; 0.298 ; SPI_Master:SPI_Master_uut|counter[6]                ; SPI_Master:SPI_Master_uut|counter[6]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.035      ; 0.415      ;
; 0.298 ; SPI_Master:SPI_Master_uut|counter[8]                ; SPI_Master:SPI_Master_uut|counter[8]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.035      ; 0.415      ;
; 0.300 ; SPI_Master:SPI_Master_uut|counter[23]               ; SPI_Master:SPI_Master_uut|counter[25]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.225      ; 0.607      ;
; 0.300 ; SPI_Master:SPI_Master_uut|counter[27]               ; SPI_Master:SPI_Master_uut|counter[29]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.225      ; 0.607      ;
; 0.308 ; SPI_Master:SPI_Master_uut|counter[0]                ; SPI_Master:SPI_Master_uut|counter[0]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.035      ; 0.425      ;
; 0.310 ; SPI_Master:SPI_Master_uut|counter[22]               ; SPI_Master:SPI_Master_uut|counter[25]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.225      ; 0.617      ;
; 0.310 ; SPI_Master:SPI_Master_uut|counter[7]                ; SPI_Master:SPI_Master_uut|counter[9]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.224      ; 0.616      ;
; 0.312 ; SPI_Master:SPI_Master_uut|counter[26]               ; SPI_Master:SPI_Master_uut|counter[29]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.225      ; 0.619      ;
; 0.312 ; SPI_Master:SPI_Master_uut|counter[10]               ; SPI_Master:SPI_Master_uut|counter[13]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.224      ; 0.618      ;
; 0.312 ; SPI_Master:SPI_Master_uut|counter[12]               ; SPI_Master:SPI_Master_uut|counter[15]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.224      ; 0.618      ;
; 0.314 ; SPI_Master:SPI_Master_uut|counter[24]               ; SPI_Master:SPI_Master_uut|counter[28]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.225      ; 0.621      ;
; 0.315 ; SPI_Master:SPI_Master_uut|counter[12]               ; SPI_Master:SPI_Master_uut|counter[16]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.223      ; 0.620      ;
; 0.321 ; SPI_Master:SPI_Master_uut|counter[6]                ; SPI_Master:SPI_Master_uut|counter[9]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.224      ; 0.627      ;
; 0.322 ; SPI_Master:SPI_Master_uut|counter[8]                ; SPI_Master:SPI_Master_uut|counter[11]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.224      ; 0.628      ;
; 0.332 ; SPI_Master:SPI_Master_uut|current_state.SETUP       ; SPI_Master:SPI_Master_uut|current_state.TRANSACTION ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.035      ; 0.449      ;
; 0.341 ; SPI_Master:SPI_Master_uut|current_state.TRANSACTION ; SPI_Master:SPI_Master_uut|current_state.IDLE        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.035      ; 0.458      ;
; 0.359 ; SPI_Master:SPI_Master_uut|counter[21]               ; SPI_Master:SPI_Master_uut|counter[25]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.225      ; 0.666      ;
; 0.360 ; SPI_Master:SPI_Master_uut|counter[27]               ; SPI_Master:SPI_Master_uut|counter[31]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.225      ; 0.667      ;
; 0.362 ; SPI_Master:SPI_Master_uut|counter[23]               ; SPI_Master:SPI_Master_uut|counter[28]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.225      ; 0.669      ;
; 0.370 ; SPI_Master:SPI_Master_uut|counter[7]                ; SPI_Master:SPI_Master_uut|counter[11]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.224      ; 0.676      ;
; 0.370 ; SPI_Master:SPI_Master_uut|counter[5]                ; SPI_Master:SPI_Master_uut|counter[9]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.224      ; 0.676      ;
; 0.372 ; SPI_Master:SPI_Master_uut|counter[22]               ; SPI_Master:SPI_Master_uut|counter[28]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.225      ; 0.679      ;
; 0.372 ; SPI_Master:SPI_Master_uut|counter[26]               ; SPI_Master:SPI_Master_uut|counter[31]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.225      ; 0.679      ;
; 0.372 ; SPI_Master:SPI_Master_uut|counter[4]                ; SPI_Master:SPI_Master_uut|counter[9]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.224      ; 0.678      ;
; 0.372 ; SPI_Master:SPI_Master_uut|counter[20]               ; SPI_Master:SPI_Master_uut|counter[25]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.225      ; 0.679      ;
; 0.372 ; SPI_Master:SPI_Master_uut|counter[10]               ; SPI_Master:SPI_Master_uut|counter[15]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.224      ; 0.678      ;
; 0.372 ; SPI_Master:SPI_Master_uut|counter[24]               ; SPI_Master:SPI_Master_uut|counter[29]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.225      ; 0.679      ;
; 0.375 ; SPI_Master:SPI_Master_uut|counter[10]               ; SPI_Master:SPI_Master_uut|counter[16]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.223      ; 0.680      ;
; 0.381 ; SPI_Master:SPI_Master_uut|counter[6]                ; SPI_Master:SPI_Master_uut|counter[11]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.224      ; 0.687      ;
; 0.382 ; SPI_Master:SPI_Master_uut|counter[8]                ; SPI_Master:SPI_Master_uut|counter[13]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.224      ; 0.688      ;
; 0.407 ; SPI_Master:SPI_Master_uut|current_state.IDLE        ; SPI_Master:SPI_Master_uut|current_state.SETUP       ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.035      ; 0.524      ;
; 0.419 ; SPI_Master:SPI_Master_uut|counter[19]               ; SPI_Master:SPI_Master_uut|counter[25]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.225      ; 0.726      ;
; 0.420 ; SPI_Master:SPI_Master_uut|counter[23]               ; SPI_Master:SPI_Master_uut|counter[29]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.225      ; 0.727      ;
; 0.421 ; SPI_Master:SPI_Master_uut|counter[21]               ; SPI_Master:SPI_Master_uut|counter[28]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.225      ; 0.728      ;
; 0.424 ; SPI_Master:SPI_Master_uut|counter[15]               ; SPI_Master:SPI_Master_uut|counter[16]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.041      ; 0.547      ;
; 0.430 ; SPI_Master:SPI_Master_uut|counter[22]               ; SPI_Master:SPI_Master_uut|counter[29]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.225      ; 0.737      ;
; 0.430 ; SPI_Master:SPI_Master_uut|counter[5]                ; SPI_Master:SPI_Master_uut|counter[11]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.224      ; 0.736      ;
; 0.430 ; SPI_Master:SPI_Master_uut|counter[7]                ; SPI_Master:SPI_Master_uut|counter[13]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.224      ; 0.736      ;
; 0.430 ; SPI_Master:SPI_Master_uut|counter[3]                ; SPI_Master:SPI_Master_uut|counter[9]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.224      ; 0.736      ;
; 0.430 ; SPI_Master:SPI_Master_uut|counter[1]                ; SPI_Master:SPI_Master_uut|counter[2]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.035      ; 0.547      ;
; 0.431 ; SPI_Master:SPI_Master_uut|counter[18]               ; SPI_Master:SPI_Master_uut|counter[25]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.225      ; 0.738      ;
; 0.431 ; SPI_Master:SPI_Master_uut|counter[19]               ; SPI_Master:SPI_Master_uut|counter[20]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.035      ; 0.548      ;
; 0.431 ; SPI_Master:SPI_Master_uut|counter[17]               ; SPI_Master:SPI_Master_uut|counter[18]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.035      ; 0.548      ;
; 0.431 ; SPI_Master:SPI_Master_uut|counter[21]               ; SPI_Master:SPI_Master_uut|counter[22]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.035      ; 0.548      ;
; 0.432 ; SPI_Master:SPI_Master_uut|counter[4]                ; SPI_Master:SPI_Master_uut|counter[11]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.224      ; 0.738      ;
; 0.432 ; SPI_Master:SPI_Master_uut|counter[2]                ; SPI_Master:SPI_Master_uut|counter[9]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.224      ; 0.738      ;
; 0.432 ; SPI_Master:SPI_Master_uut|counter[24]               ; SPI_Master:SPI_Master_uut|counter[31]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.225      ; 0.739      ;
; 0.432 ; SPI_Master:SPI_Master_uut|counter[23]               ; SPI_Master:SPI_Master_uut|counter[24]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.035      ; 0.549      ;
; 0.434 ; SPI_Master:SPI_Master_uut|counter[20]               ; SPI_Master:SPI_Master_uut|counter[28]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.225      ; 0.741      ;
; 0.434 ; SPI_Master:SPI_Master_uut|counter[28]               ; SPI_Master:SPI_Master_uut|counter[29]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.043      ; 0.559      ;
; 0.440 ; SPI_Master:SPI_Master_uut|counter[22]               ; SPI_Master:SPI_Master_uut|counter[23]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.035      ; 0.557      ;
; 0.441 ; SPI_Master:SPI_Master_uut|counter[6]                ; SPI_Master:SPI_Master_uut|counter[13]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.224      ; 0.747      ;
; 0.441 ; SPI_Master:SPI_Master_uut|counter[7]                ; SPI_Master:SPI_Master_uut|counter[8]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.035      ; 0.558      ;
; 0.441 ; SPI_Master:SPI_Master_uut|counter[18]               ; SPI_Master:SPI_Master_uut|counter[19]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.035      ; 0.558      ;
; 0.441 ; SPI_Master:SPI_Master_uut|counter[2]                ; SPI_Master:SPI_Master_uut|counter[3]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.035      ; 0.558      ;
; 0.441 ; SPI_Master:SPI_Master_uut|counter[4]                ; SPI_Master:SPI_Master_uut|counter[5]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.035      ; 0.558      ;
; 0.441 ; SPI_Master:SPI_Master_uut|counter[3]                ; SPI_Master:SPI_Master_uut|counter[4]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.035      ; 0.558      ;
; 0.441 ; SPI_Master:SPI_Master_uut|counter[5]                ; SPI_Master:SPI_Master_uut|counter[6]                ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.035      ; 0.558      ;
; 0.442 ; SPI_Master:SPI_Master_uut|counter[8]                ; SPI_Master:SPI_Master_uut|counter[15]               ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.224      ; 0.748      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'system_clock'                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                         ; Launch Clock                                                                    ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+------------+------------+
; 0.180 ; clock_synthesizer:clock_synthesizer_uut_1|clock_state                           ; clock_synthesizer:clock_synthesizer_uut_1|clock_state                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.296      ;
; 0.269 ; SPI_Master:SPI_Master_uut|current_state.TRANSACTION                             ; SPI_Master:SPI_Master_uut|state[1]                                              ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; 0.000        ; -0.069     ; 0.312      ;
; 0.269 ; SPI_Master:SPI_Master_uut|current_state.SETUP                                   ; SPI_Master:SPI_Master_uut|state[0]                                              ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; 0.000        ; -0.069     ; 0.312      ;
; 0.286 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[15] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[15] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.403      ;
; 0.287 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[3]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[3]  ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.404      ;
; 0.287 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[31] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[31] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.403      ;
; 0.287 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[13] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[13] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.404      ;
; 0.287 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[9]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[9]  ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.404      ;
; 0.287 ; clock_synthesizer:clock_synthesizer_uut_1|counter[31]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[31]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.403      ;
; 0.287 ; clock_synthesizer:clock_synthesizer_uut_1|counter[17]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[17]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.403      ;
; 0.287 ; clock_synthesizer:clock_synthesizer_uut_1|counter[15]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[15]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.403      ;
; 0.287 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[14] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[14] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.404      ;
; 0.287 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[11] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[11] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.404      ;
; 0.287 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[5]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[5]  ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.404      ;
; 0.287 ; clock_synthesizer:clock_synthesizer_uut_1|counter[1]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[1]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.403      ;
; 0.287 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[7]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[7]  ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.404      ;
; 0.288 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[10] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[10] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[6]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[6]  ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[21] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[21] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[29] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[29] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[4]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[4]  ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[8]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[8]  ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[19] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[19] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[12] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[12] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[17] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[17] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; clock_synthesizer:clock_synthesizer_uut_1|counter[3]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[3]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; clock_synthesizer:clock_synthesizer_uut_1|counter[23]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[23]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; clock_synthesizer:clock_synthesizer_uut_1|counter[5]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[5]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; clock_synthesizer:clock_synthesizer_uut_1|counter[9]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[9]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; clock_synthesizer:clock_synthesizer_uut_1|counter[7]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[7]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[16] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[16] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; clock_synthesizer:clock_synthesizer_uut_1|counter[29]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[29]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.404      ;
; 0.289 ; clock_synthesizer:clock_synthesizer_uut_1|counter[8]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[8]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[30] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[30] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[23] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[23] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; clock_synthesizer:clock_synthesizer_uut_1|counter[4]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[4]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; clock_synthesizer:clock_synthesizer_uut_1|counter[2]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[2]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; clock_synthesizer:clock_synthesizer_uut_1|counter[27]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[27]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; clock_synthesizer:clock_synthesizer_uut_1|counter[10]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[10]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[22] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[22] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[27] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[27] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[25] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[25] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; clock_synthesizer:clock_synthesizer_uut_1|counter[30]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[30]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[18] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[18] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; clock_synthesizer:clock_synthesizer_uut_1|counter[25]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[25]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.405      ;
; 0.290 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[24] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[24] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.406      ;
; 0.290 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[26] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[26] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.406      ;
; 0.290 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[28] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[28] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.406      ;
; 0.290 ; clock_synthesizer:clock_synthesizer_uut_1|counter[28]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[28]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.406      ;
; 0.290 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[20] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[20] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.406      ;
; 0.290 ; clock_synthesizer:clock_synthesizer_uut_1|counter[26]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[26]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.406      ;
; 0.299 ; clock_synthesizer:clock_synthesizer_uut_1|counter[0]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[0]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.415      ;
; 0.311 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; 0.000        ; 1.313      ; 1.839      ;
; 0.431 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[9]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[10] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.548      ;
; 0.431 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[11] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[12] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.548      ;
; 0.431 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[5]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[6]  ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.548      ;
; 0.431 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[7]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[8]  ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.548      ;
; 0.431 ; clock_synthesizer:clock_synthesizer_uut_1|counter[1]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[2]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.547      ;
; 0.431 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[13] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[14] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.548      ;
; 0.431 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[3]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[4]  ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.548      ;
; 0.432 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[17] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[18] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.548      ;
; 0.432 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[19] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[20] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.548      ;
; 0.432 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[15] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[16] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.033      ; 0.547      ;
; 0.432 ; clock_synthesizer:clock_synthesizer_uut_1|counter[9]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[10]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.548      ;
; 0.432 ; clock_synthesizer:clock_synthesizer_uut_1|counter[7]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[8]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.548      ;
; 0.432 ; clock_synthesizer:clock_synthesizer_uut_1|counter[3]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[4]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.548      ;
; 0.432 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[21] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[22] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.548      ;
; 0.432 ; clock_synthesizer:clock_synthesizer_uut_1|counter[29]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[30]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.548      ;
; 0.432 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[29] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[30] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.548      ;
; 0.433 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[27] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[28] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.549      ;
; 0.433 ; clock_synthesizer:clock_synthesizer_uut_1|counter[25]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[26]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.549      ;
; 0.433 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[23] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[24] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.549      ;
; 0.433 ; clock_synthesizer:clock_synthesizer_uut_1|counter[27]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[28]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.549      ;
; 0.433 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[25] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[26] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.549      ;
; 0.440 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[14] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[15] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.557      ;
; 0.440 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[6]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[7]  ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.557      ;
; 0.441 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[12] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[13] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.558      ;
; 0.441 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[8]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[9]  ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.558      ;
; 0.441 ; clock_synthesizer:clock_synthesizer_uut_1|counter[0]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[1]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.557      ;
; 0.441 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[2]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[3]  ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.558      ;
; 0.441 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[16] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[17] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.557      ;
; 0.441 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[4]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[5]  ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.558      ;
; 0.441 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[22] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[23] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.557      ;
; 0.441 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[10] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[11] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.558      ;
; 0.442 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[6]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[8]  ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.559      ;
; 0.442 ; clock_synthesizer:clock_synthesizer_uut_1|counter[2]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[3]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.558      ;
; 0.442 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[30] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[31] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.558      ;
; 0.442 ; clock_synthesizer:clock_synthesizer_uut_1|counter[30]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[31]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.558      ;
; 0.442 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[18] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[19] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.558      ;
; 0.442 ; clock_synthesizer:clock_synthesizer_uut_1|counter[8]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[9]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.558      ;
; 0.442 ; clock_synthesizer:clock_synthesizer_uut_1|counter[4]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[5]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.558      ;
; 0.443 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[16] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[18] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.559      ;
; 0.443 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[22] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[24] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.559      ;
; 0.443 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[8]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[10] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.560      ;
; 0.443 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[12] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[14] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.560      ;
; 0.443 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[10] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[12] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.560      ;
; 0.443 ; clock_synthesizer:clock_synthesizer_uut_1|counter[0]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[2]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.559      ;
; 0.443 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[4]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[6]  ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.560      ;
; 0.443 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[2]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[4]  ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.560      ;
; 0.443 ; clock_synthesizer:clock_synthesizer_uut_1|counter[28]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[29]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.559      ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+------------+------------+


------------------------------------------------
; Fast 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                            ;
+----------------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                                            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                                                 ; -3.743   ; 0.171 ; N/A      ; N/A     ; -3.210              ;
;  SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; -3.301   ; 0.171 ; N/A      ; N/A     ; -3.210              ;
;  system_clock                                                                    ; -3.743   ; 0.180 ; N/A      ; N/A     ; -1.481              ;
; Design-wide TNS                                                                  ; -241.397 ; 0.0   ; 0.0      ; 0.0     ; -142.826            ;
;  SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; -106.104 ; 0.000 ; N/A      ; N/A     ; -53.965             ;
;  system_clock                                                                    ; -135.293 ; 0.000 ; N/A      ; N/A     ; -88.861             ;
+----------------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                  ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led[0]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[2]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[3]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI_MOSI             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI_CS               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI_SCLK             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI_RESET            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; state[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; state[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; state[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adc_init_completed_z ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SPI_MISO                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; system_clock            ; LVDS         ; 2000 ps         ; 2000 ps         ;
; reset_n                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adc_init                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adc_ready               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; system_clock(n)         ; LVDS         ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                  ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[0]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.34 V              ; -0.00664 V          ; 0.204 V                              ; 0.106 V                              ; 2.63e-09 s                  ; 2.46e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.34 V             ; -0.00664 V         ; 0.204 V                             ; 0.106 V                             ; 2.63e-09 s                 ; 2.46e-09 s                 ; No                        ; Yes                       ;
; led[1]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; led[2]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; led[3]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; SPI_MOSI             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; SPI_CS               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; SPI_SCLK             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; SPI_RESET            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; state[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; state[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; state[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; adc_init_completed_z ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-09 V                   ; 2.39 V              ; -0.0798 V           ; 0.13 V                               ; 0.103 V                              ; 2.71e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-09 V                  ; 2.39 V             ; -0.0798 V          ; 0.13 V                              ; 0.103 V                             ; 2.71e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.64e-09 V                   ; 2.39 V              ; -0.00331 V          ; 0.132 V                              ; 0.006 V                              ; 4.59e-10 s                  ; 5.62e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.64e-09 V                  ; 2.39 V             ; -0.00331 V         ; 0.132 V                             ; 0.006 V                             ; 4.59e-10 s                 ; 5.62e-10 s                 ; No                        ; Yes                       ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                  ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[0]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.33 V              ; -0.00252 V          ; 0.116 V                              ; 0.051 V                              ; 3.6e-09 s                   ; 3.43e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.33 V             ; -0.00252 V         ; 0.116 V                             ; 0.051 V                             ; 3.6e-09 s                  ; 3.43e-09 s                 ; Yes                       ; Yes                       ;
; led[1]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; led[2]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; led[3]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SPI_MOSI             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; SPI_CS               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; SPI_SCLK             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; SPI_RESET            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; state[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; state[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; state[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; adc_init_completed_z ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.77e-07 V                   ; 2.35 V              ; -0.00801 V          ; 0.087 V                              ; 0.01 V                               ; 4.39e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.77e-07 V                  ; 2.35 V             ; -0.00801 V         ; 0.087 V                             ; 0.01 V                              ; 4.39e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.28e-06 V                   ; 2.34 V              ; -0.00738 V          ; 0.097 V                              ; 0.024 V                              ; 6.41e-10 s                  ; 8.13e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.28e-06 V                  ; 2.34 V             ; -0.00738 V         ; 0.097 V                             ; 0.024 V                             ; 6.41e-10 s                 ; 8.13e-10 s                 ; Yes                       ; Yes                       ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                  ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[0]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.65 V              ; -0.0149 V           ; 0.207 V                              ; 0.176 V                              ; 2.15e-09 s                  ; 2.03e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.65 V             ; -0.0149 V          ; 0.207 V                             ; 0.176 V                             ; 2.15e-09 s                 ; 2.03e-09 s                 ; No                        ; Yes                       ;
; led[1]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; led[2]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; led[3]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; SPI_MOSI             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; SPI_CS               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; SPI_SCLK             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; SPI_RESET            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; state[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; state[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; state[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; adc_init_completed_z ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.87e-09 V                   ; 2.79 V              ; -0.0524 V           ; 0.19 V                               ; 0.066 V                              ; 2.63e-10 s                  ; 1.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.87e-09 V                  ; 2.79 V             ; -0.0524 V          ; 0.19 V                              ; 0.066 V                             ; 2.63e-10 s                 ; 1.96e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.91e-09 V                   ; 2.73 V              ; -0.0159 V           ; 0.231 V                              ; 0.026 V                              ; 2.89e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.91e-09 V                  ; 2.73 V             ; -0.0159 V          ; 0.231 V                             ; 0.026 V                             ; 2.89e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                      ; To Clock                                                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------+----------+----------+----------+
; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1831     ; 0        ; 0        ; 0        ;
; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock                                                                    ; 3        ; 1        ; 0        ; 0        ;
; system_clock                                                                    ; system_clock                                                                    ; 1601     ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                      ; To Clock                                                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------+----------+----------+----------+
; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1831     ; 0        ; 0        ; 0        ;
; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock                                                                    ; 3        ; 1        ; 0        ; 0        ;
; system_clock                                                                    ; system_clock                                                                    ; 1601     ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 41    ; 41   ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                   ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------+-------------+
; Target                                                                          ; Clock                                                                           ; Type ; Status      ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------+-------------+
; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; Base ; Constrained ;
; system_clock                                                                    ; system_clock                                                                    ; Base ; Constrained ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; adc_init   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_ready  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset_n    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                   ;
+----------------------+---------------------------------------------------------------------------------------+
; Output Port          ; Comment                                                                               ;
+----------------------+---------------------------------------------------------------------------------------+
; SPI_RESET            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI_SCLK             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_init_completed_z ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[0]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[2]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; state[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; state[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; adc_init   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_ready  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset_n    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                   ;
+----------------------+---------------------------------------------------------------------------------------+
; Output Port          ; Comment                                                                               ;
+----------------------+---------------------------------------------------------------------------------------+
; SPI_RESET            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI_SCLK             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_init_completed_z ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[0]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[2]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; state[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; state[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Feb 07 15:16:00 2025
Info: Command: quartus_sta ADS131A0X -c ADS131A0X
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ADS131A0X.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state
    Info (332105): create_clock -period 1.000 -name system_clock system_clock
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 100C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.743
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.743            -135.293 system_clock 
    Info (332119):    -3.301            -106.104 SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state 
    Info (332119):     0.418               0.000 system_clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.210
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.210             -53.965 SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state 
    Info (332119):    -1.481             -88.861 system_clock 
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.223
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.223            -105.356 system_clock 
    Info (332119):    -2.852             -90.878 SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state 
Info (332146): Worst-case hold slack is 0.329
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.329               0.000 SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state 
    Info (332119):     0.344               0.000 system_clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.210
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.210             -53.965 SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state 
    Info (332119):    -1.481             -88.861 system_clock 
Info: Analyzing Fast 1200mV -40C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.225
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.225             -27.658 system_clock 
    Info (332119):    -0.945             -27.781 SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state 
Info (332146): Worst-case hold slack is 0.171
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.171               0.000 SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state 
    Info (332119):     0.180               0.000 system_clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -43.000 SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state 
    Info (332119):    -1.283             -69.283 system_clock 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4764 megabytes
    Info: Processing ended: Fri Feb 07 15:16:02 2025
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:00


