

================================================================
== Vitis HLS Report for 'applyConvolution'
================================================================
* Date:           Fri May 24 13:18:19 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Convolutie
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  6.312 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                      |                                           |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                       Instance                       |                   Module                  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_applyConvolution_Pipeline_1_fu_365                |applyConvolution_Pipeline_1                |        5|        5|  40.000 ns|  40.000 ns|    5|    5|       no|
        |grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375  |applyConvolution_Pipeline_VITIS_LOOP_34_5  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_394  |applyConvolution_Pipeline_VITIS_LOOP_42_6  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_1_VITIS_LOOP_26_2   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_28_3_VITIS_LOOP_29_4  |        ?|        ?|         ?|          -|          -|     9|        no|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1541|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|   34|    4448|   4868|    -|
|Memory           |        0|    -|      32|      5|    -|
|Multiplexer      |        -|    -|       -|    542|    -|
|Register         |        -|    -|    2116|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|   34|    6596|   6956|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|   15|       6|     13|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------+-------------------------------------------+---------+----+-----+------+-----+
    |                       Instance                       |                   Module                  | BRAM_18K| DSP|  FF |  LUT | URAM|
    +------------------------------------------------------+-------------------------------------------+---------+----+-----+------+-----+
    |grp_applyConvolution_Pipeline_1_fu_365                |applyConvolution_Pipeline_1                |        0|   0|  100|    76|    0|
    |grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375  |applyConvolution_Pipeline_VITIS_LOOP_34_5  |        0|   5|  914|  1225|    0|
    |grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_394  |applyConvolution_Pipeline_VITIS_LOOP_42_6  |        0|   0|  310|   939|    0|
    |control_r_s_axi_U                                     |control_r_s_axi                            |        0|   0|   36|    40|    0|
    |control_s_axi_U                                       |control_s_axi                              |        0|   0|  284|   488|    0|
    |input_r_m_axi_U                                       |input_r_m_axi                              |        2|   0|  866|   854|    0|
    |mul_2ns_64s_64_3_1_U41                                |mul_2ns_64s_64_3_1                         |        0|   0|   34|    47|    0|
    |mul_31ns_32ns_63_3_1_U34                              |mul_31ns_32ns_63_3_1                       |        0|   4|  166|    49|    0|
    |mul_31ns_64s_64_3_1_U40                               |mul_31ns_64s_64_3_1                        |        0|   7|   34|    47|    0|
    |mul_32ns_32ns_64_3_1_U35                              |mul_32ns_32ns_64_3_1                       |        0|   4|  166|    49|    0|
    |mul_32ns_32ns_64_3_1_U36                              |mul_32ns_32ns_64_3_1                       |        0|   4|  166|    49|    0|
    |mul_32s_32s_32_3_1_U37                                |mul_32s_32s_32_3_1                         |        0|   3|  166|    49|    0|
    |mul_32s_32s_32_3_1_U38                                |mul_32s_32s_32_3_1                         |        0|   3|  166|    49|    0|
    |mul_34s_32ns_64_3_1_U39                               |mul_34s_32ns_64_3_1                        |        0|   4|  174|    53|    0|
    |output_r_m_axi_U                                      |output_r_m_axi                             |        2|   0|  866|   854|    0|
    +------------------------------------------------------+-------------------------------------------+---------+----+-----+------+-----+
    |Total                                                 |                                           |        4|  34| 4448|  4868|    0|
    +------------------------------------------------------+-------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory  |       Module       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |kernel_U  |kernel_ROM_AUTO_1R  |        0|  32|   5|    0|     9|   32|     1|          288|
    +----------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total     |                    |        0|  32|   5|    0|     9|   32|     1|          288|
    +----------+--------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln25_1_fu_627_p2              |         +|   0|  0|  38|          31|           1|
    |add_ln25_2_fu_660_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln25_3_fu_606_p2              |         +|   0|  0|  71|          64|           1|
    |add_ln25_fu_513_p2                |         +|   0|  0|  40|          33|           3|
    |add_ln26_1_fu_1001_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln26_2_fu_824_p2              |         +|   0|  0|  38|          31|           1|
    |add_ln26_fu_819_p2                |         +|   0|  0|  70|          63|           2|
    |add_ln28_1_fu_718_p2              |         +|   0|  0|  13|           4|           1|
    |add_ln28_fu_724_p2                |         +|   0|  0|  10|           2|           1|
    |add_ln29_1_fu_993_p2              |         +|   0|  0|  10|           2|           1|
    |add_ln29_fu_943_p2                |         +|   0|  0|  11|           3|           1|
    |add_ln30_1_fu_966_p2              |         +|   0|  0|  64|          64|          64|
    |add_ln30_2_fu_814_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln30_3_fu_962_p2              |         +|   0|  0|  64|          64|          64|
    |add_ln30_fu_958_p2                |         +|   0|  0|  71|          64|          64|
    |empty_27_fu_684_p2                |         +|   0|  0|  39|          32|          32|
    |empty_30_fu_952_p2                |         +|   0|  0|   7|           4|           4|
    |indvars_iv_next2317_fu_752_p2     |         +|   0|  0|  11|           3|           1|
    |indvars_iv_next23_mid1_fu_775_p2  |         +|   0|  0|  11|           3|           2|
    |p_mid13_fu_770_p2                 |         +|   0|  0|  39|          32|          32|
    |tmp_fu_809_p2                     |         +|   0|  0|  41|          34|          34|
    |empty_29_fu_875_p2                |         -|   0|  0|   7|           4|           4|
    |and_ln25_fu_519_p2                |       and|   0|  0|   2|           1|           1|
    |cmp222_fu_449_p2                  |      icmp|   0|  0|  39|          32|           1|
    |cmp28_fu_505_p2                   |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln25_1_fu_455_p2             |      icmp|   0|  0|  39|          32|           2|
    |icmp_ln25_2_fu_554_p2             |      icmp|   0|  0|  40|          33|           1|
    |icmp_ln25_3_fu_601_p2             |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln25_fu_443_p2               |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln26_fu_596_p2               |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln28_fu_712_p2               |      icmp|   0|  0|  13|           4|           4|
    |icmp_ln29_fu_730_p2               |      icmp|   0|  0|  11|           3|           2|
    |icmp_ln32_fu_921_p2               |      icmp|   0|  0|  39|          32|          32|
    |slt70_fu_888_p2                   |      icmp|   0|  0|  39|          32|          32|
    |slt_fu_696_p2                     |      icmp|   0|  0|  39|          32|          32|
    |or_ln32_1_fu_706_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln32_2_fu_937_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln32_3_fu_898_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln32_fu_931_p2                 |        or|   0|  0|   2|           1|           1|
    |empty_25_fu_469_p3                |    select|   0|  0|   2|           1|           2|
    |empty_26_fu_579_p3                |    select|   0|  0|  32|           1|          32|
    |empty_fu_531_p3                   |    select|   0|  0|  32|           1|          32|
    |select_ln25_1_fu_633_p3           |    select|   0|  0|  31|           1|          31|
    |select_ln25_2_fu_641_p3           |    select|   0|  0|  31|           1|          31|
    |select_ln25_fu_524_p3             |    select|   0|  0|  32|           1|          32|
    |select_ln28_1_fu_744_p3           |    select|   0|  0|   3|           1|           2|
    |select_ln28_2_fu_762_p3           |    select|   0|  0|   2|           1|           2|
    |select_ln28_3_fu_781_p3           |    select|   0|  0|   3|           1|           3|
    |select_ln28_4_fu_904_p3           |    select|   0|  0|   2|           1|           1|
    |select_ln28_5_fu_793_p3           |    select|   0|  0|   3|           1|           3|
    |select_ln28_fu_736_p3             |    select|   0|  0|   2|           1|           1|
    |select_ln34_fu_461_p3             |    select|   0|  0|   2|           1|           2|
    |select_ln42_fu_571_p3             |    select|   0|  0|  32|           1|          32|
    |rev71_fu_892_p2                   |       xor|   0|  0|   2|           1|           2|
    |rev_fu_700_p2                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln25_fu_544_p2                |       xor|   0|  0|  33|          33|           2|
    |xor_ln32_fu_925_p2                |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|1541|        1112|         896|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                         |  213|         49|    1|         49|
    |ap_phi_mux_sum_0_9_phi_fu_357_p4  |    9|          2|   32|         64|
    |ap_phi_mux_sum_1_9_phi_fu_345_p4  |    9|          2|   32|         64|
    |ap_phi_mux_sum_2_9_phi_fu_333_p4  |    9|          2|   32|         64|
    |indvar4_reg_307                   |    9|          2|    2|          4|
    |indvar_flatten12_fu_154           |    9|          2|   64|        128|
    |indvar_flatten_reg_255            |    9|          2|    4|          8|
    |indvar_reg_266                    |    9|          2|    2|          4|
    |input_r_ARADDR                    |   25|          5|   64|        320|
    |input_r_ARLEN                     |   25|          5|   32|        160|
    |input_r_ARVALID                   |   20|          4|    1|          4|
    |input_r_RREADY                    |   14|          3|    1|          3|
    |input_r_blk_n_AR                  |    9|          2|    1|          2|
    |kx_reg_318                        |    9|          2|    3|          6|
    |ky_reg_243                        |    9|          2|    3|          6|
    |output_r_AWADDR                   |   14|          3|   64|        192|
    |output_r_AWLEN                    |   14|          3|   32|         96|
    |output_r_AWVALID                  |   14|          3|    1|          3|
    |output_r_BREADY                   |   14|          3|    1|          3|
    |output_r_WVALID                   |    9|          2|    1|          2|
    |output_r_blk_n_AW                 |    9|          2|    1|          2|
    |output_r_blk_n_B                  |    9|          2|    1|          2|
    |sum_0_5_reg_297                   |    9|          2|   32|         64|
    |sum_0_9_reg_353                   |    9|          2|   32|         64|
    |sum_1_5_reg_287                   |    9|          2|   32|         64|
    |sum_1_9_reg_341                   |    9|          2|   32|         64|
    |sum_2_5_reg_277                   |    9|          2|   32|         64|
    |sum_2_9_reg_329                   |    9|          2|   32|         64|
    |x_fu_134                          |    9|          2|   31|         62|
    |y_fu_150                          |    9|          2|   31|         62|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  542|        120|  629|       1694|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                               | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln25_2_reg_1268                                                |  64|   0|   64|          0|
    |add_ln25_3_reg_1219                                                |  64|   0|   64|          0|
    |add_ln25_reg_1169                                                  |  33|   0|   33|          0|
    |add_ln26_1_reg_1440                                                |  64|   0|   64|          0|
    |add_ln26_reg_1370                                                  |  63|   0|   63|          0|
    |add_ln28_1_reg_1312                                                |   4|   0|    4|          0|
    |add_ln29_reg_1389                                                  |   3|   0|    3|          0|
    |add_ln30_1_reg_1414                                                |  64|   0|   64|          0|
    |add_ln30_2_reg_1364                                                |  32|   0|   32|          0|
    |add_ln30_reg_1409                                                  |  64|   0|   64|          0|
    |ap_CS_fsm                                                          |  48|   0|   48|          0|
    |channels_cast19_reg_1180                                           |  32|   0|   63|         31|
    |channels_read_reg_1051                                             |  32|   0|   32|          0|
    |cmp222_reg_1131                                                    |   1|   0|    1|          0|
    |empty_25_reg_1137                                                  |   2|   0|    2|          0|
    |empty_26_reg_1206                                                  |  32|   0|   32|          0|
    |empty_27_reg_1298                                                  |  32|   0|   32|          0|
    |empty_30_reg_1394                                                  |   4|   0|    4|          0|
    |empty_reg_1175                                                     |  32|   0|   32|          0|
    |grp_applyConvolution_Pipeline_1_fu_365_ap_start_reg                |   1|   0|    1|          0|
    |grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375_ap_start_reg  |   1|   0|    1|          0|
    |grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_394_ap_start_reg  |   1|   0|    1|          0|
    |height_read_reg_1061                                               |  32|   0|   32|          0|
    |icmp_ln25_reg_1126                                                 |   1|   0|    1|          0|
    |icmp_ln29_reg_1317                                                 |   1|   0|    1|          0|
    |image_r_read_reg_1085                                              |  64|   0|   64|          0|
    |indvar4_reg_307                                                    |   2|   0|    2|          0|
    |indvar_flatten12_fu_154                                            |  64|   0|   64|          0|
    |indvar_flatten_reg_255                                             |   4|   0|    4|          0|
    |indvar_reg_266                                                     |   2|   0|    2|          0|
    |kernel_addr_reg_1420                                               |   4|   0|    4|          0|
    |kernel_load_reg_1430                                               |  32|   0|   32|          0|
    |kx_reg_318                                                         |   3|   0|    3|          0|
    |ky_reg_243                                                         |   3|   0|    3|          0|
    |mul_ln25_1_reg_1142                                                |  32|   0|   32|          0|
    |mul_ln25_2_reg_1159                                                |  32|   0|   32|          0|
    |mul_ln25_3_reg_1257                                                |  64|   0|   64|          0|
    |mul_ln25_reg_1190                                                  |  64|   0|   64|          0|
    |mul_ln26_reg_1288                                                  |  63|   0|   63|          0|
    |mul_ln28_reg_1399                                                  |  64|   0|   64|          0|
    |mul_ln6_reg_1211                                                   |  64|   0|   64|          0|
    |or_ln32_1_reg_1304                                                 |   1|   0|    1|          0|
    |or_ln32_2_reg_1385                                                 |   1|   0|    1|          0|
    |output_r_offset_read_reg_1079                                      |  64|   0|   64|          0|
    |p_mid13_reg_1338                                                   |  32|   0|   32|          0|
    |select_ln25_1_reg_1233                                             |  31|   0|   31|          0|
    |select_ln25_2_reg_1240                                             |  31|   0|   31|          0|
    |select_ln28_1_reg_1327                                             |   3|   0|    3|          0|
    |select_ln28_2_reg_1332                                             |   2|   0|    2|          0|
    |select_ln28_3_reg_1344                                             |   3|   0|    3|          0|
    |select_ln28_5_reg_1354                                             |   3|   0|    3|          0|
    |select_ln28_reg_1322                                               |   2|   0|    2|          0|
    |sext_ln25_reg_1185                                                 |  34|   0|   34|          0|
    |sum_0_1_fu_138                                                     |  32|   0|   32|          0|
    |sum_0_5_reg_297                                                    |  32|   0|   32|          0|
    |sum_0_9_reg_353                                                    |  32|   0|   32|          0|
    |sum_1_1_fu_142                                                     |  32|   0|   32|          0|
    |sum_1_5_reg_287                                                    |  32|   0|   32|          0|
    |sum_1_9_reg_341                                                    |  32|   0|   32|          0|
    |sum_2_1_fu_146                                                     |  32|   0|   32|          0|
    |sum_2_5_reg_277                                                    |  32|   0|   32|          0|
    |sum_2_9_reg_329                                                    |  32|   0|   32|          0|
    |tmp1_reg_1404                                                      |  64|   0|   64|          0|
    |tmp_reg_1359                                                       |  34|   0|   34|          0|
    |trunc_ln28_reg_1349                                                |   2|   0|    2|          0|
    |wide_trip_count_reg_1147                                           |  32|   0|   64|         32|
    |width_read_reg_1069                                                |  32|   0|   32|          0|
    |x_fu_134                                                           |  31|   0|   31|          0|
    |y_fu_150                                                           |  31|   0|   31|          0|
    |zext_ln25_1_reg_1262                                               |  31|   0|   32|          1|
    |zext_ln26_3_reg_1274                                               |  31|   0|   32|          1|
    |zext_ln28_reg_1293                                                 |  63|   0|   64|          1|
    |zext_ln42_reg_1201                                                 |   2|   0|   32|         30|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                              |2116|   0| 2212|         96|
    +-------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|s_axi_control_AWVALID    |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_AWREADY    |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_AWADDR     |   in|    6|       s_axi|           control|        scalar|
|s_axi_control_WVALID     |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_WREADY     |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_WDATA      |   in|   32|       s_axi|           control|        scalar|
|s_axi_control_WSTRB      |   in|    4|       s_axi|           control|        scalar|
|s_axi_control_ARVALID    |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_ARREADY    |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_ARADDR     |   in|    6|       s_axi|           control|        scalar|
|s_axi_control_RVALID     |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_RREADY     |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_RDATA      |  out|   32|       s_axi|           control|        scalar|
|s_axi_control_RRESP      |  out|    2|       s_axi|           control|        scalar|
|s_axi_control_BVALID     |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_BREADY     |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_BRESP      |  out|    2|       s_axi|           control|        scalar|
|s_axi_control_r_AWVALID  |   in|    1|       s_axi|         control_r|   return void|
|s_axi_control_r_AWREADY  |  out|    1|       s_axi|         control_r|   return void|
|s_axi_control_r_AWADDR   |   in|    4|       s_axi|         control_r|   return void|
|s_axi_control_r_WVALID   |   in|    1|       s_axi|         control_r|   return void|
|s_axi_control_r_WREADY   |  out|    1|       s_axi|         control_r|   return void|
|s_axi_control_r_WDATA    |   in|   32|       s_axi|         control_r|   return void|
|s_axi_control_r_WSTRB    |   in|    4|       s_axi|         control_r|   return void|
|s_axi_control_r_ARVALID  |   in|    1|       s_axi|         control_r|   return void|
|s_axi_control_r_ARREADY  |  out|    1|       s_axi|         control_r|   return void|
|s_axi_control_r_ARADDR   |   in|    4|       s_axi|         control_r|   return void|
|s_axi_control_r_RVALID   |  out|    1|       s_axi|         control_r|   return void|
|s_axi_control_r_RREADY   |   in|    1|       s_axi|         control_r|   return void|
|s_axi_control_r_RDATA    |  out|   32|       s_axi|         control_r|   return void|
|s_axi_control_r_RRESP    |  out|    2|       s_axi|         control_r|   return void|
|s_axi_control_r_BVALID   |  out|    1|       s_axi|         control_r|   return void|
|s_axi_control_r_BREADY   |   in|    1|       s_axi|         control_r|   return void|
|s_axi_control_r_BRESP    |  out|    2|       s_axi|         control_r|   return void|
|ap_clk                   |   in|    1|  ap_ctrl_hs|  applyConvolution|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_hs|  applyConvolution|  return value|
|interrupt                |  out|    1|  ap_ctrl_hs|  applyConvolution|  return value|
|m_axi_input_r_AWVALID    |  out|    1|       m_axi|           input_r|       pointer|
|m_axi_input_r_AWREADY    |   in|    1|       m_axi|           input_r|       pointer|
|m_axi_input_r_AWADDR     |  out|   64|       m_axi|           input_r|       pointer|
|m_axi_input_r_AWID       |  out|    1|       m_axi|           input_r|       pointer|
|m_axi_input_r_AWLEN      |  out|    8|       m_axi|           input_r|       pointer|
|m_axi_input_r_AWSIZE     |  out|    3|       m_axi|           input_r|       pointer|
|m_axi_input_r_AWBURST    |  out|    2|       m_axi|           input_r|       pointer|
|m_axi_input_r_AWLOCK     |  out|    2|       m_axi|           input_r|       pointer|
|m_axi_input_r_AWCACHE    |  out|    4|       m_axi|           input_r|       pointer|
|m_axi_input_r_AWPROT     |  out|    3|       m_axi|           input_r|       pointer|
|m_axi_input_r_AWQOS      |  out|    4|       m_axi|           input_r|       pointer|
|m_axi_input_r_AWREGION   |  out|    4|       m_axi|           input_r|       pointer|
|m_axi_input_r_AWUSER     |  out|    1|       m_axi|           input_r|       pointer|
|m_axi_input_r_WVALID     |  out|    1|       m_axi|           input_r|       pointer|
|m_axi_input_r_WREADY     |   in|    1|       m_axi|           input_r|       pointer|
|m_axi_input_r_WDATA      |  out|   32|       m_axi|           input_r|       pointer|
|m_axi_input_r_WSTRB      |  out|    4|       m_axi|           input_r|       pointer|
|m_axi_input_r_WLAST      |  out|    1|       m_axi|           input_r|       pointer|
|m_axi_input_r_WID        |  out|    1|       m_axi|           input_r|       pointer|
|m_axi_input_r_WUSER      |  out|    1|       m_axi|           input_r|       pointer|
|m_axi_input_r_ARVALID    |  out|    1|       m_axi|           input_r|       pointer|
|m_axi_input_r_ARREADY    |   in|    1|       m_axi|           input_r|       pointer|
|m_axi_input_r_ARADDR     |  out|   64|       m_axi|           input_r|       pointer|
|m_axi_input_r_ARID       |  out|    1|       m_axi|           input_r|       pointer|
|m_axi_input_r_ARLEN      |  out|    8|       m_axi|           input_r|       pointer|
|m_axi_input_r_ARSIZE     |  out|    3|       m_axi|           input_r|       pointer|
|m_axi_input_r_ARBURST    |  out|    2|       m_axi|           input_r|       pointer|
|m_axi_input_r_ARLOCK     |  out|    2|       m_axi|           input_r|       pointer|
|m_axi_input_r_ARCACHE    |  out|    4|       m_axi|           input_r|       pointer|
|m_axi_input_r_ARPROT     |  out|    3|       m_axi|           input_r|       pointer|
|m_axi_input_r_ARQOS      |  out|    4|       m_axi|           input_r|       pointer|
|m_axi_input_r_ARREGION   |  out|    4|       m_axi|           input_r|       pointer|
|m_axi_input_r_ARUSER     |  out|    1|       m_axi|           input_r|       pointer|
|m_axi_input_r_RVALID     |   in|    1|       m_axi|           input_r|       pointer|
|m_axi_input_r_RREADY     |  out|    1|       m_axi|           input_r|       pointer|
|m_axi_input_r_RDATA      |   in|   32|       m_axi|           input_r|       pointer|
|m_axi_input_r_RLAST      |   in|    1|       m_axi|           input_r|       pointer|
|m_axi_input_r_RID        |   in|    1|       m_axi|           input_r|       pointer|
|m_axi_input_r_RUSER      |   in|    1|       m_axi|           input_r|       pointer|
|m_axi_input_r_RRESP      |   in|    2|       m_axi|           input_r|       pointer|
|m_axi_input_r_BVALID     |   in|    1|       m_axi|           input_r|       pointer|
|m_axi_input_r_BREADY     |  out|    1|       m_axi|           input_r|       pointer|
|m_axi_input_r_BRESP      |   in|    2|       m_axi|           input_r|       pointer|
|m_axi_input_r_BID        |   in|    1|       m_axi|           input_r|       pointer|
|m_axi_input_r_BUSER      |   in|    1|       m_axi|           input_r|       pointer|
|m_axi_output_r_AWVALID   |  out|    1|       m_axi|          output_r|       pointer|
|m_axi_output_r_AWREADY   |   in|    1|       m_axi|          output_r|       pointer|
|m_axi_output_r_AWADDR    |  out|   64|       m_axi|          output_r|       pointer|
|m_axi_output_r_AWID      |  out|    1|       m_axi|          output_r|       pointer|
|m_axi_output_r_AWLEN     |  out|    8|       m_axi|          output_r|       pointer|
|m_axi_output_r_AWSIZE    |  out|    3|       m_axi|          output_r|       pointer|
|m_axi_output_r_AWBURST   |  out|    2|       m_axi|          output_r|       pointer|
|m_axi_output_r_AWLOCK    |  out|    2|       m_axi|          output_r|       pointer|
|m_axi_output_r_AWCACHE   |  out|    4|       m_axi|          output_r|       pointer|
|m_axi_output_r_AWPROT    |  out|    3|       m_axi|          output_r|       pointer|
|m_axi_output_r_AWQOS     |  out|    4|       m_axi|          output_r|       pointer|
|m_axi_output_r_AWREGION  |  out|    4|       m_axi|          output_r|       pointer|
|m_axi_output_r_AWUSER    |  out|    1|       m_axi|          output_r|       pointer|
|m_axi_output_r_WVALID    |  out|    1|       m_axi|          output_r|       pointer|
|m_axi_output_r_WREADY    |   in|    1|       m_axi|          output_r|       pointer|
|m_axi_output_r_WDATA     |  out|   32|       m_axi|          output_r|       pointer|
|m_axi_output_r_WSTRB     |  out|    4|       m_axi|          output_r|       pointer|
|m_axi_output_r_WLAST     |  out|    1|       m_axi|          output_r|       pointer|
|m_axi_output_r_WID       |  out|    1|       m_axi|          output_r|       pointer|
|m_axi_output_r_WUSER     |  out|    1|       m_axi|          output_r|       pointer|
|m_axi_output_r_ARVALID   |  out|    1|       m_axi|          output_r|       pointer|
|m_axi_output_r_ARREADY   |   in|    1|       m_axi|          output_r|       pointer|
|m_axi_output_r_ARADDR    |  out|   64|       m_axi|          output_r|       pointer|
|m_axi_output_r_ARID      |  out|    1|       m_axi|          output_r|       pointer|
|m_axi_output_r_ARLEN     |  out|    8|       m_axi|          output_r|       pointer|
|m_axi_output_r_ARSIZE    |  out|    3|       m_axi|          output_r|       pointer|
|m_axi_output_r_ARBURST   |  out|    2|       m_axi|          output_r|       pointer|
|m_axi_output_r_ARLOCK    |  out|    2|       m_axi|          output_r|       pointer|
|m_axi_output_r_ARCACHE   |  out|    4|       m_axi|          output_r|       pointer|
|m_axi_output_r_ARPROT    |  out|    3|       m_axi|          output_r|       pointer|
|m_axi_output_r_ARQOS     |  out|    4|       m_axi|          output_r|       pointer|
|m_axi_output_r_ARREGION  |  out|    4|       m_axi|          output_r|       pointer|
|m_axi_output_r_ARUSER    |  out|    1|       m_axi|          output_r|       pointer|
|m_axi_output_r_RVALID    |   in|    1|       m_axi|          output_r|       pointer|
|m_axi_output_r_RREADY    |  out|    1|       m_axi|          output_r|       pointer|
|m_axi_output_r_RDATA     |   in|   32|       m_axi|          output_r|       pointer|
|m_axi_output_r_RLAST     |   in|    1|       m_axi|          output_r|       pointer|
|m_axi_output_r_RID       |   in|    1|       m_axi|          output_r|       pointer|
|m_axi_output_r_RUSER     |   in|    1|       m_axi|          output_r|       pointer|
|m_axi_output_r_RRESP     |   in|    2|       m_axi|          output_r|       pointer|
|m_axi_output_r_BVALID    |   in|    1|       m_axi|          output_r|       pointer|
|m_axi_output_r_BREADY    |  out|    1|       m_axi|          output_r|       pointer|
|m_axi_output_r_BRESP     |   in|    2|       m_axi|          output_r|       pointer|
|m_axi_output_r_BID       |   in|    1|       m_axi|          output_r|       pointer|
|m_axi_output_r_BUSER     |   in|    1|       m_axi|          output_r|       pointer|
+-------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 48
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 44 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 33 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 32 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 15 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 10 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.54>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [Convolutie/source/Convolutie.c:26]   --->   Operation 49 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sum_0_1 = alloca i32 1"   --->   Operation 50 'alloca' 'sum_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sum_1_1 = alloca i32 1"   --->   Operation 51 'alloca' 'sum_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%sum_2_1 = alloca i32 1"   --->   Operation 52 'alloca' 'sum_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [Convolutie/source/Convolutie.c:25]   --->   Operation 53 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%indvar_flatten12 = alloca i32 1"   --->   Operation 54 'alloca' 'indvar_flatten12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.00ns)   --->   "%channels_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %channels"   --->   Operation 55 'read' 'channels_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 56 [1/1] (1.00ns)   --->   "%height_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %height"   --->   Operation 56 'read' 'height_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 57 [1/1] (1.00ns)   --->   "%width_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %width"   --->   Operation 57 'read' 'width_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 58 [1/1] (1.00ns)   --->   "%output_r_offset_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_r_offset"   --->   Operation 58 'read' 'output_r_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 59 [1/1] (1.00ns)   --->   "%image_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %image_r"   --->   Operation 59 'read' 'image_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%sum_0_6_loc = alloca i64 1"   --->   Operation 60 'alloca' 'sum_0_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sum_1_6_loc = alloca i64 1"   --->   Operation 61 'alloca' 'sum_1_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sum_2_6_loc = alloca i64 1"   --->   Operation 62 'alloca' 'sum_2_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%sum_0_21_loc = alloca i64 1"   --->   Operation 63 'alloca' 'sum_0_21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%sum_1_2_loc = alloca i64 1"   --->   Operation 64 'alloca' 'sum_1_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%sum_2_2_loc = alloca i64 1"   --->   Operation 65 'alloca' 'sum_2_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node empty_25)   --->   "%trunc_ln6 = trunc i32 %channels_read" [Convolutie/source/Convolutie.c:6]   --->   Operation 66 'trunc' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (2.55ns)   --->   "%icmp_ln25 = icmp_sgt  i32 %height_read, i32 0" [Convolutie/source/Convolutie.c:25]   --->   Operation 67 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (2.55ns)   --->   "%cmp222 = icmp_sgt  i32 %channels_read, i32 0"   --->   Operation 68 'icmp' 'cmp222' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (2.55ns)   --->   "%icmp_ln25_1 = icmp_ult  i32 %channels_read, i32 3" [Convolutie/source/Convolutie.c:25]   --->   Operation 69 'icmp' 'icmp_ln25_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node empty_25)   --->   "%select_ln34 = select i1 %icmp_ln25_1, i2 %trunc_ln6, i2 3" [Convolutie/source/Convolutie.c:34]   --->   Operation 70 'select' 'select_ln34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.99ns) (out node of the LUT)   --->   "%empty_25 = select i1 %cmp222, i2 %select_ln34, i2 0" [Convolutie/source/Convolutie.c:34]   --->   Operation 71 'select' 'empty_25' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten12"   --->   Operation 72 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln25 = store i31 0, i31 %y" [Convolutie/source/Convolutie.c:25]   --->   Operation 73 'store' 'store_ln25' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 74 [1/1] (1.58ns)   --->   "%store_ln26 = store i31 0, i31 %x" [Convolutie/source/Convolutie.c:26]   --->   Operation 74 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.74>
ST_2 : Operation 75 [3/3] (5.74ns)   --->   "%mul_ln25_1 = mul i32 %width_read, i32 %channels_read" [Convolutie/source/Convolutie.c:25]   --->   Operation 75 'mul' 'mul_ln25_1' <Predicate = (icmp_ln25)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.74>
ST_3 : Operation 76 [2/3] (5.74ns)   --->   "%mul_ln25_1 = mul i32 %width_read, i32 %channels_read" [Convolutie/source/Convolutie.c:25]   --->   Operation 76 'mul' 'mul_ln25_1' <Predicate = (icmp_ln25)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.74>
ST_4 : Operation 77 [1/3] (5.74ns)   --->   "%mul_ln25_1 = mul i32 %width_read, i32 %channels_read" [Convolutie/source/Convolutie.c:25]   --->   Operation 77 'mul' 'mul_ln25_1' <Predicate = (icmp_ln25)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.74>
ST_5 : Operation 78 [3/3] (5.74ns)   --->   "%mul_ln25_2 = mul i32 %mul_ln25_1, i32 %height_read" [Convolutie/source/Convolutie.c:25]   --->   Operation 78 'mul' 'mul_ln25_2' <Predicate = (icmp_ln25)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.74>
ST_6 : Operation 79 [2/3] (5.74ns)   --->   "%mul_ln25_2 = mul i32 %mul_ln25_1, i32 %height_read" [Convolutie/source/Convolutie.c:25]   --->   Operation 79 'mul' 'mul_ln25_2' <Predicate = (icmp_ln25)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.74>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%wide_trip_count = zext i32 %channels_read"   --->   Operation 80 'zext' 'wide_trip_count' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%wide_trip_count37 = zext i32 %width_read"   --->   Operation 81 'zext' 'wide_trip_count37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [3/3] (5.74ns)   --->   "%mul_ln25 = mul i64 %wide_trip_count, i64 %wide_trip_count37" [Convolutie/source/Convolutie.c:25]   --->   Operation 82 'mul' 'mul_ln25' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/3] (5.74ns)   --->   "%mul_ln25_2 = mul i32 %mul_ln25_1, i32 %height_read" [Convolutie/source/Convolutie.c:25]   --->   Operation 83 'mul' 'mul_ln25_2' <Predicate = (icmp_ln25)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i32 %height_read" [Convolutie/source/Convolutie.c:6]   --->   Operation 84 'zext' 'zext_ln6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [3/3] (5.74ns)   --->   "%mul_ln6 = mul i64 %zext_ln6, i64 %wide_trip_count37" [Convolutie/source/Convolutie.c:6]   --->   Operation 85 'mul' 'mul_ln6' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.74>
ST_8 : Operation 86 [1/1] (2.55ns)   --->   "%cmp28 = icmp_sgt  i32 %width_read, i32 0"   --->   Operation 86 'icmp' 'cmp28' <Predicate = (icmp_ln25)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%channels_cast = zext i32 %channels_read"   --->   Operation 87 'zext' 'channels_cast' <Predicate = (cmp222)> <Delay = 0.00>
ST_8 : Operation 88 [2/3] (5.74ns)   --->   "%mul_ln25 = mul i64 %wide_trip_count, i64 %wide_trip_count37" [Convolutie/source/Convolutie.c:25]   --->   Operation 88 'mul' 'mul_ln25' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (2.55ns)   --->   "%add_ln25 = add i33 %channels_cast, i33 8589934589" [Convolutie/source/Convolutie.c:25]   --->   Operation 89 'add' 'add_ln25' <Predicate = (cmp222)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%and_ln25 = and i1 %cmp222, i1 %cmp28" [Convolutie/source/Convolutie.c:25]   --->   Operation 90 'and' 'and_ln25' <Predicate = (icmp_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%select_ln25 = select i1 %and_ln25, i32 %mul_ln25_2, i32 0" [Convolutie/source/Convolutie.c:25]   --->   Operation 91 'select' 'select_ln25' <Predicate = (icmp_ln25)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty = select i1 %icmp_ln25, i32 %select_ln25, i32 0" [Convolutie/source/Convolutie.c:25]   --->   Operation 92 'select' 'empty' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 93 [2/3] (5.74ns)   --->   "%mul_ln6 = mul i64 %zext_ln6, i64 %wide_trip_count37" [Convolutie/source/Convolutie.c:6]   --->   Operation 93 'mul' 'mul_ln6' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.84>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_14" [Convolutie/source/Convolutie.c:6]   --->   Operation 94 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 65536, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %input_r"   --->   Operation 96 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 65536, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %output_r"   --->   Operation 98 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %image_r, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %image_r, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r_offset, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r_offset, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %width"   --->   Operation 103 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %width, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %width, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %height"   --->   Operation 106 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %height, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %height, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %channels"   --->   Operation 109 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %channels, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_12, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %channels, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_13, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%channels_cast19 = zext i32 %channels_read"   --->   Operation 113 'zext' 'channels_cast19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i32 %width_read" [Convolutie/source/Convolutie.c:25]   --->   Operation 114 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.99ns)   --->   "%xor_ln25 = xor i33 %zext_ln25, i33 8589934591" [Convolutie/source/Convolutie.c:25]   --->   Operation 115 'xor' 'xor_ln25' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i33 %xor_ln25" [Convolutie/source/Convolutie.c:25]   --->   Operation 116 'sext' 'sext_ln25' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [1/3] (5.74ns)   --->   "%mul_ln25 = mul i64 %wide_trip_count, i64 %wide_trip_count37" [Convolutie/source/Convolutie.c:25]   --->   Operation 117 'mul' 'mul_ln25' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (2.59ns)   --->   "%icmp_ln25_2 = icmp_sgt  i33 %add_ln25, i33 0" [Convolutie/source/Convolutie.c:25]   --->   Operation 118 'icmp' 'icmp_ln25_2' <Predicate = (cmp222)> <Delay = 2.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i8 %output_r, i64 %output_r_offset_read" [Convolutie/source/Convolutie.c:25]   --->   Operation 119 'getelementptr' 'output_r_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (5.84ns)   --->   "%empty_24 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i64 %output_r_addr, i32 %empty" [Convolutie/source/Convolutie.c:25]   --->   Operation 120 'writereq' 'empty_24' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i2 %empty_25" [Convolutie/source/Convolutie.c:42]   --->   Operation 121 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node empty_26)   --->   "%trunc_ln42 = trunc i33 %add_ln25" [Convolutie/source/Convolutie.c:42]   --->   Operation 122 'trunc' 'trunc_ln42' <Predicate = (cmp222)> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node empty_26)   --->   "%select_ln42 = select i1 %icmp_ln25_2, i32 %trunc_ln42, i32 0" [Convolutie/source/Convolutie.c:42]   --->   Operation 123 'select' 'select_ln42' <Predicate = (cmp222)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 124 [1/1] (0.69ns) (out node of the LUT)   --->   "%empty_26 = select i1 %cmp222, i32 %select_ln42, i32 0" [Convolutie/source/Convolutie.c:42]   --->   Operation 124 'select' 'empty_26' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 125 [1/3] (5.74ns)   --->   "%mul_ln6 = mul i64 %zext_ln6, i64 %wide_trip_count37" [Convolutie/source/Convolutie.c:6]   --->   Operation 125 'mul' 'mul_ln6' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln25 = br void %for.body4" [Convolutie/source/Convolutie.c:25]   --->   Operation 126 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 5.10>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%x_1 = load i31 %x" [Convolutie/source/Convolutie.c:26]   --->   Operation 127 'load' 'x_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%indvar_flatten12_load = load i64 %indvar_flatten12" [Convolutie/source/Convolutie.c:25]   --->   Operation 128 'load' 'indvar_flatten12_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i31 %x_1" [Convolutie/source/Convolutie.c:26]   --->   Operation 129 'zext' 'zext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (2.55ns)   --->   "%icmp_ln26 = icmp_slt  i32 %zext_ln26_1, i32 %width_read" [Convolutie/source/Convolutie.c:26]   --->   Operation 130 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (3.52ns)   --->   "%icmp_ln25_3 = icmp_eq  i64 %indvar_flatten12_load, i64 %mul_ln6" [Convolutie/source/Convolutie.c:25]   --->   Operation 131 'icmp' 'icmp_ln25_3' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 132 [1/1] (3.52ns)   --->   "%add_ln25_3 = add i64 %indvar_flatten12_load, i64 1" [Convolutie/source/Convolutie.c:25]   --->   Operation 132 'add' 'add_ln25_3' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25_3, void %for.inc92.loopexit, void %for.end94.loopexit" [Convolutie/source/Convolutie.c:25]   --->   Operation 133 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%sum_0_1_load = load i32 %sum_0_1"   --->   Operation 134 'load' 'sum_0_1_load' <Predicate = (!icmp_ln25_3)> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%sum_1_1_load = load i32 %sum_1_1"   --->   Operation 135 'load' 'sum_1_1_load' <Predicate = (!icmp_ln25_3)> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%sum_2_1_load = load i32 %sum_2_1"   --->   Operation 136 'load' 'sum_2_1_load' <Predicate = (!icmp_ln25_3)> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%y_load = load i31 %y" [Convolutie/source/Convolutie.c:25]   --->   Operation 137 'load' 'y_load' <Predicate = (!icmp_ln25_3)> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (2.52ns)   --->   "%add_ln25_1 = add i31 %y_load, i31 1" [Convolutie/source/Convolutie.c:25]   --->   Operation 138 'add' 'add_ln25_1' <Predicate = (!icmp_ln25_3)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 139 [1/1] (0.73ns)   --->   "%select_ln25_1 = select i1 %icmp_ln26, i31 %x_1, i31 0" [Convolutie/source/Convolutie.c:25]   --->   Operation 139 'select' 'select_ln25_1' <Predicate = (!icmp_ln25_3)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 140 [1/1] (0.73ns)   --->   "%select_ln25_2 = select i1 %icmp_ln26, i31 %y_load, i31 %add_ln25_1" [Convolutie/source/Convolutie.c:25]   --->   Operation 140 'select' 'select_ln25_2' <Predicate = (!icmp_ln25_3)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 141 [2/2] (1.58ns)   --->   "%call_ln0 = call void @applyConvolution_Pipeline_1, i32 %sum_2_1_load, i32 %sum_1_1_load, i32 %sum_0_1_load, i32 %sum_2_2_loc, i32 %sum_1_2_loc, i32 %sum_0_21_loc"   --->   Operation 141 'call' 'call_ln0' <Predicate = (!icmp_ln25_3)> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 3.94>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln25_2 = zext i31 %select_ln25_2" [Convolutie/source/Convolutie.c:25]   --->   Operation 142 'zext' 'zext_ln25_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 143 [3/3] (3.94ns)   --->   "%mul_ln25_3 = mul i64 %zext_ln25_2, i64 %mul_ln25" [Convolutie/source/Convolutie.c:25]   --->   Operation 143 'mul' 'mul_ln25_3' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 144 [1/2] (3.15ns)   --->   "%call_ln0 = call void @applyConvolution_Pipeline_1, i32 %sum_2_1_load, i32 %sum_1_1_load, i32 %sum_0_1_load, i32 %sum_2_2_loc, i32 %sum_1_2_loc, i32 %sum_0_21_loc"   --->   Operation 144 'call' 'call_ln0' <Predicate = true> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 5.74>
ST_12 : Operation 145 [2/3] (3.94ns)   --->   "%mul_ln25_3 = mul i64 %zext_ln25_2, i64 %mul_ln25" [Convolutie/source/Convolutie.c:25]   --->   Operation 145 'mul' 'mul_ln25_3' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i31 %select_ln25_1" [Convolutie/source/Convolutie.c:26]   --->   Operation 146 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 147 [3/3] (5.74ns)   --->   "%mul_ln26 = mul i63 %zext_ln26, i63 %channels_cast19" [Convolutie/source/Convolutie.c:26]   --->   Operation 147 'mul' 'mul_ln26' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.74>
ST_13 : Operation 148 [1/3] (3.94ns)   --->   "%mul_ln25_3 = mul i64 %zext_ln25_2, i64 %mul_ln25" [Convolutie/source/Convolutie.c:25]   --->   Operation 148 'mul' 'mul_ln25_3' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 149 [2/3] (5.74ns)   --->   "%mul_ln26 = mul i63 %zext_ln26, i63 %channels_cast19" [Convolutie/source/Convolutie.c:26]   --->   Operation 149 'mul' 'mul_ln26' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.74>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_25_1_VITIS_LOOP_26_2_str"   --->   Operation 150 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln25_1 = zext i31 %select_ln25_2" [Convolutie/source/Convolutie.c:25]   --->   Operation 151 'zext' 'zext_ln25_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 152 [1/1] (3.52ns)   --->   "%add_ln25_2 = add i64 %mul_ln25_3, i64 %image_r_read" [Convolutie/source/Convolutie.c:25]   --->   Operation 152 'add' 'add_ln25_2' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i31 %select_ln25_1" [Convolutie/source/Convolutie.c:26]   --->   Operation 153 'zext' 'zext_ln26_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "%sum_2_2_loc_load = load i32 %sum_2_2_loc"   --->   Operation 154 'load' 'sum_2_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "%sum_1_2_loc_load = load i32 %sum_1_2_loc"   --->   Operation 155 'load' 'sum_1_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 156 [1/1] (0.00ns)   --->   "%sum_0_21_loc_load = load i32 %sum_0_21_loc"   --->   Operation 156 'load' 'sum_0_21_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 157 [1/3] (5.74ns)   --->   "%mul_ln26 = mul i63 %zext_ln26, i63 %channels_cast19" [Convolutie/source/Convolutie.c:26]   --->   Operation 157 'mul' 'mul_ln26' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i63 %mul_ln26" [Convolutie/source/Convolutie.c:28]   --->   Operation 158 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 159 [1/1] (1.58ns)   --->   "%br_ln28 = br void %for.body13" [Convolutie/source/Convolutie.c:28]   --->   Operation 159 'br' 'br_ln28' <Predicate = true> <Delay = 1.58>

State 15 <SV = 14> <Delay = 2.52>
ST_15 : Operation 160 [1/1] (0.00ns)   --->   "%ky = phi i3 7, void %for.inc92.loopexit, i3 %select_ln28_5, void %for.inc42" [Convolutie/source/Convolutie.c:28]   --->   Operation 160 'phi' 'ky' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i3 %ky" [Convolutie/source/Convolutie.c:28]   --->   Operation 161 'sext' 'sext_ln28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 162 [1/1] (2.52ns)   --->   "%empty_27 = add i32 %sext_ln28, i32 %zext_ln25_1" [Convolutie/source/Convolutie.c:28]   --->   Operation 162 'add' 'empty_27' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.23>
ST_16 : Operation 163 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 0, void %for.inc92.loopexit, i4 %add_ln28_1, void %for.inc42" [Convolutie/source/Convolutie.c:28]   --->   Operation 163 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 164 [1/1] (0.00ns)   --->   "%indvar = phi i2 0, void %for.inc92.loopexit, i2 %select_ln28_2, void %for.inc42" [Convolutie/source/Convolutie.c:28]   --->   Operation 164 'phi' 'indvar' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "%sum_2_5 = phi i32 %sum_2_2_loc_load, void %for.inc92.loopexit, i32 %sum_2_9, void %for.inc42"   --->   Operation 165 'phi' 'sum_2_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 166 [1/1] (0.00ns)   --->   "%sum_1_5 = phi i32 %sum_1_2_loc_load, void %for.inc92.loopexit, i32 %sum_1_9, void %for.inc42"   --->   Operation 166 'phi' 'sum_1_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 167 [1/1] (0.00ns)   --->   "%sum_0_5 = phi i32 %sum_0_21_loc_load, void %for.inc92.loopexit, i32 %sum_0_9, void %for.inc42"   --->   Operation 167 'phi' 'sum_0_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 168 [1/1] (0.00ns)   --->   "%indvar4 = phi i2 0, void %for.inc92.loopexit, i2 %add_ln29_1, void %for.inc42" [Convolutie/source/Convolutie.c:29]   --->   Operation 168 'phi' 'indvar4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 169 [1/1] (0.00ns)   --->   "%kx = phi i3 7, void %for.inc92.loopexit, i3 %add_ln29, void %for.inc42" [Convolutie/source/Convolutie.c:29]   --->   Operation 169 'phi' 'kx' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node or_ln32_1)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_27, i32 31" [Convolutie/source/Convolutie.c:28]   --->   Operation 170 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 171 [1/1] (2.55ns)   --->   "%slt = icmp_slt  i32 %empty_27, i32 %height_read" [Convolutie/source/Convolutie.c:28]   --->   Operation 171 'icmp' 'slt' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node or_ln32_1)   --->   "%rev = xor i1 %slt, i1 1" [Convolutie/source/Convolutie.c:28]   --->   Operation 172 'xor' 'rev' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 173 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln32_1 = or i1 %tmp_3, i1 %rev" [Convolutie/source/Convolutie.c:32]   --->   Operation 173 'or' 'or_ln32_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 174 [1/1] (1.73ns)   --->   "%icmp_ln28 = icmp_eq  i4 %indvar_flatten, i4 9" [Convolutie/source/Convolutie.c:28]   --->   Operation 174 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 175 [1/1] (1.73ns)   --->   "%add_ln28_1 = add i4 %indvar_flatten, i4 1" [Convolutie/source/Convolutie.c:28]   --->   Operation 175 'add' 'add_ln28_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %for.inc45, void %VITIS_LOOP_42_6" [Convolutie/source/Convolutie.c:28]   --->   Operation 176 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 177 [1/1] (1.56ns)   --->   "%add_ln28 = add i2 %indvar, i2 1" [Convolutie/source/Convolutie.c:28]   --->   Operation 177 'add' 'add_ln28' <Predicate = (!icmp_ln28)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 178 [1/1] (1.65ns)   --->   "%icmp_ln29 = icmp_eq  i3 %kx, i3 2" [Convolutie/source/Convolutie.c:29]   --->   Operation 178 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln28)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 179 [1/1] (0.99ns)   --->   "%select_ln28 = select i1 %icmp_ln29, i2 0, i2 %indvar4" [Convolutie/source/Convolutie.c:28]   --->   Operation 179 'select' 'select_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 180 [1/1] (0.98ns)   --->   "%select_ln28_1 = select i1 %icmp_ln29, i3 7, i3 %kx" [Convolutie/source/Convolutie.c:28]   --->   Operation 180 'select' 'select_ln28_1' <Predicate = (!icmp_ln28)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 181 [1/1] (1.65ns)   --->   "%indvars_iv_next2317 = add i3 %ky, i3 1" [Convolutie/source/Convolutie.c:28]   --->   Operation 181 'add' 'indvars_iv_next2317' <Predicate = (!icmp_ln28)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln28_1 = sext i3 %indvars_iv_next2317" [Convolutie/source/Convolutie.c:28]   --->   Operation 182 'sext' 'sext_ln28_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_16 : Operation 183 [1/1] (0.99ns)   --->   "%select_ln28_2 = select i1 %icmp_ln29, i2 %add_ln28, i2 %indvar" [Convolutie/source/Convolutie.c:28]   --->   Operation 183 'select' 'select_ln28_2' <Predicate = (!icmp_ln28)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 184 [1/1] (2.52ns)   --->   "%p_mid13 = add i32 %sext_ln28_1, i32 %zext_ln25_1" [Convolutie/source/Convolutie.c:28]   --->   Operation 184 'add' 'p_mid13' <Predicate = (!icmp_ln28)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 185 [1/1] (1.65ns)   --->   "%indvars_iv_next23_mid1 = add i3 %ky, i3 2" [Convolutie/source/Convolutie.c:28]   --->   Operation 185 'add' 'indvars_iv_next23_mid1' <Predicate = (!icmp_ln28)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 186 [1/1] (0.98ns)   --->   "%select_ln28_3 = select i1 %icmp_ln29, i3 %indvars_iv_next23_mid1, i3 %indvars_iv_next2317" [Convolutie/source/Convolutie.c:28]   --->   Operation 186 'select' 'select_ln28_3' <Predicate = (!icmp_ln28)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i3 %select_ln28_3" [Convolutie/source/Convolutie.c:28]   --->   Operation 187 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_16 : Operation 188 [1/1] (0.98ns)   --->   "%select_ln28_5 = select i1 %icmp_ln29, i3 %indvars_iv_next2317, i3 %ky" [Convolutie/source/Convolutie.c:28]   --->   Operation 188 'select' 'select_ln28_5' <Predicate = (!icmp_ln28)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i3 %select_ln28_1" [Convolutie/source/Convolutie.c:29]   --->   Operation 189 'sext' 'sext_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_16 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i2 %select_ln28" [Convolutie/source/Convolutie.c:29]   --->   Operation 190 'zext' 'zext_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_16 : Operation 191 [1/1] (2.59ns)   --->   "%tmp = add i34 %zext_ln29, i34 %sext_ln25" [Convolutie/source/Convolutie.c:29]   --->   Operation 191 'add' 'tmp' <Predicate = (!icmp_ln28)> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 192 [1/1] (2.52ns)   --->   "%add_ln30_2 = add i32 %sext_ln29, i32 %zext_ln26_3" [Convolutie/source/Convolutie.c:30]   --->   Operation 192 'add' 'add_ln30_2' <Predicate = (!icmp_ln28)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 193 [1/1] (3.49ns)   --->   "%add_ln26 = add i63 %mul_ln26, i63 3" [Convolutie/source/Convolutie.c:26]   --->   Operation 193 'add' 'add_ln26' <Predicate = (icmp_ln28)> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 194 [1/1] (2.52ns)   --->   "%add_ln26_2 = add i31 %select_ln25_1, i31 1" [Convolutie/source/Convolutie.c:26]   --->   Operation 194 'add' 'add_ln26_2' <Predicate = (icmp_ln28)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 195 [1/1] (1.58ns)   --->   "%store_ln25 = store i64 %add_ln25_3, i64 %indvar_flatten12" [Convolutie/source/Convolutie.c:25]   --->   Operation 195 'store' 'store_ln25' <Predicate = (icmp_ln28)> <Delay = 1.58>
ST_16 : Operation 196 [1/1] (1.58ns)   --->   "%store_ln25 = store i31 %select_ln25_2, i31 %y" [Convolutie/source/Convolutie.c:25]   --->   Operation 196 'store' 'store_ln25' <Predicate = (icmp_ln28)> <Delay = 1.58>
ST_16 : Operation 197 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %sum_2_5, i32 %sum_2_1"   --->   Operation 197 'store' 'store_ln0' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_16 : Operation 198 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %sum_1_5, i32 %sum_1_1"   --->   Operation 198 'store' 'store_ln0' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_16 : Operation 199 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %sum_0_5, i32 %sum_0_1"   --->   Operation 199 'store' 'store_ln0' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_16 : Operation 200 [1/1] (1.58ns)   --->   "%store_ln26 = store i31 %add_ln26_2, i31 %x" [Convolutie/source/Convolutie.c:26]   --->   Operation 200 'store' 'store_ln26' <Predicate = (icmp_ln28)> <Delay = 1.58>

State 17 <SV = 16> <Delay = 5.74>
ST_17 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i2 %select_ln28_2" [Convolutie/source/Convolutie.c:28]   --->   Operation 201 'zext' 'zext_ln28_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 202 [3/3] (3.94ns)   --->   "%mul_ln28 = mul i64 %zext_ln28_1, i64 %mul_ln25" [Convolutie/source/Convolutie.c:28]   --->   Operation 202 'mul' 'mul_ln28' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 203 [1/1] (0.00ns)   --->   "%select_ln28_3_cast43 = zext i3 %select_ln28_3" [Convolutie/source/Convolutie.c:28]   --->   Operation 203 'zext' 'select_ln28_3_cast43' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln28, i2 0" [Convolutie/source/Convolutie.c:28]   --->   Operation 204 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 205 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_29 = sub i4 %tmp_1, i4 %select_ln28_3_cast43" [Convolutie/source/Convolutie.c:28]   --->   Operation 205 'sub' 'empty_29' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node or_ln32_2)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_mid13, i32 31" [Convolutie/source/Convolutie.c:28]   --->   Operation 206 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 207 [1/1] (2.55ns)   --->   "%slt70 = icmp_slt  i32 %p_mid13, i32 %height_read" [Convolutie/source/Convolutie.c:28]   --->   Operation 207 'icmp' 'slt70' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node or_ln32_2)   --->   "%rev71 = xor i1 %slt70, i1 1" [Convolutie/source/Convolutie.c:28]   --->   Operation 208 'xor' 'rev71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node or_ln32_2)   --->   "%or_ln32_3 = or i1 %tmp_4, i1 %rev71" [Convolutie/source/Convolutie.c:32]   --->   Operation 209 'or' 'or_ln32_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node or_ln32_2)   --->   "%select_ln28_4 = select i1 %icmp_ln29, i1 %or_ln32_3, i1 %or_ln32_1" [Convolutie/source/Convolutie.c:28]   --->   Operation 210 'select' 'select_ln28_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_cast = sext i34 %tmp" [Convolutie/source/Convolutie.c:29]   --->   Operation 211 'sext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 212 [3/3] (5.74ns)   --->   "%tmp1 = mul i64 %tmp_cast, i64 %wide_trip_count" [Convolutie/source/Convolutie.c:29]   --->   Operation 212 'mul' 'tmp1' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node or_ln32_2)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln30_2, i32 31" [Convolutie/source/Convolutie.c:32]   --->   Operation 213 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 214 [1/1] (2.55ns)   --->   "%icmp_ln32 = icmp_slt  i32 %add_ln30_2, i32 %width_read" [Convolutie/source/Convolutie.c:32]   --->   Operation 214 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node or_ln32_2)   --->   "%xor_ln32 = xor i1 %icmp_ln32, i1 1" [Convolutie/source/Convolutie.c:32]   --->   Operation 215 'xor' 'xor_ln32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node or_ln32_2)   --->   "%or_ln32 = or i1 %xor_ln32, i1 %tmp_5" [Convolutie/source/Convolutie.c:32]   --->   Operation 216 'or' 'or_ln32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 217 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln32_2 = or i1 %select_ln28_4, i1 %or_ln32" [Convolutie/source/Convolutie.c:32]   --->   Operation 217 'or' 'or_ln32_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 218 [1/1] (1.65ns)   --->   "%add_ln29 = add i3 %select_ln28_1, i3 1" [Convolutie/source/Convolutie.c:29]   --->   Operation 218 'add' 'add_ln29' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 219 [1/1] (0.00ns)   --->   "%add_ln29_cast = zext i3 %add_ln29" [Convolutie/source/Convolutie.c:29]   --->   Operation 219 'zext' 'add_ln29_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 220 [1/1] (3.31ns) (root node of TernaryAdder)   --->   "%empty_30 = add i4 %empty_29, i4 %add_ln29_cast" [Convolutie/source/Convolutie.c:28]   --->   Operation 220 'add' 'empty_30' <Predicate = true> <Delay = 3.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 5.74>
ST_18 : Operation 221 [2/3] (3.94ns)   --->   "%mul_ln28 = mul i64 %zext_ln28_1, i64 %mul_ln25" [Convolutie/source/Convolutie.c:28]   --->   Operation 221 'mul' 'mul_ln28' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 222 [2/3] (5.74ns)   --->   "%tmp1 = mul i64 %tmp_cast, i64 %wide_trip_count" [Convolutie/source/Convolutie.c:29]   --->   Operation 222 'mul' 'tmp1' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.74>
ST_19 : Operation 223 [1/3] (3.94ns)   --->   "%mul_ln28 = mul i64 %zext_ln28_1, i64 %mul_ln25" [Convolutie/source/Convolutie.c:28]   --->   Operation 223 'mul' 'mul_ln28' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 224 [1/3] (5.74ns)   --->   "%tmp1 = mul i64 %tmp_cast, i64 %wide_trip_count" [Convolutie/source/Convolutie.c:29]   --->   Operation 224 'mul' 'tmp1' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.52>
ST_20 : Operation 225 [1/1] (3.52ns)   --->   "%add_ln30 = add i64 %mul_ln28, i64 %tmp1" [Convolutie/source/Convolutie.c:30]   --->   Operation 225 'add' 'add_ln30' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.30>
ST_21 : Operation 226 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_28_3_VITIS_LOOP_29_4_str"   --->   Operation 226 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 227 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 227 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 228 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln30_3 = add i64 %add_ln30, i64 %zext_ln28" [Convolutie/source/Convolutie.c:30]   --->   Operation 228 'add' 'add_ln30_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 229 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln30_1 = add i64 %add_ln30_3, i64 %add_ln25_2" [Convolutie/source/Convolutie.c:30]   --->   Operation 229 'add' 'add_ln30_1' <Predicate = true> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 230 [1/1] (0.00ns)   --->   "%p_cast = zext i4 %empty_30" [Convolutie/source/Convolutie.c:28]   --->   Operation 230 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 231 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr i32 %kernel, i64 0, i64 %p_cast" [Convolutie/source/Convolutie.c:28]   --->   Operation 231 'getelementptr' 'kernel_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 232 [1/1] (1.58ns)   --->   "%br_ln32 = br i1 %or_ln32_2, void %VITIS_LOOP_34_5, void %for.inc42" [Convolutie/source/Convolutie.c:32]   --->   Operation 232 'br' 'br_ln32' <Predicate = true> <Delay = 1.58>

State 22 <SV = 21> <Delay = 5.84>
ST_22 : Operation 233 [1/1] (0.00ns)   --->   "%input_r_addr_1 = getelementptr i8 %input_r, i64 %add_ln30_1" [Convolutie/source/Convolutie.c:34]   --->   Operation 233 'getelementptr' 'input_r_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 234 [8/8] (5.84ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %input_r_addr_1, i32 %zext_ln42" [Convolutie/source/Convolutie.c:34]   --->   Operation 234 'readreq' 'empty_28' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 5.84>
ST_23 : Operation 235 [7/8] (5.84ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %input_r_addr_1, i32 %zext_ln42" [Convolutie/source/Convolutie.c:34]   --->   Operation 235 'readreq' 'empty_28' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 5.84>
ST_24 : Operation 236 [6/8] (5.84ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %input_r_addr_1, i32 %zext_ln42" [Convolutie/source/Convolutie.c:34]   --->   Operation 236 'readreq' 'empty_28' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 5.84>
ST_25 : Operation 237 [5/8] (5.84ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %input_r_addr_1, i32 %zext_ln42" [Convolutie/source/Convolutie.c:34]   --->   Operation 237 'readreq' 'empty_28' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 5.84>
ST_26 : Operation 238 [4/8] (5.84ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %input_r_addr_1, i32 %zext_ln42" [Convolutie/source/Convolutie.c:34]   --->   Operation 238 'readreq' 'empty_28' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 5.84>
ST_27 : Operation 239 [3/8] (5.84ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %input_r_addr_1, i32 %zext_ln42" [Convolutie/source/Convolutie.c:34]   --->   Operation 239 'readreq' 'empty_28' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 5.84>
ST_28 : Operation 240 [2/8] (5.84ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %input_r_addr_1, i32 %zext_ln42" [Convolutie/source/Convolutie.c:34]   --->   Operation 240 'readreq' 'empty_28' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 5.84>
ST_29 : Operation 241 [1/8] (5.84ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %input_r_addr_1, i32 %zext_ln42" [Convolutie/source/Convolutie.c:34]   --->   Operation 241 'readreq' 'empty_28' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 242 [2/2] (2.32ns)   --->   "%kernel_load = load i4 %kernel_addr" [Convolutie/source/Convolutie.c:36]   --->   Operation 242 'load' 'kernel_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>

State 30 <SV = 29> <Delay = 4.87>
ST_30 : Operation 243 [1/2] (2.32ns)   --->   "%kernel_load = load i4 %kernel_addr" [Convolutie/source/Convolutie.c:36]   --->   Operation 243 'load' 'kernel_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_30 : Operation 244 [2/2] (2.55ns)   --->   "%call_ln30 = call void @applyConvolution_Pipeline_VITIS_LOOP_34_5, i32 %sum_2_5, i32 %sum_1_5, i32 %sum_0_5, i8 %input_r, i32 %channels_read, i64 %add_ln30_1, i32 %kernel_load, i32 %sum_2_6_loc, i32 %sum_1_6_loc, i32 %sum_0_6_loc" [Convolutie/source/Convolutie.c:30]   --->   Operation 244 'call' 'call_ln30' <Predicate = true> <Delay = 2.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 0.00>
ST_31 : Operation 245 [1/2] (0.00ns)   --->   "%call_ln30 = call void @applyConvolution_Pipeline_VITIS_LOOP_34_5, i32 %sum_2_5, i32 %sum_1_5, i32 %sum_0_5, i8 %input_r, i32 %channels_read, i64 %add_ln30_1, i32 %kernel_load, i32 %sum_2_6_loc, i32 %sum_1_6_loc, i32 %sum_0_6_loc" [Convolutie/source/Convolutie.c:30]   --->   Operation 245 'call' 'call_ln30' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 1.58>
ST_32 : Operation 246 [1/1] (0.00ns)   --->   "%sum_2_6_loc_load = load i32 %sum_2_6_loc"   --->   Operation 246 'load' 'sum_2_6_loc_load' <Predicate = (!or_ln32_2)> <Delay = 0.00>
ST_32 : Operation 247 [1/1] (0.00ns)   --->   "%sum_1_6_loc_load = load i32 %sum_1_6_loc"   --->   Operation 247 'load' 'sum_1_6_loc_load' <Predicate = (!or_ln32_2)> <Delay = 0.00>
ST_32 : Operation 248 [1/1] (0.00ns)   --->   "%sum_0_6_loc_load = load i32 %sum_0_6_loc"   --->   Operation 248 'load' 'sum_0_6_loc_load' <Predicate = (!or_ln32_2)> <Delay = 0.00>
ST_32 : Operation 249 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc42"   --->   Operation 249 'br' 'br_ln0' <Predicate = (!or_ln32_2)> <Delay = 1.58>
ST_32 : Operation 250 [1/1] (0.00ns)   --->   "%sum_2_9 = phi i32 %sum_2_6_loc_load, void %VITIS_LOOP_34_5, i32 %sum_2_5, void %for.inc45"   --->   Operation 250 'phi' 'sum_2_9' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 251 [1/1] (0.00ns)   --->   "%sum_1_9 = phi i32 %sum_1_6_loc_load, void %VITIS_LOOP_34_5, i32 %sum_1_5, void %for.inc45"   --->   Operation 251 'phi' 'sum_1_9' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 252 [1/1] (0.00ns)   --->   "%sum_0_9 = phi i32 %sum_0_6_loc_load, void %VITIS_LOOP_34_5, i32 %sum_0_5, void %for.inc45"   --->   Operation 252 'phi' 'sum_0_9' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 253 [1/1] (1.56ns)   --->   "%add_ln29_1 = add i2 %select_ln28, i2 1" [Convolutie/source/Convolutie.c:29]   --->   Operation 253 'add' 'add_ln29_1' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.body13" [Convolutie/source/Convolutie.c:29]   --->   Operation 254 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 33 <SV = 16> <Delay = 3.52>
ST_33 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i63 %add_ln26" [Convolutie/source/Convolutie.c:26]   --->   Operation 255 'zext' 'zext_ln26_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 256 [1/1] (3.52ns)   --->   "%add_ln26_1 = add i64 %zext_ln26_2, i64 %add_ln25_2" [Convolutie/source/Convolutie.c:26]   --->   Operation 256 'add' 'add_ln26_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 17> <Delay = 5.84>
ST_34 : Operation 257 [1/1] (0.00ns)   --->   "%input_r_addr = getelementptr i8 %input_r, i64 %add_ln26_1" [Convolutie/source/Convolutie.c:42]   --->   Operation 257 'getelementptr' 'input_r_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 258 [8/8] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %input_r_addr, i32 %empty_26" [Convolutie/source/Convolutie.c:42]   --->   Operation 258 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 18> <Delay = 5.84>
ST_35 : Operation 259 [7/8] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %input_r_addr, i32 %empty_26" [Convolutie/source/Convolutie.c:42]   --->   Operation 259 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 19> <Delay = 5.84>
ST_36 : Operation 260 [6/8] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %input_r_addr, i32 %empty_26" [Convolutie/source/Convolutie.c:42]   --->   Operation 260 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 20> <Delay = 5.84>
ST_37 : Operation 261 [5/8] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %input_r_addr, i32 %empty_26" [Convolutie/source/Convolutie.c:42]   --->   Operation 261 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 21> <Delay = 5.84>
ST_38 : Operation 262 [4/8] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %input_r_addr, i32 %empty_26" [Convolutie/source/Convolutie.c:42]   --->   Operation 262 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 22> <Delay = 5.84>
ST_39 : Operation 263 [3/8] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %input_r_addr, i32 %empty_26" [Convolutie/source/Convolutie.c:42]   --->   Operation 263 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 23> <Delay = 5.84>
ST_40 : Operation 264 [2/8] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %input_r_addr, i32 %empty_26" [Convolutie/source/Convolutie.c:42]   --->   Operation 264 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 24> <Delay = 5.84>
ST_41 : Operation 265 [1/8] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %input_r_addr, i32 %empty_26" [Convolutie/source/Convolutie.c:42]   --->   Operation 265 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 25> <Delay = 4.58>
ST_42 : Operation 266 [2/2] (4.58ns)   --->   "%call_ln26 = call void @applyConvolution_Pipeline_VITIS_LOOP_42_6, i8 %output_r, i8 %input_r, i32 %channels_read, i32 %sum_0_5, i32 %sum_1_5, i32 %sum_2_5, i64 %output_r_offset_read, i64 %add_ln26_1" [Convolutie/source/Convolutie.c:26]   --->   Operation 266 'call' 'call_ln26' <Predicate = true> <Delay = 4.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 26> <Delay = 0.00>
ST_43 : Operation 267 [1/2] (0.00ns)   --->   "%call_ln26 = call void @applyConvolution_Pipeline_VITIS_LOOP_42_6, i8 %output_r, i8 %input_r, i32 %channels_read, i32 %sum_0_5, i32 %sum_1_5, i32 %sum_2_5, i64 %output_r_offset_read, i64 %add_ln26_1" [Convolutie/source/Convolutie.c:26]   --->   Operation 267 'call' 'call_ln26' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 268 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.body4" [Convolutie/source/Convolutie.c:26]   --->   Operation 268 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>

State 44 <SV = 10> <Delay = 5.84>
ST_44 : Operation 269 [5/5] (5.84ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %output_r_addr" [Convolutie/source/Convolutie.c:53]   --->   Operation 269 'writeresp' 'empty_32' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 11> <Delay = 5.84>
ST_45 : Operation 270 [4/5] (5.84ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %output_r_addr" [Convolutie/source/Convolutie.c:53]   --->   Operation 270 'writeresp' 'empty_32' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 12> <Delay = 5.84>
ST_46 : Operation 271 [3/5] (5.84ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %output_r_addr" [Convolutie/source/Convolutie.c:53]   --->   Operation 271 'writeresp' 'empty_32' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 13> <Delay = 5.84>
ST_47 : Operation 272 [2/5] (5.84ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %output_r_addr" [Convolutie/source/Convolutie.c:53]   --->   Operation 272 'writeresp' 'empty_32' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 14> <Delay = 5.84>
ST_48 : Operation 273 [1/5] (5.84ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %output_r_addr" [Convolutie/source/Convolutie.c:53]   --->   Operation 273 'writeresp' 'empty_32' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 274 [1/1] (0.00ns)   --->   "%ret_ln53 = ret" [Convolutie/source/Convolutie.c:53]   --->   Operation 274 'ret' 'ret_ln53' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ image_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ channels]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                      (alloca           ) [ 0111111111111111111111111111111111111111111100000]
sum_0_1                (alloca           ) [ 0011111111111111111111111111111111111111111100000]
sum_1_1                (alloca           ) [ 0011111111111111111111111111111111111111111100000]
sum_2_1                (alloca           ) [ 0011111111111111111111111111111111111111111100000]
y                      (alloca           ) [ 0111111111111111111111111111111111111111111100000]
indvar_flatten12       (alloca           ) [ 0111111111111111111111111111111111111111111100000]
channels_read          (read             ) [ 0011111111111111111111111111111111111111111100000]
height_read            (read             ) [ 0011111111111111111111111111111111111111111100000]
width_read             (read             ) [ 0011111111111111111111111111111111111111111100000]
output_r_offset_read   (read             ) [ 0011111111111111111111111111111111111111111100000]
image_r_read           (read             ) [ 0011111111111111111111111111111111111111111100000]
sum_0_6_loc            (alloca           ) [ 0011111111111111111111111111111111111111111100000]
sum_1_6_loc            (alloca           ) [ 0011111111111111111111111111111111111111111100000]
sum_2_6_loc            (alloca           ) [ 0011111111111111111111111111111111111111111100000]
sum_0_21_loc           (alloca           ) [ 0011111111111111111111111111111111111111111100000]
sum_1_2_loc            (alloca           ) [ 0011111111111111111111111111111111111111111100000]
sum_2_2_loc            (alloca           ) [ 0011111111111111111111111111111111111111111100000]
trunc_ln6              (trunc            ) [ 0000000000000000000000000000000000000000000000000]
icmp_ln25              (icmp             ) [ 0011111110000000000000000000000000000000000000000]
cmp222                 (icmp             ) [ 0011111111000000000000000000000000000000000000000]
icmp_ln25_1            (icmp             ) [ 0000000000000000000000000000000000000000000000000]
select_ln34            (select           ) [ 0000000000000000000000000000000000000000000000000]
empty_25               (select           ) [ 0011111111000000000000000000000000000000000000000]
store_ln0              (store            ) [ 0000000000000000000000000000000000000000000000000]
store_ln25             (store            ) [ 0000000000000000000000000000000000000000000000000]
store_ln26             (store            ) [ 0000000000000000000000000000000000000000000000000]
mul_ln25_1             (mul              ) [ 0000011100000000000000000000000000000000000000000]
wide_trip_count        (zext             ) [ 0000000011111111111111111111111111111111111100000]
wide_trip_count37      (zext             ) [ 0000000011000000000000000000000000000000000000000]
mul_ln25_2             (mul              ) [ 0000000010000000000000000000000000000000000000000]
zext_ln6               (zext             ) [ 0000000011000000000000000000000000000000000000000]
cmp28                  (icmp             ) [ 0000000000000000000000000000000000000000000000000]
channels_cast          (zext             ) [ 0000000000000000000000000000000000000000000000000]
add_ln25               (add              ) [ 0000000001000000000000000000000000000000000000000]
and_ln25               (and              ) [ 0000000000000000000000000000000000000000000000000]
select_ln25            (select           ) [ 0000000000000000000000000000000000000000000000000]
empty                  (select           ) [ 0000000001000000000000000000000000000000000000000]
spectopmodule_ln6      (spectopmodule    ) [ 0000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000]
channels_cast19        (zext             ) [ 0000000000111111111111111111111111111111111100000]
zext_ln25              (zext             ) [ 0000000000000000000000000000000000000000000000000]
xor_ln25               (xor              ) [ 0000000000000000000000000000000000000000000000000]
sext_ln25              (sext             ) [ 0000000000111111111111111111111111111111111100000]
mul_ln25               (mul              ) [ 0000000000111111111111111111111111111111111100000]
icmp_ln25_2            (icmp             ) [ 0000000000000000000000000000000000000000000000000]
output_r_addr          (getelementptr    ) [ 0000000000111111111111111111111111111111111111111]
empty_24               (writereq         ) [ 0000000000000000000000000000000000000000000000000]
zext_ln42              (zext             ) [ 0000000000111111111111111111111111111111111100000]
trunc_ln42             (trunc            ) [ 0000000000000000000000000000000000000000000000000]
select_ln42            (select           ) [ 0000000000000000000000000000000000000000000000000]
empty_26               (select           ) [ 0000000000111111111111111111111111111111111100000]
mul_ln6                (mul              ) [ 0000000000111111111111111111111111111111111100000]
br_ln25                (br               ) [ 0000000000000000000000000000000000000000000000000]
x_1                    (load             ) [ 0000000000000000000000000000000000000000000000000]
indvar_flatten12_load  (load             ) [ 0000000000000000000000000000000000000000000000000]
zext_ln26_1            (zext             ) [ 0000000000000000000000000000000000000000000000000]
icmp_ln26              (icmp             ) [ 0000000000000000000000000000000000000000000000000]
icmp_ln25_3            (icmp             ) [ 0000000000111111111111111111111111111111111100000]
add_ln25_3             (add              ) [ 0000000000011111111111111111111110000000000000000]
br_ln25                (br               ) [ 0000000000000000000000000000000000000000000000000]
sum_0_1_load           (load             ) [ 0000000000010000000000000000000000000000000000000]
sum_1_1_load           (load             ) [ 0000000000010000000000000000000000000000000000000]
sum_2_1_load           (load             ) [ 0000000000010000000000000000000000000000000000000]
y_load                 (load             ) [ 0000000000000000000000000000000000000000000000000]
add_ln25_1             (add              ) [ 0000000000000000000000000000000000000000000000000]
select_ln25_1          (select           ) [ 0000000000011111111111111111111110000000000000000]
select_ln25_2          (select           ) [ 0000000000011111111111111111111110000000000000000]
zext_ln25_2            (zext             ) [ 0000000000001100000000000000000000000000000000000]
call_ln0               (call             ) [ 0000000000000000000000000000000000000000000000000]
zext_ln26              (zext             ) [ 0000000000000110000000000000000000000000000000000]
mul_ln25_3             (mul              ) [ 0000000000000010000000000000000000000000000000000]
specloopname_ln0       (specloopname     ) [ 0000000000000000000000000000000000000000000000000]
zext_ln25_1            (zext             ) [ 0000000000000001111111111111111110000000000000000]
add_ln25_2             (add              ) [ 0000000000000001111111111111111111000000000000000]
zext_ln26_3            (zext             ) [ 0000000000000001111111111111111110000000000000000]
sum_2_2_loc_load       (load             ) [ 0000000000111111111111111111111111111111111100000]
sum_1_2_loc_load       (load             ) [ 0000000000111111111111111111111111111111111100000]
sum_0_21_loc_load      (load             ) [ 0000000000111111111111111111111111111111111100000]
mul_ln26               (mul              ) [ 0000000000000001111111111111111110000000000000000]
zext_ln28              (zext             ) [ 0000000000000001111111111111111110000000000000000]
br_ln28                (br               ) [ 0000000000111111111111111111111111111111111100000]
ky                     (phi              ) [ 0000000000000001100000000000000000000000000000000]
sext_ln28              (sext             ) [ 0000000000000000000000000000000000000000000000000]
empty_27               (add              ) [ 0000000000000000100000000000000000000000000000000]
indvar_flatten         (phi              ) [ 0000000000000000100000000000000000000000000000000]
indvar                 (phi              ) [ 0000000000000000100000000000000000000000000000000]
sum_2_5                (phi              ) [ 0000000000000001111111111111111111111111111100000]
sum_1_5                (phi              ) [ 0000000000000001111111111111111111111111111100000]
sum_0_5                (phi              ) [ 0000000000000001111111111111111111111111111100000]
indvar4                (phi              ) [ 0000000000000000100000000000000000000000000000000]
kx                     (phi              ) [ 0000000000000000100000000000000000000000000000000]
tmp_3                  (bitselect        ) [ 0000000000000000000000000000000000000000000000000]
slt                    (icmp             ) [ 0000000000000000000000000000000000000000000000000]
rev                    (xor              ) [ 0000000000000000000000000000000000000000000000000]
or_ln32_1              (or               ) [ 0000000000000000010000000000000000000000000000000]
icmp_ln28              (icmp             ) [ 0000000000111111111111111111111111111111111100000]
add_ln28_1             (add              ) [ 0000000000111111111111111111111111111111111100000]
br_ln28                (br               ) [ 0000000000000000000000000000000000000000000000000]
add_ln28               (add              ) [ 0000000000000000000000000000000000000000000000000]
icmp_ln29              (icmp             ) [ 0000000000000000010000000000000000000000000000000]
select_ln28            (select           ) [ 0000000000000000011111111111111110000000000000000]
select_ln28_1          (select           ) [ 0000000000000000010000000000000000000000000000000]
indvars_iv_next2317    (add              ) [ 0000000000000000000000000000000000000000000000000]
sext_ln28_1            (sext             ) [ 0000000000000000000000000000000000000000000000000]
select_ln28_2          (select           ) [ 0000000000111111111111111111111111111111111100000]
p_mid13                (add              ) [ 0000000000000000010000000000000000000000000000000]
indvars_iv_next23_mid1 (add              ) [ 0000000000000000000000000000000000000000000000000]
select_ln28_3          (select           ) [ 0000000000000000010000000000000000000000000000000]
trunc_ln28             (trunc            ) [ 0000000000000000010000000000000000000000000000000]
select_ln28_5          (select           ) [ 0000000000111111011111111111111111111111111100000]
sext_ln29              (sext             ) [ 0000000000000000000000000000000000000000000000000]
zext_ln29              (zext             ) [ 0000000000000000000000000000000000000000000000000]
tmp                    (add              ) [ 0000000000000000010000000000000000000000000000000]
add_ln30_2             (add              ) [ 0000000000000000010000000000000000000000000000000]
add_ln26               (add              ) [ 0000000000000000000000000000000001000000000000000]
add_ln26_2             (add              ) [ 0000000000000000000000000000000000000000000000000]
store_ln25             (store            ) [ 0000000000000000000000000000000000000000000000000]
store_ln25             (store            ) [ 0000000000000000000000000000000000000000000000000]
store_ln0              (store            ) [ 0000000000000000000000000000000000000000000000000]
store_ln0              (store            ) [ 0000000000000000000000000000000000000000000000000]
store_ln0              (store            ) [ 0000000000000000000000000000000000000000000000000]
store_ln26             (store            ) [ 0000000000000000000000000000000000000000000000000]
zext_ln28_1            (zext             ) [ 0000000000000000001100000000000000000000000000000]
select_ln28_3_cast43   (zext             ) [ 0000000000000000000000000000000000000000000000000]
tmp_1                  (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000]
empty_29               (sub              ) [ 0000000000000000000000000000000000000000000000000]
tmp_4                  (bitselect        ) [ 0000000000000000000000000000000000000000000000000]
slt70                  (icmp             ) [ 0000000000000000000000000000000000000000000000000]
rev71                  (xor              ) [ 0000000000000000000000000000000000000000000000000]
or_ln32_3              (or               ) [ 0000000000000000000000000000000000000000000000000]
select_ln28_4          (select           ) [ 0000000000000000000000000000000000000000000000000]
tmp_cast               (sext             ) [ 0000000000000000001100000000000000000000000000000]
tmp_5                  (bitselect        ) [ 0000000000000000000000000000000000000000000000000]
icmp_ln32              (icmp             ) [ 0000000000000000000000000000000000000000000000000]
xor_ln32               (xor              ) [ 0000000000000000000000000000000000000000000000000]
or_ln32                (or               ) [ 0000000000000000000000000000000000000000000000000]
or_ln32_2              (or               ) [ 0000000000000000001111111111111110000000000000000]
add_ln29               (add              ) [ 0000000000111111101111111111111111111111111100000]
add_ln29_cast          (zext             ) [ 0000000000000000000000000000000000000000000000000]
empty_30               (add              ) [ 0000000000000000001111000000000000000000000000000]
mul_ln28               (mul              ) [ 0000000000000000000010000000000000000000000000000]
tmp1                   (mul              ) [ 0000000000000000000010000000000000000000000000000]
add_ln30               (add              ) [ 0000000000000000000001000000000000000000000000000]
specloopname_ln0       (specloopname     ) [ 0000000000000000000000000000000000000000000000000]
speclooptripcount_ln0  (speclooptripcount) [ 0000000000000000000000000000000000000000000000000]
add_ln30_3             (add              ) [ 0000000000000000000000000000000000000000000000000]
add_ln30_1             (add              ) [ 0000000000000000000000111111111100000000000000000]
p_cast                 (zext             ) [ 0000000000000000000000000000000000000000000000000]
kernel_addr            (getelementptr    ) [ 0000000000000000000000111111111000000000000000000]
br_ln32                (br               ) [ 0000000000111111111111111111111111111111111100000]
input_r_addr_1         (getelementptr    ) [ 0000000000000000000000011111110000000000000000000]
empty_28               (readreq          ) [ 0000000000000000000000000000000000000000000000000]
kernel_load            (load             ) [ 0000000000000000000000000000000100000000000000000]
call_ln30              (call             ) [ 0000000000000000000000000000000000000000000000000]
sum_2_6_loc_load       (load             ) [ 0000000000000000000000000000000000000000000000000]
sum_1_6_loc_load       (load             ) [ 0000000000000000000000000000000000000000000000000]
sum_0_6_loc_load       (load             ) [ 0000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 0000000000000000000000000000000000000000000000000]
sum_2_9                (phi              ) [ 0000000000111111100000111111111111111111111100000]
sum_1_9                (phi              ) [ 0000000000111111100000111111111111111111111100000]
sum_0_9                (phi              ) [ 0000000000111111100000111111111111111111111100000]
add_ln29_1             (add              ) [ 0000000000111111111111111111111111111111111100000]
br_ln29                (br               ) [ 0000000000111111111111111111111111111111111100000]
zext_ln26_2            (zext             ) [ 0000000000000000000000000000000000000000000000000]
add_ln26_1             (add              ) [ 0000000000000000000000000000000000111111111100000]
input_r_addr           (getelementptr    ) [ 0000000000000000000000000000000000011111110000000]
empty_31               (readreq          ) [ 0000000000000000000000000000000000000000000000000]
call_ln26              (call             ) [ 0000000000000000000000000000000000000000000000000]
br_ln26                (br               ) [ 0000000000000000000000000000000000000000000000000]
empty_32               (writeresp        ) [ 0000000000000000000000000000000000000000000000000]
ret_ln53               (ret              ) [ 0000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="image_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_r_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="width">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="height">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="channels">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="channels"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="applyConvolution_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_25_1_VITIS_LOOP_26_2_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_28_3_VITIS_LOOP_29_4_str"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="applyConvolution_Pipeline_VITIS_LOOP_34_5"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="applyConvolution_Pipeline_VITIS_LOOP_42_6"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="134" class="1004" name="x_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="sum_0_1_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_0_1/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="sum_1_1_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_1_1/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="sum_2_1_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_2_1/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="y_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="indvar_flatten12_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten12/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="sum_0_6_loc_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="29"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_0_6_loc/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="sum_1_6_loc_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="29"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_1_6_loc/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="sum_2_6_loc_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="29"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_2_6_loc/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="sum_0_21_loc_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_0_21_loc/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="sum_1_2_loc_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_1_2_loc/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="sum_2_2_loc_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_2_2_loc/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="channels_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="channels_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="height_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="width_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="output_r_offset_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="0"/>
<pin id="202" dir="0" index="1" bw="64" slack="0"/>
<pin id="203" dir="1" index="2" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_r_offset_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="image_r_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="64" slack="0"/>
<pin id="208" dir="0" index="1" bw="64" slack="0"/>
<pin id="209" dir="1" index="2" bw="64" slack="13"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="image_r_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_writeresp_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="8" slack="0"/>
<pin id="215" dir="0" index="2" bw="32" slack="1"/>
<pin id="216" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_24/9 empty_32/44 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_readreq_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="8" slack="0"/>
<pin id="221" dir="0" index="2" bw="2" slack="13"/>
<pin id="222" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_28/22 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_readreq_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="8" slack="0"/>
<pin id="227" dir="0" index="2" bw="32" slack="9"/>
<pin id="228" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_31/34 "/>
</bind>
</comp>

<comp id="231" class="1004" name="kernel_addr_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="4" slack="0"/>
<pin id="235" dir="1" index="3" bw="4" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr/21 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="8"/>
<pin id="240" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_load/29 "/>
</bind>
</comp>

<comp id="243" class="1005" name="ky_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="3" slack="1"/>
<pin id="245" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ky (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="ky_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="3" slack="1"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ky/15 "/>
</bind>
</comp>

<comp id="255" class="1005" name="indvar_flatten_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="2"/>
<pin id="257" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="259" class="1004" name="indvar_flatten_phi_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="2"/>
<pin id="261" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="4" slack="0"/>
<pin id="263" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/16 "/>
</bind>
</comp>

<comp id="266" class="1005" name="indvar_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="2" slack="2"/>
<pin id="268" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="indvar_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="2"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="2" slack="0"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/16 "/>
</bind>
</comp>

<comp id="277" class="1005" name="sum_2_5_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="10"/>
<pin id="279" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="sum_2_5 (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="sum_2_5_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="32" slack="1"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_2_5/16 "/>
</bind>
</comp>

<comp id="287" class="1005" name="sum_1_5_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="10"/>
<pin id="289" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="sum_1_5 (phireg) "/>
</bind>
</comp>

<comp id="290" class="1004" name="sum_1_5_phi_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="292" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="32" slack="1"/>
<pin id="294" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_1_5/16 "/>
</bind>
</comp>

<comp id="297" class="1005" name="sum_0_5_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="10"/>
<pin id="299" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="sum_0_5 (phireg) "/>
</bind>
</comp>

<comp id="300" class="1004" name="sum_0_5_phi_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="302" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="32" slack="1"/>
<pin id="304" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0_5/16 "/>
</bind>
</comp>

<comp id="307" class="1005" name="indvar4_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="2" slack="2"/>
<pin id="309" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="indvar4 (phireg) "/>
</bind>
</comp>

<comp id="311" class="1004" name="indvar4_phi_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="2"/>
<pin id="313" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="2" bw="2" slack="1"/>
<pin id="315" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar4/16 "/>
</bind>
</comp>

<comp id="318" class="1005" name="kx_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="3" slack="2"/>
<pin id="320" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="kx (phireg) "/>
</bind>
</comp>

<comp id="322" class="1004" name="kx_phi_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="2"/>
<pin id="324" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="3" slack="1"/>
<pin id="326" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kx/16 "/>
</bind>
</comp>

<comp id="329" class="1005" name="sum_2_9_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="1"/>
<pin id="331" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_2_9 (phireg) "/>
</bind>
</comp>

<comp id="333" class="1004" name="sum_2_9_phi_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="336" dir="0" index="2" bw="32" slack="16"/>
<pin id="337" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_2_9/32 "/>
</bind>
</comp>

<comp id="341" class="1005" name="sum_1_9_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="1"/>
<pin id="343" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1_9 (phireg) "/>
</bind>
</comp>

<comp id="345" class="1004" name="sum_1_9_phi_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="348" dir="0" index="2" bw="32" slack="16"/>
<pin id="349" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="350" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_1_9/32 "/>
</bind>
</comp>

<comp id="353" class="1005" name="sum_0_9_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="1"/>
<pin id="355" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0_9 (phireg) "/>
</bind>
</comp>

<comp id="357" class="1004" name="sum_0_9_phi_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="360" dir="0" index="2" bw="32" slack="16"/>
<pin id="361" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="362" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0_9/32 "/>
</bind>
</comp>

<comp id="365" class="1004" name="grp_applyConvolution_Pipeline_1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="0" slack="0"/>
<pin id="367" dir="0" index="1" bw="32" slack="0"/>
<pin id="368" dir="0" index="2" bw="32" slack="0"/>
<pin id="369" dir="0" index="3" bw="32" slack="0"/>
<pin id="370" dir="0" index="4" bw="32" slack="9"/>
<pin id="371" dir="0" index="5" bw="32" slack="9"/>
<pin id="372" dir="0" index="6" bw="32" slack="9"/>
<pin id="373" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/10 "/>
</bind>
</comp>

<comp id="375" class="1004" name="grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="0" slack="0"/>
<pin id="377" dir="0" index="1" bw="32" slack="14"/>
<pin id="378" dir="0" index="2" bw="32" slack="14"/>
<pin id="379" dir="0" index="3" bw="32" slack="14"/>
<pin id="380" dir="0" index="4" bw="8" slack="0"/>
<pin id="381" dir="0" index="5" bw="32" slack="29"/>
<pin id="382" dir="0" index="6" bw="64" slack="9"/>
<pin id="383" dir="0" index="7" bw="32" slack="0"/>
<pin id="384" dir="0" index="8" bw="32" slack="29"/>
<pin id="385" dir="0" index="9" bw="32" slack="29"/>
<pin id="386" dir="0" index="10" bw="32" slack="29"/>
<pin id="387" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln30/30 "/>
</bind>
</comp>

<comp id="394" class="1004" name="grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="0" slack="0"/>
<pin id="396" dir="0" index="1" bw="8" slack="0"/>
<pin id="397" dir="0" index="2" bw="8" slack="0"/>
<pin id="398" dir="0" index="3" bw="32" slack="25"/>
<pin id="399" dir="0" index="4" bw="32" slack="10"/>
<pin id="400" dir="0" index="5" bw="32" slack="10"/>
<pin id="401" dir="0" index="6" bw="32" slack="10"/>
<pin id="402" dir="0" index="7" bw="64" slack="25"/>
<pin id="403" dir="0" index="8" bw="64" slack="9"/>
<pin id="404" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln26/42 "/>
</bind>
</comp>

<comp id="411" class="1004" name="grp_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="31" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="3"/>
<pin id="414" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln26/12 "/>
</bind>
</comp>

<comp id="415" class="1004" name="grp_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="0"/>
<pin id="417" dir="0" index="1" bw="32" slack="0"/>
<pin id="418" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln6/7 "/>
</bind>
</comp>

<comp id="419" class="1004" name="grp_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="0"/>
<pin id="421" dir="0" index="1" bw="32" slack="0"/>
<pin id="422" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln25/7 "/>
</bind>
</comp>

<comp id="423" class="1004" name="grp_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="1"/>
<pin id="425" dir="0" index="1" bw="32" slack="4"/>
<pin id="426" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln25_2/5 "/>
</bind>
</comp>

<comp id="427" class="1004" name="grp_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="1"/>
<pin id="429" dir="0" index="1" bw="32" slack="1"/>
<pin id="430" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln25_1/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="grp_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="34" slack="0"/>
<pin id="433" dir="0" index="1" bw="32" slack="10"/>
<pin id="434" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp1/17 "/>
</bind>
</comp>

<comp id="435" class="1004" name="grp_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="31" slack="0"/>
<pin id="437" dir="0" index="1" bw="64" slack="2"/>
<pin id="438" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln25_3/11 "/>
</bind>
</comp>

<comp id="439" class="1004" name="trunc_ln6_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="0"/>
<pin id="441" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln6/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="icmp_ln25_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="0" index="1" bw="32" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="cmp222_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="0" index="1" bw="32" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp222/1 "/>
</bind>
</comp>

<comp id="455" class="1004" name="icmp_ln25_1_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="0"/>
<pin id="457" dir="0" index="1" bw="32" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25_1/1 "/>
</bind>
</comp>

<comp id="461" class="1004" name="select_ln34_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="2" slack="0"/>
<pin id="464" dir="0" index="2" bw="2" slack="0"/>
<pin id="465" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34/1 "/>
</bind>
</comp>

<comp id="469" class="1004" name="empty_25_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="2" slack="0"/>
<pin id="472" dir="0" index="2" bw="2" slack="0"/>
<pin id="473" dir="1" index="3" bw="2" slack="8"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_25/1 "/>
</bind>
</comp>

<comp id="477" class="1004" name="store_ln0_store_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="64" slack="0"/>
<pin id="480" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="store_ln25_store_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="31" slack="0"/>
<pin id="485" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="487" class="1004" name="store_ln26_store_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="31" slack="0"/>
<pin id="490" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="wide_trip_count_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="6"/>
<pin id="494" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="wide_trip_count/7 "/>
</bind>
</comp>

<comp id="496" class="1004" name="wide_trip_count37_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="6"/>
<pin id="498" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="wide_trip_count37/7 "/>
</bind>
</comp>

<comp id="501" class="1004" name="zext_ln6_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="6"/>
<pin id="503" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6/7 "/>
</bind>
</comp>

<comp id="505" class="1004" name="cmp28_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="7"/>
<pin id="507" dir="0" index="1" bw="32" slack="0"/>
<pin id="508" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp28/8 "/>
</bind>
</comp>

<comp id="510" class="1004" name="channels_cast_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="7"/>
<pin id="512" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="channels_cast/8 "/>
</bind>
</comp>

<comp id="513" class="1004" name="add_ln25_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="0"/>
<pin id="515" dir="0" index="1" bw="3" slack="0"/>
<pin id="516" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/8 "/>
</bind>
</comp>

<comp id="519" class="1004" name="and_ln25_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="7"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln25/8 "/>
</bind>
</comp>

<comp id="524" class="1004" name="select_ln25_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="32" slack="1"/>
<pin id="527" dir="0" index="2" bw="32" slack="0"/>
<pin id="528" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25/8 "/>
</bind>
</comp>

<comp id="531" class="1004" name="empty_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="7"/>
<pin id="533" dir="0" index="1" bw="32" slack="0"/>
<pin id="534" dir="0" index="2" bw="32" slack="0"/>
<pin id="535" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty/8 "/>
</bind>
</comp>

<comp id="538" class="1004" name="channels_cast19_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="8"/>
<pin id="540" dir="1" index="1" bw="63" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="channels_cast19/9 "/>
</bind>
</comp>

<comp id="541" class="1004" name="zext_ln25_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="8"/>
<pin id="543" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/9 "/>
</bind>
</comp>

<comp id="544" class="1004" name="xor_ln25_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="33" slack="0"/>
<pin id="546" dir="0" index="1" bw="33" slack="0"/>
<pin id="547" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25/9 "/>
</bind>
</comp>

<comp id="550" class="1004" name="sext_ln25_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="33" slack="0"/>
<pin id="552" dir="1" index="1" bw="34" slack="7"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln25/9 "/>
</bind>
</comp>

<comp id="554" class="1004" name="icmp_ln25_2_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="33" slack="1"/>
<pin id="556" dir="0" index="1" bw="33" slack="0"/>
<pin id="557" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25_2/9 "/>
</bind>
</comp>

<comp id="559" class="1004" name="output_r_addr_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="64" slack="0"/>
<pin id="561" dir="0" index="1" bw="64" slack="8"/>
<pin id="562" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_r_addr/9 "/>
</bind>
</comp>

<comp id="565" class="1004" name="zext_ln42_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="2" slack="8"/>
<pin id="567" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/9 "/>
</bind>
</comp>

<comp id="568" class="1004" name="trunc_ln42_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="33" slack="1"/>
<pin id="570" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42/9 "/>
</bind>
</comp>

<comp id="571" class="1004" name="select_ln42_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="32" slack="0"/>
<pin id="574" dir="0" index="2" bw="32" slack="0"/>
<pin id="575" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42/9 "/>
</bind>
</comp>

<comp id="579" class="1004" name="empty_26_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="8"/>
<pin id="581" dir="0" index="1" bw="32" slack="0"/>
<pin id="582" dir="0" index="2" bw="32" slack="0"/>
<pin id="583" dir="1" index="3" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_26/9 "/>
</bind>
</comp>

<comp id="586" class="1004" name="x_1_load_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="31" slack="9"/>
<pin id="588" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_1/10 "/>
</bind>
</comp>

<comp id="589" class="1004" name="indvar_flatten12_load_load_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="64" slack="9"/>
<pin id="591" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten12_load/10 "/>
</bind>
</comp>

<comp id="592" class="1004" name="zext_ln26_1_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="31" slack="0"/>
<pin id="594" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/10 "/>
</bind>
</comp>

<comp id="596" class="1004" name="icmp_ln26_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="0"/>
<pin id="598" dir="0" index="1" bw="32" slack="9"/>
<pin id="599" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/10 "/>
</bind>
</comp>

<comp id="601" class="1004" name="icmp_ln25_3_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="64" slack="0"/>
<pin id="603" dir="0" index="1" bw="64" slack="1"/>
<pin id="604" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25_3/10 "/>
</bind>
</comp>

<comp id="606" class="1004" name="add_ln25_3_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="64" slack="0"/>
<pin id="608" dir="0" index="1" bw="1" slack="0"/>
<pin id="609" dir="1" index="2" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_3/10 "/>
</bind>
</comp>

<comp id="612" class="1004" name="sum_0_1_load_load_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="9"/>
<pin id="614" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_0_1_load/10 "/>
</bind>
</comp>

<comp id="616" class="1004" name="sum_1_1_load_load_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="9"/>
<pin id="618" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_1_1_load/10 "/>
</bind>
</comp>

<comp id="620" class="1004" name="sum_2_1_load_load_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="9"/>
<pin id="622" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_2_1_load/10 "/>
</bind>
</comp>

<comp id="624" class="1004" name="y_load_load_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="31" slack="9"/>
<pin id="626" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load/10 "/>
</bind>
</comp>

<comp id="627" class="1004" name="add_ln25_1_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="31" slack="0"/>
<pin id="629" dir="0" index="1" bw="1" slack="0"/>
<pin id="630" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_1/10 "/>
</bind>
</comp>

<comp id="633" class="1004" name="select_ln25_1_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="0"/>
<pin id="635" dir="0" index="1" bw="31" slack="0"/>
<pin id="636" dir="0" index="2" bw="31" slack="0"/>
<pin id="637" dir="1" index="3" bw="31" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_1/10 "/>
</bind>
</comp>

<comp id="641" class="1004" name="select_ln25_2_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="0" index="1" bw="31" slack="0"/>
<pin id="644" dir="0" index="2" bw="31" slack="0"/>
<pin id="645" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_2/10 "/>
</bind>
</comp>

<comp id="649" class="1004" name="zext_ln25_2_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="31" slack="1"/>
<pin id="651" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_2/11 "/>
</bind>
</comp>

<comp id="653" class="1004" name="zext_ln26_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="31" slack="2"/>
<pin id="655" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/12 "/>
</bind>
</comp>

<comp id="657" class="1004" name="zext_ln25_1_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="31" slack="4"/>
<pin id="659" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_1/14 "/>
</bind>
</comp>

<comp id="660" class="1004" name="add_ln25_2_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="64" slack="1"/>
<pin id="662" dir="0" index="1" bw="64" slack="13"/>
<pin id="663" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_2/14 "/>
</bind>
</comp>

<comp id="664" class="1004" name="zext_ln26_3_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="31" slack="4"/>
<pin id="666" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_3/14 "/>
</bind>
</comp>

<comp id="667" class="1004" name="sum_2_2_loc_load_load_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="13"/>
<pin id="669" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_2_2_loc_load/14 "/>
</bind>
</comp>

<comp id="670" class="1004" name="sum_1_2_loc_load_load_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="13"/>
<pin id="672" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_1_2_loc_load/14 "/>
</bind>
</comp>

<comp id="673" class="1004" name="sum_0_21_loc_load_load_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="13"/>
<pin id="675" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_0_21_loc_load/14 "/>
</bind>
</comp>

<comp id="676" class="1004" name="zext_ln28_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="63" slack="0"/>
<pin id="678" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/14 "/>
</bind>
</comp>

<comp id="680" class="1004" name="sext_ln28_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="3" slack="0"/>
<pin id="682" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28/15 "/>
</bind>
</comp>

<comp id="684" class="1004" name="empty_27_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="3" slack="0"/>
<pin id="686" dir="0" index="1" bw="31" slack="1"/>
<pin id="687" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_27/15 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_3_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="0"/>
<pin id="691" dir="0" index="1" bw="32" slack="1"/>
<pin id="692" dir="0" index="2" bw="6" slack="0"/>
<pin id="693" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/16 "/>
</bind>
</comp>

<comp id="696" class="1004" name="slt_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="1"/>
<pin id="698" dir="0" index="1" bw="32" slack="15"/>
<pin id="699" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="slt/16 "/>
</bind>
</comp>

<comp id="700" class="1004" name="rev_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="0"/>
<pin id="702" dir="0" index="1" bw="1" slack="0"/>
<pin id="703" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/16 "/>
</bind>
</comp>

<comp id="706" class="1004" name="or_ln32_1_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="0"/>
<pin id="708" dir="0" index="1" bw="1" slack="0"/>
<pin id="709" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln32_1/16 "/>
</bind>
</comp>

<comp id="712" class="1004" name="icmp_ln28_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="4" slack="0"/>
<pin id="714" dir="0" index="1" bw="4" slack="0"/>
<pin id="715" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/16 "/>
</bind>
</comp>

<comp id="718" class="1004" name="add_ln28_1_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="4" slack="0"/>
<pin id="720" dir="0" index="1" bw="1" slack="0"/>
<pin id="721" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_1/16 "/>
</bind>
</comp>

<comp id="724" class="1004" name="add_ln28_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="2" slack="0"/>
<pin id="726" dir="0" index="1" bw="1" slack="0"/>
<pin id="727" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/16 "/>
</bind>
</comp>

<comp id="730" class="1004" name="icmp_ln29_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="3" slack="0"/>
<pin id="732" dir="0" index="1" bw="3" slack="0"/>
<pin id="733" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/16 "/>
</bind>
</comp>

<comp id="736" class="1004" name="select_ln28_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="0"/>
<pin id="738" dir="0" index="1" bw="2" slack="0"/>
<pin id="739" dir="0" index="2" bw="2" slack="0"/>
<pin id="740" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/16 "/>
</bind>
</comp>

<comp id="744" class="1004" name="select_ln28_1_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="1" slack="0"/>
<pin id="746" dir="0" index="1" bw="3" slack="0"/>
<pin id="747" dir="0" index="2" bw="3" slack="0"/>
<pin id="748" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_1/16 "/>
</bind>
</comp>

<comp id="752" class="1004" name="indvars_iv_next2317_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="3" slack="1"/>
<pin id="754" dir="0" index="1" bw="1" slack="0"/>
<pin id="755" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next2317/16 "/>
</bind>
</comp>

<comp id="758" class="1004" name="sext_ln28_1_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="3" slack="0"/>
<pin id="760" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28_1/16 "/>
</bind>
</comp>

<comp id="762" class="1004" name="select_ln28_2_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="0"/>
<pin id="764" dir="0" index="1" bw="2" slack="0"/>
<pin id="765" dir="0" index="2" bw="2" slack="0"/>
<pin id="766" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_2/16 "/>
</bind>
</comp>

<comp id="770" class="1004" name="p_mid13_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="3" slack="0"/>
<pin id="772" dir="0" index="1" bw="31" slack="2"/>
<pin id="773" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid13/16 "/>
</bind>
</comp>

<comp id="775" class="1004" name="indvars_iv_next23_mid1_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="3" slack="1"/>
<pin id="777" dir="0" index="1" bw="3" slack="0"/>
<pin id="778" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next23_mid1/16 "/>
</bind>
</comp>

<comp id="781" class="1004" name="select_ln28_3_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="0"/>
<pin id="783" dir="0" index="1" bw="3" slack="0"/>
<pin id="784" dir="0" index="2" bw="3" slack="0"/>
<pin id="785" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_3/16 "/>
</bind>
</comp>

<comp id="789" class="1004" name="trunc_ln28_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="3" slack="0"/>
<pin id="791" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/16 "/>
</bind>
</comp>

<comp id="793" class="1004" name="select_ln28_5_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="1" slack="0"/>
<pin id="795" dir="0" index="1" bw="3" slack="0"/>
<pin id="796" dir="0" index="2" bw="3" slack="1"/>
<pin id="797" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_5/16 "/>
</bind>
</comp>

<comp id="801" class="1004" name="sext_ln29_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="3" slack="0"/>
<pin id="803" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29/16 "/>
</bind>
</comp>

<comp id="805" class="1004" name="zext_ln29_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="2" slack="0"/>
<pin id="807" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/16 "/>
</bind>
</comp>

<comp id="809" class="1004" name="tmp_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="2" slack="0"/>
<pin id="811" dir="0" index="1" bw="33" slack="7"/>
<pin id="812" dir="1" index="2" bw="34" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/16 "/>
</bind>
</comp>

<comp id="814" class="1004" name="add_ln30_2_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="3" slack="0"/>
<pin id="816" dir="0" index="1" bw="31" slack="2"/>
<pin id="817" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_2/16 "/>
</bind>
</comp>

<comp id="819" class="1004" name="add_ln26_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="63" slack="2"/>
<pin id="821" dir="0" index="1" bw="3" slack="0"/>
<pin id="822" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/16 "/>
</bind>
</comp>

<comp id="824" class="1004" name="add_ln26_2_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="31" slack="6"/>
<pin id="826" dir="0" index="1" bw="1" slack="0"/>
<pin id="827" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_2/16 "/>
</bind>
</comp>

<comp id="829" class="1004" name="store_ln25_store_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="64" slack="6"/>
<pin id="831" dir="0" index="1" bw="64" slack="15"/>
<pin id="832" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/16 "/>
</bind>
</comp>

<comp id="833" class="1004" name="store_ln25_store_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="31" slack="6"/>
<pin id="835" dir="0" index="1" bw="31" slack="15"/>
<pin id="836" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/16 "/>
</bind>
</comp>

<comp id="837" class="1004" name="store_ln0_store_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="32" slack="0"/>
<pin id="839" dir="0" index="1" bw="32" slack="15"/>
<pin id="840" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/16 "/>
</bind>
</comp>

<comp id="842" class="1004" name="store_ln0_store_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="32" slack="0"/>
<pin id="844" dir="0" index="1" bw="32" slack="15"/>
<pin id="845" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/16 "/>
</bind>
</comp>

<comp id="847" class="1004" name="store_ln0_store_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="32" slack="0"/>
<pin id="849" dir="0" index="1" bw="32" slack="15"/>
<pin id="850" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/16 "/>
</bind>
</comp>

<comp id="852" class="1004" name="store_ln26_store_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="31" slack="0"/>
<pin id="854" dir="0" index="1" bw="31" slack="15"/>
<pin id="855" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/16 "/>
</bind>
</comp>

<comp id="857" class="1004" name="zext_ln28_1_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="2" slack="1"/>
<pin id="859" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/17 "/>
</bind>
</comp>

<comp id="860" class="1004" name="grp_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="2" slack="0"/>
<pin id="862" dir="0" index="1" bw="64" slack="8"/>
<pin id="863" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28/17 "/>
</bind>
</comp>

<comp id="865" class="1004" name="select_ln28_3_cast43_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="3" slack="1"/>
<pin id="867" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln28_3_cast43/17 "/>
</bind>
</comp>

<comp id="868" class="1004" name="tmp_1_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="4" slack="0"/>
<pin id="870" dir="0" index="1" bw="2" slack="1"/>
<pin id="871" dir="0" index="2" bw="1" slack="0"/>
<pin id="872" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/17 "/>
</bind>
</comp>

<comp id="875" class="1004" name="empty_29_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="4" slack="0"/>
<pin id="877" dir="0" index="1" bw="3" slack="0"/>
<pin id="878" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_29/17 "/>
</bind>
</comp>

<comp id="881" class="1004" name="tmp_4_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="1" slack="0"/>
<pin id="883" dir="0" index="1" bw="32" slack="1"/>
<pin id="884" dir="0" index="2" bw="6" slack="0"/>
<pin id="885" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/17 "/>
</bind>
</comp>

<comp id="888" class="1004" name="slt70_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="32" slack="1"/>
<pin id="890" dir="0" index="1" bw="32" slack="16"/>
<pin id="891" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="slt70/17 "/>
</bind>
</comp>

<comp id="892" class="1004" name="rev71_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="1" slack="0"/>
<pin id="894" dir="0" index="1" bw="1" slack="0"/>
<pin id="895" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev71/17 "/>
</bind>
</comp>

<comp id="898" class="1004" name="or_ln32_3_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="1" slack="0"/>
<pin id="900" dir="0" index="1" bw="1" slack="0"/>
<pin id="901" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln32_3/17 "/>
</bind>
</comp>

<comp id="904" class="1004" name="select_ln28_4_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="1" slack="1"/>
<pin id="906" dir="0" index="1" bw="1" slack="0"/>
<pin id="907" dir="0" index="2" bw="1" slack="1"/>
<pin id="908" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_4/17 "/>
</bind>
</comp>

<comp id="910" class="1004" name="tmp_cast_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="34" slack="1"/>
<pin id="912" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast/17 "/>
</bind>
</comp>

<comp id="914" class="1004" name="tmp_5_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="1" slack="0"/>
<pin id="916" dir="0" index="1" bw="32" slack="1"/>
<pin id="917" dir="0" index="2" bw="6" slack="0"/>
<pin id="918" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/17 "/>
</bind>
</comp>

<comp id="921" class="1004" name="icmp_ln32_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="32" slack="1"/>
<pin id="923" dir="0" index="1" bw="32" slack="16"/>
<pin id="924" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/17 "/>
</bind>
</comp>

<comp id="925" class="1004" name="xor_ln32_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="1" slack="0"/>
<pin id="927" dir="0" index="1" bw="1" slack="0"/>
<pin id="928" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln32/17 "/>
</bind>
</comp>

<comp id="931" class="1004" name="or_ln32_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="1" slack="0"/>
<pin id="933" dir="0" index="1" bw="1" slack="0"/>
<pin id="934" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln32/17 "/>
</bind>
</comp>

<comp id="937" class="1004" name="or_ln32_2_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="1" slack="0"/>
<pin id="939" dir="0" index="1" bw="1" slack="0"/>
<pin id="940" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln32_2/17 "/>
</bind>
</comp>

<comp id="943" class="1004" name="add_ln29_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="3" slack="1"/>
<pin id="945" dir="0" index="1" bw="1" slack="0"/>
<pin id="946" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/17 "/>
</bind>
</comp>

<comp id="948" class="1004" name="add_ln29_cast_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="3" slack="0"/>
<pin id="950" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="add_ln29_cast/17 "/>
</bind>
</comp>

<comp id="952" class="1004" name="empty_30_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="4" slack="0"/>
<pin id="954" dir="0" index="1" bw="3" slack="0"/>
<pin id="955" dir="1" index="2" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_30/17 "/>
</bind>
</comp>

<comp id="958" class="1004" name="add_ln30_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="64" slack="1"/>
<pin id="960" dir="0" index="1" bw="64" slack="1"/>
<pin id="961" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/20 "/>
</bind>
</comp>

<comp id="962" class="1004" name="add_ln30_3_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="64" slack="1"/>
<pin id="964" dir="0" index="1" bw="63" slack="7"/>
<pin id="965" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_3/21 "/>
</bind>
</comp>

<comp id="966" class="1004" name="add_ln30_1_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="64" slack="0"/>
<pin id="968" dir="0" index="1" bw="64" slack="7"/>
<pin id="969" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_1/21 "/>
</bind>
</comp>

<comp id="971" class="1004" name="p_cast_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="4" slack="4"/>
<pin id="973" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/21 "/>
</bind>
</comp>

<comp id="975" class="1004" name="input_r_addr_1_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="64" slack="0"/>
<pin id="977" dir="0" index="1" bw="64" slack="1"/>
<pin id="978" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_1/22 "/>
</bind>
</comp>

<comp id="981" class="1004" name="sum_2_6_loc_load_load_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="32" slack="31"/>
<pin id="983" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_2_6_loc_load/32 "/>
</bind>
</comp>

<comp id="985" class="1004" name="sum_1_6_loc_load_load_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="32" slack="31"/>
<pin id="987" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_1_6_loc_load/32 "/>
</bind>
</comp>

<comp id="989" class="1004" name="sum_0_6_loc_load_load_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="32" slack="31"/>
<pin id="991" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_0_6_loc_load/32 "/>
</bind>
</comp>

<comp id="993" class="1004" name="add_ln29_1_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="2" slack="16"/>
<pin id="995" dir="0" index="1" bw="1" slack="0"/>
<pin id="996" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_1/32 "/>
</bind>
</comp>

<comp id="998" class="1004" name="zext_ln26_2_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="63" slack="1"/>
<pin id="1000" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_2/33 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="add_ln26_1_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="63" slack="0"/>
<pin id="1003" dir="0" index="1" bw="64" slack="3"/>
<pin id="1004" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/33 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="input_r_addr_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="64" slack="0"/>
<pin id="1008" dir="0" index="1" bw="64" slack="1"/>
<pin id="1009" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr/34 "/>
</bind>
</comp>

<comp id="1012" class="1005" name="x_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="31" slack="0"/>
<pin id="1014" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="1019" class="1005" name="sum_0_1_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="32" slack="9"/>
<pin id="1021" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="sum_0_1 "/>
</bind>
</comp>

<comp id="1025" class="1005" name="sum_1_1_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="32" slack="9"/>
<pin id="1027" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="sum_1_1 "/>
</bind>
</comp>

<comp id="1031" class="1005" name="sum_2_1_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="32" slack="9"/>
<pin id="1033" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="sum_2_1 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="y_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="31" slack="0"/>
<pin id="1039" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="1044" class="1005" name="indvar_flatten12_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="64" slack="0"/>
<pin id="1046" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten12 "/>
</bind>
</comp>

<comp id="1051" class="1005" name="channels_read_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="32" slack="1"/>
<pin id="1053" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="channels_read "/>
</bind>
</comp>

<comp id="1061" class="1005" name="height_read_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="32" slack="4"/>
<pin id="1063" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="height_read "/>
</bind>
</comp>

<comp id="1069" class="1005" name="width_read_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="32" slack="1"/>
<pin id="1071" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="width_read "/>
</bind>
</comp>

<comp id="1079" class="1005" name="output_r_offset_read_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="64" slack="8"/>
<pin id="1081" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="output_r_offset_read "/>
</bind>
</comp>

<comp id="1085" class="1005" name="image_r_read_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="64" slack="13"/>
<pin id="1087" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opset="image_r_read "/>
</bind>
</comp>

<comp id="1090" class="1005" name="sum_0_6_loc_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="32" slack="29"/>
<pin id="1092" dir="1" index="1" bw="32" slack="29"/>
</pin_list>
<bind>
<opset="sum_0_6_loc "/>
</bind>
</comp>

<comp id="1096" class="1005" name="sum_1_6_loc_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="32" slack="29"/>
<pin id="1098" dir="1" index="1" bw="32" slack="29"/>
</pin_list>
<bind>
<opset="sum_1_6_loc "/>
</bind>
</comp>

<comp id="1102" class="1005" name="sum_2_6_loc_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="32" slack="29"/>
<pin id="1104" dir="1" index="1" bw="32" slack="29"/>
</pin_list>
<bind>
<opset="sum_2_6_loc "/>
</bind>
</comp>

<comp id="1108" class="1005" name="sum_0_21_loc_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="32" slack="9"/>
<pin id="1110" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="sum_0_21_loc "/>
</bind>
</comp>

<comp id="1114" class="1005" name="sum_1_2_loc_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="32" slack="9"/>
<pin id="1116" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="sum_1_2_loc "/>
</bind>
</comp>

<comp id="1120" class="1005" name="sum_2_2_loc_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="32" slack="9"/>
<pin id="1122" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="sum_2_2_loc "/>
</bind>
</comp>

<comp id="1126" class="1005" name="icmp_ln25_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="1" slack="1"/>
<pin id="1128" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln25 "/>
</bind>
</comp>

<comp id="1131" class="1005" name="cmp222_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="1" slack="7"/>
<pin id="1133" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="cmp222 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="empty_25_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="2" slack="8"/>
<pin id="1139" dir="1" index="1" bw="2" slack="8"/>
</pin_list>
<bind>
<opset="empty_25 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="mul_ln25_1_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="32" slack="1"/>
<pin id="1144" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln25_1 "/>
</bind>
</comp>

<comp id="1147" class="1005" name="wide_trip_count_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="64" slack="1"/>
<pin id="1149" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="wide_trip_count "/>
</bind>
</comp>

<comp id="1153" class="1005" name="wide_trip_count37_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="64" slack="1"/>
<pin id="1155" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="wide_trip_count37 "/>
</bind>
</comp>

<comp id="1159" class="1005" name="mul_ln25_2_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="32" slack="1"/>
<pin id="1161" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln25_2 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="zext_ln6_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="64" slack="1"/>
<pin id="1166" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln6 "/>
</bind>
</comp>

<comp id="1169" class="1005" name="add_ln25_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="33" slack="1"/>
<pin id="1171" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="add_ln25 "/>
</bind>
</comp>

<comp id="1175" class="1005" name="empty_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="32" slack="1"/>
<pin id="1177" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="1180" class="1005" name="channels_cast19_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="63" slack="3"/>
<pin id="1182" dir="1" index="1" bw="63" slack="3"/>
</pin_list>
<bind>
<opset="channels_cast19 "/>
</bind>
</comp>

<comp id="1185" class="1005" name="sext_ln25_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="34" slack="7"/>
<pin id="1187" dir="1" index="1" bw="34" slack="7"/>
</pin_list>
<bind>
<opset="sext_ln25 "/>
</bind>
</comp>

<comp id="1190" class="1005" name="mul_ln25_reg_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="64" slack="2"/>
<pin id="1192" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln25 "/>
</bind>
</comp>

<comp id="1196" class="1005" name="output_r_addr_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="8" slack="2"/>
<pin id="1198" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="output_r_addr "/>
</bind>
</comp>

<comp id="1201" class="1005" name="zext_ln42_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="32" slack="13"/>
<pin id="1203" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="zext_ln42 "/>
</bind>
</comp>

<comp id="1206" class="1005" name="empty_26_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="32" slack="9"/>
<pin id="1208" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="empty_26 "/>
</bind>
</comp>

<comp id="1211" class="1005" name="mul_ln6_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="64" slack="1"/>
<pin id="1213" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln6 "/>
</bind>
</comp>

<comp id="1219" class="1005" name="add_ln25_3_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="64" slack="6"/>
<pin id="1221" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="add_ln25_3 "/>
</bind>
</comp>

<comp id="1233" class="1005" name="select_ln25_1_reg_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="31" slack="2"/>
<pin id="1235" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="select_ln25_1 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="select_ln25_2_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="31" slack="1"/>
<pin id="1242" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="select_ln25_2 "/>
</bind>
</comp>

<comp id="1247" class="1005" name="zext_ln25_2_reg_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="64" slack="1"/>
<pin id="1249" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln25_2 "/>
</bind>
</comp>

<comp id="1252" class="1005" name="zext_ln26_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="63" slack="1"/>
<pin id="1254" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

<comp id="1257" class="1005" name="mul_ln25_3_reg_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="64" slack="1"/>
<pin id="1259" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln25_3 "/>
</bind>
</comp>

<comp id="1262" class="1005" name="zext_ln25_1_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="32" slack="1"/>
<pin id="1264" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln25_1 "/>
</bind>
</comp>

<comp id="1268" class="1005" name="add_ln25_2_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="64" slack="3"/>
<pin id="1270" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="add_ln25_2 "/>
</bind>
</comp>

<comp id="1274" class="1005" name="zext_ln26_3_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="32" slack="2"/>
<pin id="1276" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln26_3 "/>
</bind>
</comp>

<comp id="1288" class="1005" name="mul_ln26_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="63" slack="2"/>
<pin id="1290" dir="1" index="1" bw="63" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln26 "/>
</bind>
</comp>

<comp id="1293" class="1005" name="zext_ln28_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="64" slack="7"/>
<pin id="1295" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln28 "/>
</bind>
</comp>

<comp id="1298" class="1005" name="empty_27_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="32" slack="1"/>
<pin id="1300" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_27 "/>
</bind>
</comp>

<comp id="1304" class="1005" name="or_ln32_1_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="1" slack="1"/>
<pin id="1306" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln32_1 "/>
</bind>
</comp>

<comp id="1312" class="1005" name="add_ln28_1_reg_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="4" slack="0"/>
<pin id="1314" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln28_1 "/>
</bind>
</comp>

<comp id="1317" class="1005" name="icmp_ln29_reg_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="1" slack="1"/>
<pin id="1319" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln29 "/>
</bind>
</comp>

<comp id="1322" class="1005" name="select_ln28_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="2" slack="16"/>
<pin id="1324" dir="1" index="1" bw="2" slack="16"/>
</pin_list>
<bind>
<opset="select_ln28 "/>
</bind>
</comp>

<comp id="1327" class="1005" name="select_ln28_1_reg_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="3" slack="1"/>
<pin id="1329" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28_1 "/>
</bind>
</comp>

<comp id="1332" class="1005" name="select_ln28_2_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="2" slack="0"/>
<pin id="1334" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln28_2 "/>
</bind>
</comp>

<comp id="1338" class="1005" name="p_mid13_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="32" slack="1"/>
<pin id="1340" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_mid13 "/>
</bind>
</comp>

<comp id="1344" class="1005" name="select_ln28_3_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="3" slack="1"/>
<pin id="1346" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28_3 "/>
</bind>
</comp>

<comp id="1349" class="1005" name="trunc_ln28_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="2" slack="1"/>
<pin id="1351" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln28 "/>
</bind>
</comp>

<comp id="1354" class="1005" name="select_ln28_5_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="3" slack="1"/>
<pin id="1356" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28_5 "/>
</bind>
</comp>

<comp id="1359" class="1005" name="tmp_reg_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="34" slack="1"/>
<pin id="1361" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1364" class="1005" name="add_ln30_2_reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="32" slack="1"/>
<pin id="1366" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30_2 "/>
</bind>
</comp>

<comp id="1370" class="1005" name="add_ln26_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="63" slack="1"/>
<pin id="1372" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="add_ln26 "/>
</bind>
</comp>

<comp id="1375" class="1005" name="zext_ln28_1_reg_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="64" slack="1"/>
<pin id="1377" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln28_1 "/>
</bind>
</comp>

<comp id="1380" class="1005" name="tmp_cast_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="64" slack="1"/>
<pin id="1382" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="1385" class="1005" name="or_ln32_2_reg_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="1" slack="4"/>
<pin id="1387" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln32_2 "/>
</bind>
</comp>

<comp id="1389" class="1005" name="add_ln29_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="3" slack="1"/>
<pin id="1391" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln29 "/>
</bind>
</comp>

<comp id="1394" class="1005" name="empty_30_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="4" slack="4"/>
<pin id="1396" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="empty_30 "/>
</bind>
</comp>

<comp id="1399" class="1005" name="mul_ln28_reg_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="64" slack="1"/>
<pin id="1401" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28 "/>
</bind>
</comp>

<comp id="1404" class="1005" name="tmp1_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="64" slack="1"/>
<pin id="1406" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="1409" class="1005" name="add_ln30_reg_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="64" slack="1"/>
<pin id="1411" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30 "/>
</bind>
</comp>

<comp id="1414" class="1005" name="add_ln30_1_reg_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="64" slack="1"/>
<pin id="1416" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30_1 "/>
</bind>
</comp>

<comp id="1420" class="1005" name="kernel_addr_reg_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="4" slack="8"/>
<pin id="1422" dir="1" index="1" bw="4" slack="8"/>
</pin_list>
<bind>
<opset="kernel_addr "/>
</bind>
</comp>

<comp id="1425" class="1005" name="input_r_addr_1_reg_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="8" slack="1"/>
<pin id="1427" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_1 "/>
</bind>
</comp>

<comp id="1430" class="1005" name="kernel_load_reg_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="32" slack="1"/>
<pin id="1432" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_load "/>
</bind>
</comp>

<comp id="1435" class="1005" name="add_ln29_1_reg_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="2" slack="1"/>
<pin id="1437" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln29_1 "/>
</bind>
</comp>

<comp id="1440" class="1005" name="add_ln26_1_reg_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="64" slack="1"/>
<pin id="1442" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln26_1 "/>
</bind>
</comp>

<comp id="1446" class="1005" name="input_r_addr_reg_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="8" slack="1"/>
<pin id="1448" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="137"><net_src comp="16" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="16" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="16" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="22" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="22" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="22" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="22" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="22" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="22" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="18" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="12" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="18" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="10" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="18" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="8" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="20" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="6" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="20" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="4" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="86" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="223"><net_src comp="126" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="229"><net_src comp="126" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="132" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="236"><net_src comp="14" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="32" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="246"><net_src comp="96" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="247" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="258"><net_src comp="98" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="255" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="30" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="266" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="286"><net_src comp="280" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="296"><net_src comp="290" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="306"><net_src comp="300" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="310"><net_src comp="30" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="317"><net_src comp="307" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="321"><net_src comp="96" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="328"><net_src comp="318" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="332"><net_src comp="329" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="339"><net_src comp="277" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="340"><net_src comp="333" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="344"><net_src comp="341" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="351"><net_src comp="287" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="352"><net_src comp="345" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="356"><net_src comp="353" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="363"><net_src comp="297" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="364"><net_src comp="357" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="374"><net_src comp="90" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="388"><net_src comp="128" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="389"><net_src comp="277" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="390"><net_src comp="287" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="391"><net_src comp="297" pin="1"/><net_sink comp="375" pin=3"/></net>

<net id="392"><net_src comp="0" pin="0"/><net_sink comp="375" pin=4"/></net>

<net id="393"><net_src comp="238" pin="3"/><net_sink comp="375" pin=7"/></net>

<net id="405"><net_src comp="130" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="406"><net_src comp="2" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="407"><net_src comp="0" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="408"><net_src comp="297" pin="1"/><net_sink comp="394" pin=4"/></net>

<net id="409"><net_src comp="287" pin="1"/><net_sink comp="394" pin=5"/></net>

<net id="410"><net_src comp="277" pin="1"/><net_sink comp="394" pin=6"/></net>

<net id="442"><net_src comp="182" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="188" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="24" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="182" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="24" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="182" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="26" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="466"><net_src comp="455" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="439" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="468"><net_src comp="28" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="474"><net_src comp="449" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="461" pin="3"/><net_sink comp="469" pin=1"/></net>

<net id="476"><net_src comp="30" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="481"><net_src comp="32" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="486"><net_src comp="34" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="491"><net_src comp="34" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="495"><net_src comp="492" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="499"><net_src comp="496" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="504"><net_src comp="501" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="509"><net_src comp="24" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="517"><net_src comp="510" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="36" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="505" pin="2"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="519" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="24" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="536"><net_src comp="524" pin="3"/><net_sink comp="531" pin=1"/></net>

<net id="537"><net_src comp="24" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="548"><net_src comp="541" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="82" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="553"><net_src comp="544" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="558"><net_src comp="84" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="563"><net_src comp="2" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="559" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="576"><net_src comp="554" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="568" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="578"><net_src comp="24" pin="0"/><net_sink comp="571" pin=2"/></net>

<net id="584"><net_src comp="571" pin="3"/><net_sink comp="579" pin=1"/></net>

<net id="585"><net_src comp="24" pin="0"/><net_sink comp="579" pin=2"/></net>

<net id="595"><net_src comp="586" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="600"><net_src comp="592" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="605"><net_src comp="589" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="610"><net_src comp="589" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="22" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="615"><net_src comp="612" pin="1"/><net_sink comp="365" pin=3"/></net>

<net id="619"><net_src comp="616" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="623"><net_src comp="620" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="631"><net_src comp="624" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="88" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="638"><net_src comp="596" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="639"><net_src comp="586" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="640"><net_src comp="34" pin="0"/><net_sink comp="633" pin=2"/></net>

<net id="646"><net_src comp="596" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="647"><net_src comp="624" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="648"><net_src comp="627" pin="2"/><net_sink comp="641" pin=2"/></net>

<net id="652"><net_src comp="649" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="656"><net_src comp="653" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="679"><net_src comp="411" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="683"><net_src comp="247" pin="4"/><net_sink comp="680" pin=0"/></net>

<net id="688"><net_src comp="680" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="694"><net_src comp="100" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="695"><net_src comp="102" pin="0"/><net_sink comp="689" pin=2"/></net>

<net id="704"><net_src comp="696" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="104" pin="0"/><net_sink comp="700" pin=1"/></net>

<net id="710"><net_src comp="689" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="700" pin="2"/><net_sink comp="706" pin=1"/></net>

<net id="716"><net_src comp="259" pin="4"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="106" pin="0"/><net_sink comp="712" pin=1"/></net>

<net id="722"><net_src comp="259" pin="4"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="108" pin="0"/><net_sink comp="718" pin=1"/></net>

<net id="728"><net_src comp="270" pin="4"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="110" pin="0"/><net_sink comp="724" pin=1"/></net>

<net id="734"><net_src comp="322" pin="4"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="112" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="741"><net_src comp="730" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="742"><net_src comp="30" pin="0"/><net_sink comp="736" pin=1"/></net>

<net id="743"><net_src comp="311" pin="4"/><net_sink comp="736" pin=2"/></net>

<net id="749"><net_src comp="730" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="750"><net_src comp="96" pin="0"/><net_sink comp="744" pin=1"/></net>

<net id="751"><net_src comp="322" pin="4"/><net_sink comp="744" pin=2"/></net>

<net id="756"><net_src comp="243" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="114" pin="0"/><net_sink comp="752" pin=1"/></net>

<net id="761"><net_src comp="752" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="767"><net_src comp="730" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="768"><net_src comp="724" pin="2"/><net_sink comp="762" pin=1"/></net>

<net id="769"><net_src comp="270" pin="4"/><net_sink comp="762" pin=2"/></net>

<net id="774"><net_src comp="758" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="779"><net_src comp="243" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="780"><net_src comp="112" pin="0"/><net_sink comp="775" pin=1"/></net>

<net id="786"><net_src comp="730" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="787"><net_src comp="775" pin="2"/><net_sink comp="781" pin=1"/></net>

<net id="788"><net_src comp="752" pin="2"/><net_sink comp="781" pin=2"/></net>

<net id="792"><net_src comp="781" pin="3"/><net_sink comp="789" pin=0"/></net>

<net id="798"><net_src comp="730" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="799"><net_src comp="752" pin="2"/><net_sink comp="793" pin=1"/></net>

<net id="800"><net_src comp="243" pin="1"/><net_sink comp="793" pin=2"/></net>

<net id="804"><net_src comp="744" pin="3"/><net_sink comp="801" pin=0"/></net>

<net id="808"><net_src comp="736" pin="3"/><net_sink comp="805" pin=0"/></net>

<net id="813"><net_src comp="805" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="818"><net_src comp="801" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="823"><net_src comp="116" pin="0"/><net_sink comp="819" pin=1"/></net>

<net id="828"><net_src comp="88" pin="0"/><net_sink comp="824" pin=1"/></net>

<net id="841"><net_src comp="280" pin="4"/><net_sink comp="837" pin=0"/></net>

<net id="846"><net_src comp="290" pin="4"/><net_sink comp="842" pin=0"/></net>

<net id="851"><net_src comp="300" pin="4"/><net_sink comp="847" pin=0"/></net>

<net id="856"><net_src comp="824" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="864"><net_src comp="857" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="873"><net_src comp="118" pin="0"/><net_sink comp="868" pin=0"/></net>

<net id="874"><net_src comp="30" pin="0"/><net_sink comp="868" pin=2"/></net>

<net id="879"><net_src comp="868" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="880"><net_src comp="865" pin="1"/><net_sink comp="875" pin=1"/></net>

<net id="886"><net_src comp="100" pin="0"/><net_sink comp="881" pin=0"/></net>

<net id="887"><net_src comp="102" pin="0"/><net_sink comp="881" pin=2"/></net>

<net id="896"><net_src comp="888" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="897"><net_src comp="104" pin="0"/><net_sink comp="892" pin=1"/></net>

<net id="902"><net_src comp="881" pin="3"/><net_sink comp="898" pin=0"/></net>

<net id="903"><net_src comp="892" pin="2"/><net_sink comp="898" pin=1"/></net>

<net id="909"><net_src comp="898" pin="2"/><net_sink comp="904" pin=1"/></net>

<net id="913"><net_src comp="910" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="919"><net_src comp="100" pin="0"/><net_sink comp="914" pin=0"/></net>

<net id="920"><net_src comp="102" pin="0"/><net_sink comp="914" pin=2"/></net>

<net id="929"><net_src comp="921" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="930"><net_src comp="104" pin="0"/><net_sink comp="925" pin=1"/></net>

<net id="935"><net_src comp="925" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="936"><net_src comp="914" pin="3"/><net_sink comp="931" pin=1"/></net>

<net id="941"><net_src comp="904" pin="3"/><net_sink comp="937" pin=0"/></net>

<net id="942"><net_src comp="931" pin="2"/><net_sink comp="937" pin=1"/></net>

<net id="947"><net_src comp="114" pin="0"/><net_sink comp="943" pin=1"/></net>

<net id="951"><net_src comp="943" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="956"><net_src comp="875" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="957"><net_src comp="948" pin="1"/><net_sink comp="952" pin=1"/></net>

<net id="970"><net_src comp="962" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="974"><net_src comp="971" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="979"><net_src comp="0" pin="0"/><net_sink comp="975" pin=0"/></net>

<net id="980"><net_src comp="975" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="984"><net_src comp="981" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="988"><net_src comp="985" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="992"><net_src comp="989" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="997"><net_src comp="110" pin="0"/><net_sink comp="993" pin=1"/></net>

<net id="1005"><net_src comp="998" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1010"><net_src comp="0" pin="0"/><net_sink comp="1006" pin=0"/></net>

<net id="1011"><net_src comp="1006" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="1015"><net_src comp="134" pin="1"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="1017"><net_src comp="1012" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="1018"><net_src comp="1012" pin="1"/><net_sink comp="852" pin=1"/></net>

<net id="1022"><net_src comp="138" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="1024"><net_src comp="1019" pin="1"/><net_sink comp="847" pin=1"/></net>

<net id="1028"><net_src comp="142" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="1030"><net_src comp="1025" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="1034"><net_src comp="146" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="1036"><net_src comp="1031" pin="1"/><net_sink comp="837" pin=1"/></net>

<net id="1040"><net_src comp="150" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="1042"><net_src comp="1037" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="1043"><net_src comp="1037" pin="1"/><net_sink comp="833" pin=1"/></net>

<net id="1047"><net_src comp="154" pin="1"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="1049"><net_src comp="1044" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="1050"><net_src comp="1044" pin="1"/><net_sink comp="829" pin=1"/></net>

<net id="1054"><net_src comp="182" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="1056"><net_src comp="1051" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="1057"><net_src comp="1051" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="1058"><net_src comp="1051" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="1059"><net_src comp="1051" pin="1"/><net_sink comp="375" pin=5"/></net>

<net id="1060"><net_src comp="1051" pin="1"/><net_sink comp="394" pin=3"/></net>

<net id="1064"><net_src comp="188" pin="2"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="1066"><net_src comp="1061" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="1067"><net_src comp="1061" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="1068"><net_src comp="1061" pin="1"/><net_sink comp="888" pin=1"/></net>

<net id="1072"><net_src comp="194" pin="2"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="1074"><net_src comp="1069" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="1075"><net_src comp="1069" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="1076"><net_src comp="1069" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="1077"><net_src comp="1069" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="1078"><net_src comp="1069" pin="1"/><net_sink comp="921" pin=1"/></net>

<net id="1082"><net_src comp="200" pin="2"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="1084"><net_src comp="1079" pin="1"/><net_sink comp="394" pin=7"/></net>

<net id="1088"><net_src comp="206" pin="2"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="1093"><net_src comp="158" pin="1"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="375" pin=10"/></net>

<net id="1095"><net_src comp="1090" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="1099"><net_src comp="162" pin="1"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="375" pin=9"/></net>

<net id="1101"><net_src comp="1096" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="1105"><net_src comp="166" pin="1"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="375" pin=8"/></net>

<net id="1107"><net_src comp="1102" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="1111"><net_src comp="170" pin="1"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="365" pin=6"/></net>

<net id="1113"><net_src comp="1108" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="1117"><net_src comp="174" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="365" pin=5"/></net>

<net id="1119"><net_src comp="1114" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="1123"><net_src comp="178" pin="1"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="365" pin=4"/></net>

<net id="1125"><net_src comp="1120" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="1129"><net_src comp="443" pin="2"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="1134"><net_src comp="449" pin="2"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="1136"><net_src comp="1131" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="1140"><net_src comp="469" pin="3"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="1145"><net_src comp="427" pin="2"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="1150"><net_src comp="492" pin="1"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="1152"><net_src comp="1147" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="1156"><net_src comp="496" pin="1"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="1158"><net_src comp="1153" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="1162"><net_src comp="423" pin="2"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="1167"><net_src comp="501" pin="1"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="1172"><net_src comp="513" pin="2"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="1174"><net_src comp="1169" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="1178"><net_src comp="531" pin="3"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="1183"><net_src comp="538" pin="1"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="1188"><net_src comp="550" pin="1"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="809" pin=1"/></net>

<net id="1193"><net_src comp="419" pin="2"/><net_sink comp="1190" pin=0"/></net>

<net id="1194"><net_src comp="1190" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="1195"><net_src comp="1190" pin="1"/><net_sink comp="860" pin=1"/></net>

<net id="1199"><net_src comp="559" pin="2"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="1204"><net_src comp="565" pin="1"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="1209"><net_src comp="579" pin="3"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="1214"><net_src comp="415" pin="2"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="1222"><net_src comp="606" pin="2"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="1236"><net_src comp="633" pin="3"/><net_sink comp="1233" pin=0"/></net>

<net id="1237"><net_src comp="1233" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="1238"><net_src comp="1233" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="1239"><net_src comp="1233" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="1243"><net_src comp="641" pin="3"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="1245"><net_src comp="1240" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="1246"><net_src comp="1240" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="1250"><net_src comp="649" pin="1"/><net_sink comp="1247" pin=0"/></net>

<net id="1251"><net_src comp="1247" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="1255"><net_src comp="653" pin="1"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="1260"><net_src comp="435" pin="2"/><net_sink comp="1257" pin=0"/></net>

<net id="1261"><net_src comp="1257" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="1265"><net_src comp="657" pin="1"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="1267"><net_src comp="1262" pin="1"/><net_sink comp="770" pin=1"/></net>

<net id="1271"><net_src comp="660" pin="2"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="966" pin=1"/></net>

<net id="1273"><net_src comp="1268" pin="1"/><net_sink comp="1001" pin=1"/></net>

<net id="1277"><net_src comp="664" pin="1"/><net_sink comp="1274" pin=0"/></net>

<net id="1278"><net_src comp="1274" pin="1"/><net_sink comp="814" pin=1"/></net>

<net id="1291"><net_src comp="411" pin="2"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="1296"><net_src comp="676" pin="1"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="962" pin=1"/></net>

<net id="1301"><net_src comp="684" pin="2"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="1303"><net_src comp="1298" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="1307"><net_src comp="706" pin="2"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="904" pin=2"/></net>

<net id="1315"><net_src comp="718" pin="2"/><net_sink comp="1312" pin=0"/></net>

<net id="1316"><net_src comp="1312" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="1320"><net_src comp="730" pin="2"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="1325"><net_src comp="736" pin="3"/><net_sink comp="1322" pin=0"/></net>

<net id="1326"><net_src comp="1322" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="1330"><net_src comp="744" pin="3"/><net_sink comp="1327" pin=0"/></net>

<net id="1331"><net_src comp="1327" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="1335"><net_src comp="762" pin="3"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="1337"><net_src comp="1332" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="1341"><net_src comp="770" pin="2"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="881" pin=1"/></net>

<net id="1343"><net_src comp="1338" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="1347"><net_src comp="781" pin="3"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="1352"><net_src comp="789" pin="1"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="868" pin=1"/></net>

<net id="1357"><net_src comp="793" pin="3"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="1362"><net_src comp="809" pin="2"/><net_sink comp="1359" pin=0"/></net>

<net id="1363"><net_src comp="1359" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="1367"><net_src comp="814" pin="2"/><net_sink comp="1364" pin=0"/></net>

<net id="1368"><net_src comp="1364" pin="1"/><net_sink comp="914" pin=1"/></net>

<net id="1369"><net_src comp="1364" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="1373"><net_src comp="819" pin="2"/><net_sink comp="1370" pin=0"/></net>

<net id="1374"><net_src comp="1370" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1378"><net_src comp="857" pin="1"/><net_sink comp="1375" pin=0"/></net>

<net id="1379"><net_src comp="1375" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="1383"><net_src comp="910" pin="1"/><net_sink comp="1380" pin=0"/></net>

<net id="1384"><net_src comp="1380" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="1388"><net_src comp="937" pin="2"/><net_sink comp="1385" pin=0"/></net>

<net id="1392"><net_src comp="943" pin="2"/><net_sink comp="1389" pin=0"/></net>

<net id="1393"><net_src comp="1389" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="1397"><net_src comp="952" pin="2"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="1402"><net_src comp="860" pin="2"/><net_sink comp="1399" pin=0"/></net>

<net id="1403"><net_src comp="1399" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="1407"><net_src comp="431" pin="2"/><net_sink comp="1404" pin=0"/></net>

<net id="1408"><net_src comp="1404" pin="1"/><net_sink comp="958" pin=1"/></net>

<net id="1412"><net_src comp="958" pin="2"/><net_sink comp="1409" pin=0"/></net>

<net id="1413"><net_src comp="1409" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="1417"><net_src comp="966" pin="2"/><net_sink comp="1414" pin=0"/></net>

<net id="1418"><net_src comp="1414" pin="1"/><net_sink comp="975" pin=1"/></net>

<net id="1419"><net_src comp="1414" pin="1"/><net_sink comp="375" pin=6"/></net>

<net id="1423"><net_src comp="231" pin="3"/><net_sink comp="1420" pin=0"/></net>

<net id="1424"><net_src comp="1420" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="1428"><net_src comp="975" pin="2"/><net_sink comp="1425" pin=0"/></net>

<net id="1429"><net_src comp="1425" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="1433"><net_src comp="238" pin="3"/><net_sink comp="1430" pin=0"/></net>

<net id="1434"><net_src comp="1430" pin="1"/><net_sink comp="375" pin=7"/></net>

<net id="1438"><net_src comp="993" pin="2"/><net_sink comp="1435" pin=0"/></net>

<net id="1439"><net_src comp="1435" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="1443"><net_src comp="1001" pin="2"/><net_sink comp="1440" pin=0"/></net>

<net id="1444"><net_src comp="1440" pin="1"/><net_sink comp="1006" pin=1"/></net>

<net id="1445"><net_src comp="1440" pin="1"/><net_sink comp="394" pin=8"/></net>

<net id="1449"><net_src comp="1006" pin="2"/><net_sink comp="1446" pin=0"/></net>

<net id="1450"><net_src comp="1446" pin="1"/><net_sink comp="224" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {9 42 43 44 45 46 47 48 }
 - Input state : 
	Port: applyConvolution : input_r | {22 23 24 25 26 27 28 29 30 31 34 35 36 37 38 39 40 41 42 43 }
	Port: applyConvolution : image_r | {1 }
	Port: applyConvolution : output_r_offset | {1 }
	Port: applyConvolution : width | {1 }
	Port: applyConvolution : height | {1 }
	Port: applyConvolution : channels | {1 }
	Port: applyConvolution : kernel | {29 30 }
  - Chain level:
	State 1
		select_ln34 : 1
		empty_25 : 2
		store_ln0 : 1
		store_ln25 : 1
		store_ln26 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
		mul_ln25 : 1
		mul_ln6 : 1
	State 8
		add_ln25 : 1
		and_ln25 : 1
		select_ln25 : 1
		empty : 2
	State 9
		xor_ln25 : 1
		sext_ln25 : 1
		empty_24 : 1
		select_ln42 : 1
		empty_26 : 2
	State 10
		zext_ln26_1 : 1
		icmp_ln26 : 2
		icmp_ln25_3 : 1
		add_ln25_3 : 1
		br_ln25 : 2
		add_ln25_1 : 1
		select_ln25_1 : 3
		select_ln25_2 : 3
		call_ln0 : 1
	State 11
		mul_ln25_3 : 1
	State 12
		mul_ln26 : 1
	State 13
	State 14
		zext_ln28 : 1
	State 15
		sext_ln28 : 1
		empty_27 : 2
	State 16
		rev : 1
		or_ln32_1 : 1
		icmp_ln28 : 1
		add_ln28_1 : 1
		br_ln28 : 2
		add_ln28 : 1
		icmp_ln29 : 1
		select_ln28 : 2
		select_ln28_1 : 2
		sext_ln28_1 : 1
		select_ln28_2 : 2
		p_mid13 : 2
		select_ln28_3 : 2
		trunc_ln28 : 3
		select_ln28_5 : 2
		sext_ln29 : 3
		zext_ln29 : 3
		tmp : 4
		add_ln30_2 : 4
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln26 : 1
	State 17
		mul_ln28 : 1
		empty_29 : 1
		rev71 : 1
		or_ln32_3 : 1
		select_ln28_4 : 1
		tmp1 : 1
		xor_ln32 : 1
		or_ln32 : 1
		or_ln32_2 : 2
		add_ln29_cast : 1
		empty_30 : 2
	State 18
	State 19
	State 20
	State 21
		add_ln30_1 : 1
		kernel_addr : 1
	State 22
		empty_28 : 1
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
		call_ln30 : 1
	State 31
	State 32
		sum_2_9 : 1
		sum_1_9 : 1
		sum_0_9 : 1
	State 33
		add_ln26_1 : 1
	State 34
		empty_31 : 1
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------|---------|---------|---------|---------|
| Operation|                    Functional Unit                   |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|          |        grp_applyConvolution_Pipeline_1_fu_365        |    0    |    0    |    98   |    20   |
|   call   | grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375 |    5    |  1.588  |   905   |   1015  |
|          | grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_394 |    0    |    0    |   172   |   520   |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|          |                      grp_fu_411                      |    4    |    0    |   166   |    49   |
|          |                      grp_fu_415                      |    4    |    0    |   166   |    49   |
|          |                      grp_fu_419                      |    4    |    0    |   166   |    49   |
|    mul   |                      grp_fu_423                      |    3    |    0    |   166   |    49   |
|          |                      grp_fu_427                      |    3    |    0    |   166   |    49   |
|          |                      grp_fu_431                      |    4    |    0    |   174   |    53   |
|          |                      grp_fu_435                      |    7    |    0    |    34   |    47   |
|          |                      grp_fu_860                      |    0    |    0    |    34   |    47   |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|          |                    add_ln25_fu_513                   |    0    |    0    |    0    |    39   |
|          |                   add_ln25_3_fu_606                  |    0    |    0    |    0    |    71   |
|          |                   add_ln25_1_fu_627                  |    0    |    0    |    0    |    38   |
|          |                   add_ln25_2_fu_660                  |    0    |    0    |    0    |    71   |
|          |                    empty_27_fu_684                   |    0    |    0    |    0    |    38   |
|          |                   add_ln28_1_fu_718                  |    0    |    0    |    0    |    13   |
|          |                    add_ln28_fu_724                   |    0    |    0    |    0    |    10   |
|          |              indvars_iv_next2317_fu_752              |    0    |    0    |    0    |    11   |
|          |                    p_mid13_fu_770                    |    0    |    0    |    0    |    38   |
|          |             indvars_iv_next23_mid1_fu_775            |    0    |    0    |    0    |    11   |
|    add   |                      tmp_fu_809                      |    0    |    0    |    0    |    40   |
|          |                   add_ln30_2_fu_814                  |    0    |    0    |    0    |    38   |
|          |                    add_ln26_fu_819                   |    0    |    0    |    0    |    70   |
|          |                   add_ln26_2_fu_824                  |    0    |    0    |    0    |    38   |
|          |                    add_ln29_fu_943                   |    0    |    0    |    0    |    11   |
|          |                    empty_30_fu_952                   |    0    |    0    |    0    |    7    |
|          |                    add_ln30_fu_958                   |    0    |    0    |    0    |    71   |
|          |                   add_ln30_3_fu_962                  |    0    |    0    |    0    |    64   |
|          |                   add_ln30_1_fu_966                  |    0    |    0    |    0    |    64   |
|          |                   add_ln29_1_fu_993                  |    0    |    0    |    0    |    10   |
|          |                  add_ln26_1_fu_1001                  |    0    |    0    |    0    |    71   |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|          |                   icmp_ln25_fu_443                   |    0    |    0    |    0    |    39   |
|          |                     cmp222_fu_449                    |    0    |    0    |    0    |    39   |
|          |                  icmp_ln25_1_fu_455                  |    0    |    0    |    0    |    39   |
|          |                     cmp28_fu_505                     |    0    |    0    |    0    |    39   |
|          |                  icmp_ln25_2_fu_554                  |    0    |    0    |    0    |    40   |
|   icmp   |                   icmp_ln26_fu_596                   |    0    |    0    |    0    |    39   |
|          |                  icmp_ln25_3_fu_601                  |    0    |    0    |    0    |    71   |
|          |                      slt_fu_696                      |    0    |    0    |    0    |    39   |
|          |                   icmp_ln28_fu_712                   |    0    |    0    |    0    |    13   |
|          |                   icmp_ln29_fu_730                   |    0    |    0    |    0    |    11   |
|          |                     slt70_fu_888                     |    0    |    0    |    0    |    39   |
|          |                   icmp_ln32_fu_921                   |    0    |    0    |    0    |    39   |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|          |                  select_ln34_fu_461                  |    0    |    0    |    0    |    2    |
|          |                    empty_25_fu_469                   |    0    |    0    |    0    |    2    |
|          |                  select_ln25_fu_524                  |    0    |    0    |    0    |    32   |
|          |                     empty_fu_531                     |    0    |    0    |    0    |    32   |
|          |                  select_ln42_fu_571                  |    0    |    0    |    0    |    32   |
|          |                    empty_26_fu_579                   |    0    |    0    |    0    |    32   |
|  select  |                 select_ln25_1_fu_633                 |    0    |    0    |    0    |    31   |
|          |                 select_ln25_2_fu_641                 |    0    |    0    |    0    |    31   |
|          |                  select_ln28_fu_736                  |    0    |    0    |    0    |    2    |
|          |                 select_ln28_1_fu_744                 |    0    |    0    |    0    |    3    |
|          |                 select_ln28_2_fu_762                 |    0    |    0    |    0    |    2    |
|          |                 select_ln28_3_fu_781                 |    0    |    0    |    0    |    3    |
|          |                 select_ln28_5_fu_793                 |    0    |    0    |    0    |    3    |
|          |                 select_ln28_4_fu_904                 |    0    |    0    |    0    |    2    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|          |                    xor_ln25_fu_544                   |    0    |    0    |    0    |    33   |
|    xor   |                      rev_fu_700                      |    0    |    0    |    0    |    2    |
|          |                     rev71_fu_892                     |    0    |    0    |    0    |    2    |
|          |                    xor_ln32_fu_925                   |    0    |    0    |    0    |    2    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|          |                   or_ln32_1_fu_706                   |    0    |    0    |    0    |    2    |
|    or    |                   or_ln32_3_fu_898                   |    0    |    0    |    0    |    2    |
|          |                    or_ln32_fu_931                    |    0    |    0    |    0    |    2    |
|          |                   or_ln32_2_fu_937                   |    0    |    0    |    0    |    2    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|    sub   |                    empty_29_fu_875                   |    0    |    0    |    0    |    7    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|    and   |                    and_ln25_fu_519                   |    0    |    0    |    0    |    2    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|          |               channels_read_read_fu_182              |    0    |    0    |    0    |    0    |
|          |                height_read_read_fu_188               |    0    |    0    |    0    |    0    |
|   read   |                width_read_read_fu_194                |    0    |    0    |    0    |    0    |
|          |           output_r_offset_read_read_fu_200           |    0    |    0    |    0    |    0    |
|          |               image_r_read_read_fu_206               |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
| writeresp|                 grp_writeresp_fu_212                 |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|  readreq |                  grp_readreq_fu_218                  |    0    |    0    |    0    |    0    |
|          |                  grp_readreq_fu_224                  |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|          |                   trunc_ln6_fu_439                   |    0    |    0    |    0    |    0    |
|   trunc  |                   trunc_ln42_fu_568                  |    0    |    0    |    0    |    0    |
|          |                   trunc_ln28_fu_789                  |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|          |                wide_trip_count_fu_492                |    0    |    0    |    0    |    0    |
|          |               wide_trip_count37_fu_496               |    0    |    0    |    0    |    0    |
|          |                    zext_ln6_fu_501                   |    0    |    0    |    0    |    0    |
|          |                 channels_cast_fu_510                 |    0    |    0    |    0    |    0    |
|          |                channels_cast19_fu_538                |    0    |    0    |    0    |    0    |
|          |                   zext_ln25_fu_541                   |    0    |    0    |    0    |    0    |
|          |                   zext_ln42_fu_565                   |    0    |    0    |    0    |    0    |
|          |                  zext_ln26_1_fu_592                  |    0    |    0    |    0    |    0    |
|          |                  zext_ln25_2_fu_649                  |    0    |    0    |    0    |    0    |
|   zext   |                   zext_ln26_fu_653                   |    0    |    0    |    0    |    0    |
|          |                  zext_ln25_1_fu_657                  |    0    |    0    |    0    |    0    |
|          |                  zext_ln26_3_fu_664                  |    0    |    0    |    0    |    0    |
|          |                   zext_ln28_fu_676                   |    0    |    0    |    0    |    0    |
|          |                   zext_ln29_fu_805                   |    0    |    0    |    0    |    0    |
|          |                  zext_ln28_1_fu_857                  |    0    |    0    |    0    |    0    |
|          |              select_ln28_3_cast43_fu_865             |    0    |    0    |    0    |    0    |
|          |                 add_ln29_cast_fu_948                 |    0    |    0    |    0    |    0    |
|          |                     p_cast_fu_971                    |    0    |    0    |    0    |    0    |
|          |                  zext_ln26_2_fu_998                  |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|          |                   sext_ln25_fu_550                   |    0    |    0    |    0    |    0    |
|          |                   sext_ln28_fu_680                   |    0    |    0    |    0    |    0    |
|   sext   |                  sext_ln28_1_fu_758                  |    0    |    0    |    0    |    0    |
|          |                   sext_ln29_fu_801                   |    0    |    0    |    0    |    0    |
|          |                    tmp_cast_fu_910                   |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|          |                     tmp_3_fu_689                     |    0    |    0    |    0    |    0    |
| bitselect|                     tmp_4_fu_881                     |    0    |    0    |    0    |    0    |
|          |                     tmp_5_fu_914                     |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                     tmp_1_fu_868                     |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                      |    34   |  1.588  |   2247  |   3483  |
|----------|------------------------------------------------------|---------|---------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
|kernel|    0   |   32   |    5   |
+------+--------+--------+--------+
| Total|    0   |   32   |    5   |
+------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     add_ln25_2_reg_1268     |   64   |
|     add_ln25_3_reg_1219     |   64   |
|      add_ln25_reg_1169      |   33   |
|     add_ln26_1_reg_1440     |   64   |
|      add_ln26_reg_1370      |   63   |
|     add_ln28_1_reg_1312     |    4   |
|     add_ln29_1_reg_1435     |    2   |
|      add_ln29_reg_1389      |    3   |
|     add_ln30_1_reg_1414     |   64   |
|     add_ln30_2_reg_1364     |   32   |
|      add_ln30_reg_1409      |   64   |
|   channels_cast19_reg_1180  |   63   |
|    channels_read_reg_1051   |   32   |
|       cmp222_reg_1131       |    1   |
|      empty_25_reg_1137      |    2   |
|      empty_26_reg_1206      |   32   |
|      empty_27_reg_1298      |   32   |
|      empty_30_reg_1394      |    4   |
|        empty_reg_1175       |   32   |
|     height_read_reg_1061    |   32   |
|      icmp_ln25_reg_1126     |    1   |
|      icmp_ln29_reg_1317     |    1   |
|    image_r_read_reg_1085    |   64   |
|       indvar4_reg_307       |    2   |
|  indvar_flatten12_reg_1044  |   64   |
|    indvar_flatten_reg_255   |    4   |
|        indvar_reg_266       |    2   |
|   input_r_addr_1_reg_1425   |    8   |
|    input_r_addr_reg_1446    |    8   |
|     kernel_addr_reg_1420    |    4   |
|     kernel_load_reg_1430    |   32   |
|          kx_reg_318         |    3   |
|          ky_reg_243         |    3   |
|     mul_ln25_1_reg_1142     |   32   |
|     mul_ln25_2_reg_1159     |   32   |
|     mul_ln25_3_reg_1257     |   64   |
|      mul_ln25_reg_1190      |   64   |
|      mul_ln26_reg_1288      |   63   |
|      mul_ln28_reg_1399      |   64   |
|       mul_ln6_reg_1211      |   64   |
|      or_ln32_1_reg_1304     |    1   |
|      or_ln32_2_reg_1385     |    1   |
|    output_r_addr_reg_1196   |    8   |
|output_r_offset_read_reg_1079|   64   |
|       p_mid13_reg_1338      |   32   |
|    select_ln25_1_reg_1233   |   31   |
|    select_ln25_2_reg_1240   |   31   |
|    select_ln28_1_reg_1327   |    3   |
|    select_ln28_2_reg_1332   |    2   |
|    select_ln28_3_reg_1344   |    3   |
|    select_ln28_5_reg_1354   |    3   |
|     select_ln28_reg_1322    |    2   |
|      sext_ln25_reg_1185     |   34   |
|       sum_0_1_reg_1019      |   32   |
|    sum_0_21_loc_reg_1108    |   32   |
|       sum_0_5_reg_297       |   32   |
|     sum_0_6_loc_reg_1090    |   32   |
|       sum_0_9_reg_353       |   32   |
|       sum_1_1_reg_1025      |   32   |
|     sum_1_2_loc_reg_1114    |   32   |
|       sum_1_5_reg_287       |   32   |
|     sum_1_6_loc_reg_1096    |   32   |
|       sum_1_9_reg_341       |   32   |
|       sum_2_1_reg_1031      |   32   |
|     sum_2_2_loc_reg_1120    |   32   |
|       sum_2_5_reg_277       |   32   |
|     sum_2_6_loc_reg_1102    |   32   |
|       sum_2_9_reg_329       |   32   |
|        tmp1_reg_1404        |   64   |
|      tmp_cast_reg_1380      |   64   |
|         tmp_reg_1359        |   34   |
|     trunc_ln28_reg_1349     |    2   |
|  wide_trip_count37_reg_1153 |   64   |
|   wide_trip_count_reg_1147  |   64   |
|     width_read_reg_1069     |   32   |
|          x_reg_1012         |   31   |
|          y_reg_1037         |   31   |
|     zext_ln25_1_reg_1262    |   32   |
|     zext_ln25_2_reg_1247    |   64   |
|     zext_ln26_3_reg_1274    |   32   |
|      zext_ln26_reg_1252     |   63   |
|     zext_ln28_1_reg_1375    |   64   |
|      zext_ln28_reg_1293     |   64   |
|      zext_ln42_reg_1201     |   32   |
|      zext_ln6_reg_1164      |   64   |
+-----------------------------+--------+
|            Total            |  2762  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------------|------|------|------|--------||---------||---------|
|                         Comp                         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------------|------|------|------|--------||---------||---------|
|                 grp_writeresp_fu_212                 |  p0  |   2  |   1  |    2   |
|                 grp_writeresp_fu_212                 |  p1  |   2  |   8  |   16   ||    9    |
|                  grp_readreq_fu_218                  |  p1  |   2  |   8  |   16   ||    9    |
|                  grp_readreq_fu_224                  |  p1  |   2  |   8  |   16   ||    9    |
|                      ky_reg_243                      |  p0  |   2  |   3  |    6   ||    9    |
| grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375 |  p7  |   2  |  32  |   64   ||    9    |
|                      grp_fu_411                      |  p0  |   2  |  31  |   62   ||    9    |
|                      grp_fu_415                      |  p0  |   2  |  32  |   64   ||    9    |
|                      grp_fu_415                      |  p1  |   2  |  32  |   64   ||    9    |
|                      grp_fu_419                      |  p0  |   2  |  32  |   64   ||    9    |
|                      grp_fu_419                      |  p1  |   2  |  32  |   64   ||    9    |
|                      grp_fu_431                      |  p0  |   2  |  34  |   68   ||    9    |
|                      grp_fu_435                      |  p0  |   2  |  31  |   62   ||    9    |
|                      grp_fu_860                      |  p0  |   2  |   2  |    4   ||    9    |
|------------------------------------------------------|------|------|------|--------||---------||---------|
|                         Total                        |      |      |      |   572  ||  22.232 ||   117   |
|------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   34   |    1   |  2247  |  3483  |
|   Memory  |    0   |    -   |    -   |   32   |    5   |
|Multiplexer|    -   |    -   |   22   |    -   |   117  |
|  Register |    -   |    -   |    -   |  2762  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   34   |   23   |  5041  |  3605  |
+-----------+--------+--------+--------+--------+--------+
