// Seed: 2811135524
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    output logic id_1,
    output logic id_2,
    input id_3,
    output reg id_4,
    input id_5,
    output logic id_6
);
  logic id_7;
  always @(*) begin
    if (1) begin
      id_4 <= 1 * 1 - id_5;
    end
  end
  defparam id_8.id_9 = id_3;
endmodule
