#type; DMIC

#regdef; DMIC_EN; 0x0000; DMIC Enable Control Register
#regdef; DMIC_SR; 0x0004; DMIC Sample Rate Register
#regdef; DMIC_CTR; 0x0008; DMIC Control Register
#regdef; DMIC_DATA; 0x0010; DMIC Data Register
#regdef; DMIC_INTC; 0x0014; MIC Interrupt Control Register
#regdef; DMIC_INTS; 0x0018; DMIC Interrupt Status Register
#regdef; DMIC_RXFIFO_CTR; 0x001C; DMIC RXFIFO Control Register
#regdef; DMIC_RXFIFO_STA; 0x0020; DMIC RXFIFO Status Register
#regdef; DMIC_CH_NUM; 0x0024; DMIC Channel Numbers Register
#regdef; DMIC_CH_MAP; 0x0028; DMIC Channel Mapping Register
#regdef; DMIC_CNT; 0x002C; DMIC Counter Register
#regdef; DATA0_DATA1_VOL_CTR; 0x0030; Data0 and Data1 Volume Control Register
#regdef; DATA2_DATA3_VOL_CTR; 0x0034; Data2 And Data3 Volume Control Register
#regdef; HPF_EN_CTR; 0x0038; High Pass Filter Enable Control Register
#regdef; HPF_COEF_REG; 0x003C; High Pass Filter Coefficient Register
#regdef; HPF_GAIN_REG; 0x0040; High Pass Filter Gain Register

#regdef; padding 0; 1024; Placeholder for 0x40 alignment

#typeend;
