{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1753891170726 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1753891170726 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 30 22:59:30 2025 " "Processing started: Wed Jul 30 22:59:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1753891170726 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753891170726 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off read_TCS34725 -c read_TCS34725 " "Command: quartus_map --read_settings_files=on --write_settings_files=off read_TCS34725 -c read_TCS34725" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753891170726 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1753891171038 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1753891171038 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "read_TCS34725.v " "Can't analyze file -- file read_TCS34725.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1753891177351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_clk " "Found entity 1: i2c_clk" {  } { { "i2c_clk.v" "" { Text "D:/FBGA project/Veron/I2C/i2c_clk.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753891177354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753891177354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_tcs34725.sv 1 1 " "Found 1 design units, including 1 entities, in source file read_tcs34725.sv" { { "Info" "ISGN_ENTITY_NAME" "1 read_TCS34725 " "Found entity 1: read_TCS34725" {  } { { "read_TCS34725.sv" "" { Text "D:/FBGA project/Veron/I2C/read_TCS34725.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753891177356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753891177356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file i2c_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_controller " "Found entity 1: i2c_controller" {  } { { "i2c_controller.sv" "" { Text "D:/FBGA project/Veron/I2C/i2c_controller.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753891177357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753891177357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cycle_timercycle_timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file cycle_timercycle_timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cycle_timer " "Found entity 1: cycle_timer" {  } { { "cycle_timercycle_timer.sv" "" { Text "D:/FBGA project/Veron/I2C/cycle_timercycle_timer.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753891177358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753891177358 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/color_detector.sv " "Can't analyze file -- file output_files/color_detector.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1753891177360 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "read_TCS34725 " "Elaborating entity \"read_TCS34725\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1753891177393 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 read_TCS34725.sv(140) " "Verilog HDL assignment warning at read_TCS34725.sv(140): truncated value with size 32 to match size of target (24)" {  } { { "read_TCS34725.sv" "" { Text "D:/FBGA project/Veron/I2C/read_TCS34725.sv" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753891177395 "|read_TCS34725"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 read_TCS34725.sv(160) " "Verilog HDL assignment warning at read_TCS34725.sv(160): truncated value with size 32 to match size of target (24)" {  } { { "read_TCS34725.sv" "" { Text "D:/FBGA project/Veron/I2C/read_TCS34725.sv" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753891177396 "|read_TCS34725"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_controller i2c_controller:i2c_master_inst " "Elaborating entity \"i2c_controller\" for hierarchy \"i2c_controller:i2c_master_inst\"" {  } { { "read_TCS34725.sv" "i2c_master_inst" { Text "D:/FBGA project/Veron/I2C/read_TCS34725.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753891177423 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_controller.sv(153) " "Verilog HDL assignment warning at i2c_controller.sv(153): truncated value with size 32 to match size of target (1)" {  } { { "i2c_controller.sv" "" { Text "D:/FBGA project/Veron/I2C/i2c_controller.sv" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753891177425 "|read_TCS34725|i2c_controller:i2c_master_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 i2c_controller.sv(154) " "Verilog HDL assignment warning at i2c_controller.sv(154): truncated value with size 32 to match size of target (16)" {  } { { "i2c_controller.sv" "" { Text "D:/FBGA project/Veron/I2C/i2c_controller.sv" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753891177425 "|read_TCS34725|i2c_controller:i2c_master_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_controller.sv(174) " "Verilog HDL assignment warning at i2c_controller.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "i2c_controller.sv" "" { Text "D:/FBGA project/Veron/I2C/i2c_controller.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753891177425 "|read_TCS34725|i2c_controller:i2c_master_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 i2c_controller.sv(181) " "Verilog HDL assignment warning at i2c_controller.sv(181): truncated value with size 32 to match size of target (16)" {  } { { "i2c_controller.sv" "" { Text "D:/FBGA project/Veron/I2C/i2c_controller.sv" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753891177425 "|read_TCS34725|i2c_controller:i2c_master_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_controller.sv(241) " "Verilog HDL assignment warning at i2c_controller.sv(241): truncated value with size 32 to match size of target (4)" {  } { { "i2c_controller.sv" "" { Text "D:/FBGA project/Veron/I2C/i2c_controller.sv" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753891177427 "|read_TCS34725|i2c_controller:i2c_master_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_controller.sv(279) " "Verilog HDL assignment warning at i2c_controller.sv(279): truncated value with size 32 to match size of target (4)" {  } { { "i2c_controller.sv" "" { Text "D:/FBGA project/Veron/I2C/i2c_controller.sv" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753891177427 "|read_TCS34725|i2c_controller:i2c_master_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 i2c_controller.sv(291) " "Verilog HDL assignment warning at i2c_controller.sv(291): truncated value with size 32 to match size of target (2)" {  } { { "i2c_controller.sv" "" { Text "D:/FBGA project/Veron/I2C/i2c_controller.sv" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753891177428 "|read_TCS34725|i2c_controller:i2c_master_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_controller.sv(374) " "Verilog HDL assignment warning at i2c_controller.sv(374): truncated value with size 32 to match size of target (4)" {  } { { "i2c_controller.sv" "" { Text "D:/FBGA project/Veron/I2C/i2c_controller.sv" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753891177429 "|read_TCS34725|i2c_controller:i2c_master_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 i2c_controller.sv(379) " "Verilog HDL assignment warning at i2c_controller.sv(379): truncated value with size 32 to match size of target (2)" {  } { { "i2c_controller.sv" "" { Text "D:/FBGA project/Veron/I2C/i2c_controller.sv" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753891177430 "|read_TCS34725|i2c_controller:i2c_master_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 i2c_controller.sv(389) " "Verilog HDL assignment warning at i2c_controller.sv(389): truncated value with size 32 to match size of target (2)" {  } { { "i2c_controller.sv" "" { Text "D:/FBGA project/Veron/I2C/i2c_controller.sv" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753891177430 "|read_TCS34725|i2c_controller:i2c_master_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_controller.sv(436) " "Verilog HDL assignment warning at i2c_controller.sv(436): truncated value with size 32 to match size of target (4)" {  } { { "i2c_controller.sv" "" { Text "D:/FBGA project/Veron/I2C/i2c_controller.sv" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753891177431 "|read_TCS34725|i2c_controller:i2c_master_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 i2c_controller.sv(441) " "Verilog HDL assignment warning at i2c_controller.sv(441): truncated value with size 32 to match size of target (2)" {  } { { "i2c_controller.sv" "" { Text "D:/FBGA project/Veron/I2C/i2c_controller.sv" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753891177431 "|read_TCS34725|i2c_controller:i2c_master_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_controller.sv(521) " "Verilog HDL assignment warning at i2c_controller.sv(521): truncated value with size 32 to match size of target (4)" {  } { { "i2c_controller.sv" "" { Text "D:/FBGA project/Veron/I2C/i2c_controller.sv" 521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753891177433 "|read_TCS34725|i2c_controller:i2c_master_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 i2c_controller.sv(532) " "Verilog HDL assignment warning at i2c_controller.sv(532): truncated value with size 32 to match size of target (2)" {  } { { "i2c_controller.sv" "" { Text "D:/FBGA project/Veron/I2C/i2c_controller.sv" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753891177433 "|read_TCS34725|i2c_controller:i2c_master_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_controller.sv(574) " "Verilog HDL assignment warning at i2c_controller.sv(574): truncated value with size 32 to match size of target (4)" {  } { { "i2c_controller.sv" "" { Text "D:/FBGA project/Veron/I2C/i2c_controller.sv" 574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753891177434 "|read_TCS34725|i2c_controller:i2c_master_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 i2c_controller.sv(579) " "Verilog HDL assignment warning at i2c_controller.sv(579): truncated value with size 32 to match size of target (2)" {  } { { "i2c_controller.sv" "" { Text "D:/FBGA project/Veron/I2C/i2c_controller.sv" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753891177434 "|read_TCS34725|i2c_controller:i2c_master_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cycle_timer i2c_controller:i2c_master_inst\|cycle_timer:timeout_cycle_timer " "Elaborating entity \"cycle_timer\" for hierarchy \"i2c_controller:i2c_master_inst\|cycle_timer:timeout_cycle_timer\"" {  } { { "i2c_controller.sv" "timeout_cycle_timer" { Text "D:/FBGA project/Veron/I2C/i2c_controller.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753891177474 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 cycle_timercycle_timer.sv(56) " "Verilog HDL assignment warning at cycle_timercycle_timer.sv(56): truncated value with size 32 to match size of target (10)" {  } { { "cycle_timercycle_timer.sv" "" { Text "D:/FBGA project/Veron/I2C/cycle_timercycle_timer.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753891177474 "|read_TCS34725|i2c_controller:i2c_master_inst|cycle_timer:timeout_cycle_timer"}
{ "Warning" "WSGN_SEARCH_FILE" "color_detector.sv 1 1 " "Using design file color_detector.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 color_detector " "Found entity 1: color_detector" {  } { { "color_detector.sv" "" { Text "D:/FBGA project/Veron/I2C/color_detector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753891177490 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1753891177490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_detector color_detector:color_detect " "Elaborating entity \"color_detector\" for hierarchy \"color_detector:color_detect\"" {  } { { "read_TCS34725.sv" "color_detect" { Text "D:/FBGA project/Veron/I2C/read_TCS34725.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753891177491 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "red_ratio color_detector.sv(24) " "Verilog HDL or VHDL warning at color_detector.sv(24): object \"red_ratio\" assigned a value but never read" {  } { { "color_detector.sv" "" { Text "D:/FBGA project/Veron/I2C/color_detector.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1753891177491 "|read_TCS34725|color_detector:color_detect"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "green_ratio color_detector.sv(25) " "Verilog HDL or VHDL warning at color_detector.sv(25): object \"green_ratio\" assigned a value but never read" {  } { { "color_detector.sv" "" { Text "D:/FBGA project/Veron/I2C/color_detector.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1753891177491 "|read_TCS34725|color_detector:color_detect"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blue_ratio color_detector.sv(26) " "Verilog HDL or VHDL warning at color_detector.sv(26): object \"blue_ratio\" assigned a value but never read" {  } { { "color_detector.sv" "" { Text "D:/FBGA project/Veron/I2C/color_detector.sv" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1753891177491 "|read_TCS34725|color_detector:color_detect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 color_detector.sv(24) " "Verilog HDL assignment warning at color_detector.sv(24): truncated value with size 32 to match size of target (16)" {  } { { "color_detector.sv" "" { Text "D:/FBGA project/Veron/I2C/color_detector.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753891177491 "|read_TCS34725|color_detector:color_detect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 color_detector.sv(25) " "Verilog HDL assignment warning at color_detector.sv(25): truncated value with size 32 to match size of target (16)" {  } { { "color_detector.sv" "" { Text "D:/FBGA project/Veron/I2C/color_detector.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753891177491 "|read_TCS34725|color_detector:color_detect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 color_detector.sv(26) " "Verilog HDL assignment warning at color_detector.sv(26): truncated value with size 32 to match size of target (16)" {  } { { "color_detector.sv" "" { Text "D:/FBGA project/Veron/I2C/color_detector.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753891177492 "|read_TCS34725|color_detector:color_detect"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ed24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ed24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ed24 " "Found entity 1: altsyncram_ed24" {  } { { "db/altsyncram_ed24.tdf" "" { Text "D:/FBGA project/Veron/I2C/db/altsyncram_ed24.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753891179329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753891179329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_isc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_isc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_isc " "Found entity 1: mux_isc" {  } { { "db/mux_isc.tdf" "" { Text "D:/FBGA project/Veron/I2C/db/mux_isc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753891179510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753891179510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_6vf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_6vf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_6vf " "Found entity 1: decode_6vf" {  } { { "db/decode_6vf.tdf" "" { Text "D:/FBGA project/Veron/I2C/db/decode_6vf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753891179566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753891179566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jii " "Found entity 1: cntr_jii" {  } { { "db/cntr_jii.tdf" "" { Text "D:/FBGA project/Veron/I2C/db/cntr_jii.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753891179664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753891179664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "D:/FBGA project/Veron/I2C/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753891179698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753891179698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_19j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_19j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_19j " "Found entity 1: cntr_19j" {  } { { "db/cntr_19j.tdf" "" { Text "D:/FBGA project/Veron/I2C/db/cntr_19j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753891179746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753891179746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5gi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5gi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5gi " "Found entity 1: cntr_5gi" {  } { { "db/cntr_5gi.tdf" "" { Text "D:/FBGA project/Veron/I2C/db/cntr_5gi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753891179822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753891179822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_kgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_kgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_kgc " "Found entity 1: cmpr_kgc" {  } { { "db/cmpr_kgc.tdf" "" { Text "D:/FBGA project/Veron/I2C/db/cmpr_kgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753891179859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753891179859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r2j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r2j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r2j " "Found entity 1: cntr_r2j" {  } { { "db/cntr_r2j.tdf" "" { Text "D:/FBGA project/Veron/I2C/db/cntr_r2j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753891179908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753891179908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ggc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ggc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ggc " "Found entity 1: cmpr_ggc" {  } { { "db/cmpr_ggc.tdf" "" { Text "D:/FBGA project/Veron/I2C/db/cmpr_ggc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753891179945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753891179945 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753891180425 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1753891180560 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.07.30.22:59:43 Progress: Loading sldcf34fab3/alt_sld_fab_wrapper_hw.tcl " "2025.07.30.22:59:43 Progress: Loading sldcf34fab3/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753891183252 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753891185177 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753891185271 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753891187983 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753891188087 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753891188192 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753891188321 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753891188326 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753891188326 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1753891189077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcf34fab3/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcf34fab3/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldcf34fab3/alt_sld_fab.v" "" { Text "D:/FBGA project/Veron/I2C/db/ip/sldcf34fab3/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753891189251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753891189251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcf34fab3/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcf34fab3/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldcf34fab3/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/FBGA project/Veron/I2C/db/ip/sldcf34fab3/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753891189317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753891189317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcf34fab3/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcf34fab3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldcf34fab3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/FBGA project/Veron/I2C/db/ip/sldcf34fab3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753891189319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753891189319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcf34fab3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcf34fab3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldcf34fab3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/FBGA project/Veron/I2C/db/ip/sldcf34fab3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753891189370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753891189370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcf34fab3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldcf34fab3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldcf34fab3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/FBGA project/Veron/I2C/db/ip/sldcf34fab3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753891189442 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldcf34fab3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/FBGA project/Veron/I2C/db/ip/sldcf34fab3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753891189442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753891189442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcf34fab3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcf34fab3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldcf34fab3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/FBGA project/Veron/I2C/db/ip/sldcf34fab3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753891189497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753891189497 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1753891190906 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753891191275 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1753891191848 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 555 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 555 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1753891192924 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1753891193007 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753891193007 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5044 " "Implemented 5044 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1753891193435 ""} { "Info" "ICUT_CUT_TM_OPINS" "70 " "Implemented 70 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1753891193435 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1753891193435 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4705 " "Implemented 4705 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1753891193435 ""} { "Info" "ICUT_CUT_TM_RAMS" "261 " "Implemented 261 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1753891193435 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1753891193435 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4926 " "Peak virtual memory: 4926 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1753891193470 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 30 22:59:53 2025 " "Processing ended: Wed Jul 30 22:59:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1753891193470 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1753891193470 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1753891193470 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1753891193470 ""}
