
Chronologic VCS simulator copyright 1991-2012
Contains Synopsys proprietary information.
Compiler version F-2011.12-SP1; Runtime version F-2011.12-SP1;  Oct 22 05:35 2012
VCD+ Writer F-2011.12-SP1 Copyright (c) 1991-2012 by Synopsys Inc.
The file '/afs/ece.cmu.edu/usr/rmacdona/18-545/inter.vpd' was opened successfully.
1
dve> run
220model.v, 1 : //-------------------------------------------------------------------------
$finish called from file "CAMERA/tb_camera.sv", line 39.
$finish at simulation time                12010
Simulation complete, time is 12010 ps.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 12010 ps
CPU Time:      0.200 seconds;       Data structure size:   0.1Mb
Mon Oct 22 05:35:53 2012
Loading db file '/afs/ece.cmu.edu/support/synopsys/synopsys/share/image/usr/local/synopsys/vcs-mx_vF-2011.12-SP1/gui/dve/libraries/syn/generic.sdb'
2 drivers (1 active statement) found for signal: tb_camera.cc.mv_cnt[31:0]
                         Chronologic VCS (TM)
          Version F-2011.12-SP1 -- Mon Oct 22 05:44:30 2012
               Copyright (c) 1991-2012 by Synopsys Inc.
                         ALL RIGHTS RESERVED
This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.
Parsing design file 'COMMON/220model.v'
Parsing design file 'COMMON/buf_t.sv'
Parsing design file 'COMMON/library.sv'
Parsing design file 'COMMON/structs.sv'
Parsing design file 'COMMON/altfp_convert/altfp_convert.v'
Parsing design file 'COMMON/altfp_mult/altfp_mula.v'
Parsing design file 'COMMON/altfp_mult/altfp_mult.v'
Parsing design file 'COMMON/altfp_add/altfp_add.v'
Parsing design file 'CAMERA/camera_controller.sv'
Parsing design file 'CAMERA/camera_datapath.sv'
Parsing design file 'CAMERA/tb_camera.sv'
Parsing design file 'CAMERA/tb_cdp.sv'
Top Level Modules:
       tb_camera
TimeScale is 1 ps / 1 ps
Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...
17 modules and 0 UDP read.
        However, due to incremental compilation, only 1 module needs to be compiled.
recompiling module tb_camera because:
        This module or some inlined child module(s) has/have been modified.
ld -r -m elf_i386 -o pre_vcsobj_0_1.o --whole-archive pre_vcsobj_0_1.a --no-whole-archive
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o    pre_vcsobj_0_1.o  rmapats_mop.o rmapats.o      /afs/ece.cmu.edu/support/synopsys/synopsys/share/image/usr/local/synopsys/vcs-mx_vF-2011.12-SP1/suse32/lib/libvirsim.so /afs/ece.cmu.edu/support/synopsys/synopsys/share/image/usr/local/synopsys/vcs-mx_vF-2011.12-SP1/suse32/lib/librterrorinf.so /afs/ece.cmu.edu/support/synopsys/synopsys/share/image/usr/local/synopsys/vcs-mx_vF-2011.12-SP1/suse32/lib/libsnpsmalloc.so     /afs/ece.cmu.edu/support/synopsys/synopsys/share/image/usr/local/synopsys/vcs-mx_vF-2011.12-SP1/suse32/lib/libvcsnew.so /afs/ece.cmu.edu/support/synopsys/synopsys/share/image/usr/local/synopsys/vcs-mx_vF-2011.12-SP1/suse32/lib/libuclinative.so         /afs/ece.cmu.edu/support/synopsys/synopsys/share/image/usr/local/synopsys/vcs-mx_vF-2011.12-SP1/suse32/lib/vcs_save_restore_new.o /afs/ece.cmu.edu/support/synopsys/synopsys/share/image/usr/local/synopsys/vcs-mx_vF-2011.12-SP1/suse32/lib/ctype-stubs_32.a -ldl -lm  -lc -lpthread -ldl 
../simv up to date
CPU time: .330 seconds to compile + .015 seconds to elab + .113 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2012
Contains Synopsys proprietary information.
Compiler version F-2011.12-SP1; Runtime version F-2011.12-SP1;  Oct 22 05:44 2012
VCD+ Writer F-2011.12-SP1 Copyright (c) 1991-2012 by Synopsys Inc.
The file '/afs/ece.cmu.edu/usr/rmacdona/18-545/inter.vpd' was opened successfully.
dve> dump -add / -depth 0
2
dve> run
220model.v, 1 : //-------------------------------------------------------------------------
$finish called from file "CAMERA/tb_camera.sv", line 39.
$finish at simulation time                12010
Simulation complete, time is 12010 ps.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 12010 ps
CPU Time:      0.170 seconds;       Data structure size:   0.1Mb
Mon Oct 22 05:44:41 2012
                         Chronologic VCS (TM)
          Version F-2011.12-SP1 -- Mon Oct 22 05:45:58 2012
               Copyright (c) 1991-2012 by Synopsys Inc.
                         ALL RIGHTS RESERVED
This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.
Parsing design file 'COMMON/220model.v'
Parsing design file 'COMMON/buf_t.sv'
Parsing design file 'COMMON/library.sv'
Parsing design file 'COMMON/structs.sv'
Parsing design file 'COMMON/altfp_convert/altfp_convert.v'
Parsing design file 'COMMON/altfp_mult/altfp_mula.v'
Parsing design file 'COMMON/altfp_mult/altfp_mult.v'
Parsing design file 'COMMON/altfp_add/altfp_add.v'
Parsing design file 'CAMERA/camera_controller.sv'
Parsing design file 'CAMERA/camera_datapath.sv'
Parsing design file 'CAMERA/tb_camera.sv'
Parsing design file 'CAMERA/tb_cdp.sv'
Top Level Modules:
       tb_camera
TimeScale is 1 ps / 1 ps
Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...
17 modules and 0 UDP read.
        However, due to incremental compilation, only 1 module needs to be compiled.
recompiling module tb_camera because:
        This module or some inlined child module(s) has/have been modified.
ld -r -m elf_i386 -o pre_vcsobj_1_1.o --whole-archive pre_vcsobj_1_1.a --no-whole-archive
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o    pre_vcsobj_1_1.o  rmapats_mop.o rmapats.o      /afs/ece.cmu.edu/support/synopsys/synopsys/share/image/usr/local/synopsys/vcs-mx_vF-2011.12-SP1/suse32/lib/libvirsim.so /afs/ece.cmu.edu/support/synopsys/synopsys/share/image/usr/local/synopsys/vcs-mx_vF-2011.12-SP1/suse32/lib/librterrorinf.so /afs/ece.cmu.edu/support/synopsys/synopsys/share/image/usr/local/synopsys/vcs-mx_vF-2011.12-SP1/suse32/lib/libsnpsmalloc.so     /afs/ece.cmu.edu/support/synopsys/synopsys/share/image/usr/local/synopsys/vcs-mx_vF-2011.12-SP1/suse32/lib/libvcsnew.so /afs/ece.cmu.edu/support/synopsys/synopsys/share/image/usr/local/synopsys/vcs-mx_vF-2011.12-SP1/suse32/lib/libuclinative.so         /afs/ece.cmu.edu/support/synopsys/synopsys/share/image/usr/local/synopsys/vcs-mx_vF-2011.12-SP1/suse32/lib/vcs_save_restore_new.o /afs/ece.cmu.edu/support/synopsys/synopsys/share/image/usr/local/synopsys/vcs-mx_vF-2011.12-SP1/suse32/lib/ctype-stubs_32.a -ldl -lm  -lc -lpthread -ldl 
../simv up to date
CPU time: .327 seconds to compile + .015 seconds to elab + .107 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2012
Contains Synopsys proprietary information.
Compiler version F-2011.12-SP1; Runtime version F-2011.12-SP1;  Oct 22 05:45 2012
VCD+ Writer F-2011.12-SP1 Copyright (c) 1991-2012 by Synopsys Inc.
The file '/afs/ece.cmu.edu/usr/rmacdona/18-545/inter.vpd' was opened successfully.
2
dve> run
220model.v, 1 : //-------------------------------------------------------------------------
$finish called from file "CAMERA/tb_camera.sv", line 39.
$finish at simulation time                12010
Simulation complete, time is 12010 ps.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 12010 ps
CPU Time:      0.240 seconds;       Data structure size:   0.1Mb
Mon Oct 22 05:46:09 2012
                         Chronologic VCS (TM)
          Version F-2011.12-SP1 -- Mon Oct 22 05:48:28 2012
               Copyright (c) 1991-2012 by Synopsys Inc.
                         ALL RIGHTS RESERVED
This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.
Parsing design file 'COMMON/220model.v'
Parsing design file 'COMMON/buf_t.sv'
Parsing design file 'COMMON/library.sv'
Parsing design file 'COMMON/structs.sv'
Parsing design file 'COMMON/altfp_convert/altfp_convert.v'
Parsing design file 'COMMON/altfp_mult/altfp_mula.v'
Parsing design file 'COMMON/altfp_mult/altfp_mult.v'
Parsing design file 'COMMON/altfp_add/altfp_add.v'
Parsing design file 'CAMERA/camera_controller.sv'
Parsing design file 'CAMERA/camera_datapath.sv'
Parsing design file 'CAMERA/tb_camera.sv'
Parsing design file 'CAMERA/tb_cdp.sv'
Top Level Modules:
       tb_camera
TimeScale is 1 ps / 1 ps
Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...
17 modules and 0 UDP read.
        However, due to incremental compilation, only 1 module needs to be compiled.
recompiling module tb_camera because:
        This module or some inlined child module(s) has/have been modified.
ld -r -m elf_i386 -o pre_vcsobj_1_1.o --whole-archive pre_vcsobj_1_1.a --no-whole-archive
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv -melf_i386 -m32    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o    pre_vcsobj_1_1.o  rmapats_mop.o rmapats.o      /afs/ece.cmu.edu/support/synopsys/synopsys/share/image/usr/local/synopsys/vcs-mx_vF-2011.12-SP1/suse32/lib/libvirsim.so /afs/ece.cmu.edu/support/synopsys/synopsys/share/image/usr/local/synopsys/vcs-mx_vF-2011.12-SP1/suse32/lib/librterrorinf.so /afs/ece.cmu.edu/support/synopsys/synopsys/share/image/usr/local/synopsys/vcs-mx_vF-2011.12-SP1/suse32/lib/libsnpsmalloc.so     /afs/ece.cmu.edu/support/synopsys/synopsys/share/image/usr/local/synopsys/vcs-mx_vF-2011.12-SP1/suse32/lib/libvcsnew.so /afs/ece.cmu.edu/support/synopsys/synopsys/share/image/usr/local/synopsys/vcs-mx_vF-2011.12-SP1/suse32/lib/libuclinative.so         /afs/ece.cmu.edu/support/synopsys/synopsys/share/image/usr/local/synopsys/vcs-mx_vF-2011.12-SP1/suse32/lib/vcs_save_restore_new.o /afs/ece.cmu.edu/support/synopsys/synopsys/share/image/usr/local/synopsys/vcs-mx_vF-2011.12-SP1/suse32/lib/ctype-stubs_32.a -ldl -lm  -lc -lpthread -ldl 
../simv up to date
CPU time: .325 seconds to compile + .013 seconds to elab + .097 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2012
Contains Synopsys proprietary information.
Compiler version F-2011.12-SP1; Runtime version F-2011.12-SP1;  Oct 22 05:48 2012
VCD+ Writer F-2011.12-SP1 Copyright (c) 1991-2012 by Synopsys Inc.
The file '/afs/ece.cmu.edu/usr/rmacdona/18-545/inter.vpd' was opened successfully.
3
dve> run
220model.v, 1 : //-------------------------------------------------------------------------
$finish called from file "CAMERA/tb_camera.sv", line 40.
$finish at simulation time                12520
Simulation complete, time is 12520 ps.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 12520 ps
CPU Time:      0.190 seconds;       Data structure size:   0.1Mb
Mon Oct 22 05:48:38 2012