Release 14.5 - xst P.58f (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "project.src"
Input Format                       : mixed

---- Target Parameters
Target Device                      : xc6slx16-csg324
Output File Name                   : "project.ngc"
Output Format                      : NGC

---- Source Options
Top Module Name                    : Top_XBee

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 1
RTL Output                         : yes

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/nmalpicf/Dropbox/UNAL/Semestre_7/4_Digital_I/Information_Point/XBee_Tx/XBee_Code/Final_Version/Final_Version_Code_Nexys3/Top_XBee.v" into library work
Parsing module <Top_XBee>.
Analyzing Verilog file "/home/nmalpicf/Dropbox/UNAL/Semestre_7/4_Digital_I/Information_Point/XBee_Tx/XBee_Code/Final_Version/Final_Version_Code_Nexys3/ControllerTx.v" into library work
Parsing module <ControllerTx>.
Analyzing Verilog file "/home/nmalpicf/Dropbox/UNAL/Semestre_7/4_Digital_I/Information_Point/XBee_Tx/XBee_Code/Final_Version/Final_Version_Code_Nexys3/Counter.v" into library work
Parsing module <Counter>.
Analyzing Verilog file "/home/nmalpicf/Dropbox/UNAL/Semestre_7/4_Digital_I/Information_Point/XBee_Tx/XBee_Code/Final_Version/Final_Version_Code_Nexys3/PlotCoder.v" into library work
Parsing module <PlotCoder>.
Analyzing Verilog file "/home/nmalpicf/Dropbox/UNAL/Semestre_7/4_Digital_I/Information_Point/XBee_Tx/XBee_Code/Final_Version/Final_Version_Code_Nexys3/Compare.v" into library work
Parsing module <Compare>.
Analyzing Verilog file "/home/nmalpicf/Dropbox/UNAL/Semestre_7/4_Digital_I/Information_Point/XBee_Tx/XBee_Code/Final_Version/Final_Version_Code_Nexys3/CounterII.v" into library work
Parsing module <CounterII>.
Analyzing Verilog file "/home/nmalpicf/Dropbox/UNAL/Semestre_7/4_Digital_I/Information_Point/XBee_Tx/XBee_Code/Final_Version/Final_Version_Code_Nexys3/Data.v" into library work
Parsing module <Data>.
Analyzing Verilog file "/home/nmalpicf/Dropbox/UNAL/Semestre_7/4_Digital_I/Information_Point/XBee_Tx/XBee_Code/Final_Version/Final_Version_Code_Nexys3/Control.v" into library work
Parsing module <Control>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Top_XBee>.

Elaborating module <Counter>.
WARNING:HDLCompiler:413 - "/home/nmalpicf/Dropbox/UNAL/Semestre_7/4_Digital_I/Information_Point/XBee_Tx/XBee_Code/Final_Version/Final_Version_Code_Nexys3/Counter.v" Line 21: Result of 15-bit expression is truncated to fit in 14-bit target.

Elaborating module <ControllerTx>.
WARNING:HDLCompiler:413 - "/home/nmalpicf/Dropbox/UNAL/Semestre_7/4_Digital_I/Information_Point/XBee_Tx/XBee_Code/Final_Version/Final_Version_Code_Nexys3/ControllerTx.v" Line 78: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "/home/nmalpicf/Dropbox/UNAL/Semestre_7/4_Digital_I/Information_Point/XBee_Tx/XBee_Code/Final_Version/Final_Version_Code_Nexys3/ControllerTx.v" Line 31: Assignment to NextState ignored, since the identifier is never used

Elaborating module <PlotCoder>.

Elaborating module <Compare>.
WARNING:HDLCompiler:872 - "/home/nmalpicf/Dropbox/UNAL/Semestre_7/4_Digital_I/Information_Point/XBee_Tx/XBee_Code/Final_Version/Final_Version_Code_Nexys3/Compare.v" Line 10: Using initial value of A since it is never assigned
WARNING:HDLCompiler:872 - "/home/nmalpicf/Dropbox/UNAL/Semestre_7/4_Digital_I/Information_Point/XBee_Tx/XBee_Code/Final_Version/Final_Version_Code_Nexys3/Compare.v" Line 11: Using initial value of B since it is never assigned
WARNING:HDLCompiler:413 - "/home/nmalpicf/Dropbox/UNAL/Semestre_7/4_Digital_I/Information_Point/XBee_Tx/XBee_Code/Final_Version/Final_Version_Code_Nexys3/Compare.v" Line 24: Result of 30-bit expression is truncated to fit in 29-bit target.

Elaborating module <CounterII>.
WARNING:HDLCompiler:413 - "/home/nmalpicf/Dropbox/UNAL/Semestre_7/4_Digital_I/Information_Point/XBee_Tx/XBee_Code/Final_Version/Final_Version_Code_Nexys3/CounterII.v" Line 19: Result of 15-bit expression is truncated to fit in 14-bit target.

Elaborating module <Data>.
WARNING:HDLCompiler:91 - "/home/nmalpicf/Dropbox/UNAL/Semestre_7/4_Digital_I/Information_Point/XBee_Tx/XBee_Code/Final_Version/Final_Version_Code_Nexys3/Data.v" Line 15: Signal <date> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/nmalpicf/Dropbox/UNAL/Semestre_7/4_Digital_I/Information_Point/XBee_Tx/XBee_Code/Final_Version/Final_Version_Code_Nexys3/Data.v" Line 16: Signal <counter> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/nmalpicf/Dropbox/UNAL/Semestre_7/4_Digital_I/Information_Point/XBee_Tx/XBee_Code/Final_Version/Final_Version_Code_Nexys3/Data.v" Line 18: Signal <Reg_Out> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/nmalpicf/Dropbox/UNAL/Semestre_7/4_Digital_I/Information_Point/XBee_Tx/XBee_Code/Final_Version/Final_Version_Code_Nexys3/Data.v" Line 22: Signal <Rx> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/nmalpicf/Dropbox/UNAL/Semestre_7/4_Digital_I/Information_Point/XBee_Tx/XBee_Code/Final_Version/Final_Version_Code_Nexys3/Data.v" Line 23: Signal <counter> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "/home/nmalpicf/Dropbox/UNAL/Semestre_7/4_Digital_I/Information_Point/XBee_Tx/XBee_Code/Final_Version/Final_Version_Code_Nexys3/Data.v" Line 23: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <Control>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top_XBee>.
    Related source file is "/home/nmalpicf/Dropbox/UNAL/Semestre_7/4_Digital_I/Information_Point/XBee_Tx/XBee_Code/Final_Version/Final_Version_Code_Nexys3/Top_XBee.v".
    Summary:
	no macro.
Unit <Top_XBee> synthesized.

Synthesizing Unit <Counter>.
    Related source file is "/home/nmalpicf/Dropbox/UNAL/Semestre_7/4_Digital_I/Information_Point/XBee_Tx/XBee_Code/Final_Version/Final_Version_Code_Nexys3/Counter.v".
        N = 10416
    Found 1-bit register for signal <TickTack>.
    Found 14-bit register for signal <Counter>.
    Found 14-bit adder for signal <Counter[13]_GND_2_o_add_1_OUT> created at line 21.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Counter> synthesized.

Synthesizing Unit <ControllerTx>.
    Related source file is "/home/nmalpicf/Dropbox/UNAL/Semestre_7/4_Digital_I/Information_Point/XBee_Tx/XBee_Code/Final_Version/Final_Version_Code_Nexys3/ControllerTx.v".
        Iddle = 3'b000
        Busy = 3'b001
        Evacuation = 3'b010
        CodeGen = 3'b011
        Load = 3'b100
        Shift = 3'b101
        BusyState = 3'b000
        Encode = 3'b001
        GetOut = 3'b010
        Push = 3'b011
        Move = 3'b100
    Found 3-bit register for signal <CurrentState>.
    Found 3-bit register for signal <State>.
    Found 1-bit register for signal <Rx_Check>.
    Found 4-bit register for signal <Rx_Count>.
    Found finite state machine <FSM_0> for signal <CurrentState>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <Rx_Count[3]_GND_3_o_add_8_OUT> created at line 78.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ControllerTx> synthesized.

Synthesizing Unit <PlotCoder>.
    Related source file is "/home/nmalpicf/Dropbox/UNAL/Semestre_7/4_Digital_I/Information_Point/XBee_Tx/XBee_Code/Final_Version/Final_Version_Code_Nexys3/PlotCoder.v".
        BusyState = 3'b000
        Encode = 3'b001
        GetOut = 3'b010
        Push = 3'b011
        Move = 3'b100
    Found 1-bit register for signal <Repeat>.
    Found 1-bit register for signal <DoutTx>.
    Found 12-bit register for signal <DoutTxT>.
    Found 4-bit register for signal <OK>.
    Found 8-bit register for signal <DinT>.
    Found 1-bit register for signal <StartBit>.
    Found 1-bit register for signal <ParityBit>.
    Found 1-bit register for signal <BusyFlag>.
    Found 4-bit adder for signal <OK[3]_GND_4_o_add_4_OUT> created at line 53.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <PlotCoder> synthesized.

Synthesizing Unit <Compare>.
    Related source file is "/home/nmalpicf/Dropbox/UNAL/Semestre_7/4_Digital_I/Information_Point/XBee_Tx/XBee_Code/Final_Version/Final_Version_Code_Nexys3/Compare.v".
        Time = 78120
    Found 29-bit register for signal <counter>.
    Found 1-bit register for signal <Do>.
    Found 2-bit register for signal <conf2>.
    Found 29-bit adder for signal <counter[28]_GND_5_o_add_2_OUT> created at line 24.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <Compare> synthesized.

Synthesizing Unit <CounterII>.
    Related source file is "/home/nmalpicf/Dropbox/UNAL/Semestre_7/4_Digital_I/Information_Point/XBee_Tx/XBee_Code/Final_Version/Final_Version_Code_Nexys3/CounterII.v".
        N = 10416
    Found 1-bit register for signal <signal>.
    Found 14-bit register for signal <counter>.
    Found 14-bit adder for signal <counter[13]_GND_6_o_add_3_OUT> created at line 19.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
Unit <CounterII> synthesized.

Synthesizing Unit <Data>.
    Related source file is "/home/nmalpicf/Dropbox/UNAL/Semestre_7/4_Digital_I/Information_Point/XBee_Tx/XBee_Code/Final_Version/Final_Version_Code_Nexys3/Data.v".
    Found 4-bit adder for signal <counter[3]_GND_7_o_add_1_OUT> created at line 23.
WARNING:Xst:737 - Found 1-bit latch for signal <data<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg_Out<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg_Out<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg_Out<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg_Out<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg_Out<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg_Out<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg_Out<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Reg_Out<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <signal>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  21 Latch(s).
	inferred   2 Multiplexer(s).
Unit <Data> synthesized.

Synthesizing Unit <Control>.
    Related source file is "/home/nmalpicf/Dropbox/UNAL/Semestre_7/4_Digital_I/Information_Point/XBee_Tx/XBee_Code/Final_Version/Final_Version_Code_Nexys3/Control.v".
        iddle = 2'b00
        stop_Bit = 2'b01
        data_Bits = 2'b10
        compare = 2'b11
    Found 2-bit register for signal <state>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <Control> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 14-bit adder                                          : 2
 29-bit adder                                          : 1
 4-bit adder                                           : 3
# Registers                                            : 18
 1-bit register                                        : 9
 12-bit register                                       : 1
 14-bit register                                       : 2
 2-bit register                                        : 1
 29-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 2
 8-bit register                                        : 1
# Latches                                              : 21
 1-bit latch                                           : 21
# Multiplexers                                         : 13
 1-bit 2-to-1 multiplexer                              : 5
 12-bit 2-to-1 multiplexer                             : 1
 14-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 1
 29-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2
# Xors                                                 : 1
 1-bit xor8                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <StartBit> (without init value) has a constant value of 0 in block <PlotCoder>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <Compare>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <Compare> synthesized (advanced).

Synthesizing (advanced) Unit <ControllerTx>.
The following registers are absorbed into counter <Rx_Count>: 1 register on signal <Rx_Count>.
Unit <ControllerTx> synthesized (advanced).

Synthesizing (advanced) Unit <Counter>.
The following registers are absorbed into counter <Counter>: 1 register on signal <Counter>.
Unit <Counter> synthesized (advanced).

Synthesizing (advanced) Unit <CounterII>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <CounterII> synthesized (advanced).

Synthesizing (advanced) Unit <PlotCoder>.
The following registers are absorbed into counter <OK>: 1 register on signal <OK>.
Unit <PlotCoder> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Counters                                             : 5
 14-bit up counter                                     : 2
 29-bit up counter                                     : 1
 4-bit up counter                                      : 2
# Registers                                            : 34
 Flip-Flops                                            : 34
# Multiplexers                                         : 11
 1-bit 2-to-1 multiplexer                              : 5
 12-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2
# Xors                                                 : 1
 1-bit xor8                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <StartBit> (without init value) has a constant value of 0 in block <PlotCoder>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ControllerTx/FSM_0> on signal <CurrentState[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 011   | 011
 010   | 010
 100   | 100
 101   | 101
-------------------
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    signal in unit <Data>


Optimizing unit <Top_XBee> ...

Optimizing unit <PlotCoder> ...

Optimizing unit <ControllerTx> ...

Optimizing unit <Compare> ...

Optimizing unit <Data> ...
WARNING:Xst:1293 - FF/Latch <Compare/counter_28> has a constant value of 0 in block <Top_XBee>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Compare/counter_27> has a constant value of 0 in block <Top_XBee>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Compare/counter_26> has a constant value of 0 in block <Top_XBee>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Compare/counter_25> has a constant value of 0 in block <Top_XBee>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Compare/counter_24> has a constant value of 0 in block <Top_XBee>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Compare/counter_23> has a constant value of 0 in block <Top_XBee>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Compare/counter_22> has a constant value of 0 in block <Top_XBee>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Compare/counter_21> has a constant value of 0 in block <Top_XBee>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Compare/counter_20> has a constant value of 0 in block <Top_XBee>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Compare/counter_19> has a constant value of 0 in block <Top_XBee>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Compare/counter_18> has a constant value of 0 in block <Top_XBee>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Compare/counter_17> has a constant value of 0 in block <Top_XBee>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block Top_XBee, actual ratio is 2.
FlipFlop Compare/conf2_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Compare/conf2_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop PlotCoder/BusyFlag has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop PlotCoder/DoutTx has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 95
 Flip-Flops                                            : 95

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : project.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 236
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 42
#      LUT2                        : 16
#      LUT3                        : 22
#      LUT4                        : 14
#      LUT5                        : 28
#      LUT6                        : 18
#      MUXCY                       : 42
#      VCC                         : 1
#      XORCY                       : 45
# FlipFlops/Latches                : 116
#      FD                          : 9
#      FDC                         : 18
#      FDE                         : 28
#      FDR                         : 6
#      FDRE                        : 34
#      LD                          : 17
#      LDE                         : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 12
#      OBUF                        : 4

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             112  out of  18224     0%  
 Number of Slice LUTs:                  147  out of   9112     1%  
    Number used as Logic:               147  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    160
   Number with an unused Flip Flop:      48  out of    160    30%  
   Number with an unused LUT:            13  out of    160     8%  
   Number of fully used LUT-FF pairs:    99  out of    160    61%  
   Number of unique control sets:        16

IO Utilization: 
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of    232     7%  
    IOB Flip Flops/Latches:               4

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------+------------------------+-------+
Clock Signal                                               | Clock buffer(FF name)  | Load  |
-----------------------------------------------------------+------------------------+-------+
Clk                                                        | BUFGP                  | 95    |
Data/tick_PWR_7_o_AND_37_o1(Data/tick_PWR_7_o_AND_37_o11:O)| NONE(*)(Data/data_0)   | 8     |
Data/tick_date_AND_22_o(Data/tick_date_AND_22_o1:O)        | NONE(*)(Data/Reg_Out_0)| 8     |
CounterII/signal                                           | NONE(Data/counter_3)   | 4     |
Data/signal_G(Data/signal_G:O)                             | NONE(*)(Data/signal)   | 1     |
-----------------------------------------------------------+------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.152ns (Maximum Frequency: 240.830MHz)
   Minimum input arrival time before clock: 4.965ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 4.152ns (frequency: 240.830MHz)
  Total number of paths / destination ports: 1681 / 195
-------------------------------------------------------------------------
Delay:               4.152ns (Levels of Logic = 2)
  Source:            Compare/counter_10 (FF)
  Destination:       Compare/counter_16 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: Compare/counter_10 to Compare/counter_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.447   0.961  Compare/counter_10 (Compare/counter_10)
     LUT5:I0->O            3   0.203   0.879  Compare/GND_5_o_GND_5_o_equal_2_o<28>3 (Compare/GND_5_o_GND_5_o_equal_2_o<28>2)
     LUT6:I3->O           17   0.205   1.027  Compare/Reset_OR_DriverANDClockEnable291 (Compare/Reset_OR_DriverANDClockEnable)
     FDRE:R                    0.430          Compare/counter_0
    ----------------------------------------
    Total                      4.152ns (1.285ns logic, 2.867ns route)
                                       (30.9% logic, 69.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Data/tick_date_AND_22_o'
  Clock period: 1.151ns (frequency: 868.621MHz)
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Delay:               1.151ns (Levels of Logic = 0)
  Source:            Data/Reg_Out_1 (LATCH)
  Destination:       Data/Reg_Out_0 (LATCH)
  Source Clock:      Data/tick_date_AND_22_o falling
  Destination Clock: Data/tick_date_AND_22_o falling

  Data Path: Data/Reg_Out_1 to Data/Reg_Out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.498   0.616  Data/Reg_Out_1 (Data/Reg_Out_1)
     LD:D                      0.037          Data/Reg_Out_0
    ----------------------------------------
    Total                      1.151ns (0.535ns logic, 0.616ns route)
                                       (46.5% logic, 53.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CounterII/signal'
  Clock period: 1.730ns (frequency: 578.118MHz)
  Total number of paths / destination ports: 13 / 4
-------------------------------------------------------------------------
Delay:               1.730ns (Levels of Logic = 1)
  Source:            Data/counter_0 (LATCH)
  Destination:       Data/counter_0 (LATCH)
  Source Clock:      CounterII/signal falling
  Destination Clock: CounterII/signal falling

  Data Path: Data/counter_0 to Data/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              6   0.498   0.992  Data/counter_0 (Data/counter_0)
     LUT4:I0->O            1   0.203   0.000  Data/Mmux_counter[3]_GND_7_o_mux_3_OUT11 (Data/counter[3]_GND_7_o_mux_3_OUT<0>)
     LDE:D                     0.037          Data/counter_0
    ----------------------------------------
    Total                      1.730ns (0.738ns logic, 0.992ns route)
                                       (42.7% logic, 57.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 49 / 42
-------------------------------------------------------------------------
Offset:              4.965ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       ControllerTx/Rx_Count_3 (FF)
  Destination Clock: Clk rising

  Data Path: Reset to ControllerTx/Rx_Count_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.222   1.478  Reset_IBUF (Reset_IBUF)
     LUT5:I0->O            6   0.203   0.745  ControllerTx/_n006311 (ControllerTx/_n00631)
     LUT5:I4->O            4   0.205   0.683  ControllerTx/_n00632 (ControllerTx/_n0063)
     FDRE:R                    0.430          ControllerTx/Rx_Count_0
    ----------------------------------------
    Total                      4.965ns (2.060ns logic, 2.905ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Data/tick_date_AND_22_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.875ns (Levels of Logic = 1)
  Source:            Rx (PAD)
  Destination:       Data/Reg_Out_7 (LATCH)
  Destination Clock: Data/tick_date_AND_22_o falling

  Data Path: Rx to Data/Reg_Out_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  Rx_IBUF (Rx_IBUF)
     LD:D                      0.037          Data/Reg_Out_7
    ----------------------------------------
    Total                      1.875ns (1.259ns logic, 0.616ns route)
                                       (67.1% logic, 32.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            Compare/conf2_1_1 (FF)
  Destination:       conf_LCD<1> (PAD)
  Source Clock:      Clk rising

  Data Path: Compare/conf2_1_1 to conf_LCD<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.579  Compare/conf2_1_1 (Compare/conf2_1_1)
     OBUF:I->O                 2.571          conf_LCD_1_OBUF (conf_LCD<1>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
Clk                        |    4.152|         |         |         |
Data/signal_G              |         |    1.487|         |         |
Data/tick_PWR_7_o_AND_37_o1|         |    3.844|         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock CounterII/signal
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
Clk             |         |         |    2.729|         |
CounterII/signal|         |         |    1.730|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock Data/signal_G
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
Clk             |         |         |    4.059|         |
CounterII/signal|         |         |    2.961|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock Data/tick_PWR_7_o_AND_37_o1
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
Data/tick_date_AND_22_o|         |         |    1.151|         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Data/tick_date_AND_22_o
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
Data/tick_date_AND_22_o|         |         |    1.151|         |
-----------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.96 secs
 
--> 


Total memory usage is 119484 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   49 (   0 filtered)
Number of infos    :    1 (   0 filtered)

