INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab03/lab03.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3676] redeclaration of ansi port 'zero' is not allowed [C:/Archlabs/lab03/lab03.srcs/sources_1/new/ALU.v:30]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'aluReg' is not allowed [C:/Archlabs/lab03/lab03.srcs/sources_1/new/ALU.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab03/lab03.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
