Source Block: oh/emesh/dv/ememory.v@73:83@HdlStmAssign

   //Pushback Circuit (pass through problems?)
   assign wait_out = access_in & wait_in;
   
   //Address-in (shifted by three bits, 64 bit wide memory)
   assign addr[MAW-1:0] = dstaddr_in[MAW+2:3];     

   //Data-in (hardoded width)
   assign din[63:0] =(datamode_in[1:0]==2'b11) ? {srcaddr_in[31:0],data_in[31:0]}:
		                                 {data_in[31:0],data_in[31:0]};
   //Write mask

Diff Content:
+ 78    assign  data_align[DW-1:0] = (datamode_in[1:0]==2'b00) ? {(4){data_in[7:0]}}  :
+ 78 				(datamode_in[1:0]==2'b01) ? {(2){data_in[15:0]}} :						
+ 78  			                                    data_in[31:0];

Clone Blocks:
