/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [7:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [9:0] celloutsig_0_13z;
  wire [12:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  reg [3:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  reg [33:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [17:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [11:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = ~(celloutsig_1_3z & in_data[163]);
  assign celloutsig_1_8z = ~(in_data[185] & celloutsig_1_2z[0]);
  assign celloutsig_1_3z = ~celloutsig_1_2z[7];
  assign celloutsig_0_0z = ~((in_data[79] | in_data[60]) & (in_data[78] | in_data[22]));
  assign celloutsig_1_12z = ~((in_data[185] | in_data[153]) & (celloutsig_1_4z[7] | celloutsig_1_10z[16]));
  assign celloutsig_1_11z = celloutsig_1_0z | ~(celloutsig_1_0z);
  assign celloutsig_0_4z = in_data[54] | in_data[8];
  assign celloutsig_0_7z = celloutsig_0_4z | celloutsig_0_5z;
  assign celloutsig_0_8z = celloutsig_0_4z ^ celloutsig_0_2z;
  assign celloutsig_0_9z = celloutsig_0_0z ^ celloutsig_0_2z;
  assign celloutsig_0_6z = in_data[51:45] & { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_10z = { celloutsig_0_6z[6:3], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_3z } & { celloutsig_0_6z[6:3], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_13z = in_data[43:34] / { 1'h1, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_0_16z = celloutsig_0_10z[6:2] >= { celloutsig_0_13z[8], celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_8z };
  assign celloutsig_0_2z = in_data[83] & ~(celloutsig_0_0z);
  assign celloutsig_0_3z = celloutsig_0_2z & ~(celloutsig_0_0z);
  assign celloutsig_0_5z = celloutsig_0_1z & ~(in_data[71]);
  assign celloutsig_0_12z = celloutsig_0_0z & ~(celloutsig_0_3z);
  assign celloutsig_0_17z = celloutsig_0_8z & ~(celloutsig_0_0z);
  assign celloutsig_1_1z = in_data[178] & ~(celloutsig_1_0z);
  assign celloutsig_0_14z = { in_data[25:21], celloutsig_0_10z } * { celloutsig_0_10z[7:2], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_12z };
  assign celloutsig_1_4z = { celloutsig_1_2z[7:6], celloutsig_1_1z, celloutsig_1_2z } * { in_data[184:174], celloutsig_1_0z };
  assign celloutsig_1_5z = in_data[162:159] * { in_data[106:104], celloutsig_1_3z };
  assign celloutsig_0_15z = in_data[87:84] != celloutsig_0_13z[6:3];
  assign celloutsig_0_21z = celloutsig_0_20z[3:1] != { celloutsig_0_6z[6], celloutsig_0_17z, celloutsig_0_17z };
  assign celloutsig_1_2z = in_data[104:96] - { in_data[125:120], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_18z = { in_data[162:154], celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_11z } ~^ celloutsig_1_10z[23:6];
  assign celloutsig_0_22z = { celloutsig_0_10z[5:2], celloutsig_0_16z } ^ { celloutsig_0_5z, celloutsig_0_20z };
  assign celloutsig_1_9z = ~((celloutsig_1_4z[3] & celloutsig_1_0z) | in_data[155]);
  assign celloutsig_0_11z = ~((celloutsig_0_3z & celloutsig_0_9z) | celloutsig_0_7z);
  assign celloutsig_0_1z = ~((in_data[0] & celloutsig_0_0z) | in_data[82]);
  assign celloutsig_1_0z = ~((in_data[148] & in_data[144]) | in_data[129]);
  always_latch
    if (!clkin_data[64]) celloutsig_1_10z = 34'h000000000;
    else if (!clkin_data[32]) celloutsig_1_10z = { celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_5z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_20z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_20z = celloutsig_0_14z[5:2];
  assign { out_data[145:128], out_data[96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
