<?xml version="1.0" encoding="utf-8"?>
<module id="UART" HW_revision="" XML_version="1" description="UART">
	<register id="RBR" acronym="RBR" offset="0x00" width="32" description="Receive Buffer Register">
		<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="RBR" width="8" begin="7" end="0" resetval="0" description="Receiver Buffer Register(Read Only)" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="THR" acronym="THR" offset="0x00" width="32" description="Transmitter Holding Register">
		<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="THR" width="8" begin="7" end="0" resetval="0" description="Transmitter Holding Register(Write Only)" range="" rwaccess="W">
		</bitfield>
	</register>
	<register id="IER" acronym="IER" offset="0x04" width="32" description="Interrupt Enable Register">
		<bitfield id="_RSVD" width="28" begin="31" end="4" resetval="0" description="These bits are not used" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EDSSI" width="1" begin="3" end="3" resetval="0" description="Enables the Modem Status Interrupt" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="MSI Interrupt Disabled" />
			<bitenum id="ENABLE" value="1" token="ENABLE" description="MSI Interrupt Enabled" />
		</bitfield>
		<bitfield id="ELSI" width="1" begin="2" end="2" resetval="0" description="Enables the receiver line status Interrupt" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="RLSI Interrupt Disabled" />
			<bitenum id="ENABLE" value="1" token="ENABLE" description="RLSI Interrupt Enabled" />
		</bitfield>
		<bitfield id="ETBEI" width="1" begin="1" end="1" resetval="0" description="Enables the THRE Interrupt" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="THREI Interrupt Disabled" />
			<bitenum id="ENABLE" value="1" token="ENABLE" description="THREI Interrupt Enabled" />
		</bitfield>
		<bitfield id="ERBI" width="1" begin="0" end="0" resetval="0" description="Enables the received data available interrupt and character time-out indication interrupt" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Receiver Data Availabe Interrupt Disabled" />
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Receiver Data Availabe Interrupt Enabled" />
		</bitfield>
	</register>
	<register id="IIR" acronym="IIR" offset="0x08" width="32" description="Interrupt Identification Register  (Read-only register)">
		<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="These bits are not used" range="" rwaccess="N">
		</bitfield>
		<bitfield id="FIFOEN" width="2" begin="7" end="6" resetval="0" description="Always cleared in non-FIFO Mode.They are set when bit 0 of FIFO control register is set(FCR[0])" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RSVD" width="2" begin="5" end="4" resetval="0" description="These bits are not used(always cleared)" range="" rwaccess="N">
		</bitfield>
		<bitfield id="INTID" width="3" begin="3" end="1" resetval="0" description="Encodes different types of interrupts" range="" rwaccess="R">
			<bitenum id="MODSTAT" value="0" token="MODSTAT" description="" />
			<bitenum id="THRE" value="1" token="THRE" description="" />
			<bitenum id="RDA" value="2" token="RDA" description="" />
			<bitenum id="RLS" value="3" token="RLS" description="" />
			<bitenum id="CTI" value="6" token="CTI" description="" />
		</bitfield>
		<bitfield id="IPEND" width="1" begin="0" end="0" resetval="1" description="Used either in a hardwire prioritized(nirq) or polled interrupt system. 0-&gt;An interrupt is pending. " range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="FCR" acronym="FCR" offset="0x08" width="32" description="FIFO Control Register (Write-only register)">
		<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="These bits are not used" range="" rwaccess="N">
		</bitfield>
		<bitfield id="RXFIFOTL" width="2" begin="7" end="6" resetval="0" description="Sets the trigger level of the receiver FIFO " range="" rwaccess="W">
			<bitenum id="1BYTE" value="0" token="1BYTE" description="1 Byte" />
			<bitenum id="4BYTE" value="1" token="4BYTE" description="4 Bytes" />
			<bitenum id="8BYTE" value="16" token="8BYTE" description="8 Bytes" />
			<bitenum id="14BYTE" value="17" token="14BYTE" description="14 Bytes" />
		</bitfield>
		<bitfield id="_RSVD" width="2" begin="5" end="4" resetval="0" description="These bits are not used" range="" rwaccess="N">
		</bitfield>
		<bitfield id="DMAMODE1" width="1" begin="3" end="3" resetval="0" description="When FCR[0] is set, setting this bit will select mode 1 for the DMA" range="" rwaccess="W">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable DMA Mode" />
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable DMA Mode" />
		</bitfield>
		<bitfield id="TXCLR" width="1" begin="2" end="2" resetval="0" description="Setting this bit clears the transmitter FIFO and resets the transmitter FIFO counter. " range="" rwaccess="W">
			<bitenum id="NOACTION" value="0" token="NOACTION" description="" />
			<bitenum id="XMIT_FIFO_CLEARE" value="1" token="XMIT_FIFO_CLEARE" description="Clears the Trasmitter FIFO" />
		</bitfield>
		<bitfield id="RXCLR" width="1" begin="1" end="1" resetval="0" description="Setting this bit clears the receiver FIFO counter. The shift register is not cleared. " range="" rwaccess="W">
			<bitenum id="RECV_FIFO_CNT_CLEARE" value="1" token="RECV_FIFO_CNT_CLEARE" description="Clears the Receiver FIFO Counter" />
		</bitfield>
		<bitfield id="FIFOEN" width="1" begin="0" end="0" resetval="0" description="Enables the transmitter and receiver FIFOs" range="" rwaccess="W">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable FIFO Mode" />
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable FIFO Mode" />
		</bitfield>
	</register>
	<register id="LCR" acronym="LCR" offset="0x0C" width="32" description="Line Control Register">
		<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="These bits are not used" range="" rwaccess="N">
		</bitfield>
		<bitfield id="DLAB" width="1" begin="7" end="7" resetval="0" description="This bit is the divisor latch access bit" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Access the RBR/THR and IER" />
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Access the divisor latches" />
		</bitfield>
		<bitfield id="BC" width="1" begin="6" end="6" resetval="0" description="This bit is the break control bit." range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Break Control function is disabled" />
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Break Control function is enabled" />
		</bitfield>
		<bitfield id="SP" width="1" begin="5" end="5" resetval="0" description="When this bit is set: if even parity is selected, the parity bit is transmitted and checked as cleared. If odd parity is selected, the parity bit is transmitted and checked as set." range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
			<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
		</bitfield>
		<bitfield id="EPS" width="1" begin="4" end="4" resetval="0" description="This bit is the even parity bit" range="" rwaccess="RW">
			<bitenum id="ODD_PARITY" value="0" token="ODD_PARITY" description="Odd parity selection" />
			<bitenum id="EVEN_PARITY" value="1" token="EVEN_PARITY" description="Even Parity Selection" />
		</bitfield>
		<bitfield id="PEN" width="1" begin="3" end="3" resetval="0" description="This bit is the parity enable bit" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Parity selection disabled" />
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Parity selection enabled" />
		</bitfield>
		<bitfield id="STB" width="1" begin="2" end="2" resetval="0" description="This bit specifies either one, one and a half, or two stop bits in each transmitted" range="" rwaccess="RW">
			<bitenum id="1STOPBIT" value="0" token="1STOPBIT" description="1 Stop bit" />
			<bitenum id="2R1.5STOPBITS" value="1" token="2R1.5STOPBITS" description="2 or 1.5 stop bits depending on WLS selection" />
		</bitfield>
		<bitfield id="WLS" width="2" begin="1" end="0" resetval="0" description="These two bits specify the number of bits in each transmitted or received serial" range="" rwaccess="RW">
			<bitenum id="5BITS" value="0" token="5BITS" description="5-bits character length" />
			<bitenum id="6BITS" value="1" token="6BITS" description="6-bits character length" />
			<bitenum id="7BITS" value="16" token="7BITS" description="7-bits character length" />
			<bitenum id="8BITS" value="17" token="8BITS" description="8-bits character length" />
		</bitfield>
	</register>
	<register id="MCR" acronym="MCR" offset="0x10" width="32" description="Modem Control Register">
		<bitfield id="_RSVD" width="26" begin="31" end="6" resetval="0" description="These bits are not used" range="" rwaccess="N">
		</bitfield>
		<bitfield id="AFE" width="1" begin="5" end="5" resetval="0" description="Autoflow control enable bit. When AFE='1', the autoflow control is enabled.  " range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
			<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
		</bitfield>
		<bitfield id="LOOP" width="1" begin="4" end="4" resetval="0" description="Loop Mode Bit. When LOOP='1', Internal Loop Mode enabled. When='0', loop back is disabled" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
			<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
		</bitfield>
		<bitfield id="OUT2" width="1" begin="3" end="3" resetval="0" description="OUT2 Control bit" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
			<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
		</bitfield>
		<bitfield id="OUT1" width="1" begin="2" end="2" resetval="0" description="OUT1 Control bit" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
			<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
		</bitfield>
		<bitfield id="RTS" width="1" begin="1" end="1" resetval="0" description="RTS Control bit" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
			<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
		</bitfield>
		<bitfield id="DTR" width="1" begin="0" end="0" resetval="0" description="DTR Control bit" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
			<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
		</bitfield>
	</register>
	<register id="LSR" acronym="LSR" offset="0x14" width="32" description="Line Status Register">
		<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="These bits are not used" range="" rwaccess="N">
		</bitfield>
		<bitfield id="RCVR" width="1" begin="7" end="7" resetval="0" description="In the non-FIFO mode, this bit is set when there is a parity error, framing error, or break indicator in the receiver buffer register (RBR). It is cleared when the CPU reads the erroneous data. In the FIFO mode, this bit is set when there is at least one parity error, framing error, or break indicator in the FIFO." range="" rwaccess="R">
		</bitfield>
		<bitfield id="TEMT" width="1" begin="6" end="6" resetval="1" description="This is the transmitter empty (TEMT) indicator bit. This bit is set when both the THR and the TSR are empty. It is cleared when either the THR or the TSR contains a data character. In the FIFO mode, this bit is set when both the transmitter FIFO and the shift register are empty." range="" rwaccess="R">
		</bitfield>
		<bitfield id="THRE" width="1" begin="5" end="5" resetval="1" description="This is the transmitter holding register empty (THRE) indicator bit. This bit is set whenever the THR is empty. This bit is cleared at the same time when the CPU loads the THR. In the FIFO mode, this bit is set when the transmitter FIFO is empty, and it is cleared when at least one byte is loaded into the FIFO." range="" rwaccess="R">
		</bitfield>
		<bitfield id="BI" width="1" begin="4" end="4" resetval="0" description="This is the break indicator (BI) bit. This bit is set whenever the receive data input was held low for longer than a full-word transmission time. This bit is cleared after the CPU reads the erroneous data." range="" rwaccess="R">
		</bitfield>
		<bitfield id="FE" width="1" begin="3" end="3" resetval="0" description="This is the frame error (FE) bit. This bit is set whenever the receive data character does not have a valid stop bit. This bit is cleared after the CPU reads the erroneous data." range="" rwaccess="R">
		</bitfield>
		<bitfield id="PE" width="1" begin="2" end="2" resetval="0" description="This is the parity error (PE) bit. This bit is set whenever the parity of the receive data character does not match the parity selected in the LCR[4]. This bit is cleared after the CPU reads the erroneous data." range="" rwaccess="R">
		</bitfield>
		<bitfield id="OE" width="1" begin="1" end="1" resetval="0" description="This is the overrun error (OE) bit. This bit is set whenever a character is written to the RBR before the previous character was read by the CPU. This bit is cleared every time the CPU reads the contents of the LSR." range="" rwaccess="R">
		</bitfield>
		<bitfield id="DR" width="1" begin="0" end="0" resetval="0" description="This is the data ready (DR) bit. 1: Complete incoming character received and transferred into RBR/FIFO   0: All the data read from RBR/FIFO" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="MSR" acronym="MSR" offset="0x18" width="32" description="Modem Status Register">
		<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="CD" width="1" begin="7" end="7" resetval="0" description="This bit is the complement of the DCD input." range="" rwaccess="R">
			<bitenum id="CD" value="1" token="CD" description="" />
			<bitenum id="NOCD" value="0" token="NOCD" description="" />
		</bitfield>
		<bitfield id="RI" width="1" begin="6" end="6" resetval="0" description="This bit is the complement of the RI input." range="" rwaccess="R">
			<bitenum id="RI" value="1" token="RI" description="" />
			<bitenum id="NORI" value="0" token="NORI" description="" />
		</bitfield>
		<bitfield id="DSR" width="1" begin="5" end="5" resetval="0" description="This bit is the complement of the DSR input." range="" rwaccess="R">
			<bitenum id="DSR" value="1" token="DSR" description="" />
			<bitenum id="NODSR" value="0" token="NODSR" description="" />
		</bitfield>
		<bitfield id="CTS" width="1" begin="4" end="4" resetval="0" description="This bit is the complement of the CTS input." range="" rwaccess="R">
			<bitenum id="CTS" value="1" token="CTS" description="" />
			<bitenum id="NOCTS" value="0" token="NOCTS" description="" />
		</bitfield>
		<bitfield id="DCD" width="1" begin="3" end="3" resetval="0" description="This is the change in DCD (DCD) indicator bit." range="" rwaccess="R">
			<bitenum id="DCD" value="1" token="DCD" description="When DCD is set and the modem status interrupt is enabled, a modem status interrupt is generated." />
			<bitenum id="NODCD" value="0" token="NODCD" description="" />
		</bitfield>
		<bitfield id="TERI" width="1" begin="2" end="2" resetval="0" description="This is the trailing edge of RI (TERI) indicator bit." range="" rwaccess="R">
			<bitenum id="TERI" value="1" token="TERI" description="When TERI is set and the modem status interrupt is enabled, a modem status interrupt is generated." />
			<bitenum id="NOTERI" value="0" token="NOTERI" description="" />
		</bitfield>
		<bitfield id="DDSR" width="1" begin="1" end="1" resetval="0" description="This is the change in DSR (DDSR) indicator bit." range="" rwaccess="R">
			<bitenum id="DDSR" value="1" token="DDSR" description="When DDSR is set and the modem status interrupt is enabled, a modem status interrupt is generated." />
			<bitenum id="NODDSR" value="0" token="NODDSR" description="" />
		</bitfield>
		<bitfield id="DCTS" width="1" begin="0" end="0" resetval="0" description="This is the change in CTS (DCTS) indicator bit." range="" rwaccess="R">
			<bitenum id="DCTS" value="1" token="DCTS" description="When DCTS is set (autoflow control is not enabled and the modem status interrupt is enabled), a modem status interrupt is generated." />
			<bitenum id="NODCTS" value="0" token="NODCTS" description="" />
		</bitfield>
	</register>
	<register id="SCR" acronym="SCR" offset="0x1C" width="32" description="Scratch Register">
		<bitfield id="_RSVD" width="24" begin="31" end="8" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="SCR" width="8" begin="7" end="0" resetval="0" description="Used as programmer's scartch pad, temporarily hold programmer's data." range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="DLL" acronym="DLL" offset="0x20" width="8" description="Divisior Latch(LSB)">
		<bitfield id="DLL" width="8" begin="7" end="0" resetval="0" description="Stores the LSB of 16-bit divisor for generation of the baud clock in the baud rate generator." range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="DLH" acronym="DLH" offset="0x24" width="8" description="Divisior Latch(MSB)">
		<bitfield id="DLH" width="8" begin="7" end="0" resetval="0" description="Stores the MSB of 16-bit divisor for generation of the baud clock in the baud rate generator." range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PID" acronym="PID" offset="0x28" width="32" description="Peripheral ID Register ">
		<bitfield id="SCHEME" width="2" begin="31" end="30" resetval="27" description="UART follows the new PID scheme. This value should be 0b01" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RSVD" width="2" begin="29" end="28" resetval="11" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="FUNC" width="12" begin="27" end="16" resetval="1044" description="UART's assigned FUNC value is 0x414" range="" rwaccess="R">
		</bitfield>
		<bitfield id="R" width="5" begin="15" end="11" resetval="11" description="Defined by design team and matches PDS release to chip teams" range="" rwaccess="R">
		</bitfield>
		<bitfield id="X" width="3" begin="10" end="8" resetval="27" description="UART major spec release is set to 0b001" range="" rwaccess="R">
		</bitfield>
		<bitfield id="Z" width="2" begin="7" end="6" resetval="11" description="Defined by design team and is set to 0 for major RTL releases" range="" rwaccess="R">
		</bitfield>
		<bitfield id="Y" width="6" begin="5" end="0" resetval="267" description="UART minor specrelease is set to 0b000010" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PID_TYP" acronym="PID_TYP" offset="0x2C" width="32" description="Peripheral ID Register TYPE">
		<bitfield id="_RSVD" width="32" begin="31" end="0" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PWREMU_MGMT" acronym="PWREMU_MGMT" offset="0x30" width="32" description="Power Management and Emulation Register">
		<bitfield id="_RSVD" width="16" begin="31" end="16" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="URST" width="1" begin="15" end="15" resetval="0" description="This bit resets and enables both the receiver and transmitter." range="" rwaccess="RW">
			<bitenum id="TXRXENABLE" value="1" token="TXRXENABLE" description="The receiver and transmitter are enabled." />
			<bitenum id="TXRXDISABLE" value="0" token="TXRXDISABLE" description="The receiver and transmitter are disabled and in reset state." />
		</bitfield>
		<bitfield id="UTRST" width="1" begin="14" end="14" resetval="0" description="This bit resets and enables the transmitter." range="" rwaccess="RW">
			<bitenum id="TXENABLE" value="1" token="TXENABLE" description="The transmitter is enabled." />
			<bitenum id="TXDISABLE" value="0" token="TXDISABLE" description="The transmitter is disabled and in reset state." />
		</bitfield>
		<bitfield id="URRST" width="1" begin="13" end="13" resetval="0" description="This bit resets and enables the receiver." range="" rwaccess="RW">
			<bitenum id="RXENABLE" value="1" token="RXENABLE" description="The receiver is enabled." />
			<bitenum id="RXDISABLE" value="0" token="RXDISABLE" description="The receiver is disabled and in reset state." />
		</bitfield>
		<bitfield id="_RSVD" width="11" begin="12" end="2" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="SOFT" width="1" begin="1" end="1" resetval="1" description="Always reads one and write does not have any affect" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="FREE" width="1" begin="0" end="0" resetval="0" description="This bit determines emulation mode functionality of the UART." range="" rwaccess="RW">
			<bitenum id="UARTRUN" value="1" token="UARTRUN" description="UART runs free." />
			<bitenum id="UARTSTOP" value="0" token="UARTSTOP" description="UART stops immediately." />
		</bitfield>
	</register>
	<register id="MDR" acronym="MDR" offset="0x34" width="32" description="Mode Definition Register">
		<bitfield id="_RSVD" width="31" begin="31" end="1" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="OSM_SEL" width="1" begin="0" end="0" resetval="0" description="This bit determines over-sampling mode." range="" rwaccess="RW">
			<bitenum id="16xover-sampling" value="57344" token="16xover-sampling" description="" />
			<bitenum id="13xover-sampling" value="57345" token="13xover-sampling" description="" />
		</bitfield>
	</register>
</module>
