<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN"
  "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en">
<head>
<!-- Global site tag (gtag.js) - Google Analytics -->
<script async src="https://www.googletagmanager.com/gtag/js?id=UA-29290706-3"></script>
<script>
 window.dataLayer = window.dataLayer || [];
 function gtag(){dataLayer.push(arguments);}
 gtag('js', new Date());
 gtag('config', 'UA-29290706-3');
</script>
<meta name="generator" content="jemdoc, see http://jemdoc.jaboc.net/" />
<meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
<link rel="stylesheet" href="css/jemdoc.css" type="text/css" />
<title>Ajeya Naithani</title>
</head>
<body>
<table summary="Table for page layout." id="tlayout">
<tr valign="top">
</td>
<td id="layout-content">
<table class="imgtable"><tr><td>
<img src="Ajeya_Naithani.jpg" alt="" height="190px" />&nbsp;</td>
<td align="left"><h1>Ajeya Naithani</h1>
<p>Postdoctoral Researcher<br />
ELIS â€“ Ghent University<br />
Technologiepark-Zwijnaarde 126<br />
9052 Ghent, Belgium<br />
<i>Email</i>: ajeya [dot] naithani [at] ugent [dot] be<br />
</td></tr></table><br/>
<p>I received my PhD degree in computer science and engineering from Ghent University in 2019, and my MS degree in computer science from the University of Arizona in 2011. Currently, I am working as a postdoctoral researcher at Ghent University. I am fortunate to work under the aegis of <a href="https://users.elis.ugent.be/~leeckhou/" target=_blank>Professor Lieven Eeckhout</a>.
<h1>Research</h1>
<p>My research interests include the area of computer architecture with an emphasis on designing novel techniques to improve performance, energy-efficiency, and reliability of modern processors.

<h1>Publications</h1>
<h3>2021</h3>
<ul>
<li><p>Vector Runahead<br />
<b>Ajeya Naithani</b>, Sam Ainsworth, Timothy M. Jones, and Lieven Eeckhout<br />
ACM/IEEE International Symposium on Computer Architecture (ISCA)|<a href="docs/isca21.pdf" target=_blank>PDF</a>
<!--| <a href="papers/isca21_vr_slides.pdf" target=_blank>Talk slides</a>-->
</li>
</ul>
<ul>
<li><p>VMT: Virtualized Multi-Threading for Accelerating Graph Workloads on Commodity Processors<br />
Josue Feliu Perez, <b>Ajeya Naithani</b>, Julio Sahuquillo, Salvador Petit, Moinuddin K Qureshi, and Lieven Eeckhout<br />
IEEE Transaction on Computers (TC)|<a href="docs/tc21.pdf" target=_blank>PDF</a>
<!--| <a href="papers/isca21_vr_slides.pdf" target=_blank>Talk slides</a>-->
</li>
</ul>

<h3>2020</h3>
<ul>
<li><p>The Forward Slice Core Microarchitecture<br />
Kartik Lakshminarasimhan, <b>Ajeya Naithani</b>, Josue Feliu Perez, and Lieven Eeckhout<br />
ACM International Conference on Parallel Architectures and Compilation Techniques (PACT)|<a href="docs/pact20.pdf" target=_blank>PDF</a>
<!--| <a href="papers/isca21_vr_slides.pdf" target=_blank>Talk slides</a>-->
</li>
</ul>

<ul>
<li><p>Precise Runahead Execution<br />
<b>Ajeya Naithani</b>, Josue Feliu Perez, Almutaz Adileh, and Lieven Eeckhout<br />
IEEE International Symposium on High-Performance Computer Architecture (HPCA)|<a href="docs/hpca20.pdf" target=_blank>PDF</a>
<!--| <a href="papers/isca21_vr_slides.pdf" target=_blank>Talk slides</a>-->
</li>
</ul>


<h3>2019</h3>
<ul>
<li><p>Improving Soft Error Reliability in Modern Processors<br />
<b>Ajeya Naithani</b><br />
PhD Dissertation|<a href="docs/dissertation.pdf" target=_blank>PDF</a>
<!--| <a href="papers/isca21_vr_slides.pdf" target=_blank>Talk slides</a>-->
</li>
</ul>

<ul>
<li><p>Precise Runahead Execution<br />
<b>Ajeya Naithani</b>, Josue Feliu Perez, Almutaz Adileh, and Lieven Eeckhout<br />
IEEE Computer Architecture Letters (CAL)|<a href="docs/cal19.pdf" target=_blank>PDF</a>
<!--| <a href="papers/isca21_vr_slides.pdf" target=_blank>Talk slides</a>-->
</li>
</ul>

<h3>2018</h3>

<ul>
<li><p>Optimizing Soft Error Reliability through Scheduling on Heterogeneous Multicore Processors<br />
<b>Ajeya Naithani</b>, Stijn Eyerman, and Lieven Eeckhout<br />
IEEE Transaction on Computers (TC)|<a href="docs/tc18.pdf" target=_blank>PDF</a>
<!--| <a href="papers/isca21_vr_slides.pdf" target=_blank>Talk slides</a>-->
</li>
</ul>

<h3>2017</h3>

<ul>
<li><p>Reliability-Aware Scheduling on Heterogeneous Multicore Processors<br />
<b>Ajeya Naithani</b>, Stijn Eyerman, and Lieven Eeckhout<br />
IEEE International Symposium on High Performance Computer Architecture (HPCA) |<a href="docs/hpca17.pdf" target=_blank>PDF</a>
<!--| <a href="papers/isca21_vr_slides.pdf" target=_blank>Talk slides</a>-->
</li>
</ul>

<h1>Patents</h1>

<ul>
<li><p>CPU with Multiple Instruction Queues<br />
Lieven Eeckhout, Kartik Lakshminarasimhan, and <b>Ajeya Naithani</b><br />
European Patent Application Number 20199592.5 (Pending), October 1, 2020 
<!--|<a href="papers/isca21.pdf" target=_blank>PDF</a>-->
<!--| <a href="papers/isca21_vr_slides.pdf" target=_blank>Talk slides</a>-->
<!--| <a href="https://www.youtube.com/watch?v=UP9__WsfSuc" target=_blank>Talk video</a></p>-->
</li>
</ul>

<div id="footer">
<div id="footer-text">
HTML generated  by <a href="http://jemdoc.jaboc.net/" target=_blank>jemdoc</a>.
</div>
</div>
</td>
</tr>
</table>
</body>
</html>
