# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do riscv_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV {C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV/riscv.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module riscv
# -- Compiling module IRAM
# -- Compiling module DataRAM
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# vlog -vlog01compat -work work +incdir+C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV {C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV/pc.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# vlog -vlog01compat -work work +incdir+C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV {C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV/regFile.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module regFile
# -- Compiling module register
# 
# Top level modules:
# 	regFile
# vlog -vlog01compat -work work +incdir+C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV {C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV/controlUnit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module controlUnit
# 
# Top level modules:
# 	controlUnit
# vlog -vlog01compat -work work +incdir+C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV {C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV/immGen.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module immGen
# 
# Top level modules:
# 	immGen
# vlog -vlog01compat -work work +incdir+C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV {C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV/alu.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# 
vsim +altera -do riscv_run_msim_rtl_verilog.do -l msim_transcript -gui work.tb
# vsim +altera -do riscv_run_msim_rtl_verilog.do -l msim_transcript -gui work.tb 
# Loading work.tb
# Loading work.riscv
# Loading work.pc
# Loading work.IRAM
# Loading work.regFile
# Loading work.register
# Loading work.immGen
# Loading work.controlUnit
# Loading work.alu
# Loading work.DataRAM
# ** Warning: (vsim-3015) C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV/riscv.v(20): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'enable'. The port definition is at: C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV/pc.v(3).
# 
#         Region: /tb/riscv0/pc1
# ** Warning: (vsim-3015) C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV/riscv.v(43): [PCDPC] - Port size (8 or 8) does not match connection size (32) for port 'ADDR'. The port definition is at: C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV/riscv.v(124).
# 
#         Region: /tb/riscv0/imem
# ** Warning: (vsim-3015) C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV/riscv.v(43): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'wren'. The port definition is at: C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV/riscv.v(126).
# 
#         Region: /tb/riscv0/imem
# ** Warning: (vsim-3015) C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV/riscv.v(110): [PCDPC] - Port size (8 or 8) does not match connection size (32) for port 'ADDR'. The port definition is at: C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV/riscv.v(169).
# 
#         Region: /tb/riscv0/dmem
# do riscv_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV {C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV/riscv.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module riscv
# -- Compiling module IRAM
# -- Compiling module DataRAM
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# vlog -vlog01compat -work work +incdir+C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV {C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV/pc.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# vlog -vlog01compat -work work +incdir+C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV {C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV/regFile.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module regFile
# -- Compiling module register
# 
# Top level modules:
# 	regFile
# vlog -vlog01compat -work work +incdir+C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV {C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV/controlUnit.v}
add wave -position end  sim:/tb/reset
add wave -position end  sim:/tb/clk
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module controlUnit
# 
# Top level modules:
# 	controlUnit
# vlog -vlog01compat -work work +incdir+C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV {C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV/immGen.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module immGen
# 
# Top level modules:
# 	immGen
# vlog -vlog01compat -work work +incdir+C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV {C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV/alu.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# 
add wave -position end  sim:/tb/riscv0/KEY
add wave -position end  sim:/tb/riscv0/dataA
add wave -position end  sim:/tb/riscv0/dataB
add wave -position end  sim:/tb/riscv0/imemAddr
add wave -position end  sim:/tb/riscv0/I
add wave -position end  sim:/tb/riscv0/aluResult
add wave -position end  sim:/tb/riscv0/dmemOut
add wave -position end  sim:/tb/riscv0/aluB
add wave -position end  sim:/tb/riscv0/dataD
add wave -position end  sim:/tb/riscv0/pcIn
add wave -position end  sim:/tb/riscv0/Rs1
add wave -position end  sim:/tb/riscv0/Rs2
add wave -position end  sim:/tb/riscv0/Rd
add wave -position end  sim:/tb/riscv0/opcode
add wave -position end  sim:/tb/riscv0/signals
add wave -position end  sim:/tb/riscv0/immGenOut
add wave -position end  sim:/tb/riscv0/branchFromAlu
add wave -position end  sim:/tb/riscv0/clock
add wave -position end  sim:/tb/riscv0/clear
add wave -position end  sim:/tb/riscv0/dmem/DOUT
add wave -position end  sim:/tb/riscv0/dmem/ADDR
add wave -position end  sim:/tb/riscv0/dmem/DIN
add wave -position end  sim:/tb/riscv0/dmem/wren
add wave -position end  sim:/tb/riscv0/dmem/clear
add wave -position end  sim:/tb/riscv0/dmem/clk
add wave -position end  sim:/tb/riscv0/dmem/RAM_ADDR
run
add wave -position end  sim:/tb/riscv0/dmem/#ALWAYS#190/width
add wave -position end  sim:/tb/riscv0/dmem/#ALWAYS#190/addrWidth
add wave -position end  sim:/tb/riscv0/dmem/#ALWAYS#190/DOUT
add wave -position end  sim:/tb/riscv0/dmem/#ALWAYS#190/MEM
add wave -position end  sim:/tb/riscv0/dmem/#ALWAYS#190/RAM_ADDR
add wave -position end  sim:/tb/riscv0/rf/r[3]/r/#ALWAYS#43/width
add wave -position end  sim:/tb/riscv0/rf/r[3]/r/#ALWAYS#43/out
run
add wave -position end  sim:/tb/riscv0/rf/r[4]/r/#ALWAYS#43/width
add wave -position end  sim:/tb/riscv0/rf/r[4]/r/#ALWAYS#43/out
run
step
step -over
# Break key hit 
run -continue
run
run -all
