Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Feb  6 12:38:48 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                              Path #1                                                              |                                                           WorstPath from Dst                                                           |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    3.125 |                                                                                                                             3.125 |                                                                                                                                  3.125 |
| Path Delay                |                    1.003 |                                                                                                                            10.445 |                                                                                                                                  9.729 |
| Logic Delay               | 0.095(10%)               | 3.043(30%)                                                                                                                        | 3.285(34%)                                                                                                                             |
| Net Delay                 | 0.908(90%)               | 7.402(70%)                                                                                                                        | 6.444(66%)                                                                                                                             |
| Clock Skew                |                   -0.122 |                                                                                                                            -0.122 |                                                                                                                                 -0.134 |
| Slack                     |                    1.991 |                                                                                                                            -7.451 |                                                                                                                                 -6.747 |
| Timing Exception          |                          |                                                                                                                                   |                                                                                                                                        |
| Bounding Box Size         | 0% x 2%                  | 11% x 1%                                                                                                                          | 11% x 1%                                                                                                                               |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                            | (0, 0)                                                                                                                                 |
| Cumulative Fanout         |                        3 |                                                                                                                               192 |                                                                                                                                    176 |
| Fixed Loc                 |                        0 |                                                                                                                                 0 |                                                                                                                                      0 |
| Fixed Route               |                        0 |                                                                                                                                 0 |                                                                                                                                      0 |
| Hold Fix Detour           |                        0 |                                                                                                                                 0 |                                                                                                                                      0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                 0 |                                                                                                                                      0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                      | Safely Timed                                                                                                                           |
| Logic Levels              |                        0 |                                                                                                                                24 |                                                                                                                                     25 |
| Routes                    |                        1 |                                                                                                                                24 |                                                                                                                                     25 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT3 LUT6 LUT6 FDRE | FDRE LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT4 LUT6 LUT2 LUT6 LUT6 LUT2 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                      | clk                                                                                                                               | clk                                                                                                                                    |
| End Point Clock           | clk                      | clk                                                                                                                               | clk                                                                                                                                    |
| DSP Block                 | None                     | None                                                                                                                              | None                                                                                                                                   |
| BRAM                      | None                     | None                                                                                                                              | None                                                                                                                                   |
| IO Crossings              |                        0 |                                                                                                                                 0 |                                                                                                                                      0 |
| SLR Crossings             |                        0 |                                                                                                                                 0 |                                                                                                                                      0 |
| PBlocks                   |                        0 |                                                                                                                                 0 |                                                                                                                                      0 |
| High Fanout               |                        3 |                                                                                                                                35 |                                                                                                                                     28 |
| Dont Touch                |                        0 |                                                                                                                                 0 |                                                                                                                                      0 |
| Mark Debug                |                        0 |                                                                                                                                 0 |                                                                                                                                      0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                            | FDRE/C                                                                                                                                 |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                            | FDRE/D                                                                                                                                 |
| Start Point Pin           | sr_p.sr_15[100]/C        | muon_cand_6.pt_fast[0]/C                                                                                                          | sr_p.sr_1_13.sector_ret_29/C                                                                                                           |
| End Point Pin             | muon_cand_6.pt_fast[0]/D | sr_p.sr_1_13.sector_ret_29/D                                                                                                      | sr_p.sr_1[250]/D                                                                                                                       |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                            Path #2                                                           |                                                           WorstPath from Dst                                                           |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    3.125 |                                                                                                                        3.125 |                                                                                                                                  3.125 |
| Path Delay                |                    1.003 |                                                                                                                       10.543 |                                                                                                                                  9.443 |
| Logic Delay               | 0.095(10%)               | 2.898(28%)                                                                                                                   | 2.758(30%)                                                                                                                             |
| Net Delay                 | 0.908(90%)               | 7.645(72%)                                                                                                                   | 6.685(70%)                                                                                                                             |
| Clock Skew                |                   -0.122 |                                                                                                                       -0.021 |                                                                                                                                 -0.251 |
| Slack                     |                    1.991 |                                                                                                                       -7.447 |                                                                                                                                 -6.577 |
| Timing Exception          |                          |                                                                                                                              |                                                                                                                                        |
| Bounding Box Size         | 0% x 2%                  | 12% x 1%                                                                                                                     | 12% x 1%                                                                                                                               |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                       | (0, 0)                                                                                                                                 |
| Cumulative Fanout         |                        3 |                                                                                                                          196 |                                                                                                                                    157 |
| Fixed Loc                 |                        0 |                                                                                                                            0 |                                                                                                                                      0 |
| Fixed Route               |                        0 |                                                                                                                            0 |                                                                                                                                      0 |
| Hold Fix Detour           |                        0 |                                                                                                                            0 |                                                                                                                                      0 |
| Combined LUT Pairs        |                        0 |                                                                                                                            0 |                                                                                                                                      0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                 | Safely Timed                                                                                                                           |
| Logic Levels              |                        0 |                                                                                                                           23 |                                                                                                                                     25 |
| Routes                    |                        1 |                                                                                                                           23 |                                                                                                                                     25 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT3 LUT6 LUT5 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                      | clk                                                                                                                          | clk                                                                                                                                    |
| End Point Clock           | clk                      | clk                                                                                                                          | clk                                                                                                                                    |
| DSP Block                 | None                     | None                                                                                                                         | None                                                                                                                                   |
| BRAM                      | None                     | None                                                                                                                         | None                                                                                                                                   |
| IO Crossings              |                        0 |                                                                                                                            0 |                                                                                                                                      0 |
| SLR Crossings             |                        0 |                                                                                                                            0 |                                                                                                                                      0 |
| PBlocks                   |                        0 |                                                                                                                            0 |                                                                                                                                      0 |
| High Fanout               |                        3 |                                                                                                                           35 |                                                                                                                                     33 |
| Dont Touch                |                        0 |                                                                                                                            0 |                                                                                                                                      0 |
| Mark Debug                |                        0 |                                                                                                                            0 |                                                                                                                                      0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                       | FDRE/C                                                                                                                                 |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                       | FDRE/D                                                                                                                                 |
| Start Point Pin           | sr_p.sr_15[100]/C        | muon_cand_6.pt_fast[0]/C                                                                                                     | sr_p.sr_1_8.sector_ret_0/C                                                                                                             |
| End Point Pin             | muon_cand_6.pt_fast[0]/D | sr_p.sr_1_8.sector_ret_0/D                                                                                                   | sr_p.sr_1[250]/D                                                                                                                       |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                      Path #3                                                                     |                                                           WorstPath from Dst                                                           |
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    3.125 |                                                                                                                                            3.125 |                                                                                                                                  3.125 |
| Path Delay                |                    0.766 |                                                                                                                                           10.421 |                                                                                                                                  9.893 |
| Logic Delay               | 0.097(13%)               | 3.152(31%)                                                                                                                                       | 3.157(32%)                                                                                                                             |
| Net Delay                 | 0.669(87%)               | 7.269(69%)                                                                                                                                       | 6.736(68%)                                                                                                                             |
| Clock Skew                |                   -0.100 |                                                                                                                                           -0.140 |                                                                                                                                 -0.110 |
| Slack                     |                    2.250 |                                                                                                                                           -7.445 |                                                                                                                                 -6.886 |
| Timing Exception          |                          |                                                                                                                                                  |                                                                                                                                        |
| Bounding Box Size         | 0% x 0%                  | 11% x 2%                                                                                                                                         | 11% x 1%                                                                                                                               |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                                           | (0, 0)                                                                                                                                 |
| Cumulative Fanout         |                        3 |                                                                                                                                              133 |                                                                                                                                    180 |
| Fixed Loc                 |                        0 |                                                                                                                                                0 |                                                                                                                                      0 |
| Fixed Route               |                        0 |                                                                                                                                                0 |                                                                                                                                      0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                0 |                                                                                                                                      0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                0 |                                                                                                                                      0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                     | Safely Timed                                                                                                                           |
| Logic Levels              |                        0 |                                                                                                                                               27 |                                                                                                                                     25 |
| Routes                    |                        1 |                                                                                                                                               27 |                                                                                                                                     25 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT3 LUT5 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT3 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                      | clk                                                                                                                                              | clk                                                                                                                                    |
| End Point Clock           | clk                      | clk                                                                                                                                              | clk                                                                                                                                    |
| DSP Block                 | None                     | None                                                                                                                                             | None                                                                                                                                   |
| BRAM                      | None                     | None                                                                                                                                             | None                                                                                                                                   |
| IO Crossings              |                        0 |                                                                                                                                                0 |                                                                                                                                      0 |
| SLR Crossings             |                        0 |                                                                                                                                                0 |                                                                                                                                      0 |
| PBlocks                   |                        0 |                                                                                                                                                0 |                                                                                                                                      0 |
| High Fanout               |                        3 |                                                                                                                                               17 |                                                                                                                                     32 |
| Dont Touch                |                        0 |                                                                                                                                                0 |                                                                                                                                      0 |
| Mark Debug                |                        0 |                                                                                                                                                0 |                                                                                                                                      0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                           | FDRE/C                                                                                                                                 |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                           | FDRE/D                                                                                                                                 |
| Start Point Pin           | sr_p.sr_15[245]/C        | muon_cand_15.pt_1_rep1/C                                                                                                                         | sr_p.sr_1_15.sector_ret_3130/C                                                                                                         |
| End Point Pin             | muon_cand_15.pt_1_rep1/D | sr_p.sr_1_15.sector_ret_3130/D                                                                                                                   | sr_p.sr_1[250]/D                                                                                                                       |
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                      Path #4                                                                     |                                                           WorstPath from Dst                                                           |
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    3.125 |                                                                                                                                            3.125 |                                                                                                                                  3.125 |
| Path Delay                |                    0.766 |                                                                                                                                           10.417 |                                                                                                                                  9.784 |
| Logic Delay               | 0.097(13%)               | 3.152(31%)                                                                                                                                       | 3.002(31%)                                                                                                                             |
| Net Delay                 | 0.669(87%)               | 7.265(69%)                                                                                                                                       | 6.782(69%)                                                                                                                             |
| Clock Skew                |                   -0.100 |                                                                                                                                           -0.140 |                                                                                                                                 -0.110 |
| Slack                     |                    2.250 |                                                                                                                                           -7.441 |                                                                                                                                 -6.777 |
| Timing Exception          |                          |                                                                                                                                                  |                                                                                                                                        |
| Bounding Box Size         | 0% x 0%                  | 11% x 2%                                                                                                                                         | 11% x 1%                                                                                                                               |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                                           | (0, 0)                                                                                                                                 |
| Cumulative Fanout         |                        3 |                                                                                                                                              133 |                                                                                                                                    210 |
| Fixed Loc                 |                        0 |                                                                                                                                                0 |                                                                                                                                      0 |
| Fixed Route               |                        0 |                                                                                                                                                0 |                                                                                                                                      0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                0 |                                                                                                                                      0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                0 |                                                                                                                                      0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                     | Safely Timed                                                                                                                           |
| Logic Levels              |                        0 |                                                                                                                                               27 |                                                                                                                                     25 |
| Routes                    |                        1 |                                                                                                                                               27 |                                                                                                                                     25 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT3 LUT5 LUT6 LUT6 LUT5 LUT5 FDRE | FDRE LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT3 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                      | clk                                                                                                                                              | clk                                                                                                                                    |
| End Point Clock           | clk                      | clk                                                                                                                                              | clk                                                                                                                                    |
| DSP Block                 | None                     | None                                                                                                                                             | None                                                                                                                                   |
| BRAM                      | None                     | None                                                                                                                                             | None                                                                                                                                   |
| IO Crossings              |                        0 |                                                                                                                                                0 |                                                                                                                                      0 |
| SLR Crossings             |                        0 |                                                                                                                                                0 |                                                                                                                                      0 |
| PBlocks                   |                        0 |                                                                                                                                                0 |                                                                                                                                      0 |
| High Fanout               |                        3 |                                                                                                                                               17 |                                                                                                                                     32 |
| Dont Touch                |                        0 |                                                                                                                                                0 |                                                                                                                                      0 |
| Mark Debug                |                        0 |                                                                                                                                                0 |                                                                                                                                      0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                           | FDRE/C                                                                                                                                 |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                           | FDRE/D                                                                                                                                 |
| Start Point Pin           | sr_p.sr_15[245]/C        | muon_cand_15.pt_1_rep1/C                                                                                                                         | sr_p.sr_1_15.sector_ret_3138/C                                                                                                         |
| End Point Pin             | muon_cand_15.pt_1_rep1/D | sr_p.sr_1_15.sector_ret_3138/D                                                                                                                   | sr_p.sr_1[250]/D                                                                                                                       |
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                            Path #5                                                           |                                                              WorstPath from Dst                                                             |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    3.125 |                                                                                                                        3.125 |                                                                                                                                       3.125 |
| Path Delay                |                    1.003 |                                                                                                                       10.480 |                                                                                                                                       9.576 |
| Logic Delay               | 0.095(10%)               | 3.067(30%)                                                                                                                   | 3.134(33%)                                                                                                                                  |
| Net Delay                 | 0.908(90%)               | 7.413(70%)                                                                                                                   | 6.442(67%)                                                                                                                                  |
| Clock Skew                |                   -0.122 |                                                                                                                       -0.076 |                                                                                                                                      -0.179 |
| Slack                     |                    1.991 |                                                                                                                       -7.439 |                                                                                                                                      -6.639 |
| Timing Exception          |                          |                                                                                                                              |                                                                                                                                             |
| Bounding Box Size         | 0% x 2%                  | 11% x 1%                                                                                                                     | 11% x 1%                                                                                                                                    |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                       | (0, 0)                                                                                                                                      |
| Cumulative Fanout         |                        3 |                                                                                                                          207 |                                                                                                                                         252 |
| Fixed Loc                 |                        0 |                                                                                                                            0 |                                                                                                                                           0 |
| Fixed Route               |                        0 |                                                                                                                            0 |                                                                                                                                           0 |
| Hold Fix Detour           |                        0 |                                                                                                                            0 |                                                                                                                                           0 |
| Combined LUT Pairs        |                        0 |                                                                                                                            0 |                                                                                                                                           0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                 | Safely Timed                                                                                                                                |
| Logic Levels              |                        0 |                                                                                                                           23 |                                                                                                                                          26 |
| Routes                    |                        1 |                                                                                                                           23 |                                                                                                                                          26 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                      | clk                                                                                                                          | clk                                                                                                                                         |
| End Point Clock           | clk                      | clk                                                                                                                          | clk                                                                                                                                         |
| DSP Block                 | None                     | None                                                                                                                         | None                                                                                                                                        |
| BRAM                      | None                     | None                                                                                                                         | None                                                                                                                                        |
| IO Crossings              |                        0 |                                                                                                                            0 |                                                                                                                                           0 |
| SLR Crossings             |                        0 |                                                                                                                            0 |                                                                                                                                           0 |
| PBlocks                   |                        0 |                                                                                                                            0 |                                                                                                                                           0 |
| High Fanout               |                        3 |                                                                                                                           35 |                                                                                                                                          46 |
| Dont Touch                |                        0 |                                                                                                                            0 |                                                                                                                                           0 |
| Mark Debug                |                        0 |                                                                                                                            0 |                                                                                                                                           0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                       | FDRE/C                                                                                                                                      |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                       | FDRE/D                                                                                                                                      |
| Start Point Pin           | sr_p.sr_15[100]/C        | muon_cand_6.pt_fast[0]/C                                                                                                     | sr_p.sr_1_15.sector_ret_3139/C                                                                                                              |
| End Point Pin             | muon_cand_6.pt_fast[0]/D | sr_p.sr_1_15.sector_ret_3139/D                                                                                               | sr_p.sr_1[250]/D                                                                                                                            |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                              Path #6                                                              |                                                              WorstPath from Dst                                                             |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    3.125 |                                                                                                                             3.125 |                                                                                                                                       3.125 |
| Path Delay                |                    1.003 |                                                                                                                            10.417 |                                                                                                                                       9.779 |
| Logic Delay               | 0.095(10%)               | 3.171(31%)                                                                                                                        | 3.041(32%)                                                                                                                                  |
| Net Delay                 | 0.908(90%)               | 7.246(69%)                                                                                                                        | 6.738(68%)                                                                                                                                  |
| Clock Skew                |                   -0.122 |                                                                                                                            -0.135 |                                                                                                                                      -0.111 |
| Slack                     |                    1.991 |                                                                                                                            -7.436 |                                                                                                                                      -6.773 |
| Timing Exception          |                          |                                                                                                                                   |                                                                                                                                             |
| Bounding Box Size         | 0% x 2%                  | 11% x 1%                                                                                                                          | 10% x 1%                                                                                                                                    |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                            | (0, 0)                                                                                                                                      |
| Cumulative Fanout         |                        3 |                                                                                                                               207 |                                                                                                                                         159 |
| Fixed Loc                 |                        0 |                                                                                                                                 0 |                                                                                                                                           0 |
| Fixed Route               |                        0 |                                                                                                                                 0 |                                                                                                                                           0 |
| Hold Fix Detour           |                        0 |                                                                                                                                 0 |                                                                                                                                           0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                 0 |                                                                                                                                           0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                      | Safely Timed                                                                                                                                |
| Logic Levels              |                        0 |                                                                                                                                24 |                                                                                                                                          26 |
| Routes                    |                        1 |                                                                                                                                24 |                                                                                                                                          26 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 FDRE | FDRE LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                      | clk                                                                                                                               | clk                                                                                                                                         |
| End Point Clock           | clk                      | clk                                                                                                                               | clk                                                                                                                                         |
| DSP Block                 | None                     | None                                                                                                                              | None                                                                                                                                        |
| BRAM                      | None                     | None                                                                                                                              | None                                                                                                                                        |
| IO Crossings              |                        0 |                                                                                                                                 0 |                                                                                                                                           0 |
| SLR Crossings             |                        0 |                                                                                                                                 0 |                                                                                                                                           0 |
| PBlocks                   |                        0 |                                                                                                                                 0 |                                                                                                                                           0 |
| High Fanout               |                        3 |                                                                                                                                35 |                                                                                                                                          33 |
| Dont Touch                |                        0 |                                                                                                                                 0 |                                                                                                                                           0 |
| Mark Debug                |                        0 |                                                                                                                                 0 |                                                                                                                                           0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                            | FDRE/C                                                                                                                                      |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                            | FDRE/D                                                                                                                                      |
| Start Point Pin           | sr_p.sr_15[100]/C        | muon_cand_6.pt_fast[0]/C                                                                                                          | sr_p.sr_1_12.sector_ret_18/C                                                                                                                |
| End Point Pin             | muon_cand_6.pt_fast[0]/D | sr_p.sr_1_12.sector_ret_18/D                                                                                                      | sr_p.sr_1[250]/D                                                                                                                            |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                      Path #7                                                                     |                                                         WorstPath from Dst                                                        |
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    3.125 |                                                                                                                                            3.125 |                                                                                                                             3.125 |
| Path Delay                |                    0.766 |                                                                                                                                           10.524 |                                                                                                                             9.468 |
| Logic Delay               | 0.097(13%)               | 3.342(32%)                                                                                                                                       | 2.698(29%)                                                                                                                        |
| Net Delay                 | 0.669(87%)               | 7.182(68%)                                                                                                                                       | 6.770(71%)                                                                                                                        |
| Clock Skew                |                   -0.100 |                                                                                                                                           -0.027 |                                                                                                                            -0.246 |
| Slack                     |                    2.250 |                                                                                                                                           -7.434 |                                                                                                                            -6.597 |
| Timing Exception          |                          |                                                                                                                                                  |                                                                                                                                   |
| Bounding Box Size         | 0% x 0%                  | 11% x 1%                                                                                                                                         | 11% x 1%                                                                                                                          |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                                           | (0, 0)                                                                                                                            |
| Cumulative Fanout         |                        3 |                                                                                                                                              165 |                                                                                                                               213 |
| Fixed Loc                 |                        0 |                                                                                                                                                0 |                                                                                                                                 0 |
| Fixed Route               |                        0 |                                                                                                                                                0 |                                                                                                                                 0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                0 |                                                                                                                                 0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                0 |                                                                                                                                 0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                     | Safely Timed                                                                                                                      |
| Logic Levels              |                        0 |                                                                                                                                               27 |                                                                                                                                24 |
| Routes                    |                        1 |                                                                                                                                               27 |                                                                                                                                24 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT2 LUT6 LUT6 LUT4 FDRE | FDRE LUT6 LUT3 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                      | clk                                                                                                                                              | clk                                                                                                                               |
| End Point Clock           | clk                      | clk                                                                                                                                              | clk                                                                                                                               |
| DSP Block                 | None                     | None                                                                                                                                             | None                                                                                                                              |
| BRAM                      | None                     | None                                                                                                                                             | None                                                                                                                              |
| IO Crossings              |                        0 |                                                                                                                                                0 |                                                                                                                                 0 |
| SLR Crossings             |                        0 |                                                                                                                                                0 |                                                                                                                                 0 |
| PBlocks                   |                        0 |                                                                                                                                                0 |                                                                                                                                 0 |
| High Fanout               |                        3 |                                                                                                                                               30 |                                                                                                                                39 |
| Dont Touch                |                        0 |                                                                                                                                                0 |                                                                                                                                 0 |
| Mark Debug                |                        0 |                                                                                                                                                0 |                                                                                                                                 0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                           | FDRE/C                                                                                                                            |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                           | FDRE/D                                                                                                                            |
| Start Point Pin           | sr_p.sr_15[245]/C        | muon_cand_15.pt_1_rep1/C                                                                                                                         | sr_p.sr_1_10.pt_ret_18/C                                                                                                          |
| End Point Pin             | muon_cand_15.pt_1_rep1/D | sr_p.sr_1_10.pt_ret_18/D                                                                                                                         | sr_p.sr_1[250]/D                                                                                                                  |
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                              Path #8                                                              |                                                                   WorstPath from Dst                                                                  |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    3.125 |                                                                                                                             3.125 |                                                                                                                                                 3.125 |
| Path Delay                |                    1.003 |                                                                                                                            10.407 |                                                                                                                                                 9.694 |
| Logic Delay               | 0.095(10%)               | 3.224(31%)                                                                                                                        | 3.062(32%)                                                                                                                                            |
| Net Delay                 | 0.908(90%)               | 7.183(69%)                                                                                                                        | 6.632(68%)                                                                                                                                            |
| Clock Skew                |                   -0.122 |                                                                                                                            -0.137 |                                                                                                                                                -0.110 |
| Slack                     |                    1.991 |                                                                                                                            -7.428 |                                                                                                                                                -6.687 |
| Timing Exception          |                          |                                                                                                                                   |                                                                                                                                                       |
| Bounding Box Size         | 0% x 2%                  | 11% x 1%                                                                                                                          | 11% x 1%                                                                                                                                              |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                            | (0, 0)                                                                                                                                                |
| Cumulative Fanout         |                        3 |                                                                                                                               204 |                                                                                                                                                   171 |
| Fixed Loc                 |                        0 |                                                                                                                                 0 |                                                                                                                                                     0 |
| Fixed Route               |                        0 |                                                                                                                                 0 |                                                                                                                                                     0 |
| Hold Fix Detour           |                        0 |                                                                                                                                 0 |                                                                                                                                                     0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                 0 |                                                                                                                                                     0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                      | Safely Timed                                                                                                                                          |
| Logic Levels              |                        0 |                                                                                                                                24 |                                                                                                                                                    28 |
| Routes                    |                        1 |                                                                                                                                24 |                                                                                                                                                    28 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT3 LUT6 LUT5 FDRE | FDRE LUT4 LUT6 LUT5 LUT4 LUT4 LUT4 LUT6 LUT5 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                      | clk                                                                                                                               | clk                                                                                                                                                   |
| End Point Clock           | clk                      | clk                                                                                                                               | clk                                                                                                                                                   |
| DSP Block                 | None                     | None                                                                                                                              | None                                                                                                                                                  |
| BRAM                      | None                     | None                                                                                                                              | None                                                                                                                                                  |
| IO Crossings              |                        0 |                                                                                                                                 0 |                                                                                                                                                     0 |
| SLR Crossings             |                        0 |                                                                                                                                 0 |                                                                                                                                                     0 |
| PBlocks                   |                        0 |                                                                                                                                 0 |                                                                                                                                                     0 |
| High Fanout               |                        3 |                                                                                                                                35 |                                                                                                                                                    33 |
| Dont Touch                |                        0 |                                                                                                                                 0 |                                                                                                                                                     0 |
| Mark Debug                |                        0 |                                                                                                                                 0 |                                                                                                                                                     0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                            | FDRE/C                                                                                                                                                |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                            | FDRE/D                                                                                                                                                |
| Start Point Pin           | sr_p.sr_15[100]/C        | muon_cand_6.pt_fast[0]/C                                                                                                          | sr_p.sr_1_10.sector_ret/C                                                                                                                             |
| End Point Pin             | muon_cand_6.pt_fast[0]/D | sr_p.sr_1_10.sector_ret/D                                                                                                         | sr_p.sr_1[250]/D                                                                                                                                      |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                      Path #9                                                                     |                                                         WorstPath from Dst                                                        |
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    3.125 |                                                                                                                                            3.125 |                                                                                                                             3.125 |
| Path Delay                |                    0.766 |                                                                                                                                           10.451 |                                                                                                                            10.023 |
| Logic Delay               | 0.097(13%)               | 3.226(31%)                                                                                                                                       | 2.790(28%)                                                                                                                        |
| Net Delay                 | 0.669(87%)               | 7.225(69%)                                                                                                                                       | 7.233(72%)                                                                                                                        |
| Clock Skew                |                   -0.100 |                                                                                                                                           -0.093 |                                                                                                                            -0.162 |
| Slack                     |                    2.250 |                                                                                                                                           -7.427 |                                                                                                                            -7.069 |
| Timing Exception          |                          |                                                                                                                                                  |                                                                                                                                   |
| Bounding Box Size         | 0% x 0%                  | 11% x 1%                                                                                                                                         | 10% x 1%                                                                                                                          |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                                           | (0, 0)                                                                                                                            |
| Cumulative Fanout         |                        3 |                                                                                                                                              133 |                                                                                                                               211 |
| Fixed Loc                 |                        0 |                                                                                                                                                0 |                                                                                                                                 0 |
| Fixed Route               |                        0 |                                                                                                                                                0 |                                                                                                                                 0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                0 |                                                                                                                                 0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                0 |                                                                                                                                 0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                     | Safely Timed                                                                                                                      |
| Logic Levels              |                        0 |                                                                                                                                               27 |                                                                                                                                24 |
| Routes                    |                        1 |                                                                                                                                               27 |                                                                                                                                24 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT3 LUT5 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT3 LUT6 LUT6 LUT3 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                      | clk                                                                                                                                              | clk                                                                                                                               |
| End Point Clock           | clk                      | clk                                                                                                                                              | clk                                                                                                                               |
| DSP Block                 | None                     | None                                                                                                                                             | None                                                                                                                              |
| BRAM                      | None                     | None                                                                                                                                             | None                                                                                                                              |
| IO Crossings              |                        0 |                                                                                                                                                0 |                                                                                                                                 0 |
| SLR Crossings             |                        0 |                                                                                                                                                0 |                                                                                                                                 0 |
| PBlocks                   |                        0 |                                                                                                                                                0 |                                                                                                                                 0 |
| High Fanout               |                        3 |                                                                                                                                               17 |                                                                                                                                33 |
| Dont Touch                |                        0 |                                                                                                                                                0 |                                                                                                                                 0 |
| Mark Debug                |                        0 |                                                                                                                                                0 |                                                                                                                                 0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                           | FDRE/C                                                                                                                            |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                           | FDRE/D                                                                                                                            |
| Start Point Pin           | sr_p.sr_15[245]/C        | muon_cand_15.pt_1_rep1/C                                                                                                                         | sr_p.sr_1_13.sector_ret_2889/C                                                                                                    |
| End Point Pin             | muon_cand_15.pt_1_rep1/D | sr_p.sr_1_13.sector_ret_2889/D                                                                                                                   | sr_p.sr_1[250]/D                                                                                                                  |
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                              Path #10                                                             |                                                                WorstPath from Dst                                                                |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    3.125 |                                                                                                                             3.125 |                                                                                                                                            3.125 |
| Path Delay                |                    1.003 |                                                                                                                            10.403 |                                                                                                                                            9.585 |
| Logic Delay               | 0.095(10%)               | 3.224(31%)                                                                                                                        | 2.900(31%)                                                                                                                                       |
| Net Delay                 | 0.908(90%)               | 7.179(69%)                                                                                                                        | 6.685(69%)                                                                                                                                       |
| Clock Skew                |                   -0.122 |                                                                                                                            -0.137 |                                                                                                                                           -0.113 |
| Slack                     |                    1.991 |                                                                                                                            -7.424 |                                                                                                                                           -6.581 |
| Timing Exception          |                          |                                                                                                                                   |                                                                                                                                                  |
| Bounding Box Size         | 0% x 2%                  | 11% x 2%                                                                                                                          | 10% x 1%                                                                                                                                         |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                            | (0, 0)                                                                                                                                           |
| Cumulative Fanout         |                        3 |                                                                                                                               204 |                                                                                                                                              157 |
| Fixed Loc                 |                        0 |                                                                                                                                 0 |                                                                                                                                                0 |
| Fixed Route               |                        0 |                                                                                                                                 0 |                                                                                                                                                0 |
| Hold Fix Detour           |                        0 |                                                                                                                                 0 |                                                                                                                                                0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                 0 |                                                                                                                                                0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                      | Safely Timed                                                                                                                                     |
| Logic Levels              |                        0 |                                                                                                                                24 |                                                                                                                                               27 |
| Routes                    |                        1 |                                                                                                                                24 |                                                                                                                                               27 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT3 LUT6 LUT5 FDRE | FDRE LUT5 LUT5 LUT5 LUT5 LUT3 LUT6 LUT5 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                      | clk                                                                                                                               | clk                                                                                                                                              |
| End Point Clock           | clk                      | clk                                                                                                                               | clk                                                                                                                                              |
| DSP Block                 | None                     | None                                                                                                                              | None                                                                                                                                             |
| BRAM                      | None                     | None                                                                                                                              | None                                                                                                                                             |
| IO Crossings              |                        0 |                                                                                                                                 0 |                                                                                                                                                0 |
| SLR Crossings             |                        0 |                                                                                                                                 0 |                                                                                                                                                0 |
| PBlocks                   |                        0 |                                                                                                                                 0 |                                                                                                                                                0 |
| High Fanout               |                        3 |                                                                                                                                35 |                                                                                                                                               33 |
| Dont Touch                |                        0 |                                                                                                                                 0 |                                                                                                                                                0 |
| Mark Debug                |                        0 |                                                                                                                                 0 |                                                                                                                                                0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                            | FDRE/C                                                                                                                                           |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                            | FDRE/D                                                                                                                                           |
| Start Point Pin           | sr_p.sr_15[100]/C        | muon_cand_6.pt_fast[0]/C                                                                                                          | sr_p.sr_1_13.sector_ret_28/C                                                                                                                     |
| End Point Pin             | muon_cand_6.pt_fast[0]/D | sr_p.sr_1_13.sector_ret_28/D                                                                                                      | sr_p.sr_1[250]/D                                                                                                                                 |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+----+---+----+----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  | 2 |  3 | 4 |  5 |  6 |  7 | 8 |  9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 |
+-----------------+-------------+-----+---+----+---+----+----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 3.125ns     | 483 | 1 | 15 | 1 | 15 | 12 | 15 | 7 | 11 | 13 |  5 | 16 | 17 |  8 |  8 |  7 | 16 |  3 |  6 | 60 | 25 | 40 | 65 | 66 | 24 | 35 | 26 |
+-----------------+-------------+-----+---+----+---+----+----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+-----------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
|     Instance     |                        Module                       | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3   |    LUT4    |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+-----------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
| (top)            |                                             wrapper | 0.44 |           2.73 |           15456 | 0(0.0%) | 133(2.2%) | 237(3.8%) | 760(12.3%) | 1351(21.9%) | 3689(59.8%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I016_O016_D001-freq320retfan10000_rev_1 | 0.77 |           4.51 |            6702 | 0(0.0%) | 132(2.2%) | 237(3.9%) | 675(11.1%) | 1350(22.2%) | 3688(60.6%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                                 shift_reg_tap_256_4 | 0.00 |           1.03 |            3840 | 0(0.0%) |   0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                               shift_reg_tap_256_4_0 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+-----------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                2 |       123% | (CLEM_X65Y461,CLEL_R_X66Y464) | wrapper(100%) |            0% |       5.50781 | 99%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                2 |       132% | (CLEL_R_X62Y453,CLEM_X64Y456) | wrapper(100%) |            0% |       5.28906 | 100%         | 0%         |  18% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                2 |       111% | (CLEL_R_X62Y460,CLEM_X64Y463) | wrapper(100%) |            0% |       5.40625 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                2 |       123% | (CLEL_R_X62Y447,CLEM_X64Y450) | wrapper(100%) |            0% |       5.42188 | 100%         | 0%         |   4% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                2 |           0.039% | (CLEM_X60Y448,CLEM_X63Y451)   | wrapper(100%) |            0% |       5.33125 | 100%         | 0%         |   7% |   0% | NA   | 0%   | NA  |    0% |  0% |
| South     | Global |                3 |           0.121% | (CLEM_X64Y438,CLEM_X67Y449)   | wrapper(100%) |            0% |       5.22222 | 99%          | 0%         |  13% |   0% | NA   | NA   | 0%  |    0% |  0% |
| East      | Global |                4 |           0.107% | (CLEM_X56Y446,CLEM_X63Y461)   | wrapper(100%) |            0% |       5.33736 | 99%          | 0%         |   3% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| West      | Global |                4 |           0.170% | (CLEM_X59Y438,CLEM_X66Y469)   | wrapper(100%) |            0% |       5.02166 | 93%          | 0%         |  18% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                1 |           0.004% | (CLEM_X60Y451,CLEM_X60Y453)   | wrapper(100%) |            0% |         5.375 | 100%         | 0%         |   2% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Long   |                0 |           0.001% | (CLEM_X59Y463,CLEM_X59Y463)   | wrapper(100%) |            0% |             5 | 100%         | 0%         |  12% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Long   |                2 |           0.017% | (CLEM_X59Y451,CLEM_X61Y457)   | wrapper(100%) |            0% |       5.33929 | 100%         | 0%         |   6% |   0% | NA   | NA   | 0%  |    0% |  0% |
| West      | Long   |                1 |           0.006% | (CLEL_R_X62Y466,CLEM_X63Y467) | wrapper(100%) |            0% |       4.78125 | 90%          | 0%         |   9% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                4 |           0.143% | (CLEM_X56Y440,CLEM_X63Y463)   | wrapper(100%) |            0% |       5.06723 | 94%          | 0%         |  16% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                5 |           0.248% | (CLEM_X52Y436,CLEM_X67Y467)   | wrapper(100%) |            0% |       4.03337 | 75%          | 0%         |  19% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                5 |           0.261% | (CLEM_X51Y439,CLEM_X66Y470)   | wrapper(100%) |            0% |       3.78397 | 70%          | 0%         |  15% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                5 |           0.332% | (CLEM_X54Y438,CLEM_X69Y469)   | wrapper(100%) |            0% |       4.26221 | 79%          | 0%         |  24% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |      Congestion Window      |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| East      |                0 |        90% | (CLEM_X59Y453,CLEM_X59Y453) | wrapper(100%) |            0% |           5.5 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                0 |        88% | (CLEM_X61Y453,CLEM_X61Y453) | wrapper(100%) |            0% |           5.5 | 100%         | 0%         |   6% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X58Y461 | 356             | 454          | 41%                  | wrapper(100%) | Y                   |
| CLEL_R_X58Y468 | 356             | 447          | 39%                  | wrapper(100%) | Y                   |
| CLEL_R_X58Y467 | 356             | 448          | 39%                  | wrapper(100%) | Y                   |
| CLEM_X58Y467   | 354             | 448          | 39%                  | wrapper(100%) | Y                   |
| CLEL_R_X58Y469 | 356             | 446          | 38%                  | wrapper(100%) | Y                   |
| CLEM_X59Y468   | 359             | 447          | 38%                  | wrapper(100%) | Y                   |
| CLEM_X58Y466   | 354             | 449          | 38%                  | wrapper(100%) | Y                   |
| CLEM_X59Y465   | 359             | 450          | 38%                  | wrapper(100%) | Y                   |
| CLEM_X58Y468   | 354             | 447          | 38%                  | wrapper(100%) | Y                   |
| CLEM_X58Y469   | 354             | 446          | 38%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X63Y454 | 379             | 461          | 38%                  | wrapper(100%) | Y                   |
| CLEL_R_X58Y461 | 356             | 454          | 37%                  | wrapper(100%) | Y                   |
| CLEL_R_X57Y462 | 352             | 453          | 36%                  | wrapper(100%) | Y                   |
| CLEL_R_X60Y455 | 365             | 460          | 36%                  | wrapper(100%) | Y                   |
| CLEL_R_X58Y459 | 356             | 456          | 36%                  | wrapper(100%) | Y                   |
| CLEM_X59Y461   | 359             | 454          | 36%                  | wrapper(100%) | Y                   |
| CLEM_X59Y460   | 359             | 455          | 36%                  | wrapper(100%) | Y                   |
| CLEL_R_X60Y446 | 365             | 470          | 36%                  | wrapper(100%) | Y                   |
| CLEL_R_X60Y454 | 365             | 461          | 36%                  | wrapper(100%) | Y                   |
| CLEL_R_X58Y460 | 356             | 455          | 36%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


