--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr
top_module.pcf -ucf top_module.ucf

Design file:              top_module.ncd
Physical constraint file: top_module.pcf
Device,package,speed:     xc3s2000,fg456,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dip_switch<5>|    6.533(R)|   -2.633(R)|clk_BUFGP         |   0.000|
dip_switch<6>|    5.175(R)|   -1.651(R)|clk_BUFGP         |   0.000|
dip_switch<7>|    5.353(R)|   -1.867(R)|clk_BUFGP         |   0.000|
-------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
lcd_clk     |    8.594(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.494|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
RSTB           |led_out<0>     |   11.594|
RSTB           |led_out<1>     |   11.661|
RSTB           |led_out<2>     |   11.301|
RSTB           |led_out<3>     |   11.892|
RSTB           |led_out<4>     |   11.892|
RSTB           |led_out<5>     |   11.897|
RSTB           |led_out<6>     |   11.897|
RSTB           |led_out<7>     |   12.190|
RSTB           |led_out<8>     |   15.259|
RSTB           |led_out<9>     |   11.732|
RSTB           |led_out<10>    |   12.952|
RSTB           |led_out<11>    |    6.253|
RSTB           |led_out<12>    |    5.482|
RSTB           |led_out<13>    |    5.817|
RSTB           |led_out<14>    |    6.125|
RSTB           |led_out<15>    |    6.125|
RSTB           |led_out<16>    |   14.249|
RSTB           |led_out<17>    |   13.954|
RSTB           |led_out<18>    |   13.956|
RSTB           |led_out<19>    |   13.665|
RSTB           |led_out<20>    |   12.779|
RSTB           |led_out<21>    |   12.482|
RSTB           |led_out<22>    |   13.951|
RSTB           |led_out<23>    |   12.192|
---------------+---------------+---------+


Analysis completed Sun Jun 12 15:49:08 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 201 MB



