{"vcs1":{"timestamp_begin":1746188566.360750135, "rt":0.12, "ut":0.04, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746188565.587184899}
{"VCS_COMP_START_TIME": 1746188565.587184899}
{"VCS_COMP_END_TIME": 1746188566.527817616}
{"VCS_USER_OPTIONS": "-full64 -sverilog -f filelist.f tb/SimJTAG.cc tb/remote_bitbang.cc -cc g++ -CFLAGS -std=c++11 -Itb -debug_all -debug_pp -debug_access+all+xrw -kdb +vcs+lic+wait -cm line+cond+fsm -o simv"}
