Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Dec 14 01:19:17 2016
| Host         : Georges-T460p running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   103 |
| Unused register locations in slices containing registers |   270 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             600 |          194 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             114 |           38 |
| Yes          | No                    | No                     |             771 |          257 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             213 |           68 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                           Clock Signal                          |                                                                          Enable Signal                                                                         |                                                                      Set/Reset Signal                                                                     | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                 |                                                                                                                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]      |                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                  |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                  |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                | design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                               |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[3][0]     | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]     | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]   |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                    |                                                                                                                                                           |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]      |                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                    |                                                                                                                                                           |                1 |              4 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M        | design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1_n_0                                                                                                      |                                                                                                                                                           |                2 |              4 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M        | design_1_i/custom_logic/inst/mqp_top/disp/scnt[5]_i_2_n_0                                                                                                      | design_1_i/custom_logic/inst/mqp_top/disp/scnt[5]_i_1_n_0                                                                                                 |                2 |              5 |
|  design_1_i/custom_logic/inst/mqp_top/disp/maxd_reg[4]_i_2_n_0  |                                                                                                                                                                | design_1_i/custom_logic/inst/mqp_top/disp/maxd_reg[4]_i_3_n_0                                                                                             |                2 |              5 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M        | design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1_n_0                                                                                                      | design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0                                                                                                 |                3 |              5 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3        | design_1_i/custom_logic/inst/mqp_top/sel                                                                                                                       | cam_rst_IBUF                                                                                                                                              |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                     | design_1_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/extra_data_enable_step[23]_i_1_n_0                                                                 |                                                                                                                                                           |                1 |              6 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M        |                                                                                                                                                                | reset_IBUF                                                                                                                                                |                6 |              6 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M        | design_1_i/custom_logic/inst/mqp_top/disp/row_count[6]_i_2_n_0                                                                                                 | design_1_i/custom_logic/inst/mqp_top/disp/row_count[6]_i_1_n_0                                                                                            |                5 |              6 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M        | design_1_i/custom_logic/inst/mqp_top/disp/result_data[5]_i_1_n_0                                                                                               |                                                                                                                                                           |                2 |              6 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M        | design_1_i/custom_logic/inst/mqp_top/disp/blockIndex[5]_i_1_n_0                                                                                                |                                                                                                                                                           |                5 |              6 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M        | design_1_i/custom_logic/inst/mqp_top/disp/dcnt[8]_i_2_n_0                                                                                                      | design_1_i/custom_logic/inst/mqp_top/disp/dcnt[8]_i_1_n_0                                                                                                 |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/p_1_in[7]                                                                                          | design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/p_1_in[15]                                                                                         | design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/p_1_in[23]                                                                                         | design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/p_1_in[31]                                                                                         | design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/extra_data_enable_step[15]_i_1_n_0                                                                 |                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                          | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                | design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/extra_data_enable_step[7]_i_1_n_0                                                                  |                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                               | design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                               | design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                               | design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                           |                1 |              8 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4        | design_1_i/custom_logic/inst/mqp_top/camctl/pixel[9]_i_2_n_0                                                                                                   | design_1_i/custom_logic/inst/mqp_top/camctl/pixel[9]_i_1_n_0                                                                                              |                6 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                | design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                           |                2 |              9 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M        | design_1_i/custom_logic/inst/mqp_top/disp/col_count[8]_i_2_n_0                                                                                                 | design_1_i/custom_logic/inst/mqp_top/disp/col_count[8]_i_1__0_n_0                                                                                         |                6 |              9 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4        |                                                                                                                                                                |                                                                                                                                                           |                7 |             10 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M        | design_1_i/custom_logic/inst/mqp_top/disp/temp40                                                                                                               |                                                                                                                                                           |                4 |             11 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M        | design_1_i/custom_logic/inst/mqp_top/disp/temp30                                                                                                               |                                                                                                                                                           |                4 |             11 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M        | design_1_i/custom_logic/inst/mqp_top/disp/temp20                                                                                                               |                                                                                                                                                           |                6 |             11 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M        | design_1_i/custom_logic/inst/mqp_top/disp/temp10                                                                                                               |                                                                                                                                                           |                5 |             11 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M         |                                                                                                                                                                | design_1_i/custom_logic/inst/mqp_top/vga_controller/SR[0]                                                                                                 |                4 |             11 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M        | design_1_i/custom_logic/inst/mqp_top/disp/temp00                                                                                                               |                                                                                                                                                           |                7 |             11 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M        | design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr1_i_1_n_0                                                                                            | design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr1_i_2_n_0                                                                                       |                3 |             11 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M        | design_1_i/custom_logic/inst/mqp_top/disp/temp60                                                                                                               |                                                                                                                                                           |                8 |             11 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M         | design_1_i/custom_logic/inst/mqp_top/vga_controller/E[0]                                                                                                       | design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[10]_1[0]                                                                                 |                4 |             11 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M        | design_1_i/custom_logic/inst/mqp_top/rangefinder/col_count[10]_i_2_n_0                                                                                         | design_1_i/custom_logic/inst/mqp_top/rangefinder/col_count[10]_i_1_n_0                                                                                    |                5 |             11 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M        | design_1_i/custom_logic/inst/mqp_top/disp/line[10]_i_1_n_0                                                                                                     |                                                                                                                                                           |                3 |             11 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M        | design_1_i/custom_logic/inst/mqp_top/disp/temp50                                                                                                               |                                                                                                                                                           |                6 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[3][0]     |                                                                                                                                                           |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]     |                                                                                                                                                           |                5 |             12 |
|  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb[11][0] |                                                                                                                                                                | design_1_i/custom_logic/inst/mqp_top/vga_controller/AR[0]                                                                                                 |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                              |                                                                                                                                                           |                4 |             13 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M        | design_1_i/custom_logic/inst/mqp_top/disp/SAD_vector_reg[16]0                                                                                                  |                                                                                                                                                           |                2 |             14 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M        | design_1_i/custom_logic/inst/mqp_top/disp/SAD_vector_reg[17]0                                                                                                  |                                                                                                                                                           |                3 |             14 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M        | design_1_i/custom_logic/inst/mqp_top/disp/SAD_vector_reg[18]0                                                                                                  |                                                                                                                                                           |                4 |             14 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M        | design_1_i/custom_logic/inst/mqp_top/disp/SAD_vector_reg[19]0                                                                                                  |                                                                                                                                                           |               10 |             14 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M        | design_1_i/custom_logic/inst/mqp_top/disp/SAD_vector_reg[1]0                                                                                                   |                                                                                                                                                           |                7 |             14 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M        | design_1_i/custom_logic/inst/mqp_top/disp/SAD_vector_reg[2]0                                                                                                   |                                                                                                                                                           |                5 |             14 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M        | design_1_i/custom_logic/inst/mqp_top/disp/SAD_vector_reg[3]0                                                                                                   |                                                                                                                                                           |                7 |             14 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M        | design_1_i/custom_logic/inst/mqp_top/disp/SAD_vector_reg[5]0                                                                                                   |                                                                                                                                                           |                3 |             14 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M        | design_1_i/custom_logic/inst/mqp_top/disp/SAD_vector_reg[6]0                                                                                                   |                                                                                                                                                           |                5 |             14 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M        | design_1_i/custom_logic/inst/mqp_top/disp/SAD_vector_reg[7]0                                                                                                   |                                                                                                                                                           |               10 |             14 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M        | design_1_i/custom_logic/inst/mqp_top/disp/SAD_vector_reg[9]0                                                                                                   |                                                                                                                                                           |                4 |             14 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M        | design_1_i/custom_logic/inst/mqp_top/disp/SAD_vector[12][13]_i_1_n_0                                                                                           |                                                                                                                                                           |                8 |             14 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M        | design_1_i/custom_logic/inst/mqp_top/disp/SAD_vector[0][13]_i_1_n_0                                                                                            |                                                                                                                                                           |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                 |                                                                                                                                                           |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                   |                                                                                                                                                           |                2 |             14 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M        | design_1_i/custom_logic/inst/mqp_top/disp/SAD_vector_reg[13]0                                                                                                  |                                                                                                                                                           |                6 |             14 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M        | design_1_i/custom_logic/inst/mqp_top/disp/SAD_vector_reg[15]0                                                                                                  |                                                                                                                                                           |                8 |             14 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M        | design_1_i/custom_logic/inst/mqp_top/disp/SAD_vector_reg[11]0                                                                                                  |                                                                                                                                                           |                8 |             14 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M        | design_1_i/custom_logic/inst/mqp_top/disp/SAD_vector_reg[10]0                                                                                                  |                                                                                                                                                           |                5 |             14 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M        | design_1_i/custom_logic/inst/mqp_top/disp/SAD_vector[8][13]_i_1_n_0                                                                                            |                                                                                                                                                           |                9 |             14 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M        | design_1_i/custom_logic/inst/mqp_top/disp/SAD_vector[4][13]_i_1_n_0                                                                                            |                                                                                                                                                           |                5 |             14 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M        | design_1_i/custom_logic/inst/mqp_top/disp/min[7]_i_1_n_0                                                                                                       |                                                                                                                                                           |                6 |             14 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M        | design_1_i/custom_logic/inst/mqp_top/disp/SAD_vector[14][13]_i_1_n_0                                                                                           |                                                                                                                                                           |                3 |             14 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M        | design_1_i/custom_logic/inst/mqp_top/disp/block0_reg_0_7_0_0_i_1_n_0                                                                                           |                                                                                                                                                           |                4 |             16 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M        | design_1_i/custom_logic/inst/mqp_top/disp/block1_reg_0_7_0_0_i_1_n_0                                                                                           |                                                                                                                                                           |                4 |             16 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M        | design_1_i/custom_logic/inst/mqp_top/disp/block2_reg_0_7_0_0_i_1_n_0                                                                                           |                                                                                                                                                           |                4 |             16 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M        | design_1_i/custom_logic/inst/mqp_top/disp/block3_reg_0_7_0_0_i_1_n_0                                                                                           |                                                                                                                                                           |                4 |             16 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M        | design_1_i/custom_logic/inst/mqp_top/disp/block4_reg_0_7_0_0_i_1_n_0                                                                                           |                                                                                                                                                           |                4 |             16 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M        | design_1_i/custom_logic/inst/mqp_top/disp/block5_reg_0_7_0_0_i_1_n_0                                                                                           |                                                                                                                                                           |                4 |             16 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M        | design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs6_reg_0_7_0_5_i_1_n_0                                                                                       |                                                                                                                                                           |                2 |             16 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M        | design_1_i/custom_logic/inst/mqp_top/disp/template6_reg_0_7_0_0_i_2_n_0                                                                                        |                                                                                                                                                           |                4 |             16 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M        | design_1_i/custom_logic/inst/mqp_top/rangefinder/E[0]                                                                                                          |                                                                                                                                                           |                2 |             16 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4        | design_1_i/custom_logic/inst/mqp_top/camctl/num_lines[15]_i_2_n_0                                                                                              | design_1_i/custom_logic/inst/mqp_top/camctl/num_lines[15]_i_1_n_0                                                                                         |                5 |             16 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M         |                                                                                                                                                                |                                                                                                                                                           |                8 |             17 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M        | design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr[18]_i_1_n_0                                                                                         |                                                                                                                                                           |                5 |             19 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M        | design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[8]_i_1_n_0                                                                                          |                                                                                                                                                           |                5 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_2      |                                                                                                                                                           |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]   |                                                                                                                                                           |                7 |             27 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M        | design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1[7]_i_1_n_0                                                                                             |                                                                                                                                                           |               11 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[61]_0                 |                                                                                                                                                           |                5 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[61]_0                 |                                                                                                                                                           |                7 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0] |                                                                                                                                                           |                6 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                    | design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                           |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                 |                                                                                                                                                           |               10 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                 |                                                                                                                                                           |                7 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                   |                                                                                                                                                           |                7 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                       |               12 |             59 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M        | design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs1_reg_0_7_0_5_i_1_n_0                                                                                       |                                                                                                                                                           |               12 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                |                                                                                                                                                           |               47 |            130 |
|  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M        |                                                                                                                                                                |                                                                                                                                                           |              133 |            444 |
+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


