<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: cpu/checker/cpu.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_d63474f88c4019b3825bf5989d753fd0.html">checker</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">cpu.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="cpu_2checker_2cpu_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2011, 2016-2018 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Copyright (c) 2013 Advanced Micro Devices, Inc.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * Copyright (c) 2006 The Regents of The University of Michigan</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> * Authors: Kevin Lim</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#ifndef __CPU_CHECKER_CPU_HH__</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define __CPU_CHECKER_CPU_HH__</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &lt;list&gt;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &lt;map&gt;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &lt;queue&gt;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &quot;arch/types.hh&quot;</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="statistics_8hh.html">base/statistics.hh</a>&quot;</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2base_8hh.html">cpu/base.hh</a>&quot;</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="base__dyn__inst_8hh.html">cpu/base_dyn_inst.hh</a>&quot;</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="exec__context_8hh.html">cpu/exec_context.hh</a>&quot;</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="inst__res_8hh.html">cpu/inst_res.hh</a>&quot;</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="pc__event_8hh.html">cpu/pc_event.hh</a>&quot;</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="simple__thread_8hh.html">cpu/simple_thread.hh</a>&quot;</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2static__inst_8hh.html">cpu/static_inst.hh</a>&quot;</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#include &quot;debug/Checker.hh&quot;</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="request_8hh.html">mem/request.hh</a>&quot;</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#include &quot;params/CheckerCPU.hh&quot;</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="eventq_8hh.html">sim/eventq.hh</a>&quot;</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="keyword">class </span><a class="code" href="classBaseTLB.html">BaseTLB</a>;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span>&gt;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="keyword">class </span><a class="code" href="classBaseDynInst.html">BaseDynInst</a>;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="keyword">class </span><a class="code" href="classThreadContext.html">ThreadContext</a>;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="keyword">class </span><a class="code" href="classRequest.html">Request</a>;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="classCheckerCPU.html">   87</a></span>&#160;<span class="keyword">class </span><a class="code" href="classCheckerCPU.html">CheckerCPU</a> : <span class="keyword">public</span> <a class="code" href="classBaseCPU.html">BaseCPU</a>, <span class="keyword">public</span> <a class="code" href="classExecContext.html">ExecContext</a></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;{</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#a66d6c9f18c93733f92a520ceb45a5ae2">   90</a></span>&#160;    <span class="keyword">typedef</span> <a class="code" href="namespaceAlphaISA.html#a63693d656cc2bf4bdd0de3e493eabe66">TheISA::MachInst</a> <a class="code" href="classCheckerCPU.html#a66d6c9f18c93733f92a520ceb45a5ae2">MachInst</a>;</div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#afc85cd11da1017aca86d1f6bfd4841c5">   91</a></span>&#160;    <span class="keyword">using</span> <a class="code" href="classVecRegContainer.html">VecRegContainer</a> = <a class="code" href="namespaceAlphaISA.html#a285fe2f69eec5bdf1d4b0abd9e29e331">TheISA::VecRegContainer</a>;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#a8189e9f7790135ec8c39724b34e472ca">   94</a></span>&#160;    <a class="code" href="request_8hh.html#ac366b729262fd8e7cbd3283da6f775cf">MasterID</a> <a class="code" href="classCheckerCPU.html#a8189e9f7790135ec8c39724b34e472ca">masterId</a>;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classCheckerCPU.html#a2484a408530cd14b5bf6a6006e17b9f6">init</a>() <span class="keyword">override</span>;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#a56f855ffed05a55b9a65676feb07978e">   98</a></span>&#160;    <span class="keyword">typedef</span> CheckerCPUParams <a class="code" href="classCheckerCPU.html#a56f855ffed05a55b9a65676feb07978e">Params</a>;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    <a class="code" href="classCheckerCPU.html#aa2bff28c28a8b579d73e3a9d151baabd">CheckerCPU</a>(Params *<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>);</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classCheckerCPU.html#a0b55fecebc7e7289b02a2f133c4fc525">~CheckerCPU</a>();</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classCheckerCPU.html#abeb99b4c4a9f07d2e083c89f88457b44">setSystem</a>(<a class="code" href="classSystem.html">System</a> *<a class="code" href="classBaseCPU.html#aec7be52311ec347359ea6bffc40db74a">system</a>);</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classCheckerCPU.html#a165a52ab3d29137f060876f2e1b968d5">setIcachePort</a>(<a class="code" href="classMasterPort.html">MasterPort</a> *icache_port);</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classCheckerCPU.html#af372c91ac4f3674bcc72bab68864a220">setDcachePort</a>(<a class="code" href="classMasterPort.html">MasterPort</a> *dcache_port);</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <a class="code" href="classPort.html">Port</a> &amp;</div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#a9a6753391170a618bc398e04ccd1d396">  109</a></span>&#160;    <a class="code" href="classCheckerCPU.html#a9a6753391170a618bc398e04ccd1d396">getDataPort</a>()<span class="keyword"> override</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        <span class="comment">// the checker does not have ports on its own so return the</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        <span class="comment">// data port of the actual CPU core</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        assert(<a class="code" href="classCheckerCPU.html#abc99320c28060d94e22f7c7852bb2e13">dcachePort</a>);</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        <span class="keywordflow">return</span> *<a class="code" href="classCheckerCPU.html#abc99320c28060d94e22f7c7852bb2e13">dcachePort</a>;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    }</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <a class="code" href="classPort.html">Port</a> &amp;</div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#a74d3010df38d658ad280593c7e45901e">  118</a></span>&#160;    <a class="code" href="classCheckerCPU.html#a74d3010df38d658ad280593c7e45901e">getInstPort</a>()<span class="keyword"> override</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        <span class="comment">// the checker does not have ports on its own so return the</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        <span class="comment">// data port of the actual CPU core</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        assert(<a class="code" href="classCheckerCPU.html#a55c7eaaa9dad1b3840bf94f722b08962">icachePort</a>);</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        <span class="keywordflow">return</span> *<a class="code" href="classCheckerCPU.html#a55c7eaaa9dad1b3840bf94f722b08962">icachePort</a>;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    }</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#ac1469d83acf7b2b8d8a31d6ddf9ee20d">  128</a></span>&#160;    <a class="code" href="classstd_1_1vector.html">std::vector&lt;Process*&gt;</a> <a class="code" href="classCheckerCPU.html#ac1469d83acf7b2b8d8a31d6ddf9ee20d">workload</a>;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#a6a7b3985c84628cc5c04a339066ee98a">  130</a></span>&#160;    <a class="code" href="classSystem.html">System</a> *<a class="code" href="classCheckerCPU.html#a6a7b3985c84628cc5c04a339066ee98a">systemPtr</a>;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#a55c7eaaa9dad1b3840bf94f722b08962">  132</a></span>&#160;    <a class="code" href="classMasterPort.html">MasterPort</a> *<a class="code" href="classCheckerCPU.html#a55c7eaaa9dad1b3840bf94f722b08962">icachePort</a>;</div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#abc99320c28060d94e22f7c7852bb2e13">  133</a></span>&#160;    <a class="code" href="classMasterPort.html">MasterPort</a> *<a class="code" href="classCheckerCPU.html#abc99320c28060d94e22f7c7852bb2e13">dcachePort</a>;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#a55ea36ccfbdae1fda2642d155374082b">  135</a></span>&#160;    <a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="classCheckerCPU.html#a55ea36ccfbdae1fda2642d155374082b">tc</a>;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#a5834b5ce86f104fc3d66e0a167c0e8f0">  137</a></span>&#160;    <a class="code" href="classBaseTLB.html">BaseTLB</a> *<a class="code" href="classCheckerCPU.html#a5834b5ce86f104fc3d66e0a167c0e8f0">itb</a>;</div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#afd4f43cac03f5379ca60293ec2765544">  138</a></span>&#160;    <a class="code" href="classBaseTLB.html">BaseTLB</a> *<a class="code" href="classCheckerCPU.html#afd4f43cac03f5379ca60293ec2765544">dtb</a>;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="classCheckerCPU.html#ad1e8e92c65f3dd095cadf11144893216">dbg_vtophys</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>);</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <span class="comment">// ISAs like ARM can have multiple destination registers to check,</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <span class="comment">// keep them all in a std::queue</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#a9069e3c8208e28c2f767e6d941f5c9c1">  144</a></span>&#160;    std::queue&lt;InstResult&gt; <a class="code" href="classCheckerCPU.html#a9069e3c8208e28c2f767e6d941f5c9c1">result</a>;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#ab6794fcf9a81fab2ac096ac8860368d1">  146</a></span>&#160;    <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> <a class="code" href="classCheckerCPU.html#ab6794fcf9a81fab2ac096ac8860368d1">curStaticInst</a>;</div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#ac06e5e618e4c4f214f78797ed864d7a4">  147</a></span>&#160;    <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> <a class="code" href="classCheckerCPU.html#ac06e5e618e4c4f214f78797ed864d7a4">curMacroStaticInst</a>;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <span class="comment">// number of simulated instructions</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#ab6cce25e73c0b03270e4158d4b0259d9">  150</a></span>&#160;    <a class="code" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> <a class="code" href="classCheckerCPU.html#ab6cce25e73c0b03270e4158d4b0259d9">numInst</a>;</div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#a831052b54752bbda3b5bad8eb97c012d">  151</a></span>&#160;    <a class="code" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> <a class="code" href="classCheckerCPU.html#a831052b54752bbda3b5bad8eb97c012d">startNumInst</a>;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#a909b6350bb22ab6e2ddff2207c1a4ad9">  153</a></span>&#160;    std::queue&lt;int&gt; <a class="code" href="classCheckerCPU.html#a909b6350bb22ab6e2ddff2207c1a4ad9">miscRegIdxs</a>;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <span class="comment">// Primary thread being run.</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#abcdd9a241a765b4ac785677d522f74c6">  158</a></span>&#160;    <a class="code" href="classSimpleThread.html">SimpleThread</a> *<a class="code" href="classCheckerCPU.html#abcdd9a241a765b4ac785677d522f74c6">thread</a>;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#ab0ba9a21133f816a4816778bc0627c21">  160</a></span>&#160;    <a class="code" href="classBaseTLB.html">BaseTLB</a>* <a class="code" href="classCheckerCPU.html#ab0ba9a21133f816a4816778bc0627c21">getITBPtr</a>() { <span class="keywordflow">return</span> <a class="code" href="classCheckerCPU.html#a5834b5ce86f104fc3d66e0a167c0e8f0">itb</a>; }</div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#a26d8f4d213e20d915c145984c5d2f9a0">  161</a></span>&#160;    <a class="code" href="classBaseTLB.html">BaseTLB</a>* <a class="code" href="classCheckerCPU.html#a26d8f4d213e20d915c145984c5d2f9a0">getDTBPtr</a>() { <span class="keywordflow">return</span> <a class="code" href="classCheckerCPU.html#afd4f43cac03f5379ca60293ec2765544">dtb</a>; }</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#a660ddc8637a68cb1bde3e3744bbc59cd">  163</a></span>&#160;    <span class="keyword">virtual</span> <a class="code" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> <a class="code" href="classCheckerCPU.html#a660ddc8637a68cb1bde3e3744bbc59cd">totalInsts</a>()<span class="keyword"> const override</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    }</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#a9515111d77a3ec667e5cc5e15e66f89a">  168</a></span>&#160;    <span class="keyword">virtual</span> <a class="code" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> <a class="code" href="classCheckerCPU.html#a9515111d77a3ec667e5cc5e15e66f89a">totalOps</a>()<span class="keyword"> const override</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    }</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    <span class="comment">// number of simulated loads</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#a3544cbf7f80b6be5b8a3417c94dc705e">  174</a></span>&#160;    <a class="code" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> <a class="code" href="classCheckerCPU.html#a3544cbf7f80b6be5b8a3417c94dc705e">numLoad</a>;</div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#ae6a0bcf28e981bc0a9442ff22589010a">  175</a></span>&#160;    <a class="code" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> <a class="code" href="classCheckerCPU.html#ae6a0bcf28e981bc0a9442ff22589010a">startNumLoad</a>;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classCheckerCPU.html#a7a58710e6867baee9d99bf4a510fe971">serialize</a>(<a class="code" href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a> &amp;<a class="code" href="namespacecp.html">cp</a>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classCheckerCPU.html#a0a210c2519df022b6efc188812075441">unserialize</a>(<a class="code" href="classCheckpointIn.html">CheckpointIn</a> &amp;<a class="code" href="namespacecp.html">cp</a>) <span class="keyword">override</span>;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <span class="comment">// The register accessor methods provide the index of the</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <span class="comment">// instruction&#39;s operand (e.g., 0 or 1), not the architectural</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    <span class="comment">// register index, to simplify the implementation of register</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <span class="comment">// renaming.  We find the architectural register index by indexing</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <span class="comment">// into the instruction&#39;s own operand index table.  Note that a</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <span class="comment">// raw pointer to the StaticInst is provided instead of a</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <span class="comment">// ref-counted StaticInstPtr to redice overhead.  This is fine as</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <span class="comment">// long as these methods don&#39;t copy the pointer into any long-term</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <span class="comment">// storage (which is pretty hard to imagine they would have reason</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <span class="comment">// to do).</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#ae5b8df0c169ba87384665d8c4f887849">  192</a></span>&#160;    <a class="code" href="classCheckerCPU.html#ae5b8df0c169ba87384665d8c4f887849">readIntRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)<span class="keyword"> override</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a68494cbff467222c4911b6587a009cfa">srcRegIdx</a>(idx);</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;        assert(reg.<a class="code" href="classRegId.html#a5911f87a4c221dc2280486a17ea5ab1f">isIntReg</a>());</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;        <span class="keywordflow">return</span> thread-&gt;<a class="code" href="classSimpleThread.html#ad49b46baa32733cbe177bd2d57f67f6e">readIntReg</a>(reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>());</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    }</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#af086673c8d3300967c9395e5b8e6c670">  200</a></span>&#160;    <a class="code" href="classCheckerCPU.html#af086673c8d3300967c9395e5b8e6c670">readFloatRegOperandBits</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)<span class="keyword"> override</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a68494cbff467222c4911b6587a009cfa">srcRegIdx</a>(idx);</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        assert(reg.<a class="code" href="classRegId.html#a9c504412daaf3f713f899739544de6f8">isFloatReg</a>());</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        <span class="keywordflow">return</span> thread-&gt;<a class="code" href="classSimpleThread.html#a98dcbf534dc75541591995db34ddf0b8">readFloatReg</a>(reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>());</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    }</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    <span class="keyword">const</span> <a class="code" href="classVecRegContainer.html">VecRegContainer</a> &amp;</div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#adc9fc7ea4a6949afe7980789ad7dfa7b">  211</a></span>&#160;    <a class="code" href="classCheckerCPU.html#adc9fc7ea4a6949afe7980789ad7dfa7b">readVecRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)<span class="keyword"> const override</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a68494cbff467222c4911b6587a009cfa">srcRegIdx</a>(idx);</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;        assert(reg.<a class="code" href="classRegId.html#a0445adcd63868cc7580d42ed32b8a33b">isVecReg</a>());</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;        <span class="keywordflow">return</span> thread-&gt;<a class="code" href="classSimpleThread.html#a3f80b92ca043f6bff89eca70e6667495">readVecReg</a>(reg);</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    }</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <a class="code" href="classVecRegContainer.html">VecRegContainer</a> &amp;</div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#ab28fe85442d07d7c3b15fadf50929066">  222</a></span>&#160;    <a class="code" href="classCheckerCPU.html#ab28fe85442d07d7c3b15fadf50929066">getWritableVecRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)<span class="keyword"> override</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a0b9c8811a17861a0986b300777326564">destRegIdx</a>(idx);</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;        assert(reg.<a class="code" href="classRegId.html#a0445adcd63868cc7580d42ed32b8a33b">isVecReg</a>());</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;        <span class="keywordflow">return</span> thread-&gt;<a class="code" href="classSimpleThread.html#a7a3096a24370f6d28170ff51a8d69849">getWritableVecReg</a>(reg);</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    }</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classVecLaneT.html">ConstVecLane8</a></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#aa0c1aef6c3e7ba7b75259a8a63b43512">  233</a></span>&#160;    <a class="code" href="classCheckerCPU.html#aa0c1aef6c3e7ba7b75259a8a63b43512">readVec8BitLaneOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)<span class="keyword"> const override</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a0b9c8811a17861a0986b300777326564">destRegIdx</a>(idx);</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        assert(reg.<a class="code" href="classRegId.html#a0445adcd63868cc7580d42ed32b8a33b">isVecReg</a>());</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;        <span class="keywordflow">return</span> thread-&gt;<a class="code" href="classSimpleThread.html#a73593f9bb4a01a98e3eb19398b987cf8">readVec8BitLaneReg</a>(reg);</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    }</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classVecLaneT.html">ConstVecLane16</a></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#a7e01466708292db3d05bd2a9c5946eae">  242</a></span>&#160;    <a class="code" href="classCheckerCPU.html#a7e01466708292db3d05bd2a9c5946eae">readVec16BitLaneOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)<span class="keyword"> const override</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a0b9c8811a17861a0986b300777326564">destRegIdx</a>(idx);</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;        assert(reg.<a class="code" href="classRegId.html#a0445adcd63868cc7580d42ed32b8a33b">isVecReg</a>());</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;        <span class="keywordflow">return</span> thread-&gt;<a class="code" href="classSimpleThread.html#af07a009d982efc607ac172b9af8d36ec">readVec16BitLaneReg</a>(reg);</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    }</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classVecLaneT.html">ConstVecLane32</a></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#a5f853d813850fdfe7bf1e0eb544bcea2">  251</a></span>&#160;    <a class="code" href="classCheckerCPU.html#a5f853d813850fdfe7bf1e0eb544bcea2">readVec32BitLaneOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)<span class="keyword"> const override</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a0b9c8811a17861a0986b300777326564">destRegIdx</a>(idx);</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;        assert(reg.<a class="code" href="classRegId.html#a0445adcd63868cc7580d42ed32b8a33b">isVecReg</a>());</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;        <span class="keywordflow">return</span> thread-&gt;<a class="code" href="classSimpleThread.html#a960dcf8813f86c214291e91159fda570">readVec32BitLaneReg</a>(reg);</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    }</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classVecLaneT.html">ConstVecLane64</a></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#aa1e782485829e52eb51ab8f7671e9061">  260</a></span>&#160;    <a class="code" href="classCheckerCPU.html#aa1e782485829e52eb51ab8f7671e9061">readVec64BitLaneOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)<span class="keyword"> const override</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a0b9c8811a17861a0986b300777326564">destRegIdx</a>(idx);</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;        assert(reg.<a class="code" href="classRegId.html#a0445adcd63868cc7580d42ed32b8a33b">isVecReg</a>());</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;        <span class="keywordflow">return</span> thread-&gt;<a class="code" href="classSimpleThread.html#a23f78f2b0685e2b5b512ca6ee41d1464">readVec64BitLaneReg</a>(reg);</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    }</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <span class="keyword">template</span> &lt;<span class="keyword">typename</span> LD&gt;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#ad7f54e3c19741aa62f29a85f788e7a71">  270</a></span>&#160;    <a class="code" href="classCheckerCPU.html#ad7f54e3c19741aa62f29a85f788e7a71">setVecLaneOperandT</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx, <span class="keyword">const</span> LD&amp; <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    {</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a0b9c8811a17861a0986b300777326564">destRegIdx</a>(idx);</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;        assert(reg.<a class="code" href="classRegId.html#a0445adcd63868cc7580d42ed32b8a33b">isVecReg</a>());</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;        <span class="keywordflow">return</span> thread-&gt;<a class="code" href="classSimpleThread.html#a969746b988498bd0dff17eb84eadd3cf">setVecLane</a>(reg, val);</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    }</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#a3f62d7b539af4901c8a395744cdafc1a">  277</a></span>&#160;    <a class="code" href="classCheckerCPU.html#a3f62d7b539af4901c8a395744cdafc1a">setVecLaneOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx,</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;            <span class="keyword">const</span> <a class="code" href="classLaneData.html">LaneData&lt;LaneSize::Byte&gt;</a>&amp; <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;        <a class="code" href="classCheckerCPU.html#ad7f54e3c19741aa62f29a85f788e7a71">setVecLaneOperandT</a>(si, idx, val);</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    }</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#a04a1fabfa373590e846a72a440521d64">  283</a></span>&#160;    <a class="code" href="classCheckerCPU.html#a04a1fabfa373590e846a72a440521d64">setVecLaneOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx,</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;            <span class="keyword">const</span> <a class="code" href="classLaneData.html">LaneData&lt;LaneSize::TwoByte&gt;</a>&amp; <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;        <a class="code" href="classCheckerCPU.html#ad7f54e3c19741aa62f29a85f788e7a71">setVecLaneOperandT</a>(si, idx, val);</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    }</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#af5c984d73f3476f404f0b65d6d1c7fab">  289</a></span>&#160;    <a class="code" href="classCheckerCPU.html#af5c984d73f3476f404f0b65d6d1c7fab">setVecLaneOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx,</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;            <span class="keyword">const</span> <a class="code" href="classLaneData.html">LaneData&lt;LaneSize::FourByte&gt;</a>&amp; <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;        <a class="code" href="classCheckerCPU.html#ad7f54e3c19741aa62f29a85f788e7a71">setVecLaneOperandT</a>(si, idx, val);</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    }</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#aca49fa2cc56e325e78aa6658f6a24324">  295</a></span>&#160;    <a class="code" href="classCheckerCPU.html#aca49fa2cc56e325e78aa6658f6a24324">setVecLaneOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx,</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;            <span class="keyword">const</span> <a class="code" href="classLaneData.html">LaneData&lt;LaneSize::EightByte&gt;</a>&amp; <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;        <a class="code" href="classCheckerCPU.html#ad7f54e3c19741aa62f29a85f788e7a71">setVecLaneOperandT</a>(si, idx, val);</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    }</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    <a class="code" href="classExecContext.html#aa6bf511a8d84a3a95921ea34d0e6e19f">VecElem</a></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#ad6f18014c2e3d6cb51fd38f48c0e6ded">  303</a></span>&#160;    <a class="code" href="classCheckerCPU.html#ad6f18014c2e3d6cb51fd38f48c0e6ded">readVecElemOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)<span class="keyword"> const override</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a68494cbff467222c4911b6587a009cfa">srcRegIdx</a>(idx);</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;        <span class="keywordflow">return</span> thread-&gt;<a class="code" href="classSimpleThread.html#abc48c8c68ac5b52237c253b4d3cba585">readVecElem</a>(reg);</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    }</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    <span class="keyword">const</span> <a class="code" href="classVecPredRegContainer.html">VecPredRegContainer</a>&amp;</div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#a06a4ed0383dd69f66c0015b7096b8597">  310</a></span>&#160;    <a class="code" href="classCheckerCPU.html#a06a4ed0383dd69f66c0015b7096b8597">readVecPredRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)<span class="keyword"> const override</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a68494cbff467222c4911b6587a009cfa">srcRegIdx</a>(idx);</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;        assert(reg.<a class="code" href="classRegId.html#a986fcc7933d52a75054527d6854cf365">isVecPredReg</a>());</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;        <span class="keywordflow">return</span> thread-&gt;<a class="code" href="classSimpleThread.html#a02800c9722380937727080c694c98707">readVecPredReg</a>(reg);</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    }</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    <a class="code" href="classVecPredRegContainer.html">VecPredRegContainer</a>&amp;</div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#a6299572a88c498b113a4968c25bf1468">  318</a></span>&#160;    <a class="code" href="classCheckerCPU.html#a6299572a88c498b113a4968c25bf1468">getWritableVecPredRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)<span class="keyword"> override</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a0b9c8811a17861a0986b300777326564">destRegIdx</a>(idx);</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;        assert(reg.<a class="code" href="classRegId.html#a986fcc7933d52a75054527d6854cf365">isVecPredReg</a>());</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;        <span class="keywordflow">return</span> thread-&gt;<a class="code" href="classSimpleThread.html#ab5d1e80a4adfa7358e9334ae31051818">getWritableVecPredReg</a>(reg);</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    }</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#a3982e79877f50a25f6c973dd70e88a25">  326</a></span>&#160;    <a class="code" href="classCheckerCPU.html#a3982e79877f50a25f6c973dd70e88a25">readCCRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)<span class="keyword"> override</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a68494cbff467222c4911b6587a009cfa">srcRegIdx</a>(idx);</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;        assert(reg.<a class="code" href="classRegId.html#a7d908dc8450ca54057e8f70c951eb28c">isCCReg</a>());</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;        <span class="keywordflow">return</span> thread-&gt;<a class="code" href="classSimpleThread.html#a8f9f3787938bd8e13a79894847d45158">readCCReg</a>(reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>());</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    }</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;    <span class="keyword">template</span>&lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#af870150f969d51ca3508cfdac9b6d84f">  335</a></span>&#160;    <a class="code" href="classCheckerCPU.html#af870150f969d51ca3508cfdac9b6d84f">setScalarResult</a>(T&amp;&amp; <a class="code" href="namespaceArmISA.html#aff45985b1b166a9f9a61198992af819f">t</a>)</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    {</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;        result.push(<a class="code" href="classInstResult.html">InstResult</a>(std::forward&lt;T&gt;(<a class="code" href="namespaceArmISA.html#aff45985b1b166a9f9a61198992af819f">t</a>),</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;                               <a class="code" href="classInstResult.html#a0bab3e6baea0effedfff73dfb65c5999af60357a8d17e45793298323f1b372a74">InstResult::ResultType::Scalar</a>));</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    }</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    <span class="keyword">template</span>&lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#a505123f17e157c40af2f706270f0c6ce">  343</a></span>&#160;    <a class="code" href="classCheckerCPU.html#a505123f17e157c40af2f706270f0c6ce">setVecResult</a>(T&amp;&amp; <a class="code" href="namespaceArmISA.html#aff45985b1b166a9f9a61198992af819f">t</a>)</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;    {</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;        result.push(<a class="code" href="classInstResult.html">InstResult</a>(std::forward&lt;T&gt;(<a class="code" href="namespaceArmISA.html#aff45985b1b166a9f9a61198992af819f">t</a>),</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;                               <a class="code" href="classInstResult.html#a0bab3e6baea0effedfff73dfb65c5999a9728fb4d77590c64ce4eb79a3f762012">InstResult::ResultType::VecReg</a>));</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    }</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    <span class="keyword">template</span>&lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#a0b759fc36f9c1cd21a67e706b1ae7080">  351</a></span>&#160;    <a class="code" href="classCheckerCPU.html#a0b759fc36f9c1cd21a67e706b1ae7080">setVecElemResult</a>(T&amp;&amp; <a class="code" href="namespaceArmISA.html#aff45985b1b166a9f9a61198992af819f">t</a>)</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;    {</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;        result.push(<a class="code" href="classInstResult.html">InstResult</a>(std::forward&lt;T&gt;(<a class="code" href="namespaceArmISA.html#aff45985b1b166a9f9a61198992af819f">t</a>),</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;                               <a class="code" href="classInstResult.html#a0bab3e6baea0effedfff73dfb65c5999a80c24e55c8a0ba8f34342a8ef27d6cc9">InstResult::ResultType::VecElem</a>));</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    }</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    <span class="keyword">template</span>&lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#afaadccd419d2f0c2366cab31afa595e9">  359</a></span>&#160;    <a class="code" href="classCheckerCPU.html#afaadccd419d2f0c2366cab31afa595e9">setVecPredResult</a>(T&amp;&amp; <a class="code" href="namespaceArmISA.html#aff45985b1b166a9f9a61198992af819f">t</a>)</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    {</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;        result.push(<a class="code" href="classInstResult.html">InstResult</a>(std::forward&lt;T&gt;(<a class="code" href="namespaceArmISA.html#aff45985b1b166a9f9a61198992af819f">t</a>),</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;                               <a class="code" href="classInstResult.html#a0bab3e6baea0effedfff73dfb65c5999a770134a0c3fe648d4284863dc177bb0b">InstResult::ResultType::VecPredReg</a>));</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;    }</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#a5064ec8acf2df72f588924fba285ef06">  366</a></span>&#160;    <a class="code" href="classCheckerCPU.html#a5064ec8acf2df72f588924fba285ef06">setIntRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a0b9c8811a17861a0986b300777326564">destRegIdx</a>(idx);</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;        assert(reg.<a class="code" href="classRegId.html#a5911f87a4c221dc2280486a17ea5ab1f">isIntReg</a>());</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;        thread-&gt;<a class="code" href="classSimpleThread.html#a927557e3aaf14e4527f2eaeddab38712">setIntReg</a>(reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>(), <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>);</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;        <a class="code" href="classCheckerCPU.html#af870150f969d51ca3508cfdac9b6d84f">setScalarResult</a>(val);</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    }</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#ad42f9b27031378700514565c7dc79899">  375</a></span>&#160;    <a class="code" href="classCheckerCPU.html#ad42f9b27031378700514565c7dc79899">setFloatRegOperandBits</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a0b9c8811a17861a0986b300777326564">destRegIdx</a>(idx);</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;        assert(reg.<a class="code" href="classRegId.html#a9c504412daaf3f713f899739544de6f8">isFloatReg</a>());</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;        thread-&gt;<a class="code" href="classSimpleThread.html#acc89aec0732845f4c8270094f1580c4b">setFloatReg</a>(reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>(), <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>);</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;        <a class="code" href="classCheckerCPU.html#af870150f969d51ca3508cfdac9b6d84f">setScalarResult</a>(val);</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    }</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#a4582ddbfaec07b4fbfa371d74e9acd02">  384</a></span>&#160;    <a class="code" href="classCheckerCPU.html#a4582ddbfaec07b4fbfa371d74e9acd02">setCCRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a0b9c8811a17861a0986b300777326564">destRegIdx</a>(idx);</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;        assert(reg.<a class="code" href="classRegId.html#a7d908dc8450ca54057e8f70c951eb28c">isCCReg</a>());</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;        thread-&gt;<a class="code" href="classSimpleThread.html#ac431dd04d4e8dfc5e93d56697bef3850">setCCReg</a>(reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>(), <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>);</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;        <a class="code" href="classCheckerCPU.html#af870150f969d51ca3508cfdac9b6d84f">setScalarResult</a>((uint64_t)val);</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;    }</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#a9028a556bb91faf1aaf68d2576cb0fb9">  393</a></span>&#160;    <a class="code" href="classCheckerCPU.html#a9028a556bb91faf1aaf68d2576cb0fb9">setVecRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx,</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;                     <span class="keyword">const</span> <a class="code" href="classVecRegContainer.html">VecRegContainer</a>&amp; <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a0b9c8811a17861a0986b300777326564">destRegIdx</a>(idx);</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;        assert(reg.<a class="code" href="classRegId.html#a0445adcd63868cc7580d42ed32b8a33b">isVecReg</a>());</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;        thread-&gt;<a class="code" href="classSimpleThread.html#ab5e350b450792a9472b5091299149e0c">setVecReg</a>(reg, val);</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;        <a class="code" href="classCheckerCPU.html#a505123f17e157c40af2f706270f0c6ce">setVecResult</a>(val);</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;    }</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#a5a81201615f6152a90682e6059e657fb">  403</a></span>&#160;    <a class="code" href="classCheckerCPU.html#a5a81201615f6152a90682e6059e657fb">setVecElemOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx,</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classExecContext.html#aa6bf511a8d84a3a95921ea34d0e6e19f">VecElem</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a0b9c8811a17861a0986b300777326564">destRegIdx</a>(idx);</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;        assert(reg.<a class="code" href="classRegId.html#ad1030d1d5e1d92c33a1858e95ffb5ca0">isVecElem</a>());</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;        thread-&gt;<a class="code" href="classSimpleThread.html#a934504811018cb32b3e702e9f82e61d6">setVecElem</a>(reg, val);</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;        <a class="code" href="classCheckerCPU.html#a0b759fc36f9c1cd21a67e706b1ae7080">setVecElemResult</a>(val);</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;    }</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;</div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#a225a266e3e4c8ebc0d1bb7491fdfb582">  412</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classCheckerCPU.html#a225a266e3e4c8ebc0d1bb7491fdfb582">setVecPredRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx,</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classVecPredRegContainer.html">VecPredRegContainer</a>&amp; <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a0b9c8811a17861a0986b300777326564">destRegIdx</a>(idx);</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;        assert(reg.<a class="code" href="classRegId.html#a986fcc7933d52a75054527d6854cf365">isVecPredReg</a>());</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;        thread-&gt;<a class="code" href="classSimpleThread.html#a6f389ccc86dfd2c346b4c4632661357f">setVecPredReg</a>(reg, val);</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;        <a class="code" href="classCheckerCPU.html#afaadccd419d2f0c2366cab31afa595e9">setVecPredResult</a>(val);</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;    }</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;</div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#a86bcbd7dee13e8b20f9b7a20f5201952">  421</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classCheckerCPU.html#a86bcbd7dee13e8b20f9b7a20f5201952">readPredicate</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> thread-&gt;<a class="code" href="classSimpleThread.html#a5315839fabfcbb01370c73d679897188">readPredicate</a>(); }</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#ab6520e06e69facdd9d1c465c6c12e708">  424</a></span>&#160;    <a class="code" href="classCheckerCPU.html#ab6520e06e69facdd9d1c465c6c12e708">setPredicate</a>(<span class="keywordtype">bool</span> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;        thread-&gt;<a class="code" href="classSimpleThread.html#a0cf00998a894e5ff9c18f1810673f6e9">setPredicate</a>(val);</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;    }</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;    <span class="keywordtype">bool</span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#aec6c36688169d360bb8f1158c3de0910">  430</a></span>&#160;    <a class="code" href="classCheckerCPU.html#aec6c36688169d360bb8f1158c3de0910">readMemAccPredicate</a>()<span class="keyword"> const override</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;        <span class="keywordflow">return</span> thread-&gt;<a class="code" href="classSimpleThread.html#aa6deb23f672613d3fe5284d1255e6ddd">readMemAccPredicate</a>();</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;    }</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#a80cbff1290a3fef847d881f1afcdf053">  436</a></span>&#160;    <a class="code" href="classCheckerCPU.html#a80cbff1290a3fef847d881f1afcdf053">setMemAccPredicate</a>(<span class="keywordtype">bool</span> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;        thread-&gt;<a class="code" href="classSimpleThread.html#a7d50d48d61bac9cc8116abf1952d542d">setMemAccPredicate</a>(val);</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;    }</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;</div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#a88e03f4186715a45ed0ca2d4fc9e6f21">  441</a></span>&#160;    <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">TheISA::PCState</a> <a class="code" href="classCheckerCPU.html#a88e03f4186715a45ed0ca2d4fc9e6f21">pcState</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> thread-&gt;<a class="code" href="classSimpleThread.html#a58a0f88527d55c618ae440aed51ec1ee">pcState</a>(); }</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#a9f67e3a2337838bda01753d72023fe00">  443</a></span>&#160;    <a class="code" href="classCheckerCPU.html#a9f67e3a2337838bda01753d72023fe00">pcState</a>(<span class="keyword">const</span> <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">TheISA::PCState</a> &amp;<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classChecker.html">Checker</a>, <span class="stringliteral">&quot;Changing PC to %s, old PC %s.\n&quot;</span>,</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;                         val, thread-&gt;<a class="code" href="classSimpleThread.html#a58a0f88527d55c618ae440aed51ec1ee">pcState</a>());</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;        thread-&gt;<a class="code" href="classSimpleThread.html#a58a0f88527d55c618ae440aed51ec1ee">pcState</a>(val);</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;    }</div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#ad1e8e656ce44eb2120dc91e74674b645">  449</a></span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="classCheckerCPU.html#ad1e8e656ce44eb2120dc91e74674b645">instAddr</a>() { <span class="keywordflow">return</span> thread-&gt;<a class="code" href="classSimpleThread.html#a07d91c14bce7dfb016e5c2af3fce5000">instAddr</a>(); }</div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#ab37eb3cab2048441b6b201fd72081a2d">  450</a></span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="classCheckerCPU.html#ab37eb3cab2048441b6b201fd72081a2d">nextInstAddr</a>() { <span class="keywordflow">return</span> thread-&gt;<a class="code" href="classSimpleThread.html#a6cae6acd65ae850ac53d1b1b968222f6">nextInstAddr</a>(); }</div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#ab505698d5666c98079cf30a4a80e239f">  451</a></span>&#160;    <a class="code" href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a> <a class="code" href="classCheckerCPU.html#ab505698d5666c98079cf30a4a80e239f">microPC</a>() { <span class="keywordflow">return</span> thread-&gt;<a class="code" href="classSimpleThread.html#a369f26aa22c2840ca057533013f3fab4">microPC</a>(); }</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#ae1da940621fa05bd7429ad5133af332e">  455</a></span>&#160;    <a class="code" href="classCheckerCPU.html#ae1da940621fa05bd7429ad5133af332e">readMiscRegNoEffect</a>(<span class="keywordtype">int</span> misc_reg)<span class="keyword"> const</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;        <span class="keywordflow">return</span> thread-&gt;<a class="code" href="classSimpleThread.html#a15f7c5ab3e2d4f3eec2f5fc2176e57b6">readMiscRegNoEffect</a>(misc_reg);</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;    }</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#af1bfb1044c170cd33344923ad558b715">  461</a></span>&#160;    <a class="code" href="classCheckerCPU.html#af1bfb1044c170cd33344923ad558b715">readMiscReg</a>(<span class="keywordtype">int</span> misc_reg)<span class="keyword"> override</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;        <span class="keywordflow">return</span> thread-&gt;<a class="code" href="classSimpleThread.html#a70a58c3e9dfb08f18f9c99c25eb329e6">readMiscReg</a>(misc_reg);</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;    }</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#af203eb0beac8d821c625a164c4b975b7">  467</a></span>&#160;    <a class="code" href="classCheckerCPU.html#af203eb0beac8d821c625a164c4b975b7">setMiscRegNoEffect</a>(<span class="keywordtype">int</span> misc_reg, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;    {</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classChecker.html">Checker</a>, <span class="stringliteral">&quot;Setting misc reg %d with no effect to check later\n&quot;</span>,</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;                misc_reg);</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;        miscRegIdxs.push(misc_reg);</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;        <span class="keywordflow">return</span> thread-&gt;<a class="code" href="classSimpleThread.html#a9578aa9083e66c23f646d0778deda753">setMiscRegNoEffect</a>(misc_reg, val);</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    }</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#ab746fc73a87c473d9b808c1cf0a5589c">  476</a></span>&#160;    <a class="code" href="classCheckerCPU.html#ab746fc73a87c473d9b808c1cf0a5589c">setMiscReg</a>(<span class="keywordtype">int</span> misc_reg, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classChecker.html">Checker</a>, <span class="stringliteral">&quot;Setting misc reg %d with effect to check later\n&quot;</span>,</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;                misc_reg);</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;        miscRegIdxs.push(misc_reg);</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;        <span class="keywordflow">return</span> thread-&gt;<a class="code" href="classSimpleThread.html#a7499c30c30fd50bd2211e8a65927c314">setMiscReg</a>(misc_reg, val);</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;    }</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#a58bebc5e0472305ee6eb358a6e126be4">  485</a></span>&#160;    <a class="code" href="classCheckerCPU.html#a58bebc5e0472305ee6eb358a6e126be4">readMiscRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)<span class="keyword"> override</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a68494cbff467222c4911b6587a009cfa">srcRegIdx</a>(idx);</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;        assert(reg.<a class="code" href="classRegId.html#ac4760027b4fd92b075febb4d7f52a1e6">isMiscReg</a>());</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;        <span class="keywordflow">return</span> thread-&gt;<a class="code" href="classSimpleThread.html#a70a58c3e9dfb08f18f9c99c25eb329e6">readMiscReg</a>(reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>());</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;    }</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#ae857655edc55511d88e7e46eb740d12f">  493</a></span>&#160;    <a class="code" href="classCheckerCPU.html#ae857655edc55511d88e7e46eb740d12f">setMiscRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a0b9c8811a17861a0986b300777326564">destRegIdx</a>(idx);</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;        assert(reg.<a class="code" href="classRegId.html#ac4760027b4fd92b075febb4d7f52a1e6">isMiscReg</a>());</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;        <span class="keywordflow">return</span> this-&gt;<a class="code" href="classCheckerCPU.html#ab746fc73a87c473d9b808c1cf0a5589c">setMiscReg</a>(reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>(), <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>);</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;    }</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#a59d3421a00293af67e364b7d90439c7b">  503</a></span>&#160;    <a class="code" href="classCheckerCPU.html#a59d3421a00293af67e364b7d90439c7b">recordPCChange</a>(<span class="keyword">const</span> <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">TheISA::PCState</a> &amp;<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;    {</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;       <a class="code" href="classCheckerCPU.html#a06fb624c3d3f85cd6fa696089c39f19d">changedPC</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;       <a class="code" href="classCheckerCPU.html#a9f7d7e770ca667fc24eda455da57a5a9">newPCState</a> = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;    }</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#a4c30529f634c120c9c553f338d26c551">  510</a></span>&#160;    <a class="code" href="classCheckerCPU.html#a4c30529f634c120c9c553f338d26c551">demapPage</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>, uint64_t asn)<span class="keyword"> override</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;        this-&gt;itb-&gt;<a class="code" href="classBaseTLB.html#af294952092df10be816a14152cfaa95e">demapPage</a>(vaddr, asn);</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;        this-&gt;dtb-&gt;<a class="code" href="classBaseTLB.html#af294952092df10be816a14152cfaa95e">demapPage</a>(vaddr, asn);</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;    }</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;    <span class="comment">// monitor/mwait funtions</span></div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#a2dc02ffb198c7839056bdb33340a21c1">  517</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classCheckerCPU.html#a2dc02ffb198c7839056bdb33340a21c1">armMonitor</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> address)<span class="keyword"> override </span>{ <a class="code" href="classBaseCPU.html#ad422fe4fd81f001fc61ce580745eb564">BaseCPU::armMonitor</a>(0, address); }</div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#ab55a022395382998fd038db349e21a10">  518</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classCheckerCPU.html#ab55a022395382998fd038db349e21a10">mwait</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt)<span class="keyword"> override </span>{ <span class="keywordflow">return</span> <a class="code" href="classBaseCPU.html#a4e0d7858e36fddc75599b33f4a9b8090">BaseCPU::mwait</a>(0, pkt); }</div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#a62ae30c590a54fe34b691815ff33884c">  519</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classCheckerCPU.html#a62ae30c590a54fe34b691815ff33884c">mwaitAtomic</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)<span class="keyword"> override</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="keyword">    </span>{ <span class="keywordflow">return</span> <a class="code" href="classBaseCPU.html#aa4602dc5b10a5dd23f158924f2eafe8c">BaseCPU::mwaitAtomic</a>(0, tc, thread-&gt;<a class="code" href="classSimpleThread.html#a6afccc03e81e5d95e5a7f3f17f830123">dtb</a>); }</div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#a20d465ae789efa5b72579de62bb736e6">  521</a></span>&#160;    <a class="code" href="structAddressMonitor.html">AddressMonitor</a> *<a class="code" href="classCheckerCPU.html#a20d465ae789efa5b72579de62bb736e6">getAddrMonitor</a>()<span class="keyword"> override</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="keyword">    </span>{ <span class="keywordflow">return</span> <a class="code" href="classBaseCPU.html#af6a99b4d2ceaddf40d4087937b9109ea">BaseCPU::getCpuAddrMonitor</a>(0); }</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#aaee6b0b4c4e08a18eb52d768839b6da3">  525</a></span>&#160;    <a class="code" href="classCheckerCPU.html#aaee6b0b4c4e08a18eb52d768839b6da3">demapInstPage</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>, uint64_t asn)</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;    {</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;        this-&gt;itb-&gt;<a class="code" href="classBaseTLB.html#af294952092df10be816a14152cfaa95e">demapPage</a>(vaddr, asn);</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;    }</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#a6e2d055e91828a52868add3f55711f8e">  531</a></span>&#160;    <a class="code" href="classCheckerCPU.html#a6e2d055e91828a52868add3f55711f8e">demapDataPage</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>, uint64_t asn)</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;    {</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;        this-&gt;dtb-&gt;<a class="code" href="classBaseTLB.html#af294952092df10be816a14152cfaa95e">demapPage</a>(vaddr, asn);</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;    }</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;    <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> <a class="code" href="classCheckerCPU.html#a6abe604f53a7b2e43cf735b71e927b9a">genMemFragmentRequest</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> frag_addr, <span class="keywordtype">int</span> size,</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;                                     <a class="code" href="classFlags.html">Request::Flags</a> flags,</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classstd_1_1vector.html">std::vector&lt;bool&gt;</a>&amp; byte_enable,</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;                                     <span class="keywordtype">int</span>&amp; frag_size, <span class="keywordtype">int</span>&amp; size_left) <span class="keyword">const</span>;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classCheckerCPU.html#adbe3ff108a86515c633a9c7130b066dc">readMem</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>, uint8_t *<a class="code" href="circlebuf_8test_8cc.html#ac89b5786f65419c30c7a97e2d5c40fe9">data</a>, <span class="keywordtype">unsigned</span> size,</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;                  <a class="code" href="classFlags.html">Request::Flags</a> flags,</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;                  <span class="keyword">const</span> <a class="code" href="classstd_1_1vector.html">std::vector&lt;bool&gt;</a>&amp; byteEnable = <a class="code" href="classstd_1_1vector.html">std::vector&lt;bool&gt;</a>())</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;        <span class="keyword">override</span>;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classCheckerCPU.html#a3a39a01e410d095e2c7731a87aa6601b">writeMem</a>(uint8_t *data, <span class="keywordtype">unsigned</span> size, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr,</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;                   <a class="code" href="classFlags.html">Request::Flags</a> flags, uint64_t *res,</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;                   <span class="keyword">const</span> <a class="code" href="classstd_1_1vector.html">std::vector&lt;bool&gt;</a>&amp; byteEnable = <a class="code" href="classstd_1_1vector.html">std::vector&lt;bool&gt;</a>())</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;        <span class="keyword">override</span>;</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;</div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#aab95461d1b81e165862beecdfadf6976">  567</a></span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classCheckerCPU.html#aab95461d1b81e165862beecdfadf6976">amoMem</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr, uint8_t* data, <span class="keywordtype">unsigned</span> size,</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;                 <a class="code" href="classFlags.html">Request::Flags</a> flags, <a class="code" href="base_2types_8hh.html#acd8959954ccfa9c2fa52d5f65f90e270">AtomicOpFunctorPtr</a> amo_op)<span class="keyword"> override</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;AMO is not supported yet in CPU checker\n&quot;</span>);</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;    }</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span></div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#aa0be288a024514ec87240277237325c8">  574</a></span>&#160;    <a class="code" href="classCheckerCPU.html#aa0be288a024514ec87240277237325c8">readStCondFailures</a>()<span class="keyword"> const override </span>{</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;        <span class="keywordflow">return</span> thread-&gt;<a class="code" href="classSimpleThread.html#a2c30c4e1767ff37ba10f8b007e541d42">readStCondFailures</a>();</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;    }</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;</div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#a8e54623d52d6fd238e86b22036148040">  578</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classCheckerCPU.html#a8e54623d52d6fd238e86b22036148040">setStCondFailures</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> sc_failures)<span class="keyword"> override </span>{}</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;</div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#aa98cf22e27a62888ba4a6dfee1245495">  581</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classCheckerCPU.html#aa98cf22e27a62888ba4a6dfee1245495">wakeup</a>(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)<span class="keyword"> override </span>{ }</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;    <span class="comment">// Assume that the normal CPU&#39;s call to syscall was successful.</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;    <span class="comment">// The checker&#39;s state would have already been updated by the syscall.</span></div><div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#ae54e9e163d11d4247a4ea28c153e8f53">  584</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classCheckerCPU.html#ae54e9e163d11d4247a4ea28c153e8f53">syscall</a>(int64_t callnum, <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> *fault)<span class="keyword"> override </span>{ }</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#a5e4d35ef9f16b681a027d1b06210ecf7">  587</a></span>&#160;    <a class="code" href="classCheckerCPU.html#a5e4d35ef9f16b681a027d1b06210ecf7">handleError</a>()</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;    {</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classCheckerCPU.html#af30dd29cfc2b96ce135e57ce40820c75">exitOnError</a>)</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;            <a class="code" href="classCheckerCPU.html#abd341851f88618a3c648e5592584fc65">dumpAndExit</a>();</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;    }</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classCheckerCPU.html#ac0994fd3a9280aa97fef9cdd0968d6d8">checkFlags</a>(<span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;unverified_req, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vAddr,</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;                    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> pAddr, <span class="keywordtype">int</span> flags);</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classCheckerCPU.html#abd341851f88618a3c648e5592584fc65">dumpAndExit</a>();</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;</div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#a0491107359a06a435f104f456a71218b">  598</a></span>&#160;    <a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="classCheckerCPU.html#a0491107359a06a435f104f456a71218b">tcBase</a>()<span class="keyword"> override </span>{ <span class="keywordflow">return</span> <a class="code" href="classCheckerCPU.html#a55ea36ccfbdae1fda2642d155374082b">tc</a>; }</div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#a5506858dbb26732eccfdd483d54a4d47">  599</a></span>&#160;    <a class="code" href="classSimpleThread.html">SimpleThread</a> *<a class="code" href="classCheckerCPU.html#a5506858dbb26732eccfdd483d54a4d47">threadBase</a>() { <span class="keywordflow">return</span> <a class="code" href="classCheckerCPU.html#abcdd9a241a765b4ac785677d522f74c6">thread</a>; }</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;</div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#aa9ec0ea0e2044e0a4be2422cef39f8f9">  601</a></span>&#160;    <a class="code" href="classInstResult.html">InstResult</a> <a class="code" href="classCheckerCPU.html#aa9ec0ea0e2044e0a4be2422cef39f8f9">unverifiedResult</a>;</div><div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#a78d902b383a2e41095c4d86e2730b3f4">  602</a></span>&#160;    <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> <a class="code" href="classCheckerCPU.html#a78d902b383a2e41095c4d86e2730b3f4">unverifiedReq</a>;</div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#a2258687f1b67a019a92cec3dee1ec825">  603</a></span>&#160;    uint8_t *<a class="code" href="classCheckerCPU.html#a2258687f1b67a019a92cec3dee1ec825">unverifiedMemData</a>;</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;</div><div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#a06fb624c3d3f85cd6fa696089c39f19d">  605</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classCheckerCPU.html#a06fb624c3d3f85cd6fa696089c39f19d">changedPC</a>;</div><div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#a8e8203161f09b468ddd8f22e948f1160">  606</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classCheckerCPU.html#a8e8203161f09b468ddd8f22e948f1160">willChangePC</a>;</div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#a9f7d7e770ca667fc24eda455da57a5a9">  607</a></span>&#160;    <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">TheISA::PCState</a> <a class="code" href="classCheckerCPU.html#a9f7d7e770ca667fc24eda455da57a5a9">newPCState</a>;</div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#af30dd29cfc2b96ce135e57ce40820c75">  608</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classCheckerCPU.html#af30dd29cfc2b96ce135e57ce40820c75">exitOnError</a>;</div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#a18a285933d97deae1473eb9520f8acb6">  609</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classCheckerCPU.html#a18a285933d97deae1473eb9520f8acb6">updateOnError</a>;</div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#a54d9346d92960c375b868825bcf67e99">  610</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classCheckerCPU.html#a54d9346d92960c375b868825bcf67e99">warnOnlyOnLoadError</a>;</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;</div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="classCheckerCPU.html#acc0bd23f1f0b9b9754a7586bdc7e548c">  612</a></span>&#160;    <a class="code" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> <a class="code" href="classCheckerCPU.html#acc0bd23f1f0b9b9754a7586bdc7e548c">youngestSN</a>;</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;};</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="classChecker.html">  622</a></span>&#160;<span class="keyword">class </span><a class="code" href="classChecker.html">Checker</a> : <span class="keyword">public</span> <a class="code" href="classCheckerCPU.html">CheckerCPU</a></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;{</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="classChecker.html#aec33e287add5ec9da7d9f0666ddd636b">  625</a></span>&#160;    <span class="keyword">typedef</span> <span class="keyword">typename</span> Impl::DynInstPtr <a class="code" href="classChecker.html#aec33e287add5ec9da7d9f0666ddd636b">DynInstPtr</a>;</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="classChecker.html#a30e5809534bf4683c3df68a0c1017b3b">  628</a></span>&#160;    <a class="code" href="classChecker.html#a30e5809534bf4683c3df68a0c1017b3b">Checker</a>(<a class="code" href="classBaseCPU.html#a90fc6c04f05a1cbadf117d848db83fb3">Params</a> *<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>)</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;        : <a class="code" href="classCheckerCPU.html">CheckerCPU</a>(p), updateThisCycle(false), unverifiedInst(NULL)</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;    { }</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classBaseCPU.html#a4ea565dccac89d58fe740332aa97b841">switchOut</a>();</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classBaseCPU.html#a0f32e9a69ec46520996a8cb33c2edec6">takeOverFrom</a>(<a class="code" href="classBaseCPU.html">BaseCPU</a> *oldCPU);</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="namespaceAlphaISA.html#aef4ae775d08af4c43d6dc371ebb9a65c">advancePC</a>(<span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> &amp;fault);</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;    <span class="keywordtype">void</span> verify(<span class="keyword">const</span> DynInstPtr &amp;inst);</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;    <span class="keywordtype">void</span> validateInst(<span class="keyword">const</span> DynInstPtr &amp;inst);</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;    <span class="keywordtype">void</span> validateExecution(<span class="keyword">const</span> DynInstPtr &amp;inst);</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;    <span class="keywordtype">void</span> validateState();</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;    <span class="keywordtype">void</span> copyResult(<span class="keyword">const</span> DynInstPtr &amp;inst, <span class="keyword">const</span> <a class="code" href="classInstResult.html">InstResult</a>&amp; mismatch_val,</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;                    <span class="keywordtype">int</span> start_idx);</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;    <span class="keywordtype">void</span> handlePendingInt();</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="classChecker.html#aed513a29ebd10dad7699c34a41049712">  648</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classChecker.html#aed513a29ebd10dad7699c34a41049712">handleError</a>(<span class="keyword">const</span> DynInstPtr &amp;inst)</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;    {</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classCheckerCPU.html#af30dd29cfc2b96ce135e57ce40820c75">exitOnError</a>) {</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;            <a class="code" href="classCheckerCPU.html#abd341851f88618a3c648e5592584fc65">dumpAndExit</a>(inst);</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classCheckerCPU.html#a18a285933d97deae1473eb9520f8acb6">updateOnError</a>) {</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;            updateThisCycle = <span class="keyword">true</span>;</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;        }</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;    }</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classCheckerCPU.html#abd341851f88618a3c648e5592584fc65">dumpAndExit</a>(<span class="keyword">const</span> DynInstPtr &amp;inst);</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;</div><div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="classChecker.html#a5eef28661b27702660a6c86db2e101a6">  659</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classChecker.html#a5eef28661b27702660a6c86db2e101a6">updateThisCycle</a>;</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;</div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="classChecker.html#afb0234ea07afa3e29e35c66106eb2782">  661</a></span>&#160;    DynInstPtr <a class="code" href="classChecker.html#afb0234ea07afa3e29e35c66106eb2782">unverifiedInst</a>;</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;</div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="classChecker.html#aa4abfa39a7feaccea717b7f461f004f7">  663</a></span>&#160;    <a class="code" href="classstd_1_1list.html">std::list&lt;DynInstPtr&gt;</a> <a class="code" href="classChecker.html#aa4abfa39a7feaccea717b7f461f004f7">instList</a>;</div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="classChecker.html#aa7eee3a3c519ea52bd63f260f26380a5">  664</a></span>&#160;    <span class="keyword">typedef</span> <span class="keyword">typename</span> <a class="code" href="classstd_1_1list.html">std::list&lt;DynInstPtr&gt;::iterator</a> <a class="code" href="classChecker.html#aa7eee3a3c519ea52bd63f260f26380a5">InstListIt</a>;</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;    <span class="keywordtype">void</span> dumpInsts();</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;};</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">#endif // __CPU_CHECKER_CPU_HH__</span></div><div class="ttc" id="classMasterPort_html"><div class="ttname"><a href="classMasterPort.html">MasterPort</a></div><div class="ttdoc">A MasterPort is a specialisation of a BaseMasterPort, which implements the default protocol for the t...</div><div class="ttdef"><b>Definition:</b> <a href="mem_2port_8hh_source.html#l00075">port.hh:75</a></div></div>
<div class="ttc" id="logging_8hh_html_a1445e207e36c97ff84c54b47288cea19"><div class="ttname"><a href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a></div><div class="ttdeci">#define panic(...)</div><div class="ttdoc">This implements a cprintf based panic() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00167">logging.hh:167</a></div></div>
<div class="ttc" id="base_2trace_8hh_html_aefe58fddf89e41edd783bf4c3e31d2c3"><div class="ttname"><a href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a></div><div class="ttdeci">#define DPRINTF(x,...)</div><div class="ttdef"><b>Definition:</b> <a href="base_2trace_8hh_source.html#l00215">trace.hh:215</a></div></div>
<div class="ttc" id="classCheckerCPU_html_a78d902b383a2e41095c4d86e2730b3f4"><div class="ttname"><a href="classCheckerCPU.html#a78d902b383a2e41095c4d86e2730b3f4">CheckerCPU::unverifiedReq</a></div><div class="ttdeci">RequestPtr unverifiedReq</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00602">cpu.hh:602</a></div></div>
<div class="ttc" id="classSimpleThread_html_a969746b988498bd0dff17eb84eadd3cf"><div class="ttname"><a href="classSimpleThread.html#a969746b988498bd0dff17eb84eadd3cf">SimpleThread::setVecLane</a></div><div class="ttdeci">virtual void setVecLane(const RegId &amp;reg, const LaneData&lt; LaneSize::Byte &gt; &amp;val) override</div><div class="ttdoc">Write a lane of the destination vector register. </div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00410">simple_thread.hh:410</a></div></div>
<div class="ttc" id="classPort_html"><div class="ttname"><a href="classPort.html">Port</a></div><div class="ttdoc">Ports are used to interface objects to each other. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2port_8hh_source.html#l00060">port.hh:60</a></div></div>
<div class="ttc" id="classBaseCPU_html_a90fc6c04f05a1cbadf117d848db83fb3"><div class="ttname"><a href="classBaseCPU.html#a90fc6c04f05a1cbadf117d848db83fb3">BaseCPU::Params</a></div><div class="ttdeci">BaseCPUParams Params</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00310">base.hh:310</a></div></div>
<div class="ttc" id="classCheckerCPU_html_ab6520e06e69facdd9d1c465c6c12e708"><div class="ttname"><a href="classCheckerCPU.html#ab6520e06e69facdd9d1c465c6c12e708">CheckerCPU::setPredicate</a></div><div class="ttdeci">void setPredicate(bool val) override</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00424">cpu.hh:424</a></div></div>
<div class="ttc" id="classBaseDynInst_html"><div class="ttname"><a href="classBaseDynInst.html">BaseDynInst</a></div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst_8hh_source.html#l00078">base_dyn_inst.hh:78</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a6c9f38e48611db30642897e93a05104c"><div class="ttname"><a href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">X86ISA::reg</a></div><div class="ttdeci">Bitfield&lt; 5, 3 &gt; reg</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00089">types.hh:89</a></div></div>
<div class="ttc" id="classCheckerCPU_html_aa0be288a024514ec87240277237325c8"><div class="ttname"><a href="classCheckerCPU.html#aa0be288a024514ec87240277237325c8">CheckerCPU::readStCondFailures</a></div><div class="ttdeci">unsigned int readStCondFailures() const override</div><div class="ttdoc">Returns the number of consecutive store conditional failures. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00574">cpu.hh:574</a></div></div>
<div class="ttc" id="classBaseCPU_html_af6a99b4d2ceaddf40d4087937b9109ea"><div class="ttname"><a href="classBaseCPU.html#af6a99b4d2ceaddf40d4087937b9109ea">BaseCPU::getCpuAddrMonitor</a></div><div class="ttdeci">AddressMonitor * getCpuAddrMonitor(ThreadID tid)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00614">base.hh:614</a></div></div>
<div class="ttc" id="classCheckerCPU_html_a80cbff1290a3fef847d881f1afcdf053"><div class="ttname"><a href="classCheckerCPU.html#a80cbff1290a3fef847d881f1afcdf053">CheckerCPU::setMemAccPredicate</a></div><div class="ttdeci">void setMemAccPredicate(bool val) override</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00436">cpu.hh:436</a></div></div>
<div class="ttc" id="classRegId_html_ac4760027b4fd92b075febb4d7f52a1e6"><div class="ttname"><a href="classRegId.html#ac4760027b4fd92b075febb4d7f52a1e6">RegId::isMiscReg</a></div><div class="ttdeci">bool isMiscReg() const</div><div class="ttdoc">true if it is a condition-code physical register. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00167">reg_class.hh:167</a></div></div>
<div class="ttc" id="classChecker_html_aa7eee3a3c519ea52bd63f260f26380a5"><div class="ttname"><a href="classChecker.html#aa7eee3a3c519ea52bd63f260f26380a5">Checker::InstListIt</a></div><div class="ttdeci">std::list&lt; DynInstPtr &gt;::iterator InstListIt</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00664">cpu.hh:664</a></div></div>
<div class="ttc" id="classCheckerCPU_html"><div class="ttname"><a href="classCheckerCPU.html">CheckerCPU</a></div><div class="ttdoc">CheckerCPU class. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00087">cpu.hh:87</a></div></div>
<div class="ttc" id="classChecker_html_afb0234ea07afa3e29e35c66106eb2782"><div class="ttname"><a href="classChecker.html#afb0234ea07afa3e29e35c66106eb2782">Checker::unverifiedInst</a></div><div class="ttdeci">DynInstPtr unverifiedInst</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00661">cpu.hh:661</a></div></div>
<div class="ttc" id="classCheckerCPU_html_a06fb624c3d3f85cd6fa696089c39f19d"><div class="ttname"><a href="classCheckerCPU.html#a06fb624c3d3f85cd6fa696089c39f19d">CheckerCPU::changedPC</a></div><div class="ttdeci">bool changedPC</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00605">cpu.hh:605</a></div></div>
<div class="ttc" id="classCheckerCPU_html_ae54e9e163d11d4247a4ea28c153e8f53"><div class="ttname"><a href="classCheckerCPU.html#ae54e9e163d11d4247a4ea28c153e8f53">CheckerCPU::syscall</a></div><div class="ttdeci">void syscall(int64_t callnum, Fault *fault) override</div><div class="ttdoc">Executes a syscall specified by the callnum. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00584">cpu.hh:584</a></div></div>
<div class="ttc" id="classChecker_html_aec33e287add5ec9da7d9f0666ddd636b"><div class="ttname"><a href="classChecker.html#aec33e287add5ec9da7d9f0666ddd636b">Checker::DynInstPtr</a></div><div class="ttdeci">Impl::DynInstPtr DynInstPtr</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00625">cpu.hh:625</a></div></div>
<div class="ttc" id="classCheckerCPU_html_a909b6350bb22ab6e2ddff2207c1a4ad9"><div class="ttname"><a href="classCheckerCPU.html#a909b6350bb22ab6e2ddff2207c1a4ad9">CheckerCPU::miscRegIdxs</a></div><div class="ttdeci">std::queue&lt; int &gt; miscRegIdxs</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00153">cpu.hh:153</a></div></div>
<div class="ttc" id="classVecRegContainer_html"><div class="ttname"><a href="classVecRegContainer.html">VecRegContainer</a></div><div class="ttdoc">Vector Register Abstraction This generic class is the model in a particularization of MVC...</div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00160">vec_reg.hh:160</a></div></div>
<div class="ttc" id="classSimpleThread_html_a5315839fabfcbb01370c73d679897188"><div class="ttname"><a href="classSimpleThread.html#a5315839fabfcbb01370c73d679897188">SimpleThread::readPredicate</a></div><div class="ttdeci">bool readPredicate() const</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00564">simple_thread.hh:564</a></div></div>
<div class="ttc" id="classSimpleThread_html_a2c30c4e1767ff37ba10f8b007e541d42"><div class="ttname"><a href="classSimpleThread.html#a2c30c4e1767ff37ba10f8b007e541d42">SimpleThread::readStCondFailures</a></div><div class="ttdeci">unsigned readStCondFailures() const override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00597">simple_thread.hh:597</a></div></div>
<div class="ttc" id="classSimpleThread_html_a8f9f3787938bd8e13a79894847d45158"><div class="ttname"><a href="classSimpleThread.html#a8f9f3787938bd8e13a79894847d45158">SimpleThread::readCCReg</a></div><div class="ttdeci">RegVal readCCReg(RegIndex reg_idx) const override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00469">simple_thread.hh:469</a></div></div>
<div class="ttc" id="classCheckerCPU_html_aa98cf22e27a62888ba4a6dfee1245495"><div class="ttname"><a href="classCheckerCPU.html#aa98cf22e27a62888ba4a6dfee1245495">CheckerCPU::wakeup</a></div><div class="ttdeci">void wakeup(ThreadID tid) override</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00581">cpu.hh:581</a></div></div>
<div class="ttc" id="classCheckerCPU_html_aca49fa2cc56e325e78aa6658f6a24324"><div class="ttname"><a href="classCheckerCPU.html#aca49fa2cc56e325e78aa6658f6a24324">CheckerCPU::setVecLaneOperand</a></div><div class="ttdeci">virtual void setVecLaneOperand(const StaticInst *si, int idx, const LaneData&lt; LaneSize::EightByte &gt; &amp;val) override</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00295">cpu.hh:295</a></div></div>
<div class="ttc" id="classCheckerCPU_html_a04a1fabfa373590e846a72a440521d64"><div class="ttname"><a href="classCheckerCPU.html#a04a1fabfa373590e846a72a440521d64">CheckerCPU::setVecLaneOperand</a></div><div class="ttdeci">virtual void setVecLaneOperand(const StaticInst *si, int idx, const LaneData&lt; LaneSize::TwoByte &gt; &amp;val) override</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00283">cpu.hh:283</a></div></div>
<div class="ttc" id="request_8hh_html"><div class="ttname"><a href="request_8hh.html">request.hh</a></div><div class="ttdoc">Declaration of a request, the overall memory request consisting of the parts of the request that are ...</div></div>
<div class="ttc" id="classCheckerCPU_html_a9515111d77a3ec667e5cc5e15e66f89a"><div class="ttname"><a href="classCheckerCPU.html#a9515111d77a3ec667e5cc5e15e66f89a">CheckerCPU::totalOps</a></div><div class="ttdeci">virtual Counter totalOps() const override</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00168">cpu.hh:168</a></div></div>
<div class="ttc" id="request_8hh_html_a7b4f6e20c8b9ccdc4518bb61c20fc81c"><div class="ttname"><a href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a></div><div class="ttdeci">std::shared_ptr&lt; Request &gt; RequestPtr</div><div class="ttdef"><b>Definition:</b> <a href="request_8hh_source.html#l00082">request.hh:82</a></div></div>
<div class="ttc" id="simple__thread_8hh_html"><div class="ttname"><a href="simple__thread_8hh.html">simple_thread.hh</a></div></div>
<div class="ttc" id="classCheckerCPU_html_a86bcbd7dee13e8b20f9b7a20f5201952"><div class="ttname"><a href="classCheckerCPU.html#a86bcbd7dee13e8b20f9b7a20f5201952">CheckerCPU::readPredicate</a></div><div class="ttdeci">bool readPredicate() const override</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00421">cpu.hh:421</a></div></div>
<div class="ttc" id="classCheckerCPU_html_a3f62d7b539af4901c8a395744cdafc1a"><div class="ttname"><a href="classCheckerCPU.html#a3f62d7b539af4901c8a395744cdafc1a">CheckerCPU::setVecLaneOperand</a></div><div class="ttdeci">virtual void setVecLaneOperand(const StaticInst *si, int idx, const LaneData&lt; LaneSize::Byte &gt; &amp;val) override</div><div class="ttdoc">Write a lane of the destination vector operand. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00277">cpu.hh:277</a></div></div>
<div class="ttc" id="inet_8hh_html_ae32b25ff633168fbdecd8d24293034cd"><div class="ttname"><a href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a></div><div class="ttdeci">ip6_addr_t addr</div><div class="ttdef"><b>Definition:</b> <a href="inet_8hh_source.html#l00335">inet.hh:335</a></div></div>
<div class="ttc" id="classCheckerCPU_html_ac0994fd3a9280aa97fef9cdd0968d6d8"><div class="ttname"><a href="classCheckerCPU.html#ac0994fd3a9280aa97fef9cdd0968d6d8">CheckerCPU::checkFlags</a></div><div class="ttdeci">bool checkFlags(const RequestPtr &amp;unverified_req, Addr vAddr, Addr pAddr, int flags)</div><div class="ttdoc">Checks if the flags set by the Checker and Checkee match. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8cc_source.html#l00370">cpu.cc:370</a></div></div>
<div class="ttc" id="classCheckerCPU_html_a06a4ed0383dd69f66c0015b7096b8597"><div class="ttname"><a href="classCheckerCPU.html#a06a4ed0383dd69f66c0015b7096b8597">CheckerCPU::readVecPredRegOperand</a></div><div class="ttdeci">const VecPredRegContainer &amp; readVecPredRegOperand(const StaticInst *si, int idx) const override</div><div class="ttdoc">Predicate registers interface. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00310">cpu.hh:310</a></div></div>
<div class="ttc" id="classCheckerCPU_html_a660ddc8637a68cb1bde3e3744bbc59cd"><div class="ttname"><a href="classCheckerCPU.html#a660ddc8637a68cb1bde3e3744bbc59cd">CheckerCPU::totalInsts</a></div><div class="ttdeci">virtual Counter totalInsts() const override</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00163">cpu.hh:163</a></div></div>
<div class="ttc" id="classCheckerCPU_html_aec6c36688169d360bb8f1158c3de0910"><div class="ttname"><a href="classCheckerCPU.html#aec6c36688169d360bb8f1158c3de0910">CheckerCPU::readMemAccPredicate</a></div><div class="ttdeci">bool readMemAccPredicate() const override</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00430">cpu.hh:430</a></div></div>
<div class="ttc" id="cpu_2base_8hh_html"><div class="ttname"><a href="cpu_2base_8hh.html">base.hh</a></div></div>
<div class="ttc" id="classChecker_html_aa4abfa39a7feaccea717b7f461f004f7"><div class="ttname"><a href="classChecker.html#aa4abfa39a7feaccea717b7f461f004f7">Checker::instList</a></div><div class="ttdeci">std::list&lt; DynInstPtr &gt; instList</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00663">cpu.hh:663</a></div></div>
<div class="ttc" id="classCheckerCPU_html_ad1e8e656ce44eb2120dc91e74674b645"><div class="ttname"><a href="classCheckerCPU.html#ad1e8e656ce44eb2120dc91e74674b645">CheckerCPU::instAddr</a></div><div class="ttdeci">Addr instAddr()</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00449">cpu.hh:449</a></div></div>
<div class="ttc" id="classSimpleThread_html_a58a0f88527d55c618ae440aed51ec1ee"><div class="ttname"><a href="classSimpleThread.html#a58a0f88527d55c618ae440aed51ec1ee">SimpleThread::pcState</a></div><div class="ttdeci">TheISA::PCState pcState() const override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00552">simple_thread.hh:552</a></div></div>
<div class="ttc" id="classCheckerCPU_html_a0b759fc36f9c1cd21a67e706b1ae7080"><div class="ttname"><a href="classCheckerCPU.html#a0b759fc36f9c1cd21a67e706b1ae7080">CheckerCPU::setVecElemResult</a></div><div class="ttdeci">void setVecElemResult(T &amp;&amp;t)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00351">cpu.hh:351</a></div></div>
<div class="ttc" id="base_2types_8hh_html_ae921129ca7cdba02e1a26b763caafb78"><div class="ttname"><a href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="ttdeci">uint64_t RegVal</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00168">types.hh:168</a></div></div>
<div class="ttc" id="classSimpleThread_html"><div class="ttname"><a href="classSimpleThread.html">SimpleThread</a></div><div class="ttdoc">The SimpleThread object provides a combination of the ThreadState object and the ThreadContext interf...</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00097">simple_thread.hh:97</a></div></div>
<div class="ttc" id="classStaticInst_html_a68494cbff467222c4911b6587a009cfa"><div class="ttname"><a href="classStaticInst.html#a68494cbff467222c4911b6587a009cfa">StaticInst::srcRegIdx</a></div><div class="ttdeci">const RegId &amp; srcRegIdx(int i) const</div><div class="ttdoc">Return logical index (architectural reg num) of i&amp;#39;th source reg. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00220">static_inst.hh:220</a></div></div>
<div class="ttc" id="classCheckerCPU_html_a6a7b3985c84628cc5c04a339066ee98a"><div class="ttname"><a href="classCheckerCPU.html#a6a7b3985c84628cc5c04a339066ee98a">CheckerCPU::systemPtr</a></div><div class="ttdeci">System * systemPtr</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00130">cpu.hh:130</a></div></div>
<div class="ttc" id="classSystem_html"><div class="ttname"><a href="classSystem.html">System</a></div><div class="ttdef"><b>Definition:</b> <a href="sim_2system_8hh_source.html#l00077">system.hh:77</a></div></div>
<div class="ttc" id="classCheckerCPU_html_adc9fc7ea4a6949afe7980789ad7dfa7b"><div class="ttname"><a href="classCheckerCPU.html#adc9fc7ea4a6949afe7980789ad7dfa7b">CheckerCPU::readVecRegOperand</a></div><div class="ttdeci">const VecRegContainer &amp; readVecRegOperand(const StaticInst *si, int idx) const override</div><div class="ttdoc">Read source vector register operand. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00211">cpu.hh:211</a></div></div>
<div class="ttc" id="classCheckerCPU_html_aa9ec0ea0e2044e0a4be2422cef39f8f9"><div class="ttname"><a href="classCheckerCPU.html#aa9ec0ea0e2044e0a4be2422cef39f8f9">CheckerCPU::unverifiedResult</a></div><div class="ttdeci">InstResult unverifiedResult</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00601">cpu.hh:601</a></div></div>
<div class="ttc" id="classBaseCPU_html_aec7be52311ec347359ea6bffc40db74a"><div class="ttname"><a href="classBaseCPU.html#aec7be52311ec347359ea6bffc40db74a">BaseCPU::system</a></div><div class="ttdeci">System * system</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00386">base.hh:386</a></div></div>
<div class="ttc" id="namespacecp_html"><div class="ttname"><a href="namespacecp.html">cp</a></div><div class="ttdef"><b>Definition:</b> <a href="cprintf_8cc_source.html#l00042">cprintf.cc:42</a></div></div>
<div class="ttc" id="classSimpleThread_html_a7d50d48d61bac9cc8116abf1952d542d"><div class="ttname"><a href="classSimpleThread.html#a7d50d48d61bac9cc8116abf1952d542d">SimpleThread::setMemAccPredicate</a></div><div class="ttdeci">void setMemAccPredicate(bool val)</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00606">simple_thread.hh:606</a></div></div>
<div class="ttc" id="classCheckerCPU_html_a8e8203161f09b468ddd8f22e948f1160"><div class="ttname"><a href="classCheckerCPU.html#a8e8203161f09b468ddd8f22e948f1160">CheckerCPU::willChangePC</a></div><div class="ttdeci">bool willChangePC</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00606">cpu.hh:606</a></div></div>
<div class="ttc" id="classCheckerCPU_html_ac06e5e618e4c4f214f78797ed864d7a4"><div class="ttname"><a href="classCheckerCPU.html#ac06e5e618e4c4f214f78797ed864d7a4">CheckerCPU::curMacroStaticInst</a></div><div class="ttdeci">StaticInstPtr curMacroStaticInst</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00147">cpu.hh:147</a></div></div>
<div class="ttc" id="classCheckerCPU_html_ab37eb3cab2048441b6b201fd72081a2d"><div class="ttname"><a href="classCheckerCPU.html#ab37eb3cab2048441b6b201fd72081a2d">CheckerCPU::nextInstAddr</a></div><div class="ttdeci">Addr nextInstAddr()</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00450">cpu.hh:450</a></div></div>
<div class="ttc" id="classRefCountingPtr_html"><div class="ttname"><a href="classRefCountingPtr.html">RefCountingPtr&lt; StaticInst &gt;</a></div></div>
<div class="ttc" id="classCheckerCPU_html_af372c91ac4f3674bcc72bab68864a220"><div class="ttname"><a href="classCheckerCPU.html#af372c91ac4f3674bcc72bab68864a220">CheckerCPU::setDcachePort</a></div><div class="ttdeci">void setDcachePort(MasterPort *dcache_port)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8cc_source.html#l00128">cpu.cc:128</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="statistics_8hh_html"><div class="ttname"><a href="statistics_8hh.html">statistics.hh</a></div><div class="ttdoc">Declaration of Statistics objects. </div></div>
<div class="ttc" id="classSimpleThread_html_ab5d1e80a4adfa7358e9334ae31051818"><div class="ttname"><a href="classSimpleThread.html#ab5d1e80a4adfa7358e9334ae31051818">SimpleThread::getWritableVecPredReg</a></div><div class="ttdeci">VecPredRegContainer &amp; getWritableVecPredReg(const RegId &amp;reg) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00457">simple_thread.hh:457</a></div></div>
<div class="ttc" id="classSimpleThread_html_a70a58c3e9dfb08f18f9c99c25eb329e6"><div class="ttname"><a href="classSimpleThread.html#a70a58c3e9dfb08f18f9c99c25eb329e6">SimpleThread::readMiscReg</a></div><div class="ttdeci">RegVal readMiscReg(RegIndex misc_reg) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00574">simple_thread.hh:574</a></div></div>
<div class="ttc" id="classCheckerCPU_html_a0491107359a06a435f104f456a71218b"><div class="ttname"><a href="classCheckerCPU.html#a0491107359a06a435f104f456a71218b">CheckerCPU::tcBase</a></div><div class="ttdeci">ThreadContext * tcBase() override</div><div class="ttdoc">Returns a pointer to the ThreadContext. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00598">cpu.hh:598</a></div></div>
<div class="ttc" id="classstd_1_1vector_html"><div class="ttname"><a href="classstd_1_1vector.html">std::vector</a></div><div class="ttdoc">STL vector class. </div><div class="ttdef"><b>Definition:</b> <a href="stl_8hh_source.html#l00040">stl.hh:40</a></div></div>
<div class="ttc" id="classCheckerCPU_html_a18a285933d97deae1473eb9520f8acb6"><div class="ttname"><a href="classCheckerCPU.html#a18a285933d97deae1473eb9520f8acb6">CheckerCPU::updateOnError</a></div><div class="ttdeci">bool updateOnError</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00609">cpu.hh:609</a></div></div>
<div class="ttc" id="classRequest_html"><div class="ttname"><a href="classRequest.html">Request</a></div><div class="ttdef"><b>Definition:</b> <a href="request_8hh_source.html#l00087">request.hh:87</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ab4e00e23f8f36386f97d8abcccb17180"><div class="ttname"><a href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">X86ISA::val</a></div><div class="ttdeci">Bitfield&lt; 63 &gt; val</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00771">misc.hh:771</a></div></div>
<div class="ttc" id="classSimpleThread_html_a7a3096a24370f6d28170ff51a8d69849"><div class="ttname"><a href="classSimpleThread.html#a7a3096a24370f6d28170ff51a8d69849">SimpleThread::getWritableVecReg</a></div><div class="ttdeci">VecRegContainer &amp; getWritableVecReg(const RegId &amp;reg) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00345">simple_thread.hh:345</a></div></div>
<div class="ttc" id="classChecker_html"><div class="ttname"><a href="classChecker.html">Checker</a></div><div class="ttdoc">Templated Checker class. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00622">cpu.hh:622</a></div></div>
<div class="ttc" id="classBaseCPU_html_ad422fe4fd81f001fc61ce580745eb564"><div class="ttname"><a href="classBaseCPU.html#ad422fe4fd81f001fc61ce580745eb564">BaseCPU::armMonitor</a></div><div class="ttdeci">void armMonitor(ThreadID tid, Addr address)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8cc_source.html#l00214">base.cc:214</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a63693d656cc2bf4bdd0de3e493eabe66"><div class="ttname"><a href="namespaceAlphaISA.html#a63693d656cc2bf4bdd0de3e493eabe66">AlphaISA::MachInst</a></div><div class="ttdeci">uint32_t MachInst</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2types_8hh_source.html#l00040">types.hh:40</a></div></div>
<div class="ttc" id="classRegId_html_a7d908dc8450ca54057e8f70c951eb28c"><div class="ttname"><a href="classRegId.html#a7d908dc8450ca54057e8f70c951eb28c">RegId::isCCReg</a></div><div class="ttdeci">bool isCCReg() const</div><div class="ttdoc">true if it is a condition-code physical register. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00164">reg_class.hh:164</a></div></div>
<div class="ttc" id="namespacePowerISA_html_a53469916ca59ded1955f23a592f32f41"><div class="ttname"><a href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">PowerISA::si</a></div><div class="ttdeci">Bitfield&lt; 15, 0 &gt; si</div><div class="ttdef"><b>Definition:</b> <a href="arch_2power_2types_8hh_source.html#l00055">types.hh:55</a></div></div>
<div class="ttc" id="classCheckerCPU_html_ad7f54e3c19741aa62f29a85f788e7a71"><div class="ttname"><a href="classCheckerCPU.html#ad7f54e3c19741aa62f29a85f788e7a71">CheckerCPU::setVecLaneOperandT</a></div><div class="ttdeci">void setVecLaneOperandT(const StaticInst *si, int idx, const LD &amp;val)</div><div class="ttdoc">Write a lane of the destination vector operand. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00270">cpu.hh:270</a></div></div>
<div class="ttc" id="classSimpleThread_html_a934504811018cb32b3e702e9f82e61d6"><div class="ttname"><a href="classSimpleThread.html#a934504811018cb32b3e702e9f82e61d6">SimpleThread::setVecElem</a></div><div class="ttdeci">void setVecElem(const RegId &amp;reg, const VecElem &amp;val) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00519">simple_thread.hh:519</a></div></div>
<div class="ttc" id="classSimpleThread_html_a960dcf8813f86c214291e91159fda570"><div class="ttname"><a href="classSimpleThread.html#a960dcf8813f86c214291e91159fda570">SimpleThread::readVec32BitLaneReg</a></div><div class="ttdeci">virtual ConstVecLane32 readVec32BitLaneReg(const RegId &amp;reg) const override</div><div class="ttdoc">Reads source vector 32bit operand. </div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00386">simple_thread.hh:386</a></div></div>
<div class="ttc" id="classRegId_html_ad1030d1d5e1d92c33a1858e95ffb5ca0"><div class="ttname"><a href="classRegId.html#ad1030d1d5e1d92c33a1858e95ffb5ca0">RegId::isVecElem</a></div><div class="ttdeci">bool isVecElem() const</div><div class="ttdoc">true if it is a condition-code physical register. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00158">reg_class.hh:158</a></div></div>
<div class="ttc" id="classCheckerCPU_html_a20d465ae789efa5b72579de62bb736e6"><div class="ttname"><a href="classCheckerCPU.html#a20d465ae789efa5b72579de62bb736e6">CheckerCPU::getAddrMonitor</a></div><div class="ttdeci">AddressMonitor * getAddrMonitor() override</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00521">cpu.hh:521</a></div></div>
<div class="ttc" id="classSimpleThread_html_a927557e3aaf14e4527f2eaeddab38712"><div class="ttname"><a href="classSimpleThread.html#a927557e3aaf14e4527f2eaeddab38712">SimpleThread::setIntReg</a></div><div class="ttdeci">void setIntReg(RegIndex reg_idx, RegVal val) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00486">simple_thread.hh:486</a></div></div>
<div class="ttc" id="classCheckerCPU_html_a8e54623d52d6fd238e86b22036148040"><div class="ttname"><a href="classCheckerCPU.html#a8e54623d52d6fd238e86b22036148040">CheckerCPU::setStCondFailures</a></div><div class="ttdeci">void setStCondFailures(unsigned int sc_failures) override</div><div class="ttdoc">Sets the number of consecutive store conditional failures. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00578">cpu.hh:578</a></div></div>
<div class="ttc" id="classBaseTLB_html"><div class="ttname"><a href="classBaseTLB.html">BaseTLB</a></div><div class="ttdef"><b>Definition:</b> <a href="generic_2tlb_8hh_source.html#l00052">tlb.hh:52</a></div></div>
<div class="ttc" id="classLaneData_html"><div class="ttname"><a href="classLaneData.html">LaneData</a></div><div class="ttdoc">LaneSize is an abstraction of a LS byte value for the execution and thread contexts to handle values ...</div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00456">vec_reg.hh:456</a></div></div>
<div class="ttc" id="classSimpleThread_html_a6cae6acd65ae850ac53d1b1b968222f6"><div class="ttname"><a href="classSimpleThread.html#a6cae6acd65ae850ac53d1b1b968222f6">SimpleThread::nextInstAddr</a></div><div class="ttdeci">Addr nextInstAddr() const override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00562">simple_thread.hh:562</a></div></div>
<div class="ttc" id="classSimpleThread_html_a23f78f2b0685e2b5b512ca6ee41d1464"><div class="ttname"><a href="classSimpleThread.html#a23f78f2b0685e2b5b512ca6ee41d1464">SimpleThread::readVec64BitLaneReg</a></div><div class="ttdeci">virtual ConstVecLane64 readVec64BitLaneReg(const RegId &amp;reg) const override</div><div class="ttdoc">Reads source vector 64bit operand. </div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00393">simple_thread.hh:393</a></div></div>
<div class="ttc" id="classCheckerCPU_html_aa1e782485829e52eb51ab8f7671e9061"><div class="ttname"><a href="classCheckerCPU.html#aa1e782485829e52eb51ab8f7671e9061">CheckerCPU::readVec64BitLaneOperand</a></div><div class="ttdeci">virtual ConstVecLane64 readVec64BitLaneOperand(const StaticInst *si, int idx) const override</div><div class="ttdoc">Reads source vector 64bit operand. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00260">cpu.hh:260</a></div></div>
<div class="ttc" id="classCheckerCPU_html_a9f67e3a2337838bda01753d72023fe00"><div class="ttname"><a href="classCheckerCPU.html#a9f67e3a2337838bda01753d72023fe00">CheckerCPU::pcState</a></div><div class="ttdeci">void pcState(const TheISA::PCState &amp;val) override</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00443">cpu.hh:443</a></div></div>
<div class="ttc" id="classSimpleThread_html_af07a009d982efc607ac172b9af8d36ec"><div class="ttname"><a href="classSimpleThread.html#af07a009d982efc607ac172b9af8d36ec">SimpleThread::readVec16BitLaneReg</a></div><div class="ttdeci">virtual ConstVecLane16 readVec16BitLaneReg(const RegId &amp;reg) const override</div><div class="ttdoc">Reads source vector 16bit operand. </div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00379">simple_thread.hh:379</a></div></div>
<div class="ttc" id="structAddressMonitor_html"><div class="ttname"><a href="structAddressMonitor.html">AddressMonitor</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00075">base.hh:75</a></div></div>
<div class="ttc" id="classCheckerCPU_html_a55ea36ccfbdae1fda2642d155374082b"><div class="ttname"><a href="classCheckerCPU.html#a55ea36ccfbdae1fda2642d155374082b">CheckerCPU::tc</a></div><div class="ttdeci">ThreadContext * tc</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00135">cpu.hh:135</a></div></div>
<div class="ttc" id="classExecContext_html"><div class="ttname"><a href="classExecContext.html">ExecContext</a></div><div class="ttdoc">The ExecContext is an abstract base class the provides the interface used by the ISA to manipulate th...</div><div class="ttdef"><b>Definition:</b> <a href="exec__context_8hh_source.html#l00073">exec_context.hh:73</a></div></div>
<div class="ttc" id="classSimpleThread_html_aa6deb23f672613d3fe5284d1255e6ddd"><div class="ttname"><a href="classSimpleThread.html#aa6deb23f672613d3fe5284d1255e6ddd">SimpleThread::readMemAccPredicate</a></div><div class="ttdeci">bool readMemAccPredicate()</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00600">simple_thread.hh:600</a></div></div>
<div class="ttc" id="classCheckerCPU_html_a88e03f4186715a45ed0ca2d4fc9e6f21"><div class="ttname"><a href="classCheckerCPU.html#a88e03f4186715a45ed0ca2d4fc9e6f21">CheckerCPU::pcState</a></div><div class="ttdeci">TheISA::PCState pcState() const override</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00441">cpu.hh:441</a></div></div>
<div class="ttc" id="classSimpleThread_html_ac431dd04d4e8dfc5e93d56697bef3850"><div class="ttname"><a href="classSimpleThread.html#ac431dd04d4e8dfc5e93d56697bef3850">SimpleThread::setCCReg</a></div><div class="ttdeci">void setCCReg(RegIndex reg_idx, RegVal val) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00539">simple_thread.hh:539</a></div></div>
<div class="ttc" id="classCheckerCPU_html_ab505698d5666c98079cf30a4a80e239f"><div class="ttname"><a href="classCheckerCPU.html#ab505698d5666c98079cf30a4a80e239f">CheckerCPU::microPC</a></div><div class="ttdeci">MicroPC microPC()</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00451">cpu.hh:451</a></div></div>
<div class="ttc" id="classCheckerCPU_html_ab55a022395382998fd038db349e21a10"><div class="ttname"><a href="classCheckerCPU.html#ab55a022395382998fd038db349e21a10">CheckerCPU::mwait</a></div><div class="ttdeci">bool mwait(PacketPtr pkt) override</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00518">cpu.hh:518</a></div></div>
<div class="ttc" id="classSimpleThread_html_ad49b46baa32733cbe177bd2d57f67f6e"><div class="ttname"><a href="classSimpleThread.html#ad49b46baa32733cbe177bd2d57f67f6e">SimpleThread::readIntReg</a></div><div class="ttdeci">RegVal readIntReg(RegIndex reg_idx) const override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00312">simple_thread.hh:312</a></div></div>
<div class="ttc" id="classInstResult_html_a0bab3e6baea0effedfff73dfb65c5999a80c24e55c8a0ba8f34342a8ef27d6cc9"><div class="ttname"><a href="classInstResult.html#a0bab3e6baea0effedfff73dfb65c5999a80c24e55c8a0ba8f34342a8ef27d6cc9">InstResult::ResultType::VecElem</a></div></div>
<div class="ttc" id="classSimpleThread_html_acc89aec0732845f4c8270094f1580c4b"><div class="ttname"><a href="classSimpleThread.html#acc89aec0732845f4c8270094f1580c4b">SimpleThread::setFloatReg</a></div><div class="ttdeci">void setFloatReg(RegIndex reg_idx, RegVal val) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00496">simple_thread.hh:496</a></div></div>
<div class="ttc" id="classCheckerCPU_html_ae5b8df0c169ba87384665d8c4f887849"><div class="ttname"><a href="classCheckerCPU.html#ae5b8df0c169ba87384665d8c4f887849">CheckerCPU::readIntRegOperand</a></div><div class="ttdeci">RegVal readIntRegOperand(const StaticInst *si, int idx) override</div><div class="ttdoc">Reads an integer register. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00192">cpu.hh:192</a></div></div>
<div class="ttc" id="classBaseCPU_html_a0f32e9a69ec46520996a8cb33c2edec6"><div class="ttname"><a href="classBaseCPU.html#a0f32e9a69ec46520996a8cb33c2edec6">BaseCPU::takeOverFrom</a></div><div class="ttdeci">virtual void takeOverFrom(BaseCPU *cpu)</div><div class="ttdoc">Load the state of a CPU from the previous CPU object, invoked on all new CPUs that are about to be sw...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8cc_source.html#l00559">base.cc:559</a></div></div>
<div class="ttc" id="cpu_2static__inst_8hh_html"><div class="ttname"><a href="cpu_2static__inst_8hh.html">static_inst.hh</a></div></div>
<div class="ttc" id="classCheckerCPU_html_a8189e9f7790135ec8c39724b34e472ca"><div class="ttname"><a href="classCheckerCPU.html#a8189e9f7790135ec8c39724b34e472ca">CheckerCPU::masterId</a></div><div class="ttdeci">MasterID masterId</div><div class="ttdoc">id attached to all issued requests </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00094">cpu.hh:94</a></div></div>
<div class="ttc" id="classFlags_html"><div class="ttname"><a href="classFlags.html">Flags&lt; FlagsType &gt;</a></div></div>
<div class="ttc" id="classCheckerCPU_html_a6abe604f53a7b2e43cf735b71e927b9a"><div class="ttname"><a href="classCheckerCPU.html#a6abe604f53a7b2e43cf735b71e927b9a">CheckerCPU::genMemFragmentRequest</a></div><div class="ttdeci">RequestPtr genMemFragmentRequest(Addr frag_addr, int size, Request::Flags flags, const std::vector&lt; bool &gt; &amp;byte_enable, int &amp;frag_size, int &amp;size_left) const</div><div class="ttdoc">Helper function used to generate the request for a single fragment of a memory access. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8cc_source.html#l00144">cpu.cc:144</a></div></div>
<div class="ttc" id="classCheckerCPU_html_adbe3ff108a86515c633a9c7130b066dc"><div class="ttname"><a href="classCheckerCPU.html#adbe3ff108a86515c633a9c7130b066dc">CheckerCPU::readMem</a></div><div class="ttdeci">Fault readMem(Addr addr, uint8_t *data, unsigned size, Request::Flags flags, const std::vector&lt; bool &gt; &amp;byteEnable=std::vector&lt; bool &gt;()) override</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8cc_source.html#l00177">cpu.cc:177</a></div></div>
<div class="ttc" id="base_2types_8hh_html_acd8959954ccfa9c2fa52d5f65f90e270"><div class="ttname"><a href="base_2types_8hh.html#acd8959954ccfa9c2fa52d5f65f90e270">AtomicOpFunctorPtr</a></div><div class="ttdeci">std::unique_ptr&lt; AtomicOpFunctor &gt; AtomicOpFunctorPtr</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00262">types.hh:262</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a285fe2f69eec5bdf1d4b0abd9e29e331"><div class="ttname"><a href="namespaceAlphaISA.html#a285fe2f69eec5bdf1d4b0abd9e29e331">AlphaISA::VecRegContainer</a></div><div class="ttdeci">::DummyVecRegContainer VecRegContainer</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00053">registers.hh:53</a></div></div>
<div class="ttc" id="classCheckerCPU_html_ab28fe85442d07d7c3b15fadf50929066"><div class="ttname"><a href="classCheckerCPU.html#ab28fe85442d07d7c3b15fadf50929066">CheckerCPU::getWritableVecRegOperand</a></div><div class="ttdeci">VecRegContainer &amp; getWritableVecRegOperand(const StaticInst *si, int idx) override</div><div class="ttdoc">Read destination vector register operand for modification. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00222">cpu.hh:222</a></div></div>
<div class="ttc" id="classCheckerCPU_html_af5c984d73f3476f404f0b65d6d1c7fab"><div class="ttname"><a href="classCheckerCPU.html#af5c984d73f3476f404f0b65d6d1c7fab">CheckerCPU::setVecLaneOperand</a></div><div class="ttdeci">virtual void setVecLaneOperand(const StaticInst *si, int idx, const LaneData&lt; LaneSize::FourByte &gt; &amp;val) override</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00289">cpu.hh:289</a></div></div>
<div class="ttc" id="classSimpleThread_html_a9578aa9083e66c23f646d0778deda753"><div class="ttname"><a href="classSimpleThread.html#a9578aa9083e66c23f646d0778deda753">SimpleThread::setMiscRegNoEffect</a></div><div class="ttdeci">void setMiscRegNoEffect(RegIndex misc_reg, RegVal val) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00580">simple_thread.hh:580</a></div></div>
<div class="ttc" id="classSimpleThread_html_a02800c9722380937727080c694c98707"><div class="ttname"><a href="classSimpleThread.html#a02800c9722380937727080c694c98707">SimpleThread::readVecPredReg</a></div><div class="ttdeci">const VecPredRegContainer &amp; readVecPredReg(const RegId &amp;reg) const override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00446">simple_thread.hh:446</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a9bab751e4fa25d88bf84ee970a01a641"><div class="ttname"><a href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">MipsISA::vaddr</a></div><div class="ttdeci">vaddr</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00277">pra_constants.hh:277</a></div></div>
<div class="ttc" id="inst__res_8hh_html"><div class="ttname"><a href="inst__res_8hh.html">inst_res.hh</a></div></div>
<div class="ttc" id="classCheckerCPU_html_a5506858dbb26732eccfdd483d54a4d47"><div class="ttname"><a href="classCheckerCPU.html#a5506858dbb26732eccfdd483d54a4d47">CheckerCPU::threadBase</a></div><div class="ttdeci">SimpleThread * threadBase()</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00599">cpu.hh:599</a></div></div>
<div class="ttc" id="classCheckerCPU_html_a2258687f1b67a019a92cec3dee1ec825"><div class="ttname"><a href="classCheckerCPU.html#a2258687f1b67a019a92cec3dee1ec825">CheckerCPU::unverifiedMemData</a></div><div class="ttdeci">uint8_t * unverifiedMemData</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00603">cpu.hh:603</a></div></div>
<div class="ttc" id="classCheckerCPU_html_a5a81201615f6152a90682e6059e657fb"><div class="ttname"><a href="classCheckerCPU.html#a5a81201615f6152a90682e6059e657fb">CheckerCPU::setVecElemOperand</a></div><div class="ttdeci">void setVecElemOperand(const StaticInst *si, int idx, const VecElem val) override</div><div class="ttdoc">Sets a vector register to a value. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00403">cpu.hh:403</a></div></div>
<div class="ttc" id="classCheckerCPU_html_af30dd29cfc2b96ce135e57ce40820c75"><div class="ttname"><a href="classCheckerCPU.html#af30dd29cfc2b96ce135e57ce40820c75">CheckerCPU::exitOnError</a></div><div class="ttdeci">bool exitOnError</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00608">cpu.hh:608</a></div></div>
<div class="ttc" id="base_2types_8hh_html_adfb4d8b20c5abc8be73dd367b16f2d57"><div class="ttname"><a href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a></div><div class="ttdeci">uint16_t MicroPC</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00144">types.hh:144</a></div></div>
<div class="ttc" id="inst__seq_8hh_html_a258d93d98edaedee089435c19ea2ea2e"><div class="ttname"><a href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a></div><div class="ttdeci">uint64_t InstSeqNum</div><div class="ttdef"><b>Definition:</b> <a href="inst__seq_8hh_source.html#l00040">inst_seq.hh:40</a></div></div>
<div class="ttc" id="classCheckerCPU_html_aaee6b0b4c4e08a18eb52d768839b6da3"><div class="ttname"><a href="classCheckerCPU.html#aaee6b0b4c4e08a18eb52d768839b6da3">CheckerCPU::demapInstPage</a></div><div class="ttdeci">void demapInstPage(Addr vaddr, uint64_t asn)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00525">cpu.hh:525</a></div></div>
<div class="ttc" id="classRegId_html_a5911f87a4c221dc2280486a17ea5ab1f"><div class="ttname"><a href="classRegId.html#a5911f87a4c221dc2280486a17ea5ab1f">RegId::isIntReg</a></div><div class="ttdeci">bool isIntReg() const</div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00149">reg_class.hh:149</a></div></div>
<div class="ttc" id="classBaseCPU_html_aa4602dc5b10a5dd23f158924f2eafe8c"><div class="ttname"><a href="classBaseCPU.html#aa4602dc5b10a5dd23f158924f2eafe8c">BaseCPU::mwaitAtomic</a></div><div class="ttdeci">void mwaitAtomic(ThreadID tid, ThreadContext *tc, BaseTLB *dtb)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8cc_source.html#l00249">base.cc:249</a></div></div>
<div class="ttc" id="classSimpleThread_html_a7499c30c30fd50bd2211e8a65927c314"><div class="ttname"><a href="classSimpleThread.html#a7499c30c30fd50bd2211e8a65927c314">SimpleThread::setMiscReg</a></div><div class="ttdeci">void setMiscReg(RegIndex misc_reg, RegVal val) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00586">simple_thread.hh:586</a></div></div>
<div class="ttc" id="classCheckerCPU_html_a3982e79877f50a25f6c973dd70e88a25"><div class="ttname"><a href="classCheckerCPU.html#a3982e79877f50a25f6c973dd70e88a25">CheckerCPU::readCCRegOperand</a></div><div class="ttdeci">RegVal readCCRegOperand(const StaticInst *si, int idx) override</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00326">cpu.hh:326</a></div></div>
<div class="ttc" id="classCheckerCPU_html_af1bfb1044c170cd33344923ad558b715"><div class="ttname"><a href="classCheckerCPU.html#af1bfb1044c170cd33344923ad558b715">CheckerCPU::readMiscReg</a></div><div class="ttdeci">RegVal readMiscReg(int misc_reg) override</div><div class="ttdoc">Reads a miscellaneous register, handling any architectural side effects due to reading that register...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00461">cpu.hh:461</a></div></div>
<div class="ttc" id="classCheckerCPU_html_a7e01466708292db3d05bd2a9c5946eae"><div class="ttname"><a href="classCheckerCPU.html#a7e01466708292db3d05bd2a9c5946eae">CheckerCPU::readVec16BitLaneOperand</a></div><div class="ttdeci">virtual ConstVecLane16 readVec16BitLaneOperand(const StaticInst *si, int idx) const override</div><div class="ttdoc">Reads source vector 16bit operand. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00242">cpu.hh:242</a></div></div>
<div class="ttc" id="classstd_1_1list_html"><div class="ttname"><a href="classstd_1_1list.html">std::list&lt; DynInstPtr &gt;</a></div></div>
<div class="ttc" id="classCheckerCPU_html_a831052b54752bbda3b5bad8eb97c012d"><div class="ttname"><a href="classCheckerCPU.html#a831052b54752bbda3b5bad8eb97c012d">CheckerCPU::startNumInst</a></div><div class="ttdeci">Counter startNumInst</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00151">cpu.hh:151</a></div></div>
<div class="ttc" id="classCheckerCPU_html_a9069e3c8208e28c2f767e6d941f5c9c1"><div class="ttname"><a href="classCheckerCPU.html#a9069e3c8208e28c2f767e6d941f5c9c1">CheckerCPU::result</a></div><div class="ttdeci">std::queue&lt; InstResult &gt; result</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00144">cpu.hh:144</a></div></div>
<div class="ttc" id="classCheckerCPU_html_a26d8f4d213e20d915c145984c5d2f9a0"><div class="ttname"><a href="classCheckerCPU.html#a26d8f4d213e20d915c145984c5d2f9a0">CheckerCPU::getDTBPtr</a></div><div class="ttdeci">BaseTLB * getDTBPtr()</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00161">cpu.hh:161</a></div></div>
<div class="ttc" id="classChecker_html_aed513a29ebd10dad7699c34a41049712"><div class="ttname"><a href="classChecker.html#aed513a29ebd10dad7699c34a41049712">Checker::handleError</a></div><div class="ttdeci">void handleError(const DynInstPtr &amp;inst)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00648">cpu.hh:648</a></div></div>
<div class="ttc" id="classCheckerCPU_html_aab95461d1b81e165862beecdfadf6976"><div class="ttname"><a href="classCheckerCPU.html#aab95461d1b81e165862beecdfadf6976">CheckerCPU::amoMem</a></div><div class="ttdeci">Fault amoMem(Addr addr, uint8_t *data, unsigned size, Request::Flags flags, AtomicOpFunctorPtr amo_op) override</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00567">cpu.hh:567</a></div></div>
<div class="ttc" id="classRegId_html_a9c504412daaf3f713f899739544de6f8"><div class="ttname"><a href="classRegId.html#a9c504412daaf3f713f899739544de6f8">RegId::isFloatReg</a></div><div class="ttdeci">bool isFloatReg() const</div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00152">reg_class.hh:152</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="classChecker_html_a5eef28661b27702660a6c86db2e101a6"><div class="ttname"><a href="classChecker.html#a5eef28661b27702660a6c86db2e101a6">Checker::updateThisCycle</a></div><div class="ttdeci">bool updateThisCycle</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00659">cpu.hh:659</a></div></div>
<div class="ttc" id="request_8hh_html_ac366b729262fd8e7cbd3283da6f775cf"><div class="ttname"><a href="request_8hh.html#ac366b729262fd8e7cbd3283da6f775cf">MasterID</a></div><div class="ttdeci">uint16_t MasterID</div><div class="ttdef"><b>Definition:</b> <a href="request_8hh_source.html#l00085">request.hh:85</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_aef4ae775d08af4c43d6dc371ebb9a65c"><div class="ttname"><a href="namespaceAlphaISA.html#aef4ae775d08af4c43d6dc371ebb9a65c">AlphaISA::advancePC</a></div><div class="ttdeci">void advancePC(PCState &amp;pc, const StaticInstPtr &amp;inst)</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2utility_8hh_source.html#l00108">utility.hh:108</a></div></div>
<div class="ttc" id="classCheckpointIn_html"><div class="ttname"><a href="classCheckpointIn.html">CheckpointIn</a></div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00072">serialize.hh:72</a></div></div>
<div class="ttc" id="classCheckerCPU_html_ad42f9b27031378700514565c7dc79899"><div class="ttname"><a href="classCheckerCPU.html#ad42f9b27031378700514565c7dc79899">CheckerCPU::setFloatRegOperandBits</a></div><div class="ttdeci">void setFloatRegOperandBits(const StaticInst *si, int idx, RegVal val) override</div><div class="ttdoc">Sets the bits of a floating point register of single width to a binary value. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00375">cpu.hh:375</a></div></div>
<div class="ttc" id="classCheckerCPU_html_ab746fc73a87c473d9b808c1cf0a5589c"><div class="ttname"><a href="classCheckerCPU.html#ab746fc73a87c473d9b808c1cf0a5589c">CheckerCPU::setMiscReg</a></div><div class="ttdeci">void setMiscReg(int misc_reg, RegVal val) override</div><div class="ttdoc">Sets a miscellaneous register, handling any architectural side effects due to writing that register...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00476">cpu.hh:476</a></div></div>
<div class="ttc" id="base_2types_8hh_html_ae1475755791765b8e6f6a8bb091e273e"><div class="ttname"><a href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a></div><div class="ttdeci">int64_t Counter</div><div class="ttdoc">Statistics counter type. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00058">types.hh:58</a></div></div>
<div class="ttc" id="classPacket_html"><div class="ttname"><a href="classPacket.html">Packet</a></div><div class="ttdoc">A Packet is used to encapsulate a transfer between two objects in the memory system (e...</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00255">packet.hh:255</a></div></div>
<div class="ttc" id="classSimpleThread_html_a07d91c14bce7dfb016e5c2af3fce5000"><div class="ttname"><a href="classSimpleThread.html#a07d91c14bce7dfb016e5c2af3fce5000">SimpleThread::instAddr</a></div><div class="ttdeci">Addr instAddr() const override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00561">simple_thread.hh:561</a></div></div>
<div class="ttc" id="classCheckerCPU_html_ae1da940621fa05bd7429ad5133af332e"><div class="ttname"><a href="classCheckerCPU.html#ae1da940621fa05bd7429ad5133af332e">CheckerCPU::readMiscRegNoEffect</a></div><div class="ttdeci">RegVal readMiscRegNoEffect(int misc_reg) const</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00455">cpu.hh:455</a></div></div>
<div class="ttc" id="classBaseCPU_html_a4ea565dccac89d58fe740332aa97b841"><div class="ttname"><a href="classBaseCPU.html#a4ea565dccac89d58fe740332aa97b841">BaseCPU::switchOut</a></div><div class="ttdeci">virtual void switchOut()</div><div class="ttdoc">Prepare for another CPU to take over execution. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8cc_source.html#l00543">base.cc:543</a></div></div>
<div class="ttc" id="classCheckerCPU_html_a74d3010df38d658ad280593c7e45901e"><div class="ttname"><a href="classCheckerCPU.html#a74d3010df38d658ad280593c7e45901e">CheckerCPU::getInstPort</a></div><div class="ttdeci">Port &amp; getInstPort() override</div><div class="ttdoc">Purely virtual method that returns a reference to the instruction port. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00118">cpu.hh:118</a></div></div>
<div class="ttc" id="classCheckerCPU_html_af203eb0beac8d821c625a164c4b975b7"><div class="ttname"><a href="classCheckerCPU.html#af203eb0beac8d821c625a164c4b975b7">CheckerCPU::setMiscRegNoEffect</a></div><div class="ttdeci">void setMiscRegNoEffect(int misc_reg, RegVal val)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00467">cpu.hh:467</a></div></div>
<div class="ttc" id="classCheckerCPU_html_abcdd9a241a765b4ac785677d522f74c6"><div class="ttname"><a href="classCheckerCPU.html#abcdd9a241a765b4ac785677d522f74c6">CheckerCPU::thread</a></div><div class="ttdeci">SimpleThread * thread</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00158">cpu.hh:158</a></div></div>
<div class="ttc" id="classCheckerCPU_html_ad1e8e92c65f3dd095cadf11144893216"><div class="ttname"><a href="classCheckerCPU.html#ad1e8e92c65f3dd095cadf11144893216">CheckerCPU::dbg_vtophys</a></div><div class="ttdeci">Addr dbg_vtophys(Addr addr)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8cc_source.html#l00361">cpu.cc:361</a></div></div>
<div class="ttc" id="classCheckerCPU_html_a5f853d813850fdfe7bf1e0eb544bcea2"><div class="ttname"><a href="classCheckerCPU.html#a5f853d813850fdfe7bf1e0eb544bcea2">CheckerCPU::readVec32BitLaneOperand</a></div><div class="ttdeci">virtual ConstVecLane32 readVec32BitLaneOperand(const StaticInst *si, int idx) const override</div><div class="ttdoc">Reads source vector 32bit operand. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00251">cpu.hh:251</a></div></div>
<div class="ttc" id="classCheckerCPU_html_a7a58710e6867baee9d99bf4a510fe971"><div class="ttname"><a href="classCheckerCPU.html#a7a58710e6867baee9d99bf4a510fe971">CheckerCPU::serialize</a></div><div class="ttdeci">void serialize(CheckpointOut &amp;cp) const override</div><div class="ttdoc">Serialize this object to the given output stream. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8cc_source.html#l00134">cpu.cc:134</a></div></div>
<div class="ttc" id="classRegId_html_a0445adcd63868cc7580d42ed32b8a33b"><div class="ttname"><a href="classRegId.html#a0445adcd63868cc7580d42ed32b8a33b">RegId::isVecReg</a></div><div class="ttdeci">bool isVecReg() const</div><div class="ttdoc">true if it is a condition-code physical register. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00155">reg_class.hh:155</a></div></div>
<div class="ttc" id="classInstResult_html_a0bab3e6baea0effedfff73dfb65c5999a770134a0c3fe648d4284863dc177bb0b"><div class="ttname"><a href="classInstResult.html#a0bab3e6baea0effedfff73dfb65c5999a770134a0c3fe648d4284863dc177bb0b">InstResult::ResultType::VecPredReg</a></div></div>
<div class="ttc" id="classCheckerCPU_html_a6299572a88c498b113a4968c25bf1468"><div class="ttname"><a href="classCheckerCPU.html#a6299572a88c498b113a4968c25bf1468">CheckerCPU::getWritableVecPredRegOperand</a></div><div class="ttdeci">VecPredRegContainer &amp; getWritableVecPredRegOperand(const StaticInst *si, int idx) override</div><div class="ttdoc">Gets destination predicate register operand for modification. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00318">cpu.hh:318</a></div></div>
<div class="ttc" id="base_2types_8hh_html_ab39b1a4f9dad884694c7a74ed69e6a6b"><div class="ttname"><a href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a></div><div class="ttdeci">int16_t ThreadID</div><div class="ttdoc">Thread index/ID type. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00227">types.hh:227</a></div></div>
<div class="ttc" id="classCheckerCPU_html_a56f855ffed05a55b9a65676feb07978e"><div class="ttname"><a href="classCheckerCPU.html#a56f855ffed05a55b9a65676feb07978e">CheckerCPU::Params</a></div><div class="ttdeci">CheckerCPUParams Params</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00098">cpu.hh:98</a></div></div>
<div class="ttc" id="classBaseCPU_html_a4e0d7858e36fddc75599b33f4a9b8090"><div class="ttname"><a href="classBaseCPU.html#a4e0d7858e36fddc75599b33f4a9b8090">BaseCPU::mwait</a></div><div class="ttdeci">bool mwait(ThreadID tid, PacketPtr pkt)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8cc_source.html#l00226">base.cc:226</a></div></div>
<div class="ttc" id="classCheckerCPU_html_a505123f17e157c40af2f706270f0c6ce"><div class="ttname"><a href="classCheckerCPU.html#a505123f17e157c40af2f706270f0c6ce">CheckerCPU::setVecResult</a></div><div class="ttdeci">void setVecResult(T &amp;&amp;t)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00343">cpu.hh:343</a></div></div>
<div class="ttc" id="eventq_8hh_html"><div class="ttname"><a href="eventq_8hh.html">eventq.hh</a></div></div>
<div class="ttc" id="classCheckerCPU_html_ae6a0bcf28e981bc0a9442ff22589010a"><div class="ttname"><a href="classCheckerCPU.html#ae6a0bcf28e981bc0a9442ff22589010a">CheckerCPU::startNumLoad</a></div><div class="ttdeci">Counter startNumLoad</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00175">cpu.hh:175</a></div></div>
<div class="ttc" id="classCheckerCPU_html_a165a52ab3d29137f060876f2e1b968d5"><div class="ttname"><a href="classCheckerCPU.html#a165a52ab3d29137f060876f2e1b968d5">CheckerCPU::setIcachePort</a></div><div class="ttdeci">void setIcachePort(MasterPort *icache_port)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8cc_source.html#l00122">cpu.cc:122</a></div></div>
<div class="ttc" id="exec__context_8hh_html"><div class="ttname"><a href="exec__context_8hh.html">exec_context.hh</a></div></div>
<div class="ttc" id="classCheckerCPU_html_ab6cce25e73c0b03270e4158d4b0259d9"><div class="ttname"><a href="classCheckerCPU.html#ab6cce25e73c0b03270e4158d4b0259d9">CheckerCPU::numInst</a></div><div class="ttdeci">Counter numInst</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00150">cpu.hh:150</a></div></div>
<div class="ttc" id="classCheckerCPU_html_afaadccd419d2f0c2366cab31afa595e9"><div class="ttname"><a href="classCheckerCPU.html#afaadccd419d2f0c2366cab31afa595e9">CheckerCPU::setVecPredResult</a></div><div class="ttdeci">void setVecPredResult(T &amp;&amp;t)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00359">cpu.hh:359</a></div></div>
<div class="ttc" id="classCheckerCPU_html_a55c7eaaa9dad1b3840bf94f722b08962"><div class="ttname"><a href="classCheckerCPU.html#a55c7eaaa9dad1b3840bf94f722b08962">CheckerCPU::icachePort</a></div><div class="ttdeci">MasterPort * icachePort</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00132">cpu.hh:132</a></div></div>
<div class="ttc" id="serialize_8hh_html_a821b5f5905353967b548ad54944d553e"><div class="ttname"><a href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a></div><div class="ttdeci">std::ostream CheckpointOut</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00068">serialize.hh:68</a></div></div>
<div class="ttc" id="classCheckerCPU_html_ac1469d83acf7b2b8d8a31d6ddf9ee20d"><div class="ttname"><a href="classCheckerCPU.html#ac1469d83acf7b2b8d8a31d6ddf9ee20d">CheckerCPU::workload</a></div><div class="ttdeci">std::vector&lt; Process * &gt; workload</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00128">cpu.hh:128</a></div></div>
<div class="ttc" id="classCheckerCPU_html_abeb99b4c4a9f07d2e083c89f88457b44"><div class="ttname"><a href="classCheckerCPU.html#abeb99b4c4a9f07d2e083c89f88457b44">CheckerCPU::setSystem</a></div><div class="ttdeci">void setSystem(System *system)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8cc_source.html#l00099">cpu.cc:99</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a233e755911c9143f96bef37eedb1e009"><div class="ttname"><a href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">AlphaISA::PCState</a></div><div class="ttdeci">GenericISA::SimplePCState&lt; MachInst &gt; PCState</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2types_8hh_source.html#l00043">types.hh:43</a></div></div>
<div class="ttc" id="classInstResult_html_a0bab3e6baea0effedfff73dfb65c5999a9728fb4d77590c64ce4eb79a3f762012"><div class="ttname"><a href="classInstResult.html#a0bab3e6baea0effedfff73dfb65c5999a9728fb4d77590c64ce4eb79a3f762012">InstResult::ResultType::VecReg</a></div></div>
<div class="ttc" id="classCheckerCPU_html_a4c30529f634c120c9c553f338d26c551"><div class="ttname"><a href="classCheckerCPU.html#a4c30529f634c120c9c553f338d26c551">CheckerCPU::demapPage</a></div><div class="ttdeci">void demapPage(Addr vaddr, uint64_t asn) override</div><div class="ttdoc">Invalidate a page in the DTLB and ITLB. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00510">cpu.hh:510</a></div></div>
<div class="ttc" id="classSimpleThread_html_abc48c8c68ac5b52237c253b4d3cba585"><div class="ttname"><a href="classSimpleThread.html#abc48c8c68ac5b52237c253b4d3cba585">SimpleThread::readVecElem</a></div><div class="ttdeci">const VecElem &amp; readVecElem(const RegId &amp;reg) const override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00435">simple_thread.hh:435</a></div></div>
<div class="ttc" id="classVecPredRegContainer_html"><div class="ttname"><a href="classVecPredRegContainer.html">VecPredRegContainer</a></div><div class="ttdoc">Generic predicate register container. </div><div class="ttdef"><b>Definition:</b> <a href="vec__pred__reg_8hh_source.html#l00051">vec_pred_reg.hh:51</a></div></div>
<div class="ttc" id="classCheckerCPU_html_a58bebc5e0472305ee6eb358a6e126be4"><div class="ttname"><a href="classCheckerCPU.html#a58bebc5e0472305ee6eb358a6e126be4">CheckerCPU::readMiscRegOperand</a></div><div class="ttdeci">RegVal readMiscRegOperand(const StaticInst *si, int idx) override</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00485">cpu.hh:485</a></div></div>
<div class="ttc" id="classCheckerCPU_html_a0b55fecebc7e7289b02a2f133c4fc525"><div class="ttname"><a href="classCheckerCPU.html#a0b55fecebc7e7289b02a2f133c4fc525">CheckerCPU::~CheckerCPU</a></div><div class="ttdeci">virtual ~CheckerCPU()</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8cc_source.html#l00094">cpu.cc:94</a></div></div>
<div class="ttc" id="classSimpleThread_html_a98dcbf534dc75541591995db34ddf0b8"><div class="ttname"><a href="classSimpleThread.html#a98dcbf534dc75541591995db34ddf0b8">SimpleThread::readFloatReg</a></div><div class="ttdeci">RegVal readFloatReg(RegIndex reg_idx) const override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00323">simple_thread.hh:323</a></div></div>
<div class="ttc" id="classCheckerCPU_html_a54d9346d92960c375b868825bcf67e99"><div class="ttname"><a href="classCheckerCPU.html#a54d9346d92960c375b868825bcf67e99">CheckerCPU::warnOnlyOnLoadError</a></div><div class="ttdeci">bool warnOnlyOnLoadError</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00610">cpu.hh:610</a></div></div>
<div class="ttc" id="classSimpleThread_html_a369f26aa22c2840ca057533013f3fab4"><div class="ttname"><a href="classSimpleThread.html#a369f26aa22c2840ca057533013f3fab4">SimpleThread::microPC</a></div><div class="ttdeci">MicroPC microPC() const override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00563">simple_thread.hh:563</a></div></div>
<div class="ttc" id="classStaticInst_html"><div class="ttname"><a href="classStaticInst.html">StaticInst</a></div><div class="ttdoc">Base, ISA-independent static instruction class. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00083">static_inst.hh:83</a></div></div>
<div class="ttc" id="classInstResult_html_a0bab3e6baea0effedfff73dfb65c5999af60357a8d17e45793298323f1b372a74"><div class="ttname"><a href="classInstResult.html#a0bab3e6baea0effedfff73dfb65c5999af60357a8d17e45793298323f1b372a74">InstResult::ResultType::Scalar</a></div></div>
<div class="ttc" id="classRegId_html_a71f999a53a753d40eb936374cc6cc844"><div class="ttname"><a href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">RegId::index</a></div><div class="ttdeci">const RegIndex &amp; index() const</div><div class="ttdoc">Index accessors. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00179">reg_class.hh:179</a></div></div>
<div class="ttc" id="classBaseCPU_html"><div class="ttname"><a href="classBaseCPU.html">BaseCPU</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__dummy_8hh_source.html#l00045">cpu_dummy.hh:45</a></div></div>
<div class="ttc" id="classCheckerCPU_html_a3a39a01e410d095e2c7731a87aa6601b"><div class="ttname"><a href="classCheckerCPU.html#a3a39a01e410d095e2c7731a87aa6601b">CheckerCPU::writeMem</a></div><div class="ttdeci">Fault writeMem(uint8_t *data, unsigned size, Addr addr, Request::Flags flags, uint64_t *res, const std::vector&lt; bool &gt; &amp;byteEnable=std::vector&lt; bool &gt;()) override</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8cc_source.html#l00259">cpu.cc:259</a></div></div>
<div class="ttc" id="classSimpleThread_html_a6f389ccc86dfd2c346b4c4632661357f"><div class="ttname"><a href="classSimpleThread.html#a6f389ccc86dfd2c346b4c4632661357f">SimpleThread::setVecPredReg</a></div><div class="ttdeci">void setVecPredReg(const RegId &amp;reg, const VecPredRegContainer &amp;val) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00529">simple_thread.hh:529</a></div></div>
<div class="ttc" id="classBaseTLB_html_af294952092df10be816a14152cfaa95e"><div class="ttname"><a href="classBaseTLB.html#af294952092df10be816a14152cfaa95e">BaseTLB::demapPage</a></div><div class="ttdeci">virtual void demapPage(Addr vaddr, uint64_t asn)=0</div></div>
<div class="ttc" id="classStaticInst_html_a0b9c8811a17861a0986b300777326564"><div class="ttname"><a href="classStaticInst.html#a0b9c8811a17861a0986b300777326564">StaticInst::destRegIdx</a></div><div class="ttdeci">const RegId &amp; destRegIdx(int i) const</div><div class="ttdoc">Return logical index (architectural reg num) of i&amp;#39;th destination reg. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00216">static_inst.hh:216</a></div></div>
<div class="ttc" id="base__dyn__inst_8hh_html"><div class="ttname"><a href="base__dyn__inst_8hh.html">base_dyn_inst.hh</a></div><div class="ttdoc">Defines a dynamic instruction context. </div></div>
<div class="ttc" id="classCheckerCPU_html_a3544cbf7f80b6be5b8a3417c94dc705e"><div class="ttname"><a href="classCheckerCPU.html#a3544cbf7f80b6be5b8a3417c94dc705e">CheckerCPU::numLoad</a></div><div class="ttdeci">Counter numLoad</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00174">cpu.hh:174</a></div></div>
<div class="ttc" id="classRegId_html"><div class="ttname"><a href="classRegId.html">RegId</a></div><div class="ttdoc">Register ID: describe an architectural register with its class and index. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00079">reg_class.hh:79</a></div></div>
<div class="ttc" id="classCheckerCPU_html_a5834b5ce86f104fc3d66e0a167c0e8f0"><div class="ttname"><a href="classCheckerCPU.html#a5834b5ce86f104fc3d66e0a167c0e8f0">CheckerCPU::itb</a></div><div class="ttdeci">BaseTLB * itb</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00137">cpu.hh:137</a></div></div>
<div class="ttc" id="classInstResult_html"><div class="ttname"><a href="classInstResult.html">InstResult</a></div><div class="ttdef"><b>Definition:</b> <a href="inst__res_8hh_source.html#l00048">inst_res.hh:48</a></div></div>
<div class="ttc" id="classCheckerCPU_html_a5064ec8acf2df72f588924fba285ef06"><div class="ttname"><a href="classCheckerCPU.html#a5064ec8acf2df72f588924fba285ef06">CheckerCPU::setIntRegOperand</a></div><div class="ttdeci">void setIntRegOperand(const StaticInst *si, int idx, RegVal val) override</div><div class="ttdoc">Sets an integer register to a value. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00366">cpu.hh:366</a></div></div>
<div class="ttc" id="classCheckerCPU_html_a59d3421a00293af67e364b7d90439c7b"><div class="ttname"><a href="classCheckerCPU.html#a59d3421a00293af67e364b7d90439c7b">CheckerCPU::recordPCChange</a></div><div class="ttdeci">void recordPCChange(const TheISA::PCState &amp;val)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00503">cpu.hh:503</a></div></div>
<div class="ttc" id="classCheckerCPU_html_a2dc02ffb198c7839056bdb33340a21c1"><div class="ttname"><a href="classCheckerCPU.html#a2dc02ffb198c7839056bdb33340a21c1">CheckerCPU::armMonitor</a></div><div class="ttdeci">void armMonitor(Addr address) override</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00517">cpu.hh:517</a></div></div>
<div class="ttc" id="classCheckerCPU_html_ae857655edc55511d88e7e46eb740d12f"><div class="ttname"><a href="classCheckerCPU.html#ae857655edc55511d88e7e46eb740d12f">CheckerCPU::setMiscRegOperand</a></div><div class="ttdeci">void setMiscRegOperand(const StaticInst *si, int idx, RegVal val) override</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00493">cpu.hh:493</a></div></div>
<div class="ttc" id="classCheckerCPU_html_a66d6c9f18c93733f92a520ceb45a5ae2"><div class="ttname"><a href="classCheckerCPU.html#a66d6c9f18c93733f92a520ceb45a5ae2">CheckerCPU::MachInst</a></div><div class="ttdeci">TheISA::MachInst MachInst</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00090">cpu.hh:90</a></div></div>
<div class="ttc" id="classRegId_html_a986fcc7933d52a75054527d6854cf365"><div class="ttname"><a href="classRegId.html#a986fcc7933d52a75054527d6854cf365">RegId::isVecPredReg</a></div><div class="ttdeci">bool isVecPredReg() const</div><div class="ttdoc">true if it is a predicate physical register. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00161">reg_class.hh:161</a></div></div>
<div class="ttc" id="classSimpleThread_html_ab5e350b450792a9472b5091299149e0c"><div class="ttname"><a href="classSimpleThread.html#ab5e350b450792a9472b5091299149e0c">SimpleThread::setVecReg</a></div><div class="ttdeci">void setVecReg(const RegId &amp;reg, const VecRegContainer &amp;val) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00509">simple_thread.hh:509</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aff45985b1b166a9f9a61198992af819f"><div class="ttname"><a href="namespaceArmISA.html#aff45985b1b166a9f9a61198992af819f">ArmISA::t</a></div><div class="ttdeci">Bitfield&lt; 5 &gt; t</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00070">miscregs_types.hh:70</a></div></div>
<div class="ttc" id="classCheckerCPU_html_a2484a408530cd14b5bf6a6006e17b9f6"><div class="ttname"><a href="classCheckerCPU.html#a2484a408530cd14b5bf6a6006e17b9f6">CheckerCPU::init</a></div><div class="ttdeci">void init() override</div><div class="ttdoc">init() is called after all C++ SimObjects have been created and all ports are connected. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8cc_source.html#l00063">cpu.cc:63</a></div></div>
<div class="ttc" id="classCheckerCPU_html_af870150f969d51ca3508cfdac9b6d84f"><div class="ttname"><a href="classCheckerCPU.html#af870150f969d51ca3508cfdac9b6d84f">CheckerCPU::setScalarResult</a></div><div class="ttdeci">void setScalarResult(T &amp;&amp;t)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00335">cpu.hh:335</a></div></div>
<div class="ttc" id="classCheckerCPU_html_a225a266e3e4c8ebc0d1bb7491fdfb582"><div class="ttname"><a href="classCheckerCPU.html#a225a266e3e4c8ebc0d1bb7491fdfb582">CheckerCPU::setVecPredRegOperand</a></div><div class="ttdeci">void setVecPredRegOperand(const StaticInst *si, int idx, const VecPredRegContainer &amp;val) override</div><div class="ttdoc">Sets a destination predicate register operand to a value. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00412">cpu.hh:412</a></div></div>
<div class="ttc" id="classCheckerCPU_html_aa2bff28c28a8b579d73e3a9d151baabd"><div class="ttname"><a href="classCheckerCPU.html#aa2bff28c28a8b579d73e3a9d151baabd">CheckerCPU::CheckerCPU</a></div><div class="ttdeci">CheckerCPU(Params *p)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8cc_source.html#l00068">cpu.cc:68</a></div></div>
<div class="ttc" id="classCheckerCPU_html_ab0ba9a21133f816a4816778bc0627c21"><div class="ttname"><a href="classCheckerCPU.html#ab0ba9a21133f816a4816778bc0627c21">CheckerCPU::getITBPtr</a></div><div class="ttdeci">BaseTLB * getITBPtr()</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00160">cpu.hh:160</a></div></div>
<div class="ttc" id="classCheckerCPU_html_a6e2d055e91828a52868add3f55711f8e"><div class="ttname"><a href="classCheckerCPU.html#a6e2d055e91828a52868add3f55711f8e">CheckerCPU::demapDataPage</a></div><div class="ttdeci">void demapDataPage(Addr vaddr, uint64_t asn)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00531">cpu.hh:531</a></div></div>
<div class="ttc" id="classVecLaneT_html"><div class="ttname"><a href="classVecLaneT.html">VecLaneT</a></div><div class="ttdoc">Vector Lane abstraction Another view of a container. </div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00262">vec_reg.hh:262</a></div></div>
<div class="ttc" id="classCheckerCPU_html_a4582ddbfaec07b4fbfa371d74e9acd02"><div class="ttname"><a href="classCheckerCPU.html#a4582ddbfaec07b4fbfa371d74e9acd02">CheckerCPU::setCCRegOperand</a></div><div class="ttdeci">void setCCRegOperand(const StaticInst *si, int idx, RegVal val) override</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00384">cpu.hh:384</a></div></div>
<div class="ttc" id="classCheckerCPU_html_a9028a556bb91faf1aaf68d2576cb0fb9"><div class="ttname"><a href="classCheckerCPU.html#a9028a556bb91faf1aaf68d2576cb0fb9">CheckerCPU::setVecRegOperand</a></div><div class="ttdeci">void setVecRegOperand(const StaticInst *si, int idx, const VecRegContainer &amp;val) override</div><div class="ttdoc">Sets a destination vector register operand to a value. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00393">cpu.hh:393</a></div></div>
<div class="ttc" id="classCheckerCPU_html_a9f7d7e770ca667fc24eda455da57a5a9"><div class="ttname"><a href="classCheckerCPU.html#a9f7d7e770ca667fc24eda455da57a5a9">CheckerCPU::newPCState</a></div><div class="ttdeci">TheISA::PCState newPCState</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00607">cpu.hh:607</a></div></div>
<div class="ttc" id="classExecContext_html_aa6bf511a8d84a3a95921ea34d0e6e19f"><div class="ttname"><a href="classExecContext.html#aa6bf511a8d84a3a95921ea34d0e6e19f">ExecContext::VecElem</a></div><div class="ttdeci">TheISA::VecElem VecElem</div><div class="ttdef"><b>Definition:</b> <a href="exec__context_8hh_source.html#l00078">exec_context.hh:78</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ae12ae9e12fab22594609e2fefce7f7c2"><div class="ttname"><a href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">MipsISA::p</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; p</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00325">pra_constants.hh:325</a></div></div>
<div class="ttc" id="classCheckerCPU_html_ab6794fcf9a81fab2ac096ac8860368d1"><div class="ttname"><a href="classCheckerCPU.html#ab6794fcf9a81fab2ac096ac8860368d1">CheckerCPU::curStaticInst</a></div><div class="ttdeci">StaticInstPtr curStaticInst</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00146">cpu.hh:146</a></div></div>
<div class="ttc" id="classCheckerCPU_html_a9a6753391170a618bc398e04ccd1d396"><div class="ttname"><a href="classCheckerCPU.html#a9a6753391170a618bc398e04ccd1d396">CheckerCPU::getDataPort</a></div><div class="ttdeci">Port &amp; getDataPort() override</div><div class="ttdoc">Purely virtual method that returns a reference to the data port. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00109">cpu.hh:109</a></div></div>
<div class="ttc" id="circlebuf_8test_8cc_html_ac89b5786f65419c30c7a97e2d5c40fe9"><div class="ttname"><a href="circlebuf_8test_8cc.html#ac89b5786f65419c30c7a97e2d5c40fe9">data</a></div><div class="ttdeci">const char data[]</div><div class="ttdef"><b>Definition:</b> <a href="circlebuf_8test_8cc_source.html#l00044">circlebuf.test.cc:44</a></div></div>
<div class="ttc" id="base_2types_8hh_html_afbdce43497ec3a10ccb2d2141fb1def1"><div class="ttname"><a href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="ttdeci">std::shared_ptr&lt; FaultBase &gt; Fault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00240">types.hh:240</a></div></div>
<div class="ttc" id="classSimpleThread_html_a73593f9bb4a01a98e3eb19398b987cf8"><div class="ttname"><a href="classSimpleThread.html#a73593f9bb4a01a98e3eb19398b987cf8">SimpleThread::readVec8BitLaneReg</a></div><div class="ttdeci">virtual ConstVecLane8 readVec8BitLaneReg(const RegId &amp;reg) const override</div><div class="ttdoc">Reads source vector 8bit operand. </div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00372">simple_thread.hh:372</a></div></div>
<div class="ttc" id="classCheckerCPU_html_afd4f43cac03f5379ca60293ec2765544"><div class="ttname"><a href="classCheckerCPU.html#afd4f43cac03f5379ca60293ec2765544">CheckerCPU::dtb</a></div><div class="ttdeci">BaseTLB * dtb</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00138">cpu.hh:138</a></div></div>
<div class="ttc" id="classSimpleThread_html_a3f80b92ca043f6bff89eca70e6667495"><div class="ttname"><a href="classSimpleThread.html#a3f80b92ca043f6bff89eca70e6667495">SimpleThread::readVecReg</a></div><div class="ttdeci">const VecRegContainer &amp; readVecReg(const RegId &amp;reg) const override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00334">simple_thread.hh:334</a></div></div>
<div class="ttc" id="classCheckerCPU_html_af086673c8d3300967c9395e5b8e6c670"><div class="ttname"><a href="classCheckerCPU.html#af086673c8d3300967c9395e5b8e6c670">CheckerCPU::readFloatRegOperandBits</a></div><div class="ttdeci">RegVal readFloatRegOperandBits(const StaticInst *si, int idx) override</div><div class="ttdoc">Reads a floating point register in its binary format, instead of by value. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00200">cpu.hh:200</a></div></div>
<div class="ttc" id="classCheckerCPU_html_acc0bd23f1f0b9b9754a7586bdc7e548c"><div class="ttname"><a href="classCheckerCPU.html#acc0bd23f1f0b9b9754a7586bdc7e548c">CheckerCPU::youngestSN</a></div><div class="ttdeci">InstSeqNum youngestSN</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00612">cpu.hh:612</a></div></div>
<div class="ttc" id="classCheckerCPU_html_a62ae30c590a54fe34b691815ff33884c"><div class="ttname"><a href="classCheckerCPU.html#a62ae30c590a54fe34b691815ff33884c">CheckerCPU::mwaitAtomic</a></div><div class="ttdeci">void mwaitAtomic(ThreadContext *tc) override</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00519">cpu.hh:519</a></div></div>
<div class="ttc" id="classCheckerCPU_html_a0a210c2519df022b6efc188812075441"><div class="ttname"><a href="classCheckerCPU.html#a0a210c2519df022b6efc188812075441">CheckerCPU::unserialize</a></div><div class="ttdeci">void unserialize(CheckpointIn &amp;cp) override</div><div class="ttdoc">Reconstruct the state of this object from a checkpoint. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8cc_source.html#l00139">cpu.cc:139</a></div></div>
<div class="ttc" id="classCheckerCPU_html_abc99320c28060d94e22f7c7852bb2e13"><div class="ttname"><a href="classCheckerCPU.html#abc99320c28060d94e22f7c7852bb2e13">CheckerCPU::dcachePort</a></div><div class="ttdeci">MasterPort * dcachePort</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00133">cpu.hh:133</a></div></div>
<div class="ttc" id="classCheckerCPU_html_aa0c1aef6c3e7ba7b75259a8a63b43512"><div class="ttname"><a href="classCheckerCPU.html#aa0c1aef6c3e7ba7b75259a8a63b43512">CheckerCPU::readVec8BitLaneOperand</a></div><div class="ttdeci">virtual ConstVecLane8 readVec8BitLaneOperand(const StaticInst *si, int idx) const override</div><div class="ttdoc">Vector Register Lane Interfaces. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00233">cpu.hh:233</a></div></div>
<div class="ttc" id="classCheckerCPU_html_abd341851f88618a3c648e5592584fc65"><div class="ttname"><a href="classCheckerCPU.html#abd341851f88618a3c648e5592584fc65">CheckerCPU::dumpAndExit</a></div><div class="ttdeci">void dumpAndExit()</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8cc_source.html#l00387">cpu.cc:387</a></div></div>
<div class="ttc" id="classCheckerCPU_html_a5e4d35ef9f16b681a027d1b06210ecf7"><div class="ttname"><a href="classCheckerCPU.html#a5e4d35ef9f16b681a027d1b06210ecf7">CheckerCPU::handleError</a></div><div class="ttdeci">void handleError()</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00587">cpu.hh:587</a></div></div>
<div class="ttc" id="classSimpleThread_html_a15f7c5ab3e2d4f3eec2f5fc2176e57b6"><div class="ttname"><a href="classSimpleThread.html#a15f7c5ab3e2d4f3eec2f5fc2176e57b6">SimpleThread::readMiscRegNoEffect</a></div><div class="ttdeci">RegVal readMiscRegNoEffect(RegIndex misc_reg) const override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00568">simple_thread.hh:568</a></div></div>
<div class="ttc" id="classSimpleThread_html_a6afccc03e81e5d95e5a7f3f17f830123"><div class="ttname"><a href="classSimpleThread.html#a6afccc03e81e5d95e5a7f3f17f830123">SimpleThread::dtb</a></div><div class="ttdeci">BaseTLB * dtb</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00141">simple_thread.hh:141</a></div></div>
<div class="ttc" id="classSimpleThread_html_a0cf00998a894e5ff9c18f1810673f6e9"><div class="ttname"><a href="classSimpleThread.html#a0cf00998a894e5ff9c18f1810673f6e9">SimpleThread::setPredicate</a></div><div class="ttdeci">void setPredicate(bool val)</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00565">simple_thread.hh:565</a></div></div>
<div class="ttc" id="classChecker_html_a30e5809534bf4683c3df68a0c1017b3b"><div class="ttname"><a href="classChecker.html#a30e5809534bf4683c3df68a0c1017b3b">Checker::Checker</a></div><div class="ttdeci">Checker(Params *p)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00628">cpu.hh:628</a></div></div>
<div class="ttc" id="classCheckerCPU_html_ad6f18014c2e3d6cb51fd38f48c0e6ded"><div class="ttname"><a href="classCheckerCPU.html#ad6f18014c2e3d6cb51fd38f48c0e6ded">CheckerCPU::readVecElemOperand</a></div><div class="ttdeci">VecElem readVecElemOperand(const StaticInst *si, int idx) const override</div><div class="ttdoc">Vector Elem Interfaces. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00303">cpu.hh:303</a></div></div>
<div class="ttc" id="pc__event_8hh_html"><div class="ttname"><a href="pc__event_8hh.html">pc_event.hh</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:05 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
