{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 28 15:19:51 2009 " "Info: Processing started: Fri Aug 28 15:19:51 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Cyclops -c Cyclops --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Cyclops -c Cyclops --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "C5 " "Info: Assuming node \"C5\" is an undefined clock" {  } { { "Cyclops.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 266 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "C5" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SPI_SCK " "Info: Assuming node \"SPI_SCK\" is an undefined clock" {  } { { "Cyclops.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 288 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SPI_SCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clock " "Info: Detected ripple clock \"clock\" as buffer" {  } { { "Cyclops.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 1589 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_lrclk_gen:clrgen\|BCLK " "Info: Detected ripple clock \"clk_lrclk_gen:clrgen\|BCLK\" as buffer" {  } { { "common/clk_lrclk_gen.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/clk_lrclk_gen.v" 17 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_lrclk_gen:clrgen\|BCLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 register NWire_rcv:P_MIC\|tb_width\[1\] register NWire_rcv:P_MIC\|pass\[2\] -152 ps " "Info: Slack time is -152 ps for clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" between source register \"NWire_rcv:P_MIC\|tb_width\[1\]\" and destination register \"NWire_rcv:P_MIC\|pass\[2\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "140.92 MHz 7.096 ns " "Info: Fmax is 140.92 MHz (period= 7.096 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "6.667 ns + Largest register register " "Info: + Largest register to register requirement is 6.667 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "6.944 ns + " "Info: + Setup relationship between source and destination is 6.944 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.556 ns " "Info: + Latch edge is 4.556 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clkmult3:cm3\|altpll:altpll_component\|_clk0 6.944 ns -2.388 ns  50 " "Info: Clock period of Destination clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" is 6.944 ns with  offset of -2.388 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.388 ns " "Info: - Launch edge is -2.388 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clkmult3:cm3\|altpll:altpll_component\|_clk0 6.944 ns -2.388 ns  50 " "Info: Clock period of Source clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" is 6.944 ns with  offset of -2.388 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.013 ns + Largest " "Info: + Largest clock skew is -0.013 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 destination 2.503 ns + Shortest register " "Info: + Shortest clock path from clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" to destination register is 2.503 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkmult3:cm3\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkmult3:cm3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 696 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 696; COMB Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.666 ns) 2.503 ns NWire_rcv:P_MIC\|pass\[2\] 3 REG LCFF_X9_Y15_N29 1 " "Info: 3: + IC(0.921 ns) + CELL(0.666 ns) = 2.503 ns; Loc. = LCFF_X9_Y15_N29; Fanout = 1; REG Node = 'NWire_rcv:P_MIC\|pass\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:P_MIC|pass[2] } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.61 % ) " "Info: Total cell delay = 0.666 ns ( 26.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.837 ns ( 73.39 % ) " "Info: Total interconnect delay = 1.837 ns ( 73.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:P_MIC|pass[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.503 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:P_MIC|pass[2] {} } { 0.000ns 0.916ns 0.921ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 source 2.516 ns - Longest register " "Info: - Longest clock path from clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" to source register is 2.516 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkmult3:cm3\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkmult3:cm3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 696 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 696; COMB Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.934 ns) + CELL(0.666 ns) 2.516 ns NWire_rcv:P_MIC\|tb_width\[1\] 3 REG LCFF_X13_Y16_N7 9 " "Info: 3: + IC(0.934 ns) + CELL(0.666 ns) = 2.516 ns; Loc. = LCFF_X13_Y16_N7; Fanout = 9; REG Node = 'NWire_rcv:P_MIC\|tb_width\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:P_MIC|tb_width[1] } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.47 % ) " "Info: Total cell delay = 0.666 ns ( 26.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.850 ns ( 73.53 % ) " "Info: Total interconnect delay = 1.850 ns ( 73.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.516 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:P_MIC|tb_width[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.516 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:P_MIC|tb_width[1] {} } { 0.000ns 0.916ns 0.934ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:P_MIC|pass[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.503 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:P_MIC|pass[2] {} } { 0.000ns 0.916ns 0.921ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.516 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:P_MIC|tb_width[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.516 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:P_MIC|tb_width[1] {} } { 0.000ns 0.916ns 0.934ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "common/NWire_rcv.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "common/NWire_rcv.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:P_MIC|pass[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.503 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:P_MIC|pass[2] {} } { 0.000ns 0.916ns 0.921ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.516 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:P_MIC|tb_width[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.516 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:P_MIC|tb_width[1] {} } { 0.000ns 0.916ns 0.934ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.819 ns - Longest register register " "Info: - Longest register to register delay is 6.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns NWire_rcv:P_MIC\|tb_width\[1\] 1 REG LCFF_X13_Y16_N7 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y16_N7; Fanout = 9; REG Node = 'NWire_rcv:P_MIC\|tb_width\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWire_rcv:P_MIC|tb_width[1] } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.742 ns) + CELL(0.596 ns) 1.338 ns NWire_rcv:P_MIC\|Add1~1 2 COMB LCCOMB_X14_Y16_N4 2 " "Info: 2: + IC(0.742 ns) + CELL(0.596 ns) = 1.338 ns; Loc. = LCCOMB_X14_Y16_N4; Fanout = 2; COMB Node = 'NWire_rcv:P_MIC\|Add1~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.338 ns" { NWire_rcv:P_MIC|tb_width[1] NWire_rcv:P_MIC|Add1~1 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.424 ns NWire_rcv:P_MIC\|Add1~3 3 COMB LCCOMB_X14_Y16_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.424 ns; Loc. = LCCOMB_X14_Y16_N6; Fanout = 2; COMB Node = 'NWire_rcv:P_MIC\|Add1~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_rcv:P_MIC|Add1~1 NWire_rcv:P_MIC|Add1~3 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.510 ns NWire_rcv:P_MIC\|Add1~5 4 COMB LCCOMB_X14_Y16_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.510 ns; Loc. = LCCOMB_X14_Y16_N8; Fanout = 2; COMB Node = 'NWire_rcv:P_MIC\|Add1~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_rcv:P_MIC|Add1~3 NWire_rcv:P_MIC|Add1~5 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.596 ns NWire_rcv:P_MIC\|Add1~7 5 COMB LCCOMB_X14_Y16_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.596 ns; Loc. = LCCOMB_X14_Y16_N10; Fanout = 2; COMB Node = 'NWire_rcv:P_MIC\|Add1~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_rcv:P_MIC|Add1~5 NWire_rcv:P_MIC|Add1~7 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.682 ns NWire_rcv:P_MIC\|Add1~9 6 COMB LCCOMB_X14_Y16_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.682 ns; Loc. = LCCOMB_X14_Y16_N12; Fanout = 2; COMB Node = 'NWire_rcv:P_MIC\|Add1~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_rcv:P_MIC|Add1~7 NWire_rcv:P_MIC|Add1~9 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 1.872 ns NWire_rcv:P_MIC\|Add1~11 7 COMB LCCOMB_X14_Y16_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.190 ns) = 1.872 ns; Loc. = LCCOMB_X14_Y16_N14; Fanout = 2; COMB Node = 'NWire_rcv:P_MIC\|Add1~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { NWire_rcv:P_MIC|Add1~9 NWire_rcv:P_MIC|Add1~11 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.958 ns NWire_rcv:P_MIC\|Add1~13 8 COMB LCCOMB_X14_Y16_N16 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 1.958 ns; Loc. = LCCOMB_X14_Y16_N16; Fanout = 2; COMB Node = 'NWire_rcv:P_MIC\|Add1~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_rcv:P_MIC|Add1~11 NWire_rcv:P_MIC|Add1~13 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.044 ns NWire_rcv:P_MIC\|Add1~15 9 COMB LCCOMB_X14_Y16_N18 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.044 ns; Loc. = LCCOMB_X14_Y16_N18; Fanout = 2; COMB Node = 'NWire_rcv:P_MIC\|Add1~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_rcv:P_MIC|Add1~13 NWire_rcv:P_MIC|Add1~15 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.130 ns NWire_rcv:P_MIC\|Add1~17 10 COMB LCCOMB_X14_Y16_N20 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.130 ns; Loc. = LCCOMB_X14_Y16_N20; Fanout = 2; COMB Node = 'NWire_rcv:P_MIC\|Add1~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_rcv:P_MIC|Add1~15 NWire_rcv:P_MIC|Add1~17 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.636 ns NWire_rcv:P_MIC\|Add1~18 11 COMB LCCOMB_X14_Y16_N22 4 " "Info: 11: + IC(0.000 ns) + CELL(0.506 ns) = 2.636 ns; Loc. = LCCOMB_X14_Y16_N22; Fanout = 4; COMB Node = 'NWire_rcv:P_MIC\|Add1~18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { NWire_rcv:P_MIC|Add1~17 NWire_rcv:P_MIC|Add1~18 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.458 ns) + CELL(0.596 ns) 4.690 ns NWire_rcv:P_MIC\|LessThan5~21 12 COMB LCCOMB_X13_Y15_N20 1 " "Info: 12: + IC(1.458 ns) + CELL(0.596 ns) = 4.690 ns; Loc. = LCCOMB_X13_Y15_N20; Fanout = 1; COMB Node = 'NWire_rcv:P_MIC\|LessThan5~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.054 ns" { NWire_rcv:P_MIC|Add1~18 NWire_rcv:P_MIC|LessThan5~21 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.776 ns NWire_rcv:P_MIC\|LessThan5~23 13 COMB LCCOMB_X13_Y15_N22 1 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 4.776 ns; Loc. = LCCOMB_X13_Y15_N22; Fanout = 1; COMB Node = 'NWire_rcv:P_MIC\|LessThan5~23'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_rcv:P_MIC|LessThan5~21 NWire_rcv:P_MIC|LessThan5~23 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.282 ns NWire_rcv:P_MIC\|LessThan5~24 14 COMB LCCOMB_X13_Y15_N24 1 " "Info: 14: + IC(0.000 ns) + CELL(0.506 ns) = 5.282 ns; Loc. = LCCOMB_X13_Y15_N24; Fanout = 1; COMB Node = 'NWire_rcv:P_MIC\|LessThan5~24'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { NWire_rcv:P_MIC|LessThan5~23 NWire_rcv:P_MIC|LessThan5~24 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.059 ns) + CELL(0.370 ns) 6.711 ns NWire_rcv:P_MIC\|pass~10 15 COMB LCCOMB_X9_Y15_N28 1 " "Info: 15: + IC(1.059 ns) + CELL(0.370 ns) = 6.711 ns; Loc. = LCCOMB_X9_Y15_N28; Fanout = 1; COMB Node = 'NWire_rcv:P_MIC\|pass~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.429 ns" { NWire_rcv:P_MIC|LessThan5~24 NWire_rcv:P_MIC|pass~10 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.819 ns NWire_rcv:P_MIC\|pass\[2\] 16 REG LCFF_X9_Y15_N29 1 " "Info: 16: + IC(0.000 ns) + CELL(0.108 ns) = 6.819 ns; Loc. = LCFF_X9_Y15_N29; Fanout = 1; REG Node = 'NWire_rcv:P_MIC\|pass\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { NWire_rcv:P_MIC|pass~10 NWire_rcv:P_MIC|pass[2] } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.560 ns ( 52.21 % ) " "Info: Total cell delay = 3.560 ns ( 52.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.259 ns ( 47.79 % ) " "Info: Total interconnect delay = 3.259 ns ( 47.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.819 ns" { NWire_rcv:P_MIC|tb_width[1] NWire_rcv:P_MIC|Add1~1 NWire_rcv:P_MIC|Add1~3 NWire_rcv:P_MIC|Add1~5 NWire_rcv:P_MIC|Add1~7 NWire_rcv:P_MIC|Add1~9 NWire_rcv:P_MIC|Add1~11 NWire_rcv:P_MIC|Add1~13 NWire_rcv:P_MIC|Add1~15 NWire_rcv:P_MIC|Add1~17 NWire_rcv:P_MIC|Add1~18 NWire_rcv:P_MIC|LessThan5~21 NWire_rcv:P_MIC|LessThan5~23 NWire_rcv:P_MIC|LessThan5~24 NWire_rcv:P_MIC|pass~10 NWire_rcv:P_MIC|pass[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.819 ns" { NWire_rcv:P_MIC|tb_width[1] {} NWire_rcv:P_MIC|Add1~1 {} NWire_rcv:P_MIC|Add1~3 {} NWire_rcv:P_MIC|Add1~5 {} NWire_rcv:P_MIC|Add1~7 {} NWire_rcv:P_MIC|Add1~9 {} NWire_rcv:P_MIC|Add1~11 {} NWire_rcv:P_MIC|Add1~13 {} NWire_rcv:P_MIC|Add1~15 {} NWire_rcv:P_MIC|Add1~17 {} NWire_rcv:P_MIC|Add1~18 {} NWire_rcv:P_MIC|LessThan5~21 {} NWire_rcv:P_MIC|LessThan5~23 {} NWire_rcv:P_MIC|LessThan5~24 {} NWire_rcv:P_MIC|pass~10 {} NWire_rcv:P_MIC|pass[2] {} } { 0.000ns 0.742ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.458ns 0.000ns 0.000ns 1.059ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.506ns 0.596ns 0.086ns 0.506ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:P_MIC|pass[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.503 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:P_MIC|pass[2] {} } { 0.000ns 0.916ns 0.921ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.516 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:P_MIC|tb_width[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.516 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:P_MIC|tb_width[1] {} } { 0.000ns 0.916ns 0.934ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.819 ns" { NWire_rcv:P_MIC|tb_width[1] NWire_rcv:P_MIC|Add1~1 NWire_rcv:P_MIC|Add1~3 NWire_rcv:P_MIC|Add1~5 NWire_rcv:P_MIC|Add1~7 NWire_rcv:P_MIC|Add1~9 NWire_rcv:P_MIC|Add1~11 NWire_rcv:P_MIC|Add1~13 NWire_rcv:P_MIC|Add1~15 NWire_rcv:P_MIC|Add1~17 NWire_rcv:P_MIC|Add1~18 NWire_rcv:P_MIC|LessThan5~21 NWire_rcv:P_MIC|LessThan5~23 NWire_rcv:P_MIC|LessThan5~24 NWire_rcv:P_MIC|pass~10 NWire_rcv:P_MIC|pass[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.819 ns" { NWire_rcv:P_MIC|tb_width[1] {} NWire_rcv:P_MIC|Add1~1 {} NWire_rcv:P_MIC|Add1~3 {} NWire_rcv:P_MIC|Add1~5 {} NWire_rcv:P_MIC|Add1~7 {} NWire_rcv:P_MIC|Add1~9 {} NWire_rcv:P_MIC|Add1~11 {} NWire_rcv:P_MIC|Add1~13 {} NWire_rcv:P_MIC|Add1~15 {} NWire_rcv:P_MIC|Add1~17 {} NWire_rcv:P_MIC|Add1~18 {} NWire_rcv:P_MIC|LessThan5~21 {} NWire_rcv:P_MIC|LessThan5~23 {} NWire_rcv:P_MIC|LessThan5~24 {} NWire_rcv:P_MIC|pass~10 {} NWire_rcv:P_MIC|pass[2] {} } { 0.000ns 0.742ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.458ns 0.000ns 0.000ns 1.059ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.506ns 0.596ns 0.086ns 0.506ns 0.370ns 0.108ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'clkmult3:cm3\|altpll:altpll_component\|_clk0' 4 " "Warning: Can't achieve timing requirement Clock Setup: 'clkmult3:cm3\|altpll:altpll_component\|_clk0' along 4 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "IF_clk register NWire_rcv:P_MIC\|idata\[6\] register NWire_rcv:P_MIC\|DIFF_CLK.xd0\[6\] 669 ps " "Info: Slack time is 669 ps for clock \"IF_clk\" between source register \"NWire_rcv:P_MIC\|idata\[6\]\" and destination register \"NWire_rcv:P_MIC\|DIFF_CLK.xd0\[6\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.489 ns + Largest register register " "Info: + Largest register to register requirement is 2.489 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "2.388 ns + " "Info: + Setup relationship between source and destination is 2.388 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 6.944 ns " "Info: + Latch edge is 6.944 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination IF_clk 20.833 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"IF_clk\" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 4.556 ns " "Info: - Launch edge is 4.556 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clkmult3:cm3\|altpll:altpll_component\|_clk0 6.944 ns -2.388 ns  50 " "Info: Clock period of Source clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" is 6.944 ns with  offset of -2.388 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.365 ns + Largest " "Info: + Largest clock skew is 0.365 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IF_clk destination 2.832 ns + Shortest register " "Info: + Shortest clock path from clock \"IF_clk\" to destination register is 2.832 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns IF_clk 1 CLK PIN_23 4 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 4; CLK Node = 'IF_clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF_clk } "NODE_NAME" } } { "Cyclops.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns IF_clk~clkctrl 2 COMB CLKCTRL_G2 2523 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 2523; COMB Node = 'IF_clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { IF_clk IF_clk~clkctrl } "NODE_NAME" } } { "Cyclops.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.666 ns) 2.832 ns NWire_rcv:P_MIC\|DIFF_CLK.xd0\[6\] 3 REG LCFF_X19_Y7_N15 1 " "Info: 3: + IC(0.887 ns) + CELL(0.666 ns) = 2.832 ns; Loc. = LCFF_X19_Y7_N15; Fanout = 1; REG Node = 'NWire_rcv:P_MIC\|DIFF_CLK.xd0\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { IF_clk~clkctrl NWire_rcv:P_MIC|DIFF_CLK.xd0[6] } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.77 % ) " "Info: Total cell delay = 1.806 ns ( 63.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.026 ns ( 36.23 % ) " "Info: Total interconnect delay = 1.026 ns ( 36.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.832 ns" { IF_clk IF_clk~clkctrl NWire_rcv:P_MIC|DIFF_CLK.xd0[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.832 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} NWire_rcv:P_MIC|DIFF_CLK.xd0[6] {} } { 0.000ns 0.000ns 0.139ns 0.887ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 source 2.467 ns - Longest register " "Info: - Longest clock path from clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" to source register is 2.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkmult3:cm3\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkmult3:cm3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 696 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 696; COMB Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.666 ns) 2.467 ns NWire_rcv:P_MIC\|idata\[6\] 3 REG LCFF_X21_Y11_N17 1 " "Info: 3: + IC(0.885 ns) + CELL(0.666 ns) = 2.467 ns; Loc. = LCFF_X21_Y11_N17; Fanout = 1; REG Node = 'NWire_rcv:P_MIC\|idata\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:P_MIC|idata[6] } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 27.00 % ) " "Info: Total cell delay = 0.666 ns ( 27.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.801 ns ( 73.00 % ) " "Info: Total interconnect delay = 1.801 ns ( 73.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:P_MIC|idata[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:P_MIC|idata[6] {} } { 0.000ns 0.916ns 0.885ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.832 ns" { IF_clk IF_clk~clkctrl NWire_rcv:P_MIC|DIFF_CLK.xd0[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.832 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} NWire_rcv:P_MIC|DIFF_CLK.xd0[6] {} } { 0.000ns 0.000ns 0.139ns 0.887ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:P_MIC|idata[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:P_MIC|idata[6] {} } { 0.000ns 0.916ns 0.885ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "common/NWire_rcv.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "common/NWire_rcv.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 121 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.832 ns" { IF_clk IF_clk~clkctrl NWire_rcv:P_MIC|DIFF_CLK.xd0[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.832 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} NWire_rcv:P_MIC|DIFF_CLK.xd0[6] {} } { 0.000ns 0.000ns 0.139ns 0.887ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:P_MIC|idata[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:P_MIC|idata[6] {} } { 0.000ns 0.916ns 0.885ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.820 ns - Longest register register " "Info: - Longest register to register delay is 1.820 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns NWire_rcv:P_MIC\|idata\[6\] 1 REG LCFF_X21_Y11_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y11_N17; Fanout = 1; REG Node = 'NWire_rcv:P_MIC\|idata\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWire_rcv:P_MIC|idata[6] } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.506 ns) + CELL(0.206 ns) 1.712 ns NWire_rcv:P_MIC\|DIFF_CLK.xd0\[6\]~feeder 2 COMB LCCOMB_X19_Y7_N14 1 " "Info: 2: + IC(1.506 ns) + CELL(0.206 ns) = 1.712 ns; Loc. = LCCOMB_X19_Y7_N14; Fanout = 1; COMB Node = 'NWire_rcv:P_MIC\|DIFF_CLK.xd0\[6\]~feeder'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.712 ns" { NWire_rcv:P_MIC|idata[6] NWire_rcv:P_MIC|DIFF_CLK.xd0[6]~feeder } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.820 ns NWire_rcv:P_MIC\|DIFF_CLK.xd0\[6\] 3 REG LCFF_X19_Y7_N15 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.820 ns; Loc. = LCFF_X19_Y7_N15; Fanout = 1; REG Node = 'NWire_rcv:P_MIC\|DIFF_CLK.xd0\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { NWire_rcv:P_MIC|DIFF_CLK.xd0[6]~feeder NWire_rcv:P_MIC|DIFF_CLK.xd0[6] } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 17.25 % ) " "Info: Total cell delay = 0.314 ns ( 17.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.506 ns ( 82.75 % ) " "Info: Total interconnect delay = 1.506 ns ( 82.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.820 ns" { NWire_rcv:P_MIC|idata[6] NWire_rcv:P_MIC|DIFF_CLK.xd0[6]~feeder NWire_rcv:P_MIC|DIFF_CLK.xd0[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.820 ns" { NWire_rcv:P_MIC|idata[6] {} NWire_rcv:P_MIC|DIFF_CLK.xd0[6]~feeder {} NWire_rcv:P_MIC|DIFF_CLK.xd0[6] {} } { 0.000ns 1.506ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.832 ns" { IF_clk IF_clk~clkctrl NWire_rcv:P_MIC|DIFF_CLK.xd0[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.832 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} NWire_rcv:P_MIC|DIFF_CLK.xd0[6] {} } { 0.000ns 0.000ns 0.139ns 0.887ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:P_MIC|idata[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:P_MIC|idata[6] {} } { 0.000ns 0.916ns 0.885ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.820 ns" { NWire_rcv:P_MIC|idata[6] NWire_rcv:P_MIC|DIFF_CLK.xd0[6]~feeder NWire_rcv:P_MIC|DIFF_CLK.xd0[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.820 ns" { NWire_rcv:P_MIC|idata[6] {} NWire_rcv:P_MIC|DIFF_CLK.xd0[6]~feeder {} NWire_rcv:P_MIC|DIFF_CLK.xd0[6] {} } { 0.000ns 1.506ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "C5 register clk_lrclk_gen:lrgen\|BCLK_cnt\[13\] register clk_lrclk_gen:lrgen\|BCLK_cnt\[1\] 147.82 MHz 6.765 ns Internal " "Info: Clock \"C5\" has Internal fmax of 147.82 MHz between source register \"clk_lrclk_gen:lrgen\|BCLK_cnt\[13\]\" and destination register \"clk_lrclk_gen:lrgen\|BCLK_cnt\[1\]\" (period= 6.765 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.501 ns + Longest register register " "Info: + Longest register to register delay is 6.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk_lrclk_gen:lrgen\|BCLK_cnt\[13\] 1 REG LCFF_X17_Y7_N27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y7_N27; Fanout = 3; REG Node = 'clk_lrclk_gen:lrgen\|BCLK_cnt\[13\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_lrclk_gen:lrgen|BCLK_cnt[13] } "NODE_NAME" } } { "common/clk_lrclk_gen.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/clk_lrclk_gen.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.190 ns) + CELL(0.534 ns) 1.724 ns clk_lrclk_gen:lrgen\|Equal2~2 2 COMB LCCOMB_X18_Y7_N2 1 " "Info: 2: + IC(1.190 ns) + CELL(0.534 ns) = 1.724 ns; Loc. = LCCOMB_X18_Y7_N2; Fanout = 1; COMB Node = 'clk_lrclk_gen:lrgen\|Equal2~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.724 ns" { clk_lrclk_gen:lrgen|BCLK_cnt[13] clk_lrclk_gen:lrgen|Equal2~2 } "NODE_NAME" } } { "common/clk_lrclk_gen.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/clk_lrclk_gen.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.589 ns) 2.687 ns clk_lrclk_gen:lrgen\|Equal2~4 3 COMB LCCOMB_X18_Y7_N0 2 " "Info: 3: + IC(0.374 ns) + CELL(0.589 ns) = 2.687 ns; Loc. = LCCOMB_X18_Y7_N0; Fanout = 2; COMB Node = 'clk_lrclk_gen:lrgen\|Equal2~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.963 ns" { clk_lrclk_gen:lrgen|Equal2~2 clk_lrclk_gen:lrgen|Equal2~4 } "NODE_NAME" } } { "common/clk_lrclk_gen.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/clk_lrclk_gen.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.320 ns) + CELL(0.206 ns) 4.213 ns clk_lrclk_gen:lrgen\|Equal1~0 4 COMB LCCOMB_X17_Y9_N0 2 " "Info: 4: + IC(1.320 ns) + CELL(0.206 ns) = 4.213 ns; Loc. = LCCOMB_X17_Y9_N0; Fanout = 2; COMB Node = 'clk_lrclk_gen:lrgen\|Equal1~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { clk_lrclk_gen:lrgen|Equal2~4 clk_lrclk_gen:lrgen|Equal1~0 } "NODE_NAME" } } { "common/clk_lrclk_gen.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/clk_lrclk_gen.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 4.786 ns clk_lrclk_gen:lrgen\|BCLK_cnt\[2\]~54 5 COMB LCCOMB_X17_Y9_N20 16 " "Info: 5: + IC(0.367 ns) + CELL(0.206 ns) = 4.786 ns; Loc. = LCCOMB_X17_Y9_N20; Fanout = 16; COMB Node = 'clk_lrclk_gen:lrgen\|BCLK_cnt\[2\]~54'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { clk_lrclk_gen:lrgen|Equal1~0 clk_lrclk_gen:lrgen|BCLK_cnt[2]~54 } "NODE_NAME" } } { "common/clk_lrclk_gen.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/clk_lrclk_gen.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.055 ns) + CELL(0.660 ns) 6.501 ns clk_lrclk_gen:lrgen\|BCLK_cnt\[1\] 6 REG LCFF_X17_Y7_N3 4 " "Info: 6: + IC(1.055 ns) + CELL(0.660 ns) = 6.501 ns; Loc. = LCFF_X17_Y7_N3; Fanout = 4; REG Node = 'clk_lrclk_gen:lrgen\|BCLK_cnt\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.715 ns" { clk_lrclk_gen:lrgen|BCLK_cnt[2]~54 clk_lrclk_gen:lrgen|BCLK_cnt[1] } "NODE_NAME" } } { "common/clk_lrclk_gen.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/clk_lrclk_gen.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.195 ns ( 33.76 % ) " "Info: Total cell delay = 2.195 ns ( 33.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.306 ns ( 66.24 % ) " "Info: Total interconnect delay = 4.306 ns ( 66.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.501 ns" { clk_lrclk_gen:lrgen|BCLK_cnt[13] clk_lrclk_gen:lrgen|Equal2~2 clk_lrclk_gen:lrgen|Equal2~4 clk_lrclk_gen:lrgen|Equal1~0 clk_lrclk_gen:lrgen|BCLK_cnt[2]~54 clk_lrclk_gen:lrgen|BCLK_cnt[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.501 ns" { clk_lrclk_gen:lrgen|BCLK_cnt[13] {} clk_lrclk_gen:lrgen|Equal2~2 {} clk_lrclk_gen:lrgen|Equal2~4 {} clk_lrclk_gen:lrgen|Equal1~0 {} clk_lrclk_gen:lrgen|BCLK_cnt[2]~54 {} clk_lrclk_gen:lrgen|BCLK_cnt[1] {} } { 0.000ns 1.190ns 0.374ns 1.320ns 0.367ns 1.055ns } { 0.000ns 0.534ns 0.589ns 0.206ns 0.206ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C5 destination 2.851 ns + Shortest register " "Info: + Shortest clock path from clock \"C5\" to destination register is 2.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns C5 1 CLK PIN_24 4 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'C5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C5 } "NODE_NAME" } } { "Cyclops.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 266 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.269 ns C5~clkctrl 2 COMB CLKCTRL_G1 109 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.269 ns; Loc. = CLKCTRL_G1; Fanout = 109; COMB Node = 'C5~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { C5 C5~clkctrl } "NODE_NAME" } } { "Cyclops.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 266 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.666 ns) 2.851 ns clk_lrclk_gen:lrgen\|BCLK_cnt\[1\] 3 REG LCFF_X17_Y7_N3 4 " "Info: 3: + IC(0.916 ns) + CELL(0.666 ns) = 2.851 ns; Loc. = LCFF_X17_Y7_N3; Fanout = 4; REG Node = 'clk_lrclk_gen:lrgen\|BCLK_cnt\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { C5~clkctrl clk_lrclk_gen:lrgen|BCLK_cnt[1] } "NODE_NAME" } } { "common/clk_lrclk_gen.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/clk_lrclk_gen.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 63.00 % ) " "Info: Total cell delay = 1.796 ns ( 63.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.055 ns ( 37.00 % ) " "Info: Total interconnect delay = 1.055 ns ( 37.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { C5 C5~clkctrl clk_lrclk_gen:lrgen|BCLK_cnt[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { C5 {} C5~combout {} C5~clkctrl {} clk_lrclk_gen:lrgen|BCLK_cnt[1] {} } { 0.000ns 0.000ns 0.139ns 0.916ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C5 source 2.851 ns - Longest register " "Info: - Longest clock path from clock \"C5\" to source register is 2.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns C5 1 CLK PIN_24 4 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'C5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C5 } "NODE_NAME" } } { "Cyclops.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 266 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.269 ns C5~clkctrl 2 COMB CLKCTRL_G1 109 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.269 ns; Loc. = CLKCTRL_G1; Fanout = 109; COMB Node = 'C5~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { C5 C5~clkctrl } "NODE_NAME" } } { "Cyclops.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 266 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.666 ns) 2.851 ns clk_lrclk_gen:lrgen\|BCLK_cnt\[13\] 3 REG LCFF_X17_Y7_N27 3 " "Info: 3: + IC(0.916 ns) + CELL(0.666 ns) = 2.851 ns; Loc. = LCFF_X17_Y7_N27; Fanout = 3; REG Node = 'clk_lrclk_gen:lrgen\|BCLK_cnt\[13\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { C5~clkctrl clk_lrclk_gen:lrgen|BCLK_cnt[13] } "NODE_NAME" } } { "common/clk_lrclk_gen.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/clk_lrclk_gen.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 63.00 % ) " "Info: Total cell delay = 1.796 ns ( 63.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.055 ns ( 37.00 % ) " "Info: Total interconnect delay = 1.055 ns ( 37.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { C5 C5~clkctrl clk_lrclk_gen:lrgen|BCLK_cnt[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { C5 {} C5~combout {} C5~clkctrl {} clk_lrclk_gen:lrgen|BCLK_cnt[13] {} } { 0.000ns 0.000ns 0.139ns 0.916ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { C5 C5~clkctrl clk_lrclk_gen:lrgen|BCLK_cnt[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { C5 {} C5~combout {} C5~clkctrl {} clk_lrclk_gen:lrgen|BCLK_cnt[1] {} } { 0.000ns 0.000ns 0.139ns 0.916ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { C5 C5~clkctrl clk_lrclk_gen:lrgen|BCLK_cnt[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { C5 {} C5~combout {} C5~clkctrl {} clk_lrclk_gen:lrgen|BCLK_cnt[13] {} } { 0.000ns 0.000ns 0.139ns 0.916ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "common/clk_lrclk_gen.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/clk_lrclk_gen.v" 50 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "common/clk_lrclk_gen.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/clk_lrclk_gen.v" 50 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.501 ns" { clk_lrclk_gen:lrgen|BCLK_cnt[13] clk_lrclk_gen:lrgen|Equal2~2 clk_lrclk_gen:lrgen|Equal2~4 clk_lrclk_gen:lrgen|Equal1~0 clk_lrclk_gen:lrgen|BCLK_cnt[2]~54 clk_lrclk_gen:lrgen|BCLK_cnt[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.501 ns" { clk_lrclk_gen:lrgen|BCLK_cnt[13] {} clk_lrclk_gen:lrgen|Equal2~2 {} clk_lrclk_gen:lrgen|Equal2~4 {} clk_lrclk_gen:lrgen|Equal1~0 {} clk_lrclk_gen:lrgen|BCLK_cnt[2]~54 {} clk_lrclk_gen:lrgen|BCLK_cnt[1] {} } { 0.000ns 1.190ns 0.374ns 1.320ns 0.367ns 1.055ns } { 0.000ns 0.534ns 0.589ns 0.206ns 0.206ns 0.660ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { C5 C5~clkctrl clk_lrclk_gen:lrgen|BCLK_cnt[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { C5 {} C5~combout {} C5~clkctrl {} clk_lrclk_gen:lrgen|BCLK_cnt[1] {} } { 0.000ns 0.000ns 0.139ns 0.916ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { C5 C5~clkctrl clk_lrclk_gen:lrgen|BCLK_cnt[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { C5 {} C5~combout {} C5~clkctrl {} clk_lrclk_gen:lrgen|BCLK_cnt[13] {} } { 0.000ns 0.000ns 0.139ns 0.916ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SPI_SCK register gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|BitCounter\[0\] register gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[2\] 140.83 MHz 7.101 ns Internal " "Info: Clock \"SPI_SCK\" has Internal fmax of 140.83 MHz between source register \"gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|BitCounter\[0\]\" and destination register \"gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[2\]\" (period= 7.101 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.838 ns + Longest register register " "Info: + Longest register to register delay is 6.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|BitCounter\[0\] 1 REG LCFF_X30_Y12_N1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y12_N1; Fanout = 5; REG Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|BitCounter\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/SPI_REGS.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.785 ns) + CELL(0.615 ns) 1.400 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|Equal0~0 2 COMB LCCOMB_X31_Y12_N12 4 " "Info: 2: + IC(0.785 ns) + CELL(0.615 ns) = 1.400 ns; Loc. = LCCOMB_X31_Y12_N12; Fanout = 4; COMB Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|Equal0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~0 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/SPI_REGS.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.604 ns) 2.426 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[1\]~22 3 COMB LCCOMB_X31_Y12_N26 9 " "Info: 3: + IC(0.422 ns) + CELL(0.604 ns) = 2.426 ns; Loc. = LCCOMB_X31_Y12_N26; Fanout = 9; COMB Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[1\]~22'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~0 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]~22 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.624 ns) 4.113 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata~26 4 COMB LCCOMB_X33_Y12_N2 1 " "Info: 4: + IC(1.063 ns) + CELL(0.624 ns) = 4.113 ns; Loc. = LCCOMB_X33_Y12_N2; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata~26'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.687 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]~22 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~26 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/SPI_REGS.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.624 ns) 5.102 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata~27 5 COMB LCCOMB_X33_Y12_N4 1 " "Info: 5: + IC(0.365 ns) + CELL(0.624 ns) = 5.102 ns; Loc. = LCCOMB_X33_Y12_N4; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata~27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~26 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~27 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/SPI_REGS.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.624 ns) 6.730 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata~28 6 COMB LCCOMB_X32_Y12_N24 1 " "Info: 6: + IC(1.004 ns) + CELL(0.624 ns) = 6.730 ns; Loc. = LCCOMB_X32_Y12_N24; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata~28'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.628 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~27 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~28 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/SPI_REGS.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.838 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[2\] 7 REG LCFF_X32_Y12_N25 3 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 6.838 ns; Loc. = LCFF_X32_Y12_N25; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~28 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.199 ns ( 46.78 % ) " "Info: Total cell delay = 3.199 ns ( 46.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.639 ns ( 53.22 % ) " "Info: Total interconnect delay = 3.639 ns ( 53.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.838 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~0 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]~22 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~26 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~27 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~28 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.838 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~0 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]~22 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~26 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~27 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~28 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] {} } { 0.000ns 0.785ns 0.422ns 1.063ns 0.365ns 1.004ns 0.000ns } { 0.000ns 0.615ns 0.604ns 0.624ns 0.624ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SPI_SCK destination 2.840 ns + Shortest register " "Info: + Shortest clock path from clock \"SPI_SCK\" to destination register is 2.840 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns SPI_SCK 1 CLK PIN_27 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_27; Fanout = 1; CLK Node = 'SPI_SCK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_SCK } "NODE_NAME" } } { "Cyclops.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 288 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns SPI_SCK~clkctrl 2 COMB CLKCTRL_G0 40 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G0; Fanout = 40; COMB Node = 'SPI_SCK~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { SPI_SCK SPI_SCK~clkctrl } "NODE_NAME" } } { "Cyclops.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 288 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 2.840 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[2\] 3 REG LCFF_X32_Y12_N25 3 " "Info: 3: + IC(0.908 ns) + CELL(0.666 ns) = 2.840 ns; Loc. = LCFF_X32_Y12_N25; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 63.24 % ) " "Info: Total cell delay = 1.796 ns ( 63.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.044 ns ( 36.76 % ) " "Info: Total interconnect delay = 1.044 ns ( 36.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.840 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] {} } { 0.000ns 0.000ns 0.136ns 0.908ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SPI_SCK source 2.839 ns - Longest register " "Info: - Longest clock path from clock \"SPI_SCK\" to source register is 2.839 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns SPI_SCK 1 CLK PIN_27 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_27; Fanout = 1; CLK Node = 'SPI_SCK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_SCK } "NODE_NAME" } } { "Cyclops.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 288 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns SPI_SCK~clkctrl 2 COMB CLKCTRL_G0 40 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G0; Fanout = 40; COMB Node = 'SPI_SCK~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { SPI_SCK SPI_SCK~clkctrl } "NODE_NAME" } } { "Cyclops.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 288 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 2.839 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|BitCounter\[0\] 3 REG LCFF_X30_Y12_N1 5 " "Info: 3: + IC(0.907 ns) + CELL(0.666 ns) = 2.839 ns; Loc. = LCFF_X30_Y12_N1; Fanout = 5; REG Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|BitCounter\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/SPI_REGS.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 63.26 % ) " "Info: Total cell delay = 1.796 ns ( 63.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.043 ns ( 36.74 % ) " "Info: Total interconnect delay = 1.043 ns ( 36.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] {} } { 0.000ns 0.000ns 0.136ns 0.907ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.840 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] {} } { 0.000ns 0.000ns 0.136ns 0.908ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] {} } { 0.000ns 0.000ns 0.136ns 0.907ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "SPI_REGS.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/SPI_REGS.v" 73 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "SPI_REGS.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.838 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~0 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]~22 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~26 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~27 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~28 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.838 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~0 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]~22 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~26 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~27 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~28 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] {} } { 0.000ns 0.785ns 0.422ns 1.063ns 0.365ns 1.004ns 0.000ns } { 0.000ns 0.615ns 0.604ns 0.624ns 0.624ns 0.624ns 0.108ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.840 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] {} } { 0.000ns 0.000ns 0.136ns 0.908ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] {} } { 0.000ns 0.000ns 0.136ns 0.907ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 register NWire_xmit:M_LRAudio\|id\[31\] register NWire_xmit:M_LRAudio\|id\[31\] 499 ps " "Info: Minimum slack time is 499 ps for clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" between source register \"NWire_xmit:M_LRAudio\|id\[31\]\" and destination register \"NWire_xmit:M_LRAudio\|id\[31\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns NWire_xmit:M_LRAudio\|id\[31\] 1 REG LCFF_X15_Y14_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y14_N1; Fanout = 2; REG Node = 'NWire_xmit:M_LRAudio\|id\[31\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWire_xmit:M_LRAudio|id[31] } "NODE_NAME" } } { "common/NWire_xmit.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_xmit.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns NWire_xmit:M_LRAudio\|id~96 2 COMB LCCOMB_X15_Y14_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X15_Y14_N0; Fanout = 1; COMB Node = 'NWire_xmit:M_LRAudio\|id~96'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { NWire_xmit:M_LRAudio|id[31] NWire_xmit:M_LRAudio|id~96 } "NODE_NAME" } } { "common/NWire_xmit.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_xmit.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns NWire_xmit:M_LRAudio\|id\[31\] 3 REG LCFF_X15_Y14_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X15_Y14_N1; Fanout = 2; REG Node = 'NWire_xmit:M_LRAudio\|id\[31\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { NWire_xmit:M_LRAudio|id~96 NWire_xmit:M_LRAudio|id[31] } "NODE_NAME" } } { "common/NWire_xmit.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_xmit.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { NWire_xmit:M_LRAudio|id[31] NWire_xmit:M_LRAudio|id~96 NWire_xmit:M_LRAudio|id[31] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { NWire_xmit:M_LRAudio|id[31] {} NWire_xmit:M_LRAudio|id~96 {} NWire_xmit:M_LRAudio|id[31] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.388 ns " "Info: + Latch edge is -2.388 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clkmult3:cm3\|altpll:altpll_component\|_clk0 6.944 ns -2.388 ns  50 " "Info: Clock period of Destination clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" is 6.944 ns with  offset of -2.388 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.388 ns " "Info: - Launch edge is -2.388 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clkmult3:cm3\|altpll:altpll_component\|_clk0 6.944 ns -2.388 ns  50 " "Info: Clock period of Source clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" is 6.944 ns with  offset of -2.388 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 destination 2.509 ns + Longest register " "Info: + Longest clock path from clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" to destination register is 2.509 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkmult3:cm3\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkmult3:cm3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 696 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 696; COMB Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.666 ns) 2.509 ns NWire_xmit:M_LRAudio\|id\[31\] 3 REG LCFF_X15_Y14_N1 2 " "Info: 3: + IC(0.927 ns) + CELL(0.666 ns) = 2.509 ns; Loc. = LCFF_X15_Y14_N1; Fanout = 2; REG Node = 'NWire_xmit:M_LRAudio\|id\[31\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:M_LRAudio|id[31] } "NODE_NAME" } } { "common/NWire_xmit.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_xmit.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.54 % ) " "Info: Total cell delay = 0.666 ns ( 26.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.843 ns ( 73.46 % ) " "Info: Total interconnect delay = 1.843 ns ( 73.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.509 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:M_LRAudio|id[31] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.509 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_xmit:M_LRAudio|id[31] {} } { 0.000ns 0.916ns 0.927ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 source 2.509 ns - Shortest register " "Info: - Shortest clock path from clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" to source register is 2.509 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkmult3:cm3\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkmult3:cm3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 696 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 696; COMB Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.666 ns) 2.509 ns NWire_xmit:M_LRAudio\|id\[31\] 3 REG LCFF_X15_Y14_N1 2 " "Info: 3: + IC(0.927 ns) + CELL(0.666 ns) = 2.509 ns; Loc. = LCFF_X15_Y14_N1; Fanout = 2; REG Node = 'NWire_xmit:M_LRAudio\|id\[31\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:M_LRAudio|id[31] } "NODE_NAME" } } { "common/NWire_xmit.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_xmit.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.54 % ) " "Info: Total cell delay = 0.666 ns ( 26.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.843 ns ( 73.46 % ) " "Info: Total interconnect delay = 1.843 ns ( 73.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.509 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:M_LRAudio|id[31] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.509 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_xmit:M_LRAudio|id[31] {} } { 0.000ns 0.916ns 0.927ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.509 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:M_LRAudio|id[31] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.509 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_xmit:M_LRAudio|id[31] {} } { 0.000ns 0.916ns 0.927ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "common/NWire_xmit.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_xmit.v" 145 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "common/NWire_xmit.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_xmit.v" 145 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.509 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:M_LRAudio|id[31] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.509 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_xmit:M_LRAudio|id[31] {} } { 0.000ns 0.916ns 0.927ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { NWire_xmit:M_LRAudio|id[31] NWire_xmit:M_LRAudio|id~96 NWire_xmit:M_LRAudio|id[31] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { NWire_xmit:M_LRAudio|id[31] {} NWire_xmit:M_LRAudio|id~96 {} NWire_xmit:M_LRAudio|id[31] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.509 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:M_LRAudio|id[31] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.509 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_xmit:M_LRAudio|id[31] {} } { 0.000ns 0.916ns 0.927ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "IF_clk register PLL_freq\[0\] register Previous_PLL_freq\[0\] -3.748 ns " "Info: Minimum slack time is -3.748 ns for clock \"IF_clk\" between source register \"PLL_freq\[0\]\" and destination register \"Previous_PLL_freq\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.745 ns + Shortest register register " "Info: + Shortest register to register delay is 0.745 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_freq\[0\] 1 REG LCFF_X21_Y17_N29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y17_N29; Fanout = 3; REG Node = 'PLL_freq\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_freq[0] } "NODE_NAME" } } { "Cyclops.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 1048 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.206 ns) 0.637 ns Previous_PLL_freq\[0\]~feeder 2 COMB LCCOMB_X21_Y17_N16 1 " "Info: 2: + IC(0.431 ns) + CELL(0.206 ns) = 0.637 ns; Loc. = LCCOMB_X21_Y17_N16; Fanout = 1; COMB Node = 'Previous_PLL_freq\[0\]~feeder'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { PLL_freq[0] Previous_PLL_freq[0]~feeder } "NODE_NAME" } } { "Cyclops.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 1699 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.745 ns Previous_PLL_freq\[0\] 3 REG LCFF_X21_Y17_N17 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.745 ns; Loc. = LCFF_X21_Y17_N17; Fanout = 1; REG Node = 'Previous_PLL_freq\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Previous_PLL_freq[0]~feeder Previous_PLL_freq[0] } "NODE_NAME" } } { "Cyclops.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 1699 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 42.15 % ) " "Info: Total cell delay = 0.314 ns ( 42.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.431 ns ( 57.85 % ) " "Info: Total interconnect delay = 0.431 ns ( 57.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.745 ns" { PLL_freq[0] Previous_PLL_freq[0]~feeder Previous_PLL_freq[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.745 ns" { PLL_freq[0] {} Previous_PLL_freq[0]~feeder {} Previous_PLL_freq[0] {} } { 0.000ns 0.431ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "4.493 ns - Smallest register register " "Info: - Smallest register to register requirement is 4.493 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination IF_clk 20.833 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"IF_clk\" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source IF_clk 20.833 ns 0.000 ns  50 " "Info: Clock period of Source clock \"IF_clk\" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.491 ns + Smallest " "Info: + Smallest clock skew is 4.491 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IF_clk destination 7.352 ns + Longest register " "Info: + Longest clock path from clock \"IF_clk\" to destination register is 7.352 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns IF_clk 1 CLK PIN_23 4 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 4; CLK Node = 'IF_clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF_clk } "NODE_NAME" } } { "Cyclops.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.836 ns) + CELL(0.970 ns) 3.946 ns clock 2 REG LCFF_X23_Y10_N21 2 " "Info: 2: + IC(1.836 ns) + CELL(0.970 ns) = 3.946 ns; Loc. = LCFF_X23_Y10_N21; Fanout = 2; REG Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { IF_clk clock } "NODE_NAME" } } { "Cyclops.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 1589 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.824 ns) + CELL(0.000 ns) 5.770 ns clock~clkctrl 3 COMB CLKCTRL_G7 61 " "Info: 3: + IC(1.824 ns) + CELL(0.000 ns) = 5.770 ns; Loc. = CLKCTRL_G7; Fanout = 61; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.824 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Cyclops.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 1589 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.666 ns) 7.352 ns Previous_PLL_freq\[0\] 4 REG LCFF_X21_Y17_N17 1 " "Info: 4: + IC(0.916 ns) + CELL(0.666 ns) = 7.352 ns; Loc. = LCFF_X21_Y17_N17; Fanout = 1; REG Node = 'Previous_PLL_freq\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { clock~clkctrl Previous_PLL_freq[0] } "NODE_NAME" } } { "Cyclops.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 1699 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 37.76 % ) " "Info: Total cell delay = 2.776 ns ( 37.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.576 ns ( 62.24 % ) " "Info: Total interconnect delay = 4.576 ns ( 62.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.352 ns" { IF_clk clock clock~clkctrl Previous_PLL_freq[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.352 ns" { IF_clk {} IF_clk~combout {} clock {} clock~clkctrl {} Previous_PLL_freq[0] {} } { 0.000ns 0.000ns 1.836ns 1.824ns 0.916ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IF_clk source 2.861 ns - Shortest register " "Info: - Shortest clock path from clock \"IF_clk\" to source register is 2.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns IF_clk 1 CLK PIN_23 4 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 4; CLK Node = 'IF_clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF_clk } "NODE_NAME" } } { "Cyclops.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns IF_clk~clkctrl 2 COMB CLKCTRL_G2 2523 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 2523; COMB Node = 'IF_clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { IF_clk IF_clk~clkctrl } "NODE_NAME" } } { "Cyclops.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.666 ns) 2.861 ns PLL_freq\[0\] 3 REG LCFF_X21_Y17_N29 3 " "Info: 3: + IC(0.916 ns) + CELL(0.666 ns) = 2.861 ns; Loc. = LCFF_X21_Y17_N29; Fanout = 3; REG Node = 'PLL_freq\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { IF_clk~clkctrl PLL_freq[0] } "NODE_NAME" } } { "Cyclops.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 1048 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.12 % ) " "Info: Total cell delay = 1.806 ns ( 63.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.055 ns ( 36.88 % ) " "Info: Total interconnect delay = 1.055 ns ( 36.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { IF_clk IF_clk~clkctrl PLL_freq[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} PLL_freq[0] {} } { 0.000ns 0.000ns 0.139ns 0.916ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.352 ns" { IF_clk clock clock~clkctrl Previous_PLL_freq[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.352 ns" { IF_clk {} IF_clk~combout {} clock {} clock~clkctrl {} Previous_PLL_freq[0] {} } { 0.000ns 0.000ns 1.836ns 1.824ns 0.916ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { IF_clk IF_clk~clkctrl PLL_freq[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} PLL_freq[0] {} } { 0.000ns 0.000ns 0.139ns 0.916ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Cyclops.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 1048 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Cyclops.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 1699 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.352 ns" { IF_clk clock clock~clkctrl Previous_PLL_freq[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.352 ns" { IF_clk {} IF_clk~combout {} clock {} clock~clkctrl {} Previous_PLL_freq[0] {} } { 0.000ns 0.000ns 1.836ns 1.824ns 0.916ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { IF_clk IF_clk~clkctrl PLL_freq[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} PLL_freq[0] {} } { 0.000ns 0.000ns 0.139ns 0.916ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.745 ns" { PLL_freq[0] Previous_PLL_freq[0]~feeder Previous_PLL_freq[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.745 ns" { PLL_freq[0] {} Previous_PLL_freq[0]~feeder {} Previous_PLL_freq[0] {} } { 0.000ns 0.431ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.352 ns" { IF_clk clock clock~clkctrl Previous_PLL_freq[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.352 ns" { IF_clk {} IF_clk~combout {} clock {} clock~clkctrl {} Previous_PLL_freq[0] {} } { 0.000ns 0.000ns 1.836ns 1.824ns 0.916ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { IF_clk IF_clk~clkctrl PLL_freq[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} PLL_freq[0] {} } { 0.000ns 0.000ns 0.139ns 0.916ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "IF_clk 41 " "Warning: Can't achieve minimum setup and hold requirement IF_clk along 41 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "C5 115 " "Warning: Circuit may not operate. Detected 115 non-operational path(s) clocked by clock \"C5\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "cdc_mcp:lra\|b_data\[29\] I2S_xmit:J_LRAudio\|last_data\[29\] C5 2.74 ns " "Info: Found hold time violation between source  pin or register \"cdc_mcp:lra\|b_data\[29\]\" and destination pin or register \"I2S_xmit:J_LRAudio\|last_data\[29\]\" for clock \"C5\" (Hold time is 2.74 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.694 ns + Largest " "Info: + Largest clock skew is 3.694 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C5 destination 6.532 ns + Longest register " "Info: + Longest clock path from clock \"C5\" to destination register is 6.532 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns C5 1 CLK PIN_24 4 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'C5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C5 } "NODE_NAME" } } { "Cyclops.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 266 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.091 ns) + CELL(0.970 ns) 4.191 ns clk_lrclk_gen:clrgen\|BCLK 2 REG LCFF_X33_Y10_N7 4 " "Info: 2: + IC(2.091 ns) + CELL(0.970 ns) = 4.191 ns; Loc. = LCFF_X33_Y10_N7; Fanout = 4; REG Node = 'clk_lrclk_gen:clrgen\|BCLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.061 ns" { C5 clk_lrclk_gen:clrgen|BCLK } "NODE_NAME" } } { "common/clk_lrclk_gen.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/clk_lrclk_gen.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.000 ns) 4.965 ns clk_lrclk_gen:clrgen\|BCLK~clkctrl 3 COMB CLKCTRL_G6 94 " "Info: 3: + IC(0.774 ns) + CELL(0.000 ns) = 4.965 ns; Loc. = CLKCTRL_G6; Fanout = 94; COMB Node = 'clk_lrclk_gen:clrgen\|BCLK~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl } "NODE_NAME" } } { "common/clk_lrclk_gen.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/clk_lrclk_gen.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.666 ns) 6.532 ns I2S_xmit:J_LRAudio\|last_data\[29\] 4 REG LCFF_X18_Y15_N27 1 " "Info: 4: + IC(0.901 ns) + CELL(0.666 ns) = 6.532 ns; Loc. = LCFF_X18_Y15_N27; Fanout = 1; REG Node = 'I2S_xmit:J_LRAudio\|last_data\[29\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_LRAudio|last_data[29] } "NODE_NAME" } } { "common/I2S_xmit.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/I2S_xmit.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.766 ns ( 42.35 % ) " "Info: Total cell delay = 2.766 ns ( 42.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.766 ns ( 57.65 % ) " "Info: Total interconnect delay = 3.766 ns ( 57.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.532 ns" { C5 clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_LRAudio|last_data[29] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.532 ns" { C5 {} C5~combout {} clk_lrclk_gen:clrgen|BCLK {} clk_lrclk_gen:clrgen|BCLK~clkctrl {} I2S_xmit:J_LRAudio|last_data[29] {} } { 0.000ns 0.000ns 2.091ns 0.774ns 0.901ns } { 0.000ns 1.130ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C5 source 2.838 ns - Shortest register " "Info: - Shortest clock path from clock \"C5\" to source register is 2.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns C5 1 CLK PIN_24 4 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'C5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C5 } "NODE_NAME" } } { "Cyclops.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 266 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.269 ns C5~clkctrl 2 COMB CLKCTRL_G1 109 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.269 ns; Loc. = CLKCTRL_G1; Fanout = 109; COMB Node = 'C5~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { C5 C5~clkctrl } "NODE_NAME" } } { "Cyclops.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 266 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.666 ns) 2.838 ns cdc_mcp:lra\|b_data\[29\] 3 REG LCFF_X19_Y15_N31 1 " "Info: 3: + IC(0.903 ns) + CELL(0.666 ns) = 2.838 ns; Loc. = LCFF_X19_Y15_N31; Fanout = 1; REG Node = 'cdc_mcp:lra\|b_data\[29\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { C5~clkctrl cdc_mcp:lra|b_data[29] } "NODE_NAME" } } { "common/cdc_mcp.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/cdc_mcp.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 63.28 % ) " "Info: Total cell delay = 1.796 ns ( 63.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.042 ns ( 36.72 % ) " "Info: Total interconnect delay = 1.042 ns ( 36.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.838 ns" { C5 C5~clkctrl cdc_mcp:lra|b_data[29] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.838 ns" { C5 {} C5~combout {} C5~clkctrl {} cdc_mcp:lra|b_data[29] {} } { 0.000ns 0.000ns 0.139ns 0.903ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.532 ns" { C5 clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_LRAudio|last_data[29] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.532 ns" { C5 {} C5~combout {} clk_lrclk_gen:clrgen|BCLK {} clk_lrclk_gen:clrgen|BCLK~clkctrl {} I2S_xmit:J_LRAudio|last_data[29] {} } { 0.000ns 0.000ns 2.091ns 0.774ns 0.901ns } { 0.000ns 1.130ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.838 ns" { C5 C5~clkctrl cdc_mcp:lra|b_data[29] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.838 ns" { C5 {} C5~combout {} C5~clkctrl {} cdc_mcp:lra|b_data[29] {} } { 0.000ns 0.000ns 0.139ns 0.903ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "common/cdc_mcp.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/cdc_mcp.v" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.956 ns - Shortest register register " "Info: - Shortest register to register delay is 0.956 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cdc_mcp:lra\|b_data\[29\] 1 REG LCFF_X19_Y15_N31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y15_N31; Fanout = 1; REG Node = 'cdc_mcp:lra\|b_data\[29\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cdc_mcp:lra|b_data[29] } "NODE_NAME" } } { "common/cdc_mcp.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/cdc_mcp.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.642 ns) + CELL(0.206 ns) 0.848 ns I2S_xmit:J_LRAudio\|last_data~70 2 COMB LCCOMB_X18_Y15_N26 1 " "Info: 2: + IC(0.642 ns) + CELL(0.206 ns) = 0.848 ns; Loc. = LCCOMB_X18_Y15_N26; Fanout = 1; COMB Node = 'I2S_xmit:J_LRAudio\|last_data~70'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.848 ns" { cdc_mcp:lra|b_data[29] I2S_xmit:J_LRAudio|last_data~70 } "NODE_NAME" } } { "common/I2S_xmit.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/I2S_xmit.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.956 ns I2S_xmit:J_LRAudio\|last_data\[29\] 3 REG LCFF_X18_Y15_N27 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.956 ns; Loc. = LCFF_X18_Y15_N27; Fanout = 1; REG Node = 'I2S_xmit:J_LRAudio\|last_data\[29\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { I2S_xmit:J_LRAudio|last_data~70 I2S_xmit:J_LRAudio|last_data[29] } "NODE_NAME" } } { "common/I2S_xmit.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/I2S_xmit.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 32.85 % ) " "Info: Total cell delay = 0.314 ns ( 32.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.642 ns ( 67.15 % ) " "Info: Total interconnect delay = 0.642 ns ( 67.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { cdc_mcp:lra|b_data[29] I2S_xmit:J_LRAudio|last_data~70 I2S_xmit:J_LRAudio|last_data[29] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.956 ns" { cdc_mcp:lra|b_data[29] {} I2S_xmit:J_LRAudio|last_data~70 {} I2S_xmit:J_LRAudio|last_data[29] {} } { 0.000ns 0.642ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "common/I2S_xmit.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/I2S_xmit.v" 47 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.532 ns" { C5 clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_LRAudio|last_data[29] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.532 ns" { C5 {} C5~combout {} clk_lrclk_gen:clrgen|BCLK {} clk_lrclk_gen:clrgen|BCLK~clkctrl {} I2S_xmit:J_LRAudio|last_data[29] {} } { 0.000ns 0.000ns 2.091ns 0.774ns 0.901ns } { 0.000ns 1.130ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.838 ns" { C5 C5~clkctrl cdc_mcp:lra|b_data[29] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.838 ns" { C5 {} C5~combout {} C5~clkctrl {} cdc_mcp:lra|b_data[29] {} } { 0.000ns 0.000ns 0.139ns 0.903ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { cdc_mcp:lra|b_data[29] I2S_xmit:J_LRAudio|last_data~70 I2S_xmit:J_LRAudio|last_data[29] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.956 ns" { cdc_mcp:lra|b_data[29] {} I2S_xmit:J_LRAudio|last_data~70 {} I2S_xmit:J_LRAudio|last_data[29] {} } { 0.000ns 0.642ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[2\] SPI_SI SPI_SCK 9.187 ns register " "Info: tsu for register \"gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[2\]\" (data pin = \"SPI_SI\", clock pin = \"SPI_SCK\") is 9.187 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.067 ns + Longest pin register " "Info: + Longest pin to register delay is 12.067 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns SPI_SI 1 PIN PIN_141 13 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_141; Fanout = 13; PIN Node = 'SPI_SI'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_SI } "NODE_NAME" } } { "Cyclops.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 289 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.672 ns) + CELL(0.206 ns) 6.843 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[1\]~16 2 COMB LCCOMB_X31_Y12_N8 1 " "Info: 2: + IC(5.672 ns) + CELL(0.206 ns) = 6.843 ns; Loc. = LCCOMB_X31_Y12_N8; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[1\]~16'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.878 ns" { SPI_SI gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]~16 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.370 ns) 7.595 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[1\]~17 3 COMB LCCOMB_X31_Y12_N22 10 " "Info: 3: + IC(0.382 ns) + CELL(0.370 ns) = 7.595 ns; Loc. = LCCOMB_X31_Y12_N22; Fanout = 10; COMB Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[1\]~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.752 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]~16 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]~17 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.097 ns) + CELL(0.650 ns) 9.342 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata~26 4 COMB LCCOMB_X33_Y12_N2 1 " "Info: 4: + IC(1.097 ns) + CELL(0.650 ns) = 9.342 ns; Loc. = LCCOMB_X33_Y12_N2; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata~26'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.747 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]~17 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~26 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/SPI_REGS.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.624 ns) 10.331 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata~27 5 COMB LCCOMB_X33_Y12_N4 1 " "Info: 5: + IC(0.365 ns) + CELL(0.624 ns) = 10.331 ns; Loc. = LCCOMB_X33_Y12_N4; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata~27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~26 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~27 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/SPI_REGS.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.624 ns) 11.959 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata~28 6 COMB LCCOMB_X32_Y12_N24 1 " "Info: 6: + IC(1.004 ns) + CELL(0.624 ns) = 11.959 ns; Loc. = LCCOMB_X32_Y12_N24; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata~28'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.628 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~27 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~28 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/SPI_REGS.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 12.067 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[2\] 7 REG LCFF_X32_Y12_N25 3 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 12.067 ns; Loc. = LCFF_X32_Y12_N25; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~28 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.547 ns ( 29.39 % ) " "Info: Total cell delay = 3.547 ns ( 29.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.520 ns ( 70.61 % ) " "Info: Total interconnect delay = 8.520 ns ( 70.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.067 ns" { SPI_SI gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]~16 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]~17 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~26 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~27 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~28 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.067 ns" { SPI_SI {} SPI_SI~combout {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]~16 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]~17 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~26 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~27 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~28 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] {} } { 0.000ns 0.000ns 5.672ns 0.382ns 1.097ns 0.365ns 1.004ns 0.000ns } { 0.000ns 0.965ns 0.206ns 0.370ns 0.650ns 0.624ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "SPI_REGS.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SPI_SCK destination 2.840 ns - Shortest register " "Info: - Shortest clock path from clock \"SPI_SCK\" to destination register is 2.840 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns SPI_SCK 1 CLK PIN_27 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_27; Fanout = 1; CLK Node = 'SPI_SCK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_SCK } "NODE_NAME" } } { "Cyclops.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 288 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns SPI_SCK~clkctrl 2 COMB CLKCTRL_G0 40 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G0; Fanout = 40; COMB Node = 'SPI_SCK~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { SPI_SCK SPI_SCK~clkctrl } "NODE_NAME" } } { "Cyclops.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 288 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 2.840 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[2\] 3 REG LCFF_X32_Y12_N25 3 " "Info: 3: + IC(0.908 ns) + CELL(0.666 ns) = 2.840 ns; Loc. = LCFF_X32_Y12_N25; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 63.24 % ) " "Info: Total cell delay = 1.796 ns ( 63.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.044 ns ( 36.76 % ) " "Info: Total interconnect delay = 1.044 ns ( 36.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.840 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] {} } { 0.000ns 0.000ns 0.136ns 0.908ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.067 ns" { SPI_SI gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]~16 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]~17 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~26 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~27 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~28 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.067 ns" { SPI_SI {} SPI_SI~combout {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]~16 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]~17 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~26 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~27 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~28 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] {} } { 0.000ns 0.000ns 5.672ns 0.382ns 1.097ns 0.365ns 1.004ns 0.000ns } { 0.000ns 0.965ns 0.206ns 0.370ns 0.650ns 0.624ns 0.624ns 0.108ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.840 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] {} } { 0.000ns 0.000ns 0.136ns 0.908ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "IF_clk DEBUG_LED0 led_blinker:BLINK_D1\|led_timer\[7\] 16.726 ns register " "Info: tco from clock \"IF_clk\" to destination pin \"DEBUG_LED0\" through register \"led_blinker:BLINK_D1\|led_timer\[7\]\" is 16.726 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IF_clk source 2.882 ns + Longest register " "Info: + Longest clock path from clock \"IF_clk\" to source register is 2.882 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns IF_clk 1 CLK PIN_23 4 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 4; CLK Node = 'IF_clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF_clk } "NODE_NAME" } } { "Cyclops.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns IF_clk~clkctrl 2 COMB CLKCTRL_G2 2523 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 2523; COMB Node = 'IF_clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { IF_clk IF_clk~clkctrl } "NODE_NAME" } } { "Cyclops.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.937 ns) + CELL(0.666 ns) 2.882 ns led_blinker:BLINK_D1\|led_timer\[7\] 3 REG LCFF_X14_Y2_N21 3 " "Info: 3: + IC(0.937 ns) + CELL(0.666 ns) = 2.882 ns; Loc. = LCFF_X14_Y2_N21; Fanout = 3; REG Node = 'led_blinker:BLINK_D1\|led_timer\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { IF_clk~clkctrl led_blinker:BLINK_D1|led_timer[7] } "NODE_NAME" } } { "led_blinker.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/led_blinker.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 62.66 % ) " "Info: Total cell delay = 1.806 ns ( 62.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.076 ns ( 37.34 % ) " "Info: Total interconnect delay = 1.076 ns ( 37.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.882 ns" { IF_clk IF_clk~clkctrl led_blinker:BLINK_D1|led_timer[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.882 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} led_blinker:BLINK_D1|led_timer[7] {} } { 0.000ns 0.000ns 0.139ns 0.937ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "led_blinker.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/led_blinker.v" 35 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.540 ns + Longest register pin " "Info: + Longest register to pin delay is 13.540 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns led_blinker:BLINK_D1\|led_timer\[7\] 1 REG LCFF_X14_Y2_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y2_N21; Fanout = 3; REG Node = 'led_blinker:BLINK_D1\|led_timer\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { led_blinker:BLINK_D1|led_timer[7] } "NODE_NAME" } } { "led_blinker.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/led_blinker.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.482 ns) + CELL(0.534 ns) 1.016 ns led_blinker:BLINK_D1\|Equal0~1 2 COMB LCCOMB_X14_Y2_N2 2 " "Info: 2: + IC(0.482 ns) + CELL(0.534 ns) = 1.016 ns; Loc. = LCCOMB_X14_Y2_N2; Fanout = 2; COMB Node = 'led_blinker:BLINK_D1\|Equal0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.016 ns" { led_blinker:BLINK_D1|led_timer[7] led_blinker:BLINK_D1|Equal0~1 } "NODE_NAME" } } { "led_blinker.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/led_blinker.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.718 ns) + CELL(0.615 ns) 2.349 ns led_blinker:BLINK_D1\|Equal0~2 3 COMB LCCOMB_X13_Y2_N16 3 " "Info: 3: + IC(0.718 ns) + CELL(0.615 ns) = 2.349 ns; Loc. = LCCOMB_X13_Y2_N16; Fanout = 3; COMB Node = 'led_blinker:BLINK_D1\|Equal0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { led_blinker:BLINK_D1|Equal0~1 led_blinker:BLINK_D1|Equal0~2 } "NODE_NAME" } } { "led_blinker.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/led_blinker.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.370 ns) 3.442 ns led_blinker:BLINK_D1\|LessThan2~1 4 COMB LCCOMB_X13_Y1_N16 1 " "Info: 4: + IC(0.723 ns) + CELL(0.370 ns) = 3.442 ns; Loc. = LCCOMB_X13_Y1_N16; Fanout = 1; COMB Node = 'led_blinker:BLINK_D1\|LessThan2~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.093 ns" { led_blinker:BLINK_D1|Equal0~2 led_blinker:BLINK_D1|LessThan2~1 } "NODE_NAME" } } { "led_blinker.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/led_blinker.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.370 ns) 4.834 ns led_blinker:BLINK_D1\|led_off~18 5 COMB LCCOMB_X15_Y1_N12 1 " "Info: 5: + IC(1.022 ns) + CELL(0.370 ns) = 4.834 ns; Loc. = LCCOMB_X15_Y1_N12; Fanout = 1; COMB Node = 'led_blinker:BLINK_D1\|led_off~18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.392 ns" { led_blinker:BLINK_D1|LessThan2~1 led_blinker:BLINK_D1|led_off~18 } "NODE_NAME" } } { "led_blinker.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/led_blinker.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.656 ns) + CELL(0.206 ns) 5.696 ns led_blinker:BLINK_D1\|led_off~19 6 COMB LCCOMB_X16_Y1_N10 1 " "Info: 6: + IC(0.656 ns) + CELL(0.206 ns) = 5.696 ns; Loc. = LCCOMB_X16_Y1_N10; Fanout = 1; COMB Node = 'led_blinker:BLINK_D1\|led_off~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { led_blinker:BLINK_D1|led_off~18 led_blinker:BLINK_D1|led_off~19 } "NODE_NAME" } } { "led_blinker.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/led_blinker.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.651 ns) 6.738 ns led_blinker:BLINK_D1\|led_off~25 7 COMB LCCOMB_X16_Y1_N14 1 " "Info: 7: + IC(0.391 ns) + CELL(0.651 ns) = 6.738 ns; Loc. = LCCOMB_X16_Y1_N14; Fanout = 1; COMB Node = 'led_blinker:BLINK_D1\|led_off~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { led_blinker:BLINK_D1|led_off~19 led_blinker:BLINK_D1|led_off~25 } "NODE_NAME" } } { "led_blinker.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/led_blinker.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.585 ns) + CELL(0.319 ns) 7.642 ns led_blinker:BLINK_D1\|led_off~26 8 COMB LCCOMB_X15_Y1_N10 1 " "Info: 8: + IC(0.585 ns) + CELL(0.319 ns) = 7.642 ns; Loc. = LCCOMB_X15_Y1_N10; Fanout = 1; COMB Node = 'led_blinker:BLINK_D1\|led_off~26'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { led_blinker:BLINK_D1|led_off~25 led_blinker:BLINK_D1|led_off~26 } "NODE_NAME" } } { "led_blinker.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/led_blinker.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.632 ns) + CELL(3.266 ns) 13.540 ns DEBUG_LED0 9 PIN PIN_187 0 " "Info: 9: + IC(2.632 ns) + CELL(3.266 ns) = 13.540 ns; Loc. = PIN_187; Fanout = 0; PIN Node = 'DEBUG_LED0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.898 ns" { led_blinker:BLINK_D1|led_off~26 DEBUG_LED0 } "NODE_NAME" } } { "Cyclops.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 254 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.331 ns ( 46.76 % ) " "Info: Total cell delay = 6.331 ns ( 46.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.209 ns ( 53.24 % ) " "Info: Total interconnect delay = 7.209 ns ( 53.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.540 ns" { led_blinker:BLINK_D1|led_timer[7] led_blinker:BLINK_D1|Equal0~1 led_blinker:BLINK_D1|Equal0~2 led_blinker:BLINK_D1|LessThan2~1 led_blinker:BLINK_D1|led_off~18 led_blinker:BLINK_D1|led_off~19 led_blinker:BLINK_D1|led_off~25 led_blinker:BLINK_D1|led_off~26 DEBUG_LED0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.540 ns" { led_blinker:BLINK_D1|led_timer[7] {} led_blinker:BLINK_D1|Equal0~1 {} led_blinker:BLINK_D1|Equal0~2 {} led_blinker:BLINK_D1|LessThan2~1 {} led_blinker:BLINK_D1|led_off~18 {} led_blinker:BLINK_D1|led_off~19 {} led_blinker:BLINK_D1|led_off~25 {} led_blinker:BLINK_D1|led_off~26 {} DEBUG_LED0 {} } { 0.000ns 0.482ns 0.718ns 0.723ns 1.022ns 0.656ns 0.391ns 0.585ns 2.632ns } { 0.000ns 0.534ns 0.615ns 0.370ns 0.370ns 0.206ns 0.651ns 0.319ns 3.266ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.882 ns" { IF_clk IF_clk~clkctrl led_blinker:BLINK_D1|led_timer[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.882 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} led_blinker:BLINK_D1|led_timer[7] {} } { 0.000ns 0.000ns 0.139ns 0.937ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.540 ns" { led_blinker:BLINK_D1|led_timer[7] led_blinker:BLINK_D1|Equal0~1 led_blinker:BLINK_D1|Equal0~2 led_blinker:BLINK_D1|LessThan2~1 led_blinker:BLINK_D1|led_off~18 led_blinker:BLINK_D1|led_off~19 led_blinker:BLINK_D1|led_off~25 led_blinker:BLINK_D1|led_off~26 DEBUG_LED0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.540 ns" { led_blinker:BLINK_D1|led_timer[7] {} led_blinker:BLINK_D1|Equal0~1 {} led_blinker:BLINK_D1|Equal0~2 {} led_blinker:BLINK_D1|LessThan2~1 {} led_blinker:BLINK_D1|led_off~18 {} led_blinker:BLINK_D1|led_off~19 {} led_blinker:BLINK_D1|led_off~25 {} led_blinker:BLINK_D1|led_off~26 {} DEBUG_LED0 {} } { 0.000ns 0.482ns 0.718ns 0.723ns 1.022ns 0.656ns 0.391ns 0.585ns 2.632ns } { 0.000ns 0.534ns 0.615ns 0.370ns 0.370ns 0.206ns 0.651ns 0.319ns 3.266ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SDOBACK FX2_PE1 9.395 ns Longest " "Info: Longest tpd from source pin \"SDOBACK\" to destination pin \"FX2_PE1\" is 9.395 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns SDOBACK 1 PIN PIN_4 1 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_4; Fanout = 1; PIN Node = 'SDOBACK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDOBACK } "NODE_NAME" } } { "Cyclops.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 301 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.244 ns) + CELL(3.136 ns) 9.395 ns FX2_PE1 2 PIN PIN_3 0 " "Info: 2: + IC(5.244 ns) + CELL(3.136 ns) = 9.395 ns; Loc. = PIN_3; Fanout = 0; PIN Node = 'FX2_PE1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.380 ns" { SDOBACK FX2_PE1 } "NODE_NAME" } } { "Cyclops.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 298 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.151 ns ( 44.18 % ) " "Info: Total cell delay = 4.151 ns ( 44.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.244 ns ( 55.82 % ) " "Info: Total interconnect delay = 5.244 ns ( 55.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.395 ns" { SDOBACK FX2_PE1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.395 ns" { SDOBACK {} SDOBACK~combout {} FX2_PE1 {} } { 0.000ns 0.000ns 5.244ns } { 0.000ns 1.015ns 3.136ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "I2S_rcv:J_IQ\|bc0 C5 IF_clk -0.959 ns register " "Info: th for register \"I2S_rcv:J_IQ\|bc0\" (data pin = \"C5\", clock pin = \"IF_clk\") is -0.959 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IF_clk destination 2.863 ns + Longest register " "Info: + Longest clock path from clock \"IF_clk\" to destination register is 2.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns IF_clk 1 CLK PIN_23 4 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 4; CLK Node = 'IF_clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF_clk } "NODE_NAME" } } { "Cyclops.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns IF_clk~clkctrl 2 COMB CLKCTRL_G2 2523 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 2523; COMB Node = 'IF_clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { IF_clk IF_clk~clkctrl } "NODE_NAME" } } { "Cyclops.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.666 ns) 2.863 ns I2S_rcv:J_IQ\|bc0 3 REG LCFF_X23_Y16_N13 1 " "Info: 3: + IC(0.918 ns) + CELL(0.666 ns) = 2.863 ns; Loc. = LCFF_X23_Y16_N13; Fanout = 1; REG Node = 'I2S_rcv:J_IQ\|bc0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { IF_clk~clkctrl I2S_rcv:J_IQ|bc0 } "NODE_NAME" } } { "common/I2S_rcv.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/I2S_rcv.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.08 % ) " "Info: Total cell delay = 1.806 ns ( 63.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.057 ns ( 36.92 % ) " "Info: Total interconnect delay = 1.057 ns ( 36.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { IF_clk IF_clk~clkctrl I2S_rcv:J_IQ|bc0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} I2S_rcv:J_IQ|bc0 {} } { 0.000ns 0.000ns 0.139ns 0.918ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "common/I2S_rcv.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/I2S_rcv.v" 39 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.128 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.128 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns C5 1 CLK PIN_24 4 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'C5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C5 } "NODE_NAME" } } { "Cyclops.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 266 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.684 ns) + CELL(0.206 ns) 4.020 ns I2S_rcv:J_IQ\|bc0~feeder 2 COMB LCCOMB_X23_Y16_N12 1 " "Info: 2: + IC(2.684 ns) + CELL(0.206 ns) = 4.020 ns; Loc. = LCCOMB_X23_Y16_N12; Fanout = 1; COMB Node = 'I2S_rcv:J_IQ\|bc0~feeder'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.890 ns" { C5 I2S_rcv:J_IQ|bc0~feeder } "NODE_NAME" } } { "common/I2S_rcv.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/I2S_rcv.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.128 ns I2S_rcv:J_IQ\|bc0 3 REG LCFF_X23_Y16_N13 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 4.128 ns; Loc. = LCFF_X23_Y16_N13; Fanout = 1; REG Node = 'I2S_rcv:J_IQ\|bc0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { I2S_rcv:J_IQ|bc0~feeder I2S_rcv:J_IQ|bc0 } "NODE_NAME" } } { "common/I2S_rcv.v" "" { Text "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/I2S_rcv.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.444 ns ( 34.98 % ) " "Info: Total cell delay = 1.444 ns ( 34.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.684 ns ( 65.02 % ) " "Info: Total interconnect delay = 2.684 ns ( 65.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.128 ns" { C5 I2S_rcv:J_IQ|bc0~feeder I2S_rcv:J_IQ|bc0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.128 ns" { C5 {} C5~combout {} I2S_rcv:J_IQ|bc0~feeder {} I2S_rcv:J_IQ|bc0 {} } { 0.000ns 0.000ns 2.684ns 0.000ns } { 0.000ns 1.130ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { IF_clk IF_clk~clkctrl I2S_rcv:J_IQ|bc0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} I2S_rcv:J_IQ|bc0 {} } { 0.000ns 0.000ns 0.139ns 0.918ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.128 ns" { C5 I2S_rcv:J_IQ|bc0~feeder I2S_rcv:J_IQ|bc0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.128 ns" { C5 {} C5~combout {} I2S_rcv:J_IQ|bc0~feeder {} I2S_rcv:J_IQ|bc0 {} } { 0.000ns 0.000ns 2.684ns 0.000ns } { 0.000ns 1.130ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 7 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "160 " "Info: Peak virtual memory: 160 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 28 15:19:57 2009 " "Info: Processing ended: Fri Aug 28 15:19:57 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
