--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\ISE\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n 3
-fastpaths -xml System.twx System.ncd -o System.twr System.pcf -ucf System.ucf

Design file:              System.ncd
Physical constraint file: System.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
data_ready  |    4.601(R)|   -1.207(R)|clk_BUFGP         |   0.000|
ramdata<0>  |    2.291(R)|   -0.029(R)|clk_BUFGP         |   0.000|
ramdata<1>  |    2.145(R)|    0.840(R)|clk_BUFGP         |   0.000|
ramdata<2>  |    2.826(R)|    0.063(R)|clk_BUFGP         |   0.000|
ramdata<3>  |    2.443(R)|    0.120(R)|clk_BUFGP         |   0.000|
ramdata<4>  |    1.861(R)|    0.646(R)|clk_BUFGP         |   0.000|
ramdata<5>  |    1.568(R)|    0.686(R)|clk_BUFGP         |   0.000|
ramdata<6>  |    2.133(R)|    0.060(R)|clk_BUFGP         |   0.000|
ramdata<7>  |    2.706(R)|    0.368(R)|clk_BUFGP         |   0.000|
ramdata<8>  |    2.058(R)|    0.046(R)|clk_BUFGP         |   0.000|
ramdata<9>  |    2.212(R)|    0.010(R)|clk_BUFGP         |   0.000|
ramdata<10> |    1.541(R)|    0.774(R)|clk_BUFGP         |   0.000|
ramdata<11> |    1.974(R)|    0.496(R)|clk_BUFGP         |   0.000|
ramdata<12> |    1.392(R)|    1.060(R)|clk_BUFGP         |   0.000|
ramdata<13> |    2.236(R)|    0.455(R)|clk_BUFGP         |   0.000|
ramdata<14> |    1.841(R)|    0.570(R)|clk_BUFGP         |   0.000|
ramdata<15> |    2.661(R)|    0.449(R)|clk_BUFGP         |   0.000|
rst         |    5.559(R)|   -1.135(R)|clk_BUFGP         |   0.000|
tbre        |    6.400(R)|   -2.626(R)|clk_BUFGP         |   0.000|
tsre        |    5.651(R)|   -2.027(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ramdata<0>  |    9.831(R)|clk_BUFGP         |   0.000|
ramdata<1>  |    9.852(R)|clk_BUFGP         |   0.000|
ramdata<2>  |    9.614(R)|clk_BUFGP         |   0.000|
ramdata<3>  |    9.579(R)|clk_BUFGP         |   0.000|
ramdata<4>  |   10.147(R)|clk_BUFGP         |   0.000|
ramdata<5>  |    9.320(R)|clk_BUFGP         |   0.000|
ramdata<6>  |   10.126(R)|clk_BUFGP         |   0.000|
ramdata<7>  |   10.123(R)|clk_BUFGP         |   0.000|
ramdata<8>  |   10.375(R)|clk_BUFGP         |   0.000|
ramdata<9>  |    9.603(R)|clk_BUFGP         |   0.000|
ramdata<10> |    9.052(R)|clk_BUFGP         |   0.000|
ramdata<11> |    9.619(R)|clk_BUFGP         |   0.000|
ramdata<12> |    9.873(R)|clk_BUFGP         |   0.000|
ramdata<13> |    9.875(R)|clk_BUFGP         |   0.000|
ramdata<14> |    8.885(R)|clk_BUFGP         |   0.000|
ramdata<15> |    8.892(R)|clk_BUFGP         |   0.000|
ramen       |    8.350(R)|clk_BUFGP         |   0.000|
ramoe       |    8.621(R)|clk_BUFGP         |   0.000|
ramwe       |    8.681(R)|clk_BUFGP         |   0.000|
rdn         |   10.569(R)|clk_BUFGP         |   0.000|
wrn         |   10.893(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.050|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock scan
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
scan           |    2.279|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Dec 06 01:08:30 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 212 MB



