read -sv run_verilog_mid/adder_32b_19_50_eee9ee937a5fa4306c547ec55431330d.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_19_50_eee9ee937a5fa4306c547ec55431330d_yosys.v
