Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/suncio/Desktop/lab of jz/MyMIPS/openmips_min_sopc_tb_isim_beh.exe" -prj "C:/Users/suncio/Desktop/lab of jz/MyMIPS/openmips_min_sopc_tb_beh.prj" "work.openmips_min_sopc_tb" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/suncio/Desktop/lab of jz/MyMIPS/regfile.v" into library work
Analyzing Verilog file "C:/Users/suncio/Desktop/lab of jz/MyMIPS/pc_reg.v" into library work
Analyzing Verilog file "C:/Users/suncio/Desktop/lab of jz/MyMIPS/mem_wb.v" into library work
Analyzing Verilog file "C:/Users/suncio/Desktop/lab of jz/MyMIPS/mem.v" into library work
Analyzing Verilog file "C:/Users/suncio/Desktop/lab of jz/MyMIPS/LLbit_reg.v" into library work
Analyzing Verilog file "C:/Users/suncio/Desktop/lab of jz/MyMIPS/if_id.v" into library work
Analyzing Verilog file "C:/Users/suncio/Desktop/lab of jz/MyMIPS/id_ex.v" into library work
Analyzing Verilog file "C:/Users/suncio/Desktop/lab of jz/MyMIPS/id.v" into library work
Analyzing Verilog file "C:/Users/suncio/Desktop/lab of jz/MyMIPS/hilo_reg.v" into library work
Analyzing Verilog file "C:/Users/suncio/Desktop/lab of jz/MyMIPS/ex_mem.v" into library work
Analyzing Verilog file "C:/Users/suncio/Desktop/lab of jz/MyMIPS/ex.v" into library work
Analyzing Verilog file "C:/Users/suncio/Desktop/lab of jz/MyMIPS/div.v" into library work
Analyzing Verilog file "C:/Users/suncio/Desktop/lab of jz/MyMIPS/ctrl.v" into library work
Analyzing Verilog file "C:/Users/suncio/Desktop/lab of jz/MyMIPS/cp0_reg.v" into library work
Analyzing Verilog file "C:/Users/suncio/Desktop/lab of jz/MyMIPS/openmips.v" into library work
Analyzing Verilog file "C:/Users/suncio/Desktop/lab of jz/MyMIPS/inst_rom.v" into library work
Analyzing Verilog file "C:/Users/suncio/Desktop/lab of jz/MyMIPS/data_ram.v" into library work
Analyzing Verilog file "C:/Users/suncio/Desktop/lab of jz/MyMIPS/openmips_min_sopc.v" into library work
Analyzing Verilog file "C:/Users/suncio/Desktop/lab of jz/MyMIPS/openmips_min_sopc_tb.v" into library work
Analyzing Verilog file "D:/XiLinxISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/suncio/Desktop/lab of jz/MyMIPS/openmips_min_sopc_tb.v" Line 53: Port view_en is not connected to this instance
Completed static elaboration
Compiling module pc_reg
Compiling module if_id
Compiling module id
Compiling module regfile
Compiling module id_ex
Compiling module ex
Compiling module ex_mem
Compiling module mem
Compiling module mem_wb
Compiling module hilo_reg
Compiling module ctrl
Compiling module div
Compiling module LLbit_reg
Compiling module cp0_reg
Compiling module openmips
Compiling module inst_rom
Compiling module data_ram
Compiling module openmips_min_sopc
Compiling module openmips_min_sopc_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 6 sub-compilation(s) to finish...
Compiled 20 Verilog Units
Built simulation executable C:/Users/suncio/Desktop/lab of jz/MyMIPS/openmips_min_sopc_tb_isim_beh.exe
Fuse Memory Usage: 32528 KB
Fuse CPU Usage: 1030 ms
