library ieee;
	use ieee.std_logic_1164.all;
	use ieee.numeric_std.all;

entity Toplevel is
port (
	rst		: in	std_logic;
	clk		: in	std_logic;
	rxs	:	in std_logic;
	hex0	: out	std_logic_vector(6 downto 0);
	hex1	: out	std_logic_vector(6 downto 0);
	hex2	: out	std_logic_vector(6 downto 0);
	hex3	: out	std_logic_vector(6 downto 0);
	hex4	: out	std_logic_vector(6 downto 0);
	hex5	: out	std_logic_vector(6 downto 0);
	led	: out std_logic
	);
end entity;

architecture rtl of Toplevel is
begin
end architecture;