{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 15 22:36:39 2010 " "Info: Processing started: Mon Nov 15 22:36:39 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga -c vga " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vga/aph/aph/aph/aph/quartus_projects/ram/ram.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /vga/aph/aph/aph/aph/quartus_projects/ram/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Info: Found design unit 1: ram-SYN" {  } { { "../RAM/ram.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/RAM/ram.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Info: Found entity 1: ram" {  } { { "../RAM/ram.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/RAM/ram.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vga/aph/aph/aph/aph/quartus_projects/vga.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /vga/aph/aph/aph/aph/quartus_projects/vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-behav " "Info: Found design unit 1: vga-behav" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Info: Found entity 1: vga" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vga/aph/aph/aph/aph/quartus_projects/rom/rom.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /vga/aph/aph/aph/aph/quartus_projects/rom/rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Info: Found design unit 1: rom-SYN" {  } { { "../ROM/rom.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/ROM/rom.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Info: Found entity 1: rom" {  } { { "../ROM/rom.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/ROM/rom.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga " "Info: Elaborating entity \"vga\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vga_sync vga.vhd(26) " "Warning (10540): VHDL Signal Declaration warning at vga.vhd(26): used explicit default value for signal \"vga_sync\" because signal was never assigned a value" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vga_blank vga.vhd(27) " "Warning (10540): VHDL Signal Declaration warning at vga.vhd(27): used explicit default value for signal \"vga_blank\" because signal was never assigned a value" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vertikal_citac_line vga.vhd(66) " "Warning (10036): Verilog HDL or VHDL warning at vga.vhd(66): object \"vertikal_citac_line\" assigned a value but never read" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ram_data vga.vhd(82) " "Warning (10541): VHDL Signal Declaration warning at vga.vhd(82): used implicit default value for signal \"ram_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 82 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rom_out vga.vhd(82) " "Warning (10036): Verilog HDL or VHDL warning at vga.vhd(82): object \"rom_out\" assigned a value but never read" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pomocny_inkr vga.vhd(91) " "Warning (10036): Verilog HDL or VHDL warning at vga.vhd(91): object \"pomocny_inkr\" assigned a value but never read" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cela_radka_r vga.vhd(107) " "Warning (10631): VHDL Process Statement warning at vga.vhd(107): inferring latch(es) for signal or variable \"cela_radka_r\", which holds its previous value in one or more paths through the process" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cela_radka_g vga.vhd(107) " "Warning (10631): VHDL Process Statement warning at vga.vhd(107): inferring latch(es) for signal or variable \"cela_radka_g\", which holds its previous value in one or more paths through the process" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cela_radka_b vga.vhd(107) " "Warning (10631): VHDL Process Statement warning at vga.vhd(107): inferring latch(es) for signal or variable \"cela_radka_b\", which holds its previous value in one or more paths through the process" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[0\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[0\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[1\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[1\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[2\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[2\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[3\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[3\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[4\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[4\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[5\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[5\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[6\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[6\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[7\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[7\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[8\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[8\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[9\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[9\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[10\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[10\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[11\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[11\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[12\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[12\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[13\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[13\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[14\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[14\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[15\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[15\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[16\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[16\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[17\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[17\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[18\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[18\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[19\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[19\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[20\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[20\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[21\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[21\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[22\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[22\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[23\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[23\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[24\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[24\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[25\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[25\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[26\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[26\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[27\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[27\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[28\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[28\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[29\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[29\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[30\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[30\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[31\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[31\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[32\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[32\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[33\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[33\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[34\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[34\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[35\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[35\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[36\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[36\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[37\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[37\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[38\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[38\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[39\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[39\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[40\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[40\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[41\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[41\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[42\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[42\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[43\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[43\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[44\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[44\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[45\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[45\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[46\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[46\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[47\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[47\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[48\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[48\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[49\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[49\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[50\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[50\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[51\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[51\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[52\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[52\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[53\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[53\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[54\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[54\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[55\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[55\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[56\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[56\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[57\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[57\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[58\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[58\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[59\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[59\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[60\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[60\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[61\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[61\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[62\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[62\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[63\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[63\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[64\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[64\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[65\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[65\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[66\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[66\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[67\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[67\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[68\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[68\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[69\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[69\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[70\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[70\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[71\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[71\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[72\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[72\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[73\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[73\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[74\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[74\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[75\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[75\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[76\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[76\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[77\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[77\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[78\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[78\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[79\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[79\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[80\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[80\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[81\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[81\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[82\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[82\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[83\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[83\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[84\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[84\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[85\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[85\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[86\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[86\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[87\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[87\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[88\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[88\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[89\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[89\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[90\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[90\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[91\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[91\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[92\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[92\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[93\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[93\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[94\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[94\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[95\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[95\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[96\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[96\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[97\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[97\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[98\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[98\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[99\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[99\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[100\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[100\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[101\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[101\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[102\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[102\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[103\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[103\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[104\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[104\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[105\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[105\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[106\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[106\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[107\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[107\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[108\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[108\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[109\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[109\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[110\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[110\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[111\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[111\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[112\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[112\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[113\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[113\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[114\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[114\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[115\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[115\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[116\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[116\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[117\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[117\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[118\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[118\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[119\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[119\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[120\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[120\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[121\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[121\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[122\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[122\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[123\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[123\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[124\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[124\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[125\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[125\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[126\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[126\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[127\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[127\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[128\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[128\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[129\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[129\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[130\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[130\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[131\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[131\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[132\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[132\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[133\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[133\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[134\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[134\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[135\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[135\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[136\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[136\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[137\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[137\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[138\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[138\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[139\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[139\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[140\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[140\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[141\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[141\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[142\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[142\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[143\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[143\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[144\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[144\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[145\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[145\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[146\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[146\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[147\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[147\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[148\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[148\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[149\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[149\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[150\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[150\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[151\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[151\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[152\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[152\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[153\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[153\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[154\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[154\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[155\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[155\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[156\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[156\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[157\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[157\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[158\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[158\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[159\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[159\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[160\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[160\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[161\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[161\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[162\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[162\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[163\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[163\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[164\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[164\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[165\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[165\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[166\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[166\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[167\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[167\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[168\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[168\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[169\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[169\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[170\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[170\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[171\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[171\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[172\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[172\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[173\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[173\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[174\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[174\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[175\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[175\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[176\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[176\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[177\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[177\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[178\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[178\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[179\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[179\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[180\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[180\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[181\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[181\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[182\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[182\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[183\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[183\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[184\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[184\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[185\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[185\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[186\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[186\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[187\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[187\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[188\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[188\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[189\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[189\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[190\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[190\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[191\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[191\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[192\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[192\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[193\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[193\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[194\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[194\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[195\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[195\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[196\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[196\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[197\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[197\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[198\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[198\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[199\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[199\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[200\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[200\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[201\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[201\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[202\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[202\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[203\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[203\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[204\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[204\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[205\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[205\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[206\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[206\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[207\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[207\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[208\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[208\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[209\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[209\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[210\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[210\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[211\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[211\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[212\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[212\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[213\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[213\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[214\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[214\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[215\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[215\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[216\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[216\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[217\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[217\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[218\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[218\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[219\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[219\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[220\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[220\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[221\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[221\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[222\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[222\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[223\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[223\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[224\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[224\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[225\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[225\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[226\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[226\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[227\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[227\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[228\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[228\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[229\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[229\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[230\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[230\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[231\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[231\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[232\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[232\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[233\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[233\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[234\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[234\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[235\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[235\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[236\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[236\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[237\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[237\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[238\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[238\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[239\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[239\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[240\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[240\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[241\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[241\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[242\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[242\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[243\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[243\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[244\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[244\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[245\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[245\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[246\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[246\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[247\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[247\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[248\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[248\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[249\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[249\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[250\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[250\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[251\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[251\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[252\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[252\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[253\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[253\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[254\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[254\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[255\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[255\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[256\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[256\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[257\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[257\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[258\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[258\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[259\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[259\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[260\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[260\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[261\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[261\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[262\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[262\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[263\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[263\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[264\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[264\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[265\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[265\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[266\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[266\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[267\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[267\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[268\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[268\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[269\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[269\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[270\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[270\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[271\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[271\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[272\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[272\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[273\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[273\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[274\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[274\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[275\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[275\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[276\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[276\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[277\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[277\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[278\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[278\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[279\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[279\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[280\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[280\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[281\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[281\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[282\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[282\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[283\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[283\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[284\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[284\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[285\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[285\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[286\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[286\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[287\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[287\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[288\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[288\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[289\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[289\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[290\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[290\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[291\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[291\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[292\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[292\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[293\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[293\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[294\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[294\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[295\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[295\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[296\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[296\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[297\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[297\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[298\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[298\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[299\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[299\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[300\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[300\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[301\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[301\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[302\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[302\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[303\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[303\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[304\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[304\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[305\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[305\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[306\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[306\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[307\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[307\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[308\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[308\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[309\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[309\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[310\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[310\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[311\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[311\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[312\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[312\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[313\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[313\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[314\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[314\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[315\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[315\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[316\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[316\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[317\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[317\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[318\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[318\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[319\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[319\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[320\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[320\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[321\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[321\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[322\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[322\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[323\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[323\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[324\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[324\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[325\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[325\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[326\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[326\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[327\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[327\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[328\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[328\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[329\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[329\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[330\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[330\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[331\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[331\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[332\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[332\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[333\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[333\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[334\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[334\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[335\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[335\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[336\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[336\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[337\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[337\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[338\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[338\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[339\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[339\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[340\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[340\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[341\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[341\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[342\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[342\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[343\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[343\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[344\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[344\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[345\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[345\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[346\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[346\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[347\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[347\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[348\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[348\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[349\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[349\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[350\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[350\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[351\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[351\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[352\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[352\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[353\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[353\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[354\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[354\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[355\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[355\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[356\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[356\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[357\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[357\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[358\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[358\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[359\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[359\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[360\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[360\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[361\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[361\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[362\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[362\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[363\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[363\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[364\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[364\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[365\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[365\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[366\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[366\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[367\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[367\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[368\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[368\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[369\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[369\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[370\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[370\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[371\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[371\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[372\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[372\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[373\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[373\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[374\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[374\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[375\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[375\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[376\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[376\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[377\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[377\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[378\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[378\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[379\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[379\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[380\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[380\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[381\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[381\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[382\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[382\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[383\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[383\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[384\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[384\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[385\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[385\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[386\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[386\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[387\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[387\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[388\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[388\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[389\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[389\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[390\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[390\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[391\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[391\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[392\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[392\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[393\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[393\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[394\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[394\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[395\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[395\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[396\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[396\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[397\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[397\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[398\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[398\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[399\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[399\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[400\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[400\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[401\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[401\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[402\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[402\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[403\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[403\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[404\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[404\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[405\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[405\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[406\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[406\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[407\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[407\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[408\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[408\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[409\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[409\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[410\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[410\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[411\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[411\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[412\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[412\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[413\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[413\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[414\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[414\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[415\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[415\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[416\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[416\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[417\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[417\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[418\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[418\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[419\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[419\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[420\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[420\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[421\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[421\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[422\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[422\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[423\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[423\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[424\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[424\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[425\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[425\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[426\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[426\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[427\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[427\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[428\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[428\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[429\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[429\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[430\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[430\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[431\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[431\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[432\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[432\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[433\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[433\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[434\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[434\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[435\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[435\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[436\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[436\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[437\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[437\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[438\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[438\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[439\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[439\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[440\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[440\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[441\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[441\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[442\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[442\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[443\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[443\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[444\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[444\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[445\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[445\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[446\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[446\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[447\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[447\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[448\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[448\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[449\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[449\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[450\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[450\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[451\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[451\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[452\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[452\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[453\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[453\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[454\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[454\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[455\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[455\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[456\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[456\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[457\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[457\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[458\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[458\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[459\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[459\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[460\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[460\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[461\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[461\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[462\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[462\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[463\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[463\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[464\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[464\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[465\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[465\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[466\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[466\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[467\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[467\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[468\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[468\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[469\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[469\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[470\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[470\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[471\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[471\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[472\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[472\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[473\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[473\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[474\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[474\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[475\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[475\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[476\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[476\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[477\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[477\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[478\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[478\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[479\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[479\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[480\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[480\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[481\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[481\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[482\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[482\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[483\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[483\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[484\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[484\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[485\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[485\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[486\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[486\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[487\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[487\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[488\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[488\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[489\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[489\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[490\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[490\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[491\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[491\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[492\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[492\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[493\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[493\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[494\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[494\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[495\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[495\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[496\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[496\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[497\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[497\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[498\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[498\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[499\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[499\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[500\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[500\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[501\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[501\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[502\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[502\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[503\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[503\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[504\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[504\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[505\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[505\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[506\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[506\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[507\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[507\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[508\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[508\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[509\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[509\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[510\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[510\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[511\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[511\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[512\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[512\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[513\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[513\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[514\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[514\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[515\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[515\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[516\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[516\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[517\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[517\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[518\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[518\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[519\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[519\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[520\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[520\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[521\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[521\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[522\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[522\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[523\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[523\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[524\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[524\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[525\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[525\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[526\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[526\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[527\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[527\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[528\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[528\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[529\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[529\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[530\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[530\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[531\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[531\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[532\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[532\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[533\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[533\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[534\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[534\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[535\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[535\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[536\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[536\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[537\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[537\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[538\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[538\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[539\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[539\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[540\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[540\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[541\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[541\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[542\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[542\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[543\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[543\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[544\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[544\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[545\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[545\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[546\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[546\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[547\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[547\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[548\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[548\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[549\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[549\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[550\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[550\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[551\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[551\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[552\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[552\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[553\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[553\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[554\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[554\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[555\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[555\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[556\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[556\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[557\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[557\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[558\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[558\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[559\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[559\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[560\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[560\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[561\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[561\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[562\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[562\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[563\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[563\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[564\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[564\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[565\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[565\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[566\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[566\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[567\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[567\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[568\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[568\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[569\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[569\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[570\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[570\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[571\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[571\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[572\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[572\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[573\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[573\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[574\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[574\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[575\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[575\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[576\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[576\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[577\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[577\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[578\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[578\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[579\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[579\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[580\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[580\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[581\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[581\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[582\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[582\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[583\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[583\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[584\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[584\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[585\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[585\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[586\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[586\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[587\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[587\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[588\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[588\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[589\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[589\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[590\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[590\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[591\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[591\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[592\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[592\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[593\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[593\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[594\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[594\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[595\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[595\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[596\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[596\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[597\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[597\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[598\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[598\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[599\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[599\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[600\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[600\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[601\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[601\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[602\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[602\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[603\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[603\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[604\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[604\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[605\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[605\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[606\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[606\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[607\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[607\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[608\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[608\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[609\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[609\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[610\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[610\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[611\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[611\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[612\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[612\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[613\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[613\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[614\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[614\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[615\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[615\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[616\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[616\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[617\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[617\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[618\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[618\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[619\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[619\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[620\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[620\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[621\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[621\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[622\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[622\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[623\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[623\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[624\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[624\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[625\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[625\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[626\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[626\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[627\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[627\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[628\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[628\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[629\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[629\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[630\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[630\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[631\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[631\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[632\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[632\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[633\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[633\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[634\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[634\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[635\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[635\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[636\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[636\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[637\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[637\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[638\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[638\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_b\[639\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_b\[639\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[12\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[12\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[13\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[13\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[14\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[14\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[15\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[15\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[16\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[16\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[17\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[17\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[18\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[18\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[19\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[19\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[20\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[20\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[21\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[21\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[22\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[22\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[23\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[23\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[24\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[24\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[25\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[25\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[26\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[26\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[27\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[27\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[28\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[28\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[29\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[29\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[30\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[30\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[31\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[31\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[32\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[32\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[33\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[33\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[34\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[34\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[35\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[35\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[36\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[36\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[37\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[37\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[38\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[38\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[39\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[39\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[40\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[40\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[41\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[41\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[42\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[42\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[43\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[43\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[44\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[44\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[45\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[45\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[46\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[46\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[47\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[47\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[48\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[48\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[49\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[49\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[50\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[50\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[51\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[51\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[52\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[52\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[53\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[53\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[54\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[54\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[55\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[55\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[56\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[56\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[57\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[57\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[58\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[58\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[59\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[59\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[60\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[60\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[61\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[61\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[62\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[62\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[63\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[63\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[64\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[64\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[65\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[65\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[66\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[66\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[67\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[67\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[68\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[68\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[69\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[69\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[70\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[70\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[71\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[71\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[72\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[72\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[73\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[73\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[74\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[74\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[75\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[75\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[76\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[76\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[77\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[77\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[78\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[78\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[79\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[79\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[80\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[80\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[81\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[81\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[82\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[82\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[83\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[83\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[84\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[84\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[85\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[85\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[86\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[86\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[87\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[87\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[88\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[88\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[89\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[89\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[90\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[90\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[91\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[91\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[92\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[92\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[93\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[93\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[94\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[94\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[95\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[95\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[96\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[96\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[97\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[97\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[98\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[98\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[99\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[99\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[100\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[100\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[101\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[101\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[102\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[102\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[103\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[103\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[104\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[104\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[105\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[105\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[106\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[106\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[107\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[107\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[108\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[108\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[109\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[109\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[110\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[110\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[111\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[111\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[112\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[112\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[113\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[113\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[114\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[114\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[115\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[115\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[116\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[116\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[117\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[117\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[118\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[118\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[119\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[119\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[120\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[120\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[121\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[121\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[122\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[122\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[123\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[123\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[124\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[124\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[125\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[125\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[126\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[126\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[127\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[127\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[128\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[128\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[129\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[129\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[130\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[130\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[131\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[131\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[132\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[132\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[133\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[133\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[134\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[134\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[135\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[135\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[136\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[136\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[137\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[137\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[138\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[138\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[139\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[139\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[140\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[140\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[141\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[141\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[142\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[142\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[143\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[143\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[144\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[144\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[145\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[145\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[146\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[146\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[147\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[147\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[148\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[148\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[149\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[149\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[150\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[150\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[151\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[151\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[152\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[152\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[153\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[153\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[154\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[154\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[155\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[155\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[156\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[156\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[157\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[157\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[158\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[158\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[159\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[159\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[160\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[160\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[161\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[161\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[162\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[162\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[163\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[163\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[164\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[164\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[165\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[165\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[166\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[166\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[167\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[167\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[168\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[168\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[169\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[169\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[170\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[170\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[171\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[171\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[172\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[172\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[173\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[173\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[174\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[174\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[175\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[175\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[176\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[176\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[177\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[177\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[178\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[178\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[179\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[179\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[180\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[180\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[181\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[181\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[182\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[182\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[183\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[183\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[184\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[184\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[185\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[185\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[186\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[186\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[187\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[187\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[188\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[188\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[189\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[189\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[190\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[190\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[191\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[191\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[192\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[192\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[193\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[193\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[194\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[194\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[195\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[195\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[196\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[196\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[197\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[197\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[198\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[198\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[199\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[199\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[200\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[200\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[201\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[201\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[202\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[202\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[203\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[203\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[204\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[204\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[205\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[205\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[206\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[206\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[207\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[207\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[208\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[208\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[209\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[209\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[210\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[210\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[211\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[211\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[212\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[212\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[213\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[213\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[214\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[214\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[215\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[215\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[216\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[216\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[217\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[217\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[218\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[218\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[219\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[219\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[220\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[220\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[221\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[221\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[222\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[222\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[223\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[223\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[224\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[224\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[225\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[225\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[226\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[226\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[227\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[227\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[228\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[228\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[229\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[229\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[230\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[230\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[231\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[231\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[232\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[232\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[233\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[233\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[234\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[234\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[235\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[235\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[236\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[236\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[237\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[237\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[238\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[238\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[239\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[239\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[240\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[240\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[241\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[241\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[242\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[242\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[243\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[243\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[244\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[244\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[245\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[245\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[246\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[246\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[247\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[247\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[248\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[248\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[249\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[249\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[250\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[250\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[251\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[251\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[252\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[252\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[253\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[253\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[254\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[254\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[255\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[255\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[256\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[256\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[257\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[257\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[258\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[258\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[259\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[259\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[260\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[260\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[261\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[261\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[262\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[262\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[263\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[263\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[264\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[264\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[265\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[265\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[266\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[266\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[267\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[267\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[268\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[268\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[269\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[269\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[270\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[270\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[271\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[271\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[272\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[272\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[273\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[273\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[274\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[274\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[275\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[275\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[276\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[276\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[277\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[277\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[278\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[278\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[279\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[279\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[280\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[280\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[281\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[281\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[282\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[282\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[283\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[283\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[284\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[284\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[285\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[285\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[286\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[286\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[287\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[287\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[288\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[288\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[289\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[289\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[290\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[290\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[291\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[291\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[292\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[292\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[293\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[293\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[294\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[294\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[295\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[295\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[296\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[296\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[297\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[297\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[298\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[298\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[299\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[299\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[300\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[300\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[301\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[301\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[302\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[302\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[303\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[303\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[304\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[304\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[305\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[305\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[306\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[306\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[307\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[307\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[308\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[308\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[309\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[309\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[310\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[310\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[311\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[311\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[312\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[312\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[313\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[313\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[314\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[314\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[315\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[315\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[316\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[316\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[317\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[317\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[318\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[318\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[319\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[319\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[320\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[320\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[321\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[321\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[322\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[322\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[323\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[323\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[324\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[324\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[325\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[325\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[326\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[326\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[327\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[327\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[328\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[328\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[329\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[329\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[330\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[330\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[331\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[331\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[332\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[332\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[333\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[333\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[334\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[334\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[335\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[335\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[336\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[336\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[337\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[337\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[338\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[338\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[339\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[339\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[340\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[340\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[341\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[341\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[342\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[342\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[343\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[343\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[344\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[344\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[345\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[345\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[346\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[346\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[347\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[347\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[348\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[348\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[349\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[349\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[350\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[350\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[351\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[351\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[352\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[352\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[353\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[353\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[354\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[354\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[355\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[355\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[356\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[356\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[357\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[357\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[358\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[358\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[359\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[359\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[360\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[360\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[361\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[361\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[362\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[362\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[363\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[363\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[364\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[364\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[365\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[365\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[366\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[366\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[367\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[367\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[368\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[368\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[369\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[369\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[370\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[370\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[371\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[371\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[372\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[372\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[373\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[373\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[374\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[374\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[375\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[375\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[376\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[376\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[377\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[377\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[378\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[378\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[379\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[379\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[380\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[380\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[381\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[381\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[382\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[382\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[383\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[383\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[384\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[384\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[385\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[385\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[386\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[386\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[387\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[387\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[388\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[388\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[389\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[389\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[390\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[390\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[391\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[391\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[392\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[392\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[393\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[393\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[394\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[394\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[395\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[395\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[396\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[396\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[397\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[397\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[398\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[398\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[399\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[399\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[400\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[400\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[401\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[401\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[402\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[402\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[403\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[403\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[404\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[404\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[405\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[405\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[406\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[406\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[407\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[407\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[408\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[408\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[409\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[409\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[410\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[410\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[411\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[411\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[412\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[412\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[413\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[413\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[414\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[414\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[415\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[415\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[416\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[416\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[417\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[417\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[418\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[418\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[419\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[419\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[420\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[420\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[421\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[421\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[422\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[422\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[423\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[423\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[424\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[424\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[425\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[425\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[426\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[426\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[427\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[427\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[428\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[428\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[429\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[429\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[430\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[430\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[431\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[431\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[432\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[432\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[433\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[433\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[434\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[434\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[435\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[435\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[436\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[436\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[437\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[437\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[438\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[438\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[439\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[439\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[440\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[440\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[441\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[441\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[442\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[442\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[443\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[443\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[444\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[444\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[445\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[445\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[446\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[446\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[447\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[447\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[448\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[448\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[449\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[449\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[450\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[450\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[451\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[451\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[452\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[452\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[453\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[453\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[454\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[454\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[455\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[455\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[456\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[456\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[457\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[457\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[458\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[458\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[459\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[459\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[460\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[460\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[461\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[461\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[462\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[462\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[463\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[463\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[464\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[464\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[465\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[465\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[466\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[466\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[467\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[467\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[468\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[468\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[469\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[469\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[470\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[470\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[471\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[471\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[472\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[472\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[473\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[473\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[474\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[474\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[475\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[475\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[476\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[476\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[477\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[477\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[478\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[478\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[479\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[479\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[480\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[480\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[481\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[481\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[482\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[482\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[483\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[483\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[484\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[484\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[485\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[485\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[486\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[486\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[487\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[487\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[488\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[488\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[489\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[489\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[490\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[490\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[491\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[491\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[492\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[492\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[493\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[493\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[494\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[494\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[495\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[495\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[496\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[496\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[497\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[497\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[498\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[498\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[499\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[499\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[500\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[500\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[501\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[501\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[502\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[502\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[503\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[503\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[504\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[504\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[505\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[505\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[506\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[506\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[507\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[507\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[508\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[508\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[509\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[509\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[510\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[510\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[511\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[511\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[512\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[512\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[513\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[513\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[514\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[514\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[515\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[515\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[516\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[516\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[517\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[517\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[518\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[518\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[519\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[519\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[520\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[520\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[521\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[521\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[522\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[522\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[523\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[523\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[524\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[524\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[525\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[525\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[526\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[526\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[527\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[527\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[528\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[528\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[529\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[529\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[530\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[530\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[531\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[531\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[532\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[532\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[533\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[533\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[534\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[534\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[535\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[535\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[536\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[536\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[537\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[537\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[538\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[538\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[539\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[539\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[540\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[540\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[541\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[541\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[542\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[542\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[543\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[543\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[544\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[544\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[545\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[545\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[546\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[546\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[547\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[547\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[548\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[548\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[549\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[549\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[550\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[550\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[551\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[551\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[552\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[552\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[553\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[553\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[554\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[554\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[555\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[555\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[556\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[556\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[557\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[557\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[558\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[558\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[559\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[559\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[560\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[560\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[561\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[561\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[562\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[562\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[563\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[563\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[564\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[564\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[565\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[565\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[566\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[566\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[567\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[567\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[568\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[568\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[569\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[569\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[570\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[570\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[571\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[571\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[572\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[572\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[573\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[573\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[574\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[574\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[575\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[575\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[576\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[576\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[577\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[577\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[578\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[578\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[579\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[579\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[580\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[580\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[581\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[581\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[582\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[582\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[583\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[583\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[584\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[584\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[585\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[585\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[586\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[586\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[587\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[587\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[588\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[588\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[589\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[589\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[590\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[590\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[591\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[591\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[592\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[592\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[593\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[593\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[594\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[594\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[595\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[595\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[596\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[596\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[597\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[597\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[598\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[598\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[599\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[599\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[600\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[600\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[601\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[601\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[602\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[602\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[603\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[603\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[604\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[604\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[605\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[605\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[606\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[606\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[607\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[607\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[608\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[608\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[609\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[609\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[610\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[610\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[611\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[611\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[612\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[612\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[613\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[613\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[614\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[614\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[615\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[615\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[616\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[616\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[617\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[617\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[618\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[618\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[619\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[619\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[620\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[620\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[621\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[621\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[622\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[622\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[623\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[623\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[624\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[624\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[625\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[625\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[626\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[626\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[627\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[627\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[628\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[628\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[629\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[629\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[630\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[630\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[631\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[631\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[632\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[632\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[633\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[633\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[634\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[634\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[635\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[635\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[636\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[636\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[637\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[637\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[638\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[638\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_g\[639\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_g\[639\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[0\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[0\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[1\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[1\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[2\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[2\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[3\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[3\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[4\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[4\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[5\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[5\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[6\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[6\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[7\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[7\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[8\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[8\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[9\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[9\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[10\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[10\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[11\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[11\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[12\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[12\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[13\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[13\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[14\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[14\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[15\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[15\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[16\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[16\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[17\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[17\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[18\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[18\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[19\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[19\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[20\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[20\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[21\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[21\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[22\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[22\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[23\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[23\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[24\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[24\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[25\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[25\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[26\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[26\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[27\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[27\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[28\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[28\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[29\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[29\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[30\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[30\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[31\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[31\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[32\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[32\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[33\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[33\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[34\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[34\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[35\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[35\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[36\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[36\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[37\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[37\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[38\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[38\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[39\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[39\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[40\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[40\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[41\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[41\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[42\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[42\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[43\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[43\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[44\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[44\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[45\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[45\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[46\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[46\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[47\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[47\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[48\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[48\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[49\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[49\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[50\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[50\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[51\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[51\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[52\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[52\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[53\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[53\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[54\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[54\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[55\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[55\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[56\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[56\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[57\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[57\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[58\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[58\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[59\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[59\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[60\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[60\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[61\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[61\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[62\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[62\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[63\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[63\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[64\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[64\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[65\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[65\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[66\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[66\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[67\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[67\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[68\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[68\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[69\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[69\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[70\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[70\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[71\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[71\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[72\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[72\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[73\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[73\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[74\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[74\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[75\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[75\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[76\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[76\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[77\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[77\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[78\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[78\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[79\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[79\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[80\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[80\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[81\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[81\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[82\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[82\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[83\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[83\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[84\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[84\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[85\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[85\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[86\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[86\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[87\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[87\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[88\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[88\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[89\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[89\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[90\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[90\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[91\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[91\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[92\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[92\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[93\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[93\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[94\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[94\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[95\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[95\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[96\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[96\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[97\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[97\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[98\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[98\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[99\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[99\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[100\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[100\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[101\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[101\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[102\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[102\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[103\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[103\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[104\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[104\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[105\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[105\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[106\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[106\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[107\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[107\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[108\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[108\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[109\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[109\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[110\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[110\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[111\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[111\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[112\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[112\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[113\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[113\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[114\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[114\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[115\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[115\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[116\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[116\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[117\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[117\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[118\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[118\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[119\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[119\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[120\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[120\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[121\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[121\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[122\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[122\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[123\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[123\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[124\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[124\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[125\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[125\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[126\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[126\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[127\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[127\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[128\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[128\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[129\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[129\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[130\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[130\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[131\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[131\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[132\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[132\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[133\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[133\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[134\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[134\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[135\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[135\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[136\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[136\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[137\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[137\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[138\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[138\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[139\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[139\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[140\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[140\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[141\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[141\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[142\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[142\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[143\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[143\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[144\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[144\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[145\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[145\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[146\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[146\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[147\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[147\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[148\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[148\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[149\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[149\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[150\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[150\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[151\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[151\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[152\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[152\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[153\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[153\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[154\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[154\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[155\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[155\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[156\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[156\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[157\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[157\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[158\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[158\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[159\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[159\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[160\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[160\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[161\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[161\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[162\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[162\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[163\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[163\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[164\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[164\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[165\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[165\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[166\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[166\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[167\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[167\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[168\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[168\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[169\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[169\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[170\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[170\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[171\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[171\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[172\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[172\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[173\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[173\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[174\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[174\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[175\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[175\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[176\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[176\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[177\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[177\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[178\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[178\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[179\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[179\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[180\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[180\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[181\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[181\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[182\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[182\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[183\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[183\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[184\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[184\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[185\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[185\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[186\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[186\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[187\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[187\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[188\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[188\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[189\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[189\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[190\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[190\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[191\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[191\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[192\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[192\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[193\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[193\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[194\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[194\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[195\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[195\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[196\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[196\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[197\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[197\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[198\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[198\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[199\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[199\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[200\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[200\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[201\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[201\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[202\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[202\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[203\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[203\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[204\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[204\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[205\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[205\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[206\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[206\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[207\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[207\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[208\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[208\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[209\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[209\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[210\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[210\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[211\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[211\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[212\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[212\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[213\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[213\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[214\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[214\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[215\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[215\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[216\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[216\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[217\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[217\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[218\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[218\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[219\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[219\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[220\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[220\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[221\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[221\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[222\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[222\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[223\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[223\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[224\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[224\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[225\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[225\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[226\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[226\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[227\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[227\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[228\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[228\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[229\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[229\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[230\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[230\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[231\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[231\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[232\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[232\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[233\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[233\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[234\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[234\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[235\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[235\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[236\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[236\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[237\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[237\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[238\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[238\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[239\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[239\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[240\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[240\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[241\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[241\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[242\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[242\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[243\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[243\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[244\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[244\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[245\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[245\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[246\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[246\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[247\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[247\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[248\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[248\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[249\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[249\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[250\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[250\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[251\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[251\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[252\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[252\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[253\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[253\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[254\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[254\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[255\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[255\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[256\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[256\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[257\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[257\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[258\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[258\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[259\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[259\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[260\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[260\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[261\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[261\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[262\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[262\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[263\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[263\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[264\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[264\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[265\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[265\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[266\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[266\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[267\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[267\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[268\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[268\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[269\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[269\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[270\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[270\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[271\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[271\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[272\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[272\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[273\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[273\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[274\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[274\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[275\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[275\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[276\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[276\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[277\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[277\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[278\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[278\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[279\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[279\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[280\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[280\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[281\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[281\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[282\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[282\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[283\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[283\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[284\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[284\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[285\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[285\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[286\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[286\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[287\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[287\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[288\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[288\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[289\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[289\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[290\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[290\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[291\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[291\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[292\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[292\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[293\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[293\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[294\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[294\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[295\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[295\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[296\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[296\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[297\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[297\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[298\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[298\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[299\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[299\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[300\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[300\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[301\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[301\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[302\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[302\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[303\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[303\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[304\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[304\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[305\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[305\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[306\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[306\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[307\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[307\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[308\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[308\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[309\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[309\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[310\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[310\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[311\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[311\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[312\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[312\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[313\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[313\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[314\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[314\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[315\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[315\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[316\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[316\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[317\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[317\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[318\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[318\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[319\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[319\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[320\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[320\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[321\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[321\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[322\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[322\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[323\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[323\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[324\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[324\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[325\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[325\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[326\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[326\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[327\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[327\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[328\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[328\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[329\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[329\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[330\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[330\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[331\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[331\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[332\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[332\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[333\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[333\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[334\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[334\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[335\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[335\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[336\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[336\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[337\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[337\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[338\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[338\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[339\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[339\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[340\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[340\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[341\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[341\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[342\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[342\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[343\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[343\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[344\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[344\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[345\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[345\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[346\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[346\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[347\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[347\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[348\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[348\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[349\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[349\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[350\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[350\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[351\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[351\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[352\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[352\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[353\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[353\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[354\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[354\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[355\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[355\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[356\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[356\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[357\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[357\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[358\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[358\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[359\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[359\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[360\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[360\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[361\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[361\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[362\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[362\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[363\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[363\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[364\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[364\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[365\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[365\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[366\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[366\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[367\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[367\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[368\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[368\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[369\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[369\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[370\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[370\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[371\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[371\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[372\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[372\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[373\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[373\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[374\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[374\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[375\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[375\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[376\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[376\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[377\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[377\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[378\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[378\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[379\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[379\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[380\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[380\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[381\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[381\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[382\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[382\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[383\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[383\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[384\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[384\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[385\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[385\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[386\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[386\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[387\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[387\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[388\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[388\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[389\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[389\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[390\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[390\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[391\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[391\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[392\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[392\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[393\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[393\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[394\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[394\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[395\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[395\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[396\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[396\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[397\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[397\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[398\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[398\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[399\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[399\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[400\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[400\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[401\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[401\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[402\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[402\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[403\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[403\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[404\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[404\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[405\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[405\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[406\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[406\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[407\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[407\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[408\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[408\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[409\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[409\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[410\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[410\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[411\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[411\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[412\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[412\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[413\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[413\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[414\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[414\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[415\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[415\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[416\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[416\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[417\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[417\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[418\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[418\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[419\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[419\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[420\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[420\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[421\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[421\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[422\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[422\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[423\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[423\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[424\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[424\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[425\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[425\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[426\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[426\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[427\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[427\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[428\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[428\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[429\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[429\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[430\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[430\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[431\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[431\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[432\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[432\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[433\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[433\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[434\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[434\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[435\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[435\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[436\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[436\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[437\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[437\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[438\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[438\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[439\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[439\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[440\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[440\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[441\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[441\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[442\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[442\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[443\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[443\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[444\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[444\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[445\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[445\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[446\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[446\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[447\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[447\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[448\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[448\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[449\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[449\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[450\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[450\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[451\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[451\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[452\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[452\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[453\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[453\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[454\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[454\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[455\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[455\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[456\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[456\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[457\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[457\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[458\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[458\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[459\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[459\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[460\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[460\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[461\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[461\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[462\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[462\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[463\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[463\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[464\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[464\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[465\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[465\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[466\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[466\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[467\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[467\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[468\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[468\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[469\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[469\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[470\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[470\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[471\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[471\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[472\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[472\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[473\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[473\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[474\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[474\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[475\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[475\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[476\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[476\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[477\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[477\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[478\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[478\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[479\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[479\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[480\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[480\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[481\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[481\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[482\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[482\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[483\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[483\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[484\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[484\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[485\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[485\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[486\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[486\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[487\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[487\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[488\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[488\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[489\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[489\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[490\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[490\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[491\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[491\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[492\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[492\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[493\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[493\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[494\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[494\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[495\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[495\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[496\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[496\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[497\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[497\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[498\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[498\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[499\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[499\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[500\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[500\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[501\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[501\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[502\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[502\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[503\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[503\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[504\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[504\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[505\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[505\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[506\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[506\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[507\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[507\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[508\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[508\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[509\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[509\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[510\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[510\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[511\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[511\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[512\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[512\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[513\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[513\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[514\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[514\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[515\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[515\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[516\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[516\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[517\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[517\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[518\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[518\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[519\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[519\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[520\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[520\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[521\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[521\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[522\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[522\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[523\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[523\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[524\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[524\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[525\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[525\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[526\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[526\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[527\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[527\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[528\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[528\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[529\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[529\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[530\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[530\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[531\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[531\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[532\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[532\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[533\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[533\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[534\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[534\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[535\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[535\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[536\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[536\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[537\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[537\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[538\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[538\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[539\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[539\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[540\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[540\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[541\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[541\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[542\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[542\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[543\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[543\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[544\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[544\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[545\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[545\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[546\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[546\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[547\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[547\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[548\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[548\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[549\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[549\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[550\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[550\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[551\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[551\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[552\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[552\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[553\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[553\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[554\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[554\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[555\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[555\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[556\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[556\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[557\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[557\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[558\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[558\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[559\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[559\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[560\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[560\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[561\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[561\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[562\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[562\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[563\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[563\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[564\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[564\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[565\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[565\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[566\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[566\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[567\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[567\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[568\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[568\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[569\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[569\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[570\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[570\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[571\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[571\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[572\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[572\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[573\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[573\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[574\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[574\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[575\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[575\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[576\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[576\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[577\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[577\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[578\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[578\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[579\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[579\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[580\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[580\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[581\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[581\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[582\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[582\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[583\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[583\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[584\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[584\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[585\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[585\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[586\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[586\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[587\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[587\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[588\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[588\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[589\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[589\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[590\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[590\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[591\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[591\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[592\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[592\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[593\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[593\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[594\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[594\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[595\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[595\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[596\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[596\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[597\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[597\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[598\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[598\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[599\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[599\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[600\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[600\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[601\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[601\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[602\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[602\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[603\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[603\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[604\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[604\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[605\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[605\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[606\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[606\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[607\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[607\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[608\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[608\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[609\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[609\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[610\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[610\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[611\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[611\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[612\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[612\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[613\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[613\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[614\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[614\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[615\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[615\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[616\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[616\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[617\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[617\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[618\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[618\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[619\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[619\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[620\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[620\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[621\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[621\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[622\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[622\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[623\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[623\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[624\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[624\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[625\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[625\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[626\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[626\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[627\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[627\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[628\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[628\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[629\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[629\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[630\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[630\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[631\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[631\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[632\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[632\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[633\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[633\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[634\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[634\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[635\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[635\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[636\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[636\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[637\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[637\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[638\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[638\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cela_radka_r\[639\] vga.vhd(107) " "Info (10041): Inferred latch for \"cela_radka_r\[639\]\" at vga.vhd(107)" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ram_inst " "Info: Elaborating entity \"ram\" for hierarchy \"ram:ram_inst\"" {  } { { "../vga.vhd" "ram_inst" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 354 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:ram_inst\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"ram:ram_inst\|altsyncram:altsyncram_component\"" {  } { { "../RAM/ram.vhd" "altsyncram_component" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/RAM/ram.vhd" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ram_inst\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"ram:ram_inst\|altsyncram:altsyncram_component\"" {  } { { "../RAM/ram.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/RAM/ram.vhd" 89 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ram_inst\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"ram:ram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../ram.hex " "Info: Parameter \"init_file\" = \"../ram.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Info: Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Info: Parameter \"widthad_a\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../RAM/ram.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/RAM/ram.vhd" 89 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g4c1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_g4c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g4c1 " "Info: Found entity 1: altsyncram_g4c1" {  } { { "db/altsyncram_g4c1.tdf" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/DE2/db/altsyncram_g4c1.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g4c1 ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_g4c1:auto_generated " "Info: Elaborating entity \"altsyncram_g4c1\" for hierarchy \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_g4c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Info: Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/DE2/db/decode_1oa.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_g4c1:auto_generated\|decode_1oa:decode3 " "Info: Elaborating entity \"decode_1oa\" for hierarchy \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_g4c1:auto_generated\|decode_1oa:decode3\"" {  } { { "db/altsyncram_g4c1.tdf" "decode3" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/DE2/db/altsyncram_g4c1.tdf" 42 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_g4c1:auto_generated\|decode_1oa:deep_decode " "Info: Elaborating entity \"decode_1oa\" for hierarchy \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_g4c1:auto_generated\|decode_1oa:deep_decode\"" {  } { { "db/altsyncram_g4c1.tdf" "deep_decode" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/DE2/db/altsyncram_g4c1.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hib.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_hib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hib " "Info: Found entity 1: mux_hib" {  } { { "db/mux_hib.tdf" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/DE2/db/mux_hib.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hib ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_g4c1:auto_generated\|mux_hib:mux2 " "Info: Elaborating entity \"mux_hib\" for hierarchy \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_g4c1:auto_generated\|mux_hib:mux2\"" {  } { { "db/altsyncram_g4c1.tdf" "mux2" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/DE2/db/altsyncram_g4c1.tdf" 44 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:rom_inst " "Info: Elaborating entity \"rom\" for hierarchy \"rom:rom_inst\"" {  } { { "../vga.vhd" "rom_inst" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 361 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom:rom_inst\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"rom:rom_inst\|altsyncram:altsyncram_component\"" {  } { { "../ROM/rom.vhd" "altsyncram_component" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/ROM/rom.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:rom_inst\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"rom:rom_inst\|altsyncram:altsyncram_component\"" {  } { { "../ROM/rom.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/ROM/rom.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:rom_inst\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"rom:rom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../rom.hex " "Info: Parameter \"init_file\" = \"../rom.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Info: Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Info: Parameter \"widthad_a\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../ROM/rom.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/ROM/rom.vhd" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j171.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_j171.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j171 " "Info: Found entity 1: altsyncram_j171" {  } { { "db/altsyncram_j171.tdf" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/DE2/db/altsyncram_j171.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j171 rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_j171:auto_generated " "Info: Elaborating entity \"altsyncram_j171\" for hierarchy \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_j171:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_g4c1:auto_generated\|ram_block1a0 " "Warning (14320): Synthesized away node \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_g4c1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_g4c1.tdf" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/DE2/db/altsyncram_g4c1.tdf" 45 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../RAM/ram.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/RAM/ram.vhd" 89 0 0 } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 354 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_g4c1:auto_generated\|ram_block1a1 " "Warning (14320): Synthesized away node \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_g4c1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_g4c1.tdf" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/DE2/db/altsyncram_g4c1.tdf" 65 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../RAM/ram.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/RAM/ram.vhd" 89 0 0 } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 354 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_g4c1:auto_generated\|ram_block1a2 " "Warning (14320): Synthesized away node \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_g4c1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_g4c1.tdf" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/DE2/db/altsyncram_g4c1.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../RAM/ram.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/RAM/ram.vhd" 89 0 0 } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 354 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_g4c1:auto_generated\|ram_block1a3 " "Warning (14320): Synthesized away node \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_g4c1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_g4c1.tdf" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/DE2/db/altsyncram_g4c1.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../RAM/ram.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/RAM/ram.vhd" 89 0 0 } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 354 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_g4c1:auto_generated\|ram_block1a4 " "Warning (14320): Synthesized away node \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_g4c1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_g4c1.tdf" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/DE2/db/altsyncram_g4c1.tdf" 125 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../RAM/ram.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/RAM/ram.vhd" 89 0 0 } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 354 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_g4c1:auto_generated\|ram_block1a5 " "Warning (14320): Synthesized away node \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_g4c1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_g4c1.tdf" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/DE2/db/altsyncram_g4c1.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../RAM/ram.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/RAM/ram.vhd" 89 0 0 } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 354 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_g4c1:auto_generated\|ram_block1a6 " "Warning (14320): Synthesized away node \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_g4c1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_g4c1.tdf" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/DE2/db/altsyncram_g4c1.tdf" 165 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../RAM/ram.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/RAM/ram.vhd" 89 0 0 } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 354 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_g4c1:auto_generated\|ram_block1a7 " "Warning (14320): Synthesized away node \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_g4c1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_g4c1.tdf" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/DE2/db/altsyncram_g4c1.tdf" 185 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../RAM/ram.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/RAM/ram.vhd" 89 0 0 } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 354 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_g4c1:auto_generated\|ram_block1a8 " "Warning (14320): Synthesized away node \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_g4c1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_g4c1.tdf" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/DE2/db/altsyncram_g4c1.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../RAM/ram.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/RAM/ram.vhd" 89 0 0 } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 354 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_g4c1:auto_generated\|ram_block1a9 " "Warning (14320): Synthesized away node \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_g4c1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_g4c1.tdf" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/DE2/db/altsyncram_g4c1.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../RAM/ram.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/RAM/ram.vhd" 89 0 0 } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 354 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_g4c1:auto_generated\|ram_block1a10 " "Warning (14320): Synthesized away node \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_g4c1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_g4c1.tdf" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/DE2/db/altsyncram_g4c1.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../RAM/ram.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/RAM/ram.vhd" 89 0 0 } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 354 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_g4c1:auto_generated\|ram_block1a11 " "Warning (14320): Synthesized away node \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_g4c1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_g4c1.tdf" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/DE2/db/altsyncram_g4c1.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../RAM/ram.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/RAM/ram.vhd" 89 0 0 } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 354 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_g4c1:auto_generated\|ram_block1a12 " "Warning (14320): Synthesized away node \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_g4c1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_g4c1.tdf" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/DE2/db/altsyncram_g4c1.tdf" 285 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../RAM/ram.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/RAM/ram.vhd" 89 0 0 } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 354 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_g4c1:auto_generated\|ram_block1a13 " "Warning (14320): Synthesized away node \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_g4c1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_g4c1.tdf" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/DE2/db/altsyncram_g4c1.tdf" 305 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../RAM/ram.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/RAM/ram.vhd" 89 0 0 } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 354 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_g4c1:auto_generated\|ram_block1a14 " "Warning (14320): Synthesized away node \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_g4c1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_g4c1.tdf" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/DE2/db/altsyncram_g4c1.tdf" 325 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../RAM/ram.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/RAM/ram.vhd" 89 0 0 } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 354 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_g4c1:auto_generated\|ram_block1a15 " "Warning (14320): Synthesized away node \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_g4c1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_g4c1.tdf" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/DE2/db/altsyncram_g4c1.tdf" 345 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../RAM/ram.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/RAM/ram.vhd" 89 0 0 } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 354 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_j171:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_j171:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_j171.tdf" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/DE2/db/altsyncram_j171.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../ROM/rom.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/ROM/rom.vhd" 84 0 0 } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 361 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_j171:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_j171:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_j171.tdf" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/DE2/db/altsyncram_j171.tdf" 54 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../ROM/rom.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/ROM/rom.vhd" 84 0 0 } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 361 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_j171:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_j171:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_j171.tdf" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/DE2/db/altsyncram_j171.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../ROM/rom.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/ROM/rom.vhd" 84 0 0 } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 361 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_j171:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_j171:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_j171.tdf" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/DE2/db/altsyncram_j171.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../ROM/rom.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/ROM/rom.vhd" 84 0 0 } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 361 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_j171:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_j171:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_j171.tdf" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/DE2/db/altsyncram_j171.tdf" 114 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../ROM/rom.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/ROM/rom.vhd" 84 0 0 } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 361 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_j171:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_j171:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_j171.tdf" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/DE2/db/altsyncram_j171.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../ROM/rom.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/ROM/rom.vhd" 84 0 0 } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 361 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_j171:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_j171:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_j171.tdf" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/DE2/db/altsyncram_j171.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../ROM/rom.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/ROM/rom.vhd" 84 0 0 } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 361 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_j171:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_j171:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_j171.tdf" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/DE2/db/altsyncram_j171.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../ROM/rom.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/ROM/rom.vhd" 84 0 0 } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 361 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 206 -1 0 } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 275 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "signal_r\[0\] GND " "Warning (13410): Pin \"signal_r\[0\]\" is stuck at GND" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_r\[1\] GND " "Warning (13410): Pin \"signal_r\[1\]\" is stuck at GND" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_r\[2\] GND " "Warning (13410): Pin \"signal_r\[2\]\" is stuck at GND" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_r\[3\] GND " "Warning (13410): Pin \"signal_r\[3\]\" is stuck at GND" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_r\[4\] GND " "Warning (13410): Pin \"signal_r\[4\]\" is stuck at GND" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_r\[5\] GND " "Warning (13410): Pin \"signal_r\[5\]\" is stuck at GND" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_r\[6\] GND " "Warning (13410): Pin \"signal_r\[6\]\" is stuck at GND" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_r\[7\] GND " "Warning (13410): Pin \"signal_r\[7\]\" is stuck at GND" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_r\[8\] GND " "Warning (13410): Pin \"signal_r\[8\]\" is stuck at GND" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_r\[9\] GND " "Warning (13410): Pin \"signal_r\[9\]\" is stuck at GND" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_b\[0\] GND " "Warning (13410): Pin \"signal_b\[0\]\" is stuck at GND" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_b\[1\] GND " "Warning (13410): Pin \"signal_b\[1\]\" is stuck at GND" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_b\[2\] GND " "Warning (13410): Pin \"signal_b\[2\]\" is stuck at GND" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_b\[3\] GND " "Warning (13410): Pin \"signal_b\[3\]\" is stuck at GND" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_b\[4\] GND " "Warning (13410): Pin \"signal_b\[4\]\" is stuck at GND" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_b\[5\] GND " "Warning (13410): Pin \"signal_b\[5\]\" is stuck at GND" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_b\[6\] GND " "Warning (13410): Pin \"signal_b\[6\]\" is stuck at GND" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_b\[7\] GND " "Warning (13410): Pin \"signal_b\[7\]\" is stuck at GND" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_b\[8\] GND " "Warning (13410): Pin \"signal_b\[8\]\" is stuck at GND" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_b\[9\] GND " "Warning (13410): Pin \"signal_b\[9\]\" is stuck at GND" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "vga_sync VCC " "Warning (13410): Pin \"vga_sync\" is stuck at VCC" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "vga_blank VCC " "Warning (13410): Pin \"vga_blank\" is stuck at VCC" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "58 58 " "Info: 58 registers lost all their fanouts during netlist optimizations. The first 58 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ram_address\[12\] " "Info: Register \"ram_address\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ram_address\[11\] " "Info: Register \"ram_address\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ram_address\[10\] " "Info: Register \"ram_address\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ram_address\[9\] " "Info: Register \"ram_address\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ram_address\[8\] " "Info: Register \"ram_address\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ram_address\[7\] " "Info: Register \"ram_address\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ram_address\[6\] " "Info: Register \"ram_address\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ram_address\[5\] " "Info: Register \"ram_address\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ram_address\[4\] " "Info: Register \"ram_address\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ram_address\[3\] " "Info: Register \"ram_address\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ram_address\[2\] " "Info: Register \"ram_address\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ram_address\[1\] " "Info: Register \"ram_address\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ram_address\[0\] " "Info: Register \"ram_address\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ram_wren " "Info: Register \"ram_wren\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rom_address\[10\] " "Info: Register \"rom_address\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rom_address\[9\] " "Info: Register \"rom_address\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rom_address\[8\] " "Info: Register \"rom_address\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rom_address\[7\] " "Info: Register \"rom_address\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rom_address\[6\] " "Info: Register \"rom_address\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rom_address\[5\] " "Info: Register \"rom_address\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rom_address\[4\] " "Info: Register \"rom_address\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rom_address\[3\] " "Info: Register \"rom_address\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rom_address\[2\] " "Info: Register \"rom_address\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rom_address\[1\] " "Info: Register \"rom_address\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rom_address\[0\] " "Info: Register \"rom_address\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pixel_pom\[11\] " "Info: Register \"pixel_pom\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pixel_pom\[10\] " "Info: Register \"pixel_pom\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pixel_pom\[9\] " "Info: Register \"pixel_pom\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pixel_pom\[8\] " "Info: Register \"pixel_pom\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pixel_pom\[7\] " "Info: Register \"pixel_pom\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pixel_pom\[6\] " "Info: Register \"pixel_pom\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pixel_pom\[5\] " "Info: Register \"pixel_pom\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pixel_pom\[4\] " "Info: Register \"pixel_pom\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pixel_pom\[3\] " "Info: Register \"pixel_pom\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pixel_pom\[2\] " "Info: Register \"pixel_pom\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pixel_pom\[1\] " "Info: Register \"pixel_pom\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pixel_pom\[0\] " "Info: Register \"pixel_pom\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "znak_h\[7\] " "Info: Register \"znak_h\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "znak_h\[6\] " "Info: Register \"znak_h\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "znak_h\[5\] " "Info: Register \"znak_h\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "znak_h\[4\] " "Info: Register \"znak_h\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "znak_h\[3\] " "Info: Register \"znak_h\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "znak_h\[2\] " "Info: Register \"znak_h\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "znak_h\[1\] " "Info: Register \"znak_h\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "znak_h\[0\] " "Info: Register \"znak_h\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_g4c1:auto_generated\|address_reg_a\[0\] " "Info: Register \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_g4c1:auto_generated\|address_reg_a\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_g4c1:auto_generated\|out_address_reg_a\[0\] " "Info: Register \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_g4c1:auto_generated\|out_address_reg_a\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "citac_znaku\[6\] " "Info: Register \"citac_znaku\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "citac_znaku\[5\] " "Info: Register \"citac_znaku\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "citac_znaku\[4\] " "Info: Register \"citac_znaku\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "citac_znaku\[3\] " "Info: Register \"citac_znaku\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "citac_znaku\[2\] " "Info: Register \"citac_znaku\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "citac_znaku\[1\] " "Info: Register \"citac_znaku\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "citac_znaku\[0\] " "Info: Register \"citac_znaku\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "stavovy.zapis " "Info: Register \"stavovy.zapis\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "stavovy.cekej " "Info: Register \"stavovy.cekej\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "stavovy.RAMM " "Info: Register \"stavovy.RAMM\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "stavovy.ROMM " "Info: Register \"stavovy.ROMM\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "187 " "Info: Implemented 187 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Info: Implemented 35 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "150 " "Info: Implemented 150 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "245 " "Info: Peak virtual memory: 245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 15 22:37:08 2010 " "Info: Processing ended: Mon Nov 15 22:37:08 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Info: Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Info: Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 15 22:37:15 2010 " "Info: Processing started: Mon Nov 15 22:37:15 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off vga -c vga " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "vga EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"vga\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA/APH/APH/APH/APH/Quartus_projects/DE2/" 0 { } { { 0 { 0 ""} 0 380 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA/APH/APH/APH/APH/Quartus_projects/DE2/" 0 { } { { 0 { 0 ""} 0 381 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA/APH/APH/APH/APH/Quartus_projects/DE2/" 0 { } { { 0 { 0 ""} 0 382 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clock (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pixel_clock " "Info: Destination node pixel_clock" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 167 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pixel_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA/APH/APH/APH/APH/Quartus_projects/DE2/" 0 { } { { 0 { 0 ""} 0 137 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clock } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA/APH/APH/APH/APH/Quartus_projects/DE2/" 0 { } { { 0 { 0 ""} 0 160 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "h_sync_b  " "Info: Automatically promoted node h_sync_b " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector3~2 " "Info: Destination node Selector3~2" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 229 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selector3~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA/APH/APH/APH/APH/Quartus_projects/DE2/" 0 { } { { 0 { 0 ""} 0 197 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "h_sync " "Info: Destination node h_sync" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { h_sync } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "h_sync" } } } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { h_sync } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA/APH/APH/APH/APH/Quartus_projects/DE2/" 0 { } { { 0 { 0 ""} 0 162 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 206 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { h_sync_b } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA/APH/APH/APH/APH/Quartus_projects/DE2/" 0 { } { { 0 { 0 ""} 0 130 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pixel_clock  " "Info: Automatically promoted node pixel_clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "h_sync_b " "Info: Destination node h_sync_b" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 206 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { h_sync_b } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA/APH/APH/APH/APH/Quartus_projects/DE2/" 0 { } { { 0 { 0 ""} 0 130 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pixel_clock~0 " "Info: Destination node pixel_clock~0" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 167 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pixel_clock~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA/APH/APH/APH/APH/Quartus_projects/DE2/" 0 { } { { 0 { 0 ""} 0 376 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pixclk " "Info: Destination node pixclk" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { pixclk } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "pixclk" } } } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pixclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA/APH/APH/APH/APH/Quartus_projects/DE2/" 0 { } { { 0 { 0 ""} 0 164 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 167 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pixel_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA/APH/APH/APH/APH/Quartus_projects/DE2/" 0 { } { { 0 { 0 ""} 0 137 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Info: Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.862 ns register register " "Info: Estimated most critical path is register to register delay of 0.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns radka\[0\] 1 REG LAB_X60_Y26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X60_Y26; Fanout = 4; REG Node = 'radka\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { radka[0] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 275 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.778 ns) + CELL(0.084 ns) 0.862 ns cela_radka_g\[0\] 2 REG LAB_X59_Y26 1 " "Info: 2: + IC(0.778 ns) + CELL(0.084 ns) = 0.862 ns; Loc. = LAB_X59_Y26; Fanout = 1; REG Node = 'cela_radka_g\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { radka[0] cela_radka_g[0] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.084 ns ( 9.74 % ) " "Info: Total cell delay = 0.084 ns ( 9.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.778 ns ( 90.26 % ) " "Info: Total interconnect delay = 0.778 ns ( 90.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { radka[0] cela_radka_g[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X55_Y24 X65_Y36 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X55_Y24 to location X65_Y36" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "35 " "Warning: Found 35 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "h_sync 0 " "Info: Pin \"h_sync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "v_sync 0 " "Info: Pin \"v_sync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pixclk 0 " "Info: Pin \"pixclk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_r\[0\] 0 " "Info: Pin \"signal_r\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_r\[1\] 0 " "Info: Pin \"signal_r\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_r\[2\] 0 " "Info: Pin \"signal_r\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_r\[3\] 0 " "Info: Pin \"signal_r\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_r\[4\] 0 " "Info: Pin \"signal_r\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_r\[5\] 0 " "Info: Pin \"signal_r\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_r\[6\] 0 " "Info: Pin \"signal_r\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_r\[7\] 0 " "Info: Pin \"signal_r\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_r\[8\] 0 " "Info: Pin \"signal_r\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_r\[9\] 0 " "Info: Pin \"signal_r\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_g\[0\] 0 " "Info: Pin \"signal_g\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_g\[1\] 0 " "Info: Pin \"signal_g\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_g\[2\] 0 " "Info: Pin \"signal_g\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_g\[3\] 0 " "Info: Pin \"signal_g\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_g\[4\] 0 " "Info: Pin \"signal_g\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_g\[5\] 0 " "Info: Pin \"signal_g\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_g\[6\] 0 " "Info: Pin \"signal_g\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_g\[7\] 0 " "Info: Pin \"signal_g\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_g\[8\] 0 " "Info: Pin \"signal_g\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_g\[9\] 0 " "Info: Pin \"signal_g\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_b\[0\] 0 " "Info: Pin \"signal_b\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_b\[1\] 0 " "Info: Pin \"signal_b\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_b\[2\] 0 " "Info: Pin \"signal_b\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_b\[3\] 0 " "Info: Pin \"signal_b\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_b\[4\] 0 " "Info: Pin \"signal_b\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_b\[5\] 0 " "Info: Pin \"signal_b\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_b\[6\] 0 " "Info: Pin \"signal_b\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_b\[7\] 0 " "Info: Pin \"signal_b\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_b\[8\] 0 " "Info: Pin \"signal_b\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_b\[9\] 0 " "Info: Pin \"signal_b\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_sync 0 " "Info: Pin \"vga_sync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_blank 0 " "Info: Pin \"vga_blank\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "264 " "Info: Peak virtual memory: 264 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 15 22:37:52 2010 " "Info: Processing ended: Mon Nov 15 22:37:52 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Info: Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Info: Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 15 22:38:00 2010 " "Info: Processing started: Mon Nov 15 22:38:00 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off vga -c vga " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "249 " "Info: Peak virtual memory: 249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 15 22:38:12 2010 " "Info: Processing ended: Mon Nov 15 22:38:12 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Info: Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 15 22:38:16 2010 " "Info: Processing started: Mon Nov 15 22:38:16 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off vga -c vga --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off vga -c vga --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "h_sync_b " "Info: Detected ripple clock \"h_sync_b\" as buffer" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 206 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "h_sync_b" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pixel_clock " "Info: Detected ripple clock \"pixel_clock\" as buffer" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 167 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "pixel_clock" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register radka\[11\] register cela_radka_g\[11\] 142.67 MHz 7.009 ns Internal " "Info: Clock \"clock\" has Internal fmax of 142.67 MHz between source register \"radka\[11\]\" and destination register \"cela_radka_g\[11\]\" (period= 7.009 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.113 ns + Longest register register " "Info: + Longest register to register delay is 1.113 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns radka\[11\] 1 REG LCFF_X60_Y26_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y26_N23; Fanout = 3; REG Node = 'radka\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { radka[11] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 275 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.747 ns) + CELL(0.366 ns) 1.113 ns cela_radka_g\[11\] 2 REG LCFF_X59_Y26_N29 1 " "Info: 2: + IC(0.747 ns) + CELL(0.366 ns) = 1.113 ns; Loc. = LCFF_X59_Y26_N29; Fanout = 1; REG Node = 'cela_radka_g\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.113 ns" { radka[11] cela_radka_g[11] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.366 ns ( 32.88 % ) " "Info: Total cell delay = 0.366 ns ( 32.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.747 ns ( 67.12 % ) " "Info: Total interconnect delay = 0.747 ns ( 67.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.113 ns" { radka[11] cela_radka_g[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.113 ns" { radka[11] {} cela_radka_g[11] {} } { 0.000ns 0.747ns } { 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.682 ns - Smallest " "Info: - Smallest clock skew is -5.682 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.658 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G2 12 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 12; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 2.658 ns cela_radka_g\[11\] 3 REG LCFF_X59_Y26_N29 1 " "Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.658 ns; Loc. = LCFF_X59_Y26_N29; Fanout = 1; REG Node = 'cela_radka_g\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { clock~clkctrl cela_radka_g[11] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.79 % ) " "Info: Total cell delay = 1.536 ns ( 57.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.122 ns ( 42.21 % ) " "Info: Total interconnect delay = 1.122 ns ( 42.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { clock clock~clkctrl cela_radka_g[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { clock {} clock~combout {} clock~clkctrl {} cela_radka_g[11] {} } { 0.000ns 0.000ns 0.118ns 1.004ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 8.340 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 8.340 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.478 ns) + CELL(0.787 ns) 4.264 ns pixel_clock 2 REG LCFF_X61_Y27_N17 4 " "Info: 2: + IC(2.478 ns) + CELL(0.787 ns) = 4.264 ns; Loc. = LCFF_X61_Y27_N17; Fanout = 4; REG Node = 'pixel_clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.265 ns" { clock pixel_clock } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 167 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.787 ns) 5.350 ns h_sync_b 3 REG LCFF_X61_Y27_N3 3 " "Info: 3: + IC(0.299 ns) + CELL(0.787 ns) = 5.350 ns; Loc. = LCFF_X61_Y27_N3; Fanout = 3; REG Node = 'h_sync_b'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.086 ns" { pixel_clock h_sync_b } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.465 ns) + CELL(0.000 ns) 6.815 ns h_sync_b~clkctrl 4 COMB CLKCTRL_G7 42 " "Info: 4: + IC(1.465 ns) + CELL(0.000 ns) = 6.815 ns; Loc. = CLKCTRL_G7; Fanout = 42; COMB Node = 'h_sync_b~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.465 ns" { h_sync_b h_sync_b~clkctrl } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.537 ns) 8.340 ns radka\[11\] 5 REG LCFF_X60_Y26_N23 3 " "Info: 5: + IC(0.988 ns) + CELL(0.537 ns) = 8.340 ns; Loc. = LCFF_X60_Y26_N23; Fanout = 3; REG Node = 'radka\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { h_sync_b~clkctrl radka[11] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 275 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.110 ns ( 37.29 % ) " "Info: Total cell delay = 3.110 ns ( 37.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.230 ns ( 62.71 % ) " "Info: Total interconnect delay = 5.230 ns ( 62.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.340 ns" { clock pixel_clock h_sync_b h_sync_b~clkctrl radka[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.340 ns" { clock {} clock~combout {} pixel_clock {} h_sync_b {} h_sync_b~clkctrl {} radka[11] {} } { 0.000ns 0.000ns 2.478ns 0.299ns 1.465ns 0.988ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { clock clock~clkctrl cela_radka_g[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { clock {} clock~combout {} clock~clkctrl {} cela_radka_g[11] {} } { 0.000ns 0.000ns 0.118ns 1.004ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.340 ns" { clock pixel_clock h_sync_b h_sync_b~clkctrl radka[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.340 ns" { clock {} clock~combout {} pixel_clock {} h_sync_b {} h_sync_b~clkctrl {} radka[11] {} } { 0.000ns 0.000ns 2.478ns 0.299ns 1.465ns 0.988ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 275 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 109 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.113 ns" { radka[11] cela_radka_g[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.113 ns" { radka[11] {} cela_radka_g[11] {} } { 0.000ns 0.747ns } { 0.000ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { clock clock~clkctrl cela_radka_g[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { clock {} clock~combout {} clock~clkctrl {} cela_radka_g[11] {} } { 0.000ns 0.000ns 0.118ns 1.004ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.340 ns" { clock pixel_clock h_sync_b h_sync_b~clkctrl radka[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.340 ns" { clock {} clock~combout {} pixel_clock {} h_sync_b {} h_sync_b~clkctrl {} radka[11] {} } { 0.000ns 0.000ns 2.478ns 0.299ns 1.465ns 0.988ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock signal_g\[1\] pixel\[1\] 18.151 ns register " "Info: tco from clock \"clock\" to destination pin \"signal_g\[1\]\" through register \"pixel\[1\]\" is 18.151 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 7.216 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 7.216 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.478 ns) + CELL(0.787 ns) 4.264 ns pixel_clock 2 REG LCFF_X61_Y27_N17 4 " "Info: 2: + IC(2.478 ns) + CELL(0.787 ns) = 4.264 ns; Loc. = LCFF_X61_Y27_N17; Fanout = 4; REG Node = 'pixel_clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.265 ns" { clock pixel_clock } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 167 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.414 ns) + CELL(0.000 ns) 5.678 ns pixel_clock~clkctrl 3 COMB CLKCTRL_G5 29 " "Info: 3: + IC(1.414 ns) + CELL(0.000 ns) = 5.678 ns; Loc. = CLKCTRL_G5; Fanout = 29; COMB Node = 'pixel_clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { pixel_clock pixel_clock~clkctrl } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 167 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.537 ns) 7.216 ns pixel\[1\] 4 REG LCFF_X58_Y27_N11 8 " "Info: 4: + IC(1.001 ns) + CELL(0.537 ns) = 7.216 ns; Loc. = LCFF_X58_Y27_N11; Fanout = 8; REG Node = 'pixel\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { pixel_clock~clkctrl pixel[1] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 32.19 % ) " "Info: Total cell delay = 2.323 ns ( 32.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.893 ns ( 67.81 % ) " "Info: Total interconnect delay = 4.893 ns ( 67.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.216 ns" { clock pixel_clock pixel_clock~clkctrl pixel[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.216 ns" { clock {} clock~combout {} pixel_clock {} pixel_clock~clkctrl {} pixel[1] {} } { 0.000ns 0.000ns 2.478ns 1.414ns 1.001ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 206 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.685 ns + Longest register pin " "Info: + Longest register to pin delay is 10.685 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pixel\[1\] 1 REG LCFF_X58_Y27_N11 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X58_Y27_N11; Fanout = 8; REG Node = 'pixel\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pixel[1] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.393 ns) 1.432 ns Mux1~0 2 COMB LCCOMB_X59_Y26_N18 1 " "Info: 2: + IC(1.039 ns) + CELL(0.393 ns) = 1.432 ns; Loc. = LCCOMB_X59_Y26_N18; Fanout = 1; COMB Node = 'Mux1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.432 ns" { pixel[1] Mux1~0 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.419 ns) 2.102 ns Mux1~1 3 COMB LCCOMB_X59_Y26_N4 1 " "Info: 3: + IC(0.251 ns) + CELL(0.419 ns) = 2.102 ns; Loc. = LCCOMB_X59_Y26_N4; Fanout = 1; COMB Node = 'Mux1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.670 ns" { Mux1~0 Mux1~1 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.275 ns) 3.037 ns Mux1~2 4 COMB LCCOMB_X58_Y26_N8 1 " "Info: 4: + IC(0.660 ns) + CELL(0.275 ns) = 3.037 ns; Loc. = LCCOMB_X58_Y26_N8; Fanout = 1; COMB Node = 'Mux1~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.935 ns" { Mux1~1 Mux1~2 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.275 ns) 3.560 ns signal_g~2 5 COMB LCCOMB_X58_Y26_N20 10 " "Info: 5: + IC(0.248 ns) + CELL(0.275 ns) = 3.560 ns; Loc. = LCCOMB_X58_Y26_N20; Fanout = 10; COMB Node = 'signal_g~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.523 ns" { Mux1~2 signal_g~2 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.327 ns) + CELL(2.798 ns) 10.685 ns signal_g\[1\] 6 PIN PIN_A9 0 " "Info: 6: + IC(4.327 ns) + CELL(2.798 ns) = 10.685 ns; Loc. = PIN_A9; Fanout = 0; PIN Node = 'signal_g\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.125 ns" { signal_g~2 signal_g[1] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA/APH/APH/APH/APH/Quartus_projects/vga.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.160 ns ( 38.93 % ) " "Info: Total cell delay = 4.160 ns ( 38.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.525 ns ( 61.07 % ) " "Info: Total interconnect delay = 6.525 ns ( 61.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.685 ns" { pixel[1] Mux1~0 Mux1~1 Mux1~2 signal_g~2 signal_g[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.685 ns" { pixel[1] {} Mux1~0 {} Mux1~1 {} Mux1~2 {} signal_g~2 {} signal_g[1] {} } { 0.000ns 1.039ns 0.251ns 0.660ns 0.248ns 4.327ns } { 0.000ns 0.393ns 0.419ns 0.275ns 0.275ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.216 ns" { clock pixel_clock pixel_clock~clkctrl pixel[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.216 ns" { clock {} clock~combout {} pixel_clock {} pixel_clock~clkctrl {} pixel[1] {} } { 0.000ns 0.000ns 2.478ns 1.414ns 1.001ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.685 ns" { pixel[1] Mux1~0 Mux1~1 Mux1~2 signal_g~2 signal_g[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.685 ns" { pixel[1] {} Mux1~0 {} Mux1~1 {} Mux1~2 {} signal_g~2 {} signal_g[1] {} } { 0.000ns 1.039ns 0.251ns 0.660ns 0.248ns 4.327ns } { 0.000ns 0.393ns 0.419ns 0.275ns 0.275ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Peak virtual memory: 169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 15 22:38:17 2010 " "Info: Processing ended: Mon Nov 15 22:38:17 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 65 s " "Info: Quartus II Full Compilation was successful. 0 errors, 65 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
