<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Mechanical_clock.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="DIV20M_1.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="DIV20M_X.vhi"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MECHANICAL_CLOCK.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MECHANICAL_CLOCK.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MECHANICAL_CLOCK.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MECHANICAL_CLOCK.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MECHANICAL_CLOCK.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MECHANICAL_CLOCK.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MECHANICAL_CLOCK.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MECHANICAL_CLOCK.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="MECHANICAL_CLOCK_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MECHANICAL_CLOCK_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MECHANICAL_CLOCK_tb3_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MECHANICAL_CLOCK_tb3_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="MECHANICAL_CLOCK_tb3_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MECHANICAL_CLOCK_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="UART_TX.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1653598666" xil_pn:in_ck="3082845954607394438" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1653598666">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BCD_7SEGMENT.vhd"/>
      <outfile xil_pn:name="DIV20M_1.vhd"/>
      <outfile xil_pn:name="MECHANICAL_CLOCK.vhd"/>
      <outfile xil_pn:name="MECHANICAL_CLOCK_tb.vhd"/>
      <outfile xil_pn:name="MECHANICAL_CLOCK_tb2.vhd"/>
      <outfile xil_pn:name="MECHANICAL_CLOCK_tb3.vhd"/>
      <outfile xil_pn:name="UART_RX.vhd"/>
      <outfile xil_pn:name="UART_TX.vhd"/>
      <outfile xil_pn:name="UART_TX_tb.vhd"/>
      <outfile xil_pn:name="hey.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1653598640" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3035663257537646130" xil_pn:start_ts="1653598640">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653598640" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="789673265941881420" xil_pn:start_ts="1653598640">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653598640" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3358290076719111489" xil_pn:start_ts="1653598640">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653598666" xil_pn:in_ck="3082845954607394438" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1653598666">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BCD_7SEGMENT.vhd"/>
      <outfile xil_pn:name="DIV20M_1.vhd"/>
      <outfile xil_pn:name="MECHANICAL_CLOCK.vhd"/>
      <outfile xil_pn:name="MECHANICAL_CLOCK_tb.vhd"/>
      <outfile xil_pn:name="MECHANICAL_CLOCK_tb2.vhd"/>
      <outfile xil_pn:name="MECHANICAL_CLOCK_tb3.vhd"/>
      <outfile xil_pn:name="UART_RX.vhd"/>
      <outfile xil_pn:name="UART_TX.vhd"/>
      <outfile xil_pn:name="UART_TX_tb.vhd"/>
      <outfile xil_pn:name="hey.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1653598670" xil_pn:in_ck="3082845954607394438" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1973243660617041660" xil_pn:start_ts="1653598666">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MECHANICAL_CLOCK_tb3_beh.prj"/>
      <outfile xil_pn:name="MECHANICAL_CLOCK_tb3_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1653598754" xil_pn:in_ck="-6600157032120518841" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5886848304200762359" xil_pn:start_ts="1653598754">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MECHANICAL_CLOCK_tb3_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1653630702" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3797219836761232719" xil_pn:start_ts="1653630702">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653630702" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3358290076719111489" xil_pn:start_ts="1653630702">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653630702" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1653630702">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653630702" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7367824412059284941" xil_pn:start_ts="1653630702">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653630702" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1653630702">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653630702" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-253169215429606261" xil_pn:start_ts="1653630702">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653630718" xil_pn:in_ck="5769736651025097206" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-2642059356140868646" xil_pn:start_ts="1653630702">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MECHANICAL_CLOCK.lso"/>
      <outfile xil_pn:name="MECHANICAL_CLOCK.ngc"/>
      <outfile xil_pn:name="MECHANICAL_CLOCK.ngr"/>
      <outfile xil_pn:name="MECHANICAL_CLOCK.prj"/>
      <outfile xil_pn:name="MECHANICAL_CLOCK.stx"/>
      <outfile xil_pn:name="MECHANICAL_CLOCK.syr"/>
      <outfile xil_pn:name="MECHANICAL_CLOCK.xst"/>
      <outfile xil_pn:name="MECHANICAL_CLOCK_tb3_beh.prj"/>
      <outfile xil_pn:name="MECHANICAL_CLOCK_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
