 
****************************************
Report : qor
Design : TopModule
Version: G-2012.06-SP2
Date   : Sat Dec 24 21:24:09 2016
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              67.00
  Critical Path Length:          4.42
  Critical Path Slack:           0.02
  Critical Path Clk Period:      4.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          7
  Hierarchical Port Count:        557
  Leaf Cell Count:               1551
  Buf/Inv Cell Count:             135
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1455
  Sequential Cell Count:           96
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     3032.932008
  Noncombinational Area:   587.328003
  Buf/Inv Area:             85.386000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              3620.260011
  Design Area:            3620.260011


  Design Rules
  -----------------------------------
  Total Number of Nets:          2237
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: localhost.localdomain

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    1.33
  Logic Optimization:                  1.02
  Mapping Optimization:                1.15
  -----------------------------------------
  Overall Compile Time:                4.00
  Overall Compile Wall Clock Time:     4.25

1
