/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2022 MediaTek Inc.
 * Author: ky.liu <ky.liu@mediatek.com>
 */
#ifndef CLKBUF_DCXO_6377_H
#define CLKBUF_DCXO_6377_H

#include "mtk-clkbuf-dcxo.h"

#define MT6377_PMRC_CON0            (0x190)
#define MT6377_PMRC_CON1            (0x191)
#define MT6377_PMRC_CON2            (0x192)
#define MT6377_PMRC_CON2_SET        (0x193)
#define MT6377_PMRC_CON2_CLR        (0x194)
#define MT6377_PMRC_CON3            (0x195)

#define MT6377_XO_BUF_CTL0_L            (0x54c)
#define MT6377_XO_BUF_CTL0_H            (0x54d)
#define MT6377_XO_BUF_CTL1_L            (0x54e)
#define MT6377_XO_BUF_CTL1_H            (0x54f)
#define MT6377_XO_BUF_CTL2_L            (0x550)
#define MT6377_XO_BUF_CTL2_H            (0x551)
#define MT6377_XO_BUF_CTL3_L            (0x552)
#define MT6377_XO_BUF_CTL3_H            (0x553)
#define MT6377_XO_BUF_CTL4_L            (0x554)
#define MT6377_XO_BUF_CTL4_H            (0x555)
#define MT6377_XO_CONN_BT0              (0x566)

#define MT6377_DCXO_CW00                (0x788)
#define MT6377_DCXO_CW00_H              (0x78b)
#define MT6377_DCXO_CW01                (0x78e)
#define MT6377_DCXO_CW01_H              (0x78f)
#define MT6377_DCXO_CW02                (0x790)
#define MT6377_DCXO_CW02_H              (0x791)
#define MT6377_DCXO_CW03                (0x792)
#define MT6377_DCXO_CW03_H              (0x793)
#define MT6377_DCXO_CW04                (0x794)
#define MT6377_DCXO_CW04_H              (0x795)
#define MT6377_DCXO_CW05                (0x796)
#define MT6377_DCXO_CW05_H              (0x797)
#define MT6377_DCXO_CW06                (0x798)
#define MT6377_DCXO_CW06_H              (0x799)
#define MT6377_DCXO_CW07                (0x79a)
#define MT6377_DCXO_CW07_H              (0x79b)
#define MT6377_DCXO_CW08                (0x79c)
#define MT6377_DCXO_CW08_H              (0x79d)
#define MT6377_DCXO_CW09                (0x79e)
#define MT6377_DCXO_CW09_H              (0x7a1)
#define MT6377_DCXO_CW10                (0x7a4)
#define MT6377_DCXO_CW10_H              (0x7a5)
#define MT6377_DCXO_CW11                (0x7a6)
#define MT6377_DCXO_CW11_H              (0x7a7)
#define MT6377_DCXO_CW12                (0x7a8)
#define MT6377_DCXO_CW12_H              (0x7a9)
#define MT6377_DCXO_CW13                (0x7aa)
#define MT6377_DCXO_CW13_H              (0x7ab)
#define MT6377_DCXO_CW14                (0x7ac)
#define MT6377_DCXO_CW14_H              (0x7ad)
#define MT6377_DCXO_CW15                (0x7ae)
#define MT6377_DCXO_CW15_H              (0x7af)
#define MT6377_DCXO_CW16                (0x7b0)
#define MT6377_DCXO_CW16_H              (0x7b1)
#define MT6377_DCXO_CW17                (0x7b2)
#define MT6377_DCXO_CW17_H              (0x7b3)
#define MT6377_DCXO_CW18                (0x7b4)
#define MT6377_DCXO_CW18_H              (0x7b5)
#define MT6377_DCXO_CW19                (0x7b6)
#define MT6377_DCXO_CW19_1              (0x7b7)
#define MT6377_DCXO_CW19_2              (0x7b8)
#define MT6377_DCXO_DIGCLK_ELR          (0x7bb)

/* Register_TOP_REG*/
#define RG_DCXO_SRCLKEN1_MODE_ADDR        (MT6377_PMRC_CON3)
#define RG_DCXO_SRCLKEN1_MODE_MASK        (0x3)
#define RG_DCXO_SRCLKEN1_MODE_SHIFT        (2)

/* Register_SCK_REG*/
#define XO_SOC_VOTE_L_ADDR            (MT6377_XO_BUF_CTL0_L)
#define XO_SOC_VOTE_L_MASK            (0xff)
#define XO_SOC_VOTE_L_SHIFT           (0)
#define XO_SOC_VOTE_H_ADDR            (MT6377_XO_BUF_CTL0_H)
#define XO_SOC_VOTE_H_MASK            (0x3f)
#define XO_SOC_VOTE_H_SHIFT           (0)
#define XO_WCN_VOTE_L_ADDR            (MT6377_XO_BUF_CTL1_L)
#define XO_WCN_VOTE_L_MASK            (0xff)
#define XO_WCN_VOTE_L_SHIFT           (0)
#define XO_WCN_VOTE_H_ADDR            (MT6377_XO_BUF_CTL1_H)
#define XO_WCN_VOTE_H_MASK            (0x3f)
#define XO_WCN_VOTE_H_SHIFT           (0)
#define XO_NFC_VOTE_L_ADDR            (MT6377_XO_BUF_CTL2_L)
#define XO_NFC_VOTE_L_MASK            (0xff)
#define XO_NFC_VOTE_L_SHIFT           (0)
#define XO_NFC_VOTE_H_ADDR            (MT6377_XO_BUF_CTL2_H)
#define XO_NFC_VOTE_H_MASK            (0x3f)
#define XO_NFC_VOTE_H_SHIFT           (0)
#define XO_CEL_VOTE_L_ADDR            (MT6377_XO_BUF_CTL3_L)
#define XO_CEL_VOTE_L_MASK            (0xff)
#define XO_CEL_VOTE_L_SHIFT           (0)
#define XO_CEL_VOTE_H_ADDR            (MT6377_XO_BUF_CTL3_H)
#define XO_CEL_VOTE_H_MASK            (0x3f)
#define XO_CEL_VOTE_H_SHIFT           (0)
#define XO_EXT_VOTE_L_ADDR            (MT6377_XO_BUF_CTL4_L)
#define XO_EXT_VOTE_L_MASK            (0xff)
#define XO_EXT_VOTE_L_SHIFT           (0)
#define XO_EXT_VOTE_H_ADDR            (MT6377_XO_BUF_CTL4_H)
#define XO_EXT_VOTE_H_MASK            (0x3f)
#define XO_EXT_VOTE_H_SHIFT           (0)
#define XO_MODE_CONN_BT_MASK_ADDR        (MT6377_XO_CONN_BT0)
#define XO_MODE_CONN_BT_MASK_MASK        (0x1)
#define XO_MODE_CONN_BT_MASK_SHIFT        (0)
#define XO_BUF_CONN_BT_MASK_ADDR        (MT6377_XO_CONN_BT0)
#define XO_BUF_CONN_BT_MASK_MASK        (0x1)
#define XO_BUF_CONN_BT_MASK_SHIFT        (1)

/* Register_DCXO_REG*/
#define XO_PMIC_TOP_DIG_SW_ADDR        (MT6377_DCXO_CW08)
#define XO_PMIC_TOP_DIG_SW_MASK        (0x1)
#define XO_PMIC_TOP_DIG_SW_SHIFT       (2)
#define XO_ENBB_MAN_ADDR               (MT6377_DCXO_CW00_H)
#define XO_ENBB_MAN_MASK               (0x1)
#define XO_ENBB_MAN_SHIFT              (5)
#define XO_ENBB_EN_M_ADDR              (MT6377_DCXO_CW00_H)
#define XO_ENBB_EN_M_MASK              (0x1)
#define XO_ENBB_EN_M_SHIFT             (6)
#define XO_CLKSEL_MAN_ADDR             (MT6377_DCXO_CW00_H)
#define XO_CLKSEL_MAN_MASK             (0x1)
#define XO_CLKSEL_MAN_SHIFT            (7)
#define XO_CLKSEL_EN_M_ADDR            (MT6377_DCXO_CW01)
#define XO_CLKSEL_EN_M_MASK            (0x1)
#define XO_CLKSEL_EN_M_SHIFT           (0)
#define XO_BB_LPM_EN_M_ADDR            (MT6377_DCXO_CW00_H)
#define XO_BB_LPM_EN_M_MASK            (0x1)
#define XO_BB_LPM_EN_M_SHIFT           (4)
#define XO_BB_LPM_EN_SEL_ADDR          (MT6377_DCXO_CW12)
#define XO_BB_LPM_EN_SEL_MASK          (0x1)
#define XO_BB_LPM_EN_SEL_SHIFT         (0)
#define XO_SOC_BBLPM_EN_MASK_ADDR      (MT6377_DCXO_CW12)
#define XO_SOC_BBLPM_EN_MASK_MASK      (0x1)
#define XO_SOC_BBLPM_EN_MASK_SHIFT     (1)
#define XO_WCN_BBLPM_EN_MASK_ADDR      (MT6377_DCXO_CW12)
#define XO_WCN_BBLPM_EN_MASK_MASK      (0x1)
#define XO_WCN_BBLPM_EN_MASK_SHIFT     (2)
#define XO_NFC_BBLPM_EN_MASK_ADDR      (MT6377_DCXO_CW12)
#define XO_NFC_BBLPM_EN_MASK_MASK      (0x1)
#define XO_NFC_BBLPM_EN_MASK_SHIFT     (3)
#define XO_CEL_BBLPM_EN_MASK_ADDR      (MT6377_DCXO_CW12)
#define XO_CEL_BBLPM_EN_MASK_MASK      (0x1)
#define XO_CEL_BBLPM_EN_MASK_SHIFT     (4)
#define XO_EXT_BBLPM_EN_MASK_ADDR      (MT6377_DCXO_CW12)
#define XO_EXT_BBLPM_EN_MASK_MASK      (0x1)
#define XO_EXT_BBLPM_EN_MASK_SHIFT     (6)

// Todo: Remove or replace
#define XO_VBBCK_EN_MAN_ADDR           (MT6377_DCXO_LDO_CW0)
#define XO_VBBCK_EN_MAN_MASK           (0x1)
#define XO_VBBCK_EN_MAN_SHIFT          (0)
#define XO_VBBCK_EN_M_ADDR             (MT6377_DCXO_LDO_CW0)
#define XO_VBBCK_EN_M_MASK             (0x1)
#define XO_VBBCK_EN_M_SHIFT            (1)
#define XO_SOC_EN_MAN_ADDR             (MT6377_DCXO_LDO_CW0)
#define XO_SOC_EN_MAN_MASK             (0x1)
#define XO_SOC_EN_MAN_SHIFT            (2)
#define XO_SOC_EN_M_ADDR               (MT6377_DCXO_LDO_CW0)
#define XO_SOC_EN_M_MASK               (0x1)
#define XO_SOC_EN_M_SHIFT              (3)
#define XO_VRFCK2_EN_MAN_ADDR            (MT6377_DCXO_LDO_CW0)
#define XO_VRFCK2_EN_MAN_MASK            (0x1)
#define XO_VRFCK2_EN_MAN_SHIFT            (4)
#define XO_VRFCK2_EN_M_ADDR            (MT6377_DCXO_LDO_CW0)
#define XO_VRFCK2_EN_M_MASK            (0x1)
#define XO_VRFCK2_EN_M_SHIFT            (5)
#define XO_VCONCK_EN_MAN_ADDR            (MT6377_DCXO_LDO_CW0)
#define XO_VCONCK_EN_MAN_MASK            (0x1)
#define XO_VCONCK_EN_MAN_SHIFT            (6)
#define XO_VCONCK_EN_M_ADDR            (MT6377_DCXO_LDO_CW0)
#define XO_VCONCK_EN_M_MASK            (0x1)
#define XO_VCONCK_EN_M_SHIFT            (7)

/* XO CONFIG REG */
#define XO_EXTBUF1_MODE_ADDR           (MT6377_DCXO_CW00)
#define XO_EXTBUF1_MODE_MASK           (0x3)
#define XO_EXTBUF1_MODE_SHIFT          (0)
#define XO_EXTBUF1_EN_M_ADDR           (MT6377_DCXO_CW00)
#define XO_EXTBUF1_EN_M_MASK           (0x1)
#define XO_EXTBUF1_EN_M_SHIFT          (2)
#define RG_XO_EXTBUF1_RSEL_ADDR        (MT6377_DCXO_CW19)
#define RG_XO_EXTBUF1_RSEL_MASK        (0x7)
#define RG_XO_EXTBUF1_RSEL_SHIFT       (1)
#define RG_XO_EXTBUF1_HD_ADDR          (MT6377_DCXO_CW13_H)
#define RG_XO_EXTBUF1_HD_MASK          (0x3)
#define RG_XO_EXTBUF1_HD_SHIFT         (0)

#define XO_EXTBUF2_MODE_ADDR           (MT6377_DCXO_CW00)
#define XO_EXTBUF2_MODE_MASK           (0x3)
#define XO_EXTBUF2_MODE_SHIFT          (3)
#define XO_EXTBUF2_EN_M_ADDR           (MT6377_DCXO_CW00)
#define XO_EXTBUF2_EN_M_MASK           (0x1)
#define XO_EXTBUF2_EN_M_SHIFT          (5)
#define RG_XO_EXTBUF2_RSEL_ADDR        (MT6377_DCXO_CW19)
#define RG_XO_EXTBUF2_RSEL_MASK        (0x7)
#define RG_XO_EXTBUF2_RSEL_SHIFT       (4)
#define RG_XO_EXTBUF2_SRSEL_ADDR       (MT6377_DCXO_CW13)
#define RG_XO_EXTBUF2_SRSEL_MASK       (0x7)
#define RG_XO_EXTBUF2_SRSEL_SHIFT      (0)

#define XO_EXTBUF3_MODE_ADDR           (MT6377_DCXO_CW00)
#define XO_EXTBUF3_MODE_MASK           (0x3)
#define XO_EXTBUF3_MODE_SHIFT          (6)
#define XO_EXTBUF3_EN_M_ADDR           (MT6377_DCXO_CW00_H)
#define XO_EXTBUF3_EN_M_MASK           (0x1)
#define XO_EXTBUF3_EN_M_SHIFT          (0)
#define RG_XO_EXTBUF3_RSEL_ADDR        (MT6377_DCXO_CW19_1)
#define RG_XO_EXTBUF3_RSEL_MASK        (0x7)
#define RG_XO_EXTBUF3_RSEL_SHIFT       (3)
#define RG_XO_EXTBUF3_HD_ADDR          (MT6377_DCXO_CW13_H)
#define RG_XO_EXTBUF3_HD_MASK          (0x3)
#define RG_XO_EXTBUF3_HD_SHIFT         (2)

#define XO_EXTBUF4_MODE_ADDR           (MT6377_DCXO_CW00_H)
#define XO_EXTBUF4_MODE_MASK           (0x3)
#define XO_EXTBUF4_MODE_SHIFT          (1)
#define XO_EXTBUF4_EN_M_ADDR           (MT6377_DCXO_CW00_H)
#define XO_EXTBUF4_EN_M_MASK           (0x1)
#define XO_EXTBUF4_EN_M_SHIFT          (3)
#define RG_XO_EXTBUF4_RSEL_ADDR        (MT6377_DCXO_CW19_2)
#define RG_XO_EXTBUF4_RSEL_MASK        (0x7)
#define RG_XO_EXTBUF4_RSEL_SHIFT       (0)
#define RG_XO_EXTBUF4_SRSEL_ADDR       (MT6377_DCXO_CW13)
#define RG_XO_EXTBUF4_SRSEL_MASK       (0x7)
#define RG_XO_EXTBUF4_SRSEL_SHIFT      (4)

#define XO_EXTBUF7_MODE_ADDR           (MT6377_DCXO_CW09_H)
#define XO_EXTBUF7_MODE_MASK           (0x3)
#define XO_EXTBUF7_MODE_SHIFT          (4)
#define XO_EXTBUF7_EN_M_ADDR           (MT6377_DCXO_CW09_H)
#define XO_EXTBUF7_EN_M_MASK           (0x1)
#define XO_EXTBUF7_EN_M_SHIFT          (6)
#define RG_XO_EXTBUF7_RSEL_ADDR        (MT6377_DCXO_CW19_1)
#define RG_XO_EXTBUF7_RSEL_MASK        (0x7)
#define RG_XO_EXTBUF7_RSEL_SHIFT       (0)
#define RG_XO_EXTBUF7_HD_ADDR          (MT6377_DCXO_CW13_H)
#define RG_XO_EXTBUF7_HD_MASK          (0x3)
#define RG_XO_EXTBUF7_HD_SHIFT         (6)

#define XO_AUXOUT_SEL_L_ADDR           (MT6377_DCXO_CW16)
#define XO_AUXOUT_SEL_L_MASK           (0x3)
#define XO_AUXOUT_SEL_L_SHIFT          (6)
#define XO_AUXOUT_SEL_H_ADDR           (MT6377_DCXO_CW16_H)
#define XO_AUXOUT_SEL_H_MASK           (0xff)
#define XO_AUXOUT_SEL_H_SHIFT          (0)
#define XO_STATIC_AUXOUT_L_ADDR        (MT6377_DCXO_CW17)
#define XO_STATIC_AUXOUT_L_MASK        (0xff)
#define XO_STATIC_AUXOUT_L_SHIFT       (0)
#define XO_STATIC_AUXOUT_H_ADDR        (MT6377_DCXO_CW17_H)
#define XO_STATIC_AUXOUT_H_MASK        (0xff)
#define XO_STATIC_AUXOUT_H_SHIFT       (0)
#define XO_STATIC_AUXOUT_SEL_ADDR      (MT6377_DCXO_CW16)
#define XO_STATIC_AUXOUT_SEL_MASK      (0x3f)
#define XO_STATIC_AUXOUT_SEL_SHIFT     (0)
#define RG_XO_DIG26M_DIV2_ADDR         (MT6377_DCXO_DIGCLK_ELR)
#define RG_XO_DIG26M_DIV2_MASK         (0x1)
#define RG_XO_DIG26M_DIV2_SHIFT        (0)

/* Register_LDO_REG */
#define RG_LDO_VRFCK_HW6_OP_EN_ADDR    (0x1c2a)
#define RG_LDO_VRFCK_HW6_OP_EN_MASK    (0x1)
#define RG_LDO_VRFCK_HW6_OP_EN_SHIFT   (0x6)
#define RG_LDO_VRFCK_EN_ADDR           (0x1c23)
#define RG_LDO_VRFCK_EN_MASK           (0x1)
#define RG_LDO_VRFCK_EN_SHIFT          (0)
#define RG_LDO_VBBCK_HW6_OP_EN_ADDR    (0x1c38)
#define RG_LDO_VBBCK_HW6_OP_EN_MASK    (0x1)
#define RG_LDO_VBBCK_HW6_OP_EN_SHIFT   (0x6)
#define RG_LDO_VBBCK_EN_ADDR           (0x1c31)
#define RG_LDO_VBBCK_EN_MASK           (0x1)
#define RG_LDO_VBBCK_EN_SHIFT          (0)

#endif /* CLKBUF_DCXO_6377_H */
