Lattice Timing Report -  Setup  and Hold, Version Radiant (64-bit) 1.0.0.350.6

Tue Apr 16 15:28:37 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2018 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -db-file pll.udb -sethld -v 3 -endpoints 10 -u 10 -ports 10 -rpt-file pll_lse.twr

-----------------------------------------
Design:          pll
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock ref_clk_i_c
        2.2  Clock \lscc_pll_inst/u_PLL_B/OUTCORE
        2.3  Clock \lscc_pll_inst/u_PLL_B/OUTGLOBAL
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
            3.2.1  Setup Constraint Slack Summary
            3.2.2  Setup Critical Endpoint Summary 
        3.3  Hold Summary Report
            3.3.1  Hold Constraint Slack Summary
            3.3.2  Hold Critical Endpoint Summary 
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
            4.1.1  Setup Path Details For Constraint: create_clock -name {ref_clk_i_c} -period 20.8333333333333 [get_nets ref_clk_i_c]
            4.1.2  Setup Path Details For Constraint: create_generated_clock -name {\lscc_pll_inst/u_PLL_B/OUTGLOBAL} -source [get_pins {\lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {\lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
            4.1.3  Setup Path Details For Constraint: create_generated_clock -name {\lscc_pll_inst/u_PLL_B/OUTCORE} -source [get_pins {\lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {\lscc_pll_inst/u_PLL_B/OUTCORE }] 
        4.2  Hold Detailed Report
            4.2.1  Hold Path Details For Constraint: create_clock -name {ref_clk_i_c} -period 20.8333333333333 [get_nets ref_clk_i_c]
            4.2.2  Hold Path Details For Constraint: create_generated_clock -name {\lscc_pll_inst/u_PLL_B/OUTGLOBAL} -source [get_pins {\lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {\lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
            4.2.3  Hold Path Details For Constraint: create_generated_clock -name {\lscc_pll_inst/u_PLL_B/OUTCORE} -source [get_pins {\lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {\lscc_pll_inst/u_PLL_B/OUTCORE }] 

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {ref_clk_i_c} -period 20.8333333333333 [get_nets ref_clk_i_c]
create_generated_clock -name {\lscc_pll_inst/u_PLL_B/OUTGLOBAL} -source [get_pins {\lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {\lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
create_generated_clock -name {\lscc_pll_inst/u_PLL_B/OUTCORE} -source [get_pins {\lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {\lscc_pll_inst/u_PLL_B/OUTCORE }] 

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "ref_clk_i_c"
=======================
create_clock -name {ref_clk_i_c} -period 20.8333333333333 [get_nets ref_clk_i_c]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
           Clock ref_clk_i_c            |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From ref_clk_i_c                       |             Target |          20.833 ns |         48.001 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
           Clock ref_clk_i_c            |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From \lscc_pll_inst/u_PLL_B/OUTCORE    |                         ---- |                      No path 
 From \lscc_pll_inst/u_PLL_B/OUTGLOBAL  |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "\lscc_pll_inst/u_PLL_B/OUTCORE"
=======================
create_generated_clock -name {\lscc_pll_inst/u_PLL_B/OUTCORE} -source [get_pins {\lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {\lscc_pll_inst/u_PLL_B/OUTCORE }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
  Clock \lscc_pll_inst/u_PLL_B/OUTCORE  |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From \lscc_pll_inst/u_PLL_B/OUTCORE    |             Target |          39.800 ns |         25.126 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
  Clock \lscc_pll_inst/u_PLL_B/OUTCORE  |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From ref_clk_i_c                       |                         ---- |                      No path 
 From \lscc_pll_inst/u_PLL_B/OUTGLOBAL  |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.3 Clock "\lscc_pll_inst/u_PLL_B/OUTGLOBAL"
=======================
create_generated_clock -name {\lscc_pll_inst/u_PLL_B/OUTGLOBAL} -source [get_pins {\lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {\lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
 Clock \lscc_pll_inst/u_PLL_B/OUTGLOBAL |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From \lscc_pll_inst/u_PLL_B/OUTGLOBAL  |             Target |          39.800 ns |         25.126 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
 Clock \lscc_pll_inst/u_PLL_B/OUTGLOBAL |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From ref_clk_i_c                       |                         ---- |                      No path 
 From \lscc_pll_inst/u_PLL_B/OUTCORE    |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 0%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

3.2.1  Setup Constraint Slack Summary
--------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {ref_clk_i_c} -perio                                                                                                    
d 20.8333333333333 [get_nets ref_clk_i_                                                                                                    
c]                                      |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {\lscc_pll                                                                                                    
_inst/u_PLL_B/OUTGLOBAL} -source [get_p                                                                                                    
ins {\lscc_pll_inst/u_PLL_B/REFERENCECL                                                                                                    
K}] -multiply_by 67 -divide_by 128 [get                                                                                                    
_pins {\lscc_pll_inst/u_PLL_B/OUTGLOBAL                                                                                                    
 }]                                     |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {\lscc_pll                                                                                                    
_inst/u_PLL_B/OUTCORE} -source [get_pin                                                                                                    
s {\lscc_pll_inst/u_PLL_B/REFERENCECLK}                                                                                                    
] -multiply_by 67 -divide_by 128 [get_p                                                                                                    
ins {\lscc_pll_inst/u_PLL_B/OUTCORE }]  |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.2.2  Setup Critical Endpoint Summary 
----------------------------------------
--------------------------------------------------
There is no end point satisfying reporting criteria

Total Negative Slack: 0


3.3  Hold Summary Report
=========================

3.3.1  Hold Constraint Slack Summary
-------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {ref_clk_i_c} -perio                                                                                                    
d 20.8333333333333 [get_nets ref_clk_i_                                                                                                    
c]                                      |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {\lscc_pll                                                                                                    
_inst/u_PLL_B/OUTGLOBAL} -source [get_p                                                                                                    
ins {\lscc_pll_inst/u_PLL_B/REFERENCECL                                                                                                    
K}] -multiply_by 67 -divide_by 128 [get                                                                                                    
_pins {\lscc_pll_inst/u_PLL_B/OUTGLOBAL                                                                                                    
 }]                                     |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {\lscc_pll                                                                                                    
_inst/u_PLL_B/OUTCORE} -source [get_pin                                                                                                    
s {\lscc_pll_inst/u_PLL_B/REFERENCECLK}                                                                                                    
] -multiply_by 67 -divide_by 128 [get_p                                                                                                    
ins {\lscc_pll_inst/u_PLL_B/OUTCORE }]  |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.3.2  Hold Critical Endpoint Summary 
---------------------------------------

--------------------------------------------------
There is no end point satisfying reporting criteria

Total Negative Slack: 0


3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 4 Start or End Points      |           Type           
-------------------------------------------------------------------
ref_clk_i                               |                     input
rst_n_i                                 |                     input
outcore_o                               |                    output
outglobal_o                             |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         4
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================
4.1.1  Setup path details for constraint: create_clock -name {ref_clk_i_c} -period 20.8333333333333 [get_nets ref_clk_i_c]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

4.1.2  Setup path details for constraint: create_generated_clock -name {\lscc_pll_inst/u_PLL_B/OUTGLOBAL} -source [get_pins {\lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {\lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

4.1.3  Setup path details for constraint: create_generated_clock -name {\lscc_pll_inst/u_PLL_B/OUTCORE} -source [get_pins {\lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {\lscc_pll_inst/u_PLL_B/OUTCORE }] 
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

4.2  Hold Detailed Report
==========================
4.2.1  Hold path details for constraint: create_clock -name {ref_clk_i_c} -period 20.8333333333333 [get_nets ref_clk_i_c]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

4.2.2  Hold path details for constraint: create_generated_clock -name {\lscc_pll_inst/u_PLL_B/OUTGLOBAL} -source [get_pins {\lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {\lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

4.2.3  Hold path details for constraint: create_generated_clock -name {\lscc_pll_inst/u_PLL_B/OUTCORE} -source [get_pins {\lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {\lscc_pll_inst/u_PLL_B/OUTCORE }] 
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

