// Seed: 39891429
module module_0 (
    id_1
);
  inout id_1;
  reg id_1;
  always @(posedge id_1) begin
    id_1 <= id_1;
  end
  logic id_2;
endmodule
