[{"name":"蔡昌隆","email":"cc13@faculty.pccu.edu.tw","latestUpdate":"2010-08-20 10:10:06","objective":"本課程係以Verilog(VHDL)語言設計為基，經由講解基礎數位邏輯元件、組合數位電路、序向電路(含正反器、計數器)、暫存器和記憶體、時序與同步時脈電路設計、超大型積體電路、可程式陣列邏輯、複雜的可程式邏輯裝置、現場可規劃閘陣列及有限狀態機器並配合實作與程式練習，讓學生掌握數位系統的設計技巧，課程期末將要求學生各自設計乙項數位系統(如遊戲或電子音樂等等)。\nThis course will deliver the techniques of digital logic design. The topics include some fundamental digital logic, combinational logic design, sequential circuit (such as flip-flop and counter), register and memory system, timing system design, synchronization system design, PAL, CPLD, FPGA, and finite-state machine. In addition, some lectures and problems will be provided to help students to understand the rationale of digital system and implement their designation in areas such as microprocessor games, electronic music, digital filters, wireless communication, and computer graphics. Those algorithms will be implemented by utilizing the Verilog language for describing and programming the digital logic designs.\n","schedule":"授課進度及單元主題如下:\n第1週.數位系統簡介\n第1週.數字系統\n第2週.基本數位邏輯元件\n第2週.布林代數\n第3週.卡諾圖解數位邏輯電路\n第3週.組合邏輯電路設計\n第4,5週.正反器與序向電路設計\n第6,7,8週.計數器與暫存器設計\n第9週期中考\n第10,11週.狀態圖電路設計\n第12,13週.數位邏輯軟體VERILOG\n第14週.序列式區塊邏輯\n第2~17週.VHDL硬體描述語言(各單元中均會講授相關程式設計)\n第15,16週.555振盪器與應用電路與單晶片\n第17週.嵌入式系統\n第18週.期末考","scorePolicy":"1.平時40%:\n  包含到課(16%)\n  期中與期末前之2次小考(各8%)\n  一次不定期小考(8%)\n2.期中考30%\n3.期末考30%","materials":"textbook:\n1.Digital Design, 3rd Edition, M. Morris Mano, Prentice Hall\n2.Digital Systems: Principles and Applications, Ronald J. Tocci, 10th Edition, PEARSON Prentice Hall(東華書局代理)\nreference textbook\n(1) http://ocw.mit.edu/OcwWeb/Electrical-Engineering-and-Computer-Science/index.htm美國麻省理工學院開放課程內容L6.111\n(2)Digital Design, Frank Vahid, 全華科技圖書\n(3)數位邏輯設計理論與實務,作者：李鈺華‧莊臺寶‧李鈺泰,學貫公司\n","foreignLanguageTextbooks":false}]
