+++ 
draft = false
date = 2022-01-02T00:10:34-06:00
title = "Instruction-Address-Misaligned Exceptions"
slug = "2022-01-02-instruction-address-misaligned-exceptions" 
tags = []
categories = []
+++

Today's @risc_v Tip:

Instruction-Address-Misaligned exceptions can occur when a control transfer instruction (e.g. branch / jump) provides a misaligned target. The base ISA specifies 4 byte alignment (IALIGN=32), but extensions (such as `C`) may relax to 2 bytes (IALIGN=16).

![22-01-02](../../static/risc-v-tips/22-01-02.png)

[Original Tweet](https://twitter.com/hasheddan/status/1477673522193473540?s=20)