
c2_8_UartDelay.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003018  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000044  08003128  08003128  00004128  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800316c  0800316c  00005060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800316c  0800316c  00005060  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800316c  0800316c  00005060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800316c  0800316c  0000416c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003170  08003170  00004170  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08003174  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000f3c  20000060  080031d4  00005060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000f9c  080031d4  00005f9c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00005060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e2c0  00000000  00000000  00005089  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002401  00000000  00000000  00013349  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e18  00000000  00000000  00015750  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b01  00000000  00000000  00016568  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000187d4  00000000  00000000  00017069  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fcd9  00000000  00000000  0002f83d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00090df0  00000000  00000000  0003f516  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d0306  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003cf8  00000000  00000000  000d034c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  000d4044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000060 	.word	0x20000060
 800012c:	00000000 	.word	0x00000000
 8000130:	08003110 	.word	0x08003110

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000064 	.word	0x20000064
 800014c:	08003110 	.word	0x08003110

08000150 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000150:	b580      	push	{r7, lr}
 8000152:	b086      	sub	sp, #24
 8000154:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000156:	f000 fa7b 	bl	8000650 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800015a:	f000 f829 	bl	80001b0 <SystemClock_Config>
  BaseType_t status;
    TaskHandle_t task1_handle ; //,task2_handle;
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800015e:	f000 f88d 	bl	800027c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000162:	f000 f861 	bl	8000228 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  status =xTaskCreate(task1_handler, "Task-1", 100, "Hi\n", 2, &task1_handle);
 8000166:	1d3b      	adds	r3, r7, #4
 8000168:	9301      	str	r3, [sp, #4]
 800016a:	2302      	movs	r3, #2
 800016c:	9300      	str	r3, [sp, #0]
 800016e:	4b0d      	ldr	r3, [pc, #52]	@ (80001a4 <main+0x54>)
 8000170:	2264      	movs	r2, #100	@ 0x64
 8000172:	490d      	ldr	r1, [pc, #52]	@ (80001a8 <main+0x58>)
 8000174:	480d      	ldr	r0, [pc, #52]	@ (80001ac <main+0x5c>)
 8000176:	f001 fe6a 	bl	8001e4e <xTaskCreate>
 800017a:	60f8      	str	r0, [r7, #12]
   configASSERT(status == pdPASS);
 800017c:	68fb      	ldr	r3, [r7, #12]
 800017e:	2b01      	cmp	r3, #1
 8000180:	d00b      	beq.n	800019a <main+0x4a>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8000182:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000186:	f383 8811 	msr	BASEPRI, r3
 800018a:	f3bf 8f6f 	isb	sy
 800018e:	f3bf 8f4f 	dsb	sy
 8000192:	60bb      	str	r3, [r7, #8]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 8000194:	bf00      	nop
 8000196:	bf00      	nop
 8000198:	e7fd      	b.n	8000196 <main+0x46>
//   status =xTaskCreate(task2_handler, "Task-2", 100, "Hello\n", 3, &task2_handle);
//   configASSERT(status == pdPASS);
   vTaskStartScheduler();
 800019a:	f002 f82b 	bl	80021f4 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800019e:	bf00      	nop
 80001a0:	e7fd      	b.n	800019e <main+0x4e>
 80001a2:	bf00      	nop
 80001a4:	08003128 	.word	0x08003128
 80001a8:	0800312c 	.word	0x0800312c
 80001ac:	08000325 	.word	0x08000325

080001b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001b0:	b580      	push	{r7, lr}
 80001b2:	b090      	sub	sp, #64	@ 0x40
 80001b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001b6:	f107 0318 	add.w	r3, r7, #24
 80001ba:	2228      	movs	r2, #40	@ 0x28
 80001bc:	2100      	movs	r1, #0
 80001be:	4618      	mov	r0, r3
 80001c0:	f002 fec6 	bl	8002f50 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001c4:	1d3b      	adds	r3, r7, #4
 80001c6:	2200      	movs	r2, #0
 80001c8:	601a      	str	r2, [r3, #0]
 80001ca:	605a      	str	r2, [r3, #4]
 80001cc:	609a      	str	r2, [r3, #8]
 80001ce:	60da      	str	r2, [r3, #12]
 80001d0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80001d2:	2302      	movs	r3, #2
 80001d4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001d6:	2301      	movs	r3, #1
 80001d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80001da:	2310      	movs	r3, #16
 80001dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80001de:	2300      	movs	r3, #0
 80001e0:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001e2:	f107 0318 	add.w	r3, r7, #24
 80001e6:	4618      	mov	r0, r3
 80001e8:	f000 fce0 	bl	8000bac <HAL_RCC_OscConfig>
 80001ec:	4603      	mov	r3, r0
 80001ee:	2b00      	cmp	r3, #0
 80001f0:	d001      	beq.n	80001f6 <SystemClock_Config+0x46>
  {
    Error_Handler();
 80001f2:	f000 f8db 	bl	80003ac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80001f6:	230f      	movs	r3, #15
 80001f8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80001fa:	2300      	movs	r3, #0
 80001fc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80001fe:	2300      	movs	r3, #0
 8000200:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000202:	2300      	movs	r3, #0
 8000204:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000206:	2300      	movs	r3, #0
 8000208:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800020a:	1d3b      	adds	r3, r7, #4
 800020c:	2100      	movs	r1, #0
 800020e:	4618      	mov	r0, r3
 8000210:	f000 ff4e 	bl	80010b0 <HAL_RCC_ClockConfig>
 8000214:	4603      	mov	r3, r0
 8000216:	2b00      	cmp	r3, #0
 8000218:	d001      	beq.n	800021e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800021a:	f000 f8c7 	bl	80003ac <Error_Handler>
  }
}
 800021e:	bf00      	nop
 8000220:	3740      	adds	r7, #64	@ 0x40
 8000222:	46bd      	mov	sp, r7
 8000224:	bd80      	pop	{r7, pc}
	...

08000228 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000228:	b580      	push	{r7, lr}
 800022a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800022c:	4b11      	ldr	r3, [pc, #68]	@ (8000274 <MX_USART1_UART_Init+0x4c>)
 800022e:	4a12      	ldr	r2, [pc, #72]	@ (8000278 <MX_USART1_UART_Init+0x50>)
 8000230:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000232:	4b10      	ldr	r3, [pc, #64]	@ (8000274 <MX_USART1_UART_Init+0x4c>)
 8000234:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000238:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800023a:	4b0e      	ldr	r3, [pc, #56]	@ (8000274 <MX_USART1_UART_Init+0x4c>)
 800023c:	2200      	movs	r2, #0
 800023e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000240:	4b0c      	ldr	r3, [pc, #48]	@ (8000274 <MX_USART1_UART_Init+0x4c>)
 8000242:	2200      	movs	r2, #0
 8000244:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000246:	4b0b      	ldr	r3, [pc, #44]	@ (8000274 <MX_USART1_UART_Init+0x4c>)
 8000248:	2200      	movs	r2, #0
 800024a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800024c:	4b09      	ldr	r3, [pc, #36]	@ (8000274 <MX_USART1_UART_Init+0x4c>)
 800024e:	220c      	movs	r2, #12
 8000250:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000252:	4b08      	ldr	r3, [pc, #32]	@ (8000274 <MX_USART1_UART_Init+0x4c>)
 8000254:	2200      	movs	r2, #0
 8000256:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000258:	4b06      	ldr	r3, [pc, #24]	@ (8000274 <MX_USART1_UART_Init+0x4c>)
 800025a:	2200      	movs	r2, #0
 800025c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800025e:	4805      	ldr	r0, [pc, #20]	@ (8000274 <MX_USART1_UART_Init+0x4c>)
 8000260:	f001 fb22 	bl	80018a8 <HAL_UART_Init>
 8000264:	4603      	mov	r3, r0
 8000266:	2b00      	cmp	r3, #0
 8000268:	d001      	beq.n	800026e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800026a:	f000 f89f 	bl	80003ac <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800026e:	bf00      	nop
 8000270:	bd80      	pop	{r7, pc}
 8000272:	bf00      	nop
 8000274:	2000007c 	.word	0x2000007c
 8000278:	40013800 	.word	0x40013800

0800027c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800027c:	b580      	push	{r7, lr}
 800027e:	b086      	sub	sp, #24
 8000280:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000282:	f107 0308 	add.w	r3, r7, #8
 8000286:	2200      	movs	r2, #0
 8000288:	601a      	str	r2, [r3, #0]
 800028a:	605a      	str	r2, [r3, #4]
 800028c:	609a      	str	r2, [r3, #8]
 800028e:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000290:	4b21      	ldr	r3, [pc, #132]	@ (8000318 <MX_GPIO_Init+0x9c>)
 8000292:	699b      	ldr	r3, [r3, #24]
 8000294:	4a20      	ldr	r2, [pc, #128]	@ (8000318 <MX_GPIO_Init+0x9c>)
 8000296:	f043 0310 	orr.w	r3, r3, #16
 800029a:	6193      	str	r3, [r2, #24]
 800029c:	4b1e      	ldr	r3, [pc, #120]	@ (8000318 <MX_GPIO_Init+0x9c>)
 800029e:	699b      	ldr	r3, [r3, #24]
 80002a0:	f003 0310 	and.w	r3, r3, #16
 80002a4:	607b      	str	r3, [r7, #4]
 80002a6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002a8:	4b1b      	ldr	r3, [pc, #108]	@ (8000318 <MX_GPIO_Init+0x9c>)
 80002aa:	699b      	ldr	r3, [r3, #24]
 80002ac:	4a1a      	ldr	r2, [pc, #104]	@ (8000318 <MX_GPIO_Init+0x9c>)
 80002ae:	f043 0304 	orr.w	r3, r3, #4
 80002b2:	6193      	str	r3, [r2, #24]
 80002b4:	4b18      	ldr	r3, [pc, #96]	@ (8000318 <MX_GPIO_Init+0x9c>)
 80002b6:	699b      	ldr	r3, [r3, #24]
 80002b8:	f003 0304 	and.w	r3, r3, #4
 80002bc:	603b      	str	r3, [r7, #0]
 80002be:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80002c0:	2200      	movs	r2, #0
 80002c2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80002c6:	4815      	ldr	r0, [pc, #84]	@ (800031c <MX_GPIO_Init+0xa0>)
 80002c8:	f000 fc58 	bl	8000b7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 80002cc:	2200      	movs	r2, #0
 80002ce:	2101      	movs	r1, #1
 80002d0:	4813      	ldr	r0, [pc, #76]	@ (8000320 <MX_GPIO_Init+0xa4>)
 80002d2:	f000 fc53 	bl	8000b7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80002d6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80002da:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002dc:	2301      	movs	r3, #1
 80002de:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002e0:	2300      	movs	r3, #0
 80002e2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002e4:	2302      	movs	r3, #2
 80002e6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80002e8:	f107 0308 	add.w	r3, r7, #8
 80002ec:	4619      	mov	r1, r3
 80002ee:	480b      	ldr	r0, [pc, #44]	@ (800031c <MX_GPIO_Init+0xa0>)
 80002f0:	f000 fac0 	bl	8000874 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80002f4:	2301      	movs	r3, #1
 80002f6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002f8:	2301      	movs	r3, #1
 80002fa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002fc:	2300      	movs	r3, #0
 80002fe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000300:	2302      	movs	r3, #2
 8000302:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000304:	f107 0308 	add.w	r3, r7, #8
 8000308:	4619      	mov	r1, r3
 800030a:	4805      	ldr	r0, [pc, #20]	@ (8000320 <MX_GPIO_Init+0xa4>)
 800030c:	f000 fab2 	bl	8000874 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000310:	bf00      	nop
 8000312:	3718      	adds	r7, #24
 8000314:	46bd      	mov	sp, r7
 8000316:	bd80      	pop	{r7, pc}
 8000318:	40021000 	.word	0x40021000
 800031c:	40011000 	.word	0x40011000
 8000320:	40010800 	.word	0x40010800

08000324 <task1_handler>:

/* USER CODE BEGIN 4 */
void task1_handler (void* parameter){
 8000324:	b580      	push	{r7, lr}
 8000326:	b088      	sub	sp, #32
 8000328:	af00      	add	r7, sp, #0
 800032a:	6078      	str	r0, [r7, #4]
	int i,j =0;
 800032c:	2300      	movs	r3, #0
 800032e:	61bb      	str	r3, [r7, #24]
	const TickType_t xFrequency = 1000;  // 1000 ticks = 100ms = 1 sec
 8000330:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000334:	617b      	str	r3, [r7, #20]
	TickType_t xLastWakeTime ;
	BaseType_t xWasDelayed ;
	xLastWakeTime = xTaskGetTickCount ();
 8000336:	f002 f85f 	bl	80023f8 <xTaskGetTickCount>
 800033a:	4603      	mov	r3, r0
 800033c:	60fb      	str	r3, [r7, #12]
	for(;;){




		HAL_UART_Transmit(&huart1,parameter , 3, 1000);
 800033e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000342:	2203      	movs	r2, #3
 8000344:	6879      	ldr	r1, [r7, #4]
 8000346:	480f      	ldr	r0, [pc, #60]	@ (8000384 <task1_handler+0x60>)
 8000348:	f001 fafe 	bl	8001948 <HAL_UART_Transmit>
		for(i=0;i<5;i++)
 800034c:	2300      	movs	r3, #0
 800034e:	61fb      	str	r3, [r7, #28]
 8000350:	e00d      	b.n	800036e <task1_handler+0x4a>
			for(j=0;j<10000;j++);
 8000352:	2300      	movs	r3, #0
 8000354:	61bb      	str	r3, [r7, #24]
 8000356:	e002      	b.n	800035e <task1_handler+0x3a>
 8000358:	69bb      	ldr	r3, [r7, #24]
 800035a:	3301      	adds	r3, #1
 800035c:	61bb      	str	r3, [r7, #24]
 800035e:	69bb      	ldr	r3, [r7, #24]
 8000360:	f242 720f 	movw	r2, #9999	@ 0x270f
 8000364:	4293      	cmp	r3, r2
 8000366:	ddf7      	ble.n	8000358 <task1_handler+0x34>
		for(i=0;i<5;i++)
 8000368:	69fb      	ldr	r3, [r7, #28]
 800036a:	3301      	adds	r3, #1
 800036c:	61fb      	str	r3, [r7, #28]
 800036e:	69fb      	ldr	r3, [r7, #28]
 8000370:	2b04      	cmp	r3, #4
 8000372:	ddee      	ble.n	8000352 <task1_handler+0x2e>
//		vTaskDelay(pdMS_TO_TICKS(1000));
		xWasDelayed = xTaskDelayUntil(&xLastWakeTime,xFrequency);
 8000374:	f107 030c 	add.w	r3, r7, #12
 8000378:	6979      	ldr	r1, [r7, #20]
 800037a:	4618      	mov	r0, r3
 800037c:	f001 feb8 	bl	80020f0 <xTaskDelayUntil>
 8000380:	6138      	str	r0, [r7, #16]
		HAL_UART_Transmit(&huart1,parameter , 3, 1000);
 8000382:	e7dc      	b.n	800033e <task1_handler+0x1a>
 8000384:	2000007c 	.word	0x2000007c

08000388 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000388:	b580      	push	{r7, lr}
 800038a:	b082      	sub	sp, #8
 800038c:	af00      	add	r7, sp, #0
 800038e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4)
 8000390:	687b      	ldr	r3, [r7, #4]
 8000392:	681b      	ldr	r3, [r3, #0]
 8000394:	4a04      	ldr	r2, [pc, #16]	@ (80003a8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000396:	4293      	cmp	r3, r2
 8000398:	d101      	bne.n	800039e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800039a:	f000 f96f 	bl	800067c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800039e:	bf00      	nop
 80003a0:	3708      	adds	r7, #8
 80003a2:	46bd      	mov	sp, r7
 80003a4:	bd80      	pop	{r7, pc}
 80003a6:	bf00      	nop
 80003a8:	40000800 	.word	0x40000800

080003ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003ac:	b480      	push	{r7}
 80003ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003b0:	b672      	cpsid	i
}
 80003b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003b4:	bf00      	nop
 80003b6:	e7fd      	b.n	80003b4 <Error_Handler+0x8>

080003b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003b8:	b480      	push	{r7}
 80003ba:	b085      	sub	sp, #20
 80003bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80003be:	4b15      	ldr	r3, [pc, #84]	@ (8000414 <HAL_MspInit+0x5c>)
 80003c0:	699b      	ldr	r3, [r3, #24]
 80003c2:	4a14      	ldr	r2, [pc, #80]	@ (8000414 <HAL_MspInit+0x5c>)
 80003c4:	f043 0301 	orr.w	r3, r3, #1
 80003c8:	6193      	str	r3, [r2, #24]
 80003ca:	4b12      	ldr	r3, [pc, #72]	@ (8000414 <HAL_MspInit+0x5c>)
 80003cc:	699b      	ldr	r3, [r3, #24]
 80003ce:	f003 0301 	and.w	r3, r3, #1
 80003d2:	60bb      	str	r3, [r7, #8]
 80003d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003d6:	4b0f      	ldr	r3, [pc, #60]	@ (8000414 <HAL_MspInit+0x5c>)
 80003d8:	69db      	ldr	r3, [r3, #28]
 80003da:	4a0e      	ldr	r2, [pc, #56]	@ (8000414 <HAL_MspInit+0x5c>)
 80003dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80003e0:	61d3      	str	r3, [r2, #28]
 80003e2:	4b0c      	ldr	r3, [pc, #48]	@ (8000414 <HAL_MspInit+0x5c>)
 80003e4:	69db      	ldr	r3, [r3, #28]
 80003e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80003ea:	607b      	str	r3, [r7, #4]
 80003ec:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80003ee:	4b0a      	ldr	r3, [pc, #40]	@ (8000418 <HAL_MspInit+0x60>)
 80003f0:	685b      	ldr	r3, [r3, #4]
 80003f2:	60fb      	str	r3, [r7, #12]
 80003f4:	68fb      	ldr	r3, [r7, #12]
 80003f6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80003fa:	60fb      	str	r3, [r7, #12]
 80003fc:	68fb      	ldr	r3, [r7, #12]
 80003fe:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000402:	60fb      	str	r3, [r7, #12]
 8000404:	4a04      	ldr	r2, [pc, #16]	@ (8000418 <HAL_MspInit+0x60>)
 8000406:	68fb      	ldr	r3, [r7, #12]
 8000408:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800040a:	bf00      	nop
 800040c:	3714      	adds	r7, #20
 800040e:	46bd      	mov	sp, r7
 8000410:	bc80      	pop	{r7}
 8000412:	4770      	bx	lr
 8000414:	40021000 	.word	0x40021000
 8000418:	40010000 	.word	0x40010000

0800041c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800041c:	b580      	push	{r7, lr}
 800041e:	b088      	sub	sp, #32
 8000420:	af00      	add	r7, sp, #0
 8000422:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000424:	f107 0310 	add.w	r3, r7, #16
 8000428:	2200      	movs	r2, #0
 800042a:	601a      	str	r2, [r3, #0]
 800042c:	605a      	str	r2, [r3, #4]
 800042e:	609a      	str	r2, [r3, #8]
 8000430:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000432:	687b      	ldr	r3, [r7, #4]
 8000434:	681b      	ldr	r3, [r3, #0]
 8000436:	4a1c      	ldr	r2, [pc, #112]	@ (80004a8 <HAL_UART_MspInit+0x8c>)
 8000438:	4293      	cmp	r3, r2
 800043a:	d131      	bne.n	80004a0 <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800043c:	4b1b      	ldr	r3, [pc, #108]	@ (80004ac <HAL_UART_MspInit+0x90>)
 800043e:	699b      	ldr	r3, [r3, #24]
 8000440:	4a1a      	ldr	r2, [pc, #104]	@ (80004ac <HAL_UART_MspInit+0x90>)
 8000442:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000446:	6193      	str	r3, [r2, #24]
 8000448:	4b18      	ldr	r3, [pc, #96]	@ (80004ac <HAL_UART_MspInit+0x90>)
 800044a:	699b      	ldr	r3, [r3, #24]
 800044c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000450:	60fb      	str	r3, [r7, #12]
 8000452:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000454:	4b15      	ldr	r3, [pc, #84]	@ (80004ac <HAL_UART_MspInit+0x90>)
 8000456:	699b      	ldr	r3, [r3, #24]
 8000458:	4a14      	ldr	r2, [pc, #80]	@ (80004ac <HAL_UART_MspInit+0x90>)
 800045a:	f043 0304 	orr.w	r3, r3, #4
 800045e:	6193      	str	r3, [r2, #24]
 8000460:	4b12      	ldr	r3, [pc, #72]	@ (80004ac <HAL_UART_MspInit+0x90>)
 8000462:	699b      	ldr	r3, [r3, #24]
 8000464:	f003 0304 	and.w	r3, r3, #4
 8000468:	60bb      	str	r3, [r7, #8]
 800046a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800046c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000470:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000472:	2302      	movs	r3, #2
 8000474:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000476:	2303      	movs	r3, #3
 8000478:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800047a:	f107 0310 	add.w	r3, r7, #16
 800047e:	4619      	mov	r1, r3
 8000480:	480b      	ldr	r0, [pc, #44]	@ (80004b0 <HAL_UART_MspInit+0x94>)
 8000482:	f000 f9f7 	bl	8000874 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000486:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800048a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800048c:	2300      	movs	r3, #0
 800048e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000490:	2300      	movs	r3, #0
 8000492:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000494:	f107 0310 	add.w	r3, r7, #16
 8000498:	4619      	mov	r1, r3
 800049a:	4805      	ldr	r0, [pc, #20]	@ (80004b0 <HAL_UART_MspInit+0x94>)
 800049c:	f000 f9ea 	bl	8000874 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80004a0:	bf00      	nop
 80004a2:	3720      	adds	r7, #32
 80004a4:	46bd      	mov	sp, r7
 80004a6:	bd80      	pop	{r7, pc}
 80004a8:	40013800 	.word	0x40013800
 80004ac:	40021000 	.word	0x40021000
 80004b0:	40010800 	.word	0x40010800

080004b4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004b4:	b580      	push	{r7, lr}
 80004b6:	b08e      	sub	sp, #56	@ 0x38
 80004b8:	af00      	add	r7, sp, #0
 80004ba:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80004bc:	2300      	movs	r3, #0
 80004be:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80004c0:	2300      	movs	r3, #0
 80004c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 80004c4:	2300      	movs	r3, #0
 80004c6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 80004ca:	4b34      	ldr	r3, [pc, #208]	@ (800059c <HAL_InitTick+0xe8>)
 80004cc:	69db      	ldr	r3, [r3, #28]
 80004ce:	4a33      	ldr	r2, [pc, #204]	@ (800059c <HAL_InitTick+0xe8>)
 80004d0:	f043 0304 	orr.w	r3, r3, #4
 80004d4:	61d3      	str	r3, [r2, #28]
 80004d6:	4b31      	ldr	r3, [pc, #196]	@ (800059c <HAL_InitTick+0xe8>)
 80004d8:	69db      	ldr	r3, [r3, #28]
 80004da:	f003 0304 	and.w	r3, r3, #4
 80004de:	60fb      	str	r3, [r7, #12]
 80004e0:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80004e2:	f107 0210 	add.w	r2, r7, #16
 80004e6:	f107 0314 	add.w	r3, r7, #20
 80004ea:	4611      	mov	r1, r2
 80004ec:	4618      	mov	r0, r3
 80004ee:	f000 ff4f 	bl	8001390 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80004f2:	6a3b      	ldr	r3, [r7, #32]
 80004f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80004f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80004f8:	2b00      	cmp	r3, #0
 80004fa:	d103      	bne.n	8000504 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80004fc:	f000 ff20 	bl	8001340 <HAL_RCC_GetPCLK1Freq>
 8000500:	6378      	str	r0, [r7, #52]	@ 0x34
 8000502:	e004      	b.n	800050e <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000504:	f000 ff1c 	bl	8001340 <HAL_RCC_GetPCLK1Freq>
 8000508:	4603      	mov	r3, r0
 800050a:	005b      	lsls	r3, r3, #1
 800050c:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800050e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000510:	4a23      	ldr	r2, [pc, #140]	@ (80005a0 <HAL_InitTick+0xec>)
 8000512:	fba2 2303 	umull	r2, r3, r2, r3
 8000516:	0c9b      	lsrs	r3, r3, #18
 8000518:	3b01      	subs	r3, #1
 800051a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 800051c:	4b21      	ldr	r3, [pc, #132]	@ (80005a4 <HAL_InitTick+0xf0>)
 800051e:	4a22      	ldr	r2, [pc, #136]	@ (80005a8 <HAL_InitTick+0xf4>)
 8000520:	601a      	str	r2, [r3, #0]
   * Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 8000522:	4b20      	ldr	r3, [pc, #128]	@ (80005a4 <HAL_InitTick+0xf0>)
 8000524:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000528:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 800052a:	4a1e      	ldr	r2, [pc, #120]	@ (80005a4 <HAL_InitTick+0xf0>)
 800052c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800052e:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8000530:	4b1c      	ldr	r3, [pc, #112]	@ (80005a4 <HAL_InitTick+0xf0>)
 8000532:	2200      	movs	r2, #0
 8000534:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000536:	4b1b      	ldr	r3, [pc, #108]	@ (80005a4 <HAL_InitTick+0xf0>)
 8000538:	2200      	movs	r2, #0
 800053a:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800053c:	4b19      	ldr	r3, [pc, #100]	@ (80005a4 <HAL_InitTick+0xf0>)
 800053e:	2200      	movs	r2, #0
 8000540:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 8000542:	4818      	ldr	r0, [pc, #96]	@ (80005a4 <HAL_InitTick+0xf0>)
 8000544:	f000 ff72 	bl	800142c <HAL_TIM_Base_Init>
 8000548:	4603      	mov	r3, r0
 800054a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800054e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000552:	2b00      	cmp	r3, #0
 8000554:	d11b      	bne.n	800058e <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 8000556:	4813      	ldr	r0, [pc, #76]	@ (80005a4 <HAL_InitTick+0xf0>)
 8000558:	f000 ffc0 	bl	80014dc <HAL_TIM_Base_Start_IT>
 800055c:	4603      	mov	r3, r0
 800055e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000562:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000566:	2b00      	cmp	r3, #0
 8000568:	d111      	bne.n	800058e <HAL_InitTick+0xda>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800056a:	201e      	movs	r0, #30
 800056c:	f000 f973 	bl	8000856 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	2b0f      	cmp	r3, #15
 8000574:	d808      	bhi.n	8000588 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 8000576:	2200      	movs	r2, #0
 8000578:	6879      	ldr	r1, [r7, #4]
 800057a:	201e      	movs	r0, #30
 800057c:	f000 f94f 	bl	800081e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000580:	4a0a      	ldr	r2, [pc, #40]	@ (80005ac <HAL_InitTick+0xf8>)
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	6013      	str	r3, [r2, #0]
 8000586:	e002      	b.n	800058e <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8000588:	2301      	movs	r3, #1
 800058a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800058e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000592:	4618      	mov	r0, r3
 8000594:	3738      	adds	r7, #56	@ 0x38
 8000596:	46bd      	mov	sp, r7
 8000598:	bd80      	pop	{r7, pc}
 800059a:	bf00      	nop
 800059c:	40021000 	.word	0x40021000
 80005a0:	431bde83 	.word	0x431bde83
 80005a4:	200000c4 	.word	0x200000c4
 80005a8:	40000800 	.word	0x40000800
 80005ac:	20000004 	.word	0x20000004

080005b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80005b0:	b480      	push	{r7}
 80005b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80005b4:	bf00      	nop
 80005b6:	e7fd      	b.n	80005b4 <NMI_Handler+0x4>

080005b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80005b8:	b480      	push	{r7}
 80005ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005bc:	bf00      	nop
 80005be:	e7fd      	b.n	80005bc <HardFault_Handler+0x4>

080005c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80005c0:	b480      	push	{r7}
 80005c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80005c4:	bf00      	nop
 80005c6:	e7fd      	b.n	80005c4 <MemManage_Handler+0x4>

080005c8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80005c8:	b480      	push	{r7}
 80005ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80005cc:	bf00      	nop
 80005ce:	e7fd      	b.n	80005cc <BusFault_Handler+0x4>

080005d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80005d0:	b480      	push	{r7}
 80005d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80005d4:	bf00      	nop
 80005d6:	e7fd      	b.n	80005d4 <UsageFault_Handler+0x4>

080005d8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80005d8:	b480      	push	{r7}
 80005da:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80005dc:	bf00      	nop
 80005de:	46bd      	mov	sp, r7
 80005e0:	bc80      	pop	{r7}
 80005e2:	4770      	bx	lr

080005e4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80005e8:	4802      	ldr	r0, [pc, #8]	@ (80005f4 <TIM4_IRQHandler+0x10>)
 80005ea:	f000 ffc9 	bl	8001580 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80005ee:	bf00      	nop
 80005f0:	bd80      	pop	{r7, pc}
 80005f2:	bf00      	nop
 80005f4:	200000c4 	.word	0x200000c4

080005f8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80005f8:	b480      	push	{r7}
 80005fa:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80005fc:	bf00      	nop
 80005fe:	46bd      	mov	sp, r7
 8000600:	bc80      	pop	{r7}
 8000602:	4770      	bx	lr

08000604 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000604:	f7ff fff8 	bl	80005f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000608:	480b      	ldr	r0, [pc, #44]	@ (8000638 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800060a:	490c      	ldr	r1, [pc, #48]	@ (800063c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800060c:	4a0c      	ldr	r2, [pc, #48]	@ (8000640 <LoopFillZerobss+0x16>)
  movs r3, #0
 800060e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000610:	e002      	b.n	8000618 <LoopCopyDataInit>

08000612 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000612:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000614:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000616:	3304      	adds	r3, #4

08000618 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000618:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800061a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800061c:	d3f9      	bcc.n	8000612 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800061e:	4a09      	ldr	r2, [pc, #36]	@ (8000644 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000620:	4c09      	ldr	r4, [pc, #36]	@ (8000648 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000622:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000624:	e001      	b.n	800062a <LoopFillZerobss>

08000626 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000626:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000628:	3204      	adds	r2, #4

0800062a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800062a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800062c:	d3fb      	bcc.n	8000626 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800062e:	f002 fcf5 	bl	800301c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000632:	f7ff fd8d 	bl	8000150 <main>
  bx lr
 8000636:	4770      	bx	lr
  ldr r0, =_sdata
 8000638:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800063c:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000640:	08003174 	.word	0x08003174
  ldr r2, =_sbss
 8000644:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000648:	20000f9c 	.word	0x20000f9c

0800064c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800064c:	e7fe      	b.n	800064c <ADC1_2_IRQHandler>
	...

08000650 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000654:	4b08      	ldr	r3, [pc, #32]	@ (8000678 <HAL_Init+0x28>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	4a07      	ldr	r2, [pc, #28]	@ (8000678 <HAL_Init+0x28>)
 800065a:	f043 0310 	orr.w	r3, r3, #16
 800065e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000660:	2003      	movs	r0, #3
 8000662:	f000 f8d1 	bl	8000808 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000666:	200f      	movs	r0, #15
 8000668:	f7ff ff24 	bl	80004b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800066c:	f7ff fea4 	bl	80003b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000670:	2300      	movs	r3, #0
}
 8000672:	4618      	mov	r0, r3
 8000674:	bd80      	pop	{r7, pc}
 8000676:	bf00      	nop
 8000678:	40022000 	.word	0x40022000

0800067c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800067c:	b480      	push	{r7}
 800067e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000680:	4b05      	ldr	r3, [pc, #20]	@ (8000698 <HAL_IncTick+0x1c>)
 8000682:	781b      	ldrb	r3, [r3, #0]
 8000684:	461a      	mov	r2, r3
 8000686:	4b05      	ldr	r3, [pc, #20]	@ (800069c <HAL_IncTick+0x20>)
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	4413      	add	r3, r2
 800068c:	4a03      	ldr	r2, [pc, #12]	@ (800069c <HAL_IncTick+0x20>)
 800068e:	6013      	str	r3, [r2, #0]
}
 8000690:	bf00      	nop
 8000692:	46bd      	mov	sp, r7
 8000694:	bc80      	pop	{r7}
 8000696:	4770      	bx	lr
 8000698:	20000008 	.word	0x20000008
 800069c:	2000010c 	.word	0x2000010c

080006a0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80006a0:	b480      	push	{r7}
 80006a2:	af00      	add	r7, sp, #0
  return uwTick;
 80006a4:	4b02      	ldr	r3, [pc, #8]	@ (80006b0 <HAL_GetTick+0x10>)
 80006a6:	681b      	ldr	r3, [r3, #0]
}
 80006a8:	4618      	mov	r0, r3
 80006aa:	46bd      	mov	sp, r7
 80006ac:	bc80      	pop	{r7}
 80006ae:	4770      	bx	lr
 80006b0:	2000010c 	.word	0x2000010c

080006b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006b4:	b480      	push	{r7}
 80006b6:	b085      	sub	sp, #20
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	f003 0307 	and.w	r3, r3, #7
 80006c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006c4:	4b0c      	ldr	r3, [pc, #48]	@ (80006f8 <__NVIC_SetPriorityGrouping+0x44>)
 80006c6:	68db      	ldr	r3, [r3, #12]
 80006c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006ca:	68ba      	ldr	r2, [r7, #8]
 80006cc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80006d0:	4013      	ands	r3, r2
 80006d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80006d4:	68fb      	ldr	r3, [r7, #12]
 80006d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80006d8:	68bb      	ldr	r3, [r7, #8]
 80006da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80006dc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80006e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80006e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80006e6:	4a04      	ldr	r2, [pc, #16]	@ (80006f8 <__NVIC_SetPriorityGrouping+0x44>)
 80006e8:	68bb      	ldr	r3, [r7, #8]
 80006ea:	60d3      	str	r3, [r2, #12]
}
 80006ec:	bf00      	nop
 80006ee:	3714      	adds	r7, #20
 80006f0:	46bd      	mov	sp, r7
 80006f2:	bc80      	pop	{r7}
 80006f4:	4770      	bx	lr
 80006f6:	bf00      	nop
 80006f8:	e000ed00 	.word	0xe000ed00

080006fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80006fc:	b480      	push	{r7}
 80006fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000700:	4b04      	ldr	r3, [pc, #16]	@ (8000714 <__NVIC_GetPriorityGrouping+0x18>)
 8000702:	68db      	ldr	r3, [r3, #12]
 8000704:	0a1b      	lsrs	r3, r3, #8
 8000706:	f003 0307 	and.w	r3, r3, #7
}
 800070a:	4618      	mov	r0, r3
 800070c:	46bd      	mov	sp, r7
 800070e:	bc80      	pop	{r7}
 8000710:	4770      	bx	lr
 8000712:	bf00      	nop
 8000714:	e000ed00 	.word	0xe000ed00

08000718 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000718:	b480      	push	{r7}
 800071a:	b083      	sub	sp, #12
 800071c:	af00      	add	r7, sp, #0
 800071e:	4603      	mov	r3, r0
 8000720:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000722:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000726:	2b00      	cmp	r3, #0
 8000728:	db0b      	blt.n	8000742 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800072a:	79fb      	ldrb	r3, [r7, #7]
 800072c:	f003 021f 	and.w	r2, r3, #31
 8000730:	4906      	ldr	r1, [pc, #24]	@ (800074c <__NVIC_EnableIRQ+0x34>)
 8000732:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000736:	095b      	lsrs	r3, r3, #5
 8000738:	2001      	movs	r0, #1
 800073a:	fa00 f202 	lsl.w	r2, r0, r2
 800073e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000742:	bf00      	nop
 8000744:	370c      	adds	r7, #12
 8000746:	46bd      	mov	sp, r7
 8000748:	bc80      	pop	{r7}
 800074a:	4770      	bx	lr
 800074c:	e000e100 	.word	0xe000e100

08000750 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000750:	b480      	push	{r7}
 8000752:	b083      	sub	sp, #12
 8000754:	af00      	add	r7, sp, #0
 8000756:	4603      	mov	r3, r0
 8000758:	6039      	str	r1, [r7, #0]
 800075a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800075c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000760:	2b00      	cmp	r3, #0
 8000762:	db0a      	blt.n	800077a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000764:	683b      	ldr	r3, [r7, #0]
 8000766:	b2da      	uxtb	r2, r3
 8000768:	490c      	ldr	r1, [pc, #48]	@ (800079c <__NVIC_SetPriority+0x4c>)
 800076a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800076e:	0112      	lsls	r2, r2, #4
 8000770:	b2d2      	uxtb	r2, r2
 8000772:	440b      	add	r3, r1
 8000774:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000778:	e00a      	b.n	8000790 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800077a:	683b      	ldr	r3, [r7, #0]
 800077c:	b2da      	uxtb	r2, r3
 800077e:	4908      	ldr	r1, [pc, #32]	@ (80007a0 <__NVIC_SetPriority+0x50>)
 8000780:	79fb      	ldrb	r3, [r7, #7]
 8000782:	f003 030f 	and.w	r3, r3, #15
 8000786:	3b04      	subs	r3, #4
 8000788:	0112      	lsls	r2, r2, #4
 800078a:	b2d2      	uxtb	r2, r2
 800078c:	440b      	add	r3, r1
 800078e:	761a      	strb	r2, [r3, #24]
}
 8000790:	bf00      	nop
 8000792:	370c      	adds	r7, #12
 8000794:	46bd      	mov	sp, r7
 8000796:	bc80      	pop	{r7}
 8000798:	4770      	bx	lr
 800079a:	bf00      	nop
 800079c:	e000e100 	.word	0xe000e100
 80007a0:	e000ed00 	.word	0xe000ed00

080007a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007a4:	b480      	push	{r7}
 80007a6:	b089      	sub	sp, #36	@ 0x24
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	60f8      	str	r0, [r7, #12]
 80007ac:	60b9      	str	r1, [r7, #8]
 80007ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80007b0:	68fb      	ldr	r3, [r7, #12]
 80007b2:	f003 0307 	and.w	r3, r3, #7
 80007b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007b8:	69fb      	ldr	r3, [r7, #28]
 80007ba:	f1c3 0307 	rsb	r3, r3, #7
 80007be:	2b04      	cmp	r3, #4
 80007c0:	bf28      	it	cs
 80007c2:	2304      	movcs	r3, #4
 80007c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007c6:	69fb      	ldr	r3, [r7, #28]
 80007c8:	3304      	adds	r3, #4
 80007ca:	2b06      	cmp	r3, #6
 80007cc:	d902      	bls.n	80007d4 <NVIC_EncodePriority+0x30>
 80007ce:	69fb      	ldr	r3, [r7, #28]
 80007d0:	3b03      	subs	r3, #3
 80007d2:	e000      	b.n	80007d6 <NVIC_EncodePriority+0x32>
 80007d4:	2300      	movs	r3, #0
 80007d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007d8:	f04f 32ff 	mov.w	r2, #4294967295
 80007dc:	69bb      	ldr	r3, [r7, #24]
 80007de:	fa02 f303 	lsl.w	r3, r2, r3
 80007e2:	43da      	mvns	r2, r3
 80007e4:	68bb      	ldr	r3, [r7, #8]
 80007e6:	401a      	ands	r2, r3
 80007e8:	697b      	ldr	r3, [r7, #20]
 80007ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80007ec:	f04f 31ff 	mov.w	r1, #4294967295
 80007f0:	697b      	ldr	r3, [r7, #20]
 80007f2:	fa01 f303 	lsl.w	r3, r1, r3
 80007f6:	43d9      	mvns	r1, r3
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007fc:	4313      	orrs	r3, r2
         );
}
 80007fe:	4618      	mov	r0, r3
 8000800:	3724      	adds	r7, #36	@ 0x24
 8000802:	46bd      	mov	sp, r7
 8000804:	bc80      	pop	{r7}
 8000806:	4770      	bx	lr

08000808 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b082      	sub	sp, #8
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000810:	6878      	ldr	r0, [r7, #4]
 8000812:	f7ff ff4f 	bl	80006b4 <__NVIC_SetPriorityGrouping>
}
 8000816:	bf00      	nop
 8000818:	3708      	adds	r7, #8
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}

0800081e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800081e:	b580      	push	{r7, lr}
 8000820:	b086      	sub	sp, #24
 8000822:	af00      	add	r7, sp, #0
 8000824:	4603      	mov	r3, r0
 8000826:	60b9      	str	r1, [r7, #8]
 8000828:	607a      	str	r2, [r7, #4]
 800082a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800082c:	2300      	movs	r3, #0
 800082e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000830:	f7ff ff64 	bl	80006fc <__NVIC_GetPriorityGrouping>
 8000834:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000836:	687a      	ldr	r2, [r7, #4]
 8000838:	68b9      	ldr	r1, [r7, #8]
 800083a:	6978      	ldr	r0, [r7, #20]
 800083c:	f7ff ffb2 	bl	80007a4 <NVIC_EncodePriority>
 8000840:	4602      	mov	r2, r0
 8000842:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000846:	4611      	mov	r1, r2
 8000848:	4618      	mov	r0, r3
 800084a:	f7ff ff81 	bl	8000750 <__NVIC_SetPriority>
}
 800084e:	bf00      	nop
 8000850:	3718      	adds	r7, #24
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}

08000856 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000856:	b580      	push	{r7, lr}
 8000858:	b082      	sub	sp, #8
 800085a:	af00      	add	r7, sp, #0
 800085c:	4603      	mov	r3, r0
 800085e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000860:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000864:	4618      	mov	r0, r3
 8000866:	f7ff ff57 	bl	8000718 <__NVIC_EnableIRQ>
}
 800086a:	bf00      	nop
 800086c:	3708      	adds	r7, #8
 800086e:	46bd      	mov	sp, r7
 8000870:	bd80      	pop	{r7, pc}
	...

08000874 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000874:	b480      	push	{r7}
 8000876:	b08b      	sub	sp, #44	@ 0x2c
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]
 800087c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800087e:	2300      	movs	r3, #0
 8000880:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000882:	2300      	movs	r3, #0
 8000884:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000886:	e169      	b.n	8000b5c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000888:	2201      	movs	r2, #1
 800088a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800088c:	fa02 f303 	lsl.w	r3, r2, r3
 8000890:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000892:	683b      	ldr	r3, [r7, #0]
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	69fa      	ldr	r2, [r7, #28]
 8000898:	4013      	ands	r3, r2
 800089a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800089c:	69ba      	ldr	r2, [r7, #24]
 800089e:	69fb      	ldr	r3, [r7, #28]
 80008a0:	429a      	cmp	r2, r3
 80008a2:	f040 8158 	bne.w	8000b56 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80008a6:	683b      	ldr	r3, [r7, #0]
 80008a8:	685b      	ldr	r3, [r3, #4]
 80008aa:	4a9a      	ldr	r2, [pc, #616]	@ (8000b14 <HAL_GPIO_Init+0x2a0>)
 80008ac:	4293      	cmp	r3, r2
 80008ae:	d05e      	beq.n	800096e <HAL_GPIO_Init+0xfa>
 80008b0:	4a98      	ldr	r2, [pc, #608]	@ (8000b14 <HAL_GPIO_Init+0x2a0>)
 80008b2:	4293      	cmp	r3, r2
 80008b4:	d875      	bhi.n	80009a2 <HAL_GPIO_Init+0x12e>
 80008b6:	4a98      	ldr	r2, [pc, #608]	@ (8000b18 <HAL_GPIO_Init+0x2a4>)
 80008b8:	4293      	cmp	r3, r2
 80008ba:	d058      	beq.n	800096e <HAL_GPIO_Init+0xfa>
 80008bc:	4a96      	ldr	r2, [pc, #600]	@ (8000b18 <HAL_GPIO_Init+0x2a4>)
 80008be:	4293      	cmp	r3, r2
 80008c0:	d86f      	bhi.n	80009a2 <HAL_GPIO_Init+0x12e>
 80008c2:	4a96      	ldr	r2, [pc, #600]	@ (8000b1c <HAL_GPIO_Init+0x2a8>)
 80008c4:	4293      	cmp	r3, r2
 80008c6:	d052      	beq.n	800096e <HAL_GPIO_Init+0xfa>
 80008c8:	4a94      	ldr	r2, [pc, #592]	@ (8000b1c <HAL_GPIO_Init+0x2a8>)
 80008ca:	4293      	cmp	r3, r2
 80008cc:	d869      	bhi.n	80009a2 <HAL_GPIO_Init+0x12e>
 80008ce:	4a94      	ldr	r2, [pc, #592]	@ (8000b20 <HAL_GPIO_Init+0x2ac>)
 80008d0:	4293      	cmp	r3, r2
 80008d2:	d04c      	beq.n	800096e <HAL_GPIO_Init+0xfa>
 80008d4:	4a92      	ldr	r2, [pc, #584]	@ (8000b20 <HAL_GPIO_Init+0x2ac>)
 80008d6:	4293      	cmp	r3, r2
 80008d8:	d863      	bhi.n	80009a2 <HAL_GPIO_Init+0x12e>
 80008da:	4a92      	ldr	r2, [pc, #584]	@ (8000b24 <HAL_GPIO_Init+0x2b0>)
 80008dc:	4293      	cmp	r3, r2
 80008de:	d046      	beq.n	800096e <HAL_GPIO_Init+0xfa>
 80008e0:	4a90      	ldr	r2, [pc, #576]	@ (8000b24 <HAL_GPIO_Init+0x2b0>)
 80008e2:	4293      	cmp	r3, r2
 80008e4:	d85d      	bhi.n	80009a2 <HAL_GPIO_Init+0x12e>
 80008e6:	2b12      	cmp	r3, #18
 80008e8:	d82a      	bhi.n	8000940 <HAL_GPIO_Init+0xcc>
 80008ea:	2b12      	cmp	r3, #18
 80008ec:	d859      	bhi.n	80009a2 <HAL_GPIO_Init+0x12e>
 80008ee:	a201      	add	r2, pc, #4	@ (adr r2, 80008f4 <HAL_GPIO_Init+0x80>)
 80008f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008f4:	0800096f 	.word	0x0800096f
 80008f8:	08000949 	.word	0x08000949
 80008fc:	0800095b 	.word	0x0800095b
 8000900:	0800099d 	.word	0x0800099d
 8000904:	080009a3 	.word	0x080009a3
 8000908:	080009a3 	.word	0x080009a3
 800090c:	080009a3 	.word	0x080009a3
 8000910:	080009a3 	.word	0x080009a3
 8000914:	080009a3 	.word	0x080009a3
 8000918:	080009a3 	.word	0x080009a3
 800091c:	080009a3 	.word	0x080009a3
 8000920:	080009a3 	.word	0x080009a3
 8000924:	080009a3 	.word	0x080009a3
 8000928:	080009a3 	.word	0x080009a3
 800092c:	080009a3 	.word	0x080009a3
 8000930:	080009a3 	.word	0x080009a3
 8000934:	080009a3 	.word	0x080009a3
 8000938:	08000951 	.word	0x08000951
 800093c:	08000965 	.word	0x08000965
 8000940:	4a79      	ldr	r2, [pc, #484]	@ (8000b28 <HAL_GPIO_Init+0x2b4>)
 8000942:	4293      	cmp	r3, r2
 8000944:	d013      	beq.n	800096e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000946:	e02c      	b.n	80009a2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000948:	683b      	ldr	r3, [r7, #0]
 800094a:	68db      	ldr	r3, [r3, #12]
 800094c:	623b      	str	r3, [r7, #32]
          break;
 800094e:	e029      	b.n	80009a4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000950:	683b      	ldr	r3, [r7, #0]
 8000952:	68db      	ldr	r3, [r3, #12]
 8000954:	3304      	adds	r3, #4
 8000956:	623b      	str	r3, [r7, #32]
          break;
 8000958:	e024      	b.n	80009a4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800095a:	683b      	ldr	r3, [r7, #0]
 800095c:	68db      	ldr	r3, [r3, #12]
 800095e:	3308      	adds	r3, #8
 8000960:	623b      	str	r3, [r7, #32]
          break;
 8000962:	e01f      	b.n	80009a4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000964:	683b      	ldr	r3, [r7, #0]
 8000966:	68db      	ldr	r3, [r3, #12]
 8000968:	330c      	adds	r3, #12
 800096a:	623b      	str	r3, [r7, #32]
          break;
 800096c:	e01a      	b.n	80009a4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800096e:	683b      	ldr	r3, [r7, #0]
 8000970:	689b      	ldr	r3, [r3, #8]
 8000972:	2b00      	cmp	r3, #0
 8000974:	d102      	bne.n	800097c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000976:	2304      	movs	r3, #4
 8000978:	623b      	str	r3, [r7, #32]
          break;
 800097a:	e013      	b.n	80009a4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800097c:	683b      	ldr	r3, [r7, #0]
 800097e:	689b      	ldr	r3, [r3, #8]
 8000980:	2b01      	cmp	r3, #1
 8000982:	d105      	bne.n	8000990 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000984:	2308      	movs	r3, #8
 8000986:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	69fa      	ldr	r2, [r7, #28]
 800098c:	611a      	str	r2, [r3, #16]
          break;
 800098e:	e009      	b.n	80009a4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000990:	2308      	movs	r3, #8
 8000992:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	69fa      	ldr	r2, [r7, #28]
 8000998:	615a      	str	r2, [r3, #20]
          break;
 800099a:	e003      	b.n	80009a4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800099c:	2300      	movs	r3, #0
 800099e:	623b      	str	r3, [r7, #32]
          break;
 80009a0:	e000      	b.n	80009a4 <HAL_GPIO_Init+0x130>
          break;
 80009a2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80009a4:	69bb      	ldr	r3, [r7, #24]
 80009a6:	2bff      	cmp	r3, #255	@ 0xff
 80009a8:	d801      	bhi.n	80009ae <HAL_GPIO_Init+0x13a>
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	e001      	b.n	80009b2 <HAL_GPIO_Init+0x13e>
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	3304      	adds	r3, #4
 80009b2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80009b4:	69bb      	ldr	r3, [r7, #24]
 80009b6:	2bff      	cmp	r3, #255	@ 0xff
 80009b8:	d802      	bhi.n	80009c0 <HAL_GPIO_Init+0x14c>
 80009ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009bc:	009b      	lsls	r3, r3, #2
 80009be:	e002      	b.n	80009c6 <HAL_GPIO_Init+0x152>
 80009c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009c2:	3b08      	subs	r3, #8
 80009c4:	009b      	lsls	r3, r3, #2
 80009c6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80009c8:	697b      	ldr	r3, [r7, #20]
 80009ca:	681a      	ldr	r2, [r3, #0]
 80009cc:	210f      	movs	r1, #15
 80009ce:	693b      	ldr	r3, [r7, #16]
 80009d0:	fa01 f303 	lsl.w	r3, r1, r3
 80009d4:	43db      	mvns	r3, r3
 80009d6:	401a      	ands	r2, r3
 80009d8:	6a39      	ldr	r1, [r7, #32]
 80009da:	693b      	ldr	r3, [r7, #16]
 80009dc:	fa01 f303 	lsl.w	r3, r1, r3
 80009e0:	431a      	orrs	r2, r3
 80009e2:	697b      	ldr	r3, [r7, #20]
 80009e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80009e6:	683b      	ldr	r3, [r7, #0]
 80009e8:	685b      	ldr	r3, [r3, #4]
 80009ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	f000 80b1 	beq.w	8000b56 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80009f4:	4b4d      	ldr	r3, [pc, #308]	@ (8000b2c <HAL_GPIO_Init+0x2b8>)
 80009f6:	699b      	ldr	r3, [r3, #24]
 80009f8:	4a4c      	ldr	r2, [pc, #304]	@ (8000b2c <HAL_GPIO_Init+0x2b8>)
 80009fa:	f043 0301 	orr.w	r3, r3, #1
 80009fe:	6193      	str	r3, [r2, #24]
 8000a00:	4b4a      	ldr	r3, [pc, #296]	@ (8000b2c <HAL_GPIO_Init+0x2b8>)
 8000a02:	699b      	ldr	r3, [r3, #24]
 8000a04:	f003 0301 	and.w	r3, r3, #1
 8000a08:	60bb      	str	r3, [r7, #8]
 8000a0a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000a0c:	4a48      	ldr	r2, [pc, #288]	@ (8000b30 <HAL_GPIO_Init+0x2bc>)
 8000a0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a10:	089b      	lsrs	r3, r3, #2
 8000a12:	3302      	adds	r3, #2
 8000a14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a18:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000a1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a1c:	f003 0303 	and.w	r3, r3, #3
 8000a20:	009b      	lsls	r3, r3, #2
 8000a22:	220f      	movs	r2, #15
 8000a24:	fa02 f303 	lsl.w	r3, r2, r3
 8000a28:	43db      	mvns	r3, r3
 8000a2a:	68fa      	ldr	r2, [r7, #12]
 8000a2c:	4013      	ands	r3, r2
 8000a2e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	4a40      	ldr	r2, [pc, #256]	@ (8000b34 <HAL_GPIO_Init+0x2c0>)
 8000a34:	4293      	cmp	r3, r2
 8000a36:	d013      	beq.n	8000a60 <HAL_GPIO_Init+0x1ec>
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	4a3f      	ldr	r2, [pc, #252]	@ (8000b38 <HAL_GPIO_Init+0x2c4>)
 8000a3c:	4293      	cmp	r3, r2
 8000a3e:	d00d      	beq.n	8000a5c <HAL_GPIO_Init+0x1e8>
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	4a3e      	ldr	r2, [pc, #248]	@ (8000b3c <HAL_GPIO_Init+0x2c8>)
 8000a44:	4293      	cmp	r3, r2
 8000a46:	d007      	beq.n	8000a58 <HAL_GPIO_Init+0x1e4>
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	4a3d      	ldr	r2, [pc, #244]	@ (8000b40 <HAL_GPIO_Init+0x2cc>)
 8000a4c:	4293      	cmp	r3, r2
 8000a4e:	d101      	bne.n	8000a54 <HAL_GPIO_Init+0x1e0>
 8000a50:	2303      	movs	r3, #3
 8000a52:	e006      	b.n	8000a62 <HAL_GPIO_Init+0x1ee>
 8000a54:	2304      	movs	r3, #4
 8000a56:	e004      	b.n	8000a62 <HAL_GPIO_Init+0x1ee>
 8000a58:	2302      	movs	r3, #2
 8000a5a:	e002      	b.n	8000a62 <HAL_GPIO_Init+0x1ee>
 8000a5c:	2301      	movs	r3, #1
 8000a5e:	e000      	b.n	8000a62 <HAL_GPIO_Init+0x1ee>
 8000a60:	2300      	movs	r3, #0
 8000a62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000a64:	f002 0203 	and.w	r2, r2, #3
 8000a68:	0092      	lsls	r2, r2, #2
 8000a6a:	4093      	lsls	r3, r2
 8000a6c:	68fa      	ldr	r2, [r7, #12]
 8000a6e:	4313      	orrs	r3, r2
 8000a70:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000a72:	492f      	ldr	r1, [pc, #188]	@ (8000b30 <HAL_GPIO_Init+0x2bc>)
 8000a74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a76:	089b      	lsrs	r3, r3, #2
 8000a78:	3302      	adds	r3, #2
 8000a7a:	68fa      	ldr	r2, [r7, #12]
 8000a7c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000a80:	683b      	ldr	r3, [r7, #0]
 8000a82:	685b      	ldr	r3, [r3, #4]
 8000a84:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d006      	beq.n	8000a9a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000a8c:	4b2d      	ldr	r3, [pc, #180]	@ (8000b44 <HAL_GPIO_Init+0x2d0>)
 8000a8e:	689a      	ldr	r2, [r3, #8]
 8000a90:	492c      	ldr	r1, [pc, #176]	@ (8000b44 <HAL_GPIO_Init+0x2d0>)
 8000a92:	69bb      	ldr	r3, [r7, #24]
 8000a94:	4313      	orrs	r3, r2
 8000a96:	608b      	str	r3, [r1, #8]
 8000a98:	e006      	b.n	8000aa8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000a9a:	4b2a      	ldr	r3, [pc, #168]	@ (8000b44 <HAL_GPIO_Init+0x2d0>)
 8000a9c:	689a      	ldr	r2, [r3, #8]
 8000a9e:	69bb      	ldr	r3, [r7, #24]
 8000aa0:	43db      	mvns	r3, r3
 8000aa2:	4928      	ldr	r1, [pc, #160]	@ (8000b44 <HAL_GPIO_Init+0x2d0>)
 8000aa4:	4013      	ands	r3, r2
 8000aa6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000aa8:	683b      	ldr	r3, [r7, #0]
 8000aaa:	685b      	ldr	r3, [r3, #4]
 8000aac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d006      	beq.n	8000ac2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000ab4:	4b23      	ldr	r3, [pc, #140]	@ (8000b44 <HAL_GPIO_Init+0x2d0>)
 8000ab6:	68da      	ldr	r2, [r3, #12]
 8000ab8:	4922      	ldr	r1, [pc, #136]	@ (8000b44 <HAL_GPIO_Init+0x2d0>)
 8000aba:	69bb      	ldr	r3, [r7, #24]
 8000abc:	4313      	orrs	r3, r2
 8000abe:	60cb      	str	r3, [r1, #12]
 8000ac0:	e006      	b.n	8000ad0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000ac2:	4b20      	ldr	r3, [pc, #128]	@ (8000b44 <HAL_GPIO_Init+0x2d0>)
 8000ac4:	68da      	ldr	r2, [r3, #12]
 8000ac6:	69bb      	ldr	r3, [r7, #24]
 8000ac8:	43db      	mvns	r3, r3
 8000aca:	491e      	ldr	r1, [pc, #120]	@ (8000b44 <HAL_GPIO_Init+0x2d0>)
 8000acc:	4013      	ands	r3, r2
 8000ace:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000ad0:	683b      	ldr	r3, [r7, #0]
 8000ad2:	685b      	ldr	r3, [r3, #4]
 8000ad4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d006      	beq.n	8000aea <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000adc:	4b19      	ldr	r3, [pc, #100]	@ (8000b44 <HAL_GPIO_Init+0x2d0>)
 8000ade:	685a      	ldr	r2, [r3, #4]
 8000ae0:	4918      	ldr	r1, [pc, #96]	@ (8000b44 <HAL_GPIO_Init+0x2d0>)
 8000ae2:	69bb      	ldr	r3, [r7, #24]
 8000ae4:	4313      	orrs	r3, r2
 8000ae6:	604b      	str	r3, [r1, #4]
 8000ae8:	e006      	b.n	8000af8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000aea:	4b16      	ldr	r3, [pc, #88]	@ (8000b44 <HAL_GPIO_Init+0x2d0>)
 8000aec:	685a      	ldr	r2, [r3, #4]
 8000aee:	69bb      	ldr	r3, [r7, #24]
 8000af0:	43db      	mvns	r3, r3
 8000af2:	4914      	ldr	r1, [pc, #80]	@ (8000b44 <HAL_GPIO_Init+0x2d0>)
 8000af4:	4013      	ands	r3, r2
 8000af6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000af8:	683b      	ldr	r3, [r7, #0]
 8000afa:	685b      	ldr	r3, [r3, #4]
 8000afc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d021      	beq.n	8000b48 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000b04:	4b0f      	ldr	r3, [pc, #60]	@ (8000b44 <HAL_GPIO_Init+0x2d0>)
 8000b06:	681a      	ldr	r2, [r3, #0]
 8000b08:	490e      	ldr	r1, [pc, #56]	@ (8000b44 <HAL_GPIO_Init+0x2d0>)
 8000b0a:	69bb      	ldr	r3, [r7, #24]
 8000b0c:	4313      	orrs	r3, r2
 8000b0e:	600b      	str	r3, [r1, #0]
 8000b10:	e021      	b.n	8000b56 <HAL_GPIO_Init+0x2e2>
 8000b12:	bf00      	nop
 8000b14:	10320000 	.word	0x10320000
 8000b18:	10310000 	.word	0x10310000
 8000b1c:	10220000 	.word	0x10220000
 8000b20:	10210000 	.word	0x10210000
 8000b24:	10120000 	.word	0x10120000
 8000b28:	10110000 	.word	0x10110000
 8000b2c:	40021000 	.word	0x40021000
 8000b30:	40010000 	.word	0x40010000
 8000b34:	40010800 	.word	0x40010800
 8000b38:	40010c00 	.word	0x40010c00
 8000b3c:	40011000 	.word	0x40011000
 8000b40:	40011400 	.word	0x40011400
 8000b44:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000b48:	4b0b      	ldr	r3, [pc, #44]	@ (8000b78 <HAL_GPIO_Init+0x304>)
 8000b4a:	681a      	ldr	r2, [r3, #0]
 8000b4c:	69bb      	ldr	r3, [r7, #24]
 8000b4e:	43db      	mvns	r3, r3
 8000b50:	4909      	ldr	r1, [pc, #36]	@ (8000b78 <HAL_GPIO_Init+0x304>)
 8000b52:	4013      	ands	r3, r2
 8000b54:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000b56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b58:	3301      	adds	r3, #1
 8000b5a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b5c:	683b      	ldr	r3, [r7, #0]
 8000b5e:	681a      	ldr	r2, [r3, #0]
 8000b60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b62:	fa22 f303 	lsr.w	r3, r2, r3
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	f47f ae8e 	bne.w	8000888 <HAL_GPIO_Init+0x14>
  }
}
 8000b6c:	bf00      	nop
 8000b6e:	bf00      	nop
 8000b70:	372c      	adds	r7, #44	@ 0x2c
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bc80      	pop	{r7}
 8000b76:	4770      	bx	lr
 8000b78:	40010400 	.word	0x40010400

08000b7c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	b083      	sub	sp, #12
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]
 8000b84:	460b      	mov	r3, r1
 8000b86:	807b      	strh	r3, [r7, #2]
 8000b88:	4613      	mov	r3, r2
 8000b8a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000b8c:	787b      	ldrb	r3, [r7, #1]
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d003      	beq.n	8000b9a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000b92:	887a      	ldrh	r2, [r7, #2]
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000b98:	e003      	b.n	8000ba2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000b9a:	887b      	ldrh	r3, [r7, #2]
 8000b9c:	041a      	lsls	r2, r3, #16
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	611a      	str	r2, [r3, #16]
}
 8000ba2:	bf00      	nop
 8000ba4:	370c      	adds	r7, #12
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bc80      	pop	{r7}
 8000baa:	4770      	bx	lr

08000bac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b086      	sub	sp, #24
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d101      	bne.n	8000bbe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000bba:	2301      	movs	r3, #1
 8000bbc:	e272      	b.n	80010a4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	f003 0301 	and.w	r3, r3, #1
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	f000 8087 	beq.w	8000cda <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000bcc:	4b92      	ldr	r3, [pc, #584]	@ (8000e18 <HAL_RCC_OscConfig+0x26c>)
 8000bce:	685b      	ldr	r3, [r3, #4]
 8000bd0:	f003 030c 	and.w	r3, r3, #12
 8000bd4:	2b04      	cmp	r3, #4
 8000bd6:	d00c      	beq.n	8000bf2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000bd8:	4b8f      	ldr	r3, [pc, #572]	@ (8000e18 <HAL_RCC_OscConfig+0x26c>)
 8000bda:	685b      	ldr	r3, [r3, #4]
 8000bdc:	f003 030c 	and.w	r3, r3, #12
 8000be0:	2b08      	cmp	r3, #8
 8000be2:	d112      	bne.n	8000c0a <HAL_RCC_OscConfig+0x5e>
 8000be4:	4b8c      	ldr	r3, [pc, #560]	@ (8000e18 <HAL_RCC_OscConfig+0x26c>)
 8000be6:	685b      	ldr	r3, [r3, #4]
 8000be8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000bec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000bf0:	d10b      	bne.n	8000c0a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000bf2:	4b89      	ldr	r3, [pc, #548]	@ (8000e18 <HAL_RCC_OscConfig+0x26c>)
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d06c      	beq.n	8000cd8 <HAL_RCC_OscConfig+0x12c>
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	685b      	ldr	r3, [r3, #4]
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d168      	bne.n	8000cd8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000c06:	2301      	movs	r3, #1
 8000c08:	e24c      	b.n	80010a4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	685b      	ldr	r3, [r3, #4]
 8000c0e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000c12:	d106      	bne.n	8000c22 <HAL_RCC_OscConfig+0x76>
 8000c14:	4b80      	ldr	r3, [pc, #512]	@ (8000e18 <HAL_RCC_OscConfig+0x26c>)
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	4a7f      	ldr	r2, [pc, #508]	@ (8000e18 <HAL_RCC_OscConfig+0x26c>)
 8000c1a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000c1e:	6013      	str	r3, [r2, #0]
 8000c20:	e02e      	b.n	8000c80 <HAL_RCC_OscConfig+0xd4>
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	685b      	ldr	r3, [r3, #4]
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d10c      	bne.n	8000c44 <HAL_RCC_OscConfig+0x98>
 8000c2a:	4b7b      	ldr	r3, [pc, #492]	@ (8000e18 <HAL_RCC_OscConfig+0x26c>)
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	4a7a      	ldr	r2, [pc, #488]	@ (8000e18 <HAL_RCC_OscConfig+0x26c>)
 8000c30:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000c34:	6013      	str	r3, [r2, #0]
 8000c36:	4b78      	ldr	r3, [pc, #480]	@ (8000e18 <HAL_RCC_OscConfig+0x26c>)
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	4a77      	ldr	r2, [pc, #476]	@ (8000e18 <HAL_RCC_OscConfig+0x26c>)
 8000c3c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000c40:	6013      	str	r3, [r2, #0]
 8000c42:	e01d      	b.n	8000c80 <HAL_RCC_OscConfig+0xd4>
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	685b      	ldr	r3, [r3, #4]
 8000c48:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000c4c:	d10c      	bne.n	8000c68 <HAL_RCC_OscConfig+0xbc>
 8000c4e:	4b72      	ldr	r3, [pc, #456]	@ (8000e18 <HAL_RCC_OscConfig+0x26c>)
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	4a71      	ldr	r2, [pc, #452]	@ (8000e18 <HAL_RCC_OscConfig+0x26c>)
 8000c54:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000c58:	6013      	str	r3, [r2, #0]
 8000c5a:	4b6f      	ldr	r3, [pc, #444]	@ (8000e18 <HAL_RCC_OscConfig+0x26c>)
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	4a6e      	ldr	r2, [pc, #440]	@ (8000e18 <HAL_RCC_OscConfig+0x26c>)
 8000c60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000c64:	6013      	str	r3, [r2, #0]
 8000c66:	e00b      	b.n	8000c80 <HAL_RCC_OscConfig+0xd4>
 8000c68:	4b6b      	ldr	r3, [pc, #428]	@ (8000e18 <HAL_RCC_OscConfig+0x26c>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	4a6a      	ldr	r2, [pc, #424]	@ (8000e18 <HAL_RCC_OscConfig+0x26c>)
 8000c6e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000c72:	6013      	str	r3, [r2, #0]
 8000c74:	4b68      	ldr	r3, [pc, #416]	@ (8000e18 <HAL_RCC_OscConfig+0x26c>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	4a67      	ldr	r2, [pc, #412]	@ (8000e18 <HAL_RCC_OscConfig+0x26c>)
 8000c7a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000c7e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	685b      	ldr	r3, [r3, #4]
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d013      	beq.n	8000cb0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c88:	f7ff fd0a 	bl	80006a0 <HAL_GetTick>
 8000c8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c8e:	e008      	b.n	8000ca2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000c90:	f7ff fd06 	bl	80006a0 <HAL_GetTick>
 8000c94:	4602      	mov	r2, r0
 8000c96:	693b      	ldr	r3, [r7, #16]
 8000c98:	1ad3      	subs	r3, r2, r3
 8000c9a:	2b64      	cmp	r3, #100	@ 0x64
 8000c9c:	d901      	bls.n	8000ca2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000c9e:	2303      	movs	r3, #3
 8000ca0:	e200      	b.n	80010a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ca2:	4b5d      	ldr	r3, [pc, #372]	@ (8000e18 <HAL_RCC_OscConfig+0x26c>)
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d0f0      	beq.n	8000c90 <HAL_RCC_OscConfig+0xe4>
 8000cae:	e014      	b.n	8000cda <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cb0:	f7ff fcf6 	bl	80006a0 <HAL_GetTick>
 8000cb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000cb6:	e008      	b.n	8000cca <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000cb8:	f7ff fcf2 	bl	80006a0 <HAL_GetTick>
 8000cbc:	4602      	mov	r2, r0
 8000cbe:	693b      	ldr	r3, [r7, #16]
 8000cc0:	1ad3      	subs	r3, r2, r3
 8000cc2:	2b64      	cmp	r3, #100	@ 0x64
 8000cc4:	d901      	bls.n	8000cca <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000cc6:	2303      	movs	r3, #3
 8000cc8:	e1ec      	b.n	80010a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000cca:	4b53      	ldr	r3, [pc, #332]	@ (8000e18 <HAL_RCC_OscConfig+0x26c>)
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d1f0      	bne.n	8000cb8 <HAL_RCC_OscConfig+0x10c>
 8000cd6:	e000      	b.n	8000cda <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000cd8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	f003 0302 	and.w	r3, r3, #2
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d063      	beq.n	8000dae <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000ce6:	4b4c      	ldr	r3, [pc, #304]	@ (8000e18 <HAL_RCC_OscConfig+0x26c>)
 8000ce8:	685b      	ldr	r3, [r3, #4]
 8000cea:	f003 030c 	and.w	r3, r3, #12
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d00b      	beq.n	8000d0a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000cf2:	4b49      	ldr	r3, [pc, #292]	@ (8000e18 <HAL_RCC_OscConfig+0x26c>)
 8000cf4:	685b      	ldr	r3, [r3, #4]
 8000cf6:	f003 030c 	and.w	r3, r3, #12
 8000cfa:	2b08      	cmp	r3, #8
 8000cfc:	d11c      	bne.n	8000d38 <HAL_RCC_OscConfig+0x18c>
 8000cfe:	4b46      	ldr	r3, [pc, #280]	@ (8000e18 <HAL_RCC_OscConfig+0x26c>)
 8000d00:	685b      	ldr	r3, [r3, #4]
 8000d02:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d116      	bne.n	8000d38 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d0a:	4b43      	ldr	r3, [pc, #268]	@ (8000e18 <HAL_RCC_OscConfig+0x26c>)
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	f003 0302 	and.w	r3, r3, #2
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d005      	beq.n	8000d22 <HAL_RCC_OscConfig+0x176>
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	691b      	ldr	r3, [r3, #16]
 8000d1a:	2b01      	cmp	r3, #1
 8000d1c:	d001      	beq.n	8000d22 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000d1e:	2301      	movs	r3, #1
 8000d20:	e1c0      	b.n	80010a4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d22:	4b3d      	ldr	r3, [pc, #244]	@ (8000e18 <HAL_RCC_OscConfig+0x26c>)
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	695b      	ldr	r3, [r3, #20]
 8000d2e:	00db      	lsls	r3, r3, #3
 8000d30:	4939      	ldr	r1, [pc, #228]	@ (8000e18 <HAL_RCC_OscConfig+0x26c>)
 8000d32:	4313      	orrs	r3, r2
 8000d34:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d36:	e03a      	b.n	8000dae <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	691b      	ldr	r3, [r3, #16]
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d020      	beq.n	8000d82 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000d40:	4b36      	ldr	r3, [pc, #216]	@ (8000e1c <HAL_RCC_OscConfig+0x270>)
 8000d42:	2201      	movs	r2, #1
 8000d44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d46:	f7ff fcab 	bl	80006a0 <HAL_GetTick>
 8000d4a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d4c:	e008      	b.n	8000d60 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d4e:	f7ff fca7 	bl	80006a0 <HAL_GetTick>
 8000d52:	4602      	mov	r2, r0
 8000d54:	693b      	ldr	r3, [r7, #16]
 8000d56:	1ad3      	subs	r3, r2, r3
 8000d58:	2b02      	cmp	r3, #2
 8000d5a:	d901      	bls.n	8000d60 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000d5c:	2303      	movs	r3, #3
 8000d5e:	e1a1      	b.n	80010a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d60:	4b2d      	ldr	r3, [pc, #180]	@ (8000e18 <HAL_RCC_OscConfig+0x26c>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	f003 0302 	and.w	r3, r3, #2
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d0f0      	beq.n	8000d4e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d6c:	4b2a      	ldr	r3, [pc, #168]	@ (8000e18 <HAL_RCC_OscConfig+0x26c>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	695b      	ldr	r3, [r3, #20]
 8000d78:	00db      	lsls	r3, r3, #3
 8000d7a:	4927      	ldr	r1, [pc, #156]	@ (8000e18 <HAL_RCC_OscConfig+0x26c>)
 8000d7c:	4313      	orrs	r3, r2
 8000d7e:	600b      	str	r3, [r1, #0]
 8000d80:	e015      	b.n	8000dae <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000d82:	4b26      	ldr	r3, [pc, #152]	@ (8000e1c <HAL_RCC_OscConfig+0x270>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d88:	f7ff fc8a 	bl	80006a0 <HAL_GetTick>
 8000d8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d8e:	e008      	b.n	8000da2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d90:	f7ff fc86 	bl	80006a0 <HAL_GetTick>
 8000d94:	4602      	mov	r2, r0
 8000d96:	693b      	ldr	r3, [r7, #16]
 8000d98:	1ad3      	subs	r3, r2, r3
 8000d9a:	2b02      	cmp	r3, #2
 8000d9c:	d901      	bls.n	8000da2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000d9e:	2303      	movs	r3, #3
 8000da0:	e180      	b.n	80010a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000da2:	4b1d      	ldr	r3, [pc, #116]	@ (8000e18 <HAL_RCC_OscConfig+0x26c>)
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	f003 0302 	and.w	r3, r3, #2
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d1f0      	bne.n	8000d90 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	f003 0308 	and.w	r3, r3, #8
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d03a      	beq.n	8000e30 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	699b      	ldr	r3, [r3, #24]
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d019      	beq.n	8000df6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000dc2:	4b17      	ldr	r3, [pc, #92]	@ (8000e20 <HAL_RCC_OscConfig+0x274>)
 8000dc4:	2201      	movs	r2, #1
 8000dc6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000dc8:	f7ff fc6a 	bl	80006a0 <HAL_GetTick>
 8000dcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000dce:	e008      	b.n	8000de2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000dd0:	f7ff fc66 	bl	80006a0 <HAL_GetTick>
 8000dd4:	4602      	mov	r2, r0
 8000dd6:	693b      	ldr	r3, [r7, #16]
 8000dd8:	1ad3      	subs	r3, r2, r3
 8000dda:	2b02      	cmp	r3, #2
 8000ddc:	d901      	bls.n	8000de2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000dde:	2303      	movs	r3, #3
 8000de0:	e160      	b.n	80010a4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000de2:	4b0d      	ldr	r3, [pc, #52]	@ (8000e18 <HAL_RCC_OscConfig+0x26c>)
 8000de4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000de6:	f003 0302 	and.w	r3, r3, #2
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d0f0      	beq.n	8000dd0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000dee:	2001      	movs	r0, #1
 8000df0:	f000 fafe 	bl	80013f0 <RCC_Delay>
 8000df4:	e01c      	b.n	8000e30 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000df6:	4b0a      	ldr	r3, [pc, #40]	@ (8000e20 <HAL_RCC_OscConfig+0x274>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000dfc:	f7ff fc50 	bl	80006a0 <HAL_GetTick>
 8000e00:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e02:	e00f      	b.n	8000e24 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e04:	f7ff fc4c 	bl	80006a0 <HAL_GetTick>
 8000e08:	4602      	mov	r2, r0
 8000e0a:	693b      	ldr	r3, [r7, #16]
 8000e0c:	1ad3      	subs	r3, r2, r3
 8000e0e:	2b02      	cmp	r3, #2
 8000e10:	d908      	bls.n	8000e24 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000e12:	2303      	movs	r3, #3
 8000e14:	e146      	b.n	80010a4 <HAL_RCC_OscConfig+0x4f8>
 8000e16:	bf00      	nop
 8000e18:	40021000 	.word	0x40021000
 8000e1c:	42420000 	.word	0x42420000
 8000e20:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e24:	4b92      	ldr	r3, [pc, #584]	@ (8001070 <HAL_RCC_OscConfig+0x4c4>)
 8000e26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e28:	f003 0302 	and.w	r3, r3, #2
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d1e9      	bne.n	8000e04 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	f003 0304 	and.w	r3, r3, #4
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	f000 80a6 	beq.w	8000f8a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000e42:	4b8b      	ldr	r3, [pc, #556]	@ (8001070 <HAL_RCC_OscConfig+0x4c4>)
 8000e44:	69db      	ldr	r3, [r3, #28]
 8000e46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d10d      	bne.n	8000e6a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000e4e:	4b88      	ldr	r3, [pc, #544]	@ (8001070 <HAL_RCC_OscConfig+0x4c4>)
 8000e50:	69db      	ldr	r3, [r3, #28]
 8000e52:	4a87      	ldr	r2, [pc, #540]	@ (8001070 <HAL_RCC_OscConfig+0x4c4>)
 8000e54:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e58:	61d3      	str	r3, [r2, #28]
 8000e5a:	4b85      	ldr	r3, [pc, #532]	@ (8001070 <HAL_RCC_OscConfig+0x4c4>)
 8000e5c:	69db      	ldr	r3, [r3, #28]
 8000e5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e62:	60bb      	str	r3, [r7, #8]
 8000e64:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000e66:	2301      	movs	r3, #1
 8000e68:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e6a:	4b82      	ldr	r3, [pc, #520]	@ (8001074 <HAL_RCC_OscConfig+0x4c8>)
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d118      	bne.n	8000ea8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000e76:	4b7f      	ldr	r3, [pc, #508]	@ (8001074 <HAL_RCC_OscConfig+0x4c8>)
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	4a7e      	ldr	r2, [pc, #504]	@ (8001074 <HAL_RCC_OscConfig+0x4c8>)
 8000e7c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e80:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000e82:	f7ff fc0d 	bl	80006a0 <HAL_GetTick>
 8000e86:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e88:	e008      	b.n	8000e9c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000e8a:	f7ff fc09 	bl	80006a0 <HAL_GetTick>
 8000e8e:	4602      	mov	r2, r0
 8000e90:	693b      	ldr	r3, [r7, #16]
 8000e92:	1ad3      	subs	r3, r2, r3
 8000e94:	2b64      	cmp	r3, #100	@ 0x64
 8000e96:	d901      	bls.n	8000e9c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000e98:	2303      	movs	r3, #3
 8000e9a:	e103      	b.n	80010a4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e9c:	4b75      	ldr	r3, [pc, #468]	@ (8001074 <HAL_RCC_OscConfig+0x4c8>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d0f0      	beq.n	8000e8a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	68db      	ldr	r3, [r3, #12]
 8000eac:	2b01      	cmp	r3, #1
 8000eae:	d106      	bne.n	8000ebe <HAL_RCC_OscConfig+0x312>
 8000eb0:	4b6f      	ldr	r3, [pc, #444]	@ (8001070 <HAL_RCC_OscConfig+0x4c4>)
 8000eb2:	6a1b      	ldr	r3, [r3, #32]
 8000eb4:	4a6e      	ldr	r2, [pc, #440]	@ (8001070 <HAL_RCC_OscConfig+0x4c4>)
 8000eb6:	f043 0301 	orr.w	r3, r3, #1
 8000eba:	6213      	str	r3, [r2, #32]
 8000ebc:	e02d      	b.n	8000f1a <HAL_RCC_OscConfig+0x36e>
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	68db      	ldr	r3, [r3, #12]
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d10c      	bne.n	8000ee0 <HAL_RCC_OscConfig+0x334>
 8000ec6:	4b6a      	ldr	r3, [pc, #424]	@ (8001070 <HAL_RCC_OscConfig+0x4c4>)
 8000ec8:	6a1b      	ldr	r3, [r3, #32]
 8000eca:	4a69      	ldr	r2, [pc, #420]	@ (8001070 <HAL_RCC_OscConfig+0x4c4>)
 8000ecc:	f023 0301 	bic.w	r3, r3, #1
 8000ed0:	6213      	str	r3, [r2, #32]
 8000ed2:	4b67      	ldr	r3, [pc, #412]	@ (8001070 <HAL_RCC_OscConfig+0x4c4>)
 8000ed4:	6a1b      	ldr	r3, [r3, #32]
 8000ed6:	4a66      	ldr	r2, [pc, #408]	@ (8001070 <HAL_RCC_OscConfig+0x4c4>)
 8000ed8:	f023 0304 	bic.w	r3, r3, #4
 8000edc:	6213      	str	r3, [r2, #32]
 8000ede:	e01c      	b.n	8000f1a <HAL_RCC_OscConfig+0x36e>
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	68db      	ldr	r3, [r3, #12]
 8000ee4:	2b05      	cmp	r3, #5
 8000ee6:	d10c      	bne.n	8000f02 <HAL_RCC_OscConfig+0x356>
 8000ee8:	4b61      	ldr	r3, [pc, #388]	@ (8001070 <HAL_RCC_OscConfig+0x4c4>)
 8000eea:	6a1b      	ldr	r3, [r3, #32]
 8000eec:	4a60      	ldr	r2, [pc, #384]	@ (8001070 <HAL_RCC_OscConfig+0x4c4>)
 8000eee:	f043 0304 	orr.w	r3, r3, #4
 8000ef2:	6213      	str	r3, [r2, #32]
 8000ef4:	4b5e      	ldr	r3, [pc, #376]	@ (8001070 <HAL_RCC_OscConfig+0x4c4>)
 8000ef6:	6a1b      	ldr	r3, [r3, #32]
 8000ef8:	4a5d      	ldr	r2, [pc, #372]	@ (8001070 <HAL_RCC_OscConfig+0x4c4>)
 8000efa:	f043 0301 	orr.w	r3, r3, #1
 8000efe:	6213      	str	r3, [r2, #32]
 8000f00:	e00b      	b.n	8000f1a <HAL_RCC_OscConfig+0x36e>
 8000f02:	4b5b      	ldr	r3, [pc, #364]	@ (8001070 <HAL_RCC_OscConfig+0x4c4>)
 8000f04:	6a1b      	ldr	r3, [r3, #32]
 8000f06:	4a5a      	ldr	r2, [pc, #360]	@ (8001070 <HAL_RCC_OscConfig+0x4c4>)
 8000f08:	f023 0301 	bic.w	r3, r3, #1
 8000f0c:	6213      	str	r3, [r2, #32]
 8000f0e:	4b58      	ldr	r3, [pc, #352]	@ (8001070 <HAL_RCC_OscConfig+0x4c4>)
 8000f10:	6a1b      	ldr	r3, [r3, #32]
 8000f12:	4a57      	ldr	r2, [pc, #348]	@ (8001070 <HAL_RCC_OscConfig+0x4c4>)
 8000f14:	f023 0304 	bic.w	r3, r3, #4
 8000f18:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	68db      	ldr	r3, [r3, #12]
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d015      	beq.n	8000f4e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f22:	f7ff fbbd 	bl	80006a0 <HAL_GetTick>
 8000f26:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f28:	e00a      	b.n	8000f40 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f2a:	f7ff fbb9 	bl	80006a0 <HAL_GetTick>
 8000f2e:	4602      	mov	r2, r0
 8000f30:	693b      	ldr	r3, [r7, #16]
 8000f32:	1ad3      	subs	r3, r2, r3
 8000f34:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000f38:	4293      	cmp	r3, r2
 8000f3a:	d901      	bls.n	8000f40 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000f3c:	2303      	movs	r3, #3
 8000f3e:	e0b1      	b.n	80010a4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f40:	4b4b      	ldr	r3, [pc, #300]	@ (8001070 <HAL_RCC_OscConfig+0x4c4>)
 8000f42:	6a1b      	ldr	r3, [r3, #32]
 8000f44:	f003 0302 	and.w	r3, r3, #2
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d0ee      	beq.n	8000f2a <HAL_RCC_OscConfig+0x37e>
 8000f4c:	e014      	b.n	8000f78 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f4e:	f7ff fba7 	bl	80006a0 <HAL_GetTick>
 8000f52:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f54:	e00a      	b.n	8000f6c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f56:	f7ff fba3 	bl	80006a0 <HAL_GetTick>
 8000f5a:	4602      	mov	r2, r0
 8000f5c:	693b      	ldr	r3, [r7, #16]
 8000f5e:	1ad3      	subs	r3, r2, r3
 8000f60:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000f64:	4293      	cmp	r3, r2
 8000f66:	d901      	bls.n	8000f6c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000f68:	2303      	movs	r3, #3
 8000f6a:	e09b      	b.n	80010a4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f6c:	4b40      	ldr	r3, [pc, #256]	@ (8001070 <HAL_RCC_OscConfig+0x4c4>)
 8000f6e:	6a1b      	ldr	r3, [r3, #32]
 8000f70:	f003 0302 	and.w	r3, r3, #2
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d1ee      	bne.n	8000f56 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000f78:	7dfb      	ldrb	r3, [r7, #23]
 8000f7a:	2b01      	cmp	r3, #1
 8000f7c:	d105      	bne.n	8000f8a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000f7e:	4b3c      	ldr	r3, [pc, #240]	@ (8001070 <HAL_RCC_OscConfig+0x4c4>)
 8000f80:	69db      	ldr	r3, [r3, #28]
 8000f82:	4a3b      	ldr	r2, [pc, #236]	@ (8001070 <HAL_RCC_OscConfig+0x4c4>)
 8000f84:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8000f88:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	69db      	ldr	r3, [r3, #28]
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	f000 8087 	beq.w	80010a2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000f94:	4b36      	ldr	r3, [pc, #216]	@ (8001070 <HAL_RCC_OscConfig+0x4c4>)
 8000f96:	685b      	ldr	r3, [r3, #4]
 8000f98:	f003 030c 	and.w	r3, r3, #12
 8000f9c:	2b08      	cmp	r3, #8
 8000f9e:	d061      	beq.n	8001064 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	69db      	ldr	r3, [r3, #28]
 8000fa4:	2b02      	cmp	r3, #2
 8000fa6:	d146      	bne.n	8001036 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000fa8:	4b33      	ldr	r3, [pc, #204]	@ (8001078 <HAL_RCC_OscConfig+0x4cc>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fae:	f7ff fb77 	bl	80006a0 <HAL_GetTick>
 8000fb2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000fb4:	e008      	b.n	8000fc8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000fb6:	f7ff fb73 	bl	80006a0 <HAL_GetTick>
 8000fba:	4602      	mov	r2, r0
 8000fbc:	693b      	ldr	r3, [r7, #16]
 8000fbe:	1ad3      	subs	r3, r2, r3
 8000fc0:	2b02      	cmp	r3, #2
 8000fc2:	d901      	bls.n	8000fc8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000fc4:	2303      	movs	r3, #3
 8000fc6:	e06d      	b.n	80010a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000fc8:	4b29      	ldr	r3, [pc, #164]	@ (8001070 <HAL_RCC_OscConfig+0x4c4>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d1f0      	bne.n	8000fb6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	6a1b      	ldr	r3, [r3, #32]
 8000fd8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000fdc:	d108      	bne.n	8000ff0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000fde:	4b24      	ldr	r3, [pc, #144]	@ (8001070 <HAL_RCC_OscConfig+0x4c4>)
 8000fe0:	685b      	ldr	r3, [r3, #4]
 8000fe2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	689b      	ldr	r3, [r3, #8]
 8000fea:	4921      	ldr	r1, [pc, #132]	@ (8001070 <HAL_RCC_OscConfig+0x4c4>)
 8000fec:	4313      	orrs	r3, r2
 8000fee:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000ff0:	4b1f      	ldr	r3, [pc, #124]	@ (8001070 <HAL_RCC_OscConfig+0x4c4>)
 8000ff2:	685b      	ldr	r3, [r3, #4]
 8000ff4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	6a19      	ldr	r1, [r3, #32]
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001000:	430b      	orrs	r3, r1
 8001002:	491b      	ldr	r1, [pc, #108]	@ (8001070 <HAL_RCC_OscConfig+0x4c4>)
 8001004:	4313      	orrs	r3, r2
 8001006:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001008:	4b1b      	ldr	r3, [pc, #108]	@ (8001078 <HAL_RCC_OscConfig+0x4cc>)
 800100a:	2201      	movs	r2, #1
 800100c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800100e:	f7ff fb47 	bl	80006a0 <HAL_GetTick>
 8001012:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001014:	e008      	b.n	8001028 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001016:	f7ff fb43 	bl	80006a0 <HAL_GetTick>
 800101a:	4602      	mov	r2, r0
 800101c:	693b      	ldr	r3, [r7, #16]
 800101e:	1ad3      	subs	r3, r2, r3
 8001020:	2b02      	cmp	r3, #2
 8001022:	d901      	bls.n	8001028 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001024:	2303      	movs	r3, #3
 8001026:	e03d      	b.n	80010a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001028:	4b11      	ldr	r3, [pc, #68]	@ (8001070 <HAL_RCC_OscConfig+0x4c4>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001030:	2b00      	cmp	r3, #0
 8001032:	d0f0      	beq.n	8001016 <HAL_RCC_OscConfig+0x46a>
 8001034:	e035      	b.n	80010a2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001036:	4b10      	ldr	r3, [pc, #64]	@ (8001078 <HAL_RCC_OscConfig+0x4cc>)
 8001038:	2200      	movs	r2, #0
 800103a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800103c:	f7ff fb30 	bl	80006a0 <HAL_GetTick>
 8001040:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001042:	e008      	b.n	8001056 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001044:	f7ff fb2c 	bl	80006a0 <HAL_GetTick>
 8001048:	4602      	mov	r2, r0
 800104a:	693b      	ldr	r3, [r7, #16]
 800104c:	1ad3      	subs	r3, r2, r3
 800104e:	2b02      	cmp	r3, #2
 8001050:	d901      	bls.n	8001056 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001052:	2303      	movs	r3, #3
 8001054:	e026      	b.n	80010a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001056:	4b06      	ldr	r3, [pc, #24]	@ (8001070 <HAL_RCC_OscConfig+0x4c4>)
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800105e:	2b00      	cmp	r3, #0
 8001060:	d1f0      	bne.n	8001044 <HAL_RCC_OscConfig+0x498>
 8001062:	e01e      	b.n	80010a2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	69db      	ldr	r3, [r3, #28]
 8001068:	2b01      	cmp	r3, #1
 800106a:	d107      	bne.n	800107c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800106c:	2301      	movs	r3, #1
 800106e:	e019      	b.n	80010a4 <HAL_RCC_OscConfig+0x4f8>
 8001070:	40021000 	.word	0x40021000
 8001074:	40007000 	.word	0x40007000
 8001078:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800107c:	4b0b      	ldr	r3, [pc, #44]	@ (80010ac <HAL_RCC_OscConfig+0x500>)
 800107e:	685b      	ldr	r3, [r3, #4]
 8001080:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	6a1b      	ldr	r3, [r3, #32]
 800108c:	429a      	cmp	r2, r3
 800108e:	d106      	bne.n	800109e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800109a:	429a      	cmp	r2, r3
 800109c:	d001      	beq.n	80010a2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800109e:	2301      	movs	r3, #1
 80010a0:	e000      	b.n	80010a4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80010a2:	2300      	movs	r3, #0
}
 80010a4:	4618      	mov	r0, r3
 80010a6:	3718      	adds	r7, #24
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}
 80010ac:	40021000 	.word	0x40021000

080010b0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b084      	sub	sp, #16
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
 80010b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d101      	bne.n	80010c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80010c0:	2301      	movs	r3, #1
 80010c2:	e0d0      	b.n	8001266 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80010c4:	4b6a      	ldr	r3, [pc, #424]	@ (8001270 <HAL_RCC_ClockConfig+0x1c0>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	f003 0307 	and.w	r3, r3, #7
 80010cc:	683a      	ldr	r2, [r7, #0]
 80010ce:	429a      	cmp	r2, r3
 80010d0:	d910      	bls.n	80010f4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010d2:	4b67      	ldr	r3, [pc, #412]	@ (8001270 <HAL_RCC_ClockConfig+0x1c0>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	f023 0207 	bic.w	r2, r3, #7
 80010da:	4965      	ldr	r1, [pc, #404]	@ (8001270 <HAL_RCC_ClockConfig+0x1c0>)
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	4313      	orrs	r3, r2
 80010e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80010e2:	4b63      	ldr	r3, [pc, #396]	@ (8001270 <HAL_RCC_ClockConfig+0x1c0>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	f003 0307 	and.w	r3, r3, #7
 80010ea:	683a      	ldr	r2, [r7, #0]
 80010ec:	429a      	cmp	r2, r3
 80010ee:	d001      	beq.n	80010f4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80010f0:	2301      	movs	r3, #1
 80010f2:	e0b8      	b.n	8001266 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	f003 0302 	and.w	r3, r3, #2
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d020      	beq.n	8001142 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	f003 0304 	and.w	r3, r3, #4
 8001108:	2b00      	cmp	r3, #0
 800110a:	d005      	beq.n	8001118 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800110c:	4b59      	ldr	r3, [pc, #356]	@ (8001274 <HAL_RCC_ClockConfig+0x1c4>)
 800110e:	685b      	ldr	r3, [r3, #4]
 8001110:	4a58      	ldr	r2, [pc, #352]	@ (8001274 <HAL_RCC_ClockConfig+0x1c4>)
 8001112:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001116:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	f003 0308 	and.w	r3, r3, #8
 8001120:	2b00      	cmp	r3, #0
 8001122:	d005      	beq.n	8001130 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001124:	4b53      	ldr	r3, [pc, #332]	@ (8001274 <HAL_RCC_ClockConfig+0x1c4>)
 8001126:	685b      	ldr	r3, [r3, #4]
 8001128:	4a52      	ldr	r2, [pc, #328]	@ (8001274 <HAL_RCC_ClockConfig+0x1c4>)
 800112a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800112e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001130:	4b50      	ldr	r3, [pc, #320]	@ (8001274 <HAL_RCC_ClockConfig+0x1c4>)
 8001132:	685b      	ldr	r3, [r3, #4]
 8001134:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	689b      	ldr	r3, [r3, #8]
 800113c:	494d      	ldr	r1, [pc, #308]	@ (8001274 <HAL_RCC_ClockConfig+0x1c4>)
 800113e:	4313      	orrs	r3, r2
 8001140:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	f003 0301 	and.w	r3, r3, #1
 800114a:	2b00      	cmp	r3, #0
 800114c:	d040      	beq.n	80011d0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	685b      	ldr	r3, [r3, #4]
 8001152:	2b01      	cmp	r3, #1
 8001154:	d107      	bne.n	8001166 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001156:	4b47      	ldr	r3, [pc, #284]	@ (8001274 <HAL_RCC_ClockConfig+0x1c4>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800115e:	2b00      	cmp	r3, #0
 8001160:	d115      	bne.n	800118e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001162:	2301      	movs	r3, #1
 8001164:	e07f      	b.n	8001266 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	685b      	ldr	r3, [r3, #4]
 800116a:	2b02      	cmp	r3, #2
 800116c:	d107      	bne.n	800117e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800116e:	4b41      	ldr	r3, [pc, #260]	@ (8001274 <HAL_RCC_ClockConfig+0x1c4>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001176:	2b00      	cmp	r3, #0
 8001178:	d109      	bne.n	800118e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800117a:	2301      	movs	r3, #1
 800117c:	e073      	b.n	8001266 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800117e:	4b3d      	ldr	r3, [pc, #244]	@ (8001274 <HAL_RCC_ClockConfig+0x1c4>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	f003 0302 	and.w	r3, r3, #2
 8001186:	2b00      	cmp	r3, #0
 8001188:	d101      	bne.n	800118e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800118a:	2301      	movs	r3, #1
 800118c:	e06b      	b.n	8001266 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800118e:	4b39      	ldr	r3, [pc, #228]	@ (8001274 <HAL_RCC_ClockConfig+0x1c4>)
 8001190:	685b      	ldr	r3, [r3, #4]
 8001192:	f023 0203 	bic.w	r2, r3, #3
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	685b      	ldr	r3, [r3, #4]
 800119a:	4936      	ldr	r1, [pc, #216]	@ (8001274 <HAL_RCC_ClockConfig+0x1c4>)
 800119c:	4313      	orrs	r3, r2
 800119e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80011a0:	f7ff fa7e 	bl	80006a0 <HAL_GetTick>
 80011a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80011a6:	e00a      	b.n	80011be <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80011a8:	f7ff fa7a 	bl	80006a0 <HAL_GetTick>
 80011ac:	4602      	mov	r2, r0
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	1ad3      	subs	r3, r2, r3
 80011b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80011b6:	4293      	cmp	r3, r2
 80011b8:	d901      	bls.n	80011be <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80011ba:	2303      	movs	r3, #3
 80011bc:	e053      	b.n	8001266 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80011be:	4b2d      	ldr	r3, [pc, #180]	@ (8001274 <HAL_RCC_ClockConfig+0x1c4>)
 80011c0:	685b      	ldr	r3, [r3, #4]
 80011c2:	f003 020c 	and.w	r2, r3, #12
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	685b      	ldr	r3, [r3, #4]
 80011ca:	009b      	lsls	r3, r3, #2
 80011cc:	429a      	cmp	r2, r3
 80011ce:	d1eb      	bne.n	80011a8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80011d0:	4b27      	ldr	r3, [pc, #156]	@ (8001270 <HAL_RCC_ClockConfig+0x1c0>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	f003 0307 	and.w	r3, r3, #7
 80011d8:	683a      	ldr	r2, [r7, #0]
 80011da:	429a      	cmp	r2, r3
 80011dc:	d210      	bcs.n	8001200 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011de:	4b24      	ldr	r3, [pc, #144]	@ (8001270 <HAL_RCC_ClockConfig+0x1c0>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	f023 0207 	bic.w	r2, r3, #7
 80011e6:	4922      	ldr	r1, [pc, #136]	@ (8001270 <HAL_RCC_ClockConfig+0x1c0>)
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	4313      	orrs	r3, r2
 80011ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80011ee:	4b20      	ldr	r3, [pc, #128]	@ (8001270 <HAL_RCC_ClockConfig+0x1c0>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	f003 0307 	and.w	r3, r3, #7
 80011f6:	683a      	ldr	r2, [r7, #0]
 80011f8:	429a      	cmp	r2, r3
 80011fa:	d001      	beq.n	8001200 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80011fc:	2301      	movs	r3, #1
 80011fe:	e032      	b.n	8001266 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	f003 0304 	and.w	r3, r3, #4
 8001208:	2b00      	cmp	r3, #0
 800120a:	d008      	beq.n	800121e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800120c:	4b19      	ldr	r3, [pc, #100]	@ (8001274 <HAL_RCC_ClockConfig+0x1c4>)
 800120e:	685b      	ldr	r3, [r3, #4]
 8001210:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	68db      	ldr	r3, [r3, #12]
 8001218:	4916      	ldr	r1, [pc, #88]	@ (8001274 <HAL_RCC_ClockConfig+0x1c4>)
 800121a:	4313      	orrs	r3, r2
 800121c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	f003 0308 	and.w	r3, r3, #8
 8001226:	2b00      	cmp	r3, #0
 8001228:	d009      	beq.n	800123e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800122a:	4b12      	ldr	r3, [pc, #72]	@ (8001274 <HAL_RCC_ClockConfig+0x1c4>)
 800122c:	685b      	ldr	r3, [r3, #4]
 800122e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	691b      	ldr	r3, [r3, #16]
 8001236:	00db      	lsls	r3, r3, #3
 8001238:	490e      	ldr	r1, [pc, #56]	@ (8001274 <HAL_RCC_ClockConfig+0x1c4>)
 800123a:	4313      	orrs	r3, r2
 800123c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800123e:	f000 f821 	bl	8001284 <HAL_RCC_GetSysClockFreq>
 8001242:	4602      	mov	r2, r0
 8001244:	4b0b      	ldr	r3, [pc, #44]	@ (8001274 <HAL_RCC_ClockConfig+0x1c4>)
 8001246:	685b      	ldr	r3, [r3, #4]
 8001248:	091b      	lsrs	r3, r3, #4
 800124a:	f003 030f 	and.w	r3, r3, #15
 800124e:	490a      	ldr	r1, [pc, #40]	@ (8001278 <HAL_RCC_ClockConfig+0x1c8>)
 8001250:	5ccb      	ldrb	r3, [r1, r3]
 8001252:	fa22 f303 	lsr.w	r3, r2, r3
 8001256:	4a09      	ldr	r2, [pc, #36]	@ (800127c <HAL_RCC_ClockConfig+0x1cc>)
 8001258:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800125a:	4b09      	ldr	r3, [pc, #36]	@ (8001280 <HAL_RCC_ClockConfig+0x1d0>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	4618      	mov	r0, r3
 8001260:	f7ff f928 	bl	80004b4 <HAL_InitTick>

  return HAL_OK;
 8001264:	2300      	movs	r3, #0
}
 8001266:	4618      	mov	r0, r3
 8001268:	3710      	adds	r7, #16
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	40022000 	.word	0x40022000
 8001274:	40021000 	.word	0x40021000
 8001278:	0800313c 	.word	0x0800313c
 800127c:	20000000 	.word	0x20000000
 8001280:	20000004 	.word	0x20000004

08001284 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001284:	b480      	push	{r7}
 8001286:	b087      	sub	sp, #28
 8001288:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800128a:	2300      	movs	r3, #0
 800128c:	60fb      	str	r3, [r7, #12]
 800128e:	2300      	movs	r3, #0
 8001290:	60bb      	str	r3, [r7, #8]
 8001292:	2300      	movs	r3, #0
 8001294:	617b      	str	r3, [r7, #20]
 8001296:	2300      	movs	r3, #0
 8001298:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800129a:	2300      	movs	r3, #0
 800129c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800129e:	4b1e      	ldr	r3, [pc, #120]	@ (8001318 <HAL_RCC_GetSysClockFreq+0x94>)
 80012a0:	685b      	ldr	r3, [r3, #4]
 80012a2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	f003 030c 	and.w	r3, r3, #12
 80012aa:	2b04      	cmp	r3, #4
 80012ac:	d002      	beq.n	80012b4 <HAL_RCC_GetSysClockFreq+0x30>
 80012ae:	2b08      	cmp	r3, #8
 80012b0:	d003      	beq.n	80012ba <HAL_RCC_GetSysClockFreq+0x36>
 80012b2:	e027      	b.n	8001304 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80012b4:	4b19      	ldr	r3, [pc, #100]	@ (800131c <HAL_RCC_GetSysClockFreq+0x98>)
 80012b6:	613b      	str	r3, [r7, #16]
      break;
 80012b8:	e027      	b.n	800130a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	0c9b      	lsrs	r3, r3, #18
 80012be:	f003 030f 	and.w	r3, r3, #15
 80012c2:	4a17      	ldr	r2, [pc, #92]	@ (8001320 <HAL_RCC_GetSysClockFreq+0x9c>)
 80012c4:	5cd3      	ldrb	r3, [r2, r3]
 80012c6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d010      	beq.n	80012f4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80012d2:	4b11      	ldr	r3, [pc, #68]	@ (8001318 <HAL_RCC_GetSysClockFreq+0x94>)
 80012d4:	685b      	ldr	r3, [r3, #4]
 80012d6:	0c5b      	lsrs	r3, r3, #17
 80012d8:	f003 0301 	and.w	r3, r3, #1
 80012dc:	4a11      	ldr	r2, [pc, #68]	@ (8001324 <HAL_RCC_GetSysClockFreq+0xa0>)
 80012de:	5cd3      	ldrb	r3, [r2, r3]
 80012e0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	4a0d      	ldr	r2, [pc, #52]	@ (800131c <HAL_RCC_GetSysClockFreq+0x98>)
 80012e6:	fb03 f202 	mul.w	r2, r3, r2
 80012ea:	68bb      	ldr	r3, [r7, #8]
 80012ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80012f0:	617b      	str	r3, [r7, #20]
 80012f2:	e004      	b.n	80012fe <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	4a0c      	ldr	r2, [pc, #48]	@ (8001328 <HAL_RCC_GetSysClockFreq+0xa4>)
 80012f8:	fb02 f303 	mul.w	r3, r2, r3
 80012fc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80012fe:	697b      	ldr	r3, [r7, #20]
 8001300:	613b      	str	r3, [r7, #16]
      break;
 8001302:	e002      	b.n	800130a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001304:	4b05      	ldr	r3, [pc, #20]	@ (800131c <HAL_RCC_GetSysClockFreq+0x98>)
 8001306:	613b      	str	r3, [r7, #16]
      break;
 8001308:	bf00      	nop
    }
  }
  return sysclockfreq;
 800130a:	693b      	ldr	r3, [r7, #16]
}
 800130c:	4618      	mov	r0, r3
 800130e:	371c      	adds	r7, #28
 8001310:	46bd      	mov	sp, r7
 8001312:	bc80      	pop	{r7}
 8001314:	4770      	bx	lr
 8001316:	bf00      	nop
 8001318:	40021000 	.word	0x40021000
 800131c:	007a1200 	.word	0x007a1200
 8001320:	08003154 	.word	0x08003154
 8001324:	08003164 	.word	0x08003164
 8001328:	003d0900 	.word	0x003d0900

0800132c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800132c:	b480      	push	{r7}
 800132e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001330:	4b02      	ldr	r3, [pc, #8]	@ (800133c <HAL_RCC_GetHCLKFreq+0x10>)
 8001332:	681b      	ldr	r3, [r3, #0]
}
 8001334:	4618      	mov	r0, r3
 8001336:	46bd      	mov	sp, r7
 8001338:	bc80      	pop	{r7}
 800133a:	4770      	bx	lr
 800133c:	20000000 	.word	0x20000000

08001340 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001344:	f7ff fff2 	bl	800132c <HAL_RCC_GetHCLKFreq>
 8001348:	4602      	mov	r2, r0
 800134a:	4b05      	ldr	r3, [pc, #20]	@ (8001360 <HAL_RCC_GetPCLK1Freq+0x20>)
 800134c:	685b      	ldr	r3, [r3, #4]
 800134e:	0a1b      	lsrs	r3, r3, #8
 8001350:	f003 0307 	and.w	r3, r3, #7
 8001354:	4903      	ldr	r1, [pc, #12]	@ (8001364 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001356:	5ccb      	ldrb	r3, [r1, r3]
 8001358:	fa22 f303 	lsr.w	r3, r2, r3
}
 800135c:	4618      	mov	r0, r3
 800135e:	bd80      	pop	{r7, pc}
 8001360:	40021000 	.word	0x40021000
 8001364:	0800314c 	.word	0x0800314c

08001368 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800136c:	f7ff ffde 	bl	800132c <HAL_RCC_GetHCLKFreq>
 8001370:	4602      	mov	r2, r0
 8001372:	4b05      	ldr	r3, [pc, #20]	@ (8001388 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001374:	685b      	ldr	r3, [r3, #4]
 8001376:	0adb      	lsrs	r3, r3, #11
 8001378:	f003 0307 	and.w	r3, r3, #7
 800137c:	4903      	ldr	r1, [pc, #12]	@ (800138c <HAL_RCC_GetPCLK2Freq+0x24>)
 800137e:	5ccb      	ldrb	r3, [r1, r3]
 8001380:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001384:	4618      	mov	r0, r3
 8001386:	bd80      	pop	{r7, pc}
 8001388:	40021000 	.word	0x40021000
 800138c:	0800314c 	.word	0x0800314c

08001390 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001390:	b480      	push	{r7}
 8001392:	b083      	sub	sp, #12
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
 8001398:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	220f      	movs	r2, #15
 800139e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80013a0:	4b11      	ldr	r3, [pc, #68]	@ (80013e8 <HAL_RCC_GetClockConfig+0x58>)
 80013a2:	685b      	ldr	r3, [r3, #4]
 80013a4:	f003 0203 	and.w	r2, r3, #3
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80013ac:	4b0e      	ldr	r3, [pc, #56]	@ (80013e8 <HAL_RCC_GetClockConfig+0x58>)
 80013ae:	685b      	ldr	r3, [r3, #4]
 80013b0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80013b8:	4b0b      	ldr	r3, [pc, #44]	@ (80013e8 <HAL_RCC_GetClockConfig+0x58>)
 80013ba:	685b      	ldr	r3, [r3, #4]
 80013bc:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80013c4:	4b08      	ldr	r3, [pc, #32]	@ (80013e8 <HAL_RCC_GetClockConfig+0x58>)
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	08db      	lsrs	r3, r3, #3
 80013ca:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80013d2:	4b06      	ldr	r3, [pc, #24]	@ (80013ec <HAL_RCC_GetClockConfig+0x5c>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f003 0207 	and.w	r2, r3, #7
 80013da:	683b      	ldr	r3, [r7, #0]
 80013dc:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 80013de:	bf00      	nop
 80013e0:	370c      	adds	r7, #12
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bc80      	pop	{r7}
 80013e6:	4770      	bx	lr
 80013e8:	40021000 	.word	0x40021000
 80013ec:	40022000 	.word	0x40022000

080013f0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80013f0:	b480      	push	{r7}
 80013f2:	b085      	sub	sp, #20
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80013f8:	4b0a      	ldr	r3, [pc, #40]	@ (8001424 <RCC_Delay+0x34>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	4a0a      	ldr	r2, [pc, #40]	@ (8001428 <RCC_Delay+0x38>)
 80013fe:	fba2 2303 	umull	r2, r3, r2, r3
 8001402:	0a5b      	lsrs	r3, r3, #9
 8001404:	687a      	ldr	r2, [r7, #4]
 8001406:	fb02 f303 	mul.w	r3, r2, r3
 800140a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800140c:	bf00      	nop
  }
  while (Delay --);
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	1e5a      	subs	r2, r3, #1
 8001412:	60fa      	str	r2, [r7, #12]
 8001414:	2b00      	cmp	r3, #0
 8001416:	d1f9      	bne.n	800140c <RCC_Delay+0x1c>
}
 8001418:	bf00      	nop
 800141a:	bf00      	nop
 800141c:	3714      	adds	r7, #20
 800141e:	46bd      	mov	sp, r7
 8001420:	bc80      	pop	{r7}
 8001422:	4770      	bx	lr
 8001424:	20000000 	.word	0x20000000
 8001428:	10624dd3 	.word	0x10624dd3

0800142c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b082      	sub	sp, #8
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	2b00      	cmp	r3, #0
 8001438:	d101      	bne.n	800143e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800143a:	2301      	movs	r3, #1
 800143c:	e041      	b.n	80014c2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001444:	b2db      	uxtb	r3, r3
 8001446:	2b00      	cmp	r3, #0
 8001448:	d106      	bne.n	8001458 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	2200      	movs	r2, #0
 800144e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001452:	6878      	ldr	r0, [r7, #4]
 8001454:	f000 f839 	bl	80014ca <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	2202      	movs	r2, #2
 800145c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681a      	ldr	r2, [r3, #0]
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	3304      	adds	r3, #4
 8001468:	4619      	mov	r1, r3
 800146a:	4610      	mov	r0, r2
 800146c:	f000 f99c 	bl	80017a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	2201      	movs	r2, #1
 8001474:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	2201      	movs	r2, #1
 800147c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	2201      	movs	r2, #1
 8001484:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	2201      	movs	r2, #1
 800148c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	2201      	movs	r2, #1
 8001494:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	2201      	movs	r2, #1
 800149c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	2201      	movs	r2, #1
 80014a4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	2201      	movs	r2, #1
 80014ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	2201      	movs	r2, #1
 80014b4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	2201      	movs	r2, #1
 80014bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80014c0:	2300      	movs	r3, #0
}
 80014c2:	4618      	mov	r0, r3
 80014c4:	3708      	adds	r7, #8
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}

080014ca <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80014ca:	b480      	push	{r7}
 80014cc:	b083      	sub	sp, #12
 80014ce:	af00      	add	r7, sp, #0
 80014d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80014d2:	bf00      	nop
 80014d4:	370c      	adds	r7, #12
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bc80      	pop	{r7}
 80014da:	4770      	bx	lr

080014dc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80014dc:	b480      	push	{r7}
 80014de:	b085      	sub	sp, #20
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80014ea:	b2db      	uxtb	r3, r3
 80014ec:	2b01      	cmp	r3, #1
 80014ee:	d001      	beq.n	80014f4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80014f0:	2301      	movs	r3, #1
 80014f2:	e03a      	b.n	800156a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	2202      	movs	r2, #2
 80014f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	68da      	ldr	r2, [r3, #12]
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	f042 0201 	orr.w	r2, r2, #1
 800150a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	4a18      	ldr	r2, [pc, #96]	@ (8001574 <HAL_TIM_Base_Start_IT+0x98>)
 8001512:	4293      	cmp	r3, r2
 8001514:	d00e      	beq.n	8001534 <HAL_TIM_Base_Start_IT+0x58>
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800151e:	d009      	beq.n	8001534 <HAL_TIM_Base_Start_IT+0x58>
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	4a14      	ldr	r2, [pc, #80]	@ (8001578 <HAL_TIM_Base_Start_IT+0x9c>)
 8001526:	4293      	cmp	r3, r2
 8001528:	d004      	beq.n	8001534 <HAL_TIM_Base_Start_IT+0x58>
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	4a13      	ldr	r2, [pc, #76]	@ (800157c <HAL_TIM_Base_Start_IT+0xa0>)
 8001530:	4293      	cmp	r3, r2
 8001532:	d111      	bne.n	8001558 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	689b      	ldr	r3, [r3, #8]
 800153a:	f003 0307 	and.w	r3, r3, #7
 800153e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	2b06      	cmp	r3, #6
 8001544:	d010      	beq.n	8001568 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	681a      	ldr	r2, [r3, #0]
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	f042 0201 	orr.w	r2, r2, #1
 8001554:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001556:	e007      	b.n	8001568 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	681a      	ldr	r2, [r3, #0]
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	f042 0201 	orr.w	r2, r2, #1
 8001566:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001568:	2300      	movs	r3, #0
}
 800156a:	4618      	mov	r0, r3
 800156c:	3714      	adds	r7, #20
 800156e:	46bd      	mov	sp, r7
 8001570:	bc80      	pop	{r7}
 8001572:	4770      	bx	lr
 8001574:	40012c00 	.word	0x40012c00
 8001578:	40000400 	.word	0x40000400
 800157c:	40000800 	.word	0x40000800

08001580 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b084      	sub	sp, #16
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	68db      	ldr	r3, [r3, #12]
 800158e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	691b      	ldr	r3, [r3, #16]
 8001596:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001598:	68bb      	ldr	r3, [r7, #8]
 800159a:	f003 0302 	and.w	r3, r3, #2
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d020      	beq.n	80015e4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	f003 0302 	and.w	r3, r3, #2
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d01b      	beq.n	80015e4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	f06f 0202 	mvn.w	r2, #2
 80015b4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	2201      	movs	r2, #1
 80015ba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	699b      	ldr	r3, [r3, #24]
 80015c2:	f003 0303 	and.w	r3, r3, #3
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d003      	beq.n	80015d2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80015ca:	6878      	ldr	r0, [r7, #4]
 80015cc:	f000 f8d1 	bl	8001772 <HAL_TIM_IC_CaptureCallback>
 80015d0:	e005      	b.n	80015de <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80015d2:	6878      	ldr	r0, [r7, #4]
 80015d4:	f000 f8c4 	bl	8001760 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80015d8:	6878      	ldr	r0, [r7, #4]
 80015da:	f000 f8d3 	bl	8001784 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	2200      	movs	r2, #0
 80015e2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80015e4:	68bb      	ldr	r3, [r7, #8]
 80015e6:	f003 0304 	and.w	r3, r3, #4
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d020      	beq.n	8001630 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	f003 0304 	and.w	r3, r3, #4
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d01b      	beq.n	8001630 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	f06f 0204 	mvn.w	r2, #4
 8001600:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	2202      	movs	r2, #2
 8001606:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	699b      	ldr	r3, [r3, #24]
 800160e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001612:	2b00      	cmp	r3, #0
 8001614:	d003      	beq.n	800161e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001616:	6878      	ldr	r0, [r7, #4]
 8001618:	f000 f8ab 	bl	8001772 <HAL_TIM_IC_CaptureCallback>
 800161c:	e005      	b.n	800162a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800161e:	6878      	ldr	r0, [r7, #4]
 8001620:	f000 f89e 	bl	8001760 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001624:	6878      	ldr	r0, [r7, #4]
 8001626:	f000 f8ad 	bl	8001784 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	2200      	movs	r2, #0
 800162e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001630:	68bb      	ldr	r3, [r7, #8]
 8001632:	f003 0308 	and.w	r3, r3, #8
 8001636:	2b00      	cmp	r3, #0
 8001638:	d020      	beq.n	800167c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	f003 0308 	and.w	r3, r3, #8
 8001640:	2b00      	cmp	r3, #0
 8001642:	d01b      	beq.n	800167c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	f06f 0208 	mvn.w	r2, #8
 800164c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	2204      	movs	r2, #4
 8001652:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	69db      	ldr	r3, [r3, #28]
 800165a:	f003 0303 	and.w	r3, r3, #3
 800165e:	2b00      	cmp	r3, #0
 8001660:	d003      	beq.n	800166a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001662:	6878      	ldr	r0, [r7, #4]
 8001664:	f000 f885 	bl	8001772 <HAL_TIM_IC_CaptureCallback>
 8001668:	e005      	b.n	8001676 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800166a:	6878      	ldr	r0, [r7, #4]
 800166c:	f000 f878 	bl	8001760 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001670:	6878      	ldr	r0, [r7, #4]
 8001672:	f000 f887 	bl	8001784 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	2200      	movs	r2, #0
 800167a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800167c:	68bb      	ldr	r3, [r7, #8]
 800167e:	f003 0310 	and.w	r3, r3, #16
 8001682:	2b00      	cmp	r3, #0
 8001684:	d020      	beq.n	80016c8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	f003 0310 	and.w	r3, r3, #16
 800168c:	2b00      	cmp	r3, #0
 800168e:	d01b      	beq.n	80016c8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f06f 0210 	mvn.w	r2, #16
 8001698:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	2208      	movs	r2, #8
 800169e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	69db      	ldr	r3, [r3, #28]
 80016a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d003      	beq.n	80016b6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80016ae:	6878      	ldr	r0, [r7, #4]
 80016b0:	f000 f85f 	bl	8001772 <HAL_TIM_IC_CaptureCallback>
 80016b4:	e005      	b.n	80016c2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80016b6:	6878      	ldr	r0, [r7, #4]
 80016b8:	f000 f852 	bl	8001760 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80016bc:	6878      	ldr	r0, [r7, #4]
 80016be:	f000 f861 	bl	8001784 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	2200      	movs	r2, #0
 80016c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80016c8:	68bb      	ldr	r3, [r7, #8]
 80016ca:	f003 0301 	and.w	r3, r3, #1
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d00c      	beq.n	80016ec <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	f003 0301 	and.w	r3, r3, #1
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d007      	beq.n	80016ec <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f06f 0201 	mvn.w	r2, #1
 80016e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80016e6:	6878      	ldr	r0, [r7, #4]
 80016e8:	f7fe fe4e 	bl	8000388 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80016ec:	68bb      	ldr	r3, [r7, #8]
 80016ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d00c      	beq.n	8001710 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d007      	beq.n	8001710 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001708:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800170a:	6878      	ldr	r0, [r7, #4]
 800170c:	f000 f8c3 	bl	8001896 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001710:	68bb      	ldr	r3, [r7, #8]
 8001712:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001716:	2b00      	cmp	r3, #0
 8001718:	d00c      	beq.n	8001734 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001720:	2b00      	cmp	r3, #0
 8001722:	d007      	beq.n	8001734 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800172c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800172e:	6878      	ldr	r0, [r7, #4]
 8001730:	f000 f831 	bl	8001796 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001734:	68bb      	ldr	r3, [r7, #8]
 8001736:	f003 0320 	and.w	r3, r3, #32
 800173a:	2b00      	cmp	r3, #0
 800173c:	d00c      	beq.n	8001758 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	f003 0320 	and.w	r3, r3, #32
 8001744:	2b00      	cmp	r3, #0
 8001746:	d007      	beq.n	8001758 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	f06f 0220 	mvn.w	r2, #32
 8001750:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001752:	6878      	ldr	r0, [r7, #4]
 8001754:	f000 f896 	bl	8001884 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001758:	bf00      	nop
 800175a:	3710      	adds	r7, #16
 800175c:	46bd      	mov	sp, r7
 800175e:	bd80      	pop	{r7, pc}

08001760 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001760:	b480      	push	{r7}
 8001762:	b083      	sub	sp, #12
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001768:	bf00      	nop
 800176a:	370c      	adds	r7, #12
 800176c:	46bd      	mov	sp, r7
 800176e:	bc80      	pop	{r7}
 8001770:	4770      	bx	lr

08001772 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001772:	b480      	push	{r7}
 8001774:	b083      	sub	sp, #12
 8001776:	af00      	add	r7, sp, #0
 8001778:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800177a:	bf00      	nop
 800177c:	370c      	adds	r7, #12
 800177e:	46bd      	mov	sp, r7
 8001780:	bc80      	pop	{r7}
 8001782:	4770      	bx	lr

08001784 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001784:	b480      	push	{r7}
 8001786:	b083      	sub	sp, #12
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800178c:	bf00      	nop
 800178e:	370c      	adds	r7, #12
 8001790:	46bd      	mov	sp, r7
 8001792:	bc80      	pop	{r7}
 8001794:	4770      	bx	lr

08001796 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001796:	b480      	push	{r7}
 8001798:	b083      	sub	sp, #12
 800179a:	af00      	add	r7, sp, #0
 800179c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800179e:	bf00      	nop
 80017a0:	370c      	adds	r7, #12
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bc80      	pop	{r7}
 80017a6:	4770      	bx	lr

080017a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80017a8:	b480      	push	{r7}
 80017aa:	b085      	sub	sp, #20
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
 80017b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	4a2f      	ldr	r2, [pc, #188]	@ (8001878 <TIM_Base_SetConfig+0xd0>)
 80017bc:	4293      	cmp	r3, r2
 80017be:	d00b      	beq.n	80017d8 <TIM_Base_SetConfig+0x30>
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80017c6:	d007      	beq.n	80017d8 <TIM_Base_SetConfig+0x30>
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	4a2c      	ldr	r2, [pc, #176]	@ (800187c <TIM_Base_SetConfig+0xd4>)
 80017cc:	4293      	cmp	r3, r2
 80017ce:	d003      	beq.n	80017d8 <TIM_Base_SetConfig+0x30>
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	4a2b      	ldr	r2, [pc, #172]	@ (8001880 <TIM_Base_SetConfig+0xd8>)
 80017d4:	4293      	cmp	r3, r2
 80017d6:	d108      	bne.n	80017ea <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80017de:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	685b      	ldr	r3, [r3, #4]
 80017e4:	68fa      	ldr	r2, [r7, #12]
 80017e6:	4313      	orrs	r3, r2
 80017e8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	4a22      	ldr	r2, [pc, #136]	@ (8001878 <TIM_Base_SetConfig+0xd0>)
 80017ee:	4293      	cmp	r3, r2
 80017f0:	d00b      	beq.n	800180a <TIM_Base_SetConfig+0x62>
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80017f8:	d007      	beq.n	800180a <TIM_Base_SetConfig+0x62>
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	4a1f      	ldr	r2, [pc, #124]	@ (800187c <TIM_Base_SetConfig+0xd4>)
 80017fe:	4293      	cmp	r3, r2
 8001800:	d003      	beq.n	800180a <TIM_Base_SetConfig+0x62>
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	4a1e      	ldr	r2, [pc, #120]	@ (8001880 <TIM_Base_SetConfig+0xd8>)
 8001806:	4293      	cmp	r3, r2
 8001808:	d108      	bne.n	800181c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001810:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001812:	683b      	ldr	r3, [r7, #0]
 8001814:	68db      	ldr	r3, [r3, #12]
 8001816:	68fa      	ldr	r2, [r7, #12]
 8001818:	4313      	orrs	r3, r2
 800181a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001822:	683b      	ldr	r3, [r7, #0]
 8001824:	695b      	ldr	r3, [r3, #20]
 8001826:	4313      	orrs	r3, r2
 8001828:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	68fa      	ldr	r2, [r7, #12]
 800182e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	689a      	ldr	r2, [r3, #8]
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	681a      	ldr	r2, [r3, #0]
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	4a0d      	ldr	r2, [pc, #52]	@ (8001878 <TIM_Base_SetConfig+0xd0>)
 8001844:	4293      	cmp	r3, r2
 8001846:	d103      	bne.n	8001850 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	691a      	ldr	r2, [r3, #16]
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	2201      	movs	r2, #1
 8001854:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	691b      	ldr	r3, [r3, #16]
 800185a:	f003 0301 	and.w	r3, r3, #1
 800185e:	2b00      	cmp	r3, #0
 8001860:	d005      	beq.n	800186e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	691b      	ldr	r3, [r3, #16]
 8001866:	f023 0201 	bic.w	r2, r3, #1
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	611a      	str	r2, [r3, #16]
  }
}
 800186e:	bf00      	nop
 8001870:	3714      	adds	r7, #20
 8001872:	46bd      	mov	sp, r7
 8001874:	bc80      	pop	{r7}
 8001876:	4770      	bx	lr
 8001878:	40012c00 	.word	0x40012c00
 800187c:	40000400 	.word	0x40000400
 8001880:	40000800 	.word	0x40000800

08001884 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001884:	b480      	push	{r7}
 8001886:	b083      	sub	sp, #12
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800188c:	bf00      	nop
 800188e:	370c      	adds	r7, #12
 8001890:	46bd      	mov	sp, r7
 8001892:	bc80      	pop	{r7}
 8001894:	4770      	bx	lr

08001896 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001896:	b480      	push	{r7}
 8001898:	b083      	sub	sp, #12
 800189a:	af00      	add	r7, sp, #0
 800189c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800189e:	bf00      	nop
 80018a0:	370c      	adds	r7, #12
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bc80      	pop	{r7}
 80018a6:	4770      	bx	lr

080018a8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b082      	sub	sp, #8
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d101      	bne.n	80018ba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80018b6:	2301      	movs	r3, #1
 80018b8:	e042      	b.n	8001940 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80018c0:	b2db      	uxtb	r3, r3
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d106      	bne.n	80018d4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	2200      	movs	r2, #0
 80018ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80018ce:	6878      	ldr	r0, [r7, #4]
 80018d0:	f7fe fda4 	bl	800041c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	2224      	movs	r2, #36	@ 0x24
 80018d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	68da      	ldr	r2, [r3, #12]
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80018ea:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80018ec:	6878      	ldr	r0, [r7, #4]
 80018ee:	f000 f971 	bl	8001bd4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	691a      	ldr	r2, [r3, #16]
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001900:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	695a      	ldr	r2, [r3, #20]
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001910:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	68da      	ldr	r2, [r3, #12]
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001920:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	2200      	movs	r2, #0
 8001926:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	2220      	movs	r2, #32
 800192c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	2220      	movs	r2, #32
 8001934:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	2200      	movs	r2, #0
 800193c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800193e:	2300      	movs	r3, #0
}
 8001940:	4618      	mov	r0, r3
 8001942:	3708      	adds	r7, #8
 8001944:	46bd      	mov	sp, r7
 8001946:	bd80      	pop	{r7, pc}

08001948 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b08a      	sub	sp, #40	@ 0x28
 800194c:	af02      	add	r7, sp, #8
 800194e:	60f8      	str	r0, [r7, #12]
 8001950:	60b9      	str	r1, [r7, #8]
 8001952:	603b      	str	r3, [r7, #0]
 8001954:	4613      	mov	r3, r2
 8001956:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001958:	2300      	movs	r3, #0
 800195a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001962:	b2db      	uxtb	r3, r3
 8001964:	2b20      	cmp	r3, #32
 8001966:	d175      	bne.n	8001a54 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001968:	68bb      	ldr	r3, [r7, #8]
 800196a:	2b00      	cmp	r3, #0
 800196c:	d002      	beq.n	8001974 <HAL_UART_Transmit+0x2c>
 800196e:	88fb      	ldrh	r3, [r7, #6]
 8001970:	2b00      	cmp	r3, #0
 8001972:	d101      	bne.n	8001978 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001974:	2301      	movs	r3, #1
 8001976:	e06e      	b.n	8001a56 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	2200      	movs	r2, #0
 800197c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	2221      	movs	r2, #33	@ 0x21
 8001982:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001986:	f7fe fe8b 	bl	80006a0 <HAL_GetTick>
 800198a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	88fa      	ldrh	r2, [r7, #6]
 8001990:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	88fa      	ldrh	r2, [r7, #6]
 8001996:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	689b      	ldr	r3, [r3, #8]
 800199c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80019a0:	d108      	bne.n	80019b4 <HAL_UART_Transmit+0x6c>
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	691b      	ldr	r3, [r3, #16]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d104      	bne.n	80019b4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80019aa:	2300      	movs	r3, #0
 80019ac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80019ae:	68bb      	ldr	r3, [r7, #8]
 80019b0:	61bb      	str	r3, [r7, #24]
 80019b2:	e003      	b.n	80019bc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80019b4:	68bb      	ldr	r3, [r7, #8]
 80019b6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80019b8:	2300      	movs	r3, #0
 80019ba:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80019bc:	e02e      	b.n	8001a1c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80019be:	683b      	ldr	r3, [r7, #0]
 80019c0:	9300      	str	r3, [sp, #0]
 80019c2:	697b      	ldr	r3, [r7, #20]
 80019c4:	2200      	movs	r2, #0
 80019c6:	2180      	movs	r1, #128	@ 0x80
 80019c8:	68f8      	ldr	r0, [r7, #12]
 80019ca:	f000 f848 	bl	8001a5e <UART_WaitOnFlagUntilTimeout>
 80019ce:	4603      	mov	r3, r0
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d005      	beq.n	80019e0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	2220      	movs	r2, #32
 80019d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80019dc:	2303      	movs	r3, #3
 80019de:	e03a      	b.n	8001a56 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80019e0:	69fb      	ldr	r3, [r7, #28]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d10b      	bne.n	80019fe <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80019e6:	69bb      	ldr	r3, [r7, #24]
 80019e8:	881b      	ldrh	r3, [r3, #0]
 80019ea:	461a      	mov	r2, r3
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80019f4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80019f6:	69bb      	ldr	r3, [r7, #24]
 80019f8:	3302      	adds	r3, #2
 80019fa:	61bb      	str	r3, [r7, #24]
 80019fc:	e007      	b.n	8001a0e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80019fe:	69fb      	ldr	r3, [r7, #28]
 8001a00:	781a      	ldrb	r2, [r3, #0]
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001a08:	69fb      	ldr	r3, [r7, #28]
 8001a0a:	3301      	adds	r3, #1
 8001a0c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001a12:	b29b      	uxth	r3, r3
 8001a14:	3b01      	subs	r3, #1
 8001a16:	b29a      	uxth	r2, r3
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001a20:	b29b      	uxth	r3, r3
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d1cb      	bne.n	80019be <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	9300      	str	r3, [sp, #0]
 8001a2a:	697b      	ldr	r3, [r7, #20]
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	2140      	movs	r1, #64	@ 0x40
 8001a30:	68f8      	ldr	r0, [r7, #12]
 8001a32:	f000 f814 	bl	8001a5e <UART_WaitOnFlagUntilTimeout>
 8001a36:	4603      	mov	r3, r0
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d005      	beq.n	8001a48 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	2220      	movs	r2, #32
 8001a40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8001a44:	2303      	movs	r3, #3
 8001a46:	e006      	b.n	8001a56 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	2220      	movs	r2, #32
 8001a4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8001a50:	2300      	movs	r3, #0
 8001a52:	e000      	b.n	8001a56 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8001a54:	2302      	movs	r3, #2
  }
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	3720      	adds	r7, #32
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}

08001a5e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8001a5e:	b580      	push	{r7, lr}
 8001a60:	b086      	sub	sp, #24
 8001a62:	af00      	add	r7, sp, #0
 8001a64:	60f8      	str	r0, [r7, #12]
 8001a66:	60b9      	str	r1, [r7, #8]
 8001a68:	603b      	str	r3, [r7, #0]
 8001a6a:	4613      	mov	r3, r2
 8001a6c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001a6e:	e03b      	b.n	8001ae8 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001a70:	6a3b      	ldr	r3, [r7, #32]
 8001a72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a76:	d037      	beq.n	8001ae8 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001a78:	f7fe fe12 	bl	80006a0 <HAL_GetTick>
 8001a7c:	4602      	mov	r2, r0
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	1ad3      	subs	r3, r2, r3
 8001a82:	6a3a      	ldr	r2, [r7, #32]
 8001a84:	429a      	cmp	r2, r3
 8001a86:	d302      	bcc.n	8001a8e <UART_WaitOnFlagUntilTimeout+0x30>
 8001a88:	6a3b      	ldr	r3, [r7, #32]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d101      	bne.n	8001a92 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8001a8e:	2303      	movs	r3, #3
 8001a90:	e03a      	b.n	8001b08 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	68db      	ldr	r3, [r3, #12]
 8001a98:	f003 0304 	and.w	r3, r3, #4
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d023      	beq.n	8001ae8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8001aa0:	68bb      	ldr	r3, [r7, #8]
 8001aa2:	2b80      	cmp	r3, #128	@ 0x80
 8001aa4:	d020      	beq.n	8001ae8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8001aa6:	68bb      	ldr	r3, [r7, #8]
 8001aa8:	2b40      	cmp	r3, #64	@ 0x40
 8001aaa:	d01d      	beq.n	8001ae8 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f003 0308 	and.w	r3, r3, #8
 8001ab6:	2b08      	cmp	r3, #8
 8001ab8:	d116      	bne.n	8001ae8 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8001aba:	2300      	movs	r3, #0
 8001abc:	617b      	str	r3, [r7, #20]
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	617b      	str	r3, [r7, #20]
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	685b      	ldr	r3, [r3, #4]
 8001acc:	617b      	str	r3, [r7, #20]
 8001ace:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8001ad0:	68f8      	ldr	r0, [r7, #12]
 8001ad2:	f000 f81d 	bl	8001b10 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	2208      	movs	r2, #8
 8001ada:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	2200      	movs	r2, #0
 8001ae0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	e00f      	b.n	8001b08 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	681a      	ldr	r2, [r3, #0]
 8001aee:	68bb      	ldr	r3, [r7, #8]
 8001af0:	4013      	ands	r3, r2
 8001af2:	68ba      	ldr	r2, [r7, #8]
 8001af4:	429a      	cmp	r2, r3
 8001af6:	bf0c      	ite	eq
 8001af8:	2301      	moveq	r3, #1
 8001afa:	2300      	movne	r3, #0
 8001afc:	b2db      	uxtb	r3, r3
 8001afe:	461a      	mov	r2, r3
 8001b00:	79fb      	ldrb	r3, [r7, #7]
 8001b02:	429a      	cmp	r2, r3
 8001b04:	d0b4      	beq.n	8001a70 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001b06:	2300      	movs	r3, #0
}
 8001b08:	4618      	mov	r0, r3
 8001b0a:	3718      	adds	r7, #24
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}

08001b10 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001b10:	b480      	push	{r7}
 8001b12:	b095      	sub	sp, #84	@ 0x54
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	330c      	adds	r3, #12
 8001b1e:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001b20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b22:	e853 3f00 	ldrex	r3, [r3]
 8001b26:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8001b28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b2a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8001b2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	330c      	adds	r3, #12
 8001b36:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001b38:	643a      	str	r2, [r7, #64]	@ 0x40
 8001b3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001b3c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001b3e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001b40:	e841 2300 	strex	r3, r2, [r1]
 8001b44:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8001b46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d1e5      	bne.n	8001b18 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	3314      	adds	r3, #20
 8001b52:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001b54:	6a3b      	ldr	r3, [r7, #32]
 8001b56:	e853 3f00 	ldrex	r3, [r3]
 8001b5a:	61fb      	str	r3, [r7, #28]
   return(result);
 8001b5c:	69fb      	ldr	r3, [r7, #28]
 8001b5e:	f023 0301 	bic.w	r3, r3, #1
 8001b62:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	3314      	adds	r3, #20
 8001b6a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001b6c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001b6e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001b70:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001b72:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001b74:	e841 2300 	strex	r3, r2, [r1]
 8001b78:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8001b7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d1e5      	bne.n	8001b4c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b84:	2b01      	cmp	r3, #1
 8001b86:	d119      	bne.n	8001bbc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	330c      	adds	r3, #12
 8001b8e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	e853 3f00 	ldrex	r3, [r3]
 8001b96:	60bb      	str	r3, [r7, #8]
   return(result);
 8001b98:	68bb      	ldr	r3, [r7, #8]
 8001b9a:	f023 0310 	bic.w	r3, r3, #16
 8001b9e:	647b      	str	r3, [r7, #68]	@ 0x44
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	330c      	adds	r3, #12
 8001ba6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001ba8:	61ba      	str	r2, [r7, #24]
 8001baa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001bac:	6979      	ldr	r1, [r7, #20]
 8001bae:	69ba      	ldr	r2, [r7, #24]
 8001bb0:	e841 2300 	strex	r3, r2, [r1]
 8001bb4:	613b      	str	r3, [r7, #16]
   return(result);
 8001bb6:	693b      	ldr	r3, [r7, #16]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d1e5      	bne.n	8001b88 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	2220      	movs	r2, #32
 8001bc0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8001bca:	bf00      	nop
 8001bcc:	3754      	adds	r7, #84	@ 0x54
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bc80      	pop	{r7}
 8001bd2:	4770      	bx	lr

08001bd4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b084      	sub	sp, #16
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	691b      	ldr	r3, [r3, #16]
 8001be2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	68da      	ldr	r2, [r3, #12]
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	430a      	orrs	r2, r1
 8001bf0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	689a      	ldr	r2, [r3, #8]
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	691b      	ldr	r3, [r3, #16]
 8001bfa:	431a      	orrs	r2, r3
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	695b      	ldr	r3, [r3, #20]
 8001c00:	4313      	orrs	r3, r2
 8001c02:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	68db      	ldr	r3, [r3, #12]
 8001c0a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8001c0e:	f023 030c 	bic.w	r3, r3, #12
 8001c12:	687a      	ldr	r2, [r7, #4]
 8001c14:	6812      	ldr	r2, [r2, #0]
 8001c16:	68b9      	ldr	r1, [r7, #8]
 8001c18:	430b      	orrs	r3, r1
 8001c1a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	695b      	ldr	r3, [r3, #20]
 8001c22:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	699a      	ldr	r2, [r3, #24]
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	430a      	orrs	r2, r1
 8001c30:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	4a2c      	ldr	r2, [pc, #176]	@ (8001ce8 <UART_SetConfig+0x114>)
 8001c38:	4293      	cmp	r3, r2
 8001c3a:	d103      	bne.n	8001c44 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001c3c:	f7ff fb94 	bl	8001368 <HAL_RCC_GetPCLK2Freq>
 8001c40:	60f8      	str	r0, [r7, #12]
 8001c42:	e002      	b.n	8001c4a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8001c44:	f7ff fb7c 	bl	8001340 <HAL_RCC_GetPCLK1Freq>
 8001c48:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001c4a:	68fa      	ldr	r2, [r7, #12]
 8001c4c:	4613      	mov	r3, r2
 8001c4e:	009b      	lsls	r3, r3, #2
 8001c50:	4413      	add	r3, r2
 8001c52:	009a      	lsls	r2, r3, #2
 8001c54:	441a      	add	r2, r3
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	009b      	lsls	r3, r3, #2
 8001c5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c60:	4a22      	ldr	r2, [pc, #136]	@ (8001cec <UART_SetConfig+0x118>)
 8001c62:	fba2 2303 	umull	r2, r3, r2, r3
 8001c66:	095b      	lsrs	r3, r3, #5
 8001c68:	0119      	lsls	r1, r3, #4
 8001c6a:	68fa      	ldr	r2, [r7, #12]
 8001c6c:	4613      	mov	r3, r2
 8001c6e:	009b      	lsls	r3, r3, #2
 8001c70:	4413      	add	r3, r2
 8001c72:	009a      	lsls	r2, r3, #2
 8001c74:	441a      	add	r2, r3
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	009b      	lsls	r3, r3, #2
 8001c7c:	fbb2 f2f3 	udiv	r2, r2, r3
 8001c80:	4b1a      	ldr	r3, [pc, #104]	@ (8001cec <UART_SetConfig+0x118>)
 8001c82:	fba3 0302 	umull	r0, r3, r3, r2
 8001c86:	095b      	lsrs	r3, r3, #5
 8001c88:	2064      	movs	r0, #100	@ 0x64
 8001c8a:	fb00 f303 	mul.w	r3, r0, r3
 8001c8e:	1ad3      	subs	r3, r2, r3
 8001c90:	011b      	lsls	r3, r3, #4
 8001c92:	3332      	adds	r3, #50	@ 0x32
 8001c94:	4a15      	ldr	r2, [pc, #84]	@ (8001cec <UART_SetConfig+0x118>)
 8001c96:	fba2 2303 	umull	r2, r3, r2, r3
 8001c9a:	095b      	lsrs	r3, r3, #5
 8001c9c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001ca0:	4419      	add	r1, r3
 8001ca2:	68fa      	ldr	r2, [r7, #12]
 8001ca4:	4613      	mov	r3, r2
 8001ca6:	009b      	lsls	r3, r3, #2
 8001ca8:	4413      	add	r3, r2
 8001caa:	009a      	lsls	r2, r3, #2
 8001cac:	441a      	add	r2, r3
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	685b      	ldr	r3, [r3, #4]
 8001cb2:	009b      	lsls	r3, r3, #2
 8001cb4:	fbb2 f2f3 	udiv	r2, r2, r3
 8001cb8:	4b0c      	ldr	r3, [pc, #48]	@ (8001cec <UART_SetConfig+0x118>)
 8001cba:	fba3 0302 	umull	r0, r3, r3, r2
 8001cbe:	095b      	lsrs	r3, r3, #5
 8001cc0:	2064      	movs	r0, #100	@ 0x64
 8001cc2:	fb00 f303 	mul.w	r3, r0, r3
 8001cc6:	1ad3      	subs	r3, r2, r3
 8001cc8:	011b      	lsls	r3, r3, #4
 8001cca:	3332      	adds	r3, #50	@ 0x32
 8001ccc:	4a07      	ldr	r2, [pc, #28]	@ (8001cec <UART_SetConfig+0x118>)
 8001cce:	fba2 2303 	umull	r2, r3, r2, r3
 8001cd2:	095b      	lsrs	r3, r3, #5
 8001cd4:	f003 020f 	and.w	r2, r3, #15
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	440a      	add	r2, r1
 8001cde:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8001ce0:	bf00      	nop
 8001ce2:	3710      	adds	r7, #16
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	40013800 	.word	0x40013800
 8001cec:	51eb851f 	.word	0x51eb851f

08001cf0 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	b083      	sub	sp, #12
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	f103 0208 	add.w	r2, r3, #8
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	f04f 32ff 	mov.w	r2, #4294967295
 8001d08:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	f103 0208 	add.w	r2, r3, #8
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	f103 0208 	add.w	r2, r3, #8
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	2200      	movs	r2, #0
 8001d22:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001d24:	bf00      	nop
 8001d26:	370c      	adds	r7, #12
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bc80      	pop	{r7}
 8001d2c:	4770      	bx	lr

08001d2e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001d2e:	b480      	push	{r7}
 8001d30:	b083      	sub	sp, #12
 8001d32:	af00      	add	r7, sp, #0
 8001d34:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	2200      	movs	r2, #0
 8001d3a:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001d3c:	bf00      	nop
 8001d3e:	370c      	adds	r7, #12
 8001d40:	46bd      	mov	sp, r7
 8001d42:	bc80      	pop	{r7}
 8001d44:	4770      	bx	lr

08001d46 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 8001d46:	b480      	push	{r7}
 8001d48:	b085      	sub	sp, #20
 8001d4a:	af00      	add	r7, sp, #0
 8001d4c:	6078      	str	r0, [r7, #4]
 8001d4e:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	68fa      	ldr	r2, [r7, #12]
 8001d5a:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	689a      	ldr	r2, [r3, #8]
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	689b      	ldr	r3, [r3, #8]
 8001d68:	683a      	ldr	r2, [r7, #0]
 8001d6a:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	683a      	ldr	r2, [r7, #0]
 8001d70:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	687a      	ldr	r2, [r7, #4]
 8001d76:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	1c5a      	adds	r2, r3, #1
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	601a      	str	r2, [r3, #0]
}
 8001d82:	bf00      	nop
 8001d84:	3714      	adds	r7, #20
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bc80      	pop	{r7}
 8001d8a:	4770      	bx	lr

08001d8c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	b085      	sub	sp, #20
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
 8001d94:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8001d9c:	68bb      	ldr	r3, [r7, #8]
 8001d9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001da2:	d103      	bne.n	8001dac <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	691b      	ldr	r3, [r3, #16]
 8001da8:	60fb      	str	r3, [r7, #12]
 8001daa:	e00c      	b.n	8001dc6 <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	3308      	adds	r3, #8
 8001db0:	60fb      	str	r3, [r7, #12]
 8001db2:	e002      	b.n	8001dba <vListInsert+0x2e>
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	685b      	ldr	r3, [r3, #4]
 8001db8:	60fb      	str	r3, [r7, #12]
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	685b      	ldr	r3, [r3, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	68ba      	ldr	r2, [r7, #8]
 8001dc2:	429a      	cmp	r2, r3
 8001dc4:	d2f6      	bcs.n	8001db4 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	685a      	ldr	r2, [r3, #4]
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	685b      	ldr	r3, [r3, #4]
 8001dd2:	683a      	ldr	r2, [r7, #0]
 8001dd4:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	68fa      	ldr	r2, [r7, #12]
 8001dda:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	683a      	ldr	r2, [r7, #0]
 8001de0:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	687a      	ldr	r2, [r7, #4]
 8001de6:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	1c5a      	adds	r2, r3, #1
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	601a      	str	r2, [r3, #0]
}
 8001df2:	bf00      	nop
 8001df4:	3714      	adds	r7, #20
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bc80      	pop	{r7}
 8001dfa:	4770      	bx	lr

08001dfc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	b085      	sub	sp, #20
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	691b      	ldr	r3, [r3, #16]
 8001e08:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	685b      	ldr	r3, [r3, #4]
 8001e0e:	687a      	ldr	r2, [r7, #4]
 8001e10:	6892      	ldr	r2, [r2, #8]
 8001e12:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	689b      	ldr	r3, [r3, #8]
 8001e18:	687a      	ldr	r2, [r7, #4]
 8001e1a:	6852      	ldr	r2, [r2, #4]
 8001e1c:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	685b      	ldr	r3, [r3, #4]
 8001e22:	687a      	ldr	r2, [r7, #4]
 8001e24:	429a      	cmp	r2, r3
 8001e26:	d103      	bne.n	8001e30 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	689a      	ldr	r2, [r3, #8]
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	2200      	movs	r2, #0
 8001e34:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	1e5a      	subs	r2, r3, #1
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	681b      	ldr	r3, [r3, #0]
}
 8001e44:	4618      	mov	r0, r3
 8001e46:	3714      	adds	r7, #20
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	bc80      	pop	{r7}
 8001e4c:	4770      	bx	lr

08001e4e <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8001e4e:	b580      	push	{r7, lr}
 8001e50:	b08c      	sub	sp, #48	@ 0x30
 8001e52:	af04      	add	r7, sp, #16
 8001e54:	60f8      	str	r0, [r7, #12]
 8001e56:	60b9      	str	r1, [r7, #8]
 8001e58:	603b      	str	r3, [r7, #0]
 8001e5a:	4613      	mov	r3, r2
 8001e5c:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8001e5e:	88fb      	ldrh	r3, [r7, #6]
 8001e60:	009b      	lsls	r3, r3, #2
 8001e62:	4618      	mov	r0, r3
 8001e64:	f000 fe74 	bl	8002b50 <pvPortMalloc>
 8001e68:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8001e6a:	697b      	ldr	r3, [r7, #20]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d00e      	beq.n	8001e8e <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8001e70:	20a0      	movs	r0, #160	@ 0xa0
 8001e72:	f000 fe6d 	bl	8002b50 <pvPortMalloc>
 8001e76:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 8001e78:	69fb      	ldr	r3, [r7, #28]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d003      	beq.n	8001e86 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8001e7e:	69fb      	ldr	r3, [r7, #28]
 8001e80:	697a      	ldr	r2, [r7, #20]
 8001e82:	631a      	str	r2, [r3, #48]	@ 0x30
 8001e84:	e005      	b.n	8001e92 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 8001e86:	6978      	ldr	r0, [r7, #20]
 8001e88:	f000 ff44 	bl	8002d14 <vPortFree>
 8001e8c:	e001      	b.n	8001e92 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8001e92:	69fb      	ldr	r3, [r7, #28]
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d013      	beq.n	8001ec0 <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8001e98:	88fa      	ldrh	r2, [r7, #6]
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	9303      	str	r3, [sp, #12]
 8001e9e:	69fb      	ldr	r3, [r7, #28]
 8001ea0:	9302      	str	r3, [sp, #8]
 8001ea2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ea4:	9301      	str	r3, [sp, #4]
 8001ea6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ea8:	9300      	str	r3, [sp, #0]
 8001eaa:	683b      	ldr	r3, [r7, #0]
 8001eac:	68b9      	ldr	r1, [r7, #8]
 8001eae:	68f8      	ldr	r0, [r7, #12]
 8001eb0:	f000 f80e 	bl	8001ed0 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8001eb4:	69f8      	ldr	r0, [r7, #28]
 8001eb6:	f000 f8b1 	bl	800201c <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8001eba:	2301      	movs	r3, #1
 8001ebc:	61bb      	str	r3, [r7, #24]
 8001ebe:	e002      	b.n	8001ec6 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8001ec0:	f04f 33ff 	mov.w	r3, #4294967295
 8001ec4:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8001ec6:	69bb      	ldr	r3, [r7, #24]
    }
 8001ec8:	4618      	mov	r0, r3
 8001eca:	3720      	adds	r7, #32
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	bd80      	pop	{r7, pc}

08001ed0 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b088      	sub	sp, #32
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	60f8      	str	r0, [r7, #12]
 8001ed8:	60b9      	str	r1, [r7, #8]
 8001eda:	607a      	str	r2, [r7, #4]
 8001edc:	603b      	str	r3, [r7, #0]
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8001ede:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ee0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8001ee8:	3b01      	subs	r3, #1
 8001eea:	009b      	lsls	r3, r3, #2
 8001eec:	4413      	add	r3, r2
 8001eee:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8001ef0:	69bb      	ldr	r3, [r7, #24]
 8001ef2:	f023 0307 	bic.w	r3, r3, #7
 8001ef6:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8001ef8:	69bb      	ldr	r3, [r7, #24]
 8001efa:	f003 0307 	and.w	r3, r3, #7
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d00b      	beq.n	8001f1a <prvInitialiseNewTask+0x4a>
        __asm volatile
 8001f02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001f06:	f383 8811 	msr	BASEPRI, r3
 8001f0a:	f3bf 8f6f 	isb	sy
 8001f0e:	f3bf 8f4f 	dsb	sy
 8001f12:	617b      	str	r3, [r7, #20]
    }
 8001f14:	bf00      	nop
 8001f16:	bf00      	nop
 8001f18:	e7fd      	b.n	8001f16 <prvInitialiseNewTask+0x46>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8001f1a:	68bb      	ldr	r3, [r7, #8]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d01f      	beq.n	8001f60 <prvInitialiseNewTask+0x90>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001f20:	2300      	movs	r3, #0
 8001f22:	61fb      	str	r3, [r7, #28]
 8001f24:	e012      	b.n	8001f4c <prvInitialiseNewTask+0x7c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8001f26:	68ba      	ldr	r2, [r7, #8]
 8001f28:	69fb      	ldr	r3, [r7, #28]
 8001f2a:	4413      	add	r3, r2
 8001f2c:	7819      	ldrb	r1, [r3, #0]
 8001f2e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001f30:	69fb      	ldr	r3, [r7, #28]
 8001f32:	4413      	add	r3, r2
 8001f34:	3334      	adds	r3, #52	@ 0x34
 8001f36:	460a      	mov	r2, r1
 8001f38:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8001f3a:	68ba      	ldr	r2, [r7, #8]
 8001f3c:	69fb      	ldr	r3, [r7, #28]
 8001f3e:	4413      	add	r3, r2
 8001f40:	781b      	ldrb	r3, [r3, #0]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d006      	beq.n	8001f54 <prvInitialiseNewTask+0x84>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001f46:	69fb      	ldr	r3, [r7, #28]
 8001f48:	3301      	adds	r3, #1
 8001f4a:	61fb      	str	r3, [r7, #28]
 8001f4c:	69fb      	ldr	r3, [r7, #28]
 8001f4e:	2b0f      	cmp	r3, #15
 8001f50:	d9e9      	bls.n	8001f26 <prvInitialiseNewTask+0x56>
 8001f52:	e000      	b.n	8001f56 <prvInitialiseNewTask+0x86>
            {
                break;
 8001f54:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8001f56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f58:	2200      	movs	r2, #0
 8001f5a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001f5e:	e003      	b.n	8001f68 <prvInitialiseNewTask+0x98>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8001f60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f62:	2200      	movs	r2, #0
 8001f64:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8001f68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f6a:	2b06      	cmp	r3, #6
 8001f6c:	d901      	bls.n	8001f72 <prvInitialiseNewTask+0xa2>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8001f6e:	2306      	movs	r3, #6
 8001f70:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8001f72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f74:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001f76:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 8001f78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f7a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001f7c:	645a      	str	r2, [r3, #68]	@ 0x44
            pxNewTCB->uxMutexesHeld = 0;
 8001f7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f80:	2200      	movs	r2, #0
 8001f82:	649a      	str	r2, [r3, #72]	@ 0x48
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001f84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f86:	3304      	adds	r3, #4
 8001f88:	4618      	mov	r0, r3
 8001f8a:	f7ff fed0 	bl	8001d2e <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8001f8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f90:	3318      	adds	r3, #24
 8001f92:	4618      	mov	r0, r3
 8001f94:	f7ff fecb 	bl	8001d2e <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8001f98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f9a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001f9c:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001f9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fa0:	f1c3 0207 	rsb	r2, r3, #7
 8001fa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001fa6:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8001fa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001faa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001fac:	625a      	str	r2, [r3, #36]	@ 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 8001fae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001fb0:	3398      	adds	r3, #152	@ 0x98
 8001fb2:	2204      	movs	r2, #4
 8001fb4:	2100      	movs	r1, #0
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	f000 ffca 	bl	8002f50 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 8001fbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001fbe:	339c      	adds	r3, #156	@ 0x9c
 8001fc0:	2201      	movs	r2, #1
 8001fc2:	2100      	movs	r1, #0
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	f000 ffc3 	bl	8002f50 <memset>
    #if ( configUSE_NEWLIB_REENTRANT == 1 )
        {
            /* Initialise this task's Newlib reent structure.
             * See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
             * for additional information. */
            _REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8001fca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001fcc:	334c      	adds	r3, #76	@ 0x4c
 8001fce:	224c      	movs	r2, #76	@ 0x4c
 8001fd0:	2100      	movs	r1, #0
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	f000 ffbc 	bl	8002f50 <memset>
 8001fd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001fda:	4a0d      	ldr	r2, [pc, #52]	@ (8002010 <prvInitialiseNewTask+0x140>)
 8001fdc:	651a      	str	r2, [r3, #80]	@ 0x50
 8001fde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001fe0:	4a0c      	ldr	r2, [pc, #48]	@ (8002014 <prvInitialiseNewTask+0x144>)
 8001fe2:	655a      	str	r2, [r3, #84]	@ 0x54
 8001fe4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001fe6:	4a0c      	ldr	r2, [pc, #48]	@ (8002018 <prvInitialiseNewTask+0x148>)
 8001fe8:	659a      	str	r2, [r3, #88]	@ 0x58
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001fea:	683a      	ldr	r2, [r7, #0]
 8001fec:	68f9      	ldr	r1, [r7, #12]
 8001fee:	69b8      	ldr	r0, [r7, #24]
 8001ff0:	f000 fc48 	bl	8002884 <pxPortInitialiseStack>
 8001ff4:	4602      	mov	r2, r0
 8001ff6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ff8:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8001ffa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d002      	beq.n	8002006 <prvInitialiseNewTask+0x136>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002000:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002002:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002004:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002006:	bf00      	nop
 8002008:	3720      	adds	r7, #32
 800200a:	46bd      	mov	sp, r7
 800200c:	bd80      	pop	{r7, pc}
 800200e:	bf00      	nop
 8002010:	20000e5c 	.word	0x20000e5c
 8002014:	20000ec4 	.word	0x20000ec4
 8002018:	20000f2c 	.word	0x20000f2c

0800201c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b082      	sub	sp, #8
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8002024:	f000 fcd2 	bl	80029cc <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8002028:	4b2a      	ldr	r3, [pc, #168]	@ (80020d4 <prvAddNewTaskToReadyList+0xb8>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	3301      	adds	r3, #1
 800202e:	4a29      	ldr	r2, [pc, #164]	@ (80020d4 <prvAddNewTaskToReadyList+0xb8>)
 8002030:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8002032:	4b29      	ldr	r3, [pc, #164]	@ (80020d8 <prvAddNewTaskToReadyList+0xbc>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d109      	bne.n	800204e <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 800203a:	4a27      	ldr	r2, [pc, #156]	@ (80020d8 <prvAddNewTaskToReadyList+0xbc>)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002040:	4b24      	ldr	r3, [pc, #144]	@ (80020d4 <prvAddNewTaskToReadyList+0xb8>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	2b01      	cmp	r3, #1
 8002046:	d110      	bne.n	800206a <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8002048:	f000 fb18 	bl	800267c <prvInitialiseTaskLists>
 800204c:	e00d      	b.n	800206a <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 800204e:	4b23      	ldr	r3, [pc, #140]	@ (80020dc <prvAddNewTaskToReadyList+0xc0>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	2b00      	cmp	r3, #0
 8002054:	d109      	bne.n	800206a <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002056:	4b20      	ldr	r3, [pc, #128]	@ (80020d8 <prvAddNewTaskToReadyList+0xbc>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002060:	429a      	cmp	r2, r3
 8002062:	d802      	bhi.n	800206a <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8002064:	4a1c      	ldr	r2, [pc, #112]	@ (80020d8 <prvAddNewTaskToReadyList+0xbc>)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 800206a:	4b1d      	ldr	r3, [pc, #116]	@ (80020e0 <prvAddNewTaskToReadyList+0xc4>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	3301      	adds	r3, #1
 8002070:	4a1b      	ldr	r2, [pc, #108]	@ (80020e0 <prvAddNewTaskToReadyList+0xc4>)
 8002072:	6013      	str	r3, [r2, #0]
                pxNewTCB->uxTCBNumber = uxTaskNumber;
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002078:	2201      	movs	r2, #1
 800207a:	409a      	lsls	r2, r3
 800207c:	4b19      	ldr	r3, [pc, #100]	@ (80020e4 <prvAddNewTaskToReadyList+0xc8>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4313      	orrs	r3, r2
 8002082:	4a18      	ldr	r2, [pc, #96]	@ (80020e4 <prvAddNewTaskToReadyList+0xc8>)
 8002084:	6013      	str	r3, [r2, #0]
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800208a:	4613      	mov	r3, r2
 800208c:	009b      	lsls	r3, r3, #2
 800208e:	4413      	add	r3, r2
 8002090:	009b      	lsls	r3, r3, #2
 8002092:	4a15      	ldr	r2, [pc, #84]	@ (80020e8 <prvAddNewTaskToReadyList+0xcc>)
 8002094:	441a      	add	r2, r3
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	3304      	adds	r3, #4
 800209a:	4619      	mov	r1, r3
 800209c:	4610      	mov	r0, r2
 800209e:	f7ff fe52 	bl	8001d46 <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 80020a2:	f000 fcc3 	bl	8002a2c <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 80020a6:	4b0d      	ldr	r3, [pc, #52]	@ (80020dc <prvAddNewTaskToReadyList+0xc0>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d00e      	beq.n	80020cc <prvAddNewTaskToReadyList+0xb0>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80020ae:	4b0a      	ldr	r3, [pc, #40]	@ (80020d8 <prvAddNewTaskToReadyList+0xbc>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020b8:	429a      	cmp	r2, r3
 80020ba:	d207      	bcs.n	80020cc <prvAddNewTaskToReadyList+0xb0>
        {
            taskYIELD_IF_USING_PREEMPTION();
 80020bc:	4b0b      	ldr	r3, [pc, #44]	@ (80020ec <prvAddNewTaskToReadyList+0xd0>)
 80020be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80020c2:	601a      	str	r2, [r3, #0]
 80020c4:	f3bf 8f4f 	dsb	sy
 80020c8:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80020cc:	bf00      	nop
 80020ce:	3708      	adds	r7, #8
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bd80      	pop	{r7, pc}
 80020d4:	20000210 	.word	0x20000210
 80020d8:	20000110 	.word	0x20000110
 80020dc:	2000021c 	.word	0x2000021c
 80020e0:	2000022c 	.word	0x2000022c
 80020e4:	20000218 	.word	0x20000218
 80020e8:	20000114 	.word	0x20000114
 80020ec:	e000ed04 	.word	0xe000ed04

080020f0 <xTaskDelayUntil>:

#if ( INCLUDE_xTaskDelayUntil == 1 )

    BaseType_t xTaskDelayUntil( TickType_t * const pxPreviousWakeTime,
                                const TickType_t xTimeIncrement )
    {
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b08a      	sub	sp, #40	@ 0x28
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
 80020f8:	6039      	str	r1, [r7, #0]
        TickType_t xTimeToWake;
        BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 80020fa:	2300      	movs	r3, #0
 80020fc:	627b      	str	r3, [r7, #36]	@ 0x24

        configASSERT( pxPreviousWakeTime );
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	2b00      	cmp	r3, #0
 8002102:	d10b      	bne.n	800211c <xTaskDelayUntil+0x2c>
        __asm volatile
 8002104:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002108:	f383 8811 	msr	BASEPRI, r3
 800210c:	f3bf 8f6f 	isb	sy
 8002110:	f3bf 8f4f 	dsb	sy
 8002114:	617b      	str	r3, [r7, #20]
    }
 8002116:	bf00      	nop
 8002118:	bf00      	nop
 800211a:	e7fd      	b.n	8002118 <xTaskDelayUntil+0x28>
        configASSERT( ( xTimeIncrement > 0U ) );
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	2b00      	cmp	r3, #0
 8002120:	d10b      	bne.n	800213a <xTaskDelayUntil+0x4a>
        __asm volatile
 8002122:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002126:	f383 8811 	msr	BASEPRI, r3
 800212a:	f3bf 8f6f 	isb	sy
 800212e:	f3bf 8f4f 	dsb	sy
 8002132:	613b      	str	r3, [r7, #16]
    }
 8002134:	bf00      	nop
 8002136:	bf00      	nop
 8002138:	e7fd      	b.n	8002136 <xTaskDelayUntil+0x46>
        configASSERT( uxSchedulerSuspended == 0 );
 800213a:	4b2b      	ldr	r3, [pc, #172]	@ (80021e8 <xTaskDelayUntil+0xf8>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	2b00      	cmp	r3, #0
 8002140:	d00b      	beq.n	800215a <xTaskDelayUntil+0x6a>
        __asm volatile
 8002142:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002146:	f383 8811 	msr	BASEPRI, r3
 800214a:	f3bf 8f6f 	isb	sy
 800214e:	f3bf 8f4f 	dsb	sy
 8002152:	60fb      	str	r3, [r7, #12]
    }
 8002154:	bf00      	nop
 8002156:	bf00      	nop
 8002158:	e7fd      	b.n	8002156 <xTaskDelayUntil+0x66>

        vTaskSuspendAll();
 800215a:	f000 f8a1 	bl	80022a0 <vTaskSuspendAll>
        {
            /* Minor optimisation.  The tick count cannot change in this
             * block. */
            const TickType_t xConstTickCount = xTickCount;
 800215e:	4b23      	ldr	r3, [pc, #140]	@ (80021ec <xTaskDelayUntil+0xfc>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	623b      	str	r3, [r7, #32]

            /* Generate the tick time at which the task wants to wake. */
            xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	683a      	ldr	r2, [r7, #0]
 800216a:	4413      	add	r3, r2
 800216c:	61fb      	str	r3, [r7, #28]

            if( xConstTickCount < *pxPreviousWakeTime )
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	6a3a      	ldr	r2, [r7, #32]
 8002174:	429a      	cmp	r2, r3
 8002176:	d20b      	bcs.n	8002190 <xTaskDelayUntil+0xa0>
                /* The tick count has overflowed since this function was
                 * lasted called.  In this case the only time we should ever
                 * actually delay is if the wake time has also  overflowed,
                 * and the wake time is greater than the tick time.  When this
                 * is the case it is as if neither time had overflowed. */
                if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	69fa      	ldr	r2, [r7, #28]
 800217e:	429a      	cmp	r2, r3
 8002180:	d211      	bcs.n	80021a6 <xTaskDelayUntil+0xb6>
 8002182:	69fa      	ldr	r2, [r7, #28]
 8002184:	6a3b      	ldr	r3, [r7, #32]
 8002186:	429a      	cmp	r2, r3
 8002188:	d90d      	bls.n	80021a6 <xTaskDelayUntil+0xb6>
                {
                    xShouldDelay = pdTRUE;
 800218a:	2301      	movs	r3, #1
 800218c:	627b      	str	r3, [r7, #36]	@ 0x24
 800218e:	e00a      	b.n	80021a6 <xTaskDelayUntil+0xb6>
            else
            {
                /* The tick time has not overflowed.  In this case we will
                 * delay if either the wake time has overflowed, and/or the
                 * tick time is less than the wake time. */
                if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	69fa      	ldr	r2, [r7, #28]
 8002196:	429a      	cmp	r2, r3
 8002198:	d303      	bcc.n	80021a2 <xTaskDelayUntil+0xb2>
 800219a:	69fa      	ldr	r2, [r7, #28]
 800219c:	6a3b      	ldr	r3, [r7, #32]
 800219e:	429a      	cmp	r2, r3
 80021a0:	d901      	bls.n	80021a6 <xTaskDelayUntil+0xb6>
                {
                    xShouldDelay = pdTRUE;
 80021a2:	2301      	movs	r3, #1
 80021a4:	627b      	str	r3, [r7, #36]	@ 0x24
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            /* Update the wake time ready for the next call. */
            *pxPreviousWakeTime = xTimeToWake;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	69fa      	ldr	r2, [r7, #28]
 80021aa:	601a      	str	r2, [r3, #0]

            if( xShouldDelay != pdFALSE )
 80021ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d006      	beq.n	80021c0 <xTaskDelayUntil+0xd0>
            {
                traceTASK_DELAY_UNTIL( xTimeToWake );

                /* prvAddCurrentTaskToDelayedList() needs the block time, not
                 * the time to wake, so subtract the current tick count. */
                prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 80021b2:	69fa      	ldr	r2, [r7, #28]
 80021b4:	6a3b      	ldr	r3, [r7, #32]
 80021b6:	1ad3      	subs	r3, r2, r3
 80021b8:	2100      	movs	r1, #0
 80021ba:	4618      	mov	r0, r3
 80021bc:	f000 fafc 	bl	80027b8 <prvAddCurrentTaskToDelayedList>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        xAlreadyYielded = xTaskResumeAll();
 80021c0:	f000 f87c 	bl	80022bc <xTaskResumeAll>
 80021c4:	61b8      	str	r0, [r7, #24]

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 80021c6:	69bb      	ldr	r3, [r7, #24]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d107      	bne.n	80021dc <xTaskDelayUntil+0xec>
        {
            portYIELD_WITHIN_API();
 80021cc:	4b08      	ldr	r3, [pc, #32]	@ (80021f0 <xTaskDelayUntil+0x100>)
 80021ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80021d2:	601a      	str	r2, [r3, #0]
 80021d4:	f3bf 8f4f 	dsb	sy
 80021d8:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xShouldDelay;
 80021dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 80021de:	4618      	mov	r0, r3
 80021e0:	3728      	adds	r7, #40	@ 0x28
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bd80      	pop	{r7, pc}
 80021e6:	bf00      	nop
 80021e8:	20000238 	.word	0x20000238
 80021ec:	20000214 	.word	0x20000214
 80021f0:	e000ed04 	.word	0xe000ed04

080021f4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b086      	sub	sp, #24
 80021f8:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 80021fa:	4b20      	ldr	r3, [pc, #128]	@ (800227c <vTaskStartScheduler+0x88>)
 80021fc:	9301      	str	r3, [sp, #4]
 80021fe:	2300      	movs	r3, #0
 8002200:	9300      	str	r3, [sp, #0]
 8002202:	2300      	movs	r3, #0
 8002204:	2280      	movs	r2, #128	@ 0x80
 8002206:	491e      	ldr	r1, [pc, #120]	@ (8002280 <vTaskStartScheduler+0x8c>)
 8002208:	481e      	ldr	r0, [pc, #120]	@ (8002284 <vTaskStartScheduler+0x90>)
 800220a:	f7ff fe20 	bl	8001e4e <xTaskCreate>
 800220e:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	2b01      	cmp	r3, #1
 8002214:	d11b      	bne.n	800224e <vTaskStartScheduler+0x5a>
        __asm volatile
 8002216:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800221a:	f383 8811 	msr	BASEPRI, r3
 800221e:	f3bf 8f6f 	isb	sy
 8002222:	f3bf 8f4f 	dsb	sy
 8002226:	60bb      	str	r3, [r7, #8]
    }
 8002228:	bf00      	nop
            {
                /* Switch Newlib's _impure_ptr variable to point to the _reent
                 * structure specific to the task that will run first.
                 * See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800222a:	4b17      	ldr	r3, [pc, #92]	@ (8002288 <vTaskStartScheduler+0x94>)
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	334c      	adds	r3, #76	@ 0x4c
 8002230:	4a16      	ldr	r2, [pc, #88]	@ (800228c <vTaskStartScheduler+0x98>)
 8002232:	6013      	str	r3, [r2, #0]
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 8002234:	4b16      	ldr	r3, [pc, #88]	@ (8002290 <vTaskStartScheduler+0x9c>)
 8002236:	f04f 32ff 	mov.w	r2, #4294967295
 800223a:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 800223c:	4b15      	ldr	r3, [pc, #84]	@ (8002294 <vTaskStartScheduler+0xa0>)
 800223e:	2201      	movs	r2, #1
 8002240:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002242:	4b15      	ldr	r3, [pc, #84]	@ (8002298 <vTaskStartScheduler+0xa4>)
 8002244:	2200      	movs	r2, #0
 8002246:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 8002248:	f000 fba0 	bl	800298c <xPortStartScheduler>
 800224c:	e00f      	b.n	800226e <vTaskStartScheduler+0x7a>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002254:	d10b      	bne.n	800226e <vTaskStartScheduler+0x7a>
        __asm volatile
 8002256:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800225a:	f383 8811 	msr	BASEPRI, r3
 800225e:	f3bf 8f6f 	isb	sy
 8002262:	f3bf 8f4f 	dsb	sy
 8002266:	607b      	str	r3, [r7, #4]
    }
 8002268:	bf00      	nop
 800226a:	bf00      	nop
 800226c:	e7fd      	b.n	800226a <vTaskStartScheduler+0x76>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 800226e:	4b0b      	ldr	r3, [pc, #44]	@ (800229c <vTaskStartScheduler+0xa8>)
 8002270:	681b      	ldr	r3, [r3, #0]
}
 8002272:	bf00      	nop
 8002274:	3710      	adds	r7, #16
 8002276:	46bd      	mov	sp, r7
 8002278:	bd80      	pop	{r7, pc}
 800227a:	bf00      	nop
 800227c:	20000234 	.word	0x20000234
 8002280:	08003134 	.word	0x08003134
 8002284:	0800264d 	.word	0x0800264d
 8002288:	20000110 	.word	0x20000110
 800228c:	20000010 	.word	0x20000010
 8002290:	20000230 	.word	0x20000230
 8002294:	2000021c 	.word	0x2000021c
 8002298:	20000214 	.word	0x20000214
 800229c:	08003168 	.word	0x08003168

080022a0 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80022a0:	b480      	push	{r7}
 80022a2:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 80022a4:	4b04      	ldr	r3, [pc, #16]	@ (80022b8 <vTaskSuspendAll+0x18>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	3301      	adds	r3, #1
 80022aa:	4a03      	ldr	r2, [pc, #12]	@ (80022b8 <vTaskSuspendAll+0x18>)
 80022ac:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 80022ae:	bf00      	nop
 80022b0:	46bd      	mov	sp, r7
 80022b2:	bc80      	pop	{r7}
 80022b4:	4770      	bx	lr
 80022b6:	bf00      	nop
 80022b8:	20000238 	.word	0x20000238

080022bc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b084      	sub	sp, #16
 80022c0:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 80022c2:	2300      	movs	r3, #0
 80022c4:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 80022c6:	2300      	movs	r3, #0
 80022c8:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 80022ca:	4b42      	ldr	r3, [pc, #264]	@ (80023d4 <xTaskResumeAll+0x118>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d10b      	bne.n	80022ea <xTaskResumeAll+0x2e>
        __asm volatile
 80022d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80022d6:	f383 8811 	msr	BASEPRI, r3
 80022da:	f3bf 8f6f 	isb	sy
 80022de:	f3bf 8f4f 	dsb	sy
 80022e2:	603b      	str	r3, [r7, #0]
    }
 80022e4:	bf00      	nop
 80022e6:	bf00      	nop
 80022e8:	e7fd      	b.n	80022e6 <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 80022ea:	f000 fb6f 	bl	80029cc <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 80022ee:	4b39      	ldr	r3, [pc, #228]	@ (80023d4 <xTaskResumeAll+0x118>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	3b01      	subs	r3, #1
 80022f4:	4a37      	ldr	r2, [pc, #220]	@ (80023d4 <xTaskResumeAll+0x118>)
 80022f6:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80022f8:	4b36      	ldr	r3, [pc, #216]	@ (80023d4 <xTaskResumeAll+0x118>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d161      	bne.n	80023c4 <xTaskResumeAll+0x108>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002300:	4b35      	ldr	r3, [pc, #212]	@ (80023d8 <xTaskResumeAll+0x11c>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	2b00      	cmp	r3, #0
 8002306:	d05d      	beq.n	80023c4 <xTaskResumeAll+0x108>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002308:	e02e      	b.n	8002368 <xTaskResumeAll+0xac>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800230a:	4b34      	ldr	r3, [pc, #208]	@ (80023dc <xTaskResumeAll+0x120>)
 800230c:	68db      	ldr	r3, [r3, #12]
 800230e:	68db      	ldr	r3, [r3, #12]
 8002310:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	3318      	adds	r3, #24
 8002316:	4618      	mov	r0, r3
 8002318:	f7ff fd70 	bl	8001dfc <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	3304      	adds	r3, #4
 8002320:	4618      	mov	r0, r3
 8002322:	f7ff fd6b 	bl	8001dfc <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800232a:	2201      	movs	r2, #1
 800232c:	409a      	lsls	r2, r3
 800232e:	4b2c      	ldr	r3, [pc, #176]	@ (80023e0 <xTaskResumeAll+0x124>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	4313      	orrs	r3, r2
 8002334:	4a2a      	ldr	r2, [pc, #168]	@ (80023e0 <xTaskResumeAll+0x124>)
 8002336:	6013      	str	r3, [r2, #0]
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800233c:	4613      	mov	r3, r2
 800233e:	009b      	lsls	r3, r3, #2
 8002340:	4413      	add	r3, r2
 8002342:	009b      	lsls	r3, r3, #2
 8002344:	4a27      	ldr	r2, [pc, #156]	@ (80023e4 <xTaskResumeAll+0x128>)
 8002346:	441a      	add	r2, r3
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	3304      	adds	r3, #4
 800234c:	4619      	mov	r1, r3
 800234e:	4610      	mov	r0, r2
 8002350:	f7ff fcf9 	bl	8001d46 <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002358:	4b23      	ldr	r3, [pc, #140]	@ (80023e8 <xTaskResumeAll+0x12c>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800235e:	429a      	cmp	r2, r3
 8002360:	d302      	bcc.n	8002368 <xTaskResumeAll+0xac>
                    {
                        xYieldPending = pdTRUE;
 8002362:	4b22      	ldr	r3, [pc, #136]	@ (80023ec <xTaskResumeAll+0x130>)
 8002364:	2201      	movs	r2, #1
 8002366:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002368:	4b1c      	ldr	r3, [pc, #112]	@ (80023dc <xTaskResumeAll+0x120>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	2b00      	cmp	r3, #0
 800236e:	d1cc      	bne.n	800230a <xTaskResumeAll+0x4e>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d001      	beq.n	800237a <xTaskResumeAll+0xbe>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8002376:	f000 fa05 	bl	8002784 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800237a:	4b1d      	ldr	r3, [pc, #116]	@ (80023f0 <xTaskResumeAll+0x134>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2b00      	cmp	r3, #0
 8002384:	d010      	beq.n	80023a8 <xTaskResumeAll+0xec>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8002386:	f000 f845 	bl	8002414 <xTaskIncrementTick>
 800238a:	4603      	mov	r3, r0
 800238c:	2b00      	cmp	r3, #0
 800238e:	d002      	beq.n	8002396 <xTaskResumeAll+0xda>
                            {
                                xYieldPending = pdTRUE;
 8002390:	4b16      	ldr	r3, [pc, #88]	@ (80023ec <xTaskResumeAll+0x130>)
 8002392:	2201      	movs	r2, #1
 8002394:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	3b01      	subs	r3, #1
 800239a:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d1f1      	bne.n	8002386 <xTaskResumeAll+0xca>

                        xPendedTicks = 0;
 80023a2:	4b13      	ldr	r3, [pc, #76]	@ (80023f0 <xTaskResumeAll+0x134>)
 80023a4:	2200      	movs	r2, #0
 80023a6:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 80023a8:	4b10      	ldr	r3, [pc, #64]	@ (80023ec <xTaskResumeAll+0x130>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d009      	beq.n	80023c4 <xTaskResumeAll+0x108>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 80023b0:	2301      	movs	r3, #1
 80023b2:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 80023b4:	4b0f      	ldr	r3, [pc, #60]	@ (80023f4 <xTaskResumeAll+0x138>)
 80023b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80023ba:	601a      	str	r2, [r3, #0]
 80023bc:	f3bf 8f4f 	dsb	sy
 80023c0:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 80023c4:	f000 fb32 	bl	8002a2c <vPortExitCritical>

    return xAlreadyYielded;
 80023c8:	68bb      	ldr	r3, [r7, #8]
}
 80023ca:	4618      	mov	r0, r3
 80023cc:	3710      	adds	r7, #16
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}
 80023d2:	bf00      	nop
 80023d4:	20000238 	.word	0x20000238
 80023d8:	20000210 	.word	0x20000210
 80023dc:	200001d0 	.word	0x200001d0
 80023e0:	20000218 	.word	0x20000218
 80023e4:	20000114 	.word	0x20000114
 80023e8:	20000110 	.word	0x20000110
 80023ec:	20000224 	.word	0x20000224
 80023f0:	20000220 	.word	0x20000220
 80023f4:	e000ed04 	.word	0xe000ed04

080023f8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80023f8:	b480      	push	{r7}
 80023fa:	b083      	sub	sp, #12
 80023fc:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 80023fe:	4b04      	ldr	r3, [pc, #16]	@ (8002410 <xTaskGetTickCount+0x18>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8002404:	687b      	ldr	r3, [r7, #4]
}
 8002406:	4618      	mov	r0, r3
 8002408:	370c      	adds	r7, #12
 800240a:	46bd      	mov	sp, r7
 800240c:	bc80      	pop	{r7}
 800240e:	4770      	bx	lr
 8002410:	20000214 	.word	0x20000214

08002414 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b086      	sub	sp, #24
 8002418:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 800241a:	2300      	movs	r3, #0
 800241c:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800241e:	4b4f      	ldr	r3, [pc, #316]	@ (800255c <xTaskIncrementTick+0x148>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	2b00      	cmp	r3, #0
 8002424:	f040 808f 	bne.w	8002546 <xTaskIncrementTick+0x132>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002428:	4b4d      	ldr	r3, [pc, #308]	@ (8002560 <xTaskIncrementTick+0x14c>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	3301      	adds	r3, #1
 800242e:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8002430:	4a4b      	ldr	r2, [pc, #300]	@ (8002560 <xTaskIncrementTick+0x14c>)
 8002432:	693b      	ldr	r3, [r7, #16]
 8002434:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002436:	693b      	ldr	r3, [r7, #16]
 8002438:	2b00      	cmp	r3, #0
 800243a:	d121      	bne.n	8002480 <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 800243c:	4b49      	ldr	r3, [pc, #292]	@ (8002564 <xTaskIncrementTick+0x150>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	2b00      	cmp	r3, #0
 8002444:	d00b      	beq.n	800245e <xTaskIncrementTick+0x4a>
        __asm volatile
 8002446:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800244a:	f383 8811 	msr	BASEPRI, r3
 800244e:	f3bf 8f6f 	isb	sy
 8002452:	f3bf 8f4f 	dsb	sy
 8002456:	603b      	str	r3, [r7, #0]
    }
 8002458:	bf00      	nop
 800245a:	bf00      	nop
 800245c:	e7fd      	b.n	800245a <xTaskIncrementTick+0x46>
 800245e:	4b41      	ldr	r3, [pc, #260]	@ (8002564 <xTaskIncrementTick+0x150>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	60fb      	str	r3, [r7, #12]
 8002464:	4b40      	ldr	r3, [pc, #256]	@ (8002568 <xTaskIncrementTick+0x154>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4a3e      	ldr	r2, [pc, #248]	@ (8002564 <xTaskIncrementTick+0x150>)
 800246a:	6013      	str	r3, [r2, #0]
 800246c:	4a3e      	ldr	r2, [pc, #248]	@ (8002568 <xTaskIncrementTick+0x154>)
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	6013      	str	r3, [r2, #0]
 8002472:	4b3e      	ldr	r3, [pc, #248]	@ (800256c <xTaskIncrementTick+0x158>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	3301      	adds	r3, #1
 8002478:	4a3c      	ldr	r2, [pc, #240]	@ (800256c <xTaskIncrementTick+0x158>)
 800247a:	6013      	str	r3, [r2, #0]
 800247c:	f000 f982 	bl	8002784 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8002480:	4b3b      	ldr	r3, [pc, #236]	@ (8002570 <xTaskIncrementTick+0x15c>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	693a      	ldr	r2, [r7, #16]
 8002486:	429a      	cmp	r2, r3
 8002488:	d348      	bcc.n	800251c <xTaskIncrementTick+0x108>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800248a:	4b36      	ldr	r3, [pc, #216]	@ (8002564 <xTaskIncrementTick+0x150>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	2b00      	cmp	r3, #0
 8002492:	d104      	bne.n	800249e <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002494:	4b36      	ldr	r3, [pc, #216]	@ (8002570 <xTaskIncrementTick+0x15c>)
 8002496:	f04f 32ff 	mov.w	r2, #4294967295
 800249a:	601a      	str	r2, [r3, #0]
                    break;
 800249c:	e03e      	b.n	800251c <xTaskIncrementTick+0x108>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800249e:	4b31      	ldr	r3, [pc, #196]	@ (8002564 <xTaskIncrementTick+0x150>)
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	68db      	ldr	r3, [r3, #12]
 80024a4:	68db      	ldr	r3, [r3, #12]
 80024a6:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80024a8:	68bb      	ldr	r3, [r7, #8]
 80024aa:	685b      	ldr	r3, [r3, #4]
 80024ac:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 80024ae:	693a      	ldr	r2, [r7, #16]
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	429a      	cmp	r2, r3
 80024b4:	d203      	bcs.n	80024be <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 80024b6:	4a2e      	ldr	r2, [pc, #184]	@ (8002570 <xTaskIncrementTick+0x15c>)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80024bc:	e02e      	b.n	800251c <xTaskIncrementTick+0x108>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80024be:	68bb      	ldr	r3, [r7, #8]
 80024c0:	3304      	adds	r3, #4
 80024c2:	4618      	mov	r0, r3
 80024c4:	f7ff fc9a 	bl	8001dfc <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80024c8:	68bb      	ldr	r3, [r7, #8]
 80024ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d004      	beq.n	80024da <xTaskIncrementTick+0xc6>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80024d0:	68bb      	ldr	r3, [r7, #8]
 80024d2:	3318      	adds	r3, #24
 80024d4:	4618      	mov	r0, r3
 80024d6:	f7ff fc91 	bl	8001dfc <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 80024da:	68bb      	ldr	r3, [r7, #8]
 80024dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024de:	2201      	movs	r2, #1
 80024e0:	409a      	lsls	r2, r3
 80024e2:	4b24      	ldr	r3, [pc, #144]	@ (8002574 <xTaskIncrementTick+0x160>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	4313      	orrs	r3, r2
 80024e8:	4a22      	ldr	r2, [pc, #136]	@ (8002574 <xTaskIncrementTick+0x160>)
 80024ea:	6013      	str	r3, [r2, #0]
 80024ec:	68bb      	ldr	r3, [r7, #8]
 80024ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80024f0:	4613      	mov	r3, r2
 80024f2:	009b      	lsls	r3, r3, #2
 80024f4:	4413      	add	r3, r2
 80024f6:	009b      	lsls	r3, r3, #2
 80024f8:	4a1f      	ldr	r2, [pc, #124]	@ (8002578 <xTaskIncrementTick+0x164>)
 80024fa:	441a      	add	r2, r3
 80024fc:	68bb      	ldr	r3, [r7, #8]
 80024fe:	3304      	adds	r3, #4
 8002500:	4619      	mov	r1, r3
 8002502:	4610      	mov	r0, r2
 8002504:	f7ff fc1f 	bl	8001d46 <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800250c:	4b1b      	ldr	r3, [pc, #108]	@ (800257c <xTaskIncrementTick+0x168>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002512:	429a      	cmp	r2, r3
 8002514:	d3b9      	bcc.n	800248a <xTaskIncrementTick+0x76>
                            {
                                xSwitchRequired = pdTRUE;
 8002516:	2301      	movs	r3, #1
 8002518:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800251a:	e7b6      	b.n	800248a <xTaskIncrementTick+0x76>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800251c:	4b17      	ldr	r3, [pc, #92]	@ (800257c <xTaskIncrementTick+0x168>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002522:	4915      	ldr	r1, [pc, #84]	@ (8002578 <xTaskIncrementTick+0x164>)
 8002524:	4613      	mov	r3, r2
 8002526:	009b      	lsls	r3, r3, #2
 8002528:	4413      	add	r3, r2
 800252a:	009b      	lsls	r3, r3, #2
 800252c:	440b      	add	r3, r1
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	2b01      	cmp	r3, #1
 8002532:	d901      	bls.n	8002538 <xTaskIncrementTick+0x124>
                {
                    xSwitchRequired = pdTRUE;
 8002534:	2301      	movs	r3, #1
 8002536:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 8002538:	4b11      	ldr	r3, [pc, #68]	@ (8002580 <xTaskIncrementTick+0x16c>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	2b00      	cmp	r3, #0
 800253e:	d007      	beq.n	8002550 <xTaskIncrementTick+0x13c>
                {
                    xSwitchRequired = pdTRUE;
 8002540:	2301      	movs	r3, #1
 8002542:	617b      	str	r3, [r7, #20]
 8002544:	e004      	b.n	8002550 <xTaskIncrementTick+0x13c>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8002546:	4b0f      	ldr	r3, [pc, #60]	@ (8002584 <xTaskIncrementTick+0x170>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	3301      	adds	r3, #1
 800254c:	4a0d      	ldr	r2, [pc, #52]	@ (8002584 <xTaskIncrementTick+0x170>)
 800254e:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 8002550:	697b      	ldr	r3, [r7, #20]
}
 8002552:	4618      	mov	r0, r3
 8002554:	3718      	adds	r7, #24
 8002556:	46bd      	mov	sp, r7
 8002558:	bd80      	pop	{r7, pc}
 800255a:	bf00      	nop
 800255c:	20000238 	.word	0x20000238
 8002560:	20000214 	.word	0x20000214
 8002564:	200001c8 	.word	0x200001c8
 8002568:	200001cc 	.word	0x200001cc
 800256c:	20000228 	.word	0x20000228
 8002570:	20000230 	.word	0x20000230
 8002574:	20000218 	.word	0x20000218
 8002578:	20000114 	.word	0x20000114
 800257c:	20000110 	.word	0x20000110
 8002580:	20000224 	.word	0x20000224
 8002584:	20000220 	.word	0x20000220

08002588 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002588:	b480      	push	{r7}
 800258a:	b087      	sub	sp, #28
 800258c:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800258e:	4b29      	ldr	r3, [pc, #164]	@ (8002634 <vTaskSwitchContext+0xac>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	2b00      	cmp	r3, #0
 8002594:	d003      	beq.n	800259e <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8002596:	4b28      	ldr	r3, [pc, #160]	@ (8002638 <vTaskSwitchContext+0xb0>)
 8002598:	2201      	movs	r2, #1
 800259a:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 800259c:	e045      	b.n	800262a <vTaskSwitchContext+0xa2>
        xYieldPending = pdFALSE;
 800259e:	4b26      	ldr	r3, [pc, #152]	@ (8002638 <vTaskSwitchContext+0xb0>)
 80025a0:	2200      	movs	r2, #0
 80025a2:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80025a4:	4b25      	ldr	r3, [pc, #148]	@ (800263c <vTaskSwitchContext+0xb4>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	fab3 f383 	clz	r3, r3
 80025b0:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 80025b2:	7afb      	ldrb	r3, [r7, #11]
 80025b4:	f1c3 031f 	rsb	r3, r3, #31
 80025b8:	617b      	str	r3, [r7, #20]
 80025ba:	4921      	ldr	r1, [pc, #132]	@ (8002640 <vTaskSwitchContext+0xb8>)
 80025bc:	697a      	ldr	r2, [r7, #20]
 80025be:	4613      	mov	r3, r2
 80025c0:	009b      	lsls	r3, r3, #2
 80025c2:	4413      	add	r3, r2
 80025c4:	009b      	lsls	r3, r3, #2
 80025c6:	440b      	add	r3, r1
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d10b      	bne.n	80025e6 <vTaskSwitchContext+0x5e>
        __asm volatile
 80025ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80025d2:	f383 8811 	msr	BASEPRI, r3
 80025d6:	f3bf 8f6f 	isb	sy
 80025da:	f3bf 8f4f 	dsb	sy
 80025de:	607b      	str	r3, [r7, #4]
    }
 80025e0:	bf00      	nop
 80025e2:	bf00      	nop
 80025e4:	e7fd      	b.n	80025e2 <vTaskSwitchContext+0x5a>
 80025e6:	697a      	ldr	r2, [r7, #20]
 80025e8:	4613      	mov	r3, r2
 80025ea:	009b      	lsls	r3, r3, #2
 80025ec:	4413      	add	r3, r2
 80025ee:	009b      	lsls	r3, r3, #2
 80025f0:	4a13      	ldr	r2, [pc, #76]	@ (8002640 <vTaskSwitchContext+0xb8>)
 80025f2:	4413      	add	r3, r2
 80025f4:	613b      	str	r3, [r7, #16]
 80025f6:	693b      	ldr	r3, [r7, #16]
 80025f8:	685b      	ldr	r3, [r3, #4]
 80025fa:	685a      	ldr	r2, [r3, #4]
 80025fc:	693b      	ldr	r3, [r7, #16]
 80025fe:	605a      	str	r2, [r3, #4]
 8002600:	693b      	ldr	r3, [r7, #16]
 8002602:	685a      	ldr	r2, [r3, #4]
 8002604:	693b      	ldr	r3, [r7, #16]
 8002606:	3308      	adds	r3, #8
 8002608:	429a      	cmp	r2, r3
 800260a:	d104      	bne.n	8002616 <vTaskSwitchContext+0x8e>
 800260c:	693b      	ldr	r3, [r7, #16]
 800260e:	685b      	ldr	r3, [r3, #4]
 8002610:	685a      	ldr	r2, [r3, #4]
 8002612:	693b      	ldr	r3, [r7, #16]
 8002614:	605a      	str	r2, [r3, #4]
 8002616:	693b      	ldr	r3, [r7, #16]
 8002618:	685b      	ldr	r3, [r3, #4]
 800261a:	68db      	ldr	r3, [r3, #12]
 800261c:	4a09      	ldr	r2, [pc, #36]	@ (8002644 <vTaskSwitchContext+0xbc>)
 800261e:	6013      	str	r3, [r2, #0]
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8002620:	4b08      	ldr	r3, [pc, #32]	@ (8002644 <vTaskSwitchContext+0xbc>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	334c      	adds	r3, #76	@ 0x4c
 8002626:	4a08      	ldr	r2, [pc, #32]	@ (8002648 <vTaskSwitchContext+0xc0>)
 8002628:	6013      	str	r3, [r2, #0]
}
 800262a:	bf00      	nop
 800262c:	371c      	adds	r7, #28
 800262e:	46bd      	mov	sp, r7
 8002630:	bc80      	pop	{r7}
 8002632:	4770      	bx	lr
 8002634:	20000238 	.word	0x20000238
 8002638:	20000224 	.word	0x20000224
 800263c:	20000218 	.word	0x20000218
 8002640:	20000114 	.word	0x20000114
 8002644:	20000110 	.word	0x20000110
 8002648:	20000010 	.word	0x20000010

0800264c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b082      	sub	sp, #8
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8002654:	f000 f852 	bl	80026fc <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002658:	4b06      	ldr	r3, [pc, #24]	@ (8002674 <prvIdleTask+0x28>)
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	2b01      	cmp	r3, #1
 800265e:	d9f9      	bls.n	8002654 <prvIdleTask+0x8>
                {
                    taskYIELD();
 8002660:	4b05      	ldr	r3, [pc, #20]	@ (8002678 <prvIdleTask+0x2c>)
 8002662:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002666:	601a      	str	r2, [r3, #0]
 8002668:	f3bf 8f4f 	dsb	sy
 800266c:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8002670:	e7f0      	b.n	8002654 <prvIdleTask+0x8>
 8002672:	bf00      	nop
 8002674:	20000114 	.word	0x20000114
 8002678:	e000ed04 	.word	0xe000ed04

0800267c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b082      	sub	sp, #8
 8002680:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002682:	2300      	movs	r3, #0
 8002684:	607b      	str	r3, [r7, #4]
 8002686:	e00c      	b.n	80026a2 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002688:	687a      	ldr	r2, [r7, #4]
 800268a:	4613      	mov	r3, r2
 800268c:	009b      	lsls	r3, r3, #2
 800268e:	4413      	add	r3, r2
 8002690:	009b      	lsls	r3, r3, #2
 8002692:	4a12      	ldr	r2, [pc, #72]	@ (80026dc <prvInitialiseTaskLists+0x60>)
 8002694:	4413      	add	r3, r2
 8002696:	4618      	mov	r0, r3
 8002698:	f7ff fb2a 	bl	8001cf0 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	3301      	adds	r3, #1
 80026a0:	607b      	str	r3, [r7, #4]
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	2b06      	cmp	r3, #6
 80026a6:	d9ef      	bls.n	8002688 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 80026a8:	480d      	ldr	r0, [pc, #52]	@ (80026e0 <prvInitialiseTaskLists+0x64>)
 80026aa:	f7ff fb21 	bl	8001cf0 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 80026ae:	480d      	ldr	r0, [pc, #52]	@ (80026e4 <prvInitialiseTaskLists+0x68>)
 80026b0:	f7ff fb1e 	bl	8001cf0 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 80026b4:	480c      	ldr	r0, [pc, #48]	@ (80026e8 <prvInitialiseTaskLists+0x6c>)
 80026b6:	f7ff fb1b 	bl	8001cf0 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 80026ba:	480c      	ldr	r0, [pc, #48]	@ (80026ec <prvInitialiseTaskLists+0x70>)
 80026bc:	f7ff fb18 	bl	8001cf0 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 80026c0:	480b      	ldr	r0, [pc, #44]	@ (80026f0 <prvInitialiseTaskLists+0x74>)
 80026c2:	f7ff fb15 	bl	8001cf0 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 80026c6:	4b0b      	ldr	r3, [pc, #44]	@ (80026f4 <prvInitialiseTaskLists+0x78>)
 80026c8:	4a05      	ldr	r2, [pc, #20]	@ (80026e0 <prvInitialiseTaskLists+0x64>)
 80026ca:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80026cc:	4b0a      	ldr	r3, [pc, #40]	@ (80026f8 <prvInitialiseTaskLists+0x7c>)
 80026ce:	4a05      	ldr	r2, [pc, #20]	@ (80026e4 <prvInitialiseTaskLists+0x68>)
 80026d0:	601a      	str	r2, [r3, #0]
}
 80026d2:	bf00      	nop
 80026d4:	3708      	adds	r7, #8
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd80      	pop	{r7, pc}
 80026da:	bf00      	nop
 80026dc:	20000114 	.word	0x20000114
 80026e0:	200001a0 	.word	0x200001a0
 80026e4:	200001b4 	.word	0x200001b4
 80026e8:	200001d0 	.word	0x200001d0
 80026ec:	200001e4 	.word	0x200001e4
 80026f0:	200001fc 	.word	0x200001fc
 80026f4:	200001c8 	.word	0x200001c8
 80026f8:	200001cc 	.word	0x200001cc

080026fc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b082      	sub	sp, #8
 8002700:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002702:	e019      	b.n	8002738 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 8002704:	f000 f962 	bl	80029cc <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002708:	4b10      	ldr	r3, [pc, #64]	@ (800274c <prvCheckTasksWaitingTermination+0x50>)
 800270a:	68db      	ldr	r3, [r3, #12]
 800270c:	68db      	ldr	r3, [r3, #12]
 800270e:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	3304      	adds	r3, #4
 8002714:	4618      	mov	r0, r3
 8002716:	f7ff fb71 	bl	8001dfc <uxListRemove>
                    --uxCurrentNumberOfTasks;
 800271a:	4b0d      	ldr	r3, [pc, #52]	@ (8002750 <prvCheckTasksWaitingTermination+0x54>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	3b01      	subs	r3, #1
 8002720:	4a0b      	ldr	r2, [pc, #44]	@ (8002750 <prvCheckTasksWaitingTermination+0x54>)
 8002722:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8002724:	4b0b      	ldr	r3, [pc, #44]	@ (8002754 <prvCheckTasksWaitingTermination+0x58>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	3b01      	subs	r3, #1
 800272a:	4a0a      	ldr	r2, [pc, #40]	@ (8002754 <prvCheckTasksWaitingTermination+0x58>)
 800272c:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 800272e:	f000 f97d 	bl	8002a2c <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8002732:	6878      	ldr	r0, [r7, #4]
 8002734:	f000 f810 	bl	8002758 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002738:	4b06      	ldr	r3, [pc, #24]	@ (8002754 <prvCheckTasksWaitingTermination+0x58>)
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	2b00      	cmp	r3, #0
 800273e:	d1e1      	bne.n	8002704 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8002740:	bf00      	nop
 8002742:	bf00      	nop
 8002744:	3708      	adds	r7, #8
 8002746:	46bd      	mov	sp, r7
 8002748:	bd80      	pop	{r7, pc}
 800274a:	bf00      	nop
 800274c:	200001e4 	.word	0x200001e4
 8002750:	20000210 	.word	0x20000210
 8002754:	200001f8 	.word	0x200001f8

08002758 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8002758:	b580      	push	{r7, lr}
 800275a:	b082      	sub	sp, #8
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
         * to the task to free any memory allocated at the application level.
         * See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
         * for additional information. */
        #if ( configUSE_NEWLIB_REENTRANT == 1 )
            {
                _reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	334c      	adds	r3, #76	@ 0x4c
 8002764:	4618      	mov	r0, r3
 8002766:	f000 fbfb 	bl	8002f60 <_reclaim_reent>

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800276e:	4618      	mov	r0, r3
 8002770:	f000 fad0 	bl	8002d14 <vPortFree>
                vPortFree( pxTCB );
 8002774:	6878      	ldr	r0, [r7, #4]
 8002776:	f000 facd 	bl	8002d14 <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 800277a:	bf00      	nop
 800277c:	3708      	adds	r7, #8
 800277e:	46bd      	mov	sp, r7
 8002780:	bd80      	pop	{r7, pc}
	...

08002784 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002784:	b480      	push	{r7}
 8002786:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002788:	4b09      	ldr	r3, [pc, #36]	@ (80027b0 <prvResetNextTaskUnblockTime+0x2c>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	2b00      	cmp	r3, #0
 8002790:	d104      	bne.n	800279c <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8002792:	4b08      	ldr	r3, [pc, #32]	@ (80027b4 <prvResetNextTaskUnblockTime+0x30>)
 8002794:	f04f 32ff 	mov.w	r2, #4294967295
 8002798:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 800279a:	e005      	b.n	80027a8 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 800279c:	4b04      	ldr	r3, [pc, #16]	@ (80027b0 <prvResetNextTaskUnblockTime+0x2c>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	68db      	ldr	r3, [r3, #12]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4a03      	ldr	r2, [pc, #12]	@ (80027b4 <prvResetNextTaskUnblockTime+0x30>)
 80027a6:	6013      	str	r3, [r2, #0]
}
 80027a8:	bf00      	nop
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bc80      	pop	{r7}
 80027ae:	4770      	bx	lr
 80027b0:	200001c8 	.word	0x200001c8
 80027b4:	20000230 	.word	0x20000230

080027b8 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b084      	sub	sp, #16
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
 80027c0:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 80027c2:	4b29      	ldr	r3, [pc, #164]	@ (8002868 <prvAddCurrentTaskToDelayedList+0xb0>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80027c8:	4b28      	ldr	r3, [pc, #160]	@ (800286c <prvAddCurrentTaskToDelayedList+0xb4>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	3304      	adds	r3, #4
 80027ce:	4618      	mov	r0, r3
 80027d0:	f7ff fb14 	bl	8001dfc <uxListRemove>
 80027d4:	4603      	mov	r3, r0
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d10b      	bne.n	80027f2 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80027da:	4b24      	ldr	r3, [pc, #144]	@ (800286c <prvAddCurrentTaskToDelayedList+0xb4>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027e0:	2201      	movs	r2, #1
 80027e2:	fa02 f303 	lsl.w	r3, r2, r3
 80027e6:	43da      	mvns	r2, r3
 80027e8:	4b21      	ldr	r3, [pc, #132]	@ (8002870 <prvAddCurrentTaskToDelayedList+0xb8>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4013      	ands	r3, r2
 80027ee:	4a20      	ldr	r2, [pc, #128]	@ (8002870 <prvAddCurrentTaskToDelayedList+0xb8>)
 80027f0:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027f8:	d10a      	bne.n	8002810 <prvAddCurrentTaskToDelayedList+0x58>
 80027fa:	683b      	ldr	r3, [r7, #0]
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d007      	beq.n	8002810 <prvAddCurrentTaskToDelayedList+0x58>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002800:	4b1a      	ldr	r3, [pc, #104]	@ (800286c <prvAddCurrentTaskToDelayedList+0xb4>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	3304      	adds	r3, #4
 8002806:	4619      	mov	r1, r3
 8002808:	481a      	ldr	r0, [pc, #104]	@ (8002874 <prvAddCurrentTaskToDelayedList+0xbc>)
 800280a:	f7ff fa9c 	bl	8001d46 <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 800280e:	e026      	b.n	800285e <prvAddCurrentTaskToDelayedList+0xa6>
                xTimeToWake = xConstTickCount + xTicksToWait;
 8002810:	68fa      	ldr	r2, [r7, #12]
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	4413      	add	r3, r2
 8002816:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002818:	4b14      	ldr	r3, [pc, #80]	@ (800286c <prvAddCurrentTaskToDelayedList+0xb4>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	68ba      	ldr	r2, [r7, #8]
 800281e:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 8002820:	68ba      	ldr	r2, [r7, #8]
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	429a      	cmp	r2, r3
 8002826:	d209      	bcs.n	800283c <prvAddCurrentTaskToDelayedList+0x84>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002828:	4b13      	ldr	r3, [pc, #76]	@ (8002878 <prvAddCurrentTaskToDelayedList+0xc0>)
 800282a:	681a      	ldr	r2, [r3, #0]
 800282c:	4b0f      	ldr	r3, [pc, #60]	@ (800286c <prvAddCurrentTaskToDelayedList+0xb4>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	3304      	adds	r3, #4
 8002832:	4619      	mov	r1, r3
 8002834:	4610      	mov	r0, r2
 8002836:	f7ff faa9 	bl	8001d8c <vListInsert>
}
 800283a:	e010      	b.n	800285e <prvAddCurrentTaskToDelayedList+0xa6>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800283c:	4b0f      	ldr	r3, [pc, #60]	@ (800287c <prvAddCurrentTaskToDelayedList+0xc4>)
 800283e:	681a      	ldr	r2, [r3, #0]
 8002840:	4b0a      	ldr	r3, [pc, #40]	@ (800286c <prvAddCurrentTaskToDelayedList+0xb4>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	3304      	adds	r3, #4
 8002846:	4619      	mov	r1, r3
 8002848:	4610      	mov	r0, r2
 800284a:	f7ff fa9f 	bl	8001d8c <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 800284e:	4b0c      	ldr	r3, [pc, #48]	@ (8002880 <prvAddCurrentTaskToDelayedList+0xc8>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	68ba      	ldr	r2, [r7, #8]
 8002854:	429a      	cmp	r2, r3
 8002856:	d202      	bcs.n	800285e <prvAddCurrentTaskToDelayedList+0xa6>
                        xNextTaskUnblockTime = xTimeToWake;
 8002858:	4a09      	ldr	r2, [pc, #36]	@ (8002880 <prvAddCurrentTaskToDelayedList+0xc8>)
 800285a:	68bb      	ldr	r3, [r7, #8]
 800285c:	6013      	str	r3, [r2, #0]
}
 800285e:	bf00      	nop
 8002860:	3710      	adds	r7, #16
 8002862:	46bd      	mov	sp, r7
 8002864:	bd80      	pop	{r7, pc}
 8002866:	bf00      	nop
 8002868:	20000214 	.word	0x20000214
 800286c:	20000110 	.word	0x20000110
 8002870:	20000218 	.word	0x20000218
 8002874:	200001fc 	.word	0x200001fc
 8002878:	200001cc 	.word	0x200001cc
 800287c:	200001c8 	.word	0x200001c8
 8002880:	20000230 	.word	0x20000230

08002884 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8002884:	b480      	push	{r7}
 8002886:	b085      	sub	sp, #20
 8002888:	af00      	add	r7, sp, #0
 800288a:	60f8      	str	r0, [r7, #12]
 800288c:	60b9      	str	r1, [r7, #8]
 800288e:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */
    pxTopOfStack--;                                                      /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	3b04      	subs	r3, #4
 8002894:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800289c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	3b04      	subs	r3, #4
 80028a2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 80028a4:	68bb      	ldr	r3, [r7, #8]
 80028a6:	f023 0201 	bic.w	r2, r3, #1
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	3b04      	subs	r3, #4
 80028b2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 80028b4:	4a08      	ldr	r2, [pc, #32]	@ (80028d8 <pxPortInitialiseStack+0x54>)
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 5;                                                   /* R12, R3, R2 and R1. */
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	3b14      	subs	r3, #20
 80028be:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters;                        /* R0 */
 80028c0:	687a      	ldr	r2, [r7, #4]
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 8;                                                   /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	3b20      	subs	r3, #32
 80028ca:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 80028cc:	68fb      	ldr	r3, [r7, #12]
}
 80028ce:	4618      	mov	r0, r3
 80028d0:	3714      	adds	r7, #20
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bc80      	pop	{r7}
 80028d6:	4770      	bx	lr
 80028d8:	080028dd 	.word	0x080028dd

080028dc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80028dc:	b480      	push	{r7}
 80028de:	b085      	sub	sp, #20
 80028e0:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0UL;
 80028e2:	2300      	movs	r3, #0
 80028e4:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 80028e6:	4b12      	ldr	r3, [pc, #72]	@ (8002930 <prvTaskExitError+0x54>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028ee:	d00b      	beq.n	8002908 <prvTaskExitError+0x2c>
        __asm volatile
 80028f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80028f4:	f383 8811 	msr	BASEPRI, r3
 80028f8:	f3bf 8f6f 	isb	sy
 80028fc:	f3bf 8f4f 	dsb	sy
 8002900:	60fb      	str	r3, [r7, #12]
    }
 8002902:	bf00      	nop
 8002904:	bf00      	nop
 8002906:	e7fd      	b.n	8002904 <prvTaskExitError+0x28>
        __asm volatile
 8002908:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800290c:	f383 8811 	msr	BASEPRI, r3
 8002910:	f3bf 8f6f 	isb	sy
 8002914:	f3bf 8f4f 	dsb	sy
 8002918:	60bb      	str	r3, [r7, #8]
    }
 800291a:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 800291c:	bf00      	nop
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d0fc      	beq.n	800291e <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8002924:	bf00      	nop
 8002926:	bf00      	nop
 8002928:	3714      	adds	r7, #20
 800292a:	46bd      	mov	sp, r7
 800292c:	bc80      	pop	{r7}
 800292e:	4770      	bx	lr
 8002930:	2000000c 	.word	0x2000000c
	...

08002940 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8002940:	4b07      	ldr	r3, [pc, #28]	@ (8002960 <pxCurrentTCBConst2>)
 8002942:	6819      	ldr	r1, [r3, #0]
 8002944:	6808      	ldr	r0, [r1, #0]
 8002946:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800294a:	f380 8809 	msr	PSP, r0
 800294e:	f3bf 8f6f 	isb	sy
 8002952:	f04f 0000 	mov.w	r0, #0
 8002956:	f380 8811 	msr	BASEPRI, r0
 800295a:	f04e 0e0d 	orr.w	lr, lr, #13
 800295e:	4770      	bx	lr

08002960 <pxCurrentTCBConst2>:
 8002960:	20000110 	.word	0x20000110
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8002964:	bf00      	nop
 8002966:	bf00      	nop

08002968 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
    __asm volatile (
 8002968:	4806      	ldr	r0, [pc, #24]	@ (8002984 <prvPortStartFirstTask+0x1c>)
 800296a:	6800      	ldr	r0, [r0, #0]
 800296c:	6800      	ldr	r0, [r0, #0]
 800296e:	f380 8808 	msr	MSP, r0
 8002972:	b662      	cpsie	i
 8002974:	b661      	cpsie	f
 8002976:	f3bf 8f4f 	dsb	sy
 800297a:	f3bf 8f6f 	isb	sy
 800297e:	df00      	svc	0
 8002980:	bf00      	nop
 8002982:	0000      	.short	0x0000
 8002984:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8002988:	bf00      	nop
 800298a:	bf00      	nop

0800298c <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800298c:	b580      	push	{r7, lr}
 800298e:	af00      	add	r7, sp, #0
            *pucFirstUserPriorityRegister = ulOriginalPriority;
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8002990:	4b0c      	ldr	r3, [pc, #48]	@ (80029c4 <xPortStartScheduler+0x38>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4a0b      	ldr	r2, [pc, #44]	@ (80029c4 <xPortStartScheduler+0x38>)
 8002996:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800299a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 800299c:	4b09      	ldr	r3, [pc, #36]	@ (80029c4 <xPortStartScheduler+0x38>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	4a08      	ldr	r2, [pc, #32]	@ (80029c4 <xPortStartScheduler+0x38>)
 80029a2:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80029a6:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 80029a8:	f000 f8b0 	bl	8002b0c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 80029ac:	4b06      	ldr	r3, [pc, #24]	@ (80029c8 <xPortStartScheduler+0x3c>)
 80029ae:	2200      	movs	r2, #0
 80029b0:	601a      	str	r2, [r3, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 80029b2:	f7ff ffd9 	bl	8002968 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 80029b6:	f7ff fde7 	bl	8002588 <vTaskSwitchContext>
    prvTaskExitError();
 80029ba:	f7ff ff8f 	bl	80028dc <prvTaskExitError>

    /* Should not get here! */
    return 0;
 80029be:	2300      	movs	r3, #0
}
 80029c0:	4618      	mov	r0, r3
 80029c2:	bd80      	pop	{r7, pc}
 80029c4:	e000ed20 	.word	0xe000ed20
 80029c8:	2000000c 	.word	0x2000000c

080029cc <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80029cc:	b480      	push	{r7}
 80029ce:	b083      	sub	sp, #12
 80029d0:	af00      	add	r7, sp, #0
        __asm volatile
 80029d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80029d6:	f383 8811 	msr	BASEPRI, r3
 80029da:	f3bf 8f6f 	isb	sy
 80029de:	f3bf 8f4f 	dsb	sy
 80029e2:	607b      	str	r3, [r7, #4]
    }
 80029e4:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 80029e6:	4b0f      	ldr	r3, [pc, #60]	@ (8002a24 <vPortEnterCritical+0x58>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	3301      	adds	r3, #1
 80029ec:	4a0d      	ldr	r2, [pc, #52]	@ (8002a24 <vPortEnterCritical+0x58>)
 80029ee:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 80029f0:	4b0c      	ldr	r3, [pc, #48]	@ (8002a24 <vPortEnterCritical+0x58>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	2b01      	cmp	r3, #1
 80029f6:	d110      	bne.n	8002a1a <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80029f8:	4b0b      	ldr	r3, [pc, #44]	@ (8002a28 <vPortEnterCritical+0x5c>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	b2db      	uxtb	r3, r3
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d00b      	beq.n	8002a1a <vPortEnterCritical+0x4e>
        __asm volatile
 8002a02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a06:	f383 8811 	msr	BASEPRI, r3
 8002a0a:	f3bf 8f6f 	isb	sy
 8002a0e:	f3bf 8f4f 	dsb	sy
 8002a12:	603b      	str	r3, [r7, #0]
    }
 8002a14:	bf00      	nop
 8002a16:	bf00      	nop
 8002a18:	e7fd      	b.n	8002a16 <vPortEnterCritical+0x4a>
    }
}
 8002a1a:	bf00      	nop
 8002a1c:	370c      	adds	r7, #12
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bc80      	pop	{r7}
 8002a22:	4770      	bx	lr
 8002a24:	2000000c 	.word	0x2000000c
 8002a28:	e000ed04 	.word	0xe000ed04

08002a2c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	b083      	sub	sp, #12
 8002a30:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8002a32:	4b12      	ldr	r3, [pc, #72]	@ (8002a7c <vPortExitCritical+0x50>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d10b      	bne.n	8002a52 <vPortExitCritical+0x26>
        __asm volatile
 8002a3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a3e:	f383 8811 	msr	BASEPRI, r3
 8002a42:	f3bf 8f6f 	isb	sy
 8002a46:	f3bf 8f4f 	dsb	sy
 8002a4a:	607b      	str	r3, [r7, #4]
    }
 8002a4c:	bf00      	nop
 8002a4e:	bf00      	nop
 8002a50:	e7fd      	b.n	8002a4e <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8002a52:	4b0a      	ldr	r3, [pc, #40]	@ (8002a7c <vPortExitCritical+0x50>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	3b01      	subs	r3, #1
 8002a58:	4a08      	ldr	r2, [pc, #32]	@ (8002a7c <vPortExitCritical+0x50>)
 8002a5a:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8002a5c:	4b07      	ldr	r3, [pc, #28]	@ (8002a7c <vPortExitCritical+0x50>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d105      	bne.n	8002a70 <vPortExitCritical+0x44>
 8002a64:	2300      	movs	r3, #0
 8002a66:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8002a6e:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8002a70:	bf00      	nop
 8002a72:	370c      	adds	r7, #12
 8002a74:	46bd      	mov	sp, r7
 8002a76:	bc80      	pop	{r7}
 8002a78:	4770      	bx	lr
 8002a7a:	bf00      	nop
 8002a7c:	2000000c 	.word	0x2000000c

08002a80 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8002a80:	f3ef 8009 	mrs	r0, PSP
 8002a84:	f3bf 8f6f 	isb	sy
 8002a88:	4b0d      	ldr	r3, [pc, #52]	@ (8002ac0 <pxCurrentTCBConst>)
 8002a8a:	681a      	ldr	r2, [r3, #0]
 8002a8c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002a90:	6010      	str	r0, [r2, #0]
 8002a92:	e92d 4008 	stmdb	sp!, {r3, lr}
 8002a96:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8002a9a:	f380 8811 	msr	BASEPRI, r0
 8002a9e:	f7ff fd73 	bl	8002588 <vTaskSwitchContext>
 8002aa2:	f04f 0000 	mov.w	r0, #0
 8002aa6:	f380 8811 	msr	BASEPRI, r0
 8002aaa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8002aae:	6819      	ldr	r1, [r3, #0]
 8002ab0:	6808      	ldr	r0, [r1, #0]
 8002ab2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002ab6:	f380 8809 	msr	PSP, r0
 8002aba:	f3bf 8f6f 	isb	sy
 8002abe:	4770      	bx	lr

08002ac0 <pxCurrentTCBConst>:
 8002ac0:	20000110 	.word	0x20000110
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8002ac4:	bf00      	nop
 8002ac6:	bf00      	nop

08002ac8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b082      	sub	sp, #8
 8002acc:	af00      	add	r7, sp, #0
        __asm volatile
 8002ace:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ad2:	f383 8811 	msr	BASEPRI, r3
 8002ad6:	f3bf 8f6f 	isb	sy
 8002ada:	f3bf 8f4f 	dsb	sy
 8002ade:	607b      	str	r3, [r7, #4]
    }
 8002ae0:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8002ae2:	f7ff fc97 	bl	8002414 <xTaskIncrementTick>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d003      	beq.n	8002af4 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8002aec:	4b06      	ldr	r3, [pc, #24]	@ (8002b08 <SysTick_Handler+0x40>)
 8002aee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002af2:	601a      	str	r2, [r3, #0]
 8002af4:	2300      	movs	r3, #0
 8002af6:	603b      	str	r3, [r7, #0]
        __asm volatile
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	f383 8811 	msr	BASEPRI, r3
    }
 8002afe:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 8002b00:	bf00      	nop
 8002b02:	3708      	adds	r7, #8
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bd80      	pop	{r7, pc}
 8002b08:	e000ed04 	.word	0xe000ed04

08002b0c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8002b10:	4b0a      	ldr	r3, [pc, #40]	@ (8002b3c <vPortSetupTimerInterrupt+0x30>)
 8002b12:	2200      	movs	r2, #0
 8002b14:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8002b16:	4b0a      	ldr	r3, [pc, #40]	@ (8002b40 <vPortSetupTimerInterrupt+0x34>)
 8002b18:	2200      	movs	r2, #0
 8002b1a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8002b1c:	4b09      	ldr	r3, [pc, #36]	@ (8002b44 <vPortSetupTimerInterrupt+0x38>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4a09      	ldr	r2, [pc, #36]	@ (8002b48 <vPortSetupTimerInterrupt+0x3c>)
 8002b22:	fba2 2303 	umull	r2, r3, r2, r3
 8002b26:	099b      	lsrs	r3, r3, #6
 8002b28:	4a08      	ldr	r2, [pc, #32]	@ (8002b4c <vPortSetupTimerInterrupt+0x40>)
 8002b2a:	3b01      	subs	r3, #1
 8002b2c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8002b2e:	4b03      	ldr	r3, [pc, #12]	@ (8002b3c <vPortSetupTimerInterrupt+0x30>)
 8002b30:	2207      	movs	r2, #7
 8002b32:	601a      	str	r2, [r3, #0]
}
 8002b34:	bf00      	nop
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bc80      	pop	{r7}
 8002b3a:	4770      	bx	lr
 8002b3c:	e000e010 	.word	0xe000e010
 8002b40:	e000e018 	.word	0xe000e018
 8002b44:	20000000 	.word	0x20000000
 8002b48:	10624dd3 	.word	0x10624dd3
 8002b4c:	e000e014 	.word	0xe000e014

08002b50 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b08a      	sub	sp, #40	@ 0x28
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 8002b58:	2300      	movs	r3, #0
 8002b5a:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 8002b5c:	f7ff fba0 	bl	80022a0 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8002b60:	4b66      	ldr	r3, [pc, #408]	@ (8002cfc <pvPortMalloc+0x1ac>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d101      	bne.n	8002b6c <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8002b68:	f000 f938 	bl	8002ddc <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8002b6c:	4b64      	ldr	r3, [pc, #400]	@ (8002d00 <pvPortMalloc+0x1b0>)
 8002b6e:	681a      	ldr	r2, [r3, #0]
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	4013      	ands	r3, r2
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	f040 80a9 	bne.w	8002ccc <pvPortMalloc+0x17c>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d02e      	beq.n	8002bde <pvPortMalloc+0x8e>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 8002b80:	2208      	movs	r2, #8
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 8002b86:	687a      	ldr	r2, [r7, #4]
 8002b88:	429a      	cmp	r2, r3
 8002b8a:	d228      	bcs.n	8002bde <pvPortMalloc+0x8e>
            {
                xWantedSize += xHeapStructSize;
 8002b8c:	2208      	movs	r2, #8
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	4413      	add	r3, r2
 8002b92:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	f003 0307 	and.w	r3, r3, #7
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d022      	beq.n	8002be4 <pvPortMalloc+0x94>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	f023 0307 	bic.w	r3, r3, #7
 8002ba4:	3308      	adds	r3, #8
 8002ba6:	687a      	ldr	r2, [r7, #4]
 8002ba8:	429a      	cmp	r2, r3
 8002baa:	d215      	bcs.n	8002bd8 <pvPortMalloc+0x88>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	f023 0307 	bic.w	r3, r3, #7
 8002bb2:	3308      	adds	r3, #8
 8002bb4:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	f003 0307 	and.w	r3, r3, #7
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d011      	beq.n	8002be4 <pvPortMalloc+0x94>
        __asm volatile
 8002bc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002bc4:	f383 8811 	msr	BASEPRI, r3
 8002bc8:	f3bf 8f6f 	isb	sy
 8002bcc:	f3bf 8f4f 	dsb	sy
 8002bd0:	617b      	str	r3, [r7, #20]
    }
 8002bd2:	bf00      	nop
 8002bd4:	bf00      	nop
 8002bd6:	e7fd      	b.n	8002bd4 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 8002bd8:	2300      	movs	r3, #0
 8002bda:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8002bdc:	e002      	b.n	8002be4 <pvPortMalloc+0x94>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 8002bde:	2300      	movs	r3, #0
 8002be0:	607b      	str	r3, [r7, #4]
 8002be2:	e000      	b.n	8002be6 <pvPortMalloc+0x96>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8002be4:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d06f      	beq.n	8002ccc <pvPortMalloc+0x17c>
 8002bec:	4b45      	ldr	r3, [pc, #276]	@ (8002d04 <pvPortMalloc+0x1b4>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	687a      	ldr	r2, [r7, #4]
 8002bf2:	429a      	cmp	r2, r3
 8002bf4:	d86a      	bhi.n	8002ccc <pvPortMalloc+0x17c>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8002bf6:	4b44      	ldr	r3, [pc, #272]	@ (8002d08 <pvPortMalloc+0x1b8>)
 8002bf8:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8002bfa:	4b43      	ldr	r3, [pc, #268]	@ (8002d08 <pvPortMalloc+0x1b8>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	627b      	str	r3, [r7, #36]	@ 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002c00:	e004      	b.n	8002c0c <pvPortMalloc+0xbc>
                {
                    pxPreviousBlock = pxBlock;
 8002c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c04:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8002c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	627b      	str	r3, [r7, #36]	@ 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002c0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	687a      	ldr	r2, [r7, #4]
 8002c12:	429a      	cmp	r2, r3
 8002c14:	d903      	bls.n	8002c1e <pvPortMalloc+0xce>
 8002c16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d1f1      	bne.n	8002c02 <pvPortMalloc+0xb2>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8002c1e:	4b37      	ldr	r3, [pc, #220]	@ (8002cfc <pvPortMalloc+0x1ac>)
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c24:	429a      	cmp	r2, r3
 8002c26:	d051      	beq.n	8002ccc <pvPortMalloc+0x17c>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8002c28:	6a3b      	ldr	r3, [r7, #32]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	2208      	movs	r2, #8
 8002c2e:	4413      	add	r3, r2
 8002c30:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8002c32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c34:	681a      	ldr	r2, [r3, #0]
 8002c36:	6a3b      	ldr	r3, [r7, #32]
 8002c38:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8002c3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c3c:	685a      	ldr	r2, [r3, #4]
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	1ad2      	subs	r2, r2, r3
 8002c42:	2308      	movs	r3, #8
 8002c44:	005b      	lsls	r3, r3, #1
 8002c46:	429a      	cmp	r2, r3
 8002c48:	d920      	bls.n	8002c8c <pvPortMalloc+0x13c>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8002c4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	4413      	add	r3, r2
 8002c50:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002c52:	69bb      	ldr	r3, [r7, #24]
 8002c54:	f003 0307 	and.w	r3, r3, #7
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d00b      	beq.n	8002c74 <pvPortMalloc+0x124>
        __asm volatile
 8002c5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c60:	f383 8811 	msr	BASEPRI, r3
 8002c64:	f3bf 8f6f 	isb	sy
 8002c68:	f3bf 8f4f 	dsb	sy
 8002c6c:	613b      	str	r3, [r7, #16]
    }
 8002c6e:	bf00      	nop
 8002c70:	bf00      	nop
 8002c72:	e7fd      	b.n	8002c70 <pvPortMalloc+0x120>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8002c74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c76:	685a      	ldr	r2, [r3, #4]
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	1ad2      	subs	r2, r2, r3
 8002c7c:	69bb      	ldr	r3, [r7, #24]
 8002c7e:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8002c80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c82:	687a      	ldr	r2, [r7, #4]
 8002c84:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8002c86:	69b8      	ldr	r0, [r7, #24]
 8002c88:	f000 f90a 	bl	8002ea0 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002c8c:	4b1d      	ldr	r3, [pc, #116]	@ (8002d04 <pvPortMalloc+0x1b4>)
 8002c8e:	681a      	ldr	r2, [r3, #0]
 8002c90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c92:	685b      	ldr	r3, [r3, #4]
 8002c94:	1ad3      	subs	r3, r2, r3
 8002c96:	4a1b      	ldr	r2, [pc, #108]	@ (8002d04 <pvPortMalloc+0x1b4>)
 8002c98:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002c9a:	4b1a      	ldr	r3, [pc, #104]	@ (8002d04 <pvPortMalloc+0x1b4>)
 8002c9c:	681a      	ldr	r2, [r3, #0]
 8002c9e:	4b1b      	ldr	r3, [pc, #108]	@ (8002d0c <pvPortMalloc+0x1bc>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	429a      	cmp	r2, r3
 8002ca4:	d203      	bcs.n	8002cae <pvPortMalloc+0x15e>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8002ca6:	4b17      	ldr	r3, [pc, #92]	@ (8002d04 <pvPortMalloc+0x1b4>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4a18      	ldr	r2, [pc, #96]	@ (8002d0c <pvPortMalloc+0x1bc>)
 8002cac:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 8002cae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cb0:	685a      	ldr	r2, [r3, #4]
 8002cb2:	4b13      	ldr	r3, [pc, #76]	@ (8002d00 <pvPortMalloc+0x1b0>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	431a      	orrs	r2, r3
 8002cb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cba:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8002cbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8002cc2:	4b13      	ldr	r3, [pc, #76]	@ (8002d10 <pvPortMalloc+0x1c0>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	3301      	adds	r3, #1
 8002cc8:	4a11      	ldr	r2, [pc, #68]	@ (8002d10 <pvPortMalloc+0x1c0>)
 8002cca:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8002ccc:	f7ff faf6 	bl	80022bc <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8002cd0:	69fb      	ldr	r3, [r7, #28]
 8002cd2:	f003 0307 	and.w	r3, r3, #7
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d00b      	beq.n	8002cf2 <pvPortMalloc+0x1a2>
        __asm volatile
 8002cda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002cde:	f383 8811 	msr	BASEPRI, r3
 8002ce2:	f3bf 8f6f 	isb	sy
 8002ce6:	f3bf 8f4f 	dsb	sy
 8002cea:	60fb      	str	r3, [r7, #12]
    }
 8002cec:	bf00      	nop
 8002cee:	bf00      	nop
 8002cf0:	e7fd      	b.n	8002cee <pvPortMalloc+0x19e>
    return pvReturn;
 8002cf2:	69fb      	ldr	r3, [r7, #28]
}
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	3728      	adds	r7, #40	@ 0x28
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	bd80      	pop	{r7, pc}
 8002cfc:	20000e44 	.word	0x20000e44
 8002d00:	20000e58 	.word	0x20000e58
 8002d04:	20000e48 	.word	0x20000e48
 8002d08:	20000e3c 	.word	0x20000e3c
 8002d0c:	20000e4c 	.word	0x20000e4c
 8002d10:	20000e50 	.word	0x20000e50

08002d14 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b086      	sub	sp, #24
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d04f      	beq.n	8002dc6 <vPortFree+0xb2>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8002d26:	2308      	movs	r3, #8
 8002d28:	425b      	negs	r3, r3
 8002d2a:	697a      	ldr	r2, [r7, #20]
 8002d2c:	4413      	add	r3, r2
 8002d2e:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8002d30:	697b      	ldr	r3, [r7, #20]
 8002d32:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8002d34:	693b      	ldr	r3, [r7, #16]
 8002d36:	685a      	ldr	r2, [r3, #4]
 8002d38:	4b25      	ldr	r3, [pc, #148]	@ (8002dd0 <vPortFree+0xbc>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4013      	ands	r3, r2
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d10b      	bne.n	8002d5a <vPortFree+0x46>
        __asm volatile
 8002d42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d46:	f383 8811 	msr	BASEPRI, r3
 8002d4a:	f3bf 8f6f 	isb	sy
 8002d4e:	f3bf 8f4f 	dsb	sy
 8002d52:	60fb      	str	r3, [r7, #12]
    }
 8002d54:	bf00      	nop
 8002d56:	bf00      	nop
 8002d58:	e7fd      	b.n	8002d56 <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8002d5a:	693b      	ldr	r3, [r7, #16]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d00b      	beq.n	8002d7a <vPortFree+0x66>
        __asm volatile
 8002d62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d66:	f383 8811 	msr	BASEPRI, r3
 8002d6a:	f3bf 8f6f 	isb	sy
 8002d6e:	f3bf 8f4f 	dsb	sy
 8002d72:	60bb      	str	r3, [r7, #8]
    }
 8002d74:	bf00      	nop
 8002d76:	bf00      	nop
 8002d78:	e7fd      	b.n	8002d76 <vPortFree+0x62>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8002d7a:	693b      	ldr	r3, [r7, #16]
 8002d7c:	685a      	ldr	r2, [r3, #4]
 8002d7e:	4b14      	ldr	r3, [pc, #80]	@ (8002dd0 <vPortFree+0xbc>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4013      	ands	r3, r2
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d01e      	beq.n	8002dc6 <vPortFree+0xb2>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8002d88:	693b      	ldr	r3, [r7, #16]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d11a      	bne.n	8002dc6 <vPortFree+0xb2>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8002d90:	693b      	ldr	r3, [r7, #16]
 8002d92:	685a      	ldr	r2, [r3, #4]
 8002d94:	4b0e      	ldr	r3, [pc, #56]	@ (8002dd0 <vPortFree+0xbc>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	43db      	mvns	r3, r3
 8002d9a:	401a      	ands	r2, r3
 8002d9c:	693b      	ldr	r3, [r7, #16]
 8002d9e:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8002da0:	f7ff fa7e 	bl	80022a0 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8002da4:	693b      	ldr	r3, [r7, #16]
 8002da6:	685a      	ldr	r2, [r3, #4]
 8002da8:	4b0a      	ldr	r3, [pc, #40]	@ (8002dd4 <vPortFree+0xc0>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4413      	add	r3, r2
 8002dae:	4a09      	ldr	r2, [pc, #36]	@ (8002dd4 <vPortFree+0xc0>)
 8002db0:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8002db2:	6938      	ldr	r0, [r7, #16]
 8002db4:	f000 f874 	bl	8002ea0 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8002db8:	4b07      	ldr	r3, [pc, #28]	@ (8002dd8 <vPortFree+0xc4>)
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	3301      	adds	r3, #1
 8002dbe:	4a06      	ldr	r2, [pc, #24]	@ (8002dd8 <vPortFree+0xc4>)
 8002dc0:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8002dc2:	f7ff fa7b 	bl	80022bc <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8002dc6:	bf00      	nop
 8002dc8:	3718      	adds	r7, #24
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bd80      	pop	{r7, pc}
 8002dce:	bf00      	nop
 8002dd0:	20000e58 	.word	0x20000e58
 8002dd4:	20000e48 	.word	0x20000e48
 8002dd8:	20000e54 	.word	0x20000e54

08002ddc <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8002ddc:	b480      	push	{r7}
 8002dde:	b085      	sub	sp, #20
 8002de0:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8002de2:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002de6:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 8002de8:	4b27      	ldr	r3, [pc, #156]	@ (8002e88 <prvHeapInit+0xac>)
 8002dea:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	f003 0307 	and.w	r3, r3, #7
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d00c      	beq.n	8002e10 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	3307      	adds	r3, #7
 8002dfa:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	f023 0307 	bic.w	r3, r3, #7
 8002e02:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8002e04:	68ba      	ldr	r2, [r7, #8]
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	1ad3      	subs	r3, r2, r3
 8002e0a:	4a1f      	ldr	r2, [pc, #124]	@ (8002e88 <prvHeapInit+0xac>)
 8002e0c:	4413      	add	r3, r2
 8002e0e:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8002e14:	4a1d      	ldr	r2, [pc, #116]	@ (8002e8c <prvHeapInit+0xb0>)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8002e1a:	4b1c      	ldr	r3, [pc, #112]	@ (8002e8c <prvHeapInit+0xb0>)
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	68ba      	ldr	r2, [r7, #8]
 8002e24:	4413      	add	r3, r2
 8002e26:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8002e28:	2208      	movs	r2, #8
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	1a9b      	subs	r3, r3, r2
 8002e2e:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	f023 0307 	bic.w	r3, r3, #7
 8002e36:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	4a15      	ldr	r2, [pc, #84]	@ (8002e90 <prvHeapInit+0xb4>)
 8002e3c:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8002e3e:	4b14      	ldr	r3, [pc, #80]	@ (8002e90 <prvHeapInit+0xb4>)
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	2200      	movs	r2, #0
 8002e44:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8002e46:	4b12      	ldr	r3, [pc, #72]	@ (8002e90 <prvHeapInit+0xb4>)
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	68fa      	ldr	r2, [r7, #12]
 8002e56:	1ad2      	subs	r2, r2, r3
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8002e5c:	4b0c      	ldr	r3, [pc, #48]	@ (8002e90 <prvHeapInit+0xb4>)
 8002e5e:	681a      	ldr	r2, [r3, #0]
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	685b      	ldr	r3, [r3, #4]
 8002e68:	4a0a      	ldr	r2, [pc, #40]	@ (8002e94 <prvHeapInit+0xb8>)
 8002e6a:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	685b      	ldr	r3, [r3, #4]
 8002e70:	4a09      	ldr	r2, [pc, #36]	@ (8002e98 <prvHeapInit+0xbc>)
 8002e72:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8002e74:	4b09      	ldr	r3, [pc, #36]	@ (8002e9c <prvHeapInit+0xc0>)
 8002e76:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8002e7a:	601a      	str	r2, [r3, #0]
}
 8002e7c:	bf00      	nop
 8002e7e:	3714      	adds	r7, #20
 8002e80:	46bd      	mov	sp, r7
 8002e82:	bc80      	pop	{r7}
 8002e84:	4770      	bx	lr
 8002e86:	bf00      	nop
 8002e88:	2000023c 	.word	0x2000023c
 8002e8c:	20000e3c 	.word	0x20000e3c
 8002e90:	20000e44 	.word	0x20000e44
 8002e94:	20000e4c 	.word	0x20000e4c
 8002e98:	20000e48 	.word	0x20000e48
 8002e9c:	20000e58 	.word	0x20000e58

08002ea0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	b085      	sub	sp, #20
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8002ea8:	4b27      	ldr	r3, [pc, #156]	@ (8002f48 <prvInsertBlockIntoFreeList+0xa8>)
 8002eaa:	60fb      	str	r3, [r7, #12]
 8002eac:	e002      	b.n	8002eb4 <prvInsertBlockIntoFreeList+0x14>
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	60fb      	str	r3, [r7, #12]
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	687a      	ldr	r2, [r7, #4]
 8002eba:	429a      	cmp	r2, r3
 8002ebc:	d8f7      	bhi.n	8002eae <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	685b      	ldr	r3, [r3, #4]
 8002ec6:	68ba      	ldr	r2, [r7, #8]
 8002ec8:	4413      	add	r3, r2
 8002eca:	687a      	ldr	r2, [r7, #4]
 8002ecc:	429a      	cmp	r2, r3
 8002ece:	d108      	bne.n	8002ee2 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	685a      	ldr	r2, [r3, #4]
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	441a      	add	r2, r3
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	685b      	ldr	r3, [r3, #4]
 8002eea:	68ba      	ldr	r2, [r7, #8]
 8002eec:	441a      	add	r2, r3
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	429a      	cmp	r2, r3
 8002ef4:	d118      	bne.n	8002f28 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	681a      	ldr	r2, [r3, #0]
 8002efa:	4b14      	ldr	r3, [pc, #80]	@ (8002f4c <prvInsertBlockIntoFreeList+0xac>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	429a      	cmp	r2, r3
 8002f00:	d00d      	beq.n	8002f1e <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	685a      	ldr	r2, [r3, #4]
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	441a      	add	r2, r3
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	681a      	ldr	r2, [r3, #0]
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	601a      	str	r2, [r3, #0]
 8002f1c:	e008      	b.n	8002f30 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8002f1e:	4b0b      	ldr	r3, [pc, #44]	@ (8002f4c <prvInsertBlockIntoFreeList+0xac>)
 8002f20:	681a      	ldr	r2, [r3, #0]
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	601a      	str	r2, [r3, #0]
 8002f26:	e003      	b.n	8002f30 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	681a      	ldr	r2, [r3, #0]
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8002f30:	68fa      	ldr	r2, [r7, #12]
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	429a      	cmp	r2, r3
 8002f36:	d002      	beq.n	8002f3e <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	687a      	ldr	r2, [r7, #4]
 8002f3c:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002f3e:	bf00      	nop
 8002f40:	3714      	adds	r7, #20
 8002f42:	46bd      	mov	sp, r7
 8002f44:	bc80      	pop	{r7}
 8002f46:	4770      	bx	lr
 8002f48:	20000e3c 	.word	0x20000e3c
 8002f4c:	20000e44 	.word	0x20000e44

08002f50 <memset>:
 8002f50:	4603      	mov	r3, r0
 8002f52:	4402      	add	r2, r0
 8002f54:	4293      	cmp	r3, r2
 8002f56:	d100      	bne.n	8002f5a <memset+0xa>
 8002f58:	4770      	bx	lr
 8002f5a:	f803 1b01 	strb.w	r1, [r3], #1
 8002f5e:	e7f9      	b.n	8002f54 <memset+0x4>

08002f60 <_reclaim_reent>:
 8002f60:	4b2d      	ldr	r3, [pc, #180]	@ (8003018 <_reclaim_reent+0xb8>)
 8002f62:	b570      	push	{r4, r5, r6, lr}
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	4604      	mov	r4, r0
 8002f68:	4283      	cmp	r3, r0
 8002f6a:	d053      	beq.n	8003014 <_reclaim_reent+0xb4>
 8002f6c:	69c3      	ldr	r3, [r0, #28]
 8002f6e:	b31b      	cbz	r3, 8002fb8 <_reclaim_reent+0x58>
 8002f70:	68db      	ldr	r3, [r3, #12]
 8002f72:	b163      	cbz	r3, 8002f8e <_reclaim_reent+0x2e>
 8002f74:	2500      	movs	r5, #0
 8002f76:	69e3      	ldr	r3, [r4, #28]
 8002f78:	68db      	ldr	r3, [r3, #12]
 8002f7a:	5959      	ldr	r1, [r3, r5]
 8002f7c:	b9b1      	cbnz	r1, 8002fac <_reclaim_reent+0x4c>
 8002f7e:	3504      	adds	r5, #4
 8002f80:	2d80      	cmp	r5, #128	@ 0x80
 8002f82:	d1f8      	bne.n	8002f76 <_reclaim_reent+0x16>
 8002f84:	69e3      	ldr	r3, [r4, #28]
 8002f86:	4620      	mov	r0, r4
 8002f88:	68d9      	ldr	r1, [r3, #12]
 8002f8a:	f000 f86d 	bl	8003068 <_free_r>
 8002f8e:	69e3      	ldr	r3, [r4, #28]
 8002f90:	6819      	ldr	r1, [r3, #0]
 8002f92:	b111      	cbz	r1, 8002f9a <_reclaim_reent+0x3a>
 8002f94:	4620      	mov	r0, r4
 8002f96:	f000 f867 	bl	8003068 <_free_r>
 8002f9a:	69e3      	ldr	r3, [r4, #28]
 8002f9c:	689d      	ldr	r5, [r3, #8]
 8002f9e:	b15d      	cbz	r5, 8002fb8 <_reclaim_reent+0x58>
 8002fa0:	4629      	mov	r1, r5
 8002fa2:	4620      	mov	r0, r4
 8002fa4:	682d      	ldr	r5, [r5, #0]
 8002fa6:	f000 f85f 	bl	8003068 <_free_r>
 8002faa:	e7f8      	b.n	8002f9e <_reclaim_reent+0x3e>
 8002fac:	680e      	ldr	r6, [r1, #0]
 8002fae:	4620      	mov	r0, r4
 8002fb0:	f000 f85a 	bl	8003068 <_free_r>
 8002fb4:	4631      	mov	r1, r6
 8002fb6:	e7e1      	b.n	8002f7c <_reclaim_reent+0x1c>
 8002fb8:	6961      	ldr	r1, [r4, #20]
 8002fba:	b111      	cbz	r1, 8002fc2 <_reclaim_reent+0x62>
 8002fbc:	4620      	mov	r0, r4
 8002fbe:	f000 f853 	bl	8003068 <_free_r>
 8002fc2:	69e1      	ldr	r1, [r4, #28]
 8002fc4:	b111      	cbz	r1, 8002fcc <_reclaim_reent+0x6c>
 8002fc6:	4620      	mov	r0, r4
 8002fc8:	f000 f84e 	bl	8003068 <_free_r>
 8002fcc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8002fce:	b111      	cbz	r1, 8002fd6 <_reclaim_reent+0x76>
 8002fd0:	4620      	mov	r0, r4
 8002fd2:	f000 f849 	bl	8003068 <_free_r>
 8002fd6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002fd8:	b111      	cbz	r1, 8002fe0 <_reclaim_reent+0x80>
 8002fda:	4620      	mov	r0, r4
 8002fdc:	f000 f844 	bl	8003068 <_free_r>
 8002fe0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8002fe2:	b111      	cbz	r1, 8002fea <_reclaim_reent+0x8a>
 8002fe4:	4620      	mov	r0, r4
 8002fe6:	f000 f83f 	bl	8003068 <_free_r>
 8002fea:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8002fec:	b111      	cbz	r1, 8002ff4 <_reclaim_reent+0x94>
 8002fee:	4620      	mov	r0, r4
 8002ff0:	f000 f83a 	bl	8003068 <_free_r>
 8002ff4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8002ff6:	b111      	cbz	r1, 8002ffe <_reclaim_reent+0x9e>
 8002ff8:	4620      	mov	r0, r4
 8002ffa:	f000 f835 	bl	8003068 <_free_r>
 8002ffe:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8003000:	b111      	cbz	r1, 8003008 <_reclaim_reent+0xa8>
 8003002:	4620      	mov	r0, r4
 8003004:	f000 f830 	bl	8003068 <_free_r>
 8003008:	6a23      	ldr	r3, [r4, #32]
 800300a:	b11b      	cbz	r3, 8003014 <_reclaim_reent+0xb4>
 800300c:	4620      	mov	r0, r4
 800300e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8003012:	4718      	bx	r3
 8003014:	bd70      	pop	{r4, r5, r6, pc}
 8003016:	bf00      	nop
 8003018:	20000010 	.word	0x20000010

0800301c <__libc_init_array>:
 800301c:	b570      	push	{r4, r5, r6, lr}
 800301e:	2600      	movs	r6, #0
 8003020:	4d0c      	ldr	r5, [pc, #48]	@ (8003054 <__libc_init_array+0x38>)
 8003022:	4c0d      	ldr	r4, [pc, #52]	@ (8003058 <__libc_init_array+0x3c>)
 8003024:	1b64      	subs	r4, r4, r5
 8003026:	10a4      	asrs	r4, r4, #2
 8003028:	42a6      	cmp	r6, r4
 800302a:	d109      	bne.n	8003040 <__libc_init_array+0x24>
 800302c:	f000 f870 	bl	8003110 <_init>
 8003030:	2600      	movs	r6, #0
 8003032:	4d0a      	ldr	r5, [pc, #40]	@ (800305c <__libc_init_array+0x40>)
 8003034:	4c0a      	ldr	r4, [pc, #40]	@ (8003060 <__libc_init_array+0x44>)
 8003036:	1b64      	subs	r4, r4, r5
 8003038:	10a4      	asrs	r4, r4, #2
 800303a:	42a6      	cmp	r6, r4
 800303c:	d105      	bne.n	800304a <__libc_init_array+0x2e>
 800303e:	bd70      	pop	{r4, r5, r6, pc}
 8003040:	f855 3b04 	ldr.w	r3, [r5], #4
 8003044:	4798      	blx	r3
 8003046:	3601      	adds	r6, #1
 8003048:	e7ee      	b.n	8003028 <__libc_init_array+0xc>
 800304a:	f855 3b04 	ldr.w	r3, [r5], #4
 800304e:	4798      	blx	r3
 8003050:	3601      	adds	r6, #1
 8003052:	e7f2      	b.n	800303a <__libc_init_array+0x1e>
 8003054:	0800316c 	.word	0x0800316c
 8003058:	0800316c 	.word	0x0800316c
 800305c:	0800316c 	.word	0x0800316c
 8003060:	08003170 	.word	0x08003170

08003064 <__retarget_lock_acquire_recursive>:
 8003064:	4770      	bx	lr

08003066 <__retarget_lock_release_recursive>:
 8003066:	4770      	bx	lr

08003068 <_free_r>:
 8003068:	b538      	push	{r3, r4, r5, lr}
 800306a:	4605      	mov	r5, r0
 800306c:	2900      	cmp	r1, #0
 800306e:	d040      	beq.n	80030f2 <_free_r+0x8a>
 8003070:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003074:	1f0c      	subs	r4, r1, #4
 8003076:	2b00      	cmp	r3, #0
 8003078:	bfb8      	it	lt
 800307a:	18e4      	addlt	r4, r4, r3
 800307c:	f000 f83c 	bl	80030f8 <__malloc_lock>
 8003080:	4a1c      	ldr	r2, [pc, #112]	@ (80030f4 <_free_r+0x8c>)
 8003082:	6813      	ldr	r3, [r2, #0]
 8003084:	b933      	cbnz	r3, 8003094 <_free_r+0x2c>
 8003086:	6063      	str	r3, [r4, #4]
 8003088:	6014      	str	r4, [r2, #0]
 800308a:	4628      	mov	r0, r5
 800308c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003090:	f000 b838 	b.w	8003104 <__malloc_unlock>
 8003094:	42a3      	cmp	r3, r4
 8003096:	d908      	bls.n	80030aa <_free_r+0x42>
 8003098:	6820      	ldr	r0, [r4, #0]
 800309a:	1821      	adds	r1, r4, r0
 800309c:	428b      	cmp	r3, r1
 800309e:	bf01      	itttt	eq
 80030a0:	6819      	ldreq	r1, [r3, #0]
 80030a2:	685b      	ldreq	r3, [r3, #4]
 80030a4:	1809      	addeq	r1, r1, r0
 80030a6:	6021      	streq	r1, [r4, #0]
 80030a8:	e7ed      	b.n	8003086 <_free_r+0x1e>
 80030aa:	461a      	mov	r2, r3
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	b10b      	cbz	r3, 80030b4 <_free_r+0x4c>
 80030b0:	42a3      	cmp	r3, r4
 80030b2:	d9fa      	bls.n	80030aa <_free_r+0x42>
 80030b4:	6811      	ldr	r1, [r2, #0]
 80030b6:	1850      	adds	r0, r2, r1
 80030b8:	42a0      	cmp	r0, r4
 80030ba:	d10b      	bne.n	80030d4 <_free_r+0x6c>
 80030bc:	6820      	ldr	r0, [r4, #0]
 80030be:	4401      	add	r1, r0
 80030c0:	1850      	adds	r0, r2, r1
 80030c2:	4283      	cmp	r3, r0
 80030c4:	6011      	str	r1, [r2, #0]
 80030c6:	d1e0      	bne.n	800308a <_free_r+0x22>
 80030c8:	6818      	ldr	r0, [r3, #0]
 80030ca:	685b      	ldr	r3, [r3, #4]
 80030cc:	4408      	add	r0, r1
 80030ce:	6010      	str	r0, [r2, #0]
 80030d0:	6053      	str	r3, [r2, #4]
 80030d2:	e7da      	b.n	800308a <_free_r+0x22>
 80030d4:	d902      	bls.n	80030dc <_free_r+0x74>
 80030d6:	230c      	movs	r3, #12
 80030d8:	602b      	str	r3, [r5, #0]
 80030da:	e7d6      	b.n	800308a <_free_r+0x22>
 80030dc:	6820      	ldr	r0, [r4, #0]
 80030de:	1821      	adds	r1, r4, r0
 80030e0:	428b      	cmp	r3, r1
 80030e2:	bf01      	itttt	eq
 80030e4:	6819      	ldreq	r1, [r3, #0]
 80030e6:	685b      	ldreq	r3, [r3, #4]
 80030e8:	1809      	addeq	r1, r1, r0
 80030ea:	6021      	streq	r1, [r4, #0]
 80030ec:	6063      	str	r3, [r4, #4]
 80030ee:	6054      	str	r4, [r2, #4]
 80030f0:	e7cb      	b.n	800308a <_free_r+0x22>
 80030f2:	bd38      	pop	{r3, r4, r5, pc}
 80030f4:	20000f98 	.word	0x20000f98

080030f8 <__malloc_lock>:
 80030f8:	4801      	ldr	r0, [pc, #4]	@ (8003100 <__malloc_lock+0x8>)
 80030fa:	f7ff bfb3 	b.w	8003064 <__retarget_lock_acquire_recursive>
 80030fe:	bf00      	nop
 8003100:	20000f94 	.word	0x20000f94

08003104 <__malloc_unlock>:
 8003104:	4801      	ldr	r0, [pc, #4]	@ (800310c <__malloc_unlock+0x8>)
 8003106:	f7ff bfae 	b.w	8003066 <__retarget_lock_release_recursive>
 800310a:	bf00      	nop
 800310c:	20000f94 	.word	0x20000f94

08003110 <_init>:
 8003110:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003112:	bf00      	nop
 8003114:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003116:	bc08      	pop	{r3}
 8003118:	469e      	mov	lr, r3
 800311a:	4770      	bx	lr

0800311c <_fini>:
 800311c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800311e:	bf00      	nop
 8003120:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003122:	bc08      	pop	{r3}
 8003124:	469e      	mov	lr, r3
 8003126:	4770      	bx	lr
