// Seed: 3974669758
module module_0;
  always @(1, posedge 1 * 1'h0) id_1 = id_1;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4 = id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  assign id_1 = 1;
  id_5 :
  assert property (@(posedge id_3) id_5)
  else;
  id_6(
      .id_0(1),
      .id_1(1),
      .id_2(1 ? id_2 : id_2),
      .id_3(id_4),
      .id_4(1),
      .id_5(1),
      .id_6(id_2),
      .id_7(id_2),
      .id_8(""),
      .id_9(id_2)
  );
  assign id_1 = id_3;
endmodule
