# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab06.srcs/sources_1/imports/lab05src/ALU.v" \
"../../../../lab06.srcs/sources_1/imports/lab05src/ALUCtr.v" \
"../../../../lab06.srcs/sources_1/imports/lab05src/Ctr.v" \
"../../../../lab06.srcs/sources_1/imports/lab05src/InstMem.v" \
"../../../../lab06.srcs/sources_1/imports/lab05src/MUX.v" \
"../../../../lab06.srcs/sources_1/imports/lab05src/MUX_5.v" \
"../../../../lab06.srcs/sources_1/imports/lab05src/Register.v" \
"../../../../lab06.srcs/sources_1/new/Top.v" \
"../../../../lab06.srcs/sources_1/imports/lab05src/dataMemory.v" \
"../../../../lab06.srcs/sources_1/imports/lab05src/signext.v" \
"../../../../lab06.srcs/sim_1/new/Streamline_CPU.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
