# Copyright 2020-2025 NXP
# SPDX-License-Identifier: Apache-2.0

if SOC_MIMX8MM6_A53

# Enable GIC Safe Configuration to run multiple OSes on Cortex-A Cores
config GIC_SAFE_CONFIG
	default y

# Disable data cache until MMU is enabled when booting from EL2
config ARM64_DCACHE_ALL_OPS
	default y
config ARM64_BOOT_DISABLE_DCACHE
	default y

config NUM_IRQS
	default 240

config SYS_CLOCK_HW_CYCLES_PER_SEC
	default 8000000

endif
