/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: src/import/chips/p10/common/include/p10_scom_pau_a.H $        */
/*                                                                        */
/* OpenPOWER HostBoot Project                                             */
/*                                                                        */
/* Contributors Listed Below - COPYRIGHT 2019,2020                        */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */

#ifndef __PPE_HCODE__
    #include "proc_scomt.H"
#endif

#ifndef __p10_scom_pau_a_H_
#define __p10_scom_pau_a_H_


#ifndef __PPE_HCODE__
namespace scomt
{
namespace pau
{
#endif


//>> [AME_AME1_MISC_INHIBIT_CONFIG]
static const uint64_t AME_AME1_MISC_INHIBIT_CONFIG = 0x10010bd3ull;

static const uint32_t AME_AME1_MISC_INHIBIT_CONFIG_LFREQ0 = 0;
static const uint32_t AME_AME1_MISC_INHIBIT_CONFIG_LFREQ0_LEN = 4;
static const uint32_t AME_AME1_MISC_INHIBIT_CONFIG_RESERVED0 = 4;
static const uint32_t AME_AME1_MISC_INHIBIT_CONFIG_RESERVED0_LEN = 2;
static const uint32_t AME_AME1_MISC_INHIBIT_CONFIG_TFREQ0 = 6;
static const uint32_t AME_AME1_MISC_INHIBIT_CONFIG_TFREQ0_LEN = 6;
static const uint32_t AME_AME1_MISC_INHIBIT_CONFIG_PFREQ0 = 12;
static const uint32_t AME_AME1_MISC_INHIBIT_CONFIG_PFREQ0_LEN = 2;
static const uint32_t AME_AME1_MISC_INHIBIT_CONFIG_BLOCKY0 = 14;
static const uint32_t AME_AME1_MISC_INHIBIT_CONFIG_ONESHOT0 = 15;
static const uint32_t AME_AME1_MISC_INHIBIT_CONFIG_DEST0 = 16;
static const uint32_t AME_AME1_MISC_INHIBIT_CONFIG_DEST0_LEN = 8;
static const uint32_t AME_AME1_MISC_INHIBIT_CONFIG_LFREQ1 = 24;
static const uint32_t AME_AME1_MISC_INHIBIT_CONFIG_LFREQ1_LEN = 4;
static const uint32_t AME_AME1_MISC_INHIBIT_CONFIG_RESERVED1 = 28;
static const uint32_t AME_AME1_MISC_INHIBIT_CONFIG_RESERVED1_LEN = 2;
static const uint32_t AME_AME1_MISC_INHIBIT_CONFIG_TFREQ1 = 30;
static const uint32_t AME_AME1_MISC_INHIBIT_CONFIG_TFREQ1_LEN = 6;
static const uint32_t AME_AME1_MISC_INHIBIT_CONFIG_PFREQ1 = 36;
static const uint32_t AME_AME1_MISC_INHIBIT_CONFIG_PFREQ1_LEN = 2;
static const uint32_t AME_AME1_MISC_INHIBIT_CONFIG_BLOCKY1 = 38;
static const uint32_t AME_AME1_MISC_INHIBIT_CONFIG_ONESHOT1 = 39;
static const uint32_t AME_AME1_MISC_INHIBIT_CONFIG_DEST1 = 40;
static const uint32_t AME_AME1_MISC_INHIBIT_CONFIG_DEST1_LEN = 8;
//<< [AME_AME1_MISC_INHIBIT_CONFIG]
// pau/reg00012.H

//>> [AME_ATL_MISC_DEBUG_CONFIG1]
static const uint64_t AME_ATL_MISC_DEBUG_CONFIG1 = 0x10010bf5ull;

static const uint32_t AME_ATL_MISC_DEBUG_CONFIG1_0_B4_SEL = 0;
static const uint32_t AME_ATL_MISC_DEBUG_CONFIG1_0_B4_SEL_LEN = 3;
static const uint32_t AME_ATL_MISC_DEBUG_CONFIG1_1_B4_SEL = 3;
static const uint32_t AME_ATL_MISC_DEBUG_CONFIG1_1_B4_SEL_LEN = 3;
static const uint32_t AME_ATL_MISC_DEBUG_CONFIG1_B4_G0_SEL = 6;
static const uint32_t AME_ATL_MISC_DEBUG_CONFIG1_B4_G0_SEL_LEN = 4;
static const uint32_t AME_ATL_MISC_DEBUG_CONFIG1_B4_G1_SEL = 10;
static const uint32_t AME_ATL_MISC_DEBUG_CONFIG1_B4_G1_SEL_LEN = 3;
static const uint32_t AME_ATL_MISC_DEBUG_CONFIG1_B4_G2_SEL = 13;
static const uint32_t AME_ATL_MISC_DEBUG_CONFIG1_B4_G2_SEL_LEN = 2;
static const uint32_t AME_ATL_MISC_DEBUG_CONFIG1_0_B5_SEL = 15;
static const uint32_t AME_ATL_MISC_DEBUG_CONFIG1_0_B5_SEL_LEN = 3;
static const uint32_t AME_ATL_MISC_DEBUG_CONFIG1_1_B5_SEL = 18;
static const uint32_t AME_ATL_MISC_DEBUG_CONFIG1_1_B5_SEL_LEN = 3;
static const uint32_t AME_ATL_MISC_DEBUG_CONFIG1_B5_G0_SEL = 21;
static const uint32_t AME_ATL_MISC_DEBUG_CONFIG1_B5_G0_SEL_LEN = 4;
static const uint32_t AME_ATL_MISC_DEBUG_CONFIG1_B5_G1_SEL = 25;
static const uint32_t AME_ATL_MISC_DEBUG_CONFIG1_B5_G1_SEL_LEN = 3;
static const uint32_t AME_ATL_MISC_DEBUG_CONFIG1_B5_G2_SEL = 28;
static const uint32_t AME_ATL_MISC_DEBUG_CONFIG1_B5_G2_SEL_LEN = 2;
static const uint32_t AME_ATL_MISC_DEBUG_CONFIG1_0_B6_SEL = 30;
static const uint32_t AME_ATL_MISC_DEBUG_CONFIG1_0_B6_SEL_LEN = 3;
static const uint32_t AME_ATL_MISC_DEBUG_CONFIG1_1_B6_SEL = 33;
static const uint32_t AME_ATL_MISC_DEBUG_CONFIG1_1_B6_SEL_LEN = 3;
static const uint32_t AME_ATL_MISC_DEBUG_CONFIG1_B6_G0_SEL = 36;
static const uint32_t AME_ATL_MISC_DEBUG_CONFIG1_B6_G0_SEL_LEN = 4;
static const uint32_t AME_ATL_MISC_DEBUG_CONFIG1_B6_G1_SEL = 40;
static const uint32_t AME_ATL_MISC_DEBUG_CONFIG1_B6_G1_SEL_LEN = 3;
static const uint32_t AME_ATL_MISC_DEBUG_CONFIG1_B6_G2_SEL = 43;
static const uint32_t AME_ATL_MISC_DEBUG_CONFIG1_B6_G2_SEL_LEN = 2;
static const uint32_t AME_ATL_MISC_DEBUG_CONFIG1_0_B7_SEL = 45;
static const uint32_t AME_ATL_MISC_DEBUG_CONFIG1_0_B7_SEL_LEN = 3;
static const uint32_t AME_ATL_MISC_DEBUG_CONFIG1_1_B7_SEL = 48;
static const uint32_t AME_ATL_MISC_DEBUG_CONFIG1_1_B7_SEL_LEN = 3;
static const uint32_t AME_ATL_MISC_DEBUG_CONFIG1_B7_G0_SEL = 51;
static const uint32_t AME_ATL_MISC_DEBUG_CONFIG1_B7_G0_SEL_LEN = 4;
static const uint32_t AME_ATL_MISC_DEBUG_CONFIG1_B7_G1_SEL = 55;
static const uint32_t AME_ATL_MISC_DEBUG_CONFIG1_B7_G1_SEL_LEN = 3;
static const uint32_t AME_ATL_MISC_DEBUG_CONFIG1_B7_G2_SEL = 58;
static const uint32_t AME_ATL_MISC_DEBUG_CONFIG1_B7_G2_SEL_LEN = 2;
static const uint32_t AME_ATL_MISC_DEBUG_CONFIG1_RESERVED1 = 60;
static const uint32_t AME_ATL_MISC_DEBUG_CONFIG1_RESERVED1_LEN = 4;
//<< [AME_ATL_MISC_DEBUG_CONFIG1]
// pau/reg00012.H

//>> [CS_CTL_MISC_BDF2PE_11_CONFIG]
static const uint64_t CS_CTL_MISC_BDF2PE_11_CONFIG = 0x100109bbull;

static const uint32_t CS_CTL_MISC_BDF2PE_11_CONFIG_ENABLE = 0;
static const uint32_t CS_CTL_MISC_BDF2PE_11_CONFIG_RESERVED = 1;
static const uint32_t CS_CTL_MISC_BDF2PE_11_CONFIG_RESERVED_LEN = 3;
static const uint32_t CS_CTL_MISC_BDF2PE_11_CONFIG_PE = 4;
static const uint32_t CS_CTL_MISC_BDF2PE_11_CONFIG_PE_LEN = 4;
static const uint32_t CS_CTL_MISC_BDF2PE_11_CONFIG_BDF = 8;
static const uint32_t CS_CTL_MISC_BDF2PE_11_CONFIG_BDF_LEN = 16;
//<< [CS_CTL_MISC_BDF2PE_11_CONFIG]
// pau/reg00012.H

//>> [CS_CTL_MISC_ELOGGER_STATUS]
static const uint64_t CS_CTL_MISC_ELOGGER_STATUS = 0x100109a9ull;

static const uint32_t CS_CTL_MISC_ELOGGER_STATUS_NONIDLE = 0;
static const uint32_t CS_CTL_MISC_ELOGGER_STATUS_RESERVED1 = 1;
static const uint32_t CS_CTL_MISC_ELOGGER_STATUS_RESERVED1_LEN = 11;
static const uint32_t CS_CTL_MISC_ELOGGER_STATUS_ADDR = 12;
static const uint32_t CS_CTL_MISC_ELOGGER_STATUS_ADDR_LEN = 45;
static const uint32_t CS_CTL_MISC_ELOGGER_STATUS_RESERVED2 = 57;
static const uint32_t CS_CTL_MISC_ELOGGER_STATUS_RESERVED2_LEN = 3;
static const uint32_t CS_CTL_MISC_ELOGGER_STATUS_PEND_COUNT = 60;
static const uint32_t CS_CTL_MISC_ELOGGER_STATUS_PEND_COUNT_LEN = 4;
//<< [CS_CTL_MISC_ELOGGER_STATUS]
// pau/reg00012.H

//>> [CS_SM0_DIR_MISC_SCOM_L2_DATA]
static const uint64_t CS_SM0_DIR_MISC_SCOM_L2_DATA = 0x1001082cull;

static const uint32_t CS_SM0_DIR_MISC_SCOM_L2_DATA_L2_SCOM_READ_DATA = 0;
static const uint32_t CS_SM0_DIR_MISC_SCOM_L2_DATA_L2_SCOM_READ_DATA_LEN = 64;
//<< [CS_SM0_DIR_MISC_SCOM_L2_DATA]
// pau/reg00012.H

//>> [CS_SM0_MCP_MISC_CERR_MESSAGE7]
static const uint64_t CS_SM0_MCP_MISC_CERR_MESSAGE7 = 0x1001080dull;

static const uint32_t CS_SM0_MCP_MISC_CERR_MESSAGE7_CERR_MESSAGE_BITS7 = 0;
static const uint32_t CS_SM0_MCP_MISC_CERR_MESSAGE7_CERR_MESSAGE_BITS7_LEN = 40;
//<< [CS_SM0_MCP_MISC_CERR_MESSAGE7]
// pau/reg00012.H

//>> [CS_SM0_MCP_MISC_XTIMER2_CONFIG]
static const uint64_t CS_SM0_MCP_MISC_XTIMER2_CONFIG = 0x1001081full;

static const uint32_t CS_SM0_MCP_MISC_XTIMER2_CONFIG_2_TICK = 0;
static const uint32_t CS_SM0_MCP_MISC_XTIMER2_CONFIG_2_TICK_LEN = 6;
static const uint32_t CS_SM0_MCP_MISC_XTIMER2_CONFIG_3_TICK = 6;
static const uint32_t CS_SM0_MCP_MISC_XTIMER2_CONFIG_3_TICK_LEN = 6;
//<< [CS_SM0_MCP_MISC_XTIMER2_CONFIG]
// pau/reg00012.H

//>> [CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0]
static const uint64_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0 = 0x10010846ull;

static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_CL_DMA_W = 0;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_CL_DMA_W_HP = 1;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_CL_DMA_INJ = 2;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_PR_DMA_INJ = 3;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_DMA_PR_W = 4;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_CL_RD_NC_F0 = 5;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMW_CAS_IMAX_U = 6;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMW_CAS_IMAX_S = 7;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMW_CAS_IMIN_U = 8;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMW_CAS_IMIN_S = 9;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMW_ADD = 10;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMW_AND = 11;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMW_OR = 12;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMW_XOR = 13;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMWF_CAS_IMAX_U = 14;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMWF_CAS_IMAX_S = 15;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMWF_CAS_IMIN_U = 16;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMWF_CAS_IMIN_S = 17;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMWF_ADD = 18;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMWF_AND = 19;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMWF_OR = 20;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMWF_XOR = 21;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMWF_CAS_E = 22;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMWF_CAS_U = 23;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMW_CAS_T = 24;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMWF_CAS_NE = 25;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMWF_INC_B = 26;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMWF_INC_E = 27;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMWF_DEC_B = 28;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_RESERVED1 = 29;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_RESERVED1_LEN = 3;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE0_WRENA = 32;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE0_RDENA = 33;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE0_AWENA = 34;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE0_ARENA = 35;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE1_WRENA = 36;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE1_RDENA = 37;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE1_AWENA = 38;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE1_ARENA = 39;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE2_WRENA = 40;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE2_RDENA = 41;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE2_AWENA = 42;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE2_ARENA = 43;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE3_WRENA = 44;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE3_RDENA = 45;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE3_AWENA = 46;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE3_ARENA = 47;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE4_WRENA = 48;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE4_RDENA = 49;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE4_AWENA = 50;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE4_ARENA = 51;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE5_WRENA = 52;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE5_RDENA = 53;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE5_AWENA = 54;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE5_ARENA = 55;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE6_WRENA = 56;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE6_RDENA = 57;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE6_AWENA = 58;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE6_ARENA = 59;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE7_WRENA = 60;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE7_RDENA = 61;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE7_AWENA = 62;
static const uint32_t CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE7_ARENA = 63;
//<< [CS_SM0_SNP_MISC_CONFIG_RELAXED_BRK0]
// pau/reg00012.H

//>> [CS_SM0_SNP_MISC_PERF_CONFIG]
static const uint64_t CS_SM0_SNP_MISC_PERF_CONFIG = 0x1001084eull;

static const uint32_t CS_SM0_SNP_MISC_PERF_CONFIG_EVENT0 = 0;
static const uint32_t CS_SM0_SNP_MISC_PERF_CONFIG_EVENT0_LEN = 8;
static const uint32_t CS_SM0_SNP_MISC_PERF_CONFIG_EVENT1 = 8;
static const uint32_t CS_SM0_SNP_MISC_PERF_CONFIG_EVENT1_LEN = 8;
static const uint32_t CS_SM0_SNP_MISC_PERF_CONFIG_EVENT2 = 16;
static const uint32_t CS_SM0_SNP_MISC_PERF_CONFIG_EVENT2_LEN = 8;
static const uint32_t CS_SM0_SNP_MISC_PERF_CONFIG_EVENT3 = 24;
static const uint32_t CS_SM0_SNP_MISC_PERF_CONFIG_EVENT3_LEN = 8;
static const uint32_t CS_SM0_SNP_MISC_PERF_CONFIG_RESERVED2 = 32;
static const uint32_t CS_SM0_SNP_MISC_PERF_CONFIG_RESERVED2_LEN = 3;
static const uint32_t CS_SM0_SNP_MISC_PERF_CONFIG_ACT = 35;
//<< [CS_SM0_SNP_MISC_PERF_CONFIG]
// pau/reg00012.H

//>> [CS_SM0_SNP_MISC_SCOM_L2_ADDR]
static const uint64_t CS_SM0_SNP_MISC_SCOM_L2_ADDR = 0x1001085bull;

static const uint32_t CS_SM0_SNP_MISC_SCOM_L2_ADDR_VALID = 0;
static const uint32_t CS_SM0_SNP_MISC_SCOM_L2_ADDR_ADDR_RESERVED1 = 1;
static const uint32_t CS_SM0_SNP_MISC_SCOM_L2_ADDR_ADDR_RESERVED1_LEN = 3;
static const uint32_t CS_SM0_SNP_MISC_SCOM_L2_ADDR_CCI = 4;
static const uint32_t CS_SM0_SNP_MISC_SCOM_L2_ADDR_CCI_LEN = 10;
static const uint32_t CS_SM0_SNP_MISC_SCOM_L2_ADDR_WAY = 14;
static const uint32_t CS_SM0_SNP_MISC_SCOM_L2_ADDR_WAY_LEN = 2;
//<< [CS_SM0_SNP_MISC_SCOM_L2_ADDR]
// pau/reg00012.H

//>> [CS_SM1_DIR_MISC_CONFIG0]
static const uint64_t CS_SM1_DIR_MISC_CONFIG0 = 0x10010888ull;

static const uint32_t CS_SM1_DIR_MISC_CONFIG0_HOST_TAG_SIZE = 0;
static const uint32_t CS_SM1_DIR_MISC_CONFIG0_HOST_TAG_SIZE_LEN = 4;
static const uint32_t CS_SM1_DIR_MISC_CONFIG0_0_RESERVED = 4;
static const uint32_t CS_SM1_DIR_MISC_CONFIG0_0_RESERVED_LEN = 59;
static const uint32_t CS_SM1_DIR_MISC_CONFIG0_DEBUG0_ACT = 63;
//<< [CS_SM1_DIR_MISC_CONFIG0]
// pau/reg00012.H

//>> [CS_SM1_MCP_MISC_CERR_MASK0]
static const uint64_t CS_SM1_MCP_MISC_CERR_MASK0 = 0x10010872ull;

static const uint32_t CS_SM1_MCP_MISC_CERR_MASK0_NVF_0 = 0;
static const uint32_t CS_SM1_MCP_MISC_CERR_MASK0_NVF_1 = 1;
static const uint32_t CS_SM1_MCP_MISC_CERR_MASK0_NVF_2 = 2;
static const uint32_t CS_SM1_MCP_MISC_CERR_MASK0_NVF_3 = 3;
static const uint32_t CS_SM1_MCP_MISC_CERR_MASK0_NVF_4 = 4;
static const uint32_t CS_SM1_MCP_MISC_CERR_MASK0_NVF_5 = 5;
static const uint32_t CS_SM1_MCP_MISC_CERR_MASK0_NVF_6 = 6;
static const uint32_t CS_SM1_MCP_MISC_CERR_MASK0_NVF_7 = 7;
static const uint32_t CS_SM1_MCP_MISC_CERR_MASK0_NVF_8 = 8;
static const uint32_t CS_SM1_MCP_MISC_CERR_MASK0_NVF_9 = 9;
static const uint32_t CS_SM1_MCP_MISC_CERR_MASK0_NVF_10 = 10;
static const uint32_t CS_SM1_MCP_MISC_CERR_MASK0_NVF_11 = 11;
static const uint32_t CS_SM1_MCP_MISC_CERR_MASK0_NVF_12 = 12;
static const uint32_t CS_SM1_MCP_MISC_CERR_MASK0_NVF_13 = 13;
static const uint32_t CS_SM1_MCP_MISC_CERR_MASK0_NVF_14 = 14;
static const uint32_t CS_SM1_MCP_MISC_CERR_MASK0_NVF_15 = 15;
static const uint32_t CS_SM1_MCP_MISC_CERR_MASK0_NVF_16 = 16;
static const uint32_t CS_SM1_MCP_MISC_CERR_MASK0_NVF_17 = 17;
static const uint32_t CS_SM1_MCP_MISC_CERR_MASK0_NVF_18 = 18;
static const uint32_t CS_SM1_MCP_MISC_CERR_MASK0_NVF_19 = 19;
static const uint32_t CS_SM1_MCP_MISC_CERR_MASK0_ASBE_0 = 20;
static const uint32_t CS_SM1_MCP_MISC_CERR_MASK0_ASBE_1 = 21;
static const uint32_t CS_SM1_MCP_MISC_CERR_MASK0_ASBE_2 = 22;
static const uint32_t CS_SM1_MCP_MISC_CERR_MASK0_ASBE_3 = 23;
static const uint32_t CS_SM1_MCP_MISC_CERR_MASK0_ASBE_4 = 24;
static const uint32_t CS_SM1_MCP_MISC_CERR_MASK0_ASBE_5 = 25;
static const uint32_t CS_SM1_MCP_MISC_CERR_MASK0_ASBE_6 = 26;
static const uint32_t CS_SM1_MCP_MISC_CERR_MASK0_ASBE_7 = 27;
static const uint32_t CS_SM1_MCP_MISC_CERR_MASK0_PBR_0 = 28;
static const uint32_t CS_SM1_MCP_MISC_CERR_MASK0_PBR_1 = 29;
static const uint32_t CS_SM1_MCP_MISC_CERR_MASK0_PBR_2 = 30;
static const uint32_t CS_SM1_MCP_MISC_CERR_MASK0_PBR_3 = 31;
static const uint32_t CS_SM1_MCP_MISC_CERR_MASK0_PBR_4 = 32;
static const uint32_t CS_SM1_MCP_MISC_CERR_MASK0_PBR_5 = 33;
static const uint32_t CS_SM1_MCP_MISC_CERR_MASK0_PBR_6 = 34;
static const uint32_t CS_SM1_MCP_MISC_CERR_MASK0_PBR_7 = 35;
static const uint32_t CS_SM1_MCP_MISC_CERR_MASK0_REG_0 = 36;
static const uint32_t CS_SM1_MCP_MISC_CERR_MASK0_REG_1 = 37;
static const uint32_t CS_SM1_MCP_MISC_CERR_MASK0_REG_2 = 38;
static const uint32_t CS_SM1_MCP_MISC_CERR_MASK0_REG_3 = 39;
static const uint32_t CS_SM1_MCP_MISC_CERR_MASK0_OCR_0 = 40;
static const uint32_t CS_SM1_MCP_MISC_CERR_MASK0_OCR_1 = 41;
static const uint32_t CS_SM1_MCP_MISC_CERR_MASK0_OCR_2 = 42;
static const uint32_t CS_SM1_MCP_MISC_CERR_MASK0_OCR_3 = 43;
static const uint32_t CS_SM1_MCP_MISC_CERR_MASK0_OCR_4 = 44;
static const uint32_t CS_SM1_MCP_MISC_CERR_MASK0_OCR_5 = 45;
static const uint32_t CS_SM1_MCP_MISC_CERR_MASK0_OCR_6 = 46;
static const uint32_t CS_SM1_MCP_MISC_CERR_MASK0_OCR_7 = 47;
static const uint32_t CS_SM1_MCP_MISC_CERR_MASK0_OCR_8 = 48;
static const uint32_t CS_SM1_MCP_MISC_CERR_MASK0_OCR_9 = 49;
static const uint32_t CS_SM1_MCP_MISC_CERR_MASK0_OCR_10 = 50;
static const uint32_t CS_SM1_MCP_MISC_CERR_MASK0_OCR_11 = 51;
static const uint32_t CS_SM1_MCP_MISC_CERR_MASK0_OCR_12 = 52;
static const uint32_t CS_SM1_MCP_MISC_CERR_MASK0_OCR_13 = 53;
static const uint32_t CS_SM1_MCP_MISC_CERR_MASK0_OCR_14 = 54;
static const uint32_t CS_SM1_MCP_MISC_CERR_MASK0_OCR_15 = 55;
//<< [CS_SM1_MCP_MISC_CERR_MASK0]
// pau/reg00012.H

//>> [CS_SM1_SNP_MISC_CERR_MESSAGE1]
static const uint64_t CS_SM1_SNP_MISC_CERR_MESSAGE1 = 0x100108b1ull;

static const uint32_t CS_SM1_SNP_MISC_CERR_MESSAGE1_CERR_MESSAGE_BITS1 = 0;
static const uint32_t CS_SM1_SNP_MISC_CERR_MESSAGE1_CERR_MESSAGE_BITS1_LEN = 64;
//<< [CS_SM1_SNP_MISC_CERR_MESSAGE1]
// pau/reg00012.H

//>> [CS_SM1_SNP_MISC_CONFIG_RELAXED_SRC3]
static const uint64_t CS_SM1_SNP_MISC_CONFIG_RELAXED_SRC3 = 0x100108a1ull;

static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_SRC3_TAG = 0;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_SRC3_TAG_LEN = 14;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_SRC3_TAGMASK = 14;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_SRC3_TAGMASK_LEN = 14;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_SRC3_MASK_PAU = 28;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_SRC3_MASK_PCIE = 29;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_SRC3_MASK_L2L3 = 30;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_SRC3_RESERVED1 = 31;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_SRC3_RDSTART = 32;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_SRC3_RDSTART_LEN = 8;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_SRC3_RDEND = 40;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_SRC3_RDEND_LEN = 8;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_SRC3_WRSTART = 48;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_SRC3_WRSTART_LEN = 8;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_SRC3_WREND = 56;
static const uint32_t CS_SM1_SNP_MISC_CONFIG_RELAXED_SRC3_WREND_LEN = 8;
//<< [CS_SM1_SNP_MISC_CONFIG_RELAXED_SRC3]
// pau/reg00012.H

//>> [CS_SM1_SNP_MISC_DEBUG1_CONFIG]
static const uint64_t CS_SM1_SNP_MISC_DEBUG1_CONFIG = 0x100108baull;

static const uint32_t CS_SM1_SNP_MISC_DEBUG1_CONFIG_POD0 = 0;
static const uint32_t CS_SM1_SNP_MISC_DEBUG1_CONFIG_POD0_LEN = 5;
static const uint32_t CS_SM1_SNP_MISC_DEBUG1_CONFIG_POD1 = 5;
static const uint32_t CS_SM1_SNP_MISC_DEBUG1_CONFIG_POD1_LEN = 5;
static const uint32_t CS_SM1_SNP_MISC_DEBUG1_CONFIG_POD2 = 10;
static const uint32_t CS_SM1_SNP_MISC_DEBUG1_CONFIG_POD2_LEN = 5;
static const uint32_t CS_SM1_SNP_MISC_DEBUG1_CONFIG_POD3 = 15;
static const uint32_t CS_SM1_SNP_MISC_DEBUG1_CONFIG_POD3_LEN = 5;
static const uint32_t CS_SM1_SNP_MISC_DEBUG1_CONFIG_POD4 = 20;
static const uint32_t CS_SM1_SNP_MISC_DEBUG1_CONFIG_POD4_LEN = 5;
static const uint32_t CS_SM1_SNP_MISC_DEBUG1_CONFIG_POD5 = 25;
static const uint32_t CS_SM1_SNP_MISC_DEBUG1_CONFIG_POD5_LEN = 5;
static const uint32_t CS_SM1_SNP_MISC_DEBUG1_CONFIG_POD6 = 30;
static const uint32_t CS_SM1_SNP_MISC_DEBUG1_CONFIG_POD6_LEN = 5;
static const uint32_t CS_SM1_SNP_MISC_DEBUG1_CONFIG_POD7 = 35;
static const uint32_t CS_SM1_SNP_MISC_DEBUG1_CONFIG_POD7_LEN = 5;
static const uint32_t CS_SM1_SNP_MISC_DEBUG1_CONFIG_POD8 = 40;
static const uint32_t CS_SM1_SNP_MISC_DEBUG1_CONFIG_POD8_LEN = 5;
static const uint32_t CS_SM1_SNP_MISC_DEBUG1_CONFIG_POD9 = 45;
static const uint32_t CS_SM1_SNP_MISC_DEBUG1_CONFIG_POD9_LEN = 5;
static const uint32_t CS_SM1_SNP_MISC_DEBUG1_CONFIG_POD10 = 50;
static const uint32_t CS_SM1_SNP_MISC_DEBUG1_CONFIG_POD10_LEN = 5;
static const uint32_t CS_SM1_SNP_MISC_DEBUG1_CONFIG_RESERVED1 = 55;
static const uint32_t CS_SM1_SNP_MISC_DEBUG1_CONFIG_RESERVED1_LEN = 8;
static const uint32_t CS_SM1_SNP_MISC_DEBUG1_CONFIG_ACT = 63;
//<< [CS_SM1_SNP_MISC_DEBUG1_CONFIG]
// pau/reg00012.H

//>> [CS_SM1_SNP_MISC_PERF_CONFIG]
static const uint64_t CS_SM1_SNP_MISC_PERF_CONFIG = 0x100108aeull;

static const uint32_t CS_SM1_SNP_MISC_PERF_CONFIG_EVENT0 = 0;
static const uint32_t CS_SM1_SNP_MISC_PERF_CONFIG_EVENT0_LEN = 8;
static const uint32_t CS_SM1_SNP_MISC_PERF_CONFIG_EVENT1 = 8;
static const uint32_t CS_SM1_SNP_MISC_PERF_CONFIG_EVENT1_LEN = 8;
static const uint32_t CS_SM1_SNP_MISC_PERF_CONFIG_EVENT2 = 16;
static const uint32_t CS_SM1_SNP_MISC_PERF_CONFIG_EVENT2_LEN = 8;
static const uint32_t CS_SM1_SNP_MISC_PERF_CONFIG_EVENT3 = 24;
static const uint32_t CS_SM1_SNP_MISC_PERF_CONFIG_EVENT3_LEN = 8;
static const uint32_t CS_SM1_SNP_MISC_PERF_CONFIG_RESERVED2 = 32;
static const uint32_t CS_SM1_SNP_MISC_PERF_CONFIG_RESERVED2_LEN = 3;
static const uint32_t CS_SM1_SNP_MISC_PERF_CONFIG_ACT = 35;
//<< [CS_SM1_SNP_MISC_PERF_CONFIG]
// pau/reg00012.H

//>> [CS_SM1_SNP_MISC_PERF_MASK_CONFIG]
static const uint64_t CS_SM1_SNP_MISC_PERF_MASK_CONFIG = 0x100108b8ull;

static const uint32_t CS_SM1_SNP_MISC_PERF_MASK_CONFIG_ALLOC_CLASS = 0;
static const uint32_t CS_SM1_SNP_MISC_PERF_MASK_CONFIG_ALLOC_CLASS_LEN = 5;
static const uint32_t CS_SM1_SNP_MISC_PERF_MASK_CONFIG_TTYPE = 5;
static const uint32_t CS_SM1_SNP_MISC_PERF_MASK_CONFIG_TTYPE_LEN = 12;
static const uint32_t CS_SM1_SNP_MISC_PERF_MASK_CONFIG_TSIZE = 17;
static const uint32_t CS_SM1_SNP_MISC_PERF_MASK_CONFIG_TSIZE_LEN = 8;
static const uint32_t CS_SM1_SNP_MISC_PERF_MASK_CONFIG_NVBE = 25;
static const uint32_t CS_SM1_SNP_MISC_PERF_MASK_CONFIG_UT = 26;
static const uint32_t CS_SM1_SNP_MISC_PERF_MASK_CONFIG_ATYPE = 27;
static const uint32_t CS_SM1_SNP_MISC_PERF_MASK_CONFIG_ATYPE_LEN = 7;
static const uint32_t CS_SM1_SNP_MISC_PERF_MASK_CONFIG_ALLOC = 34;
static const uint32_t CS_SM1_SNP_MISC_PERF_MASK_CONFIG_ALLOC_LEN = 6;
//<< [CS_SM1_SNP_MISC_PERF_MASK_CONFIG]
// pau/reg00012.H

//>> [CS_SM2_MCP_MISC_CERR_MESSAGE2]
static const uint64_t CS_SM2_MCP_MISC_CERR_MESSAGE2 = 0x100108c8ull;

static const uint32_t CS_SM2_MCP_MISC_CERR_MESSAGE2_CERR_MESSAGE_BITS2 = 0;
static const uint32_t CS_SM2_MCP_MISC_CERR_MESSAGE2_CERR_MESSAGE_BITS2_LEN = 64;
//<< [CS_SM2_MCP_MISC_CERR_MESSAGE2]
// pau/reg00012.H

//>> [CS_SM2_MCP_MISC_EPSILON_CONFIG]
static const uint64_t CS_SM2_MCP_MISC_EPSILON_CONFIG = 0x100108c2ull;

static const uint32_t CS_SM2_MCP_MISC_EPSILON_CONFIG_RATE = 0;
static const uint32_t CS_SM2_MCP_MISC_EPSILON_CONFIG_RATE_LEN = 4;
static const uint32_t CS_SM2_MCP_MISC_EPSILON_CONFIG_W0_COUNT = 4;
static const uint32_t CS_SM2_MCP_MISC_EPSILON_CONFIG_W0_COUNT_LEN = 12;
static const uint32_t CS_SM2_MCP_MISC_EPSILON_CONFIG_W1_COUNT = 16;
static const uint32_t CS_SM2_MCP_MISC_EPSILON_CONFIG_W1_COUNT_LEN = 12;
static const uint32_t CS_SM2_MCP_MISC_EPSILON_CONFIG_R0_COUNT = 28;
static const uint32_t CS_SM2_MCP_MISC_EPSILON_CONFIG_R0_COUNT_LEN = 12;
static const uint32_t CS_SM2_MCP_MISC_EPSILON_CONFIG_R1_COUNT = 40;
static const uint32_t CS_SM2_MCP_MISC_EPSILON_CONFIG_R1_COUNT_LEN = 12;
static const uint32_t CS_SM2_MCP_MISC_EPSILON_CONFIG_R2_COUNT = 52;
static const uint32_t CS_SM2_MCP_MISC_EPSILON_CONFIG_R2_COUNT_LEN = 12;
//<< [CS_SM2_MCP_MISC_EPSILON_CONFIG]
// pau/reg00012.H

//>> [CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0]
static const uint64_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0 = 0x10010906ull;

static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_CL_DMA_W = 0;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_CL_DMA_W_HP = 1;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_CL_DMA_INJ = 2;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_PR_DMA_INJ = 3;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_DMA_PR_W = 4;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_CL_RD_NC_F0 = 5;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMW_CAS_IMAX_U = 6;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMW_CAS_IMAX_S = 7;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMW_CAS_IMIN_U = 8;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMW_CAS_IMIN_S = 9;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMW_ADD = 10;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMW_AND = 11;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMW_OR = 12;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMW_XOR = 13;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMWF_CAS_IMAX_U = 14;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMWF_CAS_IMAX_S = 15;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMWF_CAS_IMIN_U = 16;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMWF_CAS_IMIN_S = 17;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMWF_ADD = 18;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMWF_AND = 19;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMWF_OR = 20;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMWF_XOR = 21;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMWF_CAS_E = 22;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMWF_CAS_U = 23;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMW_CAS_T = 24;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMWF_CAS_NE = 25;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMWF_INC_B = 26;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMWF_INC_E = 27;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_CMD_ARMWF_DEC_B = 28;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_RESERVED1 = 29;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_RESERVED1_LEN = 3;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE0_WRENA = 32;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE0_RDENA = 33;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE0_AWENA = 34;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE0_ARENA = 35;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE1_WRENA = 36;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE1_RDENA = 37;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE1_AWENA = 38;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE1_ARENA = 39;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE2_WRENA = 40;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE2_RDENA = 41;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE2_AWENA = 42;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE2_ARENA = 43;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE3_WRENA = 44;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE3_RDENA = 45;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE3_AWENA = 46;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE3_ARENA = 47;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE4_WRENA = 48;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE4_RDENA = 49;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE4_AWENA = 50;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE4_ARENA = 51;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE5_WRENA = 52;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE5_RDENA = 53;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE5_AWENA = 54;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE5_ARENA = 55;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE6_WRENA = 56;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE6_RDENA = 57;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE6_AWENA = 58;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE6_ARENA = 59;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE7_WRENA = 60;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE7_RDENA = 61;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE7_AWENA = 62;
static const uint32_t CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0_SOURCE7_ARENA = 63;
//<< [CS_SM2_SNP_MISC_CONFIG_RELAXED_BRK0]
// pau/reg00012.H

//>> [CS_SM2_SNP_MISC_PERF_CONFIG]
static const uint64_t CS_SM2_SNP_MISC_PERF_CONFIG = 0x1001090eull;

static const uint32_t CS_SM2_SNP_MISC_PERF_CONFIG_EVENT0 = 0;
static const uint32_t CS_SM2_SNP_MISC_PERF_CONFIG_EVENT0_LEN = 8;
static const uint32_t CS_SM2_SNP_MISC_PERF_CONFIG_EVENT1 = 8;
static const uint32_t CS_SM2_SNP_MISC_PERF_CONFIG_EVENT1_LEN = 8;
static const uint32_t CS_SM2_SNP_MISC_PERF_CONFIG_EVENT2 = 16;
static const uint32_t CS_SM2_SNP_MISC_PERF_CONFIG_EVENT2_LEN = 8;
static const uint32_t CS_SM2_SNP_MISC_PERF_CONFIG_EVENT3 = 24;
static const uint32_t CS_SM2_SNP_MISC_PERF_CONFIG_EVENT3_LEN = 8;
static const uint32_t CS_SM2_SNP_MISC_PERF_CONFIG_RESERVED2 = 32;
static const uint32_t CS_SM2_SNP_MISC_PERF_CONFIG_RESERVED2_LEN = 3;
static const uint32_t CS_SM2_SNP_MISC_PERF_CONFIG_ACT = 35;
//<< [CS_SM2_SNP_MISC_PERF_CONFIG]
// pau/reg00012.H

//>> [CS_SM3_MCP_MISC_CERR_HOLD2]
static const uint64_t CS_SM3_MCP_MISC_CERR_HOLD2 = 0x10010937ull;

static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_0 = 0;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_1 = 1;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_2 = 2;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_3 = 3;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_4 = 4;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_5 = 5;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_6 = 6;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_7 = 7;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_8 = 8;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_9 = 9;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_10 = 10;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_11 = 11;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_12 = 12;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_13 = 13;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_14 = 14;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_15 = 15;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_16 = 16;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_17 = 17;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_18 = 18;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_19 = 19;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_20 = 20;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_21 = 21;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_22 = 22;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_23 = 23;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_24 = 24;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_25 = 25;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_26 = 26;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_27 = 27;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_28 = 28;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_29 = 29;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_30 = 30;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_31 = 31;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_32 = 32;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_33 = 33;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_34 = 34;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_35 = 35;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_36 = 36;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_37 = 37;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_38 = 38;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_39 = 39;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_40 = 40;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_41 = 41;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_42 = 42;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_43 = 43;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_44 = 44;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_45 = 45;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_46 = 46;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_47 = 47;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_48 = 48;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_49 = 49;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_50 = 50;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_51 = 51;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_52 = 52;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_53 = 53;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_54 = 54;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_55 = 55;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_56 = 56;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_57 = 57;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_58 = 58;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_59 = 59;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_60 = 60;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_61 = 61;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_62 = 62;
static const uint32_t CS_SM3_MCP_MISC_CERR_HOLD2_63 = 63;
//<< [CS_SM3_MCP_MISC_CERR_HOLD2]
// pau/reg00012.H

//>> [CS_SM3_MCP_MISC_CONFIG1]
static const uint64_t CS_SM3_MCP_MISC_CONFIG1 = 0x10010921ull;

static const uint32_t CS_SM3_MCP_MISC_CONFIG1_RANDOM_BACKOFF_DUR_MASK = 0;
static const uint32_t CS_SM3_MCP_MISC_CONFIG1_RANDOM_BACKOFF_DUR_MASK_LEN = 4;
static const uint32_t CS_SM3_MCP_MISC_CONFIG1_CHGRATE_HANG_SLOWDOWN_REQ = 4;
static const uint32_t CS_SM3_MCP_MISC_CONFIG1_CHGRATE_HANG_SLOWDOWN_REQ_LEN = 4;
static const uint32_t CS_SM3_MCP_MISC_CONFIG1_CHGRATE_HANG_SLOWDOWN_CST = 8;
static const uint32_t CS_SM3_MCP_MISC_CONFIG1_CHGRATE_HANG_SLOWDOWN_CST_LEN = 4;
static const uint32_t CS_SM3_MCP_MISC_CONFIG1_CHGRATE_HANG_SLOWDOWN_PRB = 12;
static const uint32_t CS_SM3_MCP_MISC_CONFIG1_CHGRATE_HANG_SLOWDOWN_PRB_LEN = 4;
static const uint32_t CS_SM3_MCP_MISC_CONFIG1_EPSILON_WLN_COUNT = 16;
static const uint32_t CS_SM3_MCP_MISC_CONFIG1_EPSILON_WLN_COUNT_LEN = 12;
static const uint32_t CS_SM3_MCP_MISC_CONFIG1_1_RESERVED2 = 28;
static const uint32_t CS_SM3_MCP_MISC_CONFIG1_1_RESERVED2_LEN = 7;
static const uint32_t CS_SM3_MCP_MISC_CONFIG1_PCKT_LONG_CL_DMA_INJ = 35;
static const uint32_t CS_SM3_MCP_MISC_CONFIG1_PCKT_LONG_PR_DMA_INJ = 36;
static const uint32_t CS_SM3_MCP_MISC_CONFIG1_PCKT_LONG_MIN_COUNT = 37;
static const uint32_t CS_SM3_MCP_MISC_CONFIG1_PCKT_LONG_MIN_COUNT_LEN = 6;
static const uint32_t CS_SM3_MCP_MISC_CONFIG1_PCKT_LONG_USES_HANG = 43;
static const uint32_t CS_SM3_MCP_MISC_CONFIG1_DONT_RETRY_LCO_LONG = 44;
static const uint32_t CS_SM3_MCP_MISC_CONFIG1_DONT_RETRY_LCO_LONG_STRESSED = 45;
static const uint32_t CS_SM3_MCP_MISC_CONFIG1_DONT_RETRY_LCO_SHORT = 46;
static const uint32_t CS_SM3_MCP_MISC_CONFIG1_DONT_RETRY_LCO_SHORT_STRESSED = 47;
static const uint32_t CS_SM3_MCP_MISC_CONFIG1_STOP_ASB_AT_LN_SCOPE = 48;
static const uint32_t CS_SM3_MCP_MISC_CONFIG1_STOP_ASB_AT_G_SCOPE = 49;
static const uint32_t CS_SM3_MCP_MISC_CONFIG1_INITIAL_HPC_PROBE_PRIORITY = 50;
static const uint32_t CS_SM3_MCP_MISC_CONFIG1_NVLINK_P10P10_MODE = 51;
static const uint32_t CS_SM3_MCP_MISC_CONFIG1_HANG_ON_ADDRESS_ERRORS = 52;
static const uint32_t CS_SM3_MCP_MISC_CONFIG1_1_RESERVED = 53;
static const uint32_t CS_SM3_MCP_MISC_CONFIG1_1_RESERVED_LEN = 11;
//<< [CS_SM3_MCP_MISC_CONFIG1]
// pau/reg00012.H

//>> [CS_SM3_MCP_MISC_DEBUG3_CONFIG]
static const uint64_t CS_SM3_MCP_MISC_DEBUG3_CONFIG = 0x1001093cull;

static const uint32_t CS_SM3_MCP_MISC_DEBUG3_CONFIG_BYTE0 = 0;
static const uint32_t CS_SM3_MCP_MISC_DEBUG3_CONFIG_BYTE0_LEN = 7;
static const uint32_t CS_SM3_MCP_MISC_DEBUG3_CONFIG_BYTE1 = 7;
static const uint32_t CS_SM3_MCP_MISC_DEBUG3_CONFIG_BYTE1_LEN = 7;
static const uint32_t CS_SM3_MCP_MISC_DEBUG3_CONFIG_BYTE2 = 14;
static const uint32_t CS_SM3_MCP_MISC_DEBUG3_CONFIG_BYTE2_LEN = 7;
static const uint32_t CS_SM3_MCP_MISC_DEBUG3_CONFIG_BYTE3 = 21;
static const uint32_t CS_SM3_MCP_MISC_DEBUG3_CONFIG_BYTE3_LEN = 7;
static const uint32_t CS_SM3_MCP_MISC_DEBUG3_CONFIG_BYTE4 = 28;
static const uint32_t CS_SM3_MCP_MISC_DEBUG3_CONFIG_BYTE4_LEN = 7;
static const uint32_t CS_SM3_MCP_MISC_DEBUG3_CONFIG_BYTE5 = 35;
static const uint32_t CS_SM3_MCP_MISC_DEBUG3_CONFIG_BYTE5_LEN = 7;
static const uint32_t CS_SM3_MCP_MISC_DEBUG3_CONFIG_BYTE6 = 42;
static const uint32_t CS_SM3_MCP_MISC_DEBUG3_CONFIG_BYTE6_LEN = 7;
static const uint32_t CS_SM3_MCP_MISC_DEBUG3_CONFIG_BYTE7 = 49;
static const uint32_t CS_SM3_MCP_MISC_DEBUG3_CONFIG_BYTE7_LEN = 7;
static const uint32_t CS_SM3_MCP_MISC_DEBUG3_CONFIG_BYTE8 = 56;
static const uint32_t CS_SM3_MCP_MISC_DEBUG3_CONFIG_BYTE8_LEN = 7;
static const uint32_t CS_SM3_MCP_MISC_DEBUG3_CONFIG_ACT = 63;
//<< [CS_SM3_MCP_MISC_DEBUG3_CONFIG]
// pau/reg00012.H

//>> [CS_SM3_SNP_MISC_CONFIG_RELAXED_SRC3]
static const uint64_t CS_SM3_SNP_MISC_CONFIG_RELAXED_SRC3 = 0x10010961ull;

static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_SRC3_TAG = 0;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_SRC3_TAG_LEN = 14;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_SRC3_TAGMASK = 14;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_SRC3_TAGMASK_LEN = 14;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_SRC3_MASK_PAU = 28;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_SRC3_MASK_PCIE = 29;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_SRC3_MASK_L2L3 = 30;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_SRC3_RESERVED1 = 31;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_SRC3_RDSTART = 32;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_SRC3_RDSTART_LEN = 8;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_SRC3_RDEND = 40;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_SRC3_RDEND_LEN = 8;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_SRC3_WRSTART = 48;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_SRC3_WRSTART_LEN = 8;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_SRC3_WREND = 56;
static const uint32_t CS_SM3_SNP_MISC_CONFIG_RELAXED_SRC3_WREND_LEN = 8;
//<< [CS_SM3_SNP_MISC_CONFIG_RELAXED_SRC3]
// pau/reg00012.H

//>> [CS_SM3_SNP_MISC_PERF_CONFIG]
static const uint64_t CS_SM3_SNP_MISC_PERF_CONFIG = 0x1001096eull;

static const uint32_t CS_SM3_SNP_MISC_PERF_CONFIG_EVENT0 = 0;
static const uint32_t CS_SM3_SNP_MISC_PERF_CONFIG_EVENT0_LEN = 8;
static const uint32_t CS_SM3_SNP_MISC_PERF_CONFIG_EVENT1 = 8;
static const uint32_t CS_SM3_SNP_MISC_PERF_CONFIG_EVENT1_LEN = 8;
static const uint32_t CS_SM3_SNP_MISC_PERF_CONFIG_EVENT2 = 16;
static const uint32_t CS_SM3_SNP_MISC_PERF_CONFIG_EVENT2_LEN = 8;
static const uint32_t CS_SM3_SNP_MISC_PERF_CONFIG_EVENT3 = 24;
static const uint32_t CS_SM3_SNP_MISC_PERF_CONFIG_EVENT3_LEN = 8;
static const uint32_t CS_SM3_SNP_MISC_PERF_CONFIG_RESERVED2 = 32;
static const uint32_t CS_SM3_SNP_MISC_PERF_CONFIG_RESERVED2_LEN = 3;
static const uint32_t CS_SM3_SNP_MISC_PERF_CONFIG_ACT = 35;
//<< [CS_SM3_SNP_MISC_PERF_CONFIG]
// pau/reg00012.H

//>> [CS_SM3_SNP_MISC_TOPOLOGY_TABLE0]
static const uint64_t CS_SM3_SNP_MISC_TOPOLOGY_TABLE0 = 0x1001097cull;

static const uint32_t CS_SM3_SNP_MISC_TOPOLOGY_TABLE0_ABLE_0_7 = 0;
static const uint32_t CS_SM3_SNP_MISC_TOPOLOGY_TABLE0_ABLE_0_7_LEN = 8;
static const uint32_t CS_SM3_SNP_MISC_TOPOLOGY_TABLE0_TRY0 = 8;
static const uint32_t CS_SM3_SNP_MISC_TOPOLOGY_TABLE0_TRY0_LEN = 4;
static const uint32_t CS_SM3_SNP_MISC_TOPOLOGY_TABLE0_TRY1 = 12;
static const uint32_t CS_SM3_SNP_MISC_TOPOLOGY_TABLE0_TRY1_LEN = 4;
static const uint32_t CS_SM3_SNP_MISC_TOPOLOGY_TABLE0_TRY2 = 16;
static const uint32_t CS_SM3_SNP_MISC_TOPOLOGY_TABLE0_TRY2_LEN = 4;
static const uint32_t CS_SM3_SNP_MISC_TOPOLOGY_TABLE0_TRY3 = 20;
static const uint32_t CS_SM3_SNP_MISC_TOPOLOGY_TABLE0_TRY3_LEN = 4;
static const uint32_t CS_SM3_SNP_MISC_TOPOLOGY_TABLE0_TRY4 = 24;
static const uint32_t CS_SM3_SNP_MISC_TOPOLOGY_TABLE0_TRY4_LEN = 4;
static const uint32_t CS_SM3_SNP_MISC_TOPOLOGY_TABLE0_TRY5 = 28;
static const uint32_t CS_SM3_SNP_MISC_TOPOLOGY_TABLE0_TRY5_LEN = 4;
static const uint32_t CS_SM3_SNP_MISC_TOPOLOGY_TABLE0_TRY6 = 32;
static const uint32_t CS_SM3_SNP_MISC_TOPOLOGY_TABLE0_TRY6_LEN = 4;
static const uint32_t CS_SM3_SNP_MISC_TOPOLOGY_TABLE0_TRY7 = 36;
static const uint32_t CS_SM3_SNP_MISC_TOPOLOGY_TABLE0_TRY7_LEN = 4;
//<< [CS_SM3_SNP_MISC_TOPOLOGY_TABLE0]
// pau/reg00012.H

//>> [MISC_REGS_FREEZE_0_CONFIG]
static const uint64_t MISC_REGS_FREEZE_0_CONFIG = 0x10010b38ull;

static const uint32_t MISC_REGS_FREEZE_0_CONFIG_CONFIG_FREEZE_0 = 0;
static const uint32_t MISC_REGS_FREEZE_0_CONFIG_CONFIG_FREEZE_0_LEN = 64;
//<< [MISC_REGS_FREEZE_0_CONFIG]
// pau/reg00012.H

//>> [MISC_REGS_INT_LOG_0_PE0]
static const uint64_t MISC_REGS_INT_LOG_0_PE0 = 0x10010b90ull;

static const uint32_t MISC_REGS_INT_LOG_0_PE0_VLD = 0;
static const uint32_t MISC_REGS_INT_LOG_0_PE0_LVL = 1;
static const uint32_t MISC_REGS_INT_LOG_0_PE0_LVL_LEN = 60;
static const uint32_t MISC_REGS_INT_LOG_0_PE0_RSVD0 = 61;
static const uint32_t MISC_REGS_INT_LOG_0_PE0_RSVD0_LEN = 3;
//<< [MISC_REGS_INT_LOG_0_PE0]
// pau/reg00012.H

//>> [MISC_REGS_INT_LOG_0_PE12]
static const uint64_t MISC_REGS_INT_LOG_0_PE12 = 0x10010b9cull;

static const uint32_t MISC_REGS_INT_LOG_0_PE12_VLD = 0;
static const uint32_t MISC_REGS_INT_LOG_0_PE12_LVL = 1;
static const uint32_t MISC_REGS_INT_LOG_0_PE12_LVL_LEN = 60;
static const uint32_t MISC_REGS_INT_LOG_0_PE12_RSVD0 = 61;
static const uint32_t MISC_REGS_INT_LOG_0_PE12_RSVD0_LEN = 3;
//<< [MISC_REGS_INT_LOG_0_PE12]
// pau/reg00012.H

//>> [MISC_REGS_INT_LOG_1_PE0]
static const uint64_t MISC_REGS_INT_LOG_1_PE0 = 0x10010ba0ull;

static const uint32_t MISC_REGS_INT_LOG_1_PE0_VLD = 0;
static const uint32_t MISC_REGS_INT_LOG_1_PE0_DETAIL = 1;
static const uint32_t MISC_REGS_INT_LOG_1_PE0_DETAIL_LEN = 32;
static const uint32_t MISC_REGS_INT_LOG_1_PE0_CQ = 33;
static const uint32_t MISC_REGS_INT_LOG_1_PE0_CQ_LEN = 24;
static const uint32_t MISC_REGS_INT_LOG_1_PE0_RSVD0 = 57;
static const uint32_t MISC_REGS_INT_LOG_1_PE0_RSVD0_LEN = 7;
//<< [MISC_REGS_INT_LOG_1_PE0]
// pau/reg00012.H

//>> [MISC_REGS_INT_LOG_1_PE14]
static const uint64_t MISC_REGS_INT_LOG_1_PE14 = 0x10010baeull;

static const uint32_t MISC_REGS_INT_LOG_1_PE14_VLD = 0;
static const uint32_t MISC_REGS_INT_LOG_1_PE14_DETAIL = 1;
static const uint32_t MISC_REGS_INT_LOG_1_PE14_DETAIL_LEN = 32;
static const uint32_t MISC_REGS_INT_LOG_1_PE14_CQ = 33;
static const uint32_t MISC_REGS_INT_LOG_1_PE14_CQ_LEN = 24;
static const uint32_t MISC_REGS_INT_LOG_1_PE14_RSVD0 = 57;
static const uint32_t MISC_REGS_INT_LOG_1_PE14_RSVD0_LEN = 7;
//<< [MISC_REGS_INT_LOG_1_PE14]
// pau/reg00012.H

//>> [MISC_REGS_PESTB_ADDR_PE0]
static const uint64_t MISC_REGS_PESTB_ADDR_PE0 = 0x10010b80ull;

static const uint32_t MISC_REGS_PESTB_ADDR_PE0_DMA_STOPPED_STATE_ADDR_PE0 = 0;
static const uint32_t MISC_REGS_PESTB_ADDR_PE0_DMA_STOPPED_STATE_ADDR_PE0_LEN = 37;
//<< [MISC_REGS_PESTB_ADDR_PE0]
// pau/reg00012.H

//>> [MISC_REGS_PESTB_ADDR_PE15]
static const uint64_t MISC_REGS_PESTB_ADDR_PE15 = 0x10010b8full;

static const uint32_t MISC_REGS_PESTB_ADDR_PE15_DMA_STOPPED_STATE_ADDR_PE15 = 0;
static const uint32_t MISC_REGS_PESTB_ADDR_PE15_DMA_STOPPED_STATE_ADDR_PE15_LEN = 37;
//<< [MISC_REGS_PESTB_ADDR_PE15]
// pau/reg00012.H

//>> [MISC_REGS_PESTB_DATA_PE15]
static const uint64_t MISC_REGS_PESTB_DATA_PE15 = 0x10010b7full;

static const uint32_t MISC_REGS_PESTB_DATA_PE15_DMA_STOPPED_STATE_PE15 = 0;
//<< [MISC_REGS_PESTB_DATA_PE15]
// pau/reg00012.H

//>> [MISC_REGS_PESTB_DATA_PE3]
static const uint64_t MISC_REGS_PESTB_DATA_PE3 = 0x10010b73ull;

static const uint32_t MISC_REGS_PESTB_DATA_PE3_DMA_STOPPED_STATE_PE3 = 0;
//<< [MISC_REGS_PESTB_DATA_PE3]
// pau/reg00012.H

//>> [OTL0_MISC_C_ERR_RPT_MASK1]
static const uint64_t OTL0_MISC_C_ERR_RPT_MASK1 = 0x10010a37ull;

static const uint32_t OTL0_MISC_C_ERR_RPT_MASK1_00 = 0;
static const uint32_t OTL0_MISC_C_ERR_RPT_MASK1_01 = 1;
static const uint32_t OTL0_MISC_C_ERR_RPT_MASK1_02 = 2;
static const uint32_t OTL0_MISC_C_ERR_RPT_MASK1_03 = 3;
static const uint32_t OTL0_MISC_C_ERR_RPT_MASK1_04 = 4;
static const uint32_t OTL0_MISC_C_ERR_RPT_MASK1_05 = 5;
static const uint32_t OTL0_MISC_C_ERR_RPT_MASK1_06 = 6;
static const uint32_t OTL0_MISC_C_ERR_RPT_MASK1_07 = 7;
static const uint32_t OTL0_MISC_C_ERR_RPT_MASK1_08 = 8;
static const uint32_t OTL0_MISC_C_ERR_RPT_MASK1_09 = 9;
static const uint32_t OTL0_MISC_C_ERR_RPT_MASK1_10 = 10;
static const uint32_t OTL0_MISC_C_ERR_RPT_MASK1_11 = 11;
static const uint32_t OTL0_MISC_C_ERR_RPT_MASK1_12 = 12;
static const uint32_t OTL0_MISC_C_ERR_RPT_MASK1_13 = 13;
static const uint32_t OTL0_MISC_C_ERR_RPT_MASK1_14 = 14;
static const uint32_t OTL0_MISC_C_ERR_RPT_MASK1_15 = 15;
static const uint32_t OTL0_MISC_C_ERR_RPT_MASK1_16 = 16;
static const uint32_t OTL0_MISC_C_ERR_RPT_MASK1_17 = 17;
static const uint32_t OTL0_MISC_C_ERR_RPT_MASK1_18 = 18;
static const uint32_t OTL0_MISC_C_ERR_RPT_MASK1_19 = 19;
static const uint32_t OTL0_MISC_C_ERR_RPT_MASK1_20 = 20;
static const uint32_t OTL0_MISC_C_ERR_RPT_MASK1_21 = 21;
static const uint32_t OTL0_MISC_C_ERR_RPT_MASK1_22 = 22;
static const uint32_t OTL0_MISC_C_ERR_RPT_MASK1_23 = 23;
static const uint32_t OTL0_MISC_C_ERR_RPT_MASK1_24 = 24;
static const uint32_t OTL0_MISC_C_ERR_RPT_MASK1_25 = 25;
static const uint32_t OTL0_MISC_C_ERR_RPT_MASK1_26 = 26;
static const uint32_t OTL0_MISC_C_ERR_RPT_MASK1_27 = 27;
static const uint32_t OTL0_MISC_C_ERR_RPT_MASK1_28 = 28;
static const uint32_t OTL0_MISC_C_ERR_RPT_MASK1_29 = 29;
static const uint32_t OTL0_MISC_C_ERR_RPT_MASK1_30 = 30;
static const uint32_t OTL0_MISC_C_ERR_RPT_MASK1_31 = 31;
//<< [OTL0_MISC_C_ERR_RPT_MASK1]
// pau/reg00012.H

//>> [OTL0_MISC_PMU_CONTROL0]
static const uint64_t OTL0_MISC_PMU_CONTROL0 = 0x10010a22ull;

static const uint32_t OTL0_MISC_PMU_CONTROL0_ENABLE = 0;
static const uint32_t OTL0_MISC_PMU_CONTROL0_RESETMODE = 1;
static const uint32_t OTL0_MISC_PMU_CONTROL0_FREEZEMODE = 2;
static const uint32_t OTL0_MISC_PMU_CONTROL0_DISABLE_PMISC = 3;
static const uint32_t OTL0_MISC_PMU_CONTROL0_PMISC_MODE = 4;
static const uint32_t OTL0_MISC_PMU_CONTROL0_CASCADE = 5;
static const uint32_t OTL0_MISC_PMU_CONTROL0_CASCADE_LEN = 3;
static const uint32_t OTL0_MISC_PMU_CONTROL0_PRESCALE_C0 = 8;
static const uint32_t OTL0_MISC_PMU_CONTROL0_PRESCALE_C0_LEN = 2;
static const uint32_t OTL0_MISC_PMU_CONTROL0_PRESCALE_C1 = 10;
static const uint32_t OTL0_MISC_PMU_CONTROL0_PRESCALE_C1_LEN = 2;
static const uint32_t OTL0_MISC_PMU_CONTROL0_PRESCALE_C2 = 12;
static const uint32_t OTL0_MISC_PMU_CONTROL0_PRESCALE_C2_LEN = 2;
static const uint32_t OTL0_MISC_PMU_CONTROL0_PRESCALE_C3 = 14;
static const uint32_t OTL0_MISC_PMU_CONTROL0_PRESCALE_C3_LEN = 2;
static const uint32_t OTL0_MISC_PMU_CONTROL0_OPERATION_C0 = 16;
static const uint32_t OTL0_MISC_PMU_CONTROL0_OPERATION_C0_LEN = 2;
static const uint32_t OTL0_MISC_PMU_CONTROL0_OPERATION_C1 = 18;
static const uint32_t OTL0_MISC_PMU_CONTROL0_OPERATION_C1_LEN = 2;
static const uint32_t OTL0_MISC_PMU_CONTROL0_OPERATION_C2 = 20;
static const uint32_t OTL0_MISC_PMU_CONTROL0_OPERATION_C2_LEN = 2;
static const uint32_t OTL0_MISC_PMU_CONTROL0_OPERATION_C3 = 22;
static const uint32_t OTL0_MISC_PMU_CONTROL0_OPERATION_C3_LEN = 2;
static const uint32_t OTL0_MISC_PMU_CONTROL0_EVENTS_C0 = 24;
static const uint32_t OTL0_MISC_PMU_CONTROL0_EVENTS_C0_LEN = 8;
static const uint32_t OTL0_MISC_PMU_CONTROL0_EVENTS_C1 = 32;
static const uint32_t OTL0_MISC_PMU_CONTROL0_EVENTS_C1_LEN = 8;
static const uint32_t OTL0_MISC_PMU_CONTROL0_EVENTS_C2 = 40;
static const uint32_t OTL0_MISC_PMU_CONTROL0_EVENTS_C2_LEN = 8;
static const uint32_t OTL0_MISC_PMU_CONTROL0_EVENTS_C3 = 48;
static const uint32_t OTL0_MISC_PMU_CONTROL0_EVENTS_C3_LEN = 8;
static const uint32_t OTL0_MISC_PMU_CONTROL0_RESERVED0 = 56;
static const uint32_t OTL0_MISC_PMU_CONTROL0_RESERVED0_LEN = 8;
//<< [OTL0_MISC_PMU_CONTROL0]
// pau/reg00012.H

//>> [OTL0_MISC_TLX_CREDIT_STATUS]
static const uint64_t OTL0_MISC_TLX_CREDIT_STATUS = 0x10010a31ull;

static const uint32_t OTL0_MISC_TLX_CREDIT_STATUS_VC0_COUNT = 0;
static const uint32_t OTL0_MISC_TLX_CREDIT_STATUS_VC0_COUNT_LEN = 8;
static const uint32_t OTL0_MISC_TLX_CREDIT_STATUS_VC1_COUNT = 8;
static const uint32_t OTL0_MISC_TLX_CREDIT_STATUS_VC1_COUNT_LEN = 8;
static const uint32_t OTL0_MISC_TLX_CREDIT_STATUS_VC2_COUNT = 16;
static const uint32_t OTL0_MISC_TLX_CREDIT_STATUS_VC2_COUNT_LEN = 8;
static const uint32_t OTL0_MISC_TLX_CREDIT_STATUS_VC3_COUNT = 24;
static const uint32_t OTL0_MISC_TLX_CREDIT_STATUS_VC3_COUNT_LEN = 8;
static const uint32_t OTL0_MISC_TLX_CREDIT_STATUS_DCP0_COUNT = 32;
static const uint32_t OTL0_MISC_TLX_CREDIT_STATUS_DCP0_COUNT_LEN = 8;
static const uint32_t OTL0_MISC_TLX_CREDIT_STATUS_DCP2_COUNT = 40;
static const uint32_t OTL0_MISC_TLX_CREDIT_STATUS_DCP2_COUNT_LEN = 8;
static const uint32_t OTL0_MISC_TLX_CREDIT_STATUS_DCP3_COUNT = 48;
static const uint32_t OTL0_MISC_TLX_CREDIT_STATUS_DCP3_COUNT_LEN = 8;
//<< [OTL0_MISC_TLX_CREDIT_STATUS]
// pau/reg00012.H

//>> [OTL0_MISC_TXI_ERR_INJ]
static const uint64_t OTL0_MISC_TXI_ERR_INJ = 0x10010a35ull;

static const uint32_t OTL0_MISC_TXI_ERR_INJ_CTRL_ERR_INJ_CE = 0;
static const uint32_t OTL0_MISC_TXI_ERR_INJ_CTRL_ERR_INJ_UE = 1;
static const uint32_t OTL0_MISC_TXI_ERR_INJ_DATA_ERR_INJ_CE = 2;
static const uint32_t OTL0_MISC_TXI_ERR_INJ_DATA_ERR_INJ_UE = 3;
static const uint32_t OTL0_MISC_TXI_ERR_INJ_CTRL_ERR_INJ_PEND = 4;
static const uint32_t OTL0_MISC_TXI_ERR_INJ_DATA_ERR_INJ_PEND = 5;
//<< [OTL0_MISC_TXI_ERR_INJ]
// pau/reg00012.H

//>> [OTL1_MISC_CHKSW0]
static const uint64_t OTL1_MISC_CHKSW0 = 0x10010a51ull;

static const uint32_t OTL1_MISC_CHKSW0_INHIBIT_EN = 0;
static const uint32_t OTL1_MISC_CHKSW0_INHIBIT_PACE_ENABLE_CMD = 1;
static const uint32_t OTL1_MISC_CHKSW0_INHIBIT_PACE_ENABLE_CMD_LEN = 3;
static const uint32_t OTL1_MISC_CHKSW0_INHIBIT_PACE_DISABLE_CMD = 4;
static const uint32_t OTL1_MISC_CHKSW0_INHIBIT_PACE_DISABLE_CMD_LEN = 3;
static const uint32_t OTL1_MISC_CHKSW0_INHIBIT_PACE_ENABLE_RESP = 7;
static const uint32_t OTL1_MISC_CHKSW0_INHIBIT_PACE_ENABLE_RESP_LEN = 3;
static const uint32_t OTL1_MISC_CHKSW0_INHIBIT_PACE_DISABLE_RESP = 10;
static const uint32_t OTL1_MISC_CHKSW0_INHIBIT_PACE_DISABLE_RESP_LEN = 3;
static const uint32_t OTL1_MISC_CHKSW0_OTL_RXO_SNGLTHRD_XSL_OPS = 13;
static const uint32_t OTL1_MISC_CHKSW0_OTL_RXO_DIS_EARLY_READ = 14;
static const uint32_t OTL1_MISC_CHKSW0_OTL_RXO_HW407209_DISABLE = 15;
static const uint32_t OTL1_MISC_CHKSW0_OTL_RXO_HW407443_DISABLE = 16;
static const uint32_t OTL1_MISC_CHKSW0_OTL_RXO_CONVERT_DOTN_TO_NORMAL = 17;
static const uint32_t OTL1_MISC_CHKSW0_OTL_CHKSW00 = 18;
static const uint32_t OTL1_MISC_CHKSW0_OTL_CHKSW00_LEN = 14;
static const uint32_t OTL1_MISC_CHKSW0_OTL_CHKSW01 = 32;
static const uint32_t OTL1_MISC_CHKSW0_OTL_CHKSW01_LEN = 32;
//<< [OTL1_MISC_CHKSW0]
// pau/reg00012.H

//>> [OTL1_MISC_C_ERR_RPT_MASK1]
static const uint64_t OTL1_MISC_C_ERR_RPT_MASK1 = 0x10010a67ull;

static const uint32_t OTL1_MISC_C_ERR_RPT_MASK1_00 = 0;
static const uint32_t OTL1_MISC_C_ERR_RPT_MASK1_01 = 1;
static const uint32_t OTL1_MISC_C_ERR_RPT_MASK1_02 = 2;
static const uint32_t OTL1_MISC_C_ERR_RPT_MASK1_03 = 3;
static const uint32_t OTL1_MISC_C_ERR_RPT_MASK1_04 = 4;
static const uint32_t OTL1_MISC_C_ERR_RPT_MASK1_05 = 5;
static const uint32_t OTL1_MISC_C_ERR_RPT_MASK1_06 = 6;
static const uint32_t OTL1_MISC_C_ERR_RPT_MASK1_07 = 7;
static const uint32_t OTL1_MISC_C_ERR_RPT_MASK1_08 = 8;
static const uint32_t OTL1_MISC_C_ERR_RPT_MASK1_09 = 9;
static const uint32_t OTL1_MISC_C_ERR_RPT_MASK1_10 = 10;
static const uint32_t OTL1_MISC_C_ERR_RPT_MASK1_11 = 11;
static const uint32_t OTL1_MISC_C_ERR_RPT_MASK1_12 = 12;
static const uint32_t OTL1_MISC_C_ERR_RPT_MASK1_13 = 13;
static const uint32_t OTL1_MISC_C_ERR_RPT_MASK1_14 = 14;
static const uint32_t OTL1_MISC_C_ERR_RPT_MASK1_15 = 15;
static const uint32_t OTL1_MISC_C_ERR_RPT_MASK1_16 = 16;
static const uint32_t OTL1_MISC_C_ERR_RPT_MASK1_17 = 17;
static const uint32_t OTL1_MISC_C_ERR_RPT_MASK1_18 = 18;
static const uint32_t OTL1_MISC_C_ERR_RPT_MASK1_19 = 19;
static const uint32_t OTL1_MISC_C_ERR_RPT_MASK1_20 = 20;
static const uint32_t OTL1_MISC_C_ERR_RPT_MASK1_21 = 21;
static const uint32_t OTL1_MISC_C_ERR_RPT_MASK1_22 = 22;
static const uint32_t OTL1_MISC_C_ERR_RPT_MASK1_23 = 23;
static const uint32_t OTL1_MISC_C_ERR_RPT_MASK1_24 = 24;
static const uint32_t OTL1_MISC_C_ERR_RPT_MASK1_25 = 25;
static const uint32_t OTL1_MISC_C_ERR_RPT_MASK1_26 = 26;
static const uint32_t OTL1_MISC_C_ERR_RPT_MASK1_27 = 27;
static const uint32_t OTL1_MISC_C_ERR_RPT_MASK1_28 = 28;
static const uint32_t OTL1_MISC_C_ERR_RPT_MASK1_29 = 29;
static const uint32_t OTL1_MISC_C_ERR_RPT_MASK1_30 = 30;
static const uint32_t OTL1_MISC_C_ERR_RPT_MASK1_31 = 31;
//<< [OTL1_MISC_C_ERR_RPT_MASK1]
// pau/reg00012.H

//>> [OTL1_MISC_ERROR_SIG_TXI]
static const uint64_t OTL1_MISC_ERROR_SIG_TXI = 0x10010a6aull;

static const uint32_t OTL1_MISC_ERROR_SIG_TXI_ERRSIGTXI_BAD_OPCODE = 0;
static const uint32_t OTL1_MISC_ERROR_SIG_TXI_ERRSIGTXI_BAD_OPCODE_LEN = 8;
//<< [OTL1_MISC_ERROR_SIG_TXI]
// pau/reg00012.H

//>> [XSL_MAIN_XSLOP_VLOG_RGS_DEF]
static const uint64_t XSL_MAIN_XSLOP_VLOG_RGS_DEF = 0x10010a91ull;

static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_DEF_MEE_DIAL = 0;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_DEF_MEE_DIAL_LEN = 4;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_DEF_ITL_DIAL = 5;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_DEF_ITL_DIAL_LEN = 3;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_DEF_ITE_DIAL = 8;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_DEF_ITE_DIAL_LEN = 5;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_DEF_ERT_SIZE_DIAL = 13;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_DEF_ERT_SIZE_DIAL_LEN = 4;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_DEF_CTX_SIZE_DIAL = 17;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_DEF_CTX_SIZE_DIAL_LEN = 4;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_DEF_TAD_SIZE_DIAL = 21;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_DEF_TAD_SIZE_DIAL_LEN = 4;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_DEF_CTXM_DIAL = 25;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_DEF_ECOE_ASSIGN_METHOD_DIAL = 26;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_DEF_ECOEE_DIAL = 28;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_DEF_ECOEE_DIAL_LEN = 4;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_DEF_TCOEE_DIAL = 32;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_DEF_TCOEE_DIAL_LEN = 4;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_DEF_DIS_ECOE_BLOCKER_DIAL = 36;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_DEF_CO_RTRY_LIM_DIAL = 61;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_DEF_CO_RTRY_LIM_DIAL_LEN = 2;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_DEF_DEFE_DIAL = 63;
//<< [XSL_MAIN_XSLOP_VLOG_RGS_DEF]
// pau/reg00012.H

//>> [XSL_MAIN_XSLOP_VLOG_RGS_PMON]
static const uint64_t XSL_MAIN_XSLOP_VLOG_RGS_PMON = 0x10010a97ull;

static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_PMON_0_DIAL = 2;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_PMON_0_DIAL_LEN = 6;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_PMON_1_DIAL = 10;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_PMON_1_DIAL_LEN = 6;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_PMON_2_DIAL = 18;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_PMON_2_DIAL_LEN = 6;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_PMON_3_DIAL = 26;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_PMON_3_DIAL_LEN = 6;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_PMON_4_DIAL = 34;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_PMON_4_DIAL_LEN = 6;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_PMON_5_DIAL = 42;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_PMON_5_DIAL_LEN = 6;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_PMON_6_DIAL = 50;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_PMON_6_DIAL_LEN = 6;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_PMON_7_DIAL = 58;
static const uint32_t XSL_MAIN_XSLOP_VLOG_RGS_PMON_7_DIAL_LEN = 6;
//<< [XSL_MAIN_XSLOP_VLOG_RGS_PMON]
// pau/reg00012.H

//>> [XSL_MAIN_WRAP_ERR_MASK_1]
static const uint64_t XSL_MAIN_WRAP_ERR_MASK_1 = 0x10010aabull;

static const uint32_t XSL_MAIN_WRAP_ERR_MASK_1_XSL_WRAP_ERR_MASK_1_DIAL = 0;
static const uint32_t XSL_MAIN_WRAP_ERR_MASK_1_XSL_WRAP_ERR_MASK_1_DIAL_LEN = 31;
//<< [XSL_MAIN_WRAP_ERR_MASK_1]
// pau/reg00012.H

//>> [XTS_ATSD_HYP10]
static const uint64_t XTS_ATSD_HYP10 = 0x10010b1aull;

static const uint32_t XTS_ATSD_HYP10_MSRHV = 51;
static const uint32_t XTS_ATSD_HYP10_LPARID = 52;
static const uint32_t XTS_ATSD_HYP10_LPARID_LEN = 12;
//<< [XTS_ATSD_HYP10]
// pau/reg00012.H

//>> [XTS_REG_ERR_FIRST]
static const uint64_t XTS_REG_ERR_FIRST = 0x10010af3ull;

static const uint32_t XTS_REG_ERR_FIRST_ERR_FIRST_BITS = 0;
static const uint32_t XTS_REG_ERR_FIRST_ERR_FIRST_BITS_LEN = 64;
//<< [XTS_REG_ERR_FIRST]
// pau/reg00012.H

//>>THE END<<

#ifndef __PPE_HCODE__
}
}
#include "pau/reg00012.H"
#endif
#endif
