INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab17_FIFO/lab17_FIFO.gen/sources_1/ip/fifo_generator_0_1/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab17_FIFO/lab17_FIFO.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
