Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'pixel11' [C:/Users/faruk/exp_7/exp_7.srcs/sources_1/new/top.v:91]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'pixel12' [C:/Users/faruk/exp_7/exp_7.srcs/sources_1/new/top.v:92]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'pixel13' [C:/Users/faruk/exp_7/exp_7.srcs/sources_1/new/top.v:93]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'pixel21' [C:/Users/faruk/exp_7/exp_7.srcs/sources_1/new/top.v:94]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'pixel22' [C:/Users/faruk/exp_7/exp_7.srcs/sources_1/new/top.v:95]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'pixel23' [C:/Users/faruk/exp_7/exp_7.srcs/sources_1/new/top.v:96]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'pixel31' [C:/Users/faruk/exp_7/exp_7.srcs/sources_1/new/top.v:97]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'pixel32' [C:/Users/faruk/exp_7/exp_7.srcs/sources_1/new/top.v:98]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'pixel33' [C:/Users/faruk/exp_7/exp_7.srcs/sources_1/new/top.v:99]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'pixel11' [C:/Users/faruk/exp_7/exp_7.srcs/sources_1/new/top.v:180]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'pixel12' [C:/Users/faruk/exp_7/exp_7.srcs/sources_1/new/top.v:181]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'pixel13' [C:/Users/faruk/exp_7/exp_7.srcs/sources_1/new/top.v:182]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'pixel21' [C:/Users/faruk/exp_7/exp_7.srcs/sources_1/new/top.v:183]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'pixel22' [C:/Users/faruk/exp_7/exp_7.srcs/sources_1/new/top.v:184]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'pixel23' [C:/Users/faruk/exp_7/exp_7.srcs/sources_1/new/top.v:185]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'pixel31' [C:/Users/faruk/exp_7/exp_7.srcs/sources_1/new/top.v:186]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'pixel32' [C:/Users/faruk/exp_7/exp_7.srcs/sources_1/new/top.v:187]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'pixel33' [C:/Users/faruk/exp_7/exp_7.srcs/sources_1/new/top.v:188]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'pixel11' [C:/Users/faruk/exp_7/exp_7.srcs/sources_1/new/top.v:268]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'pixel12' [C:/Users/faruk/exp_7/exp_7.srcs/sources_1/new/top.v:269]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'pixel13' [C:/Users/faruk/exp_7/exp_7.srcs/sources_1/new/top.v:270]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'pixel21' [C:/Users/faruk/exp_7/exp_7.srcs/sources_1/new/top.v:271]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'pixel22' [C:/Users/faruk/exp_7/exp_7.srcs/sources_1/new/top.v:272]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'pixel23' [C:/Users/faruk/exp_7/exp_7.srcs/sources_1/new/top.v:273]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'pixel31' [C:/Users/faruk/exp_7/exp_7.srcs/sources_1/new/top.v:274]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'pixel32' [C:/Users/faruk/exp_7/exp_7.srcs/sources_1/new/top.v:275]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'pixel33' [C:/Users/faruk/exp_7/exp_7.srcs/sources_1/new/top.v:276]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.vga_driver_default
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.bram_red
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.conv_unit
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.bram_green
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.bram_blue
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
