/*
 * RISC6 cpu parameters
 *
 */

#ifndef RISC6_CPU_PARAM_H
#define RISC6_CPU_PARAM_H 1

#define TARGET_LONG_BITS 32
#define TARGET_PAGE_BITS 12
#define TARGET_PHYS_ADDR_SPACE_BITS 32
#define TARGET_VIRT_ADDR_SPACE_BITS 32
#define NB_MMU_MODES 2

#endif
