GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Workspace\NES\NESTang\LushayLabs\003OLED\src\screen.v'
Compiling module 'screen'("C:\Workspace\NES\NESTang\LushayLabs\003OLED\src\screen.v":1)
WARN  (EX3780) : Using initial value of 'startupCommands' since it is never assigned("C:\Workspace\NES\NESTang\LushayLabs\003OLED\src\screen.v":36)
Extracting RAM for identifier 'screenBuffer'("C:\Workspace\NES\NESTang\LushayLabs\003OLED\src\screen.v":77)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 4("C:\Workspace\NES\NESTang\LushayLabs\003OLED\src\screen.v":130)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("C:\Workspace\NES\NESTang\LushayLabs\003OLED\src\screen.v":145)
WARN  (EX1998) : Net 'commandIndex[2]' does not have a driver("C:\Workspace\NES\NESTang\LushayLabs\003OLED\src\screen.v":75)
NOTE  (EX0101) : Current top module is "screen"
[5%] Running netlist conversion ...
WARN  (CV0016) : Input sys_rst_n is unused("C:\Workspace\NES\NESTang\LushayLabs\003OLED\src\screen.v":6)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Workspace\NES\NESTang\LushayLabs\003OLED\impl\gwsynthesis\9K_LED_project.vg" completed
[100%] Generate report file "C:\Workspace\NES\NESTang\LushayLabs\003OLED\impl\gwsynthesis\9K_LED_project_syn.rpt.html" completed
GowinSynthesis finish
