/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [7:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [21:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [8:0] celloutsig_0_18z;
  wire [11:0] celloutsig_0_19z;
  wire [12:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  wire [9:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [8:0] celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire [4:0] celloutsig_0_2z;
  wire [7:0] celloutsig_0_31z;
  wire celloutsig_0_34z;
  wire [2:0] celloutsig_0_3z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [14:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [12:0] celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire [20:0] celloutsig_1_11z;
  wire [6:0] celloutsig_1_17z;
  wire [9:0] celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire [25:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [15:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~(in_data[145] | celloutsig_1_0z[3]);
  assign celloutsig_0_28z = ~(celloutsig_0_12z | celloutsig_0_18z[8]);
  assign celloutsig_0_34z = ~((celloutsig_0_12z | celloutsig_0_19z[3]) & (celloutsig_0_3z[0] | celloutsig_0_3z[1]));
  assign celloutsig_0_10z = ~((celloutsig_0_0z | celloutsig_0_9z[9]) & (celloutsig_0_7z[4] | celloutsig_0_3z[1]));
  assign celloutsig_0_16z = ~((_00_ | celloutsig_0_11z[8]) & (celloutsig_0_9z[2] | celloutsig_0_7z[5]));
  assign celloutsig_0_21z = ~((celloutsig_0_8z | celloutsig_0_6z) & (celloutsig_0_8z | celloutsig_0_16z));
  reg [7:0] _08_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _08_ <= 8'h00;
    else _08_ <= { celloutsig_0_2z[2:0], celloutsig_0_2z };
  assign { _01_[7:6], _00_, _01_[4:0] } = _08_;
  assign celloutsig_1_19z = { in_data[143:138], celloutsig_1_3z } / { 1'h1, celloutsig_1_17z[2:1], celloutsig_1_4z };
  assign celloutsig_0_25z = celloutsig_0_18z / { 1'h1, celloutsig_0_22z[3:1], celloutsig_0_22z };
  assign celloutsig_0_31z = { celloutsig_0_9z[6:5], celloutsig_0_2z, celloutsig_0_24z } / { 1'h1, celloutsig_0_25z[7:1] };
  assign celloutsig_1_7z = celloutsig_1_2z[4:2] / { 1'h1, celloutsig_1_3z[1], celloutsig_1_1z };
  assign celloutsig_1_9z = { in_data[133:119], celloutsig_1_1z } / { 1'h1, in_data[158], celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_8z };
  assign celloutsig_0_1z = { in_data[33:25], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, in_data[63:53], in_data[0] };
  assign celloutsig_0_0z = in_data[17:12] && in_data[86:81];
  assign celloutsig_0_5z = celloutsig_0_2z[4:1] && in_data[40:37];
  assign celloutsig_0_12z = ! celloutsig_0_7z[7:3];
  assign celloutsig_1_2z = celloutsig_1_0z[8:0] * { in_data[163:156], celloutsig_1_1z };
  assign celloutsig_1_4z = celloutsig_1_0z[8:3] * in_data[121:116];
  assign celloutsig_1_11z = { celloutsig_1_9z[12:1], celloutsig_1_2z } * { celloutsig_1_5z[19:0], celloutsig_1_8z };
  assign celloutsig_1_8z = celloutsig_1_5z[15:4] !== celloutsig_1_5z[22:11];
  assign celloutsig_0_8z = { celloutsig_0_4z[6:1], 1'h1 } !== { in_data[3:0], celloutsig_0_3z };
  assign celloutsig_0_24z = { celloutsig_0_19z[7:4], celloutsig_0_21z, celloutsig_0_2z } !== celloutsig_0_23z;
  assign celloutsig_1_0z = ~ in_data[153:144];
  assign celloutsig_0_9z = ~ celloutsig_0_7z[13:1];
  assign celloutsig_0_11z = ~ celloutsig_0_9z[8:0];
  assign celloutsig_0_2z = ~ { celloutsig_0_1z[6:3], celloutsig_0_0z };
  assign celloutsig_0_23z = ~ { celloutsig_0_12z, celloutsig_0_18z };
  assign celloutsig_0_3z = ~ { in_data[28:27], celloutsig_0_0z };
  assign celloutsig_1_18z = celloutsig_1_5z[10:1] | celloutsig_1_11z[13:4];
  assign celloutsig_0_19z = { celloutsig_0_2z[4:2], celloutsig_0_12z, _01_[7:6], _00_, _01_[4:0] } | { celloutsig_0_18z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_10z };
  assign celloutsig_1_6z = | { celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_14z = | { _00_, _01_[7:6], _01_[4:2] };
  assign celloutsig_1_3z = celloutsig_1_0z[6:4] - celloutsig_1_0z[5:3];
  assign celloutsig_0_7z = { celloutsig_0_4z[6:1], 1'h1, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_5z } - { celloutsig_0_3z[0], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_15z = { celloutsig_0_9z[10:2], celloutsig_0_6z, celloutsig_0_10z, _01_[7:6], _00_, _01_[4:0], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_8z } - { celloutsig_0_11z[6], celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_18z = { celloutsig_0_9z[7:0], celloutsig_0_5z } - { celloutsig_0_9z[7:0], celloutsig_0_10z };
  assign celloutsig_1_5z = { celloutsig_1_4z[5], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z } ~^ { in_data[187:173], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_17z = { celloutsig_1_7z[2], celloutsig_1_4z } ~^ { celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_0_22z = { celloutsig_0_1z[9:6], celloutsig_0_16z } ~^ celloutsig_0_15z[5:1];
  assign celloutsig_0_6z = ~((celloutsig_0_3z[0] & 1'h1) | (celloutsig_0_1z[5] & celloutsig_0_2z[4]));
  assign { celloutsig_0_4z[5:4], celloutsig_0_4z[6], celloutsig_0_4z[3:1] } = { celloutsig_0_2z[4:2], celloutsig_0_2z[2:0] } ~^ { celloutsig_0_1z[5:4], celloutsig_0_1z[6], celloutsig_0_1z[3:1] };
  assign { out_data[14:13], out_data[15], out_data[12:10], out_data[7:2], out_data[0], out_data[8], out_data[19:16] } = { celloutsig_0_4z[5:4], celloutsig_0_4z[6], celloutsig_0_4z[3:1], celloutsig_0_31z[7:2], celloutsig_0_31z[0], celloutsig_0_28z, celloutsig_0_19z[6:4], celloutsig_0_10z } | { celloutsig_0_9z[6:5], celloutsig_0_9z[7], celloutsig_0_2z[4:2], celloutsig_0_4z[6:1], celloutsig_0_28z, celloutsig_0_2z[0], celloutsig_0_9z[11:8] };
  assign _01_[5] = _00_;
  assign celloutsig_0_4z[0] = 1'h1;
  assign { out_data[137:128], out_data[104:96], out_data[32], out_data[9], out_data[1] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, 2'h3 };
endmodule
