#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jan 18 22:06:52 2022
# Process ID: 110279
# Current directory: /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.runs/synth_1
# Command line: vivado -log LittleNetAccAxi.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source LittleNetAccAxi.tcl
# Log file: /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.runs/synth_1/LittleNetAccAxi.vds
# Journal file: /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source LittleNetAccAxi.tcl -notrace
Command: synth_design -top LittleNetAccAxi -part xczu3eg-sbva484-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 110312
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2459.945 ; gain = 28.906 ; free physical = 5722 ; free virtual = 10611
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'LittleNetAccAxi' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/packaged_littlenet.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ReceiveFromAxis' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/utils.sv:739]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 17472 - type: integer 
	Parameter AXI_SAME_CLK bound to: 1 - type: integer 
	Parameter CNTR_BITS bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ReceiveFromAxis' (1#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/utils.sv:739]
INFO: [Synth 8-6157] synthesizing module 'LittleNetAcc' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/little_net_acc.sv:3]
	Parameter AWAKENING_TIME bound to: 17 - type: integer 
	Parameter AWAKENING_TIME_BITS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'InputLayer' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/utils.sv:626]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 208 - type: integer 
	Parameter HEIGHT bound to: 112 - type: integer 
	Parameter CHANNELS bound to: 3 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter ADDRESS_BITS_32 bound to: 32 - type: integer 
	Parameter ADDRESS_BITS bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'GrouperUnit' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/utils.sv:144]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter GROUPS bound to: 3 - type: integer 
	Parameter ENDIANNESS bound to: 0 - type: integer 
	Parameter OUT_WIDTH bound to: 96 - type: integer 
	Parameter CNTR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ShiftRegisters' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/shift_reg.sv:4]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter LENGTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ShiftRegisters' (2#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/shift_reg.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'GrouperUnit' (3#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/utils.sv:144]
INFO: [Synth 8-6157] synthesizing module 'MuxWriterUnit' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/mux_writer_unit.sv:105]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 208 - type: integer 
	Parameter HEIGHT bound to: 112 - type: integer 
	Parameter CHANNELS bound to: 3 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter PARALLELISM bound to: 3 - type: integer 
	Parameter REGISTER_FOR_EACH bound to: 1 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 0 - type: integer 
	Parameter OUT_SIZE bound to: 17472 - type: integer 
	Parameter ADDRESS_BITS bound to: 15 - type: integer 
	Parameter RANGE_PER_THREAD bound to: 5824 - type: integer 
	Parameter GLOBAL_LAST_ADDRESS bound to: 69887 - type: integer 
	Parameter SELECTOR_CNTR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AddressCounter' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/mux_writer_unit.sv:4]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 0 - type: integer 
	Parameter END_ADDRESS bound to: 5823 - type: integer 
	Parameter ADDRESS_BITS bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DelayLine' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:28]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DelayRegister' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:4]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayRegister' (4#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'DelayLine' (5#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:28]
INFO: [Synth 8-6157] synthesizing module 'ResettableDelayLine' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:95]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ResettableDelayRegister' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:66]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ResettableDelayRegister' (6#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:66]
INFO: [Synth 8-6155] done synthesizing module 'ResettableDelayLine' (7#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:95]
INFO: [Synth 8-6155] done synthesizing module 'AddressCounter' (8#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/mux_writer_unit.sv:4]
INFO: [Synth 8-6157] synthesizing module 'AddressCounter__parameterized0' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/mux_writer_unit.sv:4]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 2 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 5824 - type: integer 
	Parameter END_ADDRESS bound to: 11647 - type: integer 
	Parameter ADDRESS_BITS bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DelayLine__parameterized0' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:28]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayLine__parameterized0' (8#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:28]
INFO: [Synth 8-6157] synthesizing module 'ResettableDelayLine__parameterized0' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:95]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ResettableDelayLine__parameterized0' (8#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:95]
INFO: [Synth 8-6155] done synthesizing module 'AddressCounter__parameterized0' (8#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/mux_writer_unit.sv:4]
INFO: [Synth 8-6157] synthesizing module 'AddressCounter__parameterized1' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/mux_writer_unit.sv:4]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 3 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 11648 - type: integer 
	Parameter END_ADDRESS bound to: 17471 - type: integer 
	Parameter ADDRESS_BITS bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DelayLine__parameterized1' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:28]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayLine__parameterized1' (8#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:28]
INFO: [Synth 8-6157] synthesizing module 'ResettableDelayLine__parameterized1' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:95]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ResettableDelayLine__parameterized1' (8#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:95]
INFO: [Synth 8-6155] done synthesizing module 'AddressCounter__parameterized1' (8#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/mux_writer_unit.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'MuxWriterUnit' (9#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/mux_writer_unit.sv:105]
INFO: [Synth 8-6155] done synthesizing module 'InputLayer' (10#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/utils.sv:626]
INFO: [Synth 8-6157] synthesizing module 'DepthwiseConv2dUnit' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:4]
	Parameter IN_WIDTH bound to: 208 - type: integer 
	Parameter IN_HEIGHT bound to: 112 - type: integer 
	Parameter IN_CHANNELS bound to: 3 - type: integer 
	Parameter PADDING_W bound to: 1 - type: integer 
	Parameter PADDING_H bound to: 1 - type: integer 
	Parameter CHANNEL_MUL bound to: 2 - type: integer 
	Parameter USE_BIAS bound to: 0 - type: integer 
	Parameter USE_BN bound to: 1 - type: integer 
	Parameter USE_RELU bound to: 1 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter IN_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter IN_DATA_INT_WIDTH bound to: 0 - type: integer 
	Parameter IN_DATA_SIGN bound to: 0 - type: integer 
	Parameter WEIGHT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter WEIGHT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_SIGN bound to: 1 - type: integer 
	Parameter BIAS_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BIAS_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BIAS_DATA_SIGN bound to: 1 - type: integer 
	Parameter INTER_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter INTER_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter INTER_DATA_SIGN bound to: 1 - type: integer 
	Parameter BN_W_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BN_W_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BN_W_DATA_SIGN bound to: 1 - type: integer 
	Parameter BN_B_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BN_B_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BN_B_DATA_SIGN bound to: 1 - type: integer 
	Parameter OUT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter OUT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter OUT_DATA_SIGN bound to: 1 - type: integer 
	Parameter READ_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter READ_WEIGHT_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter K_SIZE bound to: 3 - type: integer 
	Parameter PADDED_WIDTH bound to: 210 - type: integer 
	Parameter PADDED_HEIGHT bound to: 114 - type: integer 
	Parameter OUT_WIDTH bound to: 208 - type: integer 
	Parameter OUT_HEIGHT bound to: 112 - type: integer 
	Parameter OUT_CHANNELS bound to: 6 - type: integer 
	Parameter IN_DATA_FRAC bound to: 8 - type: integer 
	Parameter WEIGHT_DATA_FRAC bound to: 7 - type: integer 
	Parameter BIAS_DATA_FRAC bound to: 7 - type: integer 
	Parameter INTER_DATA_FRAC bound to: 7 - type: integer 
	Parameter BN_W_DATA_FRAC bound to: 7 - type: integer 
	Parameter BN_B_DATA_FRAC bound to: 7 - type: integer 
	Parameter OUT_DATA_FRAC bound to: 7 - type: integer 
	Parameter ADDITIONAL_WEIGHTS bound to: 2 - type: integer 
	Parameter INPUT_SIZE bound to: 69888 - type: integer 
	Parameter IN_DATA_ADDRESS_BITS bound to: 17 - type: integer 
	Parameter IN_DATA_ADDRESS_BITS_32 bound to: 32 - type: integer 
	Parameter WEIGHTS_SIZE bound to: 66 - type: integer 
	Parameter WEIGHTS_ADDRESS_BITS bound to: 7 - type: integer 
	Parameter WEIGHTS_ADDRESS_BITS_32 bound to: 32 - type: integer 
	Parameter LOCAL_WEIGHTS_SIZE bound to: 11 - type: integer 
	Parameter LOCAL_WEIGHTS_CNTR_BITS bound to: 4 - type: integer 
	Parameter CHANNELS_CNTR_BITS bound to: 3 - type: integer 
	Parameter MAP_SIZE bound to: 23296 - type: integer 
	Parameter PIXELS_CNTR bound to: 15 - type: integer 
	Parameter OUT_SIZE bound to: 139776 - type: integer 
	Parameter OUT_ADDRESS_BITS bound to: 16 - type: integer 
	Parameter OUT_ADDRESS_BITS_32 bound to: 32 - type: integer 
	Parameter MUL_LATENCY bound to: 4 - type: integer 
	Parameter ADD_LATENCY bound to: 2 - type: integer 
	Parameter CASCADE_LATENCY bound to: 12 - type: integer 
	Parameter CASCADE_BN_LATENCY bound to: 16 - type: integer 
	Parameter FULL_LATENCY bound to: 16 - type: integer 
	Parameter BN_DELAY bound to: 12 - type: integer 
	Parameter KERNEL_VALIDITY_DELAY bound to: 16 - type: integer 
	Parameter IS_FINISHED_DELAY bound to: 2 - type: integer 
	Parameter RESULT_SIGNED bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'DSP_A_mul_B_PCOUT' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.runs/synth_1/.Xil/Vivado-110279-michal-Lenovo-ideapad-700-17ISK/realtime/DSP_A_mul_B_PCOUT_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DSP_A_mul_B_PCOUT' (11#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.runs/synth_1/.Xil/Vivado-110279-michal-Lenovo-ideapad-700-17ISK/realtime/DSP_A_mul_B_PCOUT_stub.v:6]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_PCOUT' is unconnected for instance 'dsp_first_no_bias' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:351]
WARNING: [Synth 8-7023] instance 'dsp_first_no_bias' of module 'DSP_A_mul_B_PCOUT' has 6 connections declared, but only 5 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:351]
INFO: [Synth 8-6157] synthesizing module 'DelayLine__parameterized2' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:28]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter DELAY bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayLine__parameterized2' (11#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:28]
INFO: [Synth 8-6157] synthesizing module 'SignAlignment' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/utils.sv:49]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter SIGN bound to: 0 - type: integer 
	Parameter DST_WIDTH bound to: 18 - type: integer 
	Parameter BEFORE_BITS bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SignAlignment' (12#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/utils.sv:49]
INFO: [Synth 8-6157] synthesizing module 'SignAlignment__parameterized0' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/utils.sv:49]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter SIGN bound to: 1 - type: integer 
	Parameter DST_WIDTH bound to: 27 - type: integer 
	Parameter BEFORE_BITS bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SignAlignment__parameterized0' (12#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/utils.sv:49]
INFO: [Synth 8-6157] synthesizing module 'DSP_A_mul_B_add_PCIN_PCOUT' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.runs/synth_1/.Xil/Vivado-110279-michal-Lenovo-ideapad-700-17ISK/realtime/DSP_A_mul_B_add_PCIN_PCOUT_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DSP_A_mul_B_add_PCIN_PCOUT' (13#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.runs/synth_1/.Xil/Vivado-110279-michal-Lenovo-ideapad-700-17ISK/realtime/DSP_A_mul_B_add_PCIN_PCOUT_stub.v:6]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
INFO: [Synth 8-6157] synthesizing module 'DelayLine__parameterized3' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:28]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DelayRegister__parameterized0' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:4]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayRegister__parameterized0' (13#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'DelayLine__parameterized3' (13#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:28]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
INFO: [Synth 8-6157] synthesizing module 'DelayLine__parameterized4' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:28]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter DELAY bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayLine__parameterized4' (13#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:28]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
INFO: [Synth 8-6157] synthesizing module 'DelayLine__parameterized5' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:28]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayLine__parameterized5' (13#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:28]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
INFO: [Synth 8-6157] synthesizing module 'DelayLine__parameterized6' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:28]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter DELAY bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayLine__parameterized6' (13#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:28]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
INFO: [Synth 8-6157] synthesizing module 'DelayLine__parameterized7' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:28]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter DELAY bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayLine__parameterized7' (13#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:28]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
INFO: [Synth 8-6157] synthesizing module 'DelayLine__parameterized8' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:28]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter DELAY bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayLine__parameterized8' (13#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:28]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
INFO: [Synth 8-6157] synthesizing module 'DelayLine__parameterized9' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:28]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayLine__parameterized9' (13#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:28]
INFO: [Synth 8-6157] synthesizing module 'DSP_A_mul_B_add_PCIN' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.runs/synth_1/.Xil/Vivado-110279-michal-Lenovo-ideapad-700-17ISK/realtime/DSP_A_mul_B_add_PCIN_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DSP_A_mul_B_add_PCIN' (14#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.runs/synth_1/.Xil/Vivado-110279-michal-Lenovo-ideapad-700-17ISK/realtime/DSP_A_mul_B_add_PCIN_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'DelayLine__parameterized10' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:28]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter DELAY bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayLine__parameterized10' (14#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:28]
INFO: [Synth 8-6157] synthesizing module 'DelayLine__parameterized11' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:28]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter DELAY bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayLine__parameterized11' (14#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:28]
INFO: [Synth 8-6157] synthesizing module 'SignAlignment__parameterized1' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/utils.sv:49]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter SIGN bound to: 1 - type: integer 
	Parameter DST_WIDTH bound to: 18 - type: integer 
	Parameter BEFORE_BITS bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SignAlignment__parameterized1' (14#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/utils.sv:49]
INFO: [Synth 8-6157] synthesizing module 'PointAlignment' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/utils.sv:4]
	Parameter B_BITS bound to: 8 - type: integer 
	Parameter B_INT bound to: 1 - type: integer 
	Parameter B_SIGN bound to: 1 - type: integer 
	Parameter W_BITS bound to: 8 - type: integer 
	Parameter W_INT bound to: 1 - type: integer 
	Parameter W_SIGN bound to: 1 - type: integer 
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DATA_INT bound to: 1 - type: integer 
	Parameter DATA_SIGN bound to: 1 - type: integer 
	Parameter DST_WIDTH bound to: 48 - type: integer 
	Parameter B_FRAC bound to: 7 - type: integer 
	Parameter W_FRAC bound to: 7 - type: integer 
	Parameter DATA_FRAC bound to: 7 - type: integer 
	Parameter AFTER_BIAS_BITS bound to: 7 - type: integer 
	Parameter BEFORE_BIAS_BITS bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PointAlignment' (15#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/utils.sv:4]
INFO: [Synth 8-6157] synthesizing module 'DSP_A_mul_B_add_C' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.runs/synth_1/.Xil/Vivado-110279-michal-Lenovo-ideapad-700-17ISK/realtime/DSP_A_mul_B_add_C_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DSP_A_mul_B_add_C' (16#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.runs/synth_1/.Xil/Vivado-110279-michal-Lenovo-ideapad-700-17ISK/realtime/DSP_A_mul_B_add_C_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'WidthReduction' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/utils.sv:77]
	Parameter IN_WIDTH bound to: 48 - type: integer 
	Parameter IN_FRAC bound to: 14 - type: integer 
	Parameter IN_SIGNED bound to: 1'b1 
	Parameter DST_WIDTH bound to: 8 - type: integer 
	Parameter DST_INT bound to: 1 - type: integer 
	Parameter DST_SIGNED bound to: 1 - type: integer 
	Parameter RELU bound to: 1 - type: integer 
	Parameter CUT_TOP bound to: 3 - type: integer 
	Parameter DST_FRAC bound to: 7 - type: integer 
	Parameter LSB bound to: 7 - type: integer 
	Parameter SIGNIFICANT_PART_WIDTH bound to: 38 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'WidthReduction' (17#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/utils.sv:77]
INFO: [Synth 8-6157] synthesizing module 'DelayLine__parameterized12' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:28]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DelayRegister__parameterized1' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:4]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayRegister__parameterized1' (17#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'DelayLine__parameterized12' (17#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:28]
INFO: [Synth 8-6157] synthesizing module 'LoadingWeightsUnit' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/weights_loading_unit.sv:4]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter BATCH_SIZE bound to: 11 - type: integer 
	Parameter MEMORY_WEIGHTS_SIZE bound to: 66 - type: integer 
	Parameter ADDRESS_BITS bound to: 7 - type: integer 
	Parameter READ_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter BATCH_CNTR_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ShiftRegisters__parameterized0' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/shift_reg.sv:4]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter LENGTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ShiftRegisters__parameterized0' (17#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/shift_reg.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'LoadingWeightsUnit' (18#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/weights_loading_unit.sv:4]
INFO: [Synth 8-6157] synthesizing module 'SlidingWindowUnit' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/sliding_window_unit.sv:4]
	Parameter IN_WIDTH bound to: 208 - type: integer 
	Parameter IN_HEIGHT bound to: 112 - type: integer 
	Parameter IN_CHANNELS bound to: 3 - type: integer 
	Parameter NUM_OF_PASS bound to: 2 - type: integer 
	Parameter PADDING_W bound to: 1 - type: integer 
	Parameter PADDING_H bound to: 1 - type: integer 
	Parameter DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter PADDED_WIDTH bound to: 210 - type: integer 
	Parameter PADDED_HEIGHT bound to: 114 - type: integer 
	Parameter PADDED_SIZE bound to: 23940 - type: integer 
	Parameter INPUT_SIZE bound to: 69888 - type: integer 
	Parameter IN_ADDRESS_SIZE bound to: 17 - type: integer 
	Parameter ROW_CNTR_BITS bound to: 7 - type: integer 
	Parameter COL_CNTR_BITS bound to: 8 - type: integer 
	Parameter CHANNEL_CNTR_BITS bound to: 2 - type: integer 
	Parameter PASS_CNTR_BITS bound to: 2 - type: integer 
	Parameter INPUT_IDX_CNTR_BITS bound to: 17 - type: integer 
	Parameter K_SIZE bound to: 3 - type: integer 
	Parameter END_COUNTER_COL bound to: 209 - type: integer 
	Parameter END_COUNTER_ROW bound to: 113 - type: integer 
	Parameter END_COUNTER_CHANNEL bound to: 2 - type: integer 
	Parameter END_COUNTER_INPUT_IDX bound to: 69887 - type: integer 
	Parameter DELAY_LINE_LENGTH bound to: 207 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DelayLine__parameterized13' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:28]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter DELAY bound to: 207 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayLine__parameterized13' (18#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:28]
INFO: [Synth 8-6157] synthesizing module 'DelayLine__parameterized14' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:28]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 214 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayLine__parameterized14' (18#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'SlidingWindowUnit' (19#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/sliding_window_unit.sv:4]
WARNING: [Synth 8-689] width (32) of port connection 'memory_address' does not match port width (17) of module 'SlidingWindowUnit' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:259]
INFO: [Synth 8-6157] synthesizing module 'WidthReduction__parameterized0' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/utils.sv:77]
	Parameter IN_WIDTH bound to: 48 - type: integer 
	Parameter IN_FRAC bound to: 15 - type: integer 
	Parameter IN_SIGNED bound to: 1'b1 
	Parameter DST_WIDTH bound to: 8 - type: integer 
	Parameter DST_INT bound to: 1 - type: integer 
	Parameter DST_SIGNED bound to: 1 - type: integer 
	Parameter RELU bound to: 1'b0 
	Parameter CUT_TOP bound to: 3 - type: integer 
	Parameter DST_FRAC bound to: 7 - type: integer 
	Parameter LSB bound to: 8 - type: integer 
	Parameter SIGNIFICANT_PART_WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'WidthReduction__parameterized0' (19#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/utils.sv:77]
INFO: [Synth 8-6157] synthesizing module 'DelayLine__parameterized15' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:28]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayLine__parameterized15' (19#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:28]
INFO: [Synth 8-6157] synthesizing module 'GrouperUnit__parameterized0' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/utils.sv:144]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter ENDIANNESS bound to: 0 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
	Parameter CNTR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ShiftRegisters__parameterized1' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/shift_reg.sv:4]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter LENGTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ShiftRegisters__parameterized1' (19#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/shift_reg.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'GrouperUnit__parameterized0' (19#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/utils.sv:144]
INFO: [Synth 8-6157] synthesizing module 'MuxWriterUnit__parameterized0' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/mux_writer_unit.sv:105]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 208 - type: integer 
	Parameter HEIGHT bound to: 112 - type: integer 
	Parameter CHANNELS bound to: 6 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter PARALLELISM bound to: 1 - type: integer 
	Parameter REGISTER_FOR_EACH bound to: 1 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter OUT_SIZE bound to: 34944 - type: integer 
	Parameter ADDRESS_BITS bound to: 16 - type: integer 
	Parameter RANGE_PER_THREAD bound to: 34944 - type: integer 
	Parameter GLOBAL_LAST_ADDRESS bound to: 139775 - type: integer 
	Parameter SELECTOR_CNTR_BITS bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AddressCounter__parameterized2' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/mux_writer_unit.sv:4]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 0 - type: integer 
	Parameter END_ADDRESS bound to: 34943 - type: integer 
	Parameter ADDRESS_BITS bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AddressCounter__parameterized2' (19#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/mux_writer_unit.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ResettableDelayLine__parameterized2' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:95]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ResettableDelayLine__parameterized2' (19#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:95]
INFO: [Synth 8-6155] done synthesizing module 'MuxWriterUnit__parameterized0' (19#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/mux_writer_unit.sv:105]
WARNING: [Synth 8-689] width (32) of port connection 'out_data_memory_address' does not match port width (16) of module 'MuxWriterUnit' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:573]
INFO: [Synth 8-6155] done synthesizing module 'DepthwiseConv2dUnit' (20#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:4]
WARNING: [Synth 8-689] width (32) of port connection 'in_data_memory_read_enable' does not match port width (1) of module 'DepthwiseConv2dUnit' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/little_net_acc.sv:106]
INFO: [Synth 8-6157] synthesizing module 'ROM' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/MemoWrappers.sv:3]
	Parameter LEN bound to: 66 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter init_file_name bound to: rom_layer_1_dw.mem - type: string 
	Parameter LATENCY bound to: 2 - type: integer 
	Parameter USE_SLEEP bound to: 0 - type: integer 
	Parameter PRIMITIVE_TYPE bound to: auto - type: string 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sprom' [/media/michal/HDD_Linux1/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8727]
	Parameter MEMORY_SIZE bound to: 528 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: rom_layer_1_dw.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/media/michal/HDD_Linux1/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 3 - type: integer 
	Parameter MEMORY_SIZE bound to: 528 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: rom_layer_1_dw.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 8 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 66 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 8 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 8 - type: integer 
	Parameter rstb_loop_iter bound to: 8 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/media/michal/HDD_Linux1/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:488]
INFO: [Synth 8-3876] $readmem data file 'rom_layer_1_dw.mem' is read successfully [/media/michal/HDD_Linux1/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1104]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (21#1) [/media/michal/HDD_Linux1/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sprom' (22#1) [/media/michal/HDD_Linux1/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8727]
INFO: [Synth 8-6155] done synthesizing module 'ROM' (23#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/MemoWrappers.sv:3]
INFO: [Synth 8-6157] synthesizing module 'PointwiseConv2dUnit' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/pointwise_conv2d_unit.sv:299]
	Parameter IN_WIDTH bound to: 208 - type: integer 
	Parameter IN_HEIGHT bound to: 112 - type: integer 
	Parameter IN_CHANNELS bound to: 6 - type: integer 
	Parameter OUT_CHANNELS bound to: 8 - type: integer 
	Parameter USE_BIAS bound to: 1 - type: integer 
	Parameter USE_BN bound to: 1 - type: integer 
	Parameter USE_RELU bound to: 0 - type: integer 
	Parameter USE_MAXPOOL bound to: 1 - type: integer 
	Parameter USE_MAXPOOL_CEIL_MODE bound to: 1 - type: integer 
	Parameter PARALLELISM bound to: 8 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter USE_MAX_FINDER bound to: 0 - type: integer 
	Parameter ANCHORS bound to: 1 - type: integer 
	Parameter IN_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter IN_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter IN_DATA_SIGN bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter WEIGHT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_SIGN bound to: 1 - type: integer 
	Parameter BIAS_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BIAS_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BIAS_DATA_SIGN bound to: 1 - type: integer 
	Parameter INTER_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter INTER_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter INTER_DATA_SIGN bound to: 1 - type: integer 
	Parameter BN_W_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BN_W_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BN_W_DATA_SIGN bound to: 1 - type: integer 
	Parameter BN_B_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BN_B_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BN_B_DATA_SIGN bound to: 1 - type: integer 
	Parameter OUT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter OUT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter OUT_DATA_SIGN bound to: 1 - type: integer 
	Parameter READ_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter READ_WEIGHT_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter OUT_WIDTH bound to: 104 - type: integer 
	Parameter OUT_HEIGHT bound to: 56 - type: integer 
	Parameter IN_DATA_FRAC bound to: 7 - type: integer 
	Parameter WEIGHT_DATA_FRAC bound to: 7 - type: integer 
	Parameter BIAS_DATA_FRAC bound to: 7 - type: integer 
	Parameter INTER_DATA_FRAC bound to: 7 - type: integer 
	Parameter BN_W_DATA_FRAC bound to: 7 - type: integer 
	Parameter BN_B_DATA_FRAC bound to: 7 - type: integer 
	Parameter OUT_DATA_FRAC bound to: 7 - type: integer 
	Parameter ADDITIONAL_WEIGHTS bound to: 3 - type: integer 
	Parameter INPUT_SIZE bound to: 139776 - type: integer 
	Parameter IN_DATA_ADDRESS_BITS bound to: 18 - type: integer 
	Parameter IN_DATA_ADDRESS_BITS_32 bound to: 32 - type: integer 
	Parameter WEIGHTS_SIZE bound to: 9 - type: integer 
	Parameter WEIGHTS_ADDRESS_BITS bound to: 4 - type: integer 
	Parameter WEIGHTS_ADDRESS_BITS_32 bound to: 32 - type: integer 
	Parameter OUT_SIZE bound to: 46592 - type: integer 
	Parameter OUT_ADDRESS_BITS bound to: 14 - type: integer 
	Parameter OUT_ADDRESS_BITS_32 bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'PointwiseComputationUnit' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/pointwise_conv2d_unit.sv:4]
	Parameter USE_BIAS bound to: 1 - type: integer 
	Parameter USE_BN bound to: 1 - type: integer 
	Parameter USE_RELU bound to: 0 - type: integer 
	Parameter IN_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter IN_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter IN_DATA_SIGN bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter WEIGHT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_SIGN bound to: 1 - type: integer 
	Parameter BIAS_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BIAS_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BIAS_DATA_SIGN bound to: 1 - type: integer 
	Parameter INTER_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter INTER_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter INTER_DATA_SIGN bound to: 1 - type: integer 
	Parameter BN_W_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BN_W_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BN_W_DATA_SIGN bound to: 1 - type: integer 
	Parameter BN_B_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BN_B_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BN_B_DATA_SIGN bound to: 1 - type: integer 
	Parameter OUT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter OUT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter OUT_DATA_SIGN bound to: 1 - type: integer 
	Parameter IN_DATA_FRAC bound to: 7 - type: integer 
	Parameter WEIGHT_DATA_FRAC bound to: 7 - type: integer 
	Parameter BIAS_DATA_FRAC bound to: 7 - type: integer 
	Parameter INTER_DATA_FRAC bound to: 7 - type: integer 
	Parameter BN_W_DATA_FRAC bound to: 7 - type: integer 
	Parameter BN_B_DATA_FRAC bound to: 7 - type: integer 
	Parameter OUT_DATA_FRAC bound to: 7 - type: integer 
	Parameter DSP_ACC_LATENCY bound to: 4 - type: integer 
	Parameter DSP_ADD_LATENCY bound to: 4 - type: integer 
	Parameter DSP_MUL_ADD_LATENCY bound to: 4 - type: integer 
	Parameter FULL_LATENCY bound to: 8 - type: integer 
	Parameter RESULT_ACC_SIGNED bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'WidthReduction__parameterized1' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/utils.sv:77]
	Parameter IN_WIDTH bound to: 48 - type: integer 
	Parameter IN_FRAC bound to: 14 - type: integer 
	Parameter IN_SIGNED bound to: 1'b1 
	Parameter DST_WIDTH bound to: 8 - type: integer 
	Parameter DST_INT bound to: 1 - type: integer 
	Parameter DST_SIGNED bound to: 1 - type: integer 
	Parameter RELU bound to: 0 - type: integer 
	Parameter CUT_TOP bound to: 3 - type: integer 
	Parameter DST_FRAC bound to: 7 - type: integer 
	Parameter LSB bound to: 7 - type: integer 
	Parameter SIGNIFICANT_PART_WIDTH bound to: 38 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'WidthReduction__parameterized1' (23#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/utils.sv:77]
INFO: [Synth 8-6157] synthesizing module 'DSP_A_mul_B_ACC' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.runs/synth_1/.Xil/Vivado-110279-michal-Lenovo-ideapad-700-17ISK/realtime/DSP_A_mul_B_ACC_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DSP_A_mul_B_ACC' (24#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.runs/synth_1/.Xil/Vivado-110279-michal-Lenovo-ideapad-700-17ISK/realtime/DSP_A_mul_B_ACC_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'WidthReduction__parameterized2' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/utils.sv:77]
	Parameter IN_WIDTH bound to: 48 - type: integer 
	Parameter IN_FRAC bound to: 14 - type: integer 
	Parameter IN_SIGNED bound to: 1'b1 
	Parameter DST_WIDTH bound to: 8 - type: integer 
	Parameter DST_INT bound to: 1 - type: integer 
	Parameter DST_SIGNED bound to: 1 - type: integer 
	Parameter RELU bound to: 1'b0 
	Parameter CUT_TOP bound to: 3 - type: integer 
	Parameter DST_FRAC bound to: 7 - type: integer 
	Parameter LSB bound to: 7 - type: integer 
	Parameter SIGNIFICANT_PART_WIDTH bound to: 38 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'WidthReduction__parameterized2' (24#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/utils.sv:77]
INFO: [Synth 8-6157] synthesizing module 'ResettableDelayLine__parameterized3' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:95]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ResettableDelayLine__parameterized3' (24#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:95]
INFO: [Synth 8-6155] done synthesizing module 'PointwiseComputationUnit' (25#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/pointwise_conv2d_unit.sv:4]
INFO: [Synth 8-6157] synthesizing module 'MaxPool2dUnit' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/maxpool2d_unit.sv:4]
	Parameter DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter DATA_SIGNED bound to: 1 - type: integer 
	Parameter IN_WIDTH bound to: 208 - type: integer 
	Parameter IN_HEIGHT bound to: 112 - type: integer 
	Parameter PARALLELISM bound to: 8 - type: integer 
	Parameter CEIL_MODE bound to: 1 - type: integer 
	Parameter COMPARE_TO_ZERO bound to: 0 - type: integer 
	Parameter K_SIZE bound to: 2 - type: integer 
	Parameter STRIDE bound to: 2 - type: integer 
	Parameter WIDTH_BITS bound to: 8 - type: integer 
	Parameter HEIGHT_BITS bound to: 7 - type: integer 
	Parameter OUT_WIDTH bound to: 104 - type: integer 
	Parameter OUT_HEIGHT bound to: 56 - type: integer 
	Parameter COL_CNTR_BITS bound to: 8 - type: integer 
	Parameter ROW_CNTR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DelayLine__parameterized16' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:28]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter DELAY bound to: 104 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DelayRegister__parameterized2' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:4]
	Parameter WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayRegister__parameterized2' (25#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'DelayLine__parameterized16' (25#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:28]
INFO: [Synth 8-6157] synthesizing module 'ResettableDelayLine__parameterized4' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:95]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter DELAY bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ResettableDelayRegister__parameterized0' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:66]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ResettableDelayRegister__parameterized0' (25#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:66]
INFO: [Synth 8-6155] done synthesizing module 'ResettableDelayLine__parameterized4' (25#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:95]
INFO: [Synth 8-6155] done synthesizing module 'MaxPool2dUnit' (26#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/maxpool2d_unit.sv:4]
INFO: [Synth 8-6157] synthesizing module 'MuxWriterUnit__parameterized1' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/mux_writer_unit.sv:105]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 104 - type: integer 
	Parameter HEIGHT bound to: 56 - type: integer 
	Parameter CHANNELS bound to: 8 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter PARALLELISM bound to: 8 - type: integer 
	Parameter REGISTER_FOR_EACH bound to: 1 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter OUT_SIZE bound to: 11648 - type: integer 
	Parameter ADDRESS_BITS bound to: 14 - type: integer 
	Parameter RANGE_PER_THREAD bound to: 1456 - type: integer 
	Parameter GLOBAL_LAST_ADDRESS bound to: 46591 - type: integer 
	Parameter SELECTOR_CNTR_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AddressCounter__parameterized3' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/mux_writer_unit.sv:4]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 0 - type: integer 
	Parameter END_ADDRESS bound to: 1455 - type: integer 
	Parameter ADDRESS_BITS bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AddressCounter__parameterized3' (26#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/mux_writer_unit.sv:4]
INFO: [Synth 8-6157] synthesizing module 'AddressCounter__parameterized4' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/mux_writer_unit.sv:4]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 2 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 1456 - type: integer 
	Parameter END_ADDRESS bound to: 2911 - type: integer 
	Parameter ADDRESS_BITS bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AddressCounter__parameterized4' (26#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/mux_writer_unit.sv:4]
INFO: [Synth 8-6157] synthesizing module 'AddressCounter__parameterized5' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/mux_writer_unit.sv:4]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 3 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 2912 - type: integer 
	Parameter END_ADDRESS bound to: 4367 - type: integer 
	Parameter ADDRESS_BITS bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AddressCounter__parameterized5' (26#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/mux_writer_unit.sv:4]
INFO: [Synth 8-6157] synthesizing module 'AddressCounter__parameterized6' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/mux_writer_unit.sv:4]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 4 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 4368 - type: integer 
	Parameter END_ADDRESS bound to: 5823 - type: integer 
	Parameter ADDRESS_BITS bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DelayLine__parameterized17' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:28]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayLine__parameterized17' (26#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'AddressCounter__parameterized6' (26#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/mux_writer_unit.sv:4]
INFO: [Synth 8-6157] synthesizing module 'AddressCounter__parameterized7' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/mux_writer_unit.sv:4]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 5 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 5824 - type: integer 
	Parameter END_ADDRESS bound to: 7279 - type: integer 
	Parameter ADDRESS_BITS bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DelayLine__parameterized18' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:28]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayLine__parameterized18' (26#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:28]
INFO: [Synth 8-6157] synthesizing module 'ResettableDelayLine__parameterized5' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:95]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ResettableDelayLine__parameterized5' (26#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:95]
INFO: [Synth 8-6155] done synthesizing module 'AddressCounter__parameterized7' (26#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/mux_writer_unit.sv:4]
INFO: [Synth 8-6157] synthesizing module 'AddressCounter__parameterized8' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/mux_writer_unit.sv:4]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 6 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 7280 - type: integer 
	Parameter END_ADDRESS bound to: 8735 - type: integer 
	Parameter ADDRESS_BITS bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DelayLine__parameterized19' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:28]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayLine__parameterized19' (26#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:28]
INFO: [Synth 8-6157] synthesizing module 'ResettableDelayLine__parameterized6' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:95]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ResettableDelayLine__parameterized6' (26#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:95]
INFO: [Synth 8-6155] done synthesizing module 'AddressCounter__parameterized8' (26#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/mux_writer_unit.sv:4]
INFO: [Synth 8-6157] synthesizing module 'AddressCounter__parameterized9' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/mux_writer_unit.sv:4]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 8736 - type: integer 
	Parameter END_ADDRESS bound to: 10191 - type: integer 
	Parameter ADDRESS_BITS bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DelayLine__parameterized20' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:28]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayLine__parameterized20' (26#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:28]
INFO: [Synth 8-6157] synthesizing module 'ResettableDelayLine__parameterized7' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:95]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ResettableDelayLine__parameterized7' (26#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:95]
INFO: [Synth 8-6155] done synthesizing module 'AddressCounter__parameterized9' (26#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/mux_writer_unit.sv:4]
INFO: [Synth 8-6157] synthesizing module 'AddressCounter__parameterized10' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/mux_writer_unit.sv:4]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 8 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 10192 - type: integer 
	Parameter END_ADDRESS bound to: 11647 - type: integer 
	Parameter ADDRESS_BITS bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DelayLine__parameterized21' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:28]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayLine__parameterized21' (26#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'AddressCounter__parameterized10' (26#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/mux_writer_unit.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'MuxWriterUnit__parameterized1' (26#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/mux_writer_unit.sv:105]
WARNING: [Synth 8-689] width (32) of port connection 'out_data_memory_address' does not match port width (14) of module 'MuxWriterUnit' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/pointwise_conv2d_unit.sv:690]
INFO: [Synth 8-6157] synthesizing module 'PointStreamerUnit' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/streamer_unit.sv:4]
	Parameter IN_WIDTH bound to: 208 - type: integer 
	Parameter IN_HEIGHT bound to: 112 - type: integer 
	Parameter IN_CHANNELS bound to: 6 - type: integer 
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter READ_LATENCY bound to: 2 - type: integer 
	Parameter PIXELS bound to: 139776 - type: integer 
	Parameter ADDRESS_BITS bound to: 18 - type: integer 
	Parameter STEP bound to: 23296 - type: integer 
	Parameter CHANNEL_CNTR_BITS bound to: 3 - type: integer 
	Parameter POINTS_NUM bound to: 23296 - type: integer 
	Parameter POINTS_CNTR_BITS bound to: 15 - type: integer 
	Parameter DSP_STREAMER_LATENCY bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DSP_STREAMER' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.runs/synth_1/.Xil/Vivado-110279-michal-Lenovo-ideapad-700-17ISK/realtime/DSP_STREAMER_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DSP_STREAMER' (27#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.runs/synth_1/.Xil/Vivado-110279-michal-Lenovo-ideapad-700-17ISK/realtime/DSP_STREAMER_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ResettableDelayLine__parameterized8' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:95]
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter DELAY bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ResettableDelayRegister__parameterized1' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:66]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ResettableDelayRegister__parameterized1' (27#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:66]
INFO: [Synth 8-6155] done synthesizing module 'ResettableDelayLine__parameterized8' (27#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:95]
INFO: [Synth 8-6155] done synthesizing module 'PointStreamerUnit' (28#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/streamer_unit.sv:4]
WARNING: [Synth 8-689] width (32) of port connection 'in_data_memory_address' does not match port width (18) of module 'PointStreamerUnit' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/pointwise_conv2d_unit.sv:449]
INFO: [Synth 8-6157] synthesizing module 'CyclicStreamerUnit' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/streamer_unit.sv:121]
	Parameter BIT_WIDTH bound to: 64 - type: integer 
	Parameter CYCLE_LENGTH bound to: 6 - type: integer 
	Parameter PRE_DATA bound to: 3 - type: integer 
	Parameter NUM_OF_CYCLES bound to: 1 - type: integer 
	Parameter READ_LATENCY bound to: 2 - type: integer 
	Parameter STREAM_LENGTH bound to: 9 - type: integer 
	Parameter IN_STREAM_ADDRESS_BITS bound to: 4 - type: integer 
	Parameter LOCAL_CNTR_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CyclicStreamerUnit' (29#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/streamer_unit.sv:121]
WARNING: [Synth 8-689] width (32) of port connection 'data_memory_address' does not match port width (4) of module 'CyclicStreamerUnit' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/pointwise_conv2d_unit.sv:485]
INFO: [Synth 8-6157] synthesizing module 'ResettableDelayLine__parameterized9' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:95]
	Parameter WIDTH bound to: 11 - type: integer 
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ResettableDelayRegister__parameterized2' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:66]
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ResettableDelayRegister__parameterized2' (29#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:66]
INFO: [Synth 8-6155] done synthesizing module 'ResettableDelayLine__parameterized9' (29#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:95]
INFO: [Synth 8-6155] done synthesizing module 'PointwiseConv2dUnit' (30#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/pointwise_conv2d_unit.sv:299]
WARNING: [Synth 8-689] width (32) of port connection 'in_data_memory_read_enable' does not match port width (1) of module 'PointwiseConv2dUnit' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/little_net_acc.sv:185]
INFO: [Synth 8-6157] synthesizing module 'ROM__parameterized0' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/MemoWrappers.sv:3]
	Parameter LEN bound to: 9 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter init_file_name bound to: rom_layer_2_pw.mem - type: string 
	Parameter LATENCY bound to: 2 - type: integer 
	Parameter USE_SLEEP bound to: 0 - type: integer 
	Parameter PRIMITIVE_TYPE bound to: auto - type: string 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sprom__parameterized0' [/media/michal/HDD_Linux1/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8727]
	Parameter MEMORY_SIZE bound to: 576 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: rom_layer_2_pw.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 64 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/media/michal/HDD_Linux1/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 3 - type: integer 
	Parameter MEMORY_SIZE bound to: 576 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: rom_layer_2_pw.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 64 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 64 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 64 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 64 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 64 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 64 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 64 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 64 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 64 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 64 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 9 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 64 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 64 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 64 - type: integer 
	Parameter rstb_loop_iter bound to: 64 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 64 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/media/michal/HDD_Linux1/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:488]
INFO: [Synth 8-3876] $readmem data file 'rom_layer_2_pw.mem' is read successfully [/media/michal/HDD_Linux1/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1104]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (30#1) [/media/michal/HDD_Linux1/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sprom__parameterized0' (30#1) [/media/michal/HDD_Linux1/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8727]
INFO: [Synth 8-6155] done synthesizing module 'ROM__parameterized0' (30#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/MemoWrappers.sv:3]
INFO: [Synth 8-6157] synthesizing module 'DepthwiseConv2dUnit__parameterized0' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:4]
	Parameter IN_WIDTH bound to: 104 - type: integer 
	Parameter IN_HEIGHT bound to: 56 - type: integer 
	Parameter IN_CHANNELS bound to: 8 - type: integer 
	Parameter PADDING_W bound to: 1 - type: integer 
	Parameter PADDING_H bound to: 1 - type: integer 
	Parameter CHANNEL_MUL bound to: 1 - type: integer 
	Parameter USE_BIAS bound to: 1 - type: integer 
	Parameter USE_BN bound to: 1 - type: integer 
	Parameter USE_RELU bound to: 0 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter IN_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter IN_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter IN_DATA_SIGN bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter WEIGHT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_SIGN bound to: 1 - type: integer 
	Parameter BIAS_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BIAS_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BIAS_DATA_SIGN bound to: 1 - type: integer 
	Parameter INTER_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter INTER_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter INTER_DATA_SIGN bound to: 1 - type: integer 
	Parameter BN_W_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BN_W_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BN_W_DATA_SIGN bound to: 1 - type: integer 
	Parameter BN_B_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BN_B_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BN_B_DATA_SIGN bound to: 1 - type: integer 
	Parameter OUT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter OUT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter OUT_DATA_SIGN bound to: 1 - type: integer 
	Parameter READ_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter READ_WEIGHT_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter K_SIZE bound to: 3 - type: integer 
	Parameter PADDED_WIDTH bound to: 106 - type: integer 
	Parameter PADDED_HEIGHT bound to: 58 - type: integer 
	Parameter OUT_WIDTH bound to: 104 - type: integer 
	Parameter OUT_HEIGHT bound to: 56 - type: integer 
	Parameter OUT_CHANNELS bound to: 8 - type: integer 
	Parameter IN_DATA_FRAC bound to: 7 - type: integer 
	Parameter WEIGHT_DATA_FRAC bound to: 7 - type: integer 
	Parameter BIAS_DATA_FRAC bound to: 7 - type: integer 
	Parameter INTER_DATA_FRAC bound to: 7 - type: integer 
	Parameter BN_W_DATA_FRAC bound to: 7 - type: integer 
	Parameter BN_B_DATA_FRAC bound to: 7 - type: integer 
	Parameter OUT_DATA_FRAC bound to: 7 - type: integer 
	Parameter ADDITIONAL_WEIGHTS bound to: 3 - type: integer 
	Parameter INPUT_SIZE bound to: 46592 - type: integer 
	Parameter IN_DATA_ADDRESS_BITS bound to: 16 - type: integer 
	Parameter IN_DATA_ADDRESS_BITS_32 bound to: 32 - type: integer 
	Parameter WEIGHTS_SIZE bound to: 96 - type: integer 
	Parameter WEIGHTS_ADDRESS_BITS bound to: 7 - type: integer 
	Parameter WEIGHTS_ADDRESS_BITS_32 bound to: 32 - type: integer 
	Parameter LOCAL_WEIGHTS_SIZE bound to: 12 - type: integer 
	Parameter LOCAL_WEIGHTS_CNTR_BITS bound to: 4 - type: integer 
	Parameter CHANNELS_CNTR_BITS bound to: 4 - type: integer 
	Parameter MAP_SIZE bound to: 5824 - type: integer 
	Parameter PIXELS_CNTR bound to: 13 - type: integer 
	Parameter OUT_SIZE bound to: 46592 - type: integer 
	Parameter OUT_ADDRESS_BITS bound to: 14 - type: integer 
	Parameter OUT_ADDRESS_BITS_32 bound to: 32 - type: integer 
	Parameter MUL_LATENCY bound to: 4 - type: integer 
	Parameter ADD_LATENCY bound to: 2 - type: integer 
	Parameter CASCADE_LATENCY bound to: 12 - type: integer 
	Parameter CASCADE_BN_LATENCY bound to: 16 - type: integer 
	Parameter FULL_LATENCY bound to: 16 - type: integer 
	Parameter BN_DELAY bound to: 12 - type: integer 
	Parameter KERNEL_VALIDITY_DELAY bound to: 16 - type: integer 
	Parameter IS_FINISHED_DELAY bound to: 2 - type: integer 
	Parameter RESULT_SIGNED bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'DSP_A_mul_B_add_C_PCOUT' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.runs/synth_1/.Xil/Vivado-110279-michal-Lenovo-ideapad-700-17ISK/realtime/DSP_A_mul_B_add_C_PCOUT_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DSP_A_mul_B_add_C_PCOUT' (31#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.runs/synth_1/.Xil/Vivado-110279-michal-Lenovo-ideapad-700-17ISK/realtime/DSP_A_mul_B_add_C_PCOUT_stub.v:6]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_C_PCOUT' is unconnected for instance 'dsp_first_bias' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:337]
WARNING: [Synth 8-7023] instance 'dsp_first_bias' of module 'DSP_A_mul_B_add_C_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:337]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
INFO: [Synth 8-6157] synthesizing module 'LoadingWeightsUnit__parameterized0' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/weights_loading_unit.sv:4]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter BATCH_SIZE bound to: 12 - type: integer 
	Parameter MEMORY_WEIGHTS_SIZE bound to: 96 - type: integer 
	Parameter ADDRESS_BITS bound to: 7 - type: integer 
	Parameter READ_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter BATCH_CNTR_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ShiftRegisters__parameterized2' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/shift_reg.sv:4]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter LENGTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ShiftRegisters__parameterized2' (31#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/shift_reg.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'LoadingWeightsUnit__parameterized0' (31#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/weights_loading_unit.sv:4]
INFO: [Synth 8-6157] synthesizing module 'SlidingWindowUnit__parameterized0' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/sliding_window_unit.sv:4]
	Parameter IN_WIDTH bound to: 104 - type: integer 
	Parameter IN_HEIGHT bound to: 56 - type: integer 
	Parameter IN_CHANNELS bound to: 8 - type: integer 
	Parameter NUM_OF_PASS bound to: 1 - type: integer 
	Parameter PADDING_W bound to: 1 - type: integer 
	Parameter PADDING_H bound to: 1 - type: integer 
	Parameter DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter PADDED_WIDTH bound to: 106 - type: integer 
	Parameter PADDED_HEIGHT bound to: 58 - type: integer 
	Parameter PADDED_SIZE bound to: 6148 - type: integer 
	Parameter INPUT_SIZE bound to: 46592 - type: integer 
	Parameter IN_ADDRESS_SIZE bound to: 16 - type: integer 
	Parameter ROW_CNTR_BITS bound to: 6 - type: integer 
	Parameter COL_CNTR_BITS bound to: 7 - type: integer 
	Parameter CHANNEL_CNTR_BITS bound to: 3 - type: integer 
	Parameter PASS_CNTR_BITS bound to: 1 - type: integer 
	Parameter INPUT_IDX_CNTR_BITS bound to: 16 - type: integer 
	Parameter K_SIZE bound to: 3 - type: integer 
	Parameter END_COUNTER_COL bound to: 105 - type: integer 
	Parameter END_COUNTER_ROW bound to: 57 - type: integer 
	Parameter END_COUNTER_CHANNEL bound to: 7 - type: integer 
	Parameter END_COUNTER_INPUT_IDX bound to: 46591 - type: integer 
	Parameter DELAY_LINE_LENGTH bound to: 103 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DelayLine__parameterized22' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:28]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter DELAY bound to: 103 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayLine__parameterized22' (31#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:28]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 110 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayLine__parameterized23' (31#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'SlidingWindowUnit__parameterized0' (31#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/sliding_window_unit.sv:4]
WARNING: [Synth 8-689] width (32) of port connection 'memory_address' does not match port width (16) of module 'SlidingWindowUnit' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:259]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 104 - type: integer 
	Parameter HEIGHT bound to: 56 - type: integer 
	Parameter CHANNELS bound to: 8 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter PARALLELISM bound to: 1 - type: integer 
	Parameter REGISTER_FOR_EACH bound to: 1 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter OUT_SIZE bound to: 11648 - type: integer 
	Parameter ADDRESS_BITS bound to: 14 - type: integer 
	Parameter RANGE_PER_THREAD bound to: 11648 - type: integer 
	Parameter GLOBAL_LAST_ADDRESS bound to: 46591 - type: integer 
	Parameter SELECTOR_CNTR_BITS bound to: 0 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 0 - type: integer 
	Parameter END_ADDRESS bound to: 11647 - type: integer 
	Parameter ADDRESS_BITS bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AddressCounter__parameterized11' (31#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/mux_writer_unit.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'MuxWriterUnit__parameterized2' (31#1) [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/mux_writer_unit.sv:105]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-689] width (32) of port connection 'out_data_memory_address' does not match port width (14) of module 'MuxWriterUnit' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:573]
WARNING: [Synth 8-689] width (32) of port connection 'in_data_memory_read_enable' does not match port width (1) of module 'DepthwiseConv2dUnit__parameterized0' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/little_net_acc.sv:261]
	Parameter LEN bound to: 96 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter init_file_name bound to: rom_layer_3_dw.mem - type: string 
	Parameter LATENCY bound to: 2 - type: integer 
	Parameter USE_SLEEP bound to: 0 - type: integer 
	Parameter PRIMITIVE_TYPE bound to: auto - type: string 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter MEMORY_SIZE bound to: 768 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: rom_layer_3_dw.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter MEMORY_TYPE bound to: 3 - type: integer 
	Parameter MEMORY_SIZE bound to: 768 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: rom_layer_3_dw.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 8 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 96 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 8 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 8 - type: integer 
	Parameter rstb_loop_iter bound to: 8 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/media/michal/HDD_Linux1/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:488]
INFO: [Synth 8-3876] $readmem data file 'rom_layer_3_dw.mem' is read successfully [/media/michal/HDD_Linux1/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1104]
	Parameter IN_WIDTH bound to: 104 - type: integer 
	Parameter IN_HEIGHT bound to: 56 - type: integer 
	Parameter IN_CHANNELS bound to: 8 - type: integer 
	Parameter PADDING_W bound to: 1 - type: integer 
	Parameter PADDING_H bound to: 1 - type: integer 
	Parameter CHANNEL_MUL bound to: 2 - type: integer 
	Parameter USE_BIAS bound to: 0 - type: integer 
	Parameter USE_BN bound to: 1 - type: integer 
	Parameter USE_RELU bound to: 1 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter IN_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter IN_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter IN_DATA_SIGN bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter WEIGHT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_SIGN bound to: 1 - type: integer 
	Parameter BIAS_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BIAS_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BIAS_DATA_SIGN bound to: 1 - type: integer 
	Parameter INTER_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter INTER_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter INTER_DATA_SIGN bound to: 1 - type: integer 
	Parameter BN_W_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BN_W_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BN_W_DATA_SIGN bound to: 1 - type: integer 
	Parameter BN_B_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BN_B_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BN_B_DATA_SIGN bound to: 1 - type: integer 
	Parameter OUT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter OUT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter OUT_DATA_SIGN bound to: 1 - type: integer 
	Parameter READ_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter READ_WEIGHT_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter K_SIZE bound to: 3 - type: integer 
	Parameter PADDED_WIDTH bound to: 106 - type: integer 
	Parameter PADDED_HEIGHT bound to: 58 - type: integer 
	Parameter OUT_WIDTH bound to: 104 - type: integer 
	Parameter OUT_HEIGHT bound to: 56 - type: integer 
	Parameter OUT_CHANNELS bound to: 16 - type: integer 
	Parameter IN_DATA_FRAC bound to: 7 - type: integer 
	Parameter WEIGHT_DATA_FRAC bound to: 7 - type: integer 
	Parameter BIAS_DATA_FRAC bound to: 7 - type: integer 
	Parameter INTER_DATA_FRAC bound to: 7 - type: integer 
	Parameter BN_W_DATA_FRAC bound to: 7 - type: integer 
	Parameter BN_B_DATA_FRAC bound to: 7 - type: integer 
	Parameter OUT_DATA_FRAC bound to: 7 - type: integer 
	Parameter ADDITIONAL_WEIGHTS bound to: 2 - type: integer 
	Parameter INPUT_SIZE bound to: 46592 - type: integer 
	Parameter IN_DATA_ADDRESS_BITS bound to: 16 - type: integer 
	Parameter IN_DATA_ADDRESS_BITS_32 bound to: 32 - type: integer 
	Parameter WEIGHTS_SIZE bound to: 176 - type: integer 
	Parameter WEIGHTS_ADDRESS_BITS bound to: 8 - type: integer 
	Parameter WEIGHTS_ADDRESS_BITS_32 bound to: 32 - type: integer 
	Parameter LOCAL_WEIGHTS_SIZE bound to: 11 - type: integer 
	Parameter LOCAL_WEIGHTS_CNTR_BITS bound to: 4 - type: integer 
	Parameter CHANNELS_CNTR_BITS bound to: 5 - type: integer 
	Parameter MAP_SIZE bound to: 5824 - type: integer 
	Parameter PIXELS_CNTR bound to: 13 - type: integer 
	Parameter OUT_SIZE bound to: 93184 - type: integer 
	Parameter OUT_ADDRESS_BITS bound to: 15 - type: integer 
	Parameter OUT_ADDRESS_BITS_32 bound to: 32 - type: integer 
	Parameter MUL_LATENCY bound to: 4 - type: integer 
	Parameter ADD_LATENCY bound to: 2 - type: integer 
	Parameter CASCADE_LATENCY bound to: 12 - type: integer 
	Parameter CASCADE_BN_LATENCY bound to: 16 - type: integer 
	Parameter FULL_LATENCY bound to: 16 - type: integer 
	Parameter BN_DELAY bound to: 12 - type: integer 
	Parameter KERNEL_VALIDITY_DELAY bound to: 16 - type: integer 
	Parameter IS_FINISHED_DELAY bound to: 2 - type: integer 
	Parameter RESULT_SIGNED bound to: 1'b1 
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_PCOUT' is unconnected for instance 'dsp_first_no_bias' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:351]
WARNING: [Synth 8-7023] instance 'dsp_first_no_bias' of module 'DSP_A_mul_B_PCOUT' has 6 connections declared, but only 5 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:351]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter BATCH_SIZE bound to: 11 - type: integer 
	Parameter MEMORY_WEIGHTS_SIZE bound to: 176 - type: integer 
	Parameter ADDRESS_BITS bound to: 8 - type: integer 
	Parameter READ_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter BATCH_CNTR_BITS bound to: 4 - type: integer 
	Parameter IN_WIDTH bound to: 104 - type: integer 
	Parameter IN_HEIGHT bound to: 56 - type: integer 
	Parameter IN_CHANNELS bound to: 8 - type: integer 
	Parameter NUM_OF_PASS bound to: 2 - type: integer 
	Parameter PADDING_W bound to: 1 - type: integer 
	Parameter PADDING_H bound to: 1 - type: integer 
	Parameter DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter PADDED_WIDTH bound to: 106 - type: integer 
	Parameter PADDED_HEIGHT bound to: 58 - type: integer 
	Parameter PADDED_SIZE bound to: 6148 - type: integer 
	Parameter INPUT_SIZE bound to: 46592 - type: integer 
	Parameter IN_ADDRESS_SIZE bound to: 16 - type: integer 
	Parameter ROW_CNTR_BITS bound to: 6 - type: integer 
	Parameter COL_CNTR_BITS bound to: 7 - type: integer 
	Parameter CHANNEL_CNTR_BITS bound to: 3 - type: integer 
	Parameter PASS_CNTR_BITS bound to: 2 - type: integer 
	Parameter INPUT_IDX_CNTR_BITS bound to: 16 - type: integer 
	Parameter K_SIZE bound to: 3 - type: integer 
	Parameter END_COUNTER_COL bound to: 105 - type: integer 
	Parameter END_COUNTER_ROW bound to: 57 - type: integer 
	Parameter END_COUNTER_CHANNEL bound to: 7 - type: integer 
	Parameter END_COUNTER_INPUT_IDX bound to: 46591 - type: integer 
	Parameter DELAY_LINE_LENGTH bound to: 103 - type: integer 
WARNING: [Synth 8-689] width (32) of port connection 'memory_address' does not match port width (16) of module 'SlidingWindowUnit' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:259]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 104 - type: integer 
	Parameter HEIGHT bound to: 56 - type: integer 
	Parameter CHANNELS bound to: 16 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter PARALLELISM bound to: 1 - type: integer 
	Parameter REGISTER_FOR_EACH bound to: 1 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter OUT_SIZE bound to: 23296 - type: integer 
	Parameter ADDRESS_BITS bound to: 15 - type: integer 
	Parameter RANGE_PER_THREAD bound to: 23296 - type: integer 
	Parameter GLOBAL_LAST_ADDRESS bound to: 93183 - type: integer 
	Parameter SELECTOR_CNTR_BITS bound to: 0 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 0 - type: integer 
	Parameter END_ADDRESS bound to: 23295 - type: integer 
	Parameter ADDRESS_BITS bound to: 15 - type: integer 
WARNING: [Synth 8-689] width (32) of port connection 'out_data_memory_address' does not match port width (15) of module 'MuxWriterUnit' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:573]
WARNING: [Synth 8-689] width (32) of port connection 'in_data_memory_read_enable' does not match port width (1) of module 'DepthwiseConv2dUnit__parameterized1' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/little_net_acc.sv:337]
	Parameter LEN bound to: 176 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter init_file_name bound to: rom_layer_4_dw.mem - type: string 
	Parameter LATENCY bound to: 2 - type: integer 
	Parameter USE_SLEEP bound to: 0 - type: integer 
	Parameter PRIMITIVE_TYPE bound to: auto - type: string 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter MEMORY_SIZE bound to: 1408 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: rom_layer_4_dw.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter MEMORY_TYPE bound to: 3 - type: integer 
	Parameter MEMORY_SIZE bound to: 1408 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: rom_layer_4_dw.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 8 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 176 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 8 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 8 - type: integer 
	Parameter rstb_loop_iter bound to: 8 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/media/michal/HDD_Linux1/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:488]
INFO: [Synth 8-3876] $readmem data file 'rom_layer_4_dw.mem' is read successfully [/media/michal/HDD_Linux1/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1104]
	Parameter IN_WIDTH bound to: 104 - type: integer 
	Parameter IN_HEIGHT bound to: 56 - type: integer 
	Parameter IN_CHANNELS bound to: 16 - type: integer 
	Parameter OUT_CHANNELS bound to: 32 - type: integer 
	Parameter USE_BIAS bound to: 1 - type: integer 
	Parameter USE_BN bound to: 1 - type: integer 
	Parameter USE_RELU bound to: 0 - type: integer 
	Parameter USE_MAXPOOL bound to: 1 - type: integer 
	Parameter USE_MAXPOOL_CEIL_MODE bound to: 1 - type: integer 
	Parameter PARALLELISM bound to: 16 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter USE_MAX_FINDER bound to: 0 - type: integer 
	Parameter ANCHORS bound to: 6 - type: integer 
	Parameter IN_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter IN_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter IN_DATA_SIGN bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter WEIGHT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_SIGN bound to: 1 - type: integer 
	Parameter BIAS_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BIAS_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BIAS_DATA_SIGN bound to: 1 - type: integer 
	Parameter INTER_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter INTER_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter INTER_DATA_SIGN bound to: 1 - type: integer 
	Parameter BN_W_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BN_W_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BN_W_DATA_SIGN bound to: 1 - type: integer 
	Parameter BN_B_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BN_B_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BN_B_DATA_SIGN bound to: 1 - type: integer 
	Parameter OUT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter OUT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter OUT_DATA_SIGN bound to: 1 - type: integer 
	Parameter READ_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter READ_WEIGHT_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter OUT_WIDTH bound to: 52 - type: integer 
	Parameter OUT_HEIGHT bound to: 28 - type: integer 
	Parameter IN_DATA_FRAC bound to: 7 - type: integer 
	Parameter WEIGHT_DATA_FRAC bound to: 7 - type: integer 
	Parameter BIAS_DATA_FRAC bound to: 7 - type: integer 
	Parameter INTER_DATA_FRAC bound to: 7 - type: integer 
	Parameter BN_W_DATA_FRAC bound to: 7 - type: integer 
	Parameter BN_B_DATA_FRAC bound to: 7 - type: integer 
	Parameter OUT_DATA_FRAC bound to: 7 - type: integer 
	Parameter ADDITIONAL_WEIGHTS bound to: 3 - type: integer 
	Parameter INPUT_SIZE bound to: 93184 - type: integer 
	Parameter IN_DATA_ADDRESS_BITS bound to: 17 - type: integer 
	Parameter IN_DATA_ADDRESS_BITS_32 bound to: 32 - type: integer 
	Parameter WEIGHTS_SIZE bound to: 38 - type: integer 
	Parameter WEIGHTS_ADDRESS_BITS bound to: 6 - type: integer 
	Parameter WEIGHTS_ADDRESS_BITS_32 bound to: 32 - type: integer 
	Parameter OUT_SIZE bound to: 46592 - type: integer 
	Parameter OUT_ADDRESS_BITS bound to: 14 - type: integer 
	Parameter OUT_ADDRESS_BITS_32 bound to: 32 - type: integer 
	Parameter DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter DATA_SIGNED bound to: 1 - type: integer 
	Parameter IN_WIDTH bound to: 104 - type: integer 
	Parameter IN_HEIGHT bound to: 56 - type: integer 
	Parameter PARALLELISM bound to: 16 - type: integer 
	Parameter CEIL_MODE bound to: 1 - type: integer 
	Parameter COMPARE_TO_ZERO bound to: 0 - type: integer 
	Parameter K_SIZE bound to: 2 - type: integer 
	Parameter STRIDE bound to: 2 - type: integer 
	Parameter WIDTH_BITS bound to: 7 - type: integer 
	Parameter HEIGHT_BITS bound to: 6 - type: integer 
	Parameter OUT_WIDTH bound to: 52 - type: integer 
	Parameter OUT_HEIGHT bound to: 28 - type: integer 
	Parameter COL_CNTR_BITS bound to: 7 - type: integer 
	Parameter ROW_CNTR_BITS bound to: 6 - type: integer 
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter DELAY bound to: 52 - type: integer 
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter DELAY bound to: 2 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 52 - type: integer 
	Parameter HEIGHT bound to: 28 - type: integer 
	Parameter CHANNELS bound to: 32 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter PARALLELISM bound to: 16 - type: integer 
	Parameter REGISTER_FOR_EACH bound to: 1 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter OUT_SIZE bound to: 11648 - type: integer 
	Parameter ADDRESS_BITS bound to: 14 - type: integer 
	Parameter RANGE_PER_THREAD bound to: 728 - type: integer 
	Parameter GLOBAL_LAST_ADDRESS bound to: 46591 - type: integer 
	Parameter SELECTOR_CNTR_BITS bound to: 4 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 0 - type: integer 
	Parameter END_ADDRESS bound to: 727 - type: integer 
	Parameter ADDRESS_BITS bound to: 14 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 2 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 728 - type: integer 
	Parameter END_ADDRESS bound to: 1455 - type: integer 
	Parameter ADDRESS_BITS bound to: 14 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 3 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 1456 - type: integer 
	Parameter END_ADDRESS bound to: 2183 - type: integer 
	Parameter ADDRESS_BITS bound to: 14 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 4 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 2184 - type: integer 
	Parameter END_ADDRESS bound to: 2911 - type: integer 
	Parameter ADDRESS_BITS bound to: 14 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 5 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 2912 - type: integer 
	Parameter END_ADDRESS bound to: 3639 - type: integer 
	Parameter ADDRESS_BITS bound to: 14 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 6 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 3640 - type: integer 
	Parameter END_ADDRESS bound to: 4367 - type: integer 
	Parameter ADDRESS_BITS bound to: 14 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 4368 - type: integer 
	Parameter END_ADDRESS bound to: 5095 - type: integer 
	Parameter ADDRESS_BITS bound to: 14 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 8 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 5096 - type: integer 
	Parameter END_ADDRESS bound to: 5823 - type: integer 
	Parameter ADDRESS_BITS bound to: 14 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 9 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 5824 - type: integer 
	Parameter END_ADDRESS bound to: 6551 - type: integer 
	Parameter ADDRESS_BITS bound to: 14 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 9 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 9 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 10 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 6552 - type: integer 
	Parameter END_ADDRESS bound to: 7279 - type: integer 
	Parameter ADDRESS_BITS bound to: 14 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 10 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 10 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 11 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 7280 - type: integer 
	Parameter END_ADDRESS bound to: 8007 - type: integer 
	Parameter ADDRESS_BITS bound to: 14 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 11 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 11 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 12 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 8008 - type: integer 
	Parameter END_ADDRESS bound to: 8735 - type: integer 
	Parameter ADDRESS_BITS bound to: 14 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 12 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 12 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 13 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 8736 - type: integer 
	Parameter END_ADDRESS bound to: 9463 - type: integer 
	Parameter ADDRESS_BITS bound to: 14 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 13 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 14 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 9464 - type: integer 
	Parameter END_ADDRESS bound to: 10191 - type: integer 
	Parameter ADDRESS_BITS bound to: 14 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 14 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 14 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 15 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 10192 - type: integer 
	Parameter END_ADDRESS bound to: 10919 - type: integer 
	Parameter ADDRESS_BITS bound to: 14 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 15 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 15 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 16 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 10920 - type: integer 
	Parameter END_ADDRESS bound to: 11647 - type: integer 
	Parameter ADDRESS_BITS bound to: 14 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 16 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 16 - type: integer 
WARNING: [Synth 8-689] width (32) of port connection 'out_data_memory_address' does not match port width (14) of module 'MuxWriterUnit' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/pointwise_conv2d_unit.sv:690]
	Parameter IN_WIDTH bound to: 104 - type: integer 
	Parameter IN_HEIGHT bound to: 56 - type: integer 
	Parameter IN_CHANNELS bound to: 16 - type: integer 
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter READ_LATENCY bound to: 2 - type: integer 
	Parameter PIXELS bound to: 93184 - type: integer 
	Parameter ADDRESS_BITS bound to: 17 - type: integer 
	Parameter STEP bound to: 5824 - type: integer 
	Parameter CHANNEL_CNTR_BITS bound to: 4 - type: integer 
	Parameter POINTS_NUM bound to: 5824 - type: integer 
	Parameter POINTS_CNTR_BITS bound to: 13 - type: integer 
	Parameter DSP_STREAMER_LATENCY bound to: 4 - type: integer 
WARNING: [Synth 8-689] width (32) of port connection 'in_data_memory_address' does not match port width (17) of module 'PointStreamerUnit__parameterized0' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/pointwise_conv2d_unit.sv:449]
	Parameter BIT_WIDTH bound to: 128 - type: integer 
	Parameter CYCLE_LENGTH bound to: 16 - type: integer 
	Parameter PRE_DATA bound to: 3 - type: integer 
	Parameter NUM_OF_CYCLES bound to: 2 - type: integer 
	Parameter READ_LATENCY bound to: 2 - type: integer 
	Parameter STREAM_LENGTH bound to: 38 - type: integer 
	Parameter IN_STREAM_ADDRESS_BITS bound to: 6 - type: integer 
	Parameter LOCAL_CNTR_BITS bound to: 4 - type: integer 
WARNING: [Synth 8-689] width (32) of port connection 'data_memory_address' does not match port width (6) of module 'CyclicStreamerUnit' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/pointwise_conv2d_unit.sv:485]
WARNING: [Synth 8-689] width (32) of port connection 'in_data_memory_read_enable' does not match port width (1) of module 'PointwiseConv2dUnit__parameterized0' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/little_net_acc.sv:416]
	Parameter LEN bound to: 38 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter init_file_name bound to: rom_layer_5_pw.mem - type: string 
	Parameter LATENCY bound to: 2 - type: integer 
	Parameter USE_SLEEP bound to: 1 - type: integer 
	Parameter PRIMITIVE_TYPE bound to: block - type: string 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter MEMORY_SIZE bound to: 4864 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: rom_layer_5_pw.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: use_sleep_pin - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 6 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter MEMORY_TYPE bound to: 3 - type: integer 
	Parameter MEMORY_SIZE bound to: 4864 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: rom_layer_5_pw.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 2 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 6 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 6 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 128 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 38 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 128 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 128 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 128 - type: integer 
	Parameter rstb_loop_iter bound to: 128 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'rom_layer_5_pw.mem' is read successfully [/media/michal/HDD_Linux1/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1104]
	Parameter IN_WIDTH bound to: 52 - type: integer 
	Parameter IN_HEIGHT bound to: 28 - type: integer 
	Parameter IN_CHANNELS bound to: 32 - type: integer 
	Parameter PADDING_W bound to: 1 - type: integer 
	Parameter PADDING_H bound to: 1 - type: integer 
	Parameter CHANNEL_MUL bound to: 1 - type: integer 
	Parameter USE_BIAS bound to: 1 - type: integer 
	Parameter USE_BN bound to: 1 - type: integer 
	Parameter USE_RELU bound to: 0 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter IN_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter IN_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter IN_DATA_SIGN bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter WEIGHT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_SIGN bound to: 1 - type: integer 
	Parameter BIAS_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BIAS_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BIAS_DATA_SIGN bound to: 1 - type: integer 
	Parameter INTER_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter INTER_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter INTER_DATA_SIGN bound to: 1 - type: integer 
	Parameter BN_W_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BN_W_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BN_W_DATA_SIGN bound to: 1 - type: integer 
	Parameter BN_B_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BN_B_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BN_B_DATA_SIGN bound to: 1 - type: integer 
	Parameter OUT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter OUT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter OUT_DATA_SIGN bound to: 1 - type: integer 
	Parameter READ_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter READ_WEIGHT_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter K_SIZE bound to: 3 - type: integer 
	Parameter PADDED_WIDTH bound to: 54 - type: integer 
	Parameter PADDED_HEIGHT bound to: 30 - type: integer 
	Parameter OUT_WIDTH bound to: 52 - type: integer 
	Parameter OUT_HEIGHT bound to: 28 - type: integer 
	Parameter OUT_CHANNELS bound to: 32 - type: integer 
	Parameter IN_DATA_FRAC bound to: 7 - type: integer 
	Parameter WEIGHT_DATA_FRAC bound to: 7 - type: integer 
	Parameter BIAS_DATA_FRAC bound to: 7 - type: integer 
	Parameter INTER_DATA_FRAC bound to: 7 - type: integer 
	Parameter BN_W_DATA_FRAC bound to: 7 - type: integer 
	Parameter BN_B_DATA_FRAC bound to: 7 - type: integer 
	Parameter OUT_DATA_FRAC bound to: 7 - type: integer 
	Parameter ADDITIONAL_WEIGHTS bound to: 3 - type: integer 
	Parameter INPUT_SIZE bound to: 46592 - type: integer 
	Parameter IN_DATA_ADDRESS_BITS bound to: 16 - type: integer 
	Parameter IN_DATA_ADDRESS_BITS_32 bound to: 32 - type: integer 
	Parameter WEIGHTS_SIZE bound to: 384 - type: integer 
	Parameter WEIGHTS_ADDRESS_BITS bound to: 9 - type: integer 
	Parameter WEIGHTS_ADDRESS_BITS_32 bound to: 32 - type: integer 
	Parameter LOCAL_WEIGHTS_SIZE bound to: 12 - type: integer 
	Parameter LOCAL_WEIGHTS_CNTR_BITS bound to: 4 - type: integer 
	Parameter CHANNELS_CNTR_BITS bound to: 6 - type: integer 
	Parameter MAP_SIZE bound to: 1456 - type: integer 
	Parameter PIXELS_CNTR bound to: 11 - type: integer 
	Parameter OUT_SIZE bound to: 46592 - type: integer 
	Parameter OUT_ADDRESS_BITS bound to: 14 - type: integer 
	Parameter OUT_ADDRESS_BITS_32 bound to: 32 - type: integer 
	Parameter MUL_LATENCY bound to: 4 - type: integer 
	Parameter ADD_LATENCY bound to: 2 - type: integer 
	Parameter CASCADE_LATENCY bound to: 12 - type: integer 
	Parameter CASCADE_BN_LATENCY bound to: 16 - type: integer 
	Parameter FULL_LATENCY bound to: 16 - type: integer 
	Parameter BN_DELAY bound to: 12 - type: integer 
	Parameter KERNEL_VALIDITY_DELAY bound to: 16 - type: integer 
	Parameter IS_FINISHED_DELAY bound to: 2 - type: integer 
	Parameter RESULT_SIGNED bound to: 1'b1 
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_C_PCOUT' is unconnected for instance 'dsp_first_bias' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:337]
WARNING: [Synth 8-7023] instance 'dsp_first_bias' of module 'DSP_A_mul_B_add_C_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:337]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter BATCH_SIZE bound to: 12 - type: integer 
	Parameter MEMORY_WEIGHTS_SIZE bound to: 384 - type: integer 
	Parameter ADDRESS_BITS bound to: 9 - type: integer 
	Parameter READ_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter BATCH_CNTR_BITS bound to: 4 - type: integer 
	Parameter IN_WIDTH bound to: 52 - type: integer 
	Parameter IN_HEIGHT bound to: 28 - type: integer 
	Parameter IN_CHANNELS bound to: 32 - type: integer 
	Parameter NUM_OF_PASS bound to: 1 - type: integer 
	Parameter PADDING_W bound to: 1 - type: integer 
	Parameter PADDING_H bound to: 1 - type: integer 
	Parameter DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter PADDED_WIDTH bound to: 54 - type: integer 
	Parameter PADDED_HEIGHT bound to: 30 - type: integer 
	Parameter PADDED_SIZE bound to: 1620 - type: integer 
	Parameter INPUT_SIZE bound to: 46592 - type: integer 
	Parameter IN_ADDRESS_SIZE bound to: 16 - type: integer 
	Parameter ROW_CNTR_BITS bound to: 5 - type: integer 
	Parameter COL_CNTR_BITS bound to: 6 - type: integer 
	Parameter CHANNEL_CNTR_BITS bound to: 5 - type: integer 
	Parameter PASS_CNTR_BITS bound to: 1 - type: integer 
	Parameter INPUT_IDX_CNTR_BITS bound to: 16 - type: integer 
	Parameter K_SIZE bound to: 3 - type: integer 
	Parameter END_COUNTER_COL bound to: 53 - type: integer 
	Parameter END_COUNTER_ROW bound to: 29 - type: integer 
	Parameter END_COUNTER_CHANNEL bound to: 31 - type: integer 
	Parameter END_COUNTER_INPUT_IDX bound to: 46591 - type: integer 
	Parameter DELAY_LINE_LENGTH bound to: 51 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter DELAY bound to: 51 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 58 - type: integer 
WARNING: [Synth 8-689] width (32) of port connection 'memory_address' does not match port width (16) of module 'SlidingWindowUnit' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:259]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 52 - type: integer 
	Parameter HEIGHT bound to: 28 - type: integer 
	Parameter CHANNELS bound to: 32 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter PARALLELISM bound to: 1 - type: integer 
	Parameter REGISTER_FOR_EACH bound to: 1 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter OUT_SIZE bound to: 11648 - type: integer 
	Parameter ADDRESS_BITS bound to: 14 - type: integer 
	Parameter RANGE_PER_THREAD bound to: 11648 - type: integer 
	Parameter GLOBAL_LAST_ADDRESS bound to: 46591 - type: integer 
	Parameter SELECTOR_CNTR_BITS bound to: 0 - type: integer 
WARNING: [Synth 8-689] width (32) of port connection 'out_data_memory_address' does not match port width (14) of module 'MuxWriterUnit' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:573]
WARNING: [Synth 8-689] width (32) of port connection 'in_data_memory_read_enable' does not match port width (1) of module 'DepthwiseConv2dUnit__parameterized2' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/little_net_acc.sv:492]
	Parameter LEN bound to: 384 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter init_file_name bound to: rom_layer_6_dw.mem - type: string 
	Parameter LATENCY bound to: 2 - type: integer 
	Parameter USE_SLEEP bound to: 1 - type: integer 
	Parameter PRIMITIVE_TYPE bound to: block - type: string 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter MEMORY_SIZE bound to: 3072 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: rom_layer_6_dw.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: use_sleep_pin - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter MEMORY_TYPE bound to: 3 - type: integer 
	Parameter MEMORY_SIZE bound to: 3072 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: rom_layer_6_dw.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 2 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 8 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 384 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 8 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 8 - type: integer 
	Parameter rstb_loop_iter bound to: 8 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'rom_layer_6_dw.mem' is read successfully [/media/michal/HDD_Linux1/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1104]
	Parameter IN_WIDTH bound to: 52 - type: integer 
	Parameter IN_HEIGHT bound to: 28 - type: integer 
	Parameter IN_CHANNELS bound to: 32 - type: integer 
	Parameter PADDING_W bound to: 1 - type: integer 
	Parameter PADDING_H bound to: 1 - type: integer 
	Parameter CHANNEL_MUL bound to: 2 - type: integer 
	Parameter USE_BIAS bound to: 0 - type: integer 
	Parameter USE_BN bound to: 1 - type: integer 
	Parameter USE_RELU bound to: 1 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter IN_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter IN_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter IN_DATA_SIGN bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter WEIGHT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_SIGN bound to: 1 - type: integer 
	Parameter BIAS_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BIAS_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BIAS_DATA_SIGN bound to: 1 - type: integer 
	Parameter INTER_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter INTER_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter INTER_DATA_SIGN bound to: 1 - type: integer 
	Parameter BN_W_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BN_W_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BN_W_DATA_SIGN bound to: 1 - type: integer 
	Parameter BN_B_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BN_B_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BN_B_DATA_SIGN bound to: 1 - type: integer 
	Parameter OUT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter OUT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter OUT_DATA_SIGN bound to: 1 - type: integer 
	Parameter READ_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter READ_WEIGHT_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter K_SIZE bound to: 3 - type: integer 
	Parameter PADDED_WIDTH bound to: 54 - type: integer 
	Parameter PADDED_HEIGHT bound to: 30 - type: integer 
	Parameter OUT_WIDTH bound to: 52 - type: integer 
	Parameter OUT_HEIGHT bound to: 28 - type: integer 
	Parameter OUT_CHANNELS bound to: 64 - type: integer 
	Parameter IN_DATA_FRAC bound to: 7 - type: integer 
	Parameter WEIGHT_DATA_FRAC bound to: 7 - type: integer 
	Parameter BIAS_DATA_FRAC bound to: 7 - type: integer 
	Parameter INTER_DATA_FRAC bound to: 7 - type: integer 
	Parameter BN_W_DATA_FRAC bound to: 7 - type: integer 
	Parameter BN_B_DATA_FRAC bound to: 7 - type: integer 
	Parameter OUT_DATA_FRAC bound to: 7 - type: integer 
	Parameter ADDITIONAL_WEIGHTS bound to: 2 - type: integer 
	Parameter INPUT_SIZE bound to: 46592 - type: integer 
	Parameter IN_DATA_ADDRESS_BITS bound to: 16 - type: integer 
	Parameter IN_DATA_ADDRESS_BITS_32 bound to: 32 - type: integer 
	Parameter WEIGHTS_SIZE bound to: 704 - type: integer 
	Parameter WEIGHTS_ADDRESS_BITS bound to: 10 - type: integer 
	Parameter WEIGHTS_ADDRESS_BITS_32 bound to: 32 - type: integer 
	Parameter LOCAL_WEIGHTS_SIZE bound to: 11 - type: integer 
	Parameter LOCAL_WEIGHTS_CNTR_BITS bound to: 4 - type: integer 
	Parameter CHANNELS_CNTR_BITS bound to: 7 - type: integer 
	Parameter MAP_SIZE bound to: 1456 - type: integer 
	Parameter PIXELS_CNTR bound to: 11 - type: integer 
	Parameter OUT_SIZE bound to: 93184 - type: integer 
	Parameter OUT_ADDRESS_BITS bound to: 15 - type: integer 
	Parameter OUT_ADDRESS_BITS_32 bound to: 32 - type: integer 
	Parameter MUL_LATENCY bound to: 4 - type: integer 
	Parameter ADD_LATENCY bound to: 2 - type: integer 
	Parameter CASCADE_LATENCY bound to: 12 - type: integer 
	Parameter CASCADE_BN_LATENCY bound to: 16 - type: integer 
	Parameter FULL_LATENCY bound to: 16 - type: integer 
	Parameter BN_DELAY bound to: 12 - type: integer 
	Parameter KERNEL_VALIDITY_DELAY bound to: 16 - type: integer 
	Parameter IS_FINISHED_DELAY bound to: 2 - type: integer 
	Parameter RESULT_SIGNED bound to: 1'b1 
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_PCOUT' is unconnected for instance 'dsp_first_no_bias' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:351]
WARNING: [Synth 8-7023] instance 'dsp_first_no_bias' of module 'DSP_A_mul_B_PCOUT' has 6 connections declared, but only 5 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:351]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter BATCH_SIZE bound to: 11 - type: integer 
	Parameter MEMORY_WEIGHTS_SIZE bound to: 704 - type: integer 
	Parameter ADDRESS_BITS bound to: 10 - type: integer 
	Parameter READ_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter BATCH_CNTR_BITS bound to: 4 - type: integer 
	Parameter IN_WIDTH bound to: 52 - type: integer 
	Parameter IN_HEIGHT bound to: 28 - type: integer 
	Parameter IN_CHANNELS bound to: 32 - type: integer 
	Parameter NUM_OF_PASS bound to: 2 - type: integer 
	Parameter PADDING_W bound to: 1 - type: integer 
	Parameter PADDING_H bound to: 1 - type: integer 
	Parameter DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter PADDED_WIDTH bound to: 54 - type: integer 
	Parameter PADDED_HEIGHT bound to: 30 - type: integer 
	Parameter PADDED_SIZE bound to: 1620 - type: integer 
	Parameter INPUT_SIZE bound to: 46592 - type: integer 
	Parameter IN_ADDRESS_SIZE bound to: 16 - type: integer 
	Parameter ROW_CNTR_BITS bound to: 5 - type: integer 
	Parameter COL_CNTR_BITS bound to: 6 - type: integer 
	Parameter CHANNEL_CNTR_BITS bound to: 5 - type: integer 
	Parameter PASS_CNTR_BITS bound to: 2 - type: integer 
	Parameter INPUT_IDX_CNTR_BITS bound to: 16 - type: integer 
	Parameter K_SIZE bound to: 3 - type: integer 
	Parameter END_COUNTER_COL bound to: 53 - type: integer 
	Parameter END_COUNTER_ROW bound to: 29 - type: integer 
	Parameter END_COUNTER_CHANNEL bound to: 31 - type: integer 
	Parameter END_COUNTER_INPUT_IDX bound to: 46591 - type: integer 
	Parameter DELAY_LINE_LENGTH bound to: 51 - type: integer 
WARNING: [Synth 8-689] width (32) of port connection 'memory_address' does not match port width (16) of module 'SlidingWindowUnit' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:259]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 52 - type: integer 
	Parameter HEIGHT bound to: 28 - type: integer 
	Parameter CHANNELS bound to: 64 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter PARALLELISM bound to: 1 - type: integer 
	Parameter REGISTER_FOR_EACH bound to: 1 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter OUT_SIZE bound to: 23296 - type: integer 
	Parameter ADDRESS_BITS bound to: 15 - type: integer 
	Parameter RANGE_PER_THREAD bound to: 23296 - type: integer 
	Parameter GLOBAL_LAST_ADDRESS bound to: 93183 - type: integer 
	Parameter SELECTOR_CNTR_BITS bound to: 0 - type: integer 
WARNING: [Synth 8-689] width (32) of port connection 'out_data_memory_address' does not match port width (15) of module 'MuxWriterUnit' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:573]
WARNING: [Synth 8-689] width (32) of port connection 'in_data_memory_read_enable' does not match port width (1) of module 'DepthwiseConv2dUnit__parameterized3' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/little_net_acc.sv:568]
	Parameter LEN bound to: 704 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter init_file_name bound to: rom_layer_7_dw.mem - type: string 
	Parameter LATENCY bound to: 2 - type: integer 
	Parameter USE_SLEEP bound to: 1 - type: integer 
	Parameter PRIMITIVE_TYPE bound to: block - type: string 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter MEMORY_SIZE bound to: 5632 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: rom_layer_7_dw.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: use_sleep_pin - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter MEMORY_TYPE bound to: 3 - type: integer 
	Parameter MEMORY_SIZE bound to: 5632 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: rom_layer_7_dw.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 2 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 8 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 704 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 8 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 8 - type: integer 
	Parameter rstb_loop_iter bound to: 8 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'rom_layer_7_dw.mem' is read successfully [/media/michal/HDD_Linux1/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1104]
	Parameter IN_WIDTH bound to: 52 - type: integer 
	Parameter IN_HEIGHT bound to: 28 - type: integer 
	Parameter IN_CHANNELS bound to: 64 - type: integer 
	Parameter OUT_CHANNELS bound to: 64 - type: integer 
	Parameter USE_BIAS bound to: 0 - type: integer 
	Parameter USE_BN bound to: 1 - type: integer 
	Parameter USE_RELU bound to: 0 - type: integer 
	Parameter USE_MAXPOOL bound to: 1 - type: integer 
	Parameter USE_MAXPOOL_CEIL_MODE bound to: 1 - type: integer 
	Parameter PARALLELISM bound to: 16 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter USE_MAX_FINDER bound to: 0 - type: integer 
	Parameter ANCHORS bound to: 12 - type: integer 
	Parameter IN_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter IN_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter IN_DATA_SIGN bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter WEIGHT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_SIGN bound to: 1 - type: integer 
	Parameter BIAS_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BIAS_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BIAS_DATA_SIGN bound to: 1 - type: integer 
	Parameter INTER_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter INTER_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter INTER_DATA_SIGN bound to: 1 - type: integer 
	Parameter BN_W_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BN_W_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BN_W_DATA_SIGN bound to: 1 - type: integer 
	Parameter BN_B_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BN_B_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BN_B_DATA_SIGN bound to: 1 - type: integer 
	Parameter OUT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter OUT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter OUT_DATA_SIGN bound to: 1 - type: integer 
	Parameter READ_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter READ_WEIGHT_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter OUT_WIDTH bound to: 26 - type: integer 
	Parameter OUT_HEIGHT bound to: 14 - type: integer 
	Parameter IN_DATA_FRAC bound to: 7 - type: integer 
	Parameter WEIGHT_DATA_FRAC bound to: 7 - type: integer 
	Parameter BIAS_DATA_FRAC bound to: 7 - type: integer 
	Parameter INTER_DATA_FRAC bound to: 7 - type: integer 
	Parameter BN_W_DATA_FRAC bound to: 7 - type: integer 
	Parameter BN_B_DATA_FRAC bound to: 7 - type: integer 
	Parameter OUT_DATA_FRAC bound to: 7 - type: integer 
	Parameter ADDITIONAL_WEIGHTS bound to: 2 - type: integer 
	Parameter INPUT_SIZE bound to: 93184 - type: integer 
	Parameter IN_DATA_ADDRESS_BITS bound to: 17 - type: integer 
	Parameter IN_DATA_ADDRESS_BITS_32 bound to: 32 - type: integer 
	Parameter WEIGHTS_SIZE bound to: 264 - type: integer 
	Parameter WEIGHTS_ADDRESS_BITS bound to: 9 - type: integer 
	Parameter WEIGHTS_ADDRESS_BITS_32 bound to: 32 - type: integer 
	Parameter OUT_SIZE bound to: 23296 - type: integer 
	Parameter OUT_ADDRESS_BITS bound to: 13 - type: integer 
	Parameter OUT_ADDRESS_BITS_32 bound to: 32 - type: integer 
	Parameter USE_BIAS bound to: 0 - type: integer 
	Parameter USE_BN bound to: 1 - type: integer 
	Parameter USE_RELU bound to: 0 - type: integer 
	Parameter IN_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter IN_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter IN_DATA_SIGN bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter WEIGHT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_SIGN bound to: 1 - type: integer 
	Parameter BIAS_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BIAS_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BIAS_DATA_SIGN bound to: 1 - type: integer 
	Parameter INTER_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter INTER_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter INTER_DATA_SIGN bound to: 1 - type: integer 
	Parameter BN_W_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BN_W_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BN_W_DATA_SIGN bound to: 1 - type: integer 
	Parameter BN_B_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BN_B_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BN_B_DATA_SIGN bound to: 1 - type: integer 
	Parameter OUT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter OUT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter OUT_DATA_SIGN bound to: 1 - type: integer 
	Parameter IN_DATA_FRAC bound to: 7 - type: integer 
	Parameter WEIGHT_DATA_FRAC bound to: 7 - type: integer 
	Parameter BIAS_DATA_FRAC bound to: 7 - type: integer 
	Parameter INTER_DATA_FRAC bound to: 7 - type: integer 
	Parameter BN_W_DATA_FRAC bound to: 7 - type: integer 
	Parameter BN_B_DATA_FRAC bound to: 7 - type: integer 
	Parameter OUT_DATA_FRAC bound to: 7 - type: integer 
	Parameter DSP_ACC_LATENCY bound to: 4 - type: integer 
	Parameter DSP_ADD_LATENCY bound to: 4 - type: integer 
	Parameter DSP_MUL_ADD_LATENCY bound to: 4 - type: integer 
	Parameter FULL_LATENCY bound to: 8 - type: integer 
	Parameter RESULT_ACC_SIGNED bound to: 1'b1 
	Parameter DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter DATA_SIGNED bound to: 1 - type: integer 
	Parameter IN_WIDTH bound to: 52 - type: integer 
	Parameter IN_HEIGHT bound to: 28 - type: integer 
	Parameter PARALLELISM bound to: 16 - type: integer 
	Parameter CEIL_MODE bound to: 1 - type: integer 
	Parameter COMPARE_TO_ZERO bound to: 0 - type: integer 
	Parameter K_SIZE bound to: 2 - type: integer 
	Parameter STRIDE bound to: 2 - type: integer 
	Parameter WIDTH_BITS bound to: 6 - type: integer 
	Parameter HEIGHT_BITS bound to: 5 - type: integer 
	Parameter OUT_WIDTH bound to: 26 - type: integer 
	Parameter OUT_HEIGHT bound to: 14 - type: integer 
	Parameter COL_CNTR_BITS bound to: 6 - type: integer 
	Parameter ROW_CNTR_BITS bound to: 5 - type: integer 
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter DELAY bound to: 26 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter HEIGHT bound to: 14 - type: integer 
	Parameter CHANNELS bound to: 64 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter PARALLELISM bound to: 16 - type: integer 
	Parameter REGISTER_FOR_EACH bound to: 1 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter OUT_SIZE bound to: 5824 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter RANGE_PER_THREAD bound to: 364 - type: integer 
	Parameter GLOBAL_LAST_ADDRESS bound to: 23295 - type: integer 
	Parameter SELECTOR_CNTR_BITS bound to: 4 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 0 - type: integer 
	Parameter END_ADDRESS bound to: 363 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 2 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 364 - type: integer 
	Parameter END_ADDRESS bound to: 727 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 3 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 728 - type: integer 
	Parameter END_ADDRESS bound to: 1091 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 4 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 1092 - type: integer 
	Parameter END_ADDRESS bound to: 1455 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 5 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 1456 - type: integer 
	Parameter END_ADDRESS bound to: 1819 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 6 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 1820 - type: integer 
	Parameter END_ADDRESS bound to: 2183 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 2184 - type: integer 
	Parameter END_ADDRESS bound to: 2547 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 8 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 2548 - type: integer 
	Parameter END_ADDRESS bound to: 2911 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 9 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 2912 - type: integer 
	Parameter END_ADDRESS bound to: 3275 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 10 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 3276 - type: integer 
	Parameter END_ADDRESS bound to: 3639 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 11 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 3640 - type: integer 
	Parameter END_ADDRESS bound to: 4003 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 12 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 4004 - type: integer 
	Parameter END_ADDRESS bound to: 4367 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 13 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 4368 - type: integer 
	Parameter END_ADDRESS bound to: 4731 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 14 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 4732 - type: integer 
	Parameter END_ADDRESS bound to: 5095 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 15 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 5096 - type: integer 
	Parameter END_ADDRESS bound to: 5459 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 16 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 5460 - type: integer 
	Parameter END_ADDRESS bound to: 5823 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
WARNING: [Synth 8-689] width (32) of port connection 'out_data_memory_address' does not match port width (13) of module 'MuxWriterUnit' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/pointwise_conv2d_unit.sv:690]
	Parameter IN_WIDTH bound to: 52 - type: integer 
	Parameter IN_HEIGHT bound to: 28 - type: integer 
	Parameter IN_CHANNELS bound to: 64 - type: integer 
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter READ_LATENCY bound to: 2 - type: integer 
	Parameter PIXELS bound to: 93184 - type: integer 
	Parameter ADDRESS_BITS bound to: 17 - type: integer 
	Parameter STEP bound to: 1456 - type: integer 
	Parameter CHANNEL_CNTR_BITS bound to: 6 - type: integer 
	Parameter POINTS_NUM bound to: 1456 - type: integer 
	Parameter POINTS_CNTR_BITS bound to: 11 - type: integer 
	Parameter DSP_STREAMER_LATENCY bound to: 4 - type: integer 
WARNING: [Synth 8-689] width (32) of port connection 'in_data_memory_address' does not match port width (17) of module 'PointStreamerUnit__parameterized1' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/pointwise_conv2d_unit.sv:449]
	Parameter BIT_WIDTH bound to: 128 - type: integer 
	Parameter CYCLE_LENGTH bound to: 64 - type: integer 
	Parameter PRE_DATA bound to: 2 - type: integer 
	Parameter NUM_OF_CYCLES bound to: 4 - type: integer 
	Parameter READ_LATENCY bound to: 2 - type: integer 
	Parameter STREAM_LENGTH bound to: 264 - type: integer 
	Parameter IN_STREAM_ADDRESS_BITS bound to: 9 - type: integer 
	Parameter LOCAL_CNTR_BITS bound to: 6 - type: integer 
WARNING: [Synth 8-689] width (32) of port connection 'data_memory_address' does not match port width (9) of module 'CyclicStreamerUnit' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/pointwise_conv2d_unit.sv:485]
WARNING: [Synth 8-689] width (32) of port connection 'in_data_memory_read_enable' does not match port width (1) of module 'PointwiseConv2dUnit__parameterized1' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/little_net_acc.sv:647]
	Parameter LEN bound to: 264 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter init_file_name bound to: rom_layer_8_pw.mem - type: string 
	Parameter LATENCY bound to: 2 - type: integer 
	Parameter USE_SLEEP bound to: 1 - type: integer 
	Parameter PRIMITIVE_TYPE bound to: block - type: string 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter MEMORY_SIZE bound to: 33792 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: rom_layer_8_pw.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: use_sleep_pin - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter MEMORY_TYPE bound to: 3 - type: integer 
	Parameter MEMORY_SIZE bound to: 33792 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: rom_layer_8_pw.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 2 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 128 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 264 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 128 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 128 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 128 - type: integer 
	Parameter rstb_loop_iter bound to: 128 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'rom_layer_8_pw.mem' is read successfully [/media/michal/HDD_Linux1/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1104]
	Parameter IN_WIDTH bound to: 26 - type: integer 
	Parameter IN_HEIGHT bound to: 14 - type: integer 
	Parameter IN_CHANNELS bound to: 64 - type: integer 
	Parameter PADDING_W bound to: 1 - type: integer 
	Parameter PADDING_H bound to: 1 - type: integer 
	Parameter CHANNEL_MUL bound to: 1 - type: integer 
	Parameter USE_BIAS bound to: 1 - type: integer 
	Parameter USE_BN bound to: 1 - type: integer 
	Parameter USE_RELU bound to: 0 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter IN_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter IN_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter IN_DATA_SIGN bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter WEIGHT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_SIGN bound to: 1 - type: integer 
	Parameter BIAS_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BIAS_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BIAS_DATA_SIGN bound to: 1 - type: integer 
	Parameter INTER_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter INTER_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter INTER_DATA_SIGN bound to: 1 - type: integer 
	Parameter BN_W_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BN_W_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BN_W_DATA_SIGN bound to: 1 - type: integer 
	Parameter BN_B_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BN_B_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BN_B_DATA_SIGN bound to: 1 - type: integer 
	Parameter OUT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter OUT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter OUT_DATA_SIGN bound to: 1 - type: integer 
	Parameter READ_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter READ_WEIGHT_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter K_SIZE bound to: 3 - type: integer 
	Parameter PADDED_WIDTH bound to: 28 - type: integer 
	Parameter PADDED_HEIGHT bound to: 16 - type: integer 
	Parameter OUT_WIDTH bound to: 26 - type: integer 
	Parameter OUT_HEIGHT bound to: 14 - type: integer 
	Parameter OUT_CHANNELS bound to: 64 - type: integer 
	Parameter IN_DATA_FRAC bound to: 7 - type: integer 
	Parameter WEIGHT_DATA_FRAC bound to: 7 - type: integer 
	Parameter BIAS_DATA_FRAC bound to: 7 - type: integer 
	Parameter INTER_DATA_FRAC bound to: 7 - type: integer 
	Parameter BN_W_DATA_FRAC bound to: 7 - type: integer 
	Parameter BN_B_DATA_FRAC bound to: 7 - type: integer 
	Parameter OUT_DATA_FRAC bound to: 7 - type: integer 
	Parameter ADDITIONAL_WEIGHTS bound to: 3 - type: integer 
	Parameter INPUT_SIZE bound to: 23296 - type: integer 
	Parameter IN_DATA_ADDRESS_BITS bound to: 15 - type: integer 
	Parameter IN_DATA_ADDRESS_BITS_32 bound to: 32 - type: integer 
	Parameter WEIGHTS_SIZE bound to: 768 - type: integer 
	Parameter WEIGHTS_ADDRESS_BITS bound to: 10 - type: integer 
	Parameter WEIGHTS_ADDRESS_BITS_32 bound to: 32 - type: integer 
	Parameter LOCAL_WEIGHTS_SIZE bound to: 12 - type: integer 
	Parameter LOCAL_WEIGHTS_CNTR_BITS bound to: 4 - type: integer 
	Parameter CHANNELS_CNTR_BITS bound to: 7 - type: integer 
	Parameter MAP_SIZE bound to: 364 - type: integer 
	Parameter PIXELS_CNTR bound to: 9 - type: integer 
	Parameter OUT_SIZE bound to: 23296 - type: integer 
	Parameter OUT_ADDRESS_BITS bound to: 13 - type: integer 
	Parameter OUT_ADDRESS_BITS_32 bound to: 32 - type: integer 
	Parameter MUL_LATENCY bound to: 4 - type: integer 
	Parameter ADD_LATENCY bound to: 2 - type: integer 
	Parameter CASCADE_LATENCY bound to: 12 - type: integer 
	Parameter CASCADE_BN_LATENCY bound to: 16 - type: integer 
	Parameter FULL_LATENCY bound to: 16 - type: integer 
	Parameter BN_DELAY bound to: 12 - type: integer 
	Parameter KERNEL_VALIDITY_DELAY bound to: 16 - type: integer 
	Parameter IS_FINISHED_DELAY bound to: 2 - type: integer 
	Parameter RESULT_SIGNED bound to: 1'b1 
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_C_PCOUT' is unconnected for instance 'dsp_first_bias' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:337]
WARNING: [Synth 8-7023] instance 'dsp_first_bias' of module 'DSP_A_mul_B_add_C_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:337]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter BATCH_SIZE bound to: 12 - type: integer 
	Parameter MEMORY_WEIGHTS_SIZE bound to: 768 - type: integer 
	Parameter ADDRESS_BITS bound to: 10 - type: integer 
	Parameter READ_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter BATCH_CNTR_BITS bound to: 4 - type: integer 
	Parameter IN_WIDTH bound to: 26 - type: integer 
	Parameter IN_HEIGHT bound to: 14 - type: integer 
	Parameter IN_CHANNELS bound to: 64 - type: integer 
	Parameter NUM_OF_PASS bound to: 1 - type: integer 
	Parameter PADDING_W bound to: 1 - type: integer 
	Parameter PADDING_H bound to: 1 - type: integer 
	Parameter DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter PADDED_WIDTH bound to: 28 - type: integer 
	Parameter PADDED_HEIGHT bound to: 16 - type: integer 
	Parameter PADDED_SIZE bound to: 448 - type: integer 
	Parameter INPUT_SIZE bound to: 23296 - type: integer 
	Parameter IN_ADDRESS_SIZE bound to: 15 - type: integer 
	Parameter ROW_CNTR_BITS bound to: 4 - type: integer 
	Parameter COL_CNTR_BITS bound to: 5 - type: integer 
	Parameter CHANNEL_CNTR_BITS bound to: 6 - type: integer 
	Parameter PASS_CNTR_BITS bound to: 1 - type: integer 
	Parameter INPUT_IDX_CNTR_BITS bound to: 15 - type: integer 
	Parameter K_SIZE bound to: 3 - type: integer 
	Parameter END_COUNTER_COL bound to: 27 - type: integer 
	Parameter END_COUNTER_ROW bound to: 15 - type: integer 
	Parameter END_COUNTER_CHANNEL bound to: 63 - type: integer 
	Parameter END_COUNTER_INPUT_IDX bound to: 23295 - type: integer 
	Parameter DELAY_LINE_LENGTH bound to: 25 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter DELAY bound to: 25 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 32 - type: integer 
WARNING: [Synth 8-689] width (32) of port connection 'memory_address' does not match port width (15) of module 'SlidingWindowUnit' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:259]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter HEIGHT bound to: 14 - type: integer 
	Parameter CHANNELS bound to: 64 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter PARALLELISM bound to: 1 - type: integer 
	Parameter REGISTER_FOR_EACH bound to: 1 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter OUT_SIZE bound to: 5824 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter RANGE_PER_THREAD bound to: 5824 - type: integer 
	Parameter GLOBAL_LAST_ADDRESS bound to: 23295 - type: integer 
	Parameter SELECTOR_CNTR_BITS bound to: 0 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 0 - type: integer 
	Parameter END_ADDRESS bound to: 5823 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
WARNING: [Synth 8-689] width (32) of port connection 'out_data_memory_address' does not match port width (13) of module 'MuxWriterUnit' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:573]
WARNING: [Synth 8-689] width (32) of port connection 'in_data_memory_read_enable' does not match port width (1) of module 'DepthwiseConv2dUnit__parameterized4' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/little_net_acc.sv:723]
	Parameter LEN bound to: 768 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter init_file_name bound to: rom_layer_9_dw.mem - type: string 
	Parameter LATENCY bound to: 2 - type: integer 
	Parameter USE_SLEEP bound to: 1 - type: integer 
	Parameter PRIMITIVE_TYPE bound to: block - type: string 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter MEMORY_SIZE bound to: 6144 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: rom_layer_9_dw.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: use_sleep_pin - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter MEMORY_TYPE bound to: 3 - type: integer 
	Parameter MEMORY_SIZE bound to: 6144 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: rom_layer_9_dw.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 2 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 8 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 768 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 8 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 8 - type: integer 
	Parameter rstb_loop_iter bound to: 8 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'rom_layer_9_dw.mem' is read successfully [/media/michal/HDD_Linux1/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1104]
	Parameter IN_WIDTH bound to: 26 - type: integer 
	Parameter IN_HEIGHT bound to: 14 - type: integer 
	Parameter IN_CHANNELS bound to: 64 - type: integer 
	Parameter PADDING_W bound to: 1 - type: integer 
	Parameter PADDING_H bound to: 1 - type: integer 
	Parameter CHANNEL_MUL bound to: 2 - type: integer 
	Parameter USE_BIAS bound to: 1 - type: integer 
	Parameter USE_BN bound to: 1 - type: integer 
	Parameter USE_RELU bound to: 1 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter IN_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter IN_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter IN_DATA_SIGN bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter WEIGHT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_SIGN bound to: 1 - type: integer 
	Parameter BIAS_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BIAS_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BIAS_DATA_SIGN bound to: 1 - type: integer 
	Parameter INTER_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter INTER_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter INTER_DATA_SIGN bound to: 1 - type: integer 
	Parameter BN_W_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BN_W_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BN_W_DATA_SIGN bound to: 1 - type: integer 
	Parameter BN_B_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BN_B_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BN_B_DATA_SIGN bound to: 1 - type: integer 
	Parameter OUT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter OUT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter OUT_DATA_SIGN bound to: 1 - type: integer 
	Parameter READ_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter READ_WEIGHT_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter K_SIZE bound to: 3 - type: integer 
	Parameter PADDED_WIDTH bound to: 28 - type: integer 
	Parameter PADDED_HEIGHT bound to: 16 - type: integer 
	Parameter OUT_WIDTH bound to: 26 - type: integer 
	Parameter OUT_HEIGHT bound to: 14 - type: integer 
	Parameter OUT_CHANNELS bound to: 128 - type: integer 
	Parameter IN_DATA_FRAC bound to: 7 - type: integer 
	Parameter WEIGHT_DATA_FRAC bound to: 7 - type: integer 
	Parameter BIAS_DATA_FRAC bound to: 7 - type: integer 
	Parameter INTER_DATA_FRAC bound to: 7 - type: integer 
	Parameter BN_W_DATA_FRAC bound to: 7 - type: integer 
	Parameter BN_B_DATA_FRAC bound to: 7 - type: integer 
	Parameter OUT_DATA_FRAC bound to: 7 - type: integer 
	Parameter ADDITIONAL_WEIGHTS bound to: 3 - type: integer 
	Parameter INPUT_SIZE bound to: 23296 - type: integer 
	Parameter IN_DATA_ADDRESS_BITS bound to: 15 - type: integer 
	Parameter IN_DATA_ADDRESS_BITS_32 bound to: 32 - type: integer 
	Parameter WEIGHTS_SIZE bound to: 1536 - type: integer 
	Parameter WEIGHTS_ADDRESS_BITS bound to: 11 - type: integer 
	Parameter WEIGHTS_ADDRESS_BITS_32 bound to: 32 - type: integer 
	Parameter LOCAL_WEIGHTS_SIZE bound to: 12 - type: integer 
	Parameter LOCAL_WEIGHTS_CNTR_BITS bound to: 4 - type: integer 
	Parameter CHANNELS_CNTR_BITS bound to: 8 - type: integer 
	Parameter MAP_SIZE bound to: 364 - type: integer 
	Parameter PIXELS_CNTR bound to: 9 - type: integer 
	Parameter OUT_SIZE bound to: 46592 - type: integer 
	Parameter OUT_ADDRESS_BITS bound to: 14 - type: integer 
	Parameter OUT_ADDRESS_BITS_32 bound to: 32 - type: integer 
	Parameter MUL_LATENCY bound to: 4 - type: integer 
	Parameter ADD_LATENCY bound to: 2 - type: integer 
	Parameter CASCADE_LATENCY bound to: 12 - type: integer 
	Parameter CASCADE_BN_LATENCY bound to: 16 - type: integer 
	Parameter FULL_LATENCY bound to: 16 - type: integer 
	Parameter BN_DELAY bound to: 12 - type: integer 
	Parameter KERNEL_VALIDITY_DELAY bound to: 16 - type: integer 
	Parameter IS_FINISHED_DELAY bound to: 2 - type: integer 
	Parameter RESULT_SIGNED bound to: 1'b1 
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_C_PCOUT' is unconnected for instance 'dsp_first_bias' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:337]
WARNING: [Synth 8-7023] instance 'dsp_first_bias' of module 'DSP_A_mul_B_add_C_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:337]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter BATCH_SIZE bound to: 12 - type: integer 
	Parameter MEMORY_WEIGHTS_SIZE bound to: 1536 - type: integer 
	Parameter ADDRESS_BITS bound to: 11 - type: integer 
	Parameter READ_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter BATCH_CNTR_BITS bound to: 4 - type: integer 
	Parameter IN_WIDTH bound to: 26 - type: integer 
	Parameter IN_HEIGHT bound to: 14 - type: integer 
	Parameter IN_CHANNELS bound to: 64 - type: integer 
	Parameter NUM_OF_PASS bound to: 2 - type: integer 
	Parameter PADDING_W bound to: 1 - type: integer 
	Parameter PADDING_H bound to: 1 - type: integer 
	Parameter DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter PADDED_WIDTH bound to: 28 - type: integer 
	Parameter PADDED_HEIGHT bound to: 16 - type: integer 
	Parameter PADDED_SIZE bound to: 448 - type: integer 
	Parameter INPUT_SIZE bound to: 23296 - type: integer 
	Parameter IN_ADDRESS_SIZE bound to: 15 - type: integer 
	Parameter ROW_CNTR_BITS bound to: 4 - type: integer 
	Parameter COL_CNTR_BITS bound to: 5 - type: integer 
	Parameter CHANNEL_CNTR_BITS bound to: 6 - type: integer 
	Parameter PASS_CNTR_BITS bound to: 2 - type: integer 
	Parameter INPUT_IDX_CNTR_BITS bound to: 15 - type: integer 
	Parameter K_SIZE bound to: 3 - type: integer 
	Parameter END_COUNTER_COL bound to: 27 - type: integer 
	Parameter END_COUNTER_ROW bound to: 15 - type: integer 
	Parameter END_COUNTER_CHANNEL bound to: 63 - type: integer 
	Parameter END_COUNTER_INPUT_IDX bound to: 23295 - type: integer 
	Parameter DELAY_LINE_LENGTH bound to: 25 - type: integer 
WARNING: [Synth 8-689] width (32) of port connection 'memory_address' does not match port width (15) of module 'SlidingWindowUnit' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:259]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter HEIGHT bound to: 14 - type: integer 
	Parameter CHANNELS bound to: 128 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter PARALLELISM bound to: 1 - type: integer 
	Parameter REGISTER_FOR_EACH bound to: 1 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter OUT_SIZE bound to: 11648 - type: integer 
	Parameter ADDRESS_BITS bound to: 14 - type: integer 
	Parameter RANGE_PER_THREAD bound to: 11648 - type: integer 
	Parameter GLOBAL_LAST_ADDRESS bound to: 46591 - type: integer 
	Parameter SELECTOR_CNTR_BITS bound to: 0 - type: integer 
WARNING: [Synth 8-689] width (32) of port connection 'out_data_memory_address' does not match port width (14) of module 'MuxWriterUnit' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:573]
WARNING: [Synth 8-689] width (32) of port connection 'in_data_memory_read_enable' does not match port width (1) of module 'DepthwiseConv2dUnit__parameterized5' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/little_net_acc.sv:799]
	Parameter LEN bound to: 1536 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter init_file_name bound to: rom_layer_10_dw.mem - type: string 
	Parameter LATENCY bound to: 2 - type: integer 
	Parameter USE_SLEEP bound to: 1 - type: integer 
	Parameter PRIMITIVE_TYPE bound to: block - type: string 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter MEMORY_SIZE bound to: 12288 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: rom_layer_10_dw.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: use_sleep_pin - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter MEMORY_TYPE bound to: 3 - type: integer 
	Parameter MEMORY_SIZE bound to: 12288 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: rom_layer_10_dw.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 2 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 8 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 1536 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 8 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 8 - type: integer 
	Parameter rstb_loop_iter bound to: 8 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'rom_layer_10_dw.mem' is read successfully [/media/michal/HDD_Linux1/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1104]
	Parameter IN_WIDTH bound to: 26 - type: integer 
	Parameter IN_HEIGHT bound to: 14 - type: integer 
	Parameter IN_CHANNELS bound to: 128 - type: integer 
	Parameter OUT_CHANNELS bound to: 128 - type: integer 
	Parameter USE_BIAS bound to: 0 - type: integer 
	Parameter USE_BN bound to: 1 - type: integer 
	Parameter USE_RELU bound to: 1 - type: integer 
	Parameter USE_MAXPOOL bound to: 1 - type: integer 
	Parameter USE_MAXPOOL_CEIL_MODE bound to: 1 - type: integer 
	Parameter PARALLELISM bound to: 16 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter USE_MAX_FINDER bound to: 0 - type: integer 
	Parameter ANCHORS bound to: 25 - type: integer 
	Parameter IN_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter IN_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter IN_DATA_SIGN bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter WEIGHT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_SIGN bound to: 1 - type: integer 
	Parameter BIAS_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BIAS_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BIAS_DATA_SIGN bound to: 1 - type: integer 
	Parameter INTER_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter INTER_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter INTER_DATA_SIGN bound to: 1 - type: integer 
	Parameter BN_W_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BN_W_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BN_W_DATA_SIGN bound to: 1 - type: integer 
	Parameter BN_B_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BN_B_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BN_B_DATA_SIGN bound to: 1 - type: integer 
	Parameter OUT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter OUT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter OUT_DATA_SIGN bound to: 1 - type: integer 
	Parameter READ_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter READ_WEIGHT_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter OUT_WIDTH bound to: 13 - type: integer 
	Parameter OUT_HEIGHT bound to: 7 - type: integer 
	Parameter IN_DATA_FRAC bound to: 7 - type: integer 
	Parameter WEIGHT_DATA_FRAC bound to: 7 - type: integer 
	Parameter BIAS_DATA_FRAC bound to: 7 - type: integer 
	Parameter INTER_DATA_FRAC bound to: 7 - type: integer 
	Parameter BN_W_DATA_FRAC bound to: 7 - type: integer 
	Parameter BN_B_DATA_FRAC bound to: 7 - type: integer 
	Parameter OUT_DATA_FRAC bound to: 7 - type: integer 
	Parameter ADDITIONAL_WEIGHTS bound to: 2 - type: integer 
	Parameter INPUT_SIZE bound to: 46592 - type: integer 
	Parameter IN_DATA_ADDRESS_BITS bound to: 16 - type: integer 
	Parameter IN_DATA_ADDRESS_BITS_32 bound to: 32 - type: integer 
	Parameter WEIGHTS_SIZE bound to: 1040 - type: integer 
	Parameter WEIGHTS_ADDRESS_BITS bound to: 11 - type: integer 
	Parameter WEIGHTS_ADDRESS_BITS_32 bound to: 32 - type: integer 
	Parameter OUT_SIZE bound to: 11648 - type: integer 
	Parameter OUT_ADDRESS_BITS bound to: 12 - type: integer 
	Parameter OUT_ADDRESS_BITS_32 bound to: 32 - type: integer 
	Parameter USE_BIAS bound to: 0 - type: integer 
	Parameter USE_BN bound to: 1 - type: integer 
	Parameter USE_RELU bound to: 1 - type: integer 
	Parameter IN_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter IN_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter IN_DATA_SIGN bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter WEIGHT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_SIGN bound to: 1 - type: integer 
	Parameter BIAS_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BIAS_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BIAS_DATA_SIGN bound to: 1 - type: integer 
	Parameter INTER_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter INTER_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter INTER_DATA_SIGN bound to: 1 - type: integer 
	Parameter BN_W_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BN_W_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BN_W_DATA_SIGN bound to: 1 - type: integer 
	Parameter BN_B_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BN_B_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BN_B_DATA_SIGN bound to: 1 - type: integer 
	Parameter OUT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter OUT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter OUT_DATA_SIGN bound to: 1 - type: integer 
	Parameter IN_DATA_FRAC bound to: 7 - type: integer 
	Parameter WEIGHT_DATA_FRAC bound to: 7 - type: integer 
	Parameter BIAS_DATA_FRAC bound to: 7 - type: integer 
	Parameter INTER_DATA_FRAC bound to: 7 - type: integer 
	Parameter BN_W_DATA_FRAC bound to: 7 - type: integer 
	Parameter BN_B_DATA_FRAC bound to: 7 - type: integer 
	Parameter OUT_DATA_FRAC bound to: 7 - type: integer 
	Parameter DSP_ACC_LATENCY bound to: 4 - type: integer 
	Parameter DSP_ADD_LATENCY bound to: 4 - type: integer 
	Parameter DSP_MUL_ADD_LATENCY bound to: 4 - type: integer 
	Parameter FULL_LATENCY bound to: 8 - type: integer 
	Parameter RESULT_ACC_SIGNED bound to: 1'b1 
	Parameter DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter DATA_SIGNED bound to: 1 - type: integer 
	Parameter IN_WIDTH bound to: 26 - type: integer 
	Parameter IN_HEIGHT bound to: 14 - type: integer 
	Parameter PARALLELISM bound to: 16 - type: integer 
	Parameter CEIL_MODE bound to: 1 - type: integer 
	Parameter COMPARE_TO_ZERO bound to: 0 - type: integer 
	Parameter K_SIZE bound to: 2 - type: integer 
	Parameter STRIDE bound to: 2 - type: integer 
	Parameter WIDTH_BITS bound to: 5 - type: integer 
	Parameter HEIGHT_BITS bound to: 4 - type: integer 
	Parameter OUT_WIDTH bound to: 13 - type: integer 
	Parameter OUT_HEIGHT bound to: 7 - type: integer 
	Parameter COL_CNTR_BITS bound to: 5 - type: integer 
	Parameter ROW_CNTR_BITS bound to: 4 - type: integer 
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter DELAY bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 13 - type: integer 
	Parameter HEIGHT bound to: 7 - type: integer 
	Parameter CHANNELS bound to: 128 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter PARALLELISM bound to: 16 - type: integer 
	Parameter REGISTER_FOR_EACH bound to: 1 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter OUT_SIZE bound to: 2912 - type: integer 
	Parameter ADDRESS_BITS bound to: 12 - type: integer 
	Parameter RANGE_PER_THREAD bound to: 182 - type: integer 
	Parameter GLOBAL_LAST_ADDRESS bound to: 11647 - type: integer 
	Parameter SELECTOR_CNTR_BITS bound to: 4 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 0 - type: integer 
	Parameter END_ADDRESS bound to: 181 - type: integer 
	Parameter ADDRESS_BITS bound to: 12 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 2 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 182 - type: integer 
	Parameter END_ADDRESS bound to: 363 - type: integer 
	Parameter ADDRESS_BITS bound to: 12 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 3 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 364 - type: integer 
	Parameter END_ADDRESS bound to: 545 - type: integer 
	Parameter ADDRESS_BITS bound to: 12 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 4 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 546 - type: integer 
	Parameter END_ADDRESS bound to: 727 - type: integer 
	Parameter ADDRESS_BITS bound to: 12 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 5 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 728 - type: integer 
	Parameter END_ADDRESS bound to: 909 - type: integer 
	Parameter ADDRESS_BITS bound to: 12 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 6 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 910 - type: integer 
	Parameter END_ADDRESS bound to: 1091 - type: integer 
	Parameter ADDRESS_BITS bound to: 12 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 1092 - type: integer 
	Parameter END_ADDRESS bound to: 1273 - type: integer 
	Parameter ADDRESS_BITS bound to: 12 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 8 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 1274 - type: integer 
	Parameter END_ADDRESS bound to: 1455 - type: integer 
	Parameter ADDRESS_BITS bound to: 12 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 9 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 1456 - type: integer 
	Parameter END_ADDRESS bound to: 1637 - type: integer 
	Parameter ADDRESS_BITS bound to: 12 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 10 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 1638 - type: integer 
	Parameter END_ADDRESS bound to: 1819 - type: integer 
	Parameter ADDRESS_BITS bound to: 12 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 11 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 1820 - type: integer 
	Parameter END_ADDRESS bound to: 2001 - type: integer 
	Parameter ADDRESS_BITS bound to: 12 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 12 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 2002 - type: integer 
	Parameter END_ADDRESS bound to: 2183 - type: integer 
	Parameter ADDRESS_BITS bound to: 12 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 13 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 2184 - type: integer 
	Parameter END_ADDRESS bound to: 2365 - type: integer 
	Parameter ADDRESS_BITS bound to: 12 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 14 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 2366 - type: integer 
	Parameter END_ADDRESS bound to: 2547 - type: integer 
	Parameter ADDRESS_BITS bound to: 12 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 15 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 2548 - type: integer 
	Parameter END_ADDRESS bound to: 2729 - type: integer 
	Parameter ADDRESS_BITS bound to: 12 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 16 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 2730 - type: integer 
	Parameter END_ADDRESS bound to: 2911 - type: integer 
	Parameter ADDRESS_BITS bound to: 12 - type: integer 
WARNING: [Synth 8-689] width (32) of port connection 'out_data_memory_address' does not match port width (12) of module 'MuxWriterUnit' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/pointwise_conv2d_unit.sv:690]
	Parameter IN_WIDTH bound to: 26 - type: integer 
	Parameter IN_HEIGHT bound to: 14 - type: integer 
	Parameter IN_CHANNELS bound to: 128 - type: integer 
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter READ_LATENCY bound to: 2 - type: integer 
	Parameter PIXELS bound to: 46592 - type: integer 
	Parameter ADDRESS_BITS bound to: 16 - type: integer 
	Parameter STEP bound to: 364 - type: integer 
	Parameter CHANNEL_CNTR_BITS bound to: 7 - type: integer 
	Parameter POINTS_NUM bound to: 364 - type: integer 
	Parameter POINTS_CNTR_BITS bound to: 9 - type: integer 
	Parameter DSP_STREAMER_LATENCY bound to: 4 - type: integer 
WARNING: [Synth 8-689] width (32) of port connection 'in_data_memory_address' does not match port width (16) of module 'PointStreamerUnit__parameterized2' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/pointwise_conv2d_unit.sv:449]
	Parameter BIT_WIDTH bound to: 128 - type: integer 
	Parameter CYCLE_LENGTH bound to: 128 - type: integer 
	Parameter PRE_DATA bound to: 2 - type: integer 
	Parameter NUM_OF_CYCLES bound to: 8 - type: integer 
	Parameter READ_LATENCY bound to: 2 - type: integer 
	Parameter STREAM_LENGTH bound to: 1040 - type: integer 
	Parameter IN_STREAM_ADDRESS_BITS bound to: 11 - type: integer 
	Parameter LOCAL_CNTR_BITS bound to: 7 - type: integer 
WARNING: [Synth 8-689] width (32) of port connection 'data_memory_address' does not match port width (11) of module 'CyclicStreamerUnit' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/pointwise_conv2d_unit.sv:485]
WARNING: [Synth 8-689] width (32) of port connection 'in_data_memory_read_enable' does not match port width (1) of module 'PointwiseConv2dUnit__parameterized2' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/little_net_acc.sv:878]
	Parameter LEN bound to: 1040 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter init_file_name bound to: rom_layer_11_pw.mem - type: string 
	Parameter LATENCY bound to: 2 - type: integer 
	Parameter USE_SLEEP bound to: 1 - type: integer 
	Parameter PRIMITIVE_TYPE bound to: block - type: string 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter MEMORY_SIZE bound to: 133120 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: rom_layer_11_pw.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: use_sleep_pin - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter MEMORY_TYPE bound to: 3 - type: integer 
	Parameter MEMORY_SIZE bound to: 133120 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: rom_layer_11_pw.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 2 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 128 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 1040 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 128 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 128 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 128 - type: integer 
	Parameter rstb_loop_iter bound to: 128 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'rom_layer_11_pw.mem' is read successfully [/media/michal/HDD_Linux1/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1104]
	Parameter IN_WIDTH bound to: 13 - type: integer 
	Parameter IN_HEIGHT bound to: 7 - type: integer 
	Parameter IN_CHANNELS bound to: 128 - type: integer 
	Parameter PADDING_W bound to: 1 - type: integer 
	Parameter PADDING_H bound to: 1 - type: integer 
	Parameter CHANNEL_MUL bound to: 1 - type: integer 
	Parameter USE_BIAS bound to: 1 - type: integer 
	Parameter USE_BN bound to: 1 - type: integer 
	Parameter USE_RELU bound to: 0 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter IN_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter IN_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter IN_DATA_SIGN bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter WEIGHT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_SIGN bound to: 1 - type: integer 
	Parameter BIAS_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BIAS_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BIAS_DATA_SIGN bound to: 1 - type: integer 
	Parameter INTER_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter INTER_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter INTER_DATA_SIGN bound to: 1 - type: integer 
	Parameter BN_W_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BN_W_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BN_W_DATA_SIGN bound to: 1 - type: integer 
	Parameter BN_B_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BN_B_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BN_B_DATA_SIGN bound to: 1 - type: integer 
	Parameter OUT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter OUT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter OUT_DATA_SIGN bound to: 1 - type: integer 
	Parameter READ_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter READ_WEIGHT_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter K_SIZE bound to: 3 - type: integer 
	Parameter PADDED_WIDTH bound to: 15 - type: integer 
	Parameter PADDED_HEIGHT bound to: 9 - type: integer 
	Parameter OUT_WIDTH bound to: 13 - type: integer 
	Parameter OUT_HEIGHT bound to: 7 - type: integer 
	Parameter OUT_CHANNELS bound to: 128 - type: integer 
	Parameter IN_DATA_FRAC bound to: 7 - type: integer 
	Parameter WEIGHT_DATA_FRAC bound to: 7 - type: integer 
	Parameter BIAS_DATA_FRAC bound to: 7 - type: integer 
	Parameter INTER_DATA_FRAC bound to: 7 - type: integer 
	Parameter BN_W_DATA_FRAC bound to: 7 - type: integer 
	Parameter BN_B_DATA_FRAC bound to: 7 - type: integer 
	Parameter OUT_DATA_FRAC bound to: 7 - type: integer 
	Parameter ADDITIONAL_WEIGHTS bound to: 3 - type: integer 
	Parameter INPUT_SIZE bound to: 11648 - type: integer 
	Parameter IN_DATA_ADDRESS_BITS bound to: 14 - type: integer 
	Parameter IN_DATA_ADDRESS_BITS_32 bound to: 32 - type: integer 
	Parameter WEIGHTS_SIZE bound to: 1536 - type: integer 
	Parameter WEIGHTS_ADDRESS_BITS bound to: 11 - type: integer 
	Parameter WEIGHTS_ADDRESS_BITS_32 bound to: 32 - type: integer 
	Parameter LOCAL_WEIGHTS_SIZE bound to: 12 - type: integer 
	Parameter LOCAL_WEIGHTS_CNTR_BITS bound to: 4 - type: integer 
	Parameter CHANNELS_CNTR_BITS bound to: 8 - type: integer 
	Parameter MAP_SIZE bound to: 91 - type: integer 
	Parameter PIXELS_CNTR bound to: 7 - type: integer 
	Parameter OUT_SIZE bound to: 11648 - type: integer 
	Parameter OUT_ADDRESS_BITS bound to: 12 - type: integer 
	Parameter OUT_ADDRESS_BITS_32 bound to: 32 - type: integer 
	Parameter MUL_LATENCY bound to: 4 - type: integer 
	Parameter ADD_LATENCY bound to: 2 - type: integer 
	Parameter CASCADE_LATENCY bound to: 12 - type: integer 
	Parameter CASCADE_BN_LATENCY bound to: 16 - type: integer 
	Parameter FULL_LATENCY bound to: 16 - type: integer 
	Parameter BN_DELAY bound to: 12 - type: integer 
	Parameter KERNEL_VALIDITY_DELAY bound to: 16 - type: integer 
	Parameter IS_FINISHED_DELAY bound to: 2 - type: integer 
	Parameter RESULT_SIGNED bound to: 1'b1 
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_C_PCOUT' is unconnected for instance 'dsp_first_bias' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:337]
WARNING: [Synth 8-7023] instance 'dsp_first_bias' of module 'DSP_A_mul_B_add_C_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:337]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
	Parameter IN_WIDTH bound to: 13 - type: integer 
	Parameter IN_HEIGHT bound to: 7 - type: integer 
	Parameter IN_CHANNELS bound to: 128 - type: integer 
	Parameter NUM_OF_PASS bound to: 1 - type: integer 
	Parameter PADDING_W bound to: 1 - type: integer 
	Parameter PADDING_H bound to: 1 - type: integer 
	Parameter DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter PADDED_WIDTH bound to: 15 - type: integer 
	Parameter PADDED_HEIGHT bound to: 9 - type: integer 
	Parameter PADDED_SIZE bound to: 135 - type: integer 
	Parameter INPUT_SIZE bound to: 11648 - type: integer 
	Parameter IN_ADDRESS_SIZE bound to: 14 - type: integer 
	Parameter ROW_CNTR_BITS bound to: 4 - type: integer 
	Parameter COL_CNTR_BITS bound to: 4 - type: integer 
	Parameter CHANNEL_CNTR_BITS bound to: 7 - type: integer 
	Parameter PASS_CNTR_BITS bound to: 1 - type: integer 
	Parameter INPUT_IDX_CNTR_BITS bound to: 14 - type: integer 
	Parameter K_SIZE bound to: 3 - type: integer 
	Parameter END_COUNTER_COL bound to: 14 - type: integer 
	Parameter END_COUNTER_ROW bound to: 8 - type: integer 
	Parameter END_COUNTER_CHANNEL bound to: 127 - type: integer 
	Parameter END_COUNTER_INPUT_IDX bound to: 11647 - type: integer 
	Parameter DELAY_LINE_LENGTH bound to: 12 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 19 - type: integer 
WARNING: [Synth 8-689] width (32) of port connection 'memory_address' does not match port width (14) of module 'SlidingWindowUnit' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:259]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 13 - type: integer 
	Parameter HEIGHT bound to: 7 - type: integer 
	Parameter CHANNELS bound to: 128 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter PARALLELISM bound to: 1 - type: integer 
	Parameter REGISTER_FOR_EACH bound to: 1 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter OUT_SIZE bound to: 2912 - type: integer 
	Parameter ADDRESS_BITS bound to: 12 - type: integer 
	Parameter RANGE_PER_THREAD bound to: 2912 - type: integer 
	Parameter GLOBAL_LAST_ADDRESS bound to: 11647 - type: integer 
	Parameter SELECTOR_CNTR_BITS bound to: 0 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 0 - type: integer 
	Parameter END_ADDRESS bound to: 2911 - type: integer 
	Parameter ADDRESS_BITS bound to: 12 - type: integer 
WARNING: [Synth 8-689] width (32) of port connection 'out_data_memory_address' does not match port width (12) of module 'MuxWriterUnit' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:573]
WARNING: [Synth 8-689] width (32) of port connection 'in_data_memory_read_enable' does not match port width (1) of module 'DepthwiseConv2dUnit__parameterized6' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/little_net_acc.sv:954]
	Parameter LEN bound to: 1536 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter init_file_name bound to: rom_layer_12_dw.mem - type: string 
	Parameter LATENCY bound to: 2 - type: integer 
	Parameter USE_SLEEP bound to: 1 - type: integer 
	Parameter PRIMITIVE_TYPE bound to: block - type: string 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter MEMORY_SIZE bound to: 12288 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: rom_layer_12_dw.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: use_sleep_pin - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter MEMORY_TYPE bound to: 3 - type: integer 
	Parameter MEMORY_SIZE bound to: 12288 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: rom_layer_12_dw.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 2 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 8 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 1536 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 8 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 8 - type: integer 
	Parameter rstb_loop_iter bound to: 8 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'rom_layer_12_dw.mem' is read successfully [/media/michal/HDD_Linux1/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1104]
	Parameter IN_WIDTH bound to: 13 - type: integer 
	Parameter IN_HEIGHT bound to: 7 - type: integer 
	Parameter IN_CHANNELS bound to: 128 - type: integer 
	Parameter PADDING_W bound to: 1 - type: integer 
	Parameter PADDING_H bound to: 1 - type: integer 
	Parameter CHANNEL_MUL bound to: 2 - type: integer 
	Parameter USE_BIAS bound to: 1 - type: integer 
	Parameter USE_BN bound to: 1 - type: integer 
	Parameter USE_RELU bound to: 1 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter IN_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter IN_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter IN_DATA_SIGN bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter WEIGHT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_SIGN bound to: 1 - type: integer 
	Parameter BIAS_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BIAS_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BIAS_DATA_SIGN bound to: 1 - type: integer 
	Parameter INTER_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter INTER_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter INTER_DATA_SIGN bound to: 1 - type: integer 
	Parameter BN_W_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BN_W_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BN_W_DATA_SIGN bound to: 1 - type: integer 
	Parameter BN_B_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BN_B_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BN_B_DATA_SIGN bound to: 1 - type: integer 
	Parameter OUT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter OUT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter OUT_DATA_SIGN bound to: 1 - type: integer 
	Parameter READ_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter READ_WEIGHT_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter K_SIZE bound to: 3 - type: integer 
	Parameter PADDED_WIDTH bound to: 15 - type: integer 
	Parameter PADDED_HEIGHT bound to: 9 - type: integer 
	Parameter OUT_WIDTH bound to: 13 - type: integer 
	Parameter OUT_HEIGHT bound to: 7 - type: integer 
	Parameter OUT_CHANNELS bound to: 256 - type: integer 
	Parameter IN_DATA_FRAC bound to: 7 - type: integer 
	Parameter WEIGHT_DATA_FRAC bound to: 7 - type: integer 
	Parameter BIAS_DATA_FRAC bound to: 7 - type: integer 
	Parameter INTER_DATA_FRAC bound to: 7 - type: integer 
	Parameter BN_W_DATA_FRAC bound to: 7 - type: integer 
	Parameter BN_B_DATA_FRAC bound to: 7 - type: integer 
	Parameter OUT_DATA_FRAC bound to: 7 - type: integer 
	Parameter ADDITIONAL_WEIGHTS bound to: 3 - type: integer 
	Parameter INPUT_SIZE bound to: 11648 - type: integer 
	Parameter IN_DATA_ADDRESS_BITS bound to: 14 - type: integer 
	Parameter IN_DATA_ADDRESS_BITS_32 bound to: 32 - type: integer 
	Parameter WEIGHTS_SIZE bound to: 3072 - type: integer 
	Parameter WEIGHTS_ADDRESS_BITS bound to: 12 - type: integer 
	Parameter WEIGHTS_ADDRESS_BITS_32 bound to: 32 - type: integer 
	Parameter LOCAL_WEIGHTS_SIZE bound to: 12 - type: integer 
	Parameter LOCAL_WEIGHTS_CNTR_BITS bound to: 4 - type: integer 
	Parameter CHANNELS_CNTR_BITS bound to: 9 - type: integer 
	Parameter MAP_SIZE bound to: 91 - type: integer 
	Parameter PIXELS_CNTR bound to: 7 - type: integer 
	Parameter OUT_SIZE bound to: 23296 - type: integer 
	Parameter OUT_ADDRESS_BITS bound to: 13 - type: integer 
	Parameter OUT_ADDRESS_BITS_32 bound to: 32 - type: integer 
	Parameter MUL_LATENCY bound to: 4 - type: integer 
	Parameter ADD_LATENCY bound to: 2 - type: integer 
	Parameter CASCADE_LATENCY bound to: 12 - type: integer 
	Parameter CASCADE_BN_LATENCY bound to: 16 - type: integer 
	Parameter FULL_LATENCY bound to: 16 - type: integer 
	Parameter BN_DELAY bound to: 12 - type: integer 
	Parameter KERNEL_VALIDITY_DELAY bound to: 16 - type: integer 
	Parameter IS_FINISHED_DELAY bound to: 2 - type: integer 
	Parameter RESULT_SIGNED bound to: 1'b1 
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_C_PCOUT' is unconnected for instance 'dsp_first_bias' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:337]
WARNING: [Synth 8-7023] instance 'dsp_first_bias' of module 'DSP_A_mul_B_add_C_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:337]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter BATCH_SIZE bound to: 12 - type: integer 
	Parameter MEMORY_WEIGHTS_SIZE bound to: 3072 - type: integer 
	Parameter ADDRESS_BITS bound to: 12 - type: integer 
	Parameter READ_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter BATCH_CNTR_BITS bound to: 4 - type: integer 
	Parameter IN_WIDTH bound to: 13 - type: integer 
	Parameter IN_HEIGHT bound to: 7 - type: integer 
	Parameter IN_CHANNELS bound to: 128 - type: integer 
	Parameter NUM_OF_PASS bound to: 2 - type: integer 
	Parameter PADDING_W bound to: 1 - type: integer 
	Parameter PADDING_H bound to: 1 - type: integer 
	Parameter DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter PADDED_WIDTH bound to: 15 - type: integer 
	Parameter PADDED_HEIGHT bound to: 9 - type: integer 
	Parameter PADDED_SIZE bound to: 135 - type: integer 
	Parameter INPUT_SIZE bound to: 11648 - type: integer 
	Parameter IN_ADDRESS_SIZE bound to: 14 - type: integer 
	Parameter ROW_CNTR_BITS bound to: 4 - type: integer 
	Parameter COL_CNTR_BITS bound to: 4 - type: integer 
	Parameter CHANNEL_CNTR_BITS bound to: 7 - type: integer 
	Parameter PASS_CNTR_BITS bound to: 2 - type: integer 
	Parameter INPUT_IDX_CNTR_BITS bound to: 14 - type: integer 
	Parameter K_SIZE bound to: 3 - type: integer 
	Parameter END_COUNTER_COL bound to: 14 - type: integer 
	Parameter END_COUNTER_ROW bound to: 8 - type: integer 
	Parameter END_COUNTER_CHANNEL bound to: 127 - type: integer 
	Parameter END_COUNTER_INPUT_IDX bound to: 11647 - type: integer 
	Parameter DELAY_LINE_LENGTH bound to: 12 - type: integer 
WARNING: [Synth 8-689] width (32) of port connection 'memory_address' does not match port width (14) of module 'SlidingWindowUnit' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:259]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 13 - type: integer 
	Parameter HEIGHT bound to: 7 - type: integer 
	Parameter CHANNELS bound to: 256 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter PARALLELISM bound to: 1 - type: integer 
	Parameter REGISTER_FOR_EACH bound to: 1 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter OUT_SIZE bound to: 5824 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter RANGE_PER_THREAD bound to: 5824 - type: integer 
	Parameter GLOBAL_LAST_ADDRESS bound to: 23295 - type: integer 
	Parameter SELECTOR_CNTR_BITS bound to: 0 - type: integer 
WARNING: [Synth 8-689] width (32) of port connection 'out_data_memory_address' does not match port width (13) of module 'MuxWriterUnit' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:573]
WARNING: [Synth 8-689] width (32) of port connection 'in_data_memory_read_enable' does not match port width (1) of module 'DepthwiseConv2dUnit__parameterized7' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/little_net_acc.sv:1030]
	Parameter LEN bound to: 3072 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter init_file_name bound to: rom_layer_13_dw.mem - type: string 
	Parameter LATENCY bound to: 2 - type: integer 
	Parameter USE_SLEEP bound to: 1 - type: integer 
	Parameter PRIMITIVE_TYPE bound to: block - type: string 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter MEMORY_SIZE bound to: 24576 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: rom_layer_13_dw.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: use_sleep_pin - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 12 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter MEMORY_TYPE bound to: 3 - type: integer 
	Parameter MEMORY_SIZE bound to: 24576 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: rom_layer_13_dw.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 2 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 12 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 12 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 8 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 3072 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 8 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 12 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 12 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 12 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 12 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 8 - type: integer 
	Parameter rstb_loop_iter bound to: 8 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'rom_layer_13_dw.mem' is read successfully [/media/michal/HDD_Linux1/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1104]
	Parameter IN_WIDTH bound to: 13 - type: integer 
	Parameter IN_HEIGHT bound to: 7 - type: integer 
	Parameter IN_CHANNELS bound to: 256 - type: integer 
	Parameter OUT_CHANNELS bound to: 256 - type: integer 
	Parameter USE_BIAS bound to: 1 - type: integer 
	Parameter USE_BN bound to: 1 - type: integer 
	Parameter USE_RELU bound to: 1 - type: integer 
	Parameter USE_MAXPOOL bound to: 0 - type: integer 
	Parameter USE_MAXPOOL_CEIL_MODE bound to: 0 - type: integer 
	Parameter PARALLELISM bound to: 18 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter USE_MAX_FINDER bound to: 0 - type: integer 
	Parameter ANCHORS bound to: 51 - type: integer 
	Parameter IN_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter IN_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter IN_DATA_SIGN bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter WEIGHT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_SIGN bound to: 1 - type: integer 
	Parameter BIAS_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BIAS_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BIAS_DATA_SIGN bound to: 1 - type: integer 
	Parameter INTER_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter INTER_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter INTER_DATA_SIGN bound to: 1 - type: integer 
	Parameter BN_W_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BN_W_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BN_W_DATA_SIGN bound to: 1 - type: integer 
	Parameter BN_B_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BN_B_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BN_B_DATA_SIGN bound to: 1 - type: integer 
	Parameter OUT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter OUT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter OUT_DATA_SIGN bound to: 1 - type: integer 
	Parameter READ_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter READ_WEIGHT_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter OUT_WIDTH bound to: 13 - type: integer 
	Parameter OUT_HEIGHT bound to: 7 - type: integer 
	Parameter IN_DATA_FRAC bound to: 7 - type: integer 
	Parameter WEIGHT_DATA_FRAC bound to: 7 - type: integer 
	Parameter BIAS_DATA_FRAC bound to: 7 - type: integer 
	Parameter INTER_DATA_FRAC bound to: 7 - type: integer 
	Parameter BN_W_DATA_FRAC bound to: 7 - type: integer 
	Parameter BN_B_DATA_FRAC bound to: 7 - type: integer 
	Parameter OUT_DATA_FRAC bound to: 7 - type: integer 
	Parameter ADDITIONAL_WEIGHTS bound to: 3 - type: integer 
	Parameter INPUT_SIZE bound to: 23296 - type: integer 
	Parameter IN_DATA_ADDRESS_BITS bound to: 15 - type: integer 
	Parameter IN_DATA_ADDRESS_BITS_32 bound to: 32 - type: integer 
	Parameter WEIGHTS_SIZE bound to: 3885 - type: integer 
	Parameter WEIGHTS_ADDRESS_BITS bound to: 12 - type: integer 
	Parameter WEIGHTS_ADDRESS_BITS_32 bound to: 32 - type: integer 
	Parameter OUT_SIZE bound to: 23296 - type: integer 
	Parameter OUT_ADDRESS_BITS bound to: 13 - type: integer 
	Parameter OUT_ADDRESS_BITS_32 bound to: 32 - type: integer 
	Parameter USE_BIAS bound to: 1 - type: integer 
	Parameter USE_BN bound to: 1 - type: integer 
	Parameter USE_RELU bound to: 1 - type: integer 
	Parameter IN_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter IN_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter IN_DATA_SIGN bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter WEIGHT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_SIGN bound to: 1 - type: integer 
	Parameter BIAS_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BIAS_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BIAS_DATA_SIGN bound to: 1 - type: integer 
	Parameter INTER_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter INTER_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter INTER_DATA_SIGN bound to: 1 - type: integer 
	Parameter BN_W_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BN_W_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BN_W_DATA_SIGN bound to: 1 - type: integer 
	Parameter BN_B_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BN_B_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BN_B_DATA_SIGN bound to: 1 - type: integer 
	Parameter OUT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter OUT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter OUT_DATA_SIGN bound to: 1 - type: integer 
	Parameter IN_DATA_FRAC bound to: 7 - type: integer 
	Parameter WEIGHT_DATA_FRAC bound to: 7 - type: integer 
	Parameter BIAS_DATA_FRAC bound to: 7 - type: integer 
	Parameter INTER_DATA_FRAC bound to: 7 - type: integer 
	Parameter BN_W_DATA_FRAC bound to: 7 - type: integer 
	Parameter BN_B_DATA_FRAC bound to: 7 - type: integer 
	Parameter OUT_DATA_FRAC bound to: 7 - type: integer 
	Parameter DSP_ACC_LATENCY bound to: 4 - type: integer 
	Parameter DSP_ADD_LATENCY bound to: 4 - type: integer 
	Parameter DSP_MUL_ADD_LATENCY bound to: 4 - type: integer 
	Parameter FULL_LATENCY bound to: 8 - type: integer 
	Parameter RESULT_ACC_SIGNED bound to: 1'b1 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 13 - type: integer 
	Parameter HEIGHT bound to: 7 - type: integer 
	Parameter CHANNELS bound to: 256 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter PARALLELISM bound to: 18 - type: integer 
	Parameter REGISTER_FOR_EACH bound to: 1 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter OUT_SIZE bound to: 5824 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter RANGE_PER_THREAD bound to: 341 - type: integer 
	Parameter GLOBAL_LAST_ADDRESS bound to: 23295 - type: integer 
	Parameter SELECTOR_CNTR_BITS bound to: 5 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 0 - type: integer 
	Parameter END_ADDRESS bound to: 340 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 2 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 341 - type: integer 
	Parameter END_ADDRESS bound to: 681 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 3 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 682 - type: integer 
	Parameter END_ADDRESS bound to: 1022 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 4 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 1023 - type: integer 
	Parameter END_ADDRESS bound to: 1363 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 5 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 1364 - type: integer 
	Parameter END_ADDRESS bound to: 1704 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 6 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 1705 - type: integer 
	Parameter END_ADDRESS bound to: 2045 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 2046 - type: integer 
	Parameter END_ADDRESS bound to: 2386 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 8 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 2387 - type: integer 
	Parameter END_ADDRESS bound to: 2727 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 9 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 2728 - type: integer 
	Parameter END_ADDRESS bound to: 3068 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 10 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 3069 - type: integer 
	Parameter END_ADDRESS bound to: 3409 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 11 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 3410 - type: integer 
	Parameter END_ADDRESS bound to: 3750 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 12 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 3751 - type: integer 
	Parameter END_ADDRESS bound to: 4091 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 13 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 4092 - type: integer 
	Parameter END_ADDRESS bound to: 4432 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 14 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 4433 - type: integer 
	Parameter END_ADDRESS bound to: 4773 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 15 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 4774 - type: integer 
	Parameter END_ADDRESS bound to: 5114 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 16 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 5115 - type: integer 
	Parameter END_ADDRESS bound to: 5455 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 17 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 5456 - type: integer 
	Parameter END_ADDRESS bound to: 5796 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 17 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 17 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 18 - type: integer 
	Parameter BEGIN_ADDRESS bound to: 5797 - type: integer 
	Parameter END_ADDRESS bound to: 6137 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DELAY bound to: 18 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 18 - type: integer 
WARNING: [Synth 8-689] width (32) of port connection 'out_data_memory_address' does not match port width (13) of module 'MuxWriterUnit' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/pointwise_conv2d_unit.sv:690]
	Parameter IN_WIDTH bound to: 13 - type: integer 
	Parameter IN_HEIGHT bound to: 7 - type: integer 
	Parameter IN_CHANNELS bound to: 256 - type: integer 
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter READ_LATENCY bound to: 2 - type: integer 
	Parameter PIXELS bound to: 23296 - type: integer 
	Parameter ADDRESS_BITS bound to: 15 - type: integer 
	Parameter STEP bound to: 91 - type: integer 
	Parameter CHANNEL_CNTR_BITS bound to: 8 - type: integer 
	Parameter POINTS_NUM bound to: 91 - type: integer 
	Parameter POINTS_CNTR_BITS bound to: 7 - type: integer 
	Parameter DSP_STREAMER_LATENCY bound to: 4 - type: integer 
WARNING: [Synth 8-689] width (32) of port connection 'in_data_memory_address' does not match port width (15) of module 'PointStreamerUnit__parameterized3' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/pointwise_conv2d_unit.sv:449]
	Parameter BIT_WIDTH bound to: 144 - type: integer 
	Parameter CYCLE_LENGTH bound to: 256 - type: integer 
	Parameter PRE_DATA bound to: 3 - type: integer 
	Parameter NUM_OF_CYCLES bound to: 15 - type: integer 
	Parameter READ_LATENCY bound to: 2 - type: integer 
	Parameter STREAM_LENGTH bound to: 3885 - type: integer 
	Parameter IN_STREAM_ADDRESS_BITS bound to: 12 - type: integer 
	Parameter LOCAL_CNTR_BITS bound to: 8 - type: integer 
WARNING: [Synth 8-689] width (32) of port connection 'data_memory_address' does not match port width (12) of module 'CyclicStreamerUnit' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/pointwise_conv2d_unit.sv:485]
WARNING: [Synth 8-689] width (32) of port connection 'in_data_memory_read_enable' does not match port width (1) of module 'PointwiseConv2dUnit__parameterized3' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/little_net_acc.sv:1109]
	Parameter LEN bound to: 3885 - type: integer 
	Parameter DATA_WIDTH bound to: 144 - type: integer 
	Parameter init_file_name bound to: rom_layer_14_pw.mem - type: string 
	Parameter LATENCY bound to: 2 - type: integer 
	Parameter USE_SLEEP bound to: 1 - type: integer 
	Parameter PRIMITIVE_TYPE bound to: block - type: string 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter MEMORY_SIZE bound to: 559440 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: rom_layer_14_pw.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: use_sleep_pin - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 144 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 12 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter MEMORY_TYPE bound to: 3 - type: integer 
	Parameter MEMORY_SIZE bound to: 559440 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: rom_layer_14_pw.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 2 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 144 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 144 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 144 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 12 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 144 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 144 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 144 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 12 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 144 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 144 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 144 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 144 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 3885 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 144 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 144 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 12 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 12 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 12 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 12 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 144 - type: integer 
	Parameter rstb_loop_iter bound to: 144 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 144 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'rom_layer_14_pw.mem' is read successfully [/media/michal/HDD_Linux1/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1104]
	Parameter IN_WIDTH bound to: 13 - type: integer 
	Parameter IN_HEIGHT bound to: 7 - type: integer 
	Parameter IN_CHANNELS bound to: 256 - type: integer 
	Parameter PADDING_W bound to: 1 - type: integer 
	Parameter PADDING_H bound to: 1 - type: integer 
	Parameter CHANNEL_MUL bound to: 1 - type: integer 
	Parameter USE_BIAS bound to: 1 - type: integer 
	Parameter USE_BN bound to: 1 - type: integer 
	Parameter USE_RELU bound to: 0 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter IN_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter IN_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter IN_DATA_SIGN bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter WEIGHT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_SIGN bound to: 1 - type: integer 
	Parameter BIAS_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BIAS_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BIAS_DATA_SIGN bound to: 1 - type: integer 
	Parameter INTER_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter INTER_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter INTER_DATA_SIGN bound to: 1 - type: integer 
	Parameter BN_W_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BN_W_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BN_W_DATA_SIGN bound to: 1 - type: integer 
	Parameter BN_B_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BN_B_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BN_B_DATA_SIGN bound to: 1 - type: integer 
	Parameter OUT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter OUT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter OUT_DATA_SIGN bound to: 1 - type: integer 
	Parameter READ_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter READ_WEIGHT_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter K_SIZE bound to: 3 - type: integer 
	Parameter PADDED_WIDTH bound to: 15 - type: integer 
	Parameter PADDED_HEIGHT bound to: 9 - type: integer 
	Parameter OUT_WIDTH bound to: 13 - type: integer 
	Parameter OUT_HEIGHT bound to: 7 - type: integer 
	Parameter OUT_CHANNELS bound to: 256 - type: integer 
	Parameter IN_DATA_FRAC bound to: 7 - type: integer 
	Parameter WEIGHT_DATA_FRAC bound to: 7 - type: integer 
	Parameter BIAS_DATA_FRAC bound to: 7 - type: integer 
	Parameter INTER_DATA_FRAC bound to: 7 - type: integer 
	Parameter BN_W_DATA_FRAC bound to: 7 - type: integer 
	Parameter BN_B_DATA_FRAC bound to: 7 - type: integer 
	Parameter OUT_DATA_FRAC bound to: 7 - type: integer 
	Parameter ADDITIONAL_WEIGHTS bound to: 3 - type: integer 
	Parameter INPUT_SIZE bound to: 23296 - type: integer 
	Parameter IN_DATA_ADDRESS_BITS bound to: 15 - type: integer 
	Parameter IN_DATA_ADDRESS_BITS_32 bound to: 32 - type: integer 
	Parameter WEIGHTS_SIZE bound to: 3072 - type: integer 
	Parameter WEIGHTS_ADDRESS_BITS bound to: 12 - type: integer 
	Parameter WEIGHTS_ADDRESS_BITS_32 bound to: 32 - type: integer 
	Parameter LOCAL_WEIGHTS_SIZE bound to: 12 - type: integer 
	Parameter LOCAL_WEIGHTS_CNTR_BITS bound to: 4 - type: integer 
	Parameter CHANNELS_CNTR_BITS bound to: 9 - type: integer 
	Parameter MAP_SIZE bound to: 91 - type: integer 
	Parameter PIXELS_CNTR bound to: 7 - type: integer 
	Parameter OUT_SIZE bound to: 23296 - type: integer 
	Parameter OUT_ADDRESS_BITS bound to: 13 - type: integer 
	Parameter OUT_ADDRESS_BITS_32 bound to: 32 - type: integer 
	Parameter MUL_LATENCY bound to: 4 - type: integer 
	Parameter ADD_LATENCY bound to: 2 - type: integer 
	Parameter CASCADE_LATENCY bound to: 12 - type: integer 
	Parameter CASCADE_BN_LATENCY bound to: 16 - type: integer 
	Parameter FULL_LATENCY bound to: 16 - type: integer 
	Parameter BN_DELAY bound to: 12 - type: integer 
	Parameter KERNEL_VALIDITY_DELAY bound to: 16 - type: integer 
	Parameter IS_FINISHED_DELAY bound to: 2 - type: integer 
	Parameter RESULT_SIGNED bound to: 1'b1 
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_C_PCOUT' is unconnected for instance 'dsp_first_bias' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:337]
WARNING: [Synth 8-7023] instance 'dsp_first_bias' of module 'DSP_A_mul_B_add_C_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:337]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
	Parameter IN_WIDTH bound to: 13 - type: integer 
	Parameter IN_HEIGHT bound to: 7 - type: integer 
	Parameter IN_CHANNELS bound to: 256 - type: integer 
	Parameter NUM_OF_PASS bound to: 1 - type: integer 
	Parameter PADDING_W bound to: 1 - type: integer 
	Parameter PADDING_H bound to: 1 - type: integer 
	Parameter DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter PADDED_WIDTH bound to: 15 - type: integer 
	Parameter PADDED_HEIGHT bound to: 9 - type: integer 
	Parameter PADDED_SIZE bound to: 135 - type: integer 
	Parameter INPUT_SIZE bound to: 23296 - type: integer 
	Parameter IN_ADDRESS_SIZE bound to: 15 - type: integer 
	Parameter ROW_CNTR_BITS bound to: 4 - type: integer 
	Parameter COL_CNTR_BITS bound to: 4 - type: integer 
	Parameter CHANNEL_CNTR_BITS bound to: 8 - type: integer 
	Parameter PASS_CNTR_BITS bound to: 1 - type: integer 
	Parameter INPUT_IDX_CNTR_BITS bound to: 15 - type: integer 
	Parameter K_SIZE bound to: 3 - type: integer 
	Parameter END_COUNTER_COL bound to: 14 - type: integer 
	Parameter END_COUNTER_ROW bound to: 8 - type: integer 
	Parameter END_COUNTER_CHANNEL bound to: 255 - type: integer 
	Parameter END_COUNTER_INPUT_IDX bound to: 23295 - type: integer 
	Parameter DELAY_LINE_LENGTH bound to: 12 - type: integer 
WARNING: [Synth 8-689] width (32) of port connection 'memory_address' does not match port width (15) of module 'SlidingWindowUnit' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:259]
WARNING: [Synth 8-689] width (32) of port connection 'out_data_memory_address' does not match port width (13) of module 'MuxWriterUnit' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:573]
WARNING: [Synth 8-689] width (32) of port connection 'in_data_memory_read_enable' does not match port width (1) of module 'DepthwiseConv2dUnit__parameterized8' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/little_net_acc.sv:1185]
	Parameter LEN bound to: 3072 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter init_file_name bound to: rom_layer_15_dw.mem - type: string 
	Parameter LATENCY bound to: 2 - type: integer 
	Parameter USE_SLEEP bound to: 1 - type: integer 
	Parameter PRIMITIVE_TYPE bound to: block - type: string 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter MEMORY_SIZE bound to: 24576 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: rom_layer_15_dw.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: use_sleep_pin - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 12 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter MEMORY_TYPE bound to: 3 - type: integer 
	Parameter MEMORY_SIZE bound to: 24576 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: rom_layer_15_dw.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 2 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 12 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 12 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 8 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 3072 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 8 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 12 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 12 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 12 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 12 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 8 - type: integer 
	Parameter rstb_loop_iter bound to: 8 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'rom_layer_15_dw.mem' is read successfully [/media/michal/HDD_Linux1/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1104]
	Parameter IN_WIDTH bound to: 13 - type: integer 
	Parameter IN_HEIGHT bound to: 7 - type: integer 
	Parameter IN_CHANNELS bound to: 256 - type: integer 
	Parameter PADDING_W bound to: 1 - type: integer 
	Parameter PADDING_H bound to: 1 - type: integer 
	Parameter CHANNEL_MUL bound to: 2 - type: integer 
	Parameter USE_BIAS bound to: 1 - type: integer 
	Parameter USE_BN bound to: 1 - type: integer 
	Parameter USE_RELU bound to: 1 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter IN_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter IN_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter IN_DATA_SIGN bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter WEIGHT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_SIGN bound to: 1 - type: integer 
	Parameter BIAS_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BIAS_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BIAS_DATA_SIGN bound to: 1 - type: integer 
	Parameter INTER_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter INTER_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter INTER_DATA_SIGN bound to: 1 - type: integer 
	Parameter BN_W_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BN_W_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BN_W_DATA_SIGN bound to: 1 - type: integer 
	Parameter BN_B_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BN_B_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BN_B_DATA_SIGN bound to: 1 - type: integer 
	Parameter OUT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter OUT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter OUT_DATA_SIGN bound to: 1 - type: integer 
	Parameter READ_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter READ_WEIGHT_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter K_SIZE bound to: 3 - type: integer 
	Parameter PADDED_WIDTH bound to: 15 - type: integer 
	Parameter PADDED_HEIGHT bound to: 9 - type: integer 
	Parameter OUT_WIDTH bound to: 13 - type: integer 
	Parameter OUT_HEIGHT bound to: 7 - type: integer 
	Parameter OUT_CHANNELS bound to: 512 - type: integer 
	Parameter IN_DATA_FRAC bound to: 7 - type: integer 
	Parameter WEIGHT_DATA_FRAC bound to: 7 - type: integer 
	Parameter BIAS_DATA_FRAC bound to: 7 - type: integer 
	Parameter INTER_DATA_FRAC bound to: 7 - type: integer 
	Parameter BN_W_DATA_FRAC bound to: 7 - type: integer 
	Parameter BN_B_DATA_FRAC bound to: 7 - type: integer 
	Parameter OUT_DATA_FRAC bound to: 7 - type: integer 
	Parameter ADDITIONAL_WEIGHTS bound to: 3 - type: integer 
	Parameter INPUT_SIZE bound to: 23296 - type: integer 
	Parameter IN_DATA_ADDRESS_BITS bound to: 15 - type: integer 
	Parameter IN_DATA_ADDRESS_BITS_32 bound to: 32 - type: integer 
	Parameter WEIGHTS_SIZE bound to: 6144 - type: integer 
	Parameter WEIGHTS_ADDRESS_BITS bound to: 13 - type: integer 
	Parameter WEIGHTS_ADDRESS_BITS_32 bound to: 32 - type: integer 
	Parameter LOCAL_WEIGHTS_SIZE bound to: 12 - type: integer 
	Parameter LOCAL_WEIGHTS_CNTR_BITS bound to: 4 - type: integer 
	Parameter CHANNELS_CNTR_BITS bound to: 10 - type: integer 
	Parameter MAP_SIZE bound to: 91 - type: integer 
	Parameter PIXELS_CNTR bound to: 7 - type: integer 
	Parameter OUT_SIZE bound to: 46592 - type: integer 
	Parameter OUT_ADDRESS_BITS bound to: 14 - type: integer 
	Parameter OUT_ADDRESS_BITS_32 bound to: 32 - type: integer 
	Parameter MUL_LATENCY bound to: 4 - type: integer 
	Parameter ADD_LATENCY bound to: 2 - type: integer 
	Parameter CASCADE_LATENCY bound to: 12 - type: integer 
	Parameter CASCADE_BN_LATENCY bound to: 16 - type: integer 
	Parameter FULL_LATENCY bound to: 16 - type: integer 
	Parameter BN_DELAY bound to: 12 - type: integer 
	Parameter KERNEL_VALIDITY_DELAY bound to: 16 - type: integer 
	Parameter IS_FINISHED_DELAY bound to: 2 - type: integer 
	Parameter RESULT_SIGNED bound to: 1'b1 
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_C_PCOUT' is unconnected for instance 'dsp_first_bias' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:337]
WARNING: [Synth 8-7023] instance 'dsp_first_bias' of module 'DSP_A_mul_B_add_C_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:337]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter BATCH_SIZE bound to: 12 - type: integer 
	Parameter MEMORY_WEIGHTS_SIZE bound to: 6144 - type: integer 
	Parameter ADDRESS_BITS bound to: 13 - type: integer 
	Parameter READ_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter BATCH_CNTR_BITS bound to: 4 - type: integer 
	Parameter IN_WIDTH bound to: 13 - type: integer 
	Parameter IN_HEIGHT bound to: 7 - type: integer 
	Parameter IN_CHANNELS bound to: 256 - type: integer 
	Parameter NUM_OF_PASS bound to: 2 - type: integer 
	Parameter PADDING_W bound to: 1 - type: integer 
	Parameter PADDING_H bound to: 1 - type: integer 
	Parameter DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter PADDED_WIDTH bound to: 15 - type: integer 
	Parameter PADDED_HEIGHT bound to: 9 - type: integer 
	Parameter PADDED_SIZE bound to: 135 - type: integer 
	Parameter INPUT_SIZE bound to: 23296 - type: integer 
	Parameter IN_ADDRESS_SIZE bound to: 15 - type: integer 
	Parameter ROW_CNTR_BITS bound to: 4 - type: integer 
	Parameter COL_CNTR_BITS bound to: 4 - type: integer 
	Parameter CHANNEL_CNTR_BITS bound to: 8 - type: integer 
	Parameter PASS_CNTR_BITS bound to: 2 - type: integer 
	Parameter INPUT_IDX_CNTR_BITS bound to: 15 - type: integer 
	Parameter K_SIZE bound to: 3 - type: integer 
	Parameter END_COUNTER_COL bound to: 14 - type: integer 
	Parameter END_COUNTER_ROW bound to: 8 - type: integer 
	Parameter END_COUNTER_CHANNEL bound to: 255 - type: integer 
	Parameter END_COUNTER_INPUT_IDX bound to: 23295 - type: integer 
	Parameter DELAY_LINE_LENGTH bound to: 12 - type: integer 
WARNING: [Synth 8-689] width (32) of port connection 'memory_address' does not match port width (15) of module 'SlidingWindowUnit' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:259]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 13 - type: integer 
	Parameter HEIGHT bound to: 7 - type: integer 
	Parameter CHANNELS bound to: 512 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter PARALLELISM bound to: 1 - type: integer 
	Parameter REGISTER_FOR_EACH bound to: 1 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter OUT_SIZE bound to: 11648 - type: integer 
	Parameter ADDRESS_BITS bound to: 14 - type: integer 
	Parameter RANGE_PER_THREAD bound to: 11648 - type: integer 
	Parameter GLOBAL_LAST_ADDRESS bound to: 46591 - type: integer 
	Parameter SELECTOR_CNTR_BITS bound to: 0 - type: integer 
WARNING: [Synth 8-689] width (32) of port connection 'out_data_memory_address' does not match port width (14) of module 'MuxWriterUnit' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:573]
WARNING: [Synth 8-689] width (32) of port connection 'in_data_memory_read_enable' does not match port width (1) of module 'DepthwiseConv2dUnit__parameterized9' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/little_net_acc.sv:1261]
	Parameter LEN bound to: 6144 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter init_file_name bound to: rom_layer_16_dw.mem - type: string 
	Parameter LATENCY bound to: 2 - type: integer 
	Parameter USE_SLEEP bound to: 1 - type: integer 
	Parameter PRIMITIVE_TYPE bound to: block - type: string 
	Parameter ADDR_WIDTH bound to: 13 - type: integer 
	Parameter MEMORY_SIZE bound to: 49152 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: rom_layer_16_dw.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: use_sleep_pin - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 13 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter MEMORY_TYPE bound to: 3 - type: integer 
	Parameter MEMORY_SIZE bound to: 49152 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: rom_layer_16_dw.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 2 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 13 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 13 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 8 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 6144 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 8 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 13 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 13 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 13 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 13 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 8 - type: integer 
	Parameter rstb_loop_iter bound to: 8 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'rom_layer_16_dw.mem' is read successfully [/media/michal/HDD_Linux1/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1104]
	Parameter IN_WIDTH bound to: 13 - type: integer 
	Parameter IN_HEIGHT bound to: 7 - type: integer 
	Parameter IN_CHANNELS bound to: 512 - type: integer 
	Parameter OUT_CHANNELS bound to: 256 - type: integer 
	Parameter USE_BIAS bound to: 1 - type: integer 
	Parameter USE_BN bound to: 1 - type: integer 
	Parameter USE_RELU bound to: 1 - type: integer 
	Parameter USE_MAXPOOL bound to: 0 - type: integer 
	Parameter USE_MAXPOOL_CEIL_MODE bound to: 0 - type: integer 
	Parameter PARALLELISM bound to: 18 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter USE_MAX_FINDER bound to: 0 - type: integer 
	Parameter ANCHORS bound to: 51 - type: integer 
	Parameter IN_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter IN_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter IN_DATA_SIGN bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter WEIGHT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_SIGN bound to: 1 - type: integer 
	Parameter BIAS_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BIAS_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BIAS_DATA_SIGN bound to: 1 - type: integer 
	Parameter INTER_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter INTER_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter INTER_DATA_SIGN bound to: 1 - type: integer 
	Parameter BN_W_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BN_W_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BN_W_DATA_SIGN bound to: 1 - type: integer 
	Parameter BN_B_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BN_B_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BN_B_DATA_SIGN bound to: 1 - type: integer 
	Parameter OUT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter OUT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter OUT_DATA_SIGN bound to: 1 - type: integer 
	Parameter READ_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter READ_WEIGHT_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter OUT_WIDTH bound to: 13 - type: integer 
	Parameter OUT_HEIGHT bound to: 7 - type: integer 
	Parameter IN_DATA_FRAC bound to: 7 - type: integer 
	Parameter WEIGHT_DATA_FRAC bound to: 7 - type: integer 
	Parameter BIAS_DATA_FRAC bound to: 7 - type: integer 
	Parameter INTER_DATA_FRAC bound to: 7 - type: integer 
	Parameter BN_W_DATA_FRAC bound to: 7 - type: integer 
	Parameter BN_B_DATA_FRAC bound to: 7 - type: integer 
	Parameter OUT_DATA_FRAC bound to: 7 - type: integer 
	Parameter ADDITIONAL_WEIGHTS bound to: 3 - type: integer 
	Parameter INPUT_SIZE bound to: 46592 - type: integer 
	Parameter IN_DATA_ADDRESS_BITS bound to: 16 - type: integer 
	Parameter IN_DATA_ADDRESS_BITS_32 bound to: 32 - type: integer 
	Parameter WEIGHTS_SIZE bound to: 7725 - type: integer 
	Parameter WEIGHTS_ADDRESS_BITS bound to: 13 - type: integer 
	Parameter WEIGHTS_ADDRESS_BITS_32 bound to: 32 - type: integer 
	Parameter OUT_SIZE bound to: 23296 - type: integer 
	Parameter OUT_ADDRESS_BITS bound to: 13 - type: integer 
	Parameter OUT_ADDRESS_BITS_32 bound to: 32 - type: integer 
WARNING: [Synth 8-689] width (32) of port connection 'out_data_memory_address' does not match port width (13) of module 'MuxWriterUnit' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/pointwise_conv2d_unit.sv:690]
	Parameter IN_WIDTH bound to: 13 - type: integer 
	Parameter IN_HEIGHT bound to: 7 - type: integer 
	Parameter IN_CHANNELS bound to: 512 - type: integer 
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter READ_LATENCY bound to: 2 - type: integer 
	Parameter PIXELS bound to: 46592 - type: integer 
	Parameter ADDRESS_BITS bound to: 16 - type: integer 
	Parameter STEP bound to: 91 - type: integer 
	Parameter CHANNEL_CNTR_BITS bound to: 9 - type: integer 
	Parameter POINTS_NUM bound to: 91 - type: integer 
	Parameter POINTS_CNTR_BITS bound to: 7 - type: integer 
	Parameter DSP_STREAMER_LATENCY bound to: 4 - type: integer 
WARNING: [Synth 8-689] width (32) of port connection 'in_data_memory_address' does not match port width (16) of module 'PointStreamerUnit__parameterized4' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/pointwise_conv2d_unit.sv:449]
	Parameter BIT_WIDTH bound to: 144 - type: integer 
	Parameter CYCLE_LENGTH bound to: 512 - type: integer 
	Parameter PRE_DATA bound to: 3 - type: integer 
	Parameter NUM_OF_CYCLES bound to: 15 - type: integer 
	Parameter READ_LATENCY bound to: 2 - type: integer 
	Parameter STREAM_LENGTH bound to: 7725 - type: integer 
	Parameter IN_STREAM_ADDRESS_BITS bound to: 13 - type: integer 
	Parameter LOCAL_CNTR_BITS bound to: 9 - type: integer 
WARNING: [Synth 8-689] width (32) of port connection 'data_memory_address' does not match port width (13) of module 'CyclicStreamerUnit' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/pointwise_conv2d_unit.sv:485]
WARNING: [Synth 8-689] width (32) of port connection 'in_data_memory_read_enable' does not match port width (1) of module 'PointwiseConv2dUnit__parameterized4' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/little_net_acc.sv:1340]
	Parameter LEN bound to: 7725 - type: integer 
	Parameter DATA_WIDTH bound to: 144 - type: integer 
	Parameter init_file_name bound to: rom_layer_17_pw.mem - type: string 
	Parameter LATENCY bound to: 2 - type: integer 
	Parameter USE_SLEEP bound to: 1 - type: integer 
	Parameter PRIMITIVE_TYPE bound to: block - type: string 
	Parameter ADDR_WIDTH bound to: 13 - type: integer 
	Parameter MEMORY_SIZE bound to: 1112400 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: rom_layer_17_pw.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: use_sleep_pin - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 144 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 13 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter MEMORY_TYPE bound to: 3 - type: integer 
	Parameter MEMORY_SIZE bound to: 1112400 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: rom_layer_17_pw.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 2 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 144 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 144 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 144 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 13 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 144 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 144 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 144 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 13 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 144 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 144 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 144 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 144 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 7725 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 144 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 144 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 13 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 13 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 13 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 13 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 144 - type: integer 
	Parameter rstb_loop_iter bound to: 144 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 144 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'rom_layer_17_pw.mem' is read successfully [/media/michal/HDD_Linux1/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1104]
	Parameter IN_WIDTH bound to: 13 - type: integer 
	Parameter IN_HEIGHT bound to: 7 - type: integer 
	Parameter IN_CHANNELS bound to: 256 - type: integer 
	Parameter PADDING_W bound to: 1 - type: integer 
	Parameter PADDING_H bound to: 1 - type: integer 
	Parameter CHANNEL_MUL bound to: 1 - type: integer 
	Parameter USE_BIAS bound to: 0 - type: integer 
	Parameter USE_BN bound to: 1 - type: integer 
	Parameter USE_RELU bound to: 1 - type: integer 
	Parameter GROUPS bound to: 4 - type: integer 
	Parameter IN_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter IN_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter IN_DATA_SIGN bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter WEIGHT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_SIGN bound to: 1 - type: integer 
	Parameter BIAS_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BIAS_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BIAS_DATA_SIGN bound to: 1 - type: integer 
	Parameter INTER_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter INTER_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter INTER_DATA_SIGN bound to: 1 - type: integer 
	Parameter BN_W_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BN_W_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BN_W_DATA_SIGN bound to: 1 - type: integer 
	Parameter BN_B_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BN_B_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BN_B_DATA_SIGN bound to: 1 - type: integer 
	Parameter OUT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter OUT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter OUT_DATA_SIGN bound to: 1 - type: integer 
	Parameter READ_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter READ_WEIGHT_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter K_SIZE bound to: 3 - type: integer 
	Parameter PADDED_WIDTH bound to: 15 - type: integer 
	Parameter PADDED_HEIGHT bound to: 9 - type: integer 
	Parameter OUT_WIDTH bound to: 13 - type: integer 
	Parameter OUT_HEIGHT bound to: 7 - type: integer 
	Parameter OUT_CHANNELS bound to: 256 - type: integer 
	Parameter IN_DATA_FRAC bound to: 7 - type: integer 
	Parameter WEIGHT_DATA_FRAC bound to: 7 - type: integer 
	Parameter BIAS_DATA_FRAC bound to: 7 - type: integer 
	Parameter INTER_DATA_FRAC bound to: 7 - type: integer 
	Parameter BN_W_DATA_FRAC bound to: 7 - type: integer 
	Parameter BN_B_DATA_FRAC bound to: 7 - type: integer 
	Parameter OUT_DATA_FRAC bound to: 7 - type: integer 
	Parameter ADDITIONAL_WEIGHTS bound to: 2 - type: integer 
	Parameter INPUT_SIZE bound to: 23296 - type: integer 
	Parameter IN_DATA_ADDRESS_BITS bound to: 15 - type: integer 
	Parameter IN_DATA_ADDRESS_BITS_32 bound to: 32 - type: integer 
	Parameter WEIGHTS_SIZE bound to: 2816 - type: integer 
	Parameter WEIGHTS_ADDRESS_BITS bound to: 12 - type: integer 
	Parameter WEIGHTS_ADDRESS_BITS_32 bound to: 32 - type: integer 
	Parameter LOCAL_WEIGHTS_SIZE bound to: 11 - type: integer 
	Parameter LOCAL_WEIGHTS_CNTR_BITS bound to: 4 - type: integer 
	Parameter CHANNELS_CNTR_BITS bound to: 9 - type: integer 
	Parameter MAP_SIZE bound to: 91 - type: integer 
	Parameter PIXELS_CNTR bound to: 7 - type: integer 
	Parameter OUT_SIZE bound to: 23296 - type: integer 
	Parameter OUT_ADDRESS_BITS bound to: 13 - type: integer 
	Parameter OUT_ADDRESS_BITS_32 bound to: 32 - type: integer 
	Parameter MUL_LATENCY bound to: 4 - type: integer 
	Parameter ADD_LATENCY bound to: 2 - type: integer 
	Parameter CASCADE_LATENCY bound to: 12 - type: integer 
	Parameter CASCADE_BN_LATENCY bound to: 16 - type: integer 
	Parameter FULL_LATENCY bound to: 16 - type: integer 
	Parameter BN_DELAY bound to: 12 - type: integer 
	Parameter KERNEL_VALIDITY_DELAY bound to: 16 - type: integer 
	Parameter IS_FINISHED_DELAY bound to: 2 - type: integer 
	Parameter RESULT_SIGNED bound to: 1'b1 
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_PCOUT' is unconnected for instance 'dsp_first_no_bias' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:351]
WARNING: [Synth 8-7023] instance 'dsp_first_no_bias' of module 'DSP_A_mul_B_PCOUT' has 6 connections declared, but only 5 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:351]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7071] port 'P' of module 'DSP_A_mul_B_add_PCIN_PCOUT' is unconnected for instance 'dsp_intermediate' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
WARNING: [Synth 8-7023] instance 'dsp_intermediate' of module 'DSP_A_mul_B_add_PCIN_PCOUT' has 7 connections declared, but only 6 given [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:379]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter BATCH_SIZE bound to: 11 - type: integer 
	Parameter MEMORY_WEIGHTS_SIZE bound to: 2816 - type: integer 
	Parameter ADDRESS_BITS bound to: 12 - type: integer 
	Parameter READ_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter BATCH_CNTR_BITS bound to: 4 - type: integer 
WARNING: [Synth 8-689] width (32) of port connection 'memory_address' does not match port width (15) of module 'SlidingWindowUnit' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:259]
WARNING: [Synth 8-689] width (32) of port connection 'out_data_memory_address' does not match port width (13) of module 'MuxWriterUnit' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/depthwise_conv2d_unit.sv:573]
WARNING: [Synth 8-689] width (32) of port connection 'in_data_memory_read_enable' does not match port width (1) of module 'DepthwiseConv2dUnit__parameterized10' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/little_net_acc.sv:1416]
	Parameter LEN bound to: 2816 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter init_file_name bound to: rom_layer_18_dw.mem - type: string 
	Parameter LATENCY bound to: 2 - type: integer 
	Parameter USE_SLEEP bound to: 1 - type: integer 
	Parameter PRIMITIVE_TYPE bound to: block - type: string 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter MEMORY_SIZE bound to: 22528 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: rom_layer_18_dw.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: use_sleep_pin - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 12 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter MEMORY_TYPE bound to: 3 - type: integer 
	Parameter MEMORY_SIZE bound to: 22528 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: rom_layer_18_dw.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 2 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 12 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 12 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 8 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 2816 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 8 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 12 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 12 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 12 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 12 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 8 - type: integer 
	Parameter rstb_loop_iter bound to: 8 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'rom_layer_18_dw.mem' is read successfully [/media/michal/HDD_Linux1/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1104]
	Parameter IN_WIDTH bound to: 13 - type: integer 
	Parameter IN_HEIGHT bound to: 7 - type: integer 
	Parameter IN_CHANNELS bound to: 256 - type: integer 
	Parameter OUT_CHANNELS bound to: 15 - type: integer 
	Parameter USE_BIAS bound to: 1 - type: integer 
	Parameter USE_BN bound to: 0 - type: integer 
	Parameter USE_RELU bound to: 0 - type: integer 
	Parameter USE_MAXPOOL bound to: 0 - type: integer 
	Parameter USE_MAXPOOL_CEIL_MODE bound to: 0 - type: integer 
	Parameter PARALLELISM bound to: 5 - type: integer 
	Parameter GROUPS bound to: 1 - type: integer 
	Parameter USE_MAX_FINDER bound to: 1 - type: integer 
	Parameter ANCHORS bound to: 3 - type: integer 
	Parameter IN_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter IN_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter IN_DATA_SIGN bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter WEIGHT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_SIGN bound to: 1 - type: integer 
	Parameter BIAS_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BIAS_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BIAS_DATA_SIGN bound to: 1 - type: integer 
	Parameter INTER_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter INTER_DATA_INT_WIDTH bound to: 8 - type: integer 
	Parameter INTER_DATA_SIGN bound to: 1 - type: integer 
	Parameter BN_W_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BN_W_DATA_INT_WIDTH bound to: 8 - type: integer 
	Parameter BN_W_DATA_SIGN bound to: 1 - type: integer 
	Parameter BN_B_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BN_B_DATA_INT_WIDTH bound to: 8 - type: integer 
	Parameter BN_B_DATA_SIGN bound to: 1 - type: integer 
	Parameter OUT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter OUT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter OUT_DATA_SIGN bound to: 1 - type: integer 
	Parameter READ_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter READ_WEIGHT_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter OUT_WIDTH bound to: 13 - type: integer 
	Parameter OUT_HEIGHT bound to: 7 - type: integer 
	Parameter IN_DATA_FRAC bound to: 7 - type: integer 
	Parameter WEIGHT_DATA_FRAC bound to: 7 - type: integer 
	Parameter BIAS_DATA_FRAC bound to: 7 - type: integer 
	Parameter INTER_DATA_FRAC bound to: 0 - type: integer 
	Parameter BN_W_DATA_FRAC bound to: 0 - type: integer 
	Parameter BN_B_DATA_FRAC bound to: 0 - type: integer 
	Parameter OUT_DATA_FRAC bound to: 7 - type: integer 
	Parameter ADDITIONAL_WEIGHTS bound to: 1 - type: integer 
	Parameter INPUT_SIZE bound to: 23296 - type: integer 
	Parameter IN_DATA_ADDRESS_BITS bound to: 15 - type: integer 
	Parameter IN_DATA_ADDRESS_BITS_32 bound to: 32 - type: integer 
	Parameter WEIGHTS_SIZE bound to: 771 - type: integer 
	Parameter WEIGHTS_ADDRESS_BITS bound to: 10 - type: integer 
	Parameter WEIGHTS_ADDRESS_BITS_32 bound to: 32 - type: integer 
	Parameter OUT_SIZE bound to: 1365 - type: integer 
	Parameter OUT_ADDRESS_BITS bound to: 3 - type: integer 
	Parameter OUT_ADDRESS_BITS_32 bound to: 32 - type: integer 
	Parameter USE_BIAS bound to: 1 - type: integer 
	Parameter USE_BN bound to: 0 - type: integer 
	Parameter USE_RELU bound to: 0 - type: integer 
	Parameter IN_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter IN_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter IN_DATA_SIGN bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter WEIGHT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter WEIGHT_DATA_SIGN bound to: 1 - type: integer 
	Parameter BIAS_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BIAS_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter BIAS_DATA_SIGN bound to: 1 - type: integer 
	Parameter INTER_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter INTER_DATA_INT_WIDTH bound to: 8 - type: integer 
	Parameter INTER_DATA_SIGN bound to: 1 - type: integer 
	Parameter BN_W_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BN_W_DATA_INT_WIDTH bound to: 8 - type: integer 
	Parameter BN_W_DATA_SIGN bound to: 1 - type: integer 
	Parameter BN_B_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter BN_B_DATA_INT_WIDTH bound to: 8 - type: integer 
	Parameter BN_B_DATA_SIGN bound to: 1 - type: integer 
	Parameter OUT_DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter OUT_DATA_INT_WIDTH bound to: 1 - type: integer 
	Parameter OUT_DATA_SIGN bound to: 1 - type: integer 
	Parameter IN_DATA_FRAC bound to: 7 - type: integer 
	Parameter WEIGHT_DATA_FRAC bound to: 7 - type: integer 
	Parameter BIAS_DATA_FRAC bound to: 7 - type: integer 
	Parameter INTER_DATA_FRAC bound to: 0 - type: integer 
	Parameter BN_W_DATA_FRAC bound to: 0 - type: integer 
	Parameter BN_B_DATA_FRAC bound to: 0 - type: integer 
	Parameter OUT_DATA_FRAC bound to: 7 - type: integer 
	Parameter DSP_ACC_LATENCY bound to: 4 - type: integer 
	Parameter DSP_ADD_LATENCY bound to: 4 - type: integer 
	Parameter DSP_MUL_ADD_LATENCY bound to: 4 - type: integer 
	Parameter FULL_LATENCY bound to: 4 - type: integer 
	Parameter RESULT_ACC_SIGNED bound to: 1'b1 
	Parameter IN_WIDTH bound to: 48 - type: integer 
	Parameter IN_FRAC bound to: 14 - type: integer 
	Parameter IN_SIGNED bound to: 1'b1 
	Parameter DST_WIDTH bound to: 8 - type: integer 
	Parameter DST_INT bound to: 8 - type: integer 
	Parameter DST_SIGNED bound to: 1 - type: integer 
	Parameter RELU bound to: 1'b0 
	Parameter CUT_TOP bound to: 3 - type: integer 
	Parameter DST_FRAC bound to: 0 - type: integer 
	Parameter LSB bound to: 14 - type: integer 
	Parameter SIGNIFICANT_PART_WIDTH bound to: 31 - type: integer 
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter GROUPS bound to: 1 - type: integer 
	Parameter ENDIANNESS bound to: 0 - type: integer 
	Parameter OUT_WIDTH bound to: 8 - type: integer 
	Parameter CNTR_BITS bound to: 0 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter LENGTH bound to: 1 - type: integer 
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter SIGNED bound to: 1 - type: integer 
	Parameter WIDTH bound to: 13 - type: integer 
	Parameter HEIGHT bound to: 7 - type: integer 
	Parameter ANCHORS_NUM bound to: 3 - type: integer 
	Parameter WRITE_MEMORY_LATENCY bound to: 2 - type: integer 
	Parameter PARALLELISM bound to: 5 - type: integer 
	Parameter DESCRIPTION_SIZE bound to: 7 - type: integer 
	Parameter CHANNELS bound to: 21 - type: integer 
	Parameter ADDR_BITS bound to: 3 - type: integer 
	Parameter COL_CNTR_BITS bound to: 4 - type: integer 
	Parameter ROW_CNTR_BITS bound to: 3 - type: integer 
	Parameter ANCHOR_CNTR_BITS bound to: 2 - type: integer 
	Parameter CURRENT_MAX_INIT bound to: 8'b10000000 
WARNING: [Synth 8-689] width (32) of port connection 'out_data_memory_address' does not match port width (3) of module 'MaxFinderUnit' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/pointwise_conv2d_unit.sv:717]
WARNING: [Synth 8-689] width (32) of port connection 'in_data_memory_address' does not match port width (15) of module 'PointStreamerUnit__parameterized3' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/pointwise_conv2d_unit.sv:449]
	Parameter BIT_WIDTH bound to: 40 - type: integer 
	Parameter CYCLE_LENGTH bound to: 256 - type: integer 
	Parameter PRE_DATA bound to: 1 - type: integer 
	Parameter NUM_OF_CYCLES bound to: 3 - type: integer 
	Parameter READ_LATENCY bound to: 2 - type: integer 
	Parameter STREAM_LENGTH bound to: 771 - type: integer 
	Parameter IN_STREAM_ADDRESS_BITS bound to: 10 - type: integer 
	Parameter LOCAL_CNTR_BITS bound to: 8 - type: integer 
WARNING: [Synth 8-689] width (32) of port connection 'data_memory_address' does not match port width (10) of module 'CyclicStreamerUnit' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/pointwise_conv2d_unit.sv:485]
WARNING: [Synth 8-689] width (32) of port connection 'in_data_memory_read_enable' does not match port width (1) of module 'PointwiseConv2dUnit__parameterized5' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/little_net_acc.sv:1495]
WARNING: [Synth 8-689] width (32) of port connection 'out_data_memory_in' does not match port width (8) of module 'PointwiseConv2dUnit__parameterized5' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/little_net_acc.sv:1499]
	Parameter LEN bound to: 257 - type: integer 
	Parameter DATA_WIDTH bound to: 40 - type: integer 
	Parameter init_file_name bound to: rom_layer_19_pw.mem - type: string 
	Parameter LATENCY bound to: 2 - type: integer 
	Parameter USE_SLEEP bound to: 1 - type: integer 
	Parameter PRIMITIVE_TYPE bound to: block - type: string 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter MEMORY_SIZE bound to: 10280 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: rom_layer_19_pw.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: use_sleep_pin - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 40 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter MEMORY_TYPE bound to: 3 - type: integer 
	Parameter MEMORY_SIZE bound to: 10280 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: rom_layer_19_pw.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 2 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 40 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 40 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 40 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 40 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 40 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 40 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 40 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 40 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 40 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 40 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 257 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 40 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 40 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 40 - type: integer 
	Parameter rstb_loop_iter bound to: 40 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 40 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'rom_layer_19_pw.mem' is read successfully [/media/michal/HDD_Linux1/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1104]
	Parameter BYTE_LEN bound to: 69888 - type: integer 
	Parameter WRITE_WIDTH bound to: 32 - type: integer 
	Parameter READ_WIDTH bound to: 8 - type: integer 
	Parameter BYTE_SIZE bound to: 8 - type: integer 
	Parameter READ_LATENCY bound to: 2 - type: integer 
	Parameter USE_SLEEP bound to: 0 - type: integer 
	Parameter ADDRA_WIDTH bound to: 15 - type: integer 
	Parameter ADDRB_WIDTH bound to: 17 - type: integer 
	Parameter MEMORY_SIZE bound to: 559104 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 15 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter READ_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 17 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: read_first - type: string 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 559104 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 15 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 17 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 8 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 69888 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 8 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 4 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 4 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 15 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 17 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 15 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 17 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 32 - type: integer 
	Parameter rstb_loop_iter bound to: 8 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [/media/michal/HDD_Linux1/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1088]
Info : Asymmetric Ram write pattern identified
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter ADDRESS_BITS bound to: 32 - type: integer 
	Parameter SOURCES bound to: 2 - type: integer 
	Parameter SOURCES_BITS bound to: 1 - type: integer 
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter ADDRESS_BITS bound to: 32 - type: integer 
	Parameter SOURCES bound to: 2 - type: integer 
	Parameter SOURCES_BITS bound to: 1 - type: integer 
	Parameter BYTE_LEN bound to: 139776 - type: integer 
	Parameter WRITE_WIDTH bound to: 32 - type: integer 
	Parameter READ_WIDTH bound to: 8 - type: integer 
	Parameter BYTE_SIZE bound to: 8 - type: integer 
	Parameter READ_LATENCY bound to: 2 - type: integer 
	Parameter USE_SLEEP bound to: 0 - type: integer 
	Parameter ADDRA_WIDTH bound to: 16 - type: integer 
	Parameter ADDRB_WIDTH bound to: 18 - type: integer 
	Parameter MEMORY_SIZE bound to: 1118208 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 16 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter READ_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 18 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: read_first - type: string 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 1118208 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 16 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 18 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 8 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 139776 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 8 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 4 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 4 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 16 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 18 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 16 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 18 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 32 - type: integer 
	Parameter rstb_loop_iter bound to: 8 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [/media/michal/HDD_Linux1/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1088]
Info : Asymmetric Ram write pattern identified
	Parameter BYTE_LEN bound to: 93184 - type: integer 
	Parameter WRITE_WIDTH bound to: 32 - type: integer 
	Parameter READ_WIDTH bound to: 8 - type: integer 
	Parameter BYTE_SIZE bound to: 8 - type: integer 
	Parameter READ_LATENCY bound to: 2 - type: integer 
	Parameter USE_SLEEP bound to: 0 - type: integer 
	Parameter ADDRA_WIDTH bound to: 15 - type: integer 
	Parameter ADDRB_WIDTH bound to: 17 - type: integer 
	Parameter MEMORY_SIZE bound to: 745472 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 15 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter READ_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 17 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: read_first - type: string 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 745472 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 15 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 17 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 8 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 93184 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 8 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 4 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 4 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 15 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 17 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 15 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 17 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 32 - type: integer 
	Parameter rstb_loop_iter bound to: 8 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [/media/michal/HDD_Linux1/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1088]
Info : Asymmetric Ram write pattern identified
	Parameter BYTE_LEN bound to: 46592 - type: integer 
	Parameter WRITE_WIDTH bound to: 32 - type: integer 
	Parameter READ_WIDTH bound to: 8 - type: integer 
	Parameter BYTE_SIZE bound to: 8 - type: integer 
	Parameter READ_LATENCY bound to: 2 - type: integer 
	Parameter USE_SLEEP bound to: 0 - type: integer 
	Parameter ADDRA_WIDTH bound to: 14 - type: integer 
	Parameter ADDRB_WIDTH bound to: 16 - type: integer 
	Parameter MEMORY_SIZE bound to: 372736 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 14 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter READ_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 16 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: read_first - type: string 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 372736 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 14 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 16 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 8 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 46592 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 8 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 4 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 4 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 14 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 16 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 14 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 16 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 32 - type: integer 
	Parameter rstb_loop_iter bound to: 8 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
Info : Asymmetric Ram write pattern identified
	Parameter BYTE_LEN bound to: 23296 - type: integer 
	Parameter WRITE_WIDTH bound to: 32 - type: integer 
	Parameter READ_WIDTH bound to: 8 - type: integer 
	Parameter BYTE_SIZE bound to: 8 - type: integer 
	Parameter READ_LATENCY bound to: 2 - type: integer 
	Parameter USE_SLEEP bound to: 0 - type: integer 
	Parameter ADDRA_WIDTH bound to: 13 - type: integer 
	Parameter ADDRB_WIDTH bound to: 15 - type: integer 
	Parameter MEMORY_SIZE bound to: 186368 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 13 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter READ_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 15 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: read_first - type: string 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 186368 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 13 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 15 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 8 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 23296 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 8 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 4 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 4 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 13 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 15 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 13 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 15 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 32 - type: integer 
	Parameter rstb_loop_iter bound to: 8 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
Info : Asymmetric Ram write pattern identified
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter LENGTH bound to: 7 - type: integer 
	Parameter AXIS_BIT_WIDTH bound to: 32 - type: integer 
	Parameter DATA_BIT_WIDTH bound to: 8 - type: integer 
	Parameter DATA_COUNT bound to: 7 - type: integer 
	Parameter DATA_PER_PACKAGE bound to: 4 - type: integer 
	Parameter PACKAGES_NUM bound to: 2 - type: integer 
	Parameter PCKG_CNTR_BITS bound to: 1 - type: integer 
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2752.781 ; gain = 321.742 ; free physical = 6320 ; free virtual = 11217
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2752.781 ; gain = 321.742 ; free physical = 6353 ; free virtual = 11249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2752.781 ; gain = 321.742 ; free physical = 6353 ; free virtual = 11249
---------------------------------------------------------------------------------
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'auto' specified for property 'PRIMITIVE_TYPE'. Expecting type 'enum' with possible values of 'SEQUENTIAL,VDD,GROUND'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/MemoWrappers.sv:3]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'auto' specified for property 'PRIMITIVE_TYPE'. Expecting type 'enum' with possible values of 'SEQUENTIAL,VDD,GROUND'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/MemoWrappers.sv:3]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'auto' specified for property 'PRIMITIVE_TYPE'. Expecting type 'enum' with possible values of 'SEQUENTIAL,VDD,GROUND'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/MemoWrappers.sv:3]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'auto' specified for property 'PRIMITIVE_TYPE'. Expecting type 'enum' with possible values of 'SEQUENTIAL,VDD,GROUND'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/MemoWrappers.sv:3]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'block' specified for property 'PRIMITIVE_TYPE'. Expecting type 'enum' with possible values of 'SEQUENTIAL,VDD,GROUND'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/MemoWrappers.sv:3]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'block' specified for property 'PRIMITIVE_TYPE'. Expecting type 'enum' with possible values of 'SEQUENTIAL,VDD,GROUND'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/MemoWrappers.sv:3]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'block' specified for property 'PRIMITIVE_TYPE'. Expecting type 'enum' with possible values of 'SEQUENTIAL,VDD,GROUND'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/MemoWrappers.sv:3]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'block' specified for property 'PRIMITIVE_TYPE'. Expecting type 'enum' with possible values of 'SEQUENTIAL,VDD,GROUND'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/MemoWrappers.sv:3]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'block' specified for property 'PRIMITIVE_TYPE'. Expecting type 'enum' with possible values of 'SEQUENTIAL,VDD,GROUND'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/MemoWrappers.sv:3]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'block' specified for property 'PRIMITIVE_TYPE'. Expecting type 'enum' with possible values of 'SEQUENTIAL,VDD,GROUND'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/MemoWrappers.sv:3]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'block' specified for property 'PRIMITIVE_TYPE'. Expecting type 'enum' with possible values of 'SEQUENTIAL,VDD,GROUND'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/MemoWrappers.sv:3]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'block' specified for property 'PRIMITIVE_TYPE'. Expecting type 'enum' with possible values of 'SEQUENTIAL,VDD,GROUND'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/MemoWrappers.sv:3]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'block' specified for property 'PRIMITIVE_TYPE'. Expecting type 'enum' with possible values of 'SEQUENTIAL,VDD,GROUND'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/MemoWrappers.sv:3]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'block' specified for property 'PRIMITIVE_TYPE'. Expecting type 'enum' with possible values of 'SEQUENTIAL,VDD,GROUND'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/MemoWrappers.sv:3]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'block' specified for property 'PRIMITIVE_TYPE'. Expecting type 'enum' with possible values of 'SEQUENTIAL,VDD,GROUND'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/MemoWrappers.sv:3]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'block' specified for property 'PRIMITIVE_TYPE'. Expecting type 'enum' with possible values of 'SEQUENTIAL,VDD,GROUND'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/MemoWrappers.sv:3]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'block' specified for property 'PRIMITIVE_TYPE'. Expecting type 'enum' with possible values of 'SEQUENTIAL,VDD,GROUND'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/MemoWrappers.sv:3]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'block' specified for property 'PRIMITIVE_TYPE'. Expecting type 'enum' with possible values of 'SEQUENTIAL,VDD,GROUND'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/MemoWrappers.sv:3]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'block' specified for property 'PRIMITIVE_TYPE'. Expecting type 'enum' with possible values of 'SEQUENTIAL,VDD,GROUND'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/MemoWrappers.sv:3]
Resolution: Please check the value of the property and set to a correct value.
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2752.781 ; gain = 0.000 ; free physical = 6201 ; free virtual = 11097
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_2_pw/genblk1[0].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_2_pw/genblk1[0].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_2_pw/genblk1[1].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_2_pw/genblk1[1].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_2_pw/genblk1[2].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_2_pw/genblk1[2].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_2_pw/genblk1[3].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_2_pw/genblk1[3].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_2_pw/genblk1[4].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_2_pw/genblk1[4].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_2_pw/genblk1[5].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_2_pw/genblk1[5].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_2_pw/genblk1[6].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_2_pw/genblk1[6].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_2_pw/genblk1[7].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_2_pw/genblk1[7].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[0].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[0].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[1].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[1].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[2].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[2].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[3].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[3].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[4].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[4].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[5].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[5].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[6].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[6].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[7].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[7].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[8].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[8].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[9].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[9].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[10].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[10].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[11].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[11].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[12].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[12].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[13].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[13].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[14].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[14].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[15].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[15].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[0].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[0].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[1].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[1].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[2].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[2].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[3].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[3].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[4].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[4].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[5].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[5].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[6].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[6].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[7].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[7].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[8].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[8].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[9].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[9].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[10].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[10].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[11].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[11].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[12].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[12].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[13].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[13].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[14].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[14].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[15].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[15].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[0].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[0].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[1].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[1].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[2].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[2].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[3].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[3].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[4].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[4].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[5].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[5].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[6].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[6].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[7].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[7].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[8].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[8].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[9].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[9].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[10].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[10].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[11].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[11].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[12].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[12].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[13].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[13].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[14].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[14].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[15].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[15].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[0].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[0].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[1].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[1].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[2].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[2].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[3].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[3].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[4].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[4].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[5].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[5].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[6].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[6].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[7].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[7].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[8].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[8].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[9].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[9].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[10].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[10].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[11].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[11].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[12].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[12].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[13].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[13].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[14].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[14].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[15].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[15].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[16].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[16].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[17].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[17].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[0].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[0].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[1].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[1].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[2].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[2].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[3].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[3].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[4].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[4].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[5].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[5].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[6].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[6].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[7].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[7].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[8].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[8].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[9].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[9].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[10].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[10].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[11].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[11].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[12].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[12].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[13].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[13].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[14].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[14].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[15].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[15].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[16].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[16].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[17].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[17].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_19_pw/genblk1[0].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_19_pw/genblk1[0].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_19_pw/genblk1[1].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_19_pw/genblk1[1].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_19_pw/genblk1[2].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_19_pw/genblk1[2].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_19_pw/genblk1[3].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_19_pw/genblk1[3].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_19_pw/genblk1[4].pw_unit/accumulator'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC_in_context.xdc] for cell 'ln/layer_19_pw/genblk1[4].pw_unit/accumulator'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_1_dw/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_1_dw/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_2_pw/genblk1[0].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_2_pw/genblk1[0].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_2_pw/genblk1[1].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_2_pw/genblk1[1].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_2_pw/genblk1[2].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_2_pw/genblk1[2].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_2_pw/genblk1[3].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_2_pw/genblk1[3].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_2_pw/genblk1[4].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_2_pw/genblk1[4].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_2_pw/genblk1[5].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_2_pw/genblk1[5].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_2_pw/genblk1[6].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_2_pw/genblk1[6].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_2_pw/genblk1[7].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_2_pw/genblk1[7].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_3_dw/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_3_dw/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_4_dw/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_4_dw/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[0].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[0].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[1].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[1].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[2].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[2].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[3].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[3].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[4].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[4].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[5].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[5].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[6].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[6].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[7].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[7].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[8].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[8].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[9].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[9].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[10].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[10].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[11].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[11].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[12].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[12].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[13].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[13].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[14].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[14].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[15].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_5_pw/genblk1[15].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_6_dw/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_6_dw/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_7_dw/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_7_dw/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[0].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[0].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[1].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[1].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[2].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[2].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[3].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[3].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[4].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[4].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[5].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[5].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[6].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[6].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[7].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[7].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[8].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[8].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[9].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[9].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[10].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[10].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[11].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[11].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[12].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[12].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[13].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[13].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[14].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[14].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[15].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_8_pw/genblk1[15].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_9_dw/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_9_dw/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_10_dw/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_10_dw/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[0].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[0].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[1].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[1].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[2].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[2].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[3].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[3].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[4].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[4].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[5].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[5].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[6].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[6].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[7].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[7].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[8].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[8].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[9].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[9].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[10].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[10].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[11].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[11].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[12].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[12].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[13].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[13].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[14].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[14].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[15].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_11_pw/genblk1[15].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_12_dw/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_12_dw/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_13_dw/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_13_dw/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[0].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[0].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[1].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[1].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[2].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[2].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[3].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[3].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[4].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[4].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[5].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[5].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[6].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[6].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[7].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[7].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[8].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[8].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[9].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[9].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[10].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[10].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[11].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[11].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[12].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[12].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[13].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[13].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[14].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[14].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[15].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[15].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[16].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[16].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[17].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_14_pw/genblk1[17].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_15_dw/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_15_dw/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_16_dw/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_16_dw/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[0].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[0].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[1].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[1].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[2].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[2].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[3].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[3].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[4].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[4].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[5].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[5].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[6].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[6].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[7].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[7].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[8].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[8].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[9].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[9].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[10].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[10].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[11].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[11].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[12].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[12].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[13].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[13].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[14].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[14].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[15].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[15].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[16].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[16].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[17].pw_unit/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_17_pw/genblk1[17].pw_unit/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_18_dw/dsp_bn'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C_in_context.xdc] for cell 'ln/layer_18_dw/dsp_bn'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C_PCOUT/DSP_A_mul_B_add_C_PCOUT/DSP_A_mul_B_add_C_PCOUT_in_context.xdc] for cell 'ln/layer_3_dw/genblk1[0].dsp_first_bias'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C_PCOUT/DSP_A_mul_B_add_C_PCOUT/DSP_A_mul_B_add_C_PCOUT_in_context.xdc] for cell 'ln/layer_3_dw/genblk1[0].dsp_first_bias'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C_PCOUT/DSP_A_mul_B_add_C_PCOUT/DSP_A_mul_B_add_C_PCOUT_in_context.xdc] for cell 'ln/layer_6_dw/genblk1[0].dsp_first_bias'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C_PCOUT/DSP_A_mul_B_add_C_PCOUT/DSP_A_mul_B_add_C_PCOUT_in_context.xdc] for cell 'ln/layer_6_dw/genblk1[0].dsp_first_bias'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C_PCOUT/DSP_A_mul_B_add_C_PCOUT/DSP_A_mul_B_add_C_PCOUT_in_context.xdc] for cell 'ln/layer_9_dw/genblk1[0].dsp_first_bias'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C_PCOUT/DSP_A_mul_B_add_C_PCOUT/DSP_A_mul_B_add_C_PCOUT_in_context.xdc] for cell 'ln/layer_9_dw/genblk1[0].dsp_first_bias'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C_PCOUT/DSP_A_mul_B_add_C_PCOUT/DSP_A_mul_B_add_C_PCOUT_in_context.xdc] for cell 'ln/layer_10_dw/genblk1[0].dsp_first_bias'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C_PCOUT/DSP_A_mul_B_add_C_PCOUT/DSP_A_mul_B_add_C_PCOUT_in_context.xdc] for cell 'ln/layer_10_dw/genblk1[0].dsp_first_bias'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C_PCOUT/DSP_A_mul_B_add_C_PCOUT/DSP_A_mul_B_add_C_PCOUT_in_context.xdc] for cell 'ln/layer_12_dw/genblk1[0].dsp_first_bias'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C_PCOUT/DSP_A_mul_B_add_C_PCOUT/DSP_A_mul_B_add_C_PCOUT_in_context.xdc] for cell 'ln/layer_12_dw/genblk1[0].dsp_first_bias'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C_PCOUT/DSP_A_mul_B_add_C_PCOUT/DSP_A_mul_B_add_C_PCOUT_in_context.xdc] for cell 'ln/layer_13_dw/genblk1[0].dsp_first_bias'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C_PCOUT/DSP_A_mul_B_add_C_PCOUT/DSP_A_mul_B_add_C_PCOUT_in_context.xdc] for cell 'ln/layer_13_dw/genblk1[0].dsp_first_bias'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C_PCOUT/DSP_A_mul_B_add_C_PCOUT/DSP_A_mul_B_add_C_PCOUT_in_context.xdc] for cell 'ln/layer_15_dw/genblk1[0].dsp_first_bias'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C_PCOUT/DSP_A_mul_B_add_C_PCOUT/DSP_A_mul_B_add_C_PCOUT_in_context.xdc] for cell 'ln/layer_15_dw/genblk1[0].dsp_first_bias'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C_PCOUT/DSP_A_mul_B_add_C_PCOUT/DSP_A_mul_B_add_C_PCOUT_in_context.xdc] for cell 'ln/layer_16_dw/genblk1[0].dsp_first_bias'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_C_PCOUT/DSP_A_mul_B_add_C_PCOUT/DSP_A_mul_B_add_C_PCOUT_in_context.xdc] for cell 'ln/layer_16_dw/genblk1[0].dsp_first_bias'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN_in_context.xdc] for cell 'ln/layer_1_dw/genblk1[8].dsp_last'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN_in_context.xdc] for cell 'ln/layer_1_dw/genblk1[8].dsp_last'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN_in_context.xdc] for cell 'ln/layer_3_dw/genblk1[8].dsp_last'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN_in_context.xdc] for cell 'ln/layer_3_dw/genblk1[8].dsp_last'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN_in_context.xdc] for cell 'ln/layer_4_dw/genblk1[8].dsp_last'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN_in_context.xdc] for cell 'ln/layer_4_dw/genblk1[8].dsp_last'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN_in_context.xdc] for cell 'ln/layer_6_dw/genblk1[8].dsp_last'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN_in_context.xdc] for cell 'ln/layer_6_dw/genblk1[8].dsp_last'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN_in_context.xdc] for cell 'ln/layer_7_dw/genblk1[8].dsp_last'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN_in_context.xdc] for cell 'ln/layer_7_dw/genblk1[8].dsp_last'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN_in_context.xdc] for cell 'ln/layer_9_dw/genblk1[8].dsp_last'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN_in_context.xdc] for cell 'ln/layer_9_dw/genblk1[8].dsp_last'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN_in_context.xdc] for cell 'ln/layer_10_dw/genblk1[8].dsp_last'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN_in_context.xdc] for cell 'ln/layer_10_dw/genblk1[8].dsp_last'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN_in_context.xdc] for cell 'ln/layer_12_dw/genblk1[8].dsp_last'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN_in_context.xdc] for cell 'ln/layer_12_dw/genblk1[8].dsp_last'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN_in_context.xdc] for cell 'ln/layer_13_dw/genblk1[8].dsp_last'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN_in_context.xdc] for cell 'ln/layer_13_dw/genblk1[8].dsp_last'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN_in_context.xdc] for cell 'ln/layer_15_dw/genblk1[8].dsp_last'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN_in_context.xdc] for cell 'ln/layer_15_dw/genblk1[8].dsp_last'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN_in_context.xdc] for cell 'ln/layer_16_dw/genblk1[8].dsp_last'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN_in_context.xdc] for cell 'ln/layer_16_dw/genblk1[8].dsp_last'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN_in_context.xdc] for cell 'ln/layer_18_dw/genblk1[8].dsp_last'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN_in_context.xdc] for cell 'ln/layer_18_dw/genblk1[8].dsp_last'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_1_dw/genblk1[1].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_1_dw/genblk1[1].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_1_dw/genblk1[2].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_1_dw/genblk1[2].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_1_dw/genblk1[3].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_1_dw/genblk1[3].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_1_dw/genblk1[4].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_1_dw/genblk1[4].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_1_dw/genblk1[5].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_1_dw/genblk1[5].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_1_dw/genblk1[6].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_1_dw/genblk1[6].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_1_dw/genblk1[7].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_1_dw/genblk1[7].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_3_dw/genblk1[1].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_3_dw/genblk1[1].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_3_dw/genblk1[2].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_3_dw/genblk1[2].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_3_dw/genblk1[3].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_3_dw/genblk1[3].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_3_dw/genblk1[4].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_3_dw/genblk1[4].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_3_dw/genblk1[5].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_3_dw/genblk1[5].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_3_dw/genblk1[6].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_3_dw/genblk1[6].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_3_dw/genblk1[7].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_3_dw/genblk1[7].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_4_dw/genblk1[1].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_4_dw/genblk1[1].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_4_dw/genblk1[2].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_4_dw/genblk1[2].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_4_dw/genblk1[3].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_4_dw/genblk1[3].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_4_dw/genblk1[4].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_4_dw/genblk1[4].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_4_dw/genblk1[5].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_4_dw/genblk1[5].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_4_dw/genblk1[6].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_4_dw/genblk1[6].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_4_dw/genblk1[7].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_4_dw/genblk1[7].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_6_dw/genblk1[1].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_6_dw/genblk1[1].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_6_dw/genblk1[2].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_6_dw/genblk1[2].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_6_dw/genblk1[3].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_6_dw/genblk1[3].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_6_dw/genblk1[4].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_6_dw/genblk1[4].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_6_dw/genblk1[5].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_6_dw/genblk1[5].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_6_dw/genblk1[6].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_6_dw/genblk1[6].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_6_dw/genblk1[7].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_6_dw/genblk1[7].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_7_dw/genblk1[1].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_7_dw/genblk1[1].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_7_dw/genblk1[2].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_7_dw/genblk1[2].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_7_dw/genblk1[3].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_7_dw/genblk1[3].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_7_dw/genblk1[4].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_7_dw/genblk1[4].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_7_dw/genblk1[5].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_7_dw/genblk1[5].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_7_dw/genblk1[6].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_7_dw/genblk1[6].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_7_dw/genblk1[7].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_7_dw/genblk1[7].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_9_dw/genblk1[1].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_9_dw/genblk1[1].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_9_dw/genblk1[2].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_9_dw/genblk1[2].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_9_dw/genblk1[3].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_9_dw/genblk1[3].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_9_dw/genblk1[4].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_9_dw/genblk1[4].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_9_dw/genblk1[5].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_9_dw/genblk1[5].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_9_dw/genblk1[6].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_9_dw/genblk1[6].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_9_dw/genblk1[7].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_9_dw/genblk1[7].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_10_dw/genblk1[1].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_10_dw/genblk1[1].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_10_dw/genblk1[2].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_10_dw/genblk1[2].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_10_dw/genblk1[3].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_10_dw/genblk1[3].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_10_dw/genblk1[4].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_10_dw/genblk1[4].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_10_dw/genblk1[5].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_10_dw/genblk1[5].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_10_dw/genblk1[6].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_10_dw/genblk1[6].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_10_dw/genblk1[7].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_10_dw/genblk1[7].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_12_dw/genblk1[1].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_12_dw/genblk1[1].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_12_dw/genblk1[2].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_12_dw/genblk1[2].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_12_dw/genblk1[3].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_12_dw/genblk1[3].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_12_dw/genblk1[4].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_12_dw/genblk1[4].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_12_dw/genblk1[5].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_12_dw/genblk1[5].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_12_dw/genblk1[6].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_12_dw/genblk1[6].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_12_dw/genblk1[7].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_12_dw/genblk1[7].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_13_dw/genblk1[1].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_13_dw/genblk1[1].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_13_dw/genblk1[2].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_13_dw/genblk1[2].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_13_dw/genblk1[3].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_13_dw/genblk1[3].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_13_dw/genblk1[4].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_13_dw/genblk1[4].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_13_dw/genblk1[5].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_13_dw/genblk1[5].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_13_dw/genblk1[6].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_13_dw/genblk1[6].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_13_dw/genblk1[7].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_13_dw/genblk1[7].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_15_dw/genblk1[1].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_15_dw/genblk1[1].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_15_dw/genblk1[2].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_15_dw/genblk1[2].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_15_dw/genblk1[3].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_15_dw/genblk1[3].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_15_dw/genblk1[4].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_15_dw/genblk1[4].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_15_dw/genblk1[5].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_15_dw/genblk1[5].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_15_dw/genblk1[6].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_15_dw/genblk1[6].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_15_dw/genblk1[7].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_15_dw/genblk1[7].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_16_dw/genblk1[1].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_16_dw/genblk1[1].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_16_dw/genblk1[2].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_16_dw/genblk1[2].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_16_dw/genblk1[3].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_16_dw/genblk1[3].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_16_dw/genblk1[4].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_16_dw/genblk1[4].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_16_dw/genblk1[5].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_16_dw/genblk1[5].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_16_dw/genblk1[6].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_16_dw/genblk1[6].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_16_dw/genblk1[7].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_16_dw/genblk1[7].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_18_dw/genblk1[1].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_18_dw/genblk1[1].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_18_dw/genblk1[2].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_18_dw/genblk1[2].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_18_dw/genblk1[3].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_18_dw/genblk1[3].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_18_dw/genblk1[4].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_18_dw/genblk1[4].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_18_dw/genblk1[5].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_18_dw/genblk1[5].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_18_dw/genblk1[6].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_18_dw/genblk1[6].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_18_dw/genblk1[7].dsp_intermediate'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT_in_context.xdc] for cell 'ln/layer_18_dw/genblk1[7].dsp_intermediate'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_PCOUT/DSP_A_mul_B_PCOUT/DSP_A_mul_B_PCOUT_in_context.xdc] for cell 'ln/layer_1_dw/genblk1[0].dsp_first_no_bias'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_PCOUT/DSP_A_mul_B_PCOUT/DSP_A_mul_B_PCOUT_in_context.xdc] for cell 'ln/layer_1_dw/genblk1[0].dsp_first_no_bias'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_PCOUT/DSP_A_mul_B_PCOUT/DSP_A_mul_B_PCOUT_in_context.xdc] for cell 'ln/layer_4_dw/genblk1[0].dsp_first_no_bias'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_PCOUT/DSP_A_mul_B_PCOUT/DSP_A_mul_B_PCOUT_in_context.xdc] for cell 'ln/layer_4_dw/genblk1[0].dsp_first_no_bias'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_PCOUT/DSP_A_mul_B_PCOUT/DSP_A_mul_B_PCOUT_in_context.xdc] for cell 'ln/layer_7_dw/genblk1[0].dsp_first_no_bias'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_PCOUT/DSP_A_mul_B_PCOUT/DSP_A_mul_B_PCOUT_in_context.xdc] for cell 'ln/layer_7_dw/genblk1[0].dsp_first_no_bias'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_PCOUT/DSP_A_mul_B_PCOUT/DSP_A_mul_B_PCOUT_in_context.xdc] for cell 'ln/layer_18_dw/genblk1[0].dsp_first_no_bias'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_A_mul_B_PCOUT/DSP_A_mul_B_PCOUT/DSP_A_mul_B_PCOUT_in_context.xdc] for cell 'ln/layer_18_dw/genblk1[0].dsp_first_no_bias'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_STREAMER/DSP_STREAMER/DSP_STREAMER_in_context.xdc] for cell 'ln/layer_2_pw/data_point_streamer/address_computer'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_STREAMER/DSP_STREAMER/DSP_STREAMER_in_context.xdc] for cell 'ln/layer_2_pw/data_point_streamer/address_computer'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_STREAMER/DSP_STREAMER/DSP_STREAMER_in_context.xdc] for cell 'ln/layer_5_pw/data_point_streamer/address_computer'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_STREAMER/DSP_STREAMER/DSP_STREAMER_in_context.xdc] for cell 'ln/layer_5_pw/data_point_streamer/address_computer'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_STREAMER/DSP_STREAMER/DSP_STREAMER_in_context.xdc] for cell 'ln/layer_8_pw/data_point_streamer/address_computer'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_STREAMER/DSP_STREAMER/DSP_STREAMER_in_context.xdc] for cell 'ln/layer_8_pw/data_point_streamer/address_computer'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_STREAMER/DSP_STREAMER/DSP_STREAMER_in_context.xdc] for cell 'ln/layer_11_pw/data_point_streamer/address_computer'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_STREAMER/DSP_STREAMER/DSP_STREAMER_in_context.xdc] for cell 'ln/layer_11_pw/data_point_streamer/address_computer'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_STREAMER/DSP_STREAMER/DSP_STREAMER_in_context.xdc] for cell 'ln/layer_14_pw/data_point_streamer/address_computer'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_STREAMER/DSP_STREAMER/DSP_STREAMER_in_context.xdc] for cell 'ln/layer_14_pw/data_point_streamer/address_computer'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_STREAMER/DSP_STREAMER/DSP_STREAMER_in_context.xdc] for cell 'ln/layer_17_pw/data_point_streamer/address_computer'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_STREAMER/DSP_STREAMER/DSP_STREAMER_in_context.xdc] for cell 'ln/layer_17_pw/data_point_streamer/address_computer'
Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_STREAMER/DSP_STREAMER/DSP_STREAMER_in_context.xdc] for cell 'ln/layer_19_pw/data_point_streamer/address_computer'
Finished Parsing XDC File [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/DSP_STREAMER/DSP_STREAMER/DSP_STREAMER_in_context.xdc] for cell 'ln/layer_19_pw/data_point_streamer/address_computer'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/media/michal/HDD_Linux1/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/media/michal/HDD_Linux1/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/media/michal/HDD_Linux1/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/media/michal/HDD_Linux1/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/media/michal/HDD_Linux1/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/media/michal/HDD_Linux1/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/media/michal/HDD_Linux1/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/media/michal/HDD_Linux1/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/media/michal/HDD_Linux1/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/media/michal/HDD_Linux1/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/media/michal/HDD_Linux1/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/michal/HDD_Linux1/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/LittleNetAccAxi_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/LittleNetAccAxi_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1715] 1 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3041.281 ; gain = 0.000 ; free physical = 6022 ; free virtual = 10919
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3041.281 ; gain = 0.000 ; free physical = 6021 ; free virtual = 10919
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 3041.281 ; gain = 610.242 ; free physical = 6302 ; free virtual = 11200
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 3041.281 ; gain = 610.242 ; free physical = 6302 ; free virtual = 11200
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_2_pw/\genblk1[0].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_2_pw/\genblk1[1].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_2_pw/\genblk1[2].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_2_pw/\genblk1[3].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_2_pw/\genblk1[4].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_2_pw/\genblk1[5].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_2_pw/\genblk1[6].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_2_pw/\genblk1[7].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_5_pw/\genblk1[0].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_5_pw/\genblk1[1].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_5_pw/\genblk1[2].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_5_pw/\genblk1[3].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_5_pw/\genblk1[4].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_5_pw/\genblk1[5].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_5_pw/\genblk1[6].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_5_pw/\genblk1[7].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_5_pw/\genblk1[8].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_5_pw/\genblk1[9].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_5_pw/\genblk1[10].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_5_pw/\genblk1[11].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_5_pw/\genblk1[12].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_5_pw/\genblk1[13].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_5_pw/\genblk1[14].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_5_pw/\genblk1[15].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_8_pw/\genblk1[0].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_8_pw/\genblk1[1].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_8_pw/\genblk1[2].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_8_pw/\genblk1[3].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_8_pw/\genblk1[4].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_8_pw/\genblk1[5].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_8_pw/\genblk1[6].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_8_pw/\genblk1[7].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_8_pw/\genblk1[8].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_8_pw/\genblk1[9].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_8_pw/\genblk1[10].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_8_pw/\genblk1[11].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_8_pw/\genblk1[12].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_8_pw/\genblk1[13].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_8_pw/\genblk1[14].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_8_pw/\genblk1[15].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_11_pw/\genblk1[0].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_11_pw/\genblk1[1].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_11_pw/\genblk1[2].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_11_pw/\genblk1[3].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_11_pw/\genblk1[4].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_11_pw/\genblk1[5].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_11_pw/\genblk1[6].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_11_pw/\genblk1[7].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_11_pw/\genblk1[8].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_11_pw/\genblk1[9].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_11_pw/\genblk1[10].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_11_pw/\genblk1[11].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_11_pw/\genblk1[12].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_11_pw/\genblk1[13].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_11_pw/\genblk1[14].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_11_pw/\genblk1[15].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_14_pw/\genblk1[0].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_14_pw/\genblk1[1].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_14_pw/\genblk1[2].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_14_pw/\genblk1[3].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_14_pw/\genblk1[4].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_14_pw/\genblk1[5].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_14_pw/\genblk1[6].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_14_pw/\genblk1[7].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_14_pw/\genblk1[8].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_14_pw/\genblk1[9].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_14_pw/\genblk1[10].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_14_pw/\genblk1[11].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_14_pw/\genblk1[12].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_14_pw/\genblk1[13].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_14_pw/\genblk1[14].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_14_pw/\genblk1[15].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_14_pw/\genblk1[16].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_14_pw/\genblk1[17].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_17_pw/\genblk1[0].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_17_pw/\genblk1[1].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_17_pw/\genblk1[2].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_17_pw/\genblk1[3].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_17_pw/\genblk1[4].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_17_pw/\genblk1[5].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_17_pw/\genblk1[6].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_17_pw/\genblk1[7].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_17_pw/\genblk1[8].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_17_pw/\genblk1[9].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_17_pw/\genblk1[10].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_17_pw/\genblk1[11].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_17_pw/\genblk1[12].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_17_pw/\genblk1[13].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_17_pw/\genblk1[14].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_17_pw/\genblk1[15].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_17_pw/\genblk1[16].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_17_pw/\genblk1[17].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_19_pw/\genblk1[0].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_19_pw/\genblk1[1].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_19_pw/\genblk1[2].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_19_pw/\genblk1[3].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_19_pw/\genblk1[4].pw_unit /accumulator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_1_dw/dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_2_pw/\genblk1[0].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_2_pw/\genblk1[1].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_2_pw/\genblk1[2].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_2_pw/\genblk1[3].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_2_pw/\genblk1[4].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_2_pw/\genblk1[5].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_2_pw/\genblk1[6].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_2_pw/\genblk1[7].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_3_dw/dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_4_dw/dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_5_pw/\genblk1[0].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_5_pw/\genblk1[1].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_5_pw/\genblk1[2].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_5_pw/\genblk1[3].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_5_pw/\genblk1[4].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_5_pw/\genblk1[5].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_5_pw/\genblk1[6].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_5_pw/\genblk1[7].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_5_pw/\genblk1[8].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_5_pw/\genblk1[9].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_5_pw/\genblk1[10].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_5_pw/\genblk1[11].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_5_pw/\genblk1[12].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_5_pw/\genblk1[13].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_5_pw/\genblk1[14].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_5_pw/\genblk1[15].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_6_dw/dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_7_dw/dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_8_pw/\genblk1[0].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_8_pw/\genblk1[1].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_8_pw/\genblk1[2].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_8_pw/\genblk1[3].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_8_pw/\genblk1[4].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_8_pw/\genblk1[5].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_8_pw/\genblk1[6].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_8_pw/\genblk1[7].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_8_pw/\genblk1[8].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_8_pw/\genblk1[9].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_8_pw/\genblk1[10].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_8_pw/\genblk1[11].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_8_pw/\genblk1[12].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_8_pw/\genblk1[13].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_8_pw/\genblk1[14].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_8_pw/\genblk1[15].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_9_dw/dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_10_dw/dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_11_pw/\genblk1[0].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_11_pw/\genblk1[1].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_11_pw/\genblk1[2].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_11_pw/\genblk1[3].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_11_pw/\genblk1[4].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_11_pw/\genblk1[5].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_11_pw/\genblk1[6].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_11_pw/\genblk1[7].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_11_pw/\genblk1[8].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_11_pw/\genblk1[9].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_11_pw/\genblk1[10].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_11_pw/\genblk1[11].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_11_pw/\genblk1[12].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_11_pw/\genblk1[13].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_11_pw/\genblk1[14].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_11_pw/\genblk1[15].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_12_dw/dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_13_dw/dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_14_pw/\genblk1[0].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_14_pw/\genblk1[1].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_14_pw/\genblk1[2].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_14_pw/\genblk1[3].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_14_pw/\genblk1[4].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_14_pw/\genblk1[5].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_14_pw/\genblk1[6].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_14_pw/\genblk1[7].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_14_pw/\genblk1[8].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_14_pw/\genblk1[9].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_14_pw/\genblk1[10].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_14_pw/\genblk1[11].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_14_pw/\genblk1[12].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_14_pw/\genblk1[13].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_14_pw/\genblk1[14].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_14_pw/\genblk1[15].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_14_pw/\genblk1[16].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_14_pw/\genblk1[17].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_15_dw/dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_16_dw/dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_17_pw/\genblk1[0].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_17_pw/\genblk1[1].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_17_pw/\genblk1[2].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_17_pw/\genblk1[3].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_17_pw/\genblk1[4].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_17_pw/\genblk1[5].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_17_pw/\genblk1[6].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_17_pw/\genblk1[7].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_17_pw/\genblk1[8].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_17_pw/\genblk1[9].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_17_pw/\genblk1[10].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_17_pw/\genblk1[11].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_17_pw/\genblk1[12].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_17_pw/\genblk1[13].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_17_pw/\genblk1[14].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_17_pw/\genblk1[15].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_17_pw/\genblk1[16].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_17_pw/\genblk1[17].pw_unit /dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_18_dw/dsp_bn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_3_dw/\genblk1[0].dsp_first_bias . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_6_dw/\genblk1[0].dsp_first_bias . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_9_dw/\genblk1[0].dsp_first_bias . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_10_dw/\genblk1[0].dsp_first_bias . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_12_dw/\genblk1[0].dsp_first_bias . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_13_dw/\genblk1[0].dsp_first_bias . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_15_dw/\genblk1[0].dsp_first_bias . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_16_dw/\genblk1[0].dsp_first_bias . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_1_dw/\genblk1[8].dsp_last . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_3_dw/\genblk1[8].dsp_last . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_4_dw/\genblk1[8].dsp_last . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_6_dw/\genblk1[8].dsp_last . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_7_dw/\genblk1[8].dsp_last . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_9_dw/\genblk1[8].dsp_last . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_10_dw/\genblk1[8].dsp_last . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_12_dw/\genblk1[8].dsp_last . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_13_dw/\genblk1[8].dsp_last . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_15_dw/\genblk1[8].dsp_last . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_16_dw/\genblk1[8].dsp_last . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_18_dw/\genblk1[8].dsp_last . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_1_dw/\genblk1[1].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_3_dw/\genblk1[1].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_4_dw/\genblk1[1].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_6_dw/\genblk1[1].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_7_dw/\genblk1[1].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_9_dw/\genblk1[1].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_10_dw/\genblk1[1].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_12_dw/\genblk1[1].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_13_dw/\genblk1[1].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_15_dw/\genblk1[1].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_16_dw/\genblk1[1].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_18_dw/\genblk1[1].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_1_dw/\genblk1[2].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_3_dw/\genblk1[2].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_4_dw/\genblk1[2].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_6_dw/\genblk1[2].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_7_dw/\genblk1[2].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_9_dw/\genblk1[2].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_10_dw/\genblk1[2].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_12_dw/\genblk1[2].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_13_dw/\genblk1[2].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_15_dw/\genblk1[2].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_16_dw/\genblk1[2].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_18_dw/\genblk1[2].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_1_dw/\genblk1[3].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_3_dw/\genblk1[3].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_4_dw/\genblk1[3].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_6_dw/\genblk1[3].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_7_dw/\genblk1[3].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_9_dw/\genblk1[3].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_10_dw/\genblk1[3].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_12_dw/\genblk1[3].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_13_dw/\genblk1[3].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_15_dw/\genblk1[3].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_16_dw/\genblk1[3].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_18_dw/\genblk1[3].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_1_dw/\genblk1[4].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_3_dw/\genblk1[4].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_4_dw/\genblk1[4].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_6_dw/\genblk1[4].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_7_dw/\genblk1[4].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_9_dw/\genblk1[4].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_10_dw/\genblk1[4].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_12_dw/\genblk1[4].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_13_dw/\genblk1[4].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_15_dw/\genblk1[4].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_16_dw/\genblk1[4].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_18_dw/\genblk1[4].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_1_dw/\genblk1[5].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_3_dw/\genblk1[5].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_4_dw/\genblk1[5].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_6_dw/\genblk1[5].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_7_dw/\genblk1[5].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_9_dw/\genblk1[5].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_10_dw/\genblk1[5].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_12_dw/\genblk1[5].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_13_dw/\genblk1[5].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_15_dw/\genblk1[5].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_16_dw/\genblk1[5].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_18_dw/\genblk1[5].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_1_dw/\genblk1[6].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_3_dw/\genblk1[6].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_4_dw/\genblk1[6].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_6_dw/\genblk1[6].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_7_dw/\genblk1[6].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_9_dw/\genblk1[6].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_10_dw/\genblk1[6].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_12_dw/\genblk1[6].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_13_dw/\genblk1[6].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_15_dw/\genblk1[6].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_16_dw/\genblk1[6].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_18_dw/\genblk1[6].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_1_dw/\genblk1[7].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_3_dw/\genblk1[7].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_4_dw/\genblk1[7].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_6_dw/\genblk1[7].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_7_dw/\genblk1[7].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_9_dw/\genblk1[7].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_10_dw/\genblk1[7].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_12_dw/\genblk1[7].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_13_dw/\genblk1[7].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_15_dw/\genblk1[7].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_16_dw/\genblk1[7].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_18_dw/\genblk1[7].dsp_intermediate . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_1_dw/\genblk1[0].dsp_first_no_bias . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_4_dw/\genblk1[0].dsp_first_no_bias . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_7_dw/\genblk1[0].dsp_first_no_bias . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_18_dw/\genblk1[0].dsp_first_no_bias . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_2_pw/data_point_streamer/address_computer. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_5_pw/data_point_streamer/address_computer. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_8_pw/data_point_streamer/address_computer. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_11_pw/data_point_streamer/address_computer. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_14_pw/data_point_streamer/address_computer. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_17_pw/data_point_streamer/address_computer. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/layer_19_pw/data_point_streamer/address_computer. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/in_ram/xpm_memory_sdpram_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/ram_1_0/xpm_memory_sdpram_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/ram_1_1/xpm_memory_sdpram_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/ram_2_0/xpm_memory_sdpram_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/ram_2_1/xpm_memory_sdpram_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/ram_3_1/xpm_memory_sdpram_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/ram_4_1/xpm_memory_sdpram_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/ram_3_0/xpm_memory_sdpram_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/ram_4_0/xpm_memory_sdpram_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/ram_5_0/xpm_memory_sdpram_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ln/ram_5_1/xpm_memory_sdpram_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 3041.281 ; gain = 610.242 ; free physical = 6264 ; free virtual = 11162
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LittleNetAcc'
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "xpm_memory_base__parameterized18:/gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "xpm_memory_base__parameterized18:/gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 2 because memory depth for RAM "xpm_memory_base__parameterized18:/gen_wr_a.gen_word_wide.mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "xpm_memory_base__parameterized18:/gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "xpm_memory_base__parameterized19:/gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "xpm_memory_base__parameterized19:/gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "xpm_memory_base__parameterized19:/gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "xpm_memory_base__parameterized19:/gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 3 because memory depth for RAM "xpm_memory_base__parameterized19:/gen_wr_a.gen_word_wide.mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 8 for RAM "xpm_memory_base__parameterized19:/gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "xpm_memory_base__parameterized20:/gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "xpm_memory_base__parameterized20:/gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 7 because memory depth for RAM "xpm_memory_base__parameterized20:/gen_wr_a.gen_word_wide.mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 7 and width 8 for RAM "xpm_memory_base__parameterized20:/gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "xpm_memory_base__parameterized21:/gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 4 because memory depth for RAM "xpm_memory_base__parameterized21:/gen_wr_a.gen_word_wide.mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "xpm_memory_base__parameterized21:/gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "xpm_memory_base__parameterized22:/gen_wr_a.gen_word_wide.mem_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 8 for RAM "xpm_memory_base__parameterized22:/gen_wr_a.gen_word_wide.mem_reg"
INFO: [Synth 8-6159] Found Keep on FSM register 'state_reg' in module 'LittleNetAcc', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                iSTATE12 |                             1101 |                             1101
                  iSTATE |                             0000 |                             0000
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0011 |                             0011
                 iSTATE3 |                             0100 |                             0100
                 iSTATE4 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE6 |                             0111 |                             0111
                 iSTATE7 |                             1000 |                             1000
                 iSTATE8 |                             1001 |                             1001
                 iSTATE9 |                             1010 |                             1010
                iSTATE10 |                             1011 |                             1011
                iSTATE11 |                             1100 |                             1100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 3041.281 ; gain = 610.242 ; free physical = 6251 ; free virtual = 11158
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 5     
	   2 Input   15 Bit       Adders := 13    
	   2 Input   14 Bit       Adders := 30    
	   2 Input   13 Bit       Adders := 61    
	   2 Input   12 Bit       Adders := 21    
	   2 Input   11 Bit       Adders := 6     
	   2 Input   10 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 8     
	   2 Input    8 Bit       Adders := 10    
	   2 Input    7 Bit       Adders := 19    
	   2 Input    6 Bit       Adders := 11    
	   2 Input    5 Bit       Adders := 11    
	   2 Input    4 Bit       Adders := 31    
	   2 Input    3 Bit       Adders := 7     
	   2 Input    2 Bit       Adders := 118   
	   2 Input    1 Bit       Adders := 7     
+---Registers : 
	              144 Bit    Registers := 10    
	              128 Bit    Registers := 107   
	              116 Bit    Registers := 1     
	              112 Bit    Registers := 1     
	              108 Bit    Registers := 1     
	               96 Bit    Registers := 1     
	               90 Bit    Registers := 1     
	               64 Bit    Registers := 111   
	               40 Bit    Registers := 3     
	               32 Bit    Registers := 860   
	               25 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1581  
	               15 Bit    Registers := 16    
	               14 Bit    Registers := 36    
	               13 Bit    Registers := 69    
	               12 Bit    Registers := 24    
	               11 Bit    Registers := 28    
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 10    
	                8 Bit    Registers := 852   
	                7 Bit    Registers := 19    
	                6 Bit    Registers := 12    
	                5 Bit    Registers := 11    
	                4 Bit    Registers := 32    
	                3 Bit    Registers := 49    
	                2 Bit    Registers := 118   
	                1 Bit    Registers := 3082  
+---RAMs : 
	            1092K Bit	(139776 X 8 bit)          RAMs := 1     
	             728K Bit	(93184 X 8 bit)          RAMs := 2     
	             546K Bit	(69888 X 8 bit)          RAMs := 1     
	             364K Bit	(46592 X 8 bit)          RAMs := 3     
	             182K Bit	(23296 X 8 bit)          RAMs := 4     
+---ROMs : 
	                    ROMs := 18    
+---Muxes : 
	  10 Input   64 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 34    
	   2 Input   17 Bit        Muxes := 1     
	   3 Input   15 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 10    
	   2 Input   14 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 7     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 7     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 10    
	   2 Input    8 Bit        Muxes := 560   
	   2 Input    7 Bit        Muxes := 20    
	   2 Input    6 Bit        Muxes := 10    
	   2 Input    5 Bit        Muxes := 8     
	  15 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 24    
	  15 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 5     
	   2 Input    2 Bit        Muxes := 111   
	   2 Input    1 Bit        Muxes := 484   
	   3 Input    1 Bit        Muxes := 1     
	  15 Input    1 Bit        Muxes := 12    
	  16 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'genblk1[7].pw_unit/delay_of_validity/genblk1[0].r/local_memory_reg[0]' (FDRE) to 'genblk1[8].pw_unit/delay_of_validity/genblk1[0].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].pw_unit/delay_of_validity/genblk1[0].r/local_memory_reg[0]' (FDRE) to 'genblk1[9].pw_unit/delay_of_validity/genblk1[0].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[9].pw_unit/delay_of_validity/genblk1[0].r/local_memory_reg[0]' (FDRE) to 'genblk1[15].pw_unit/delay_of_validity/genblk1[0].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[15].pw_unit/delay_of_validity/genblk1[0].r/local_memory_reg[0]' (FDRE) to 'genblk1[14].pw_unit/delay_of_validity/genblk1[0].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[14].pw_unit/delay_of_validity/genblk1[0].r/local_memory_reg[0]' (FDRE) to 'genblk1[13].pw_unit/delay_of_validity/genblk1[0].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[13].pw_unit/delay_of_validity/genblk1[0].r/local_memory_reg[0]' (FDRE) to 'genblk1[12].pw_unit/delay_of_validity/genblk1[0].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[12].pw_unit/delay_of_validity/genblk1[0].r/local_memory_reg[0]' (FDRE) to 'genblk1[11].pw_unit/delay_of_validity/genblk1[0].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[11].pw_unit/delay_of_validity/genblk1[0].r/local_memory_reg[0]' (FDRE) to 'genblk1[10].pw_unit/delay_of_validity/genblk1[0].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[10].pw_unit/delay_of_validity/genblk1[0].r/local_memory_reg[0]' (FDRE) to 'genblk1[6].pw_unit/delay_of_validity/genblk1[0].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[6].pw_unit/delay_of_validity/genblk1[0].r/local_memory_reg[0]' (FDRE) to 'genblk1[5].pw_unit/delay_of_validity/genblk1[0].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[5].pw_unit/delay_of_validity/genblk1[0].r/local_memory_reg[0]' (FDRE) to 'genblk1[4].pw_unit/delay_of_validity/genblk1[0].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[4].pw_unit/delay_of_validity/genblk1[0].r/local_memory_reg[0]' (FDRE) to 'genblk1[3].pw_unit/delay_of_validity/genblk1[0].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[3].pw_unit/delay_of_validity/genblk1[0].r/local_memory_reg[0]' (FDRE) to 'genblk1[2].pw_unit/delay_of_validity/genblk1[0].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].pw_unit/delay_of_validity/genblk1[0].r/local_memory_reg[0]' (FDRE) to 'genblk1[1].pw_unit/delay_of_validity/genblk1[0].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[1].pw_unit/delay_of_validity/genblk1[0].r/local_memory_reg[0]' (FDRE) to 'genblk1[0].pw_unit/delay_of_validity/genblk1[0].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[7].pw_unit/delay_of_validity/genblk1[1].r/local_memory_reg[0]' (FDRE) to 'genblk1[1].pw_unit/delay_of_validity/genblk1[1].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].pw_unit/delay_of_validity/genblk1[1].r/local_memory_reg[0]' (FDRE) to 'genblk1[1].pw_unit/delay_of_validity/genblk1[1].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[9].pw_unit/delay_of_validity/genblk1[1].r/local_memory_reg[0]' (FDRE) to 'genblk1[1].pw_unit/delay_of_validity/genblk1[1].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[15].pw_unit/delay_of_validity/genblk1[1].r/local_memory_reg[0]' (FDRE) to 'genblk1[1].pw_unit/delay_of_validity/genblk1[1].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[14].pw_unit/delay_of_validity/genblk1[1].r/local_memory_reg[0]' (FDRE) to 'genblk1[1].pw_unit/delay_of_validity/genblk1[1].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[13].pw_unit/delay_of_validity/genblk1[1].r/local_memory_reg[0]' (FDRE) to 'genblk1[1].pw_unit/delay_of_validity/genblk1[1].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[12].pw_unit/delay_of_validity/genblk1[1].r/local_memory_reg[0]' (FDRE) to 'genblk1[1].pw_unit/delay_of_validity/genblk1[1].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[11].pw_unit/delay_of_validity/genblk1[1].r/local_memory_reg[0]' (FDRE) to 'genblk1[1].pw_unit/delay_of_validity/genblk1[1].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[10].pw_unit/delay_of_validity/genblk1[1].r/local_memory_reg[0]' (FDRE) to 'genblk1[1].pw_unit/delay_of_validity/genblk1[1].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[6].pw_unit/delay_of_validity/genblk1[1].r/local_memory_reg[0]' (FDRE) to 'genblk1[1].pw_unit/delay_of_validity/genblk1[1].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[5].pw_unit/delay_of_validity/genblk1[1].r/local_memory_reg[0]' (FDRE) to 'genblk1[1].pw_unit/delay_of_validity/genblk1[1].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[4].pw_unit/delay_of_validity/genblk1[1].r/local_memory_reg[0]' (FDRE) to 'genblk1[1].pw_unit/delay_of_validity/genblk1[1].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[3].pw_unit/delay_of_validity/genblk1[1].r/local_memory_reg[0]' (FDRE) to 'genblk1[1].pw_unit/delay_of_validity/genblk1[1].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].pw_unit/delay_of_validity/genblk1[1].r/local_memory_reg[0]' (FDRE) to 'genblk1[1].pw_unit/delay_of_validity/genblk1[1].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[1].pw_unit/delay_of_validity/genblk1[1].r/local_memory_reg[0]' (FDRE) to 'genblk1[0].pw_unit/delay_of_validity/genblk1[1].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[7].pw_unit/delay_of_validity/genblk1[2].r/local_memory_reg[0]' (FDRE) to 'genblk1[1].pw_unit/delay_of_validity/genblk1[2].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].pw_unit/delay_of_validity/genblk1[2].r/local_memory_reg[0]' (FDRE) to 'genblk1[1].pw_unit/delay_of_validity/genblk1[2].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[9].pw_unit/delay_of_validity/genblk1[2].r/local_memory_reg[0]' (FDRE) to 'genblk1[1].pw_unit/delay_of_validity/genblk1[2].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[15].pw_unit/delay_of_validity/genblk1[2].r/local_memory_reg[0]' (FDRE) to 'genblk1[1].pw_unit/delay_of_validity/genblk1[2].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[14].pw_unit/delay_of_validity/genblk1[2].r/local_memory_reg[0]' (FDRE) to 'genblk1[1].pw_unit/delay_of_validity/genblk1[2].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[13].pw_unit/delay_of_validity/genblk1[2].r/local_memory_reg[0]' (FDRE) to 'genblk1[1].pw_unit/delay_of_validity/genblk1[2].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[12].pw_unit/delay_of_validity/genblk1[2].r/local_memory_reg[0]' (FDRE) to 'genblk1[1].pw_unit/delay_of_validity/genblk1[2].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[11].pw_unit/delay_of_validity/genblk1[2].r/local_memory_reg[0]' (FDRE) to 'genblk1[1].pw_unit/delay_of_validity/genblk1[2].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[10].pw_unit/delay_of_validity/genblk1[2].r/local_memory_reg[0]' (FDRE) to 'genblk1[1].pw_unit/delay_of_validity/genblk1[2].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[6].pw_unit/delay_of_validity/genblk1[2].r/local_memory_reg[0]' (FDRE) to 'genblk1[1].pw_unit/delay_of_validity/genblk1[2].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[5].pw_unit/delay_of_validity/genblk1[2].r/local_memory_reg[0]' (FDRE) to 'genblk1[1].pw_unit/delay_of_validity/genblk1[2].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[4].pw_unit/delay_of_validity/genblk1[2].r/local_memory_reg[0]' (FDRE) to 'genblk1[1].pw_unit/delay_of_validity/genblk1[2].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[3].pw_unit/delay_of_validity/genblk1[2].r/local_memory_reg[0]' (FDRE) to 'genblk1[1].pw_unit/delay_of_validity/genblk1[2].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].pw_unit/delay_of_validity/genblk1[2].r/local_memory_reg[0]' (FDRE) to 'genblk1[1].pw_unit/delay_of_validity/genblk1[2].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[1].pw_unit/delay_of_validity/genblk1[2].r/local_memory_reg[0]' (FDRE) to 'genblk1[0].pw_unit/delay_of_validity/genblk1[2].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[7].pw_unit/delay_of_validity/genblk1[3].r/local_memory_reg[0]' (FDRE) to 'genblk1[1].pw_unit/delay_of_validity/genblk1[3].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].pw_unit/delay_of_validity/genblk1[3].r/local_memory_reg[0]' (FDRE) to 'genblk1[1].pw_unit/delay_of_validity/genblk1[3].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[9].pw_unit/delay_of_validity/genblk1[3].r/local_memory_reg[0]' (FDRE) to 'genblk1[1].pw_unit/delay_of_validity/genblk1[3].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[15].pw_unit/delay_of_validity/genblk1[3].r/local_memory_reg[0]' (FDRE) to 'genblk1[1].pw_unit/delay_of_validity/genblk1[3].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[14].pw_unit/delay_of_validity/genblk1[3].r/local_memory_reg[0]' (FDRE) to 'genblk1[1].pw_unit/delay_of_validity/genblk1[3].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[13].pw_unit/delay_of_validity/genblk1[3].r/local_memory_reg[0]' (FDRE) to 'genblk1[1].pw_unit/delay_of_validity/genblk1[3].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[12].pw_unit/delay_of_validity/genblk1[3].r/local_memory_reg[0]' (FDRE) to 'genblk1[1].pw_unit/delay_of_validity/genblk1[3].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[11].pw_unit/delay_of_validity/genblk1[3].r/local_memory_reg[0]' (FDRE) to 'genblk1[1].pw_unit/delay_of_validity/genblk1[3].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[10].pw_unit/delay_of_validity/genblk1[3].r/local_memory_reg[0]' (FDRE) to 'genblk1[1].pw_unit/delay_of_validity/genblk1[3].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[6].pw_unit/delay_of_validity/genblk1[3].r/local_memory_reg[0]' (FDRE) to 'genblk1[1].pw_unit/delay_of_validity/genblk1[3].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[5].pw_unit/delay_of_validity/genblk1[3].r/local_memory_reg[0]' (FDRE) to 'genblk1[1].pw_unit/delay_of_validity/genblk1[3].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[4].pw_unit/delay_of_validity/genblk1[3].r/local_memory_reg[0]' (FDRE) to 'genblk1[1].pw_unit/delay_of_validity/genblk1[3].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[3].pw_unit/delay_of_validity/genblk1[3].r/local_memory_reg[0]' (FDRE) to 'genblk1[1].pw_unit/delay_of_validity/genblk1[3].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].pw_unit/delay_of_validity/genblk1[3].r/local_memory_reg[0]' (FDRE) to 'genblk1[1].pw_unit/delay_of_validity/genblk1[3].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[1].pw_unit/delay_of_validity/genblk1[3].r/local_memory_reg[0]' (FDRE) to 'genblk1[0].pw_unit/delay_of_validity/genblk1[3].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[7].pw_unit/delay_of_validity/genblk1[4].r/local_memory_reg[0]' (FDRE) to 'genblk1[1].pw_unit/delay_of_validity/genblk1[4].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].pw_unit/delay_of_validity/genblk1[4].r/local_memory_reg[0]' (FDRE) to 'genblk1[1].pw_unit/delay_of_validity/genblk1[4].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[9].pw_unit/delay_of_validity/genblk1[4].r/local_memory_reg[0]' (FDRE) to 'genblk1[1].pw_unit/delay_of_validity/genblk1[4].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[15].pw_unit/delay_of_validity/genblk1[4].r/local_memory_reg[0]' (FDRE) to 'genblk1[1].pw_unit/delay_of_validity/genblk1[4].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[14].pw_unit/delay_of_validity/genblk1[4].r/local_memory_reg[0]' (FDRE) to 'genblk1[1].pw_unit/delay_of_validity/genblk1[4].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[13].pw_unit/delay_of_validity/genblk1[4].r/local_memory_reg[0]' (FDRE) to 'genblk1[1].pw_unit/delay_of_validity/genblk1[4].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[12].pw_unit/delay_of_validity/genblk1[4].r/local_memory_reg[0]' (FDRE) to 'genblk1[1].pw_unit/delay_of_validity/genblk1[4].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[11].pw_unit/delay_of_validity/genblk1[4].r/local_memory_reg[0]' (FDRE) to 'genblk1[1].pw_unit/delay_of_validity/genblk1[4].r/local_memory_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mp2d/delay_of_unpaired_row/genblk1[0].r/local_memory_reg[0] )
INFO: [Synth 8-4471] merging register 'mwu/genblk1[1].cntr_for_thread/delay_of_validity/genblk1[0].r/local_memory_reg[0:0]' into 'mwu/genblk1[0].cntr_for_thread/delay_of_validity/genblk1[0].r/local_memory_reg[0:0]' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:83]
INFO: [Synth 8-4471] merging register 'mwu/genblk1[2].cntr_for_thread/delay_of_validity/genblk1[0].r/local_memory_reg[0:0]' into 'mwu/genblk1[0].cntr_for_thread/delay_of_validity/genblk1[0].r/local_memory_reg[0:0]' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:83]
INFO: [Synth 8-4471] merging register 'mwu/genblk1[2].cntr_for_thread/delay_of_validity/genblk1[1].r/local_memory_reg[0:0]' into 'mwu/genblk1[1].cntr_for_thread/delay_of_validity/genblk1[1].r/local_memory_reg[0:0]' [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/delay_line.sv:83]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reader_selector_ram_1_1/reg_out_data_address_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram_1_1/xpm_memory_sdpram_inst /xpm_memory_base_inst/i_0/\gen_wr_a.gen_word_wide.mem_reg_mux_sel_reg_1 )
WARNING: [Synth 8-3332] Sequential element (gen_wr_a.gen_word_wide.mem_reg_mux_sel_reg_1) is unused and will be removed from module xpm_memory_base__parameterized20__2.
WARNING: [Synth 8-7129] Port wea[0] in module xpm_memory_base__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[7] in module xpm_memory_base__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[6] in module xpm_memory_base__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[5] in module xpm_memory_base__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[4] in module xpm_memory_base__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[3] in module xpm_memory_base__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[2] in module xpm_memory_base__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[1] in module xpm_memory_base__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[0] in module xpm_memory_base__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rstb in module xpm_memory_base__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enb in module xpm_memory_base__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port regceb in module xpm_memory_base__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[0] in module xpm_memory_base__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrb[8] in module xpm_memory_base__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrb[7] in module xpm_memory_base__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrb[6] in module xpm_memory_base__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrb[5] in module xpm_memory_base__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrb[4] in module xpm_memory_base__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrb[3] in module xpm_memory_base__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrb[2] in module xpm_memory_base__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrb[1] in module xpm_memory_base__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrb[0] in module xpm_memory_base__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[7] in module xpm_memory_base__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[6] in module xpm_memory_base__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[5] in module xpm_memory_base__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[4] in module xpm_memory_base__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[3] in module xpm_memory_base__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[2] in module xpm_memory_base__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[1] in module xpm_memory_base__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[0] in module xpm_memory_base__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterrb in module xpm_memory_base__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterrb in module xpm_memory_base__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wea[0] in module xpm_memory_base__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[7] in module xpm_memory_base__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[6] in module xpm_memory_base__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[5] in module xpm_memory_base__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[4] in module xpm_memory_base__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[3] in module xpm_memory_base__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[2] in module xpm_memory_base__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[1] in module xpm_memory_base__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[0] in module xpm_memory_base__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rstb in module xpm_memory_base__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enb in module xpm_memory_base__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port regceb in module xpm_memory_base__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[0] in module xpm_memory_base__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrb[10] in module xpm_memory_base__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrb[9] in module xpm_memory_base__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrb[8] in module xpm_memory_base__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrb[7] in module xpm_memory_base__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrb[6] in module xpm_memory_base__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrb[5] in module xpm_memory_base__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrb[4] in module xpm_memory_base__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrb[3] in module xpm_memory_base__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrb[2] in module xpm_memory_base__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrb[1] in module xpm_memory_base__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addrb[0] in module xpm_memory_base__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[7] in module xpm_memory_base__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[6] in module xpm_memory_base__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[5] in module xpm_memory_base__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[4] in module xpm_memory_base__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[3] in module xpm_memory_base__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[2] in module xpm_memory_base__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[1] in module xpm_memory_base__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[0] in module xpm_memory_base__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterrb in module xpm_memory_base__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterrb in module xpm_memory_base__parameterized8 is either unconnected or has no load
INFO: [Synth 8-3886] merging instance 'layer_2_pw/genblk1[0].pw_unit/delay_of_validity/genblk1[0].r/local_memory_reg[0]' (FDRE) to 'layer_2_pw/genblk1[7].pw_unit/delay_of_validity/genblk1[0].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'layer_2_pw/genblk1[1].pw_unit/delay_of_validity/genblk1[0].r/local_memory_reg[0]' (FDRE) to 'layer_2_pw/genblk1[7].pw_unit/delay_of_validity/genblk1[0].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'layer_2_pw/genblk1[2].pw_unit/delay_of_validity/genblk1[0].r/local_memory_reg[0]' (FDRE) to 'layer_2_pw/genblk1[7].pw_unit/delay_of_validity/genblk1[0].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'layer_2_pw/genblk1[3].pw_unit/delay_of_validity/genblk1[0].r/local_memory_reg[0]' (FDRE) to 'layer_2_pw/genblk1[7].pw_unit/delay_of_validity/genblk1[0].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'layer_2_pw/genblk1[4].pw_unit/delay_of_validity/genblk1[0].r/local_memory_reg[0]' (FDRE) to 'layer_2_pw/genblk1[7].pw_unit/delay_of_validity/genblk1[0].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'layer_2_pw/genblk1[5].pw_unit/delay_of_validity/genblk1[0].r/local_memory_reg[0]' (FDRE) to 'layer_2_pw/genblk1[7].pw_unit/delay_of_validity/genblk1[0].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'layer_2_pw/genblk1[6].pw_unit/delay_of_validity/genblk1[0].r/local_memory_reg[0]' (FDRE) to 'layer_2_pw/genblk1[7].pw_unit/delay_of_validity/genblk1[0].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'layer_2_pw/genblk1[0].pw_unit/delay_of_validity/genblk1[1].r/local_memory_reg[0]' (FDRE) to 'layer_2_pw/genblk1[1].pw_unit/delay_of_validity/genblk1[1].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'layer_2_pw/genblk1[1].pw_unit/delay_of_validity/genblk1[1].r/local_memory_reg[0]' (FDRE) to 'layer_2_pw/genblk1[2].pw_unit/delay_of_validity/genblk1[1].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'layer_2_pw/genblk1[2].pw_unit/delay_of_validity/genblk1[1].r/local_memory_reg[0]' (FDRE) to 'layer_2_pw/genblk1[3].pw_unit/delay_of_validity/genblk1[1].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'layer_2_pw/genblk1[3].pw_unit/delay_of_validity/genblk1[1].r/local_memory_reg[0]' (FDRE) to 'layer_2_pw/genblk1[4].pw_unit/delay_of_validity/genblk1[1].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'layer_2_pw/genblk1[4].pw_unit/delay_of_validity/genblk1[1].r/local_memory_reg[0]' (FDRE) to 'layer_2_pw/genblk1[5].pw_unit/delay_of_validity/genblk1[1].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'layer_2_pw/genblk1[5].pw_unit/delay_of_validity/genblk1[1].r/local_memory_reg[0]' (FDRE) to 'layer_2_pw/genblk1[6].pw_unit/delay_of_validity/genblk1[1].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'layer_2_pw/genblk1[6].pw_unit/delay_of_validity/genblk1[1].r/local_memory_reg[0]' (FDRE) to 'layer_2_pw/genblk1[7].pw_unit/delay_of_validity/genblk1[1].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'layer_2_pw/genblk1[0].pw_unit/delay_of_validity/genblk1[2].r/local_memory_reg[0]' (FDRE) to 'layer_2_pw/genblk1[7].pw_unit/delay_of_validity/genblk1[2].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'layer_2_pw/genblk1[1].pw_unit/delay_of_validity/genblk1[2].r/local_memory_reg[0]' (FDRE) to 'layer_2_pw/genblk1[7].pw_unit/delay_of_validity/genblk1[2].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'layer_2_pw/genblk1[2].pw_unit/delay_of_validity/genblk1[2].r/local_memory_reg[0]' (FDRE) to 'layer_2_pw/genblk1[7].pw_unit/delay_of_validity/genblk1[2].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'layer_2_pw/genblk1[3].pw_unit/delay_of_validity/genblk1[2].r/local_memory_reg[0]' (FDRE) to 'layer_2_pw/genblk1[7].pw_unit/delay_of_validity/genblk1[2].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'layer_2_pw/genblk1[4].pw_unit/delay_of_validity/genblk1[2].r/local_memory_reg[0]' (FDRE) to 'layer_2_pw/genblk1[7].pw_unit/delay_of_validity/genblk1[2].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'layer_2_pw/genblk1[5].pw_unit/delay_of_validity/genblk1[2].r/local_memory_reg[0]' (FDRE) to 'layer_2_pw/genblk1[7].pw_unit/delay_of_validity/genblk1[2].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'layer_2_pw/genblk1[6].pw_unit/delay_of_validity/genblk1[2].r/local_memory_reg[0]' (FDRE) to 'layer_2_pw/genblk1[7].pw_unit/delay_of_validity/genblk1[2].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'layer_2_pw/genblk1[0].pw_unit/delay_of_validity/genblk1[3].r/local_memory_reg[0]' (FDRE) to 'layer_2_pw/genblk1[1].pw_unit/delay_of_validity/genblk1[3].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'layer_2_pw/genblk1[1].pw_unit/delay_of_validity/genblk1[3].r/local_memory_reg[0]' (FDRE) to 'layer_2_pw/genblk1[2].pw_unit/delay_of_validity/genblk1[3].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'layer_2_pw/genblk1[2].pw_unit/delay_of_validity/genblk1[3].r/local_memory_reg[0]' (FDRE) to 'layer_2_pw/genblk1[3].pw_unit/delay_of_validity/genblk1[3].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'layer_2_pw/genblk1[3].pw_unit/delay_of_validity/genblk1[3].r/local_memory_reg[0]' (FDRE) to 'layer_2_pw/genblk1[4].pw_unit/delay_of_validity/genblk1[3].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'layer_2_pw/genblk1[4].pw_unit/delay_of_validity/genblk1[3].r/local_memory_reg[0]' (FDRE) to 'layer_2_pw/genblk1[5].pw_unit/delay_of_validity/genblk1[3].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'layer_2_pw/genblk1[5].pw_unit/delay_of_validity/genblk1[3].r/local_memory_reg[0]' (FDRE) to 'layer_2_pw/genblk1[6].pw_unit/delay_of_validity/genblk1[3].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'layer_2_pw/genblk1[6].pw_unit/delay_of_validity/genblk1[3].r/local_memory_reg[0]' (FDRE) to 'layer_2_pw/genblk1[7].pw_unit/delay_of_validity/genblk1[3].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'layer_2_pw/genblk1[0].pw_unit/delay_of_validity/genblk1[4].r/local_memory_reg[0]' (FDRE) to 'layer_2_pw/genblk1[7].pw_unit/delay_of_validity/genblk1[4].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'layer_2_pw/genblk1[1].pw_unit/delay_of_validity/genblk1[4].r/local_memory_reg[0]' (FDRE) to 'layer_2_pw/genblk1[7].pw_unit/delay_of_validity/genblk1[4].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'layer_2_pw/genblk1[2].pw_unit/delay_of_validity/genblk1[4].r/local_memory_reg[0]' (FDRE) to 'layer_2_pw/genblk1[7].pw_unit/delay_of_validity/genblk1[4].r/local_memory_reg[0]'
INFO: [Synth 8-3886] merging instance 'layer_2_pw/genblk1[3].pw_unit/delay_of_validity/genblk1[4].r/local_memory_reg[0]' (FDRE) to 'layer_2_pw/genblk1[7].pw_unit/delay_of_validity/genblk1[4].r/local_memory_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer_2_pw/mp2d/delay_of_unpaired_row/genblk1[0].r/local_memory_reg[0] )
WARNING: [Synth 8-3917] design PointwiseConv2dUnit__parameterized1 has port in_data_memory_address[31] driven by constant 0
WARNING: [Synth 8-3917] design PointwiseConv2dUnit__parameterized1 has port in_data_memory_address[30] driven by constant 0
WARNING: [Synth 8-3917] design PointwiseConv2dUnit__parameterized1 has port in_data_memory_address[29] driven by constant 0
WARNING: [Synth 8-3917] design PointwiseConv2dUnit__parameterized1 has port in_data_memory_address[28] driven by constant 0
WARNING: [Synth 8-3917] design PointwiseConv2dUnit__parameterized1 has port in_data_memory_address[27] driven by constant 0
WARNING: [Synth 8-3917] design PointwiseConv2dUnit__parameterized1 has port in_data_memory_address[26] driven by constant 0
WARNING: [Synth 8-3917] design PointwiseConv2dUnit__parameterized1 has port in_data_memory_address[25] driven by constant 0
WARNING: [Synth 8-3917] design PointwiseConv2dUnit__parameterized1 has port in_data_memory_address[24] driven by constant 0
WARNING: [Synth 8-3917] design PointwiseConv2dUnit__parameterized1 has port in_data_memory_address[23] driven by constant 0
WARNING: [Synth 8-3917] design PointwiseConv2dUnit__parameterized1 has port in_data_memory_address[22] driven by constant 0
WARNING: [Synth 8-3917] design PointwiseConv2dUnit__parameterized1 has port in_data_memory_address[21] driven by constant 0
WARNING: [Synth 8-3917] design PointwiseConv2dUnit__parameterized1 has port in_data_memory_address[20] driven by constant 0
WARNING: [Synth 8-3917] design PointwiseConv2dUnit__parameterized1 has port in_data_memory_address[19] driven by constant 0
WARNING: [Synth 8-3917] design PointwiseConv2dUnit__parameterized1 has port in_data_memory_address[18] driven by constant 0
WARNING: [Synth 8-3917] design PointwiseConv2dUnit__parameterized1 has port in_data_memory_address[17] driven by constant 0
WARNING: [Synth 8-3917] design PointwiseConv2dUnit__parameterized1 has port weights_memory_address[31] driven by constant 0
WARNING: [Synth 8-3917] design PointwiseConv2dUnit__parameterized1 has port weights_memory_address[30] driven by constant 0
WARNING: [Synth 8-3917] design PointwiseConv2dUnit__parameterized1 has port weights_memory_address[29] driven by constant 0
WARNING: [Synth 8-3917] design PointwiseConv2dUnit__parameterized1 has port weights_memory_address[28] driven by constant 0
WARNING: [Synth 8-3917] design PointwiseConv2dUnit__parameterized1 has port weights_memory_address[27] driven by constant 0
WARNING: [Synth 8-3917] design PointwiseConv2dUnit__parameterized1 has port weights_memory_address[26] driven by constant 0
WARNING: [Synth 8-3917] design PointwiseConv2dUnit__parameterized1 has port weights_memory_address[25] driven by constant 0
WARNING: [Synth 8-3917] design PointwiseConv2dUnit__parameterized1 has port weights_memory_address[24] driven by constant 0
WARNING: [Synth 8-3917] design PointwiseConv2dUnit__parameterized1 has port weights_memory_address[23] driven by constant 0
WARNING: [Synth 8-3917] design PointwiseConv2dUnit__parameterized1 has port weights_memory_address[22] driven by constant 0
WARNING: [Synth 8-3917] design PointwiseConv2dUnit__parameterized1 has port weights_memory_address[21] driven by constant 0
WARNING: [Synth 8-3917] design PointwiseConv2dUnit__parameterized1 has port weights_memory_address[20] driven by constant 0
WARNING: [Synth 8-3917] design PointwiseConv2dUnit__parameterized1 has port weights_memory_address[19] driven by constant 0
WARNING: [Synth 8-3917] design PointwiseConv2dUnit__parameterized1 has port weights_memory_address[18] driven by constant 0
WARNING: [Synth 8-3917] design PointwiseConv2dUnit__parameterized1 has port weights_memory_address[17] driven by constant 0
WARNING: [Synth 8-3917] design PointwiseConv2dUnit__parameterized1 has port weights_memory_address[16] driven by constant 0
WARNING: [Synth 8-3917] design PointwiseConv2dUnit__parameterized1 has port weights_memory_address[15] driven by constant 0
WARNING: [Synth 8-3917] design PointwiseConv2dUnit__parameterized1 has port weights_memory_address[14] driven by constant 0
WARNING: [Synth 8-3917] design PointwiseConv2dUnit__parameterized1 has port weights_memory_address[13] driven by constant 0
WARNING: [Synth 8-3917] design PointwiseConv2dUnit__parameterized1 has port weights_memory_address[12] driven by constant 0
WARNING: [Synth 8-3917] design PointwiseConv2dUnit__parameterized1 has port weights_memory_address[11] driven by constant 0
WARNING: [Synth 8-3917] design PointwiseConv2dUnit__parameterized1 has port weights_memory_address[10] driven by constant 0
WARNING: [Synth 8-3917] design PointwiseConv2dUnit__parameterized1 has port weights_memory_address[9] driven by constant 0
WARNING: [Synth 8-3917] design PointwiseConv2dUnit__parameterized1 has port out_data_memory_address[31] driven by constant 0
WARNING: [Synth 8-3917] design PointwiseConv2dUnit__parameterized1 has port out_data_memory_address[30] driven by constant 0
WARNING: [Synth 8-3917] design PointwiseConv2dUnit__parameterized1 has port out_data_memory_address[29] driven by constant 0
WARNING: [Synth 8-3917] design PointwiseConv2dUnit__parameterized1 has port out_data_memory_address[28] driven by constant 0
WARNING: [Synth 8-3917] design PointwiseConv2dUnit__parameterized1 has port out_data_memory_address[27] driven by constant 0
WARNING: [Synth 8-3917] design PointwiseConv2dUnit__parameterized1 has port out_data_memory_address[26] driven by constant 0
WARNING: [Synth 8-3917] design PointwiseConv2dUnit__parameterized1 has port out_data_memory_address[25] driven by constant 0
WARNING: [Synth 8-3917] design PointwiseConv2dUnit__parameterized1 has port out_data_memory_address[24] driven by constant 0
WARNING: [Synth 8-3917] design PointwiseConv2dUnit__parameterized1 has port out_data_memory_address[23] driven by constant 0
WARNING: [Synth 8-3917] design PointwiseConv2dUnit__parameterized1 has port out_data_memory_address[22] driven by constant 0
WARNING: [Synth 8-3917] design PointwiseConv2dUnit__parameterized1 has port out_data_memory_address[21] driven by constant 0
WARNING: [Synth 8-3917] design PointwiseConv2dUnit__parameterized1 has port out_data_memory_address[20] driven by constant 0
WARNING: [Synth 8-3917] design PointwiseConv2dUnit__parameterized1 has port out_data_memory_address[19] driven by constant 0
WARNING: [Synth 8-3917] design PointwiseConv2dUnit__parameterized1 has port out_data_memory_address[18] driven by constant 0
WARNING: [Synth 8-3917] design PointwiseConv2dUnit__parameterized1 has port out_data_memory_address[17] driven by constant 0
WARNING: [Synth 8-3917] design PointwiseConv2dUnit__parameterized1 has port out_data_memory_address[16] driven by constant 0
WARNING: [Synth 8-3917] design PointwiseConv2dUnit__parameterized1 has port out_data_memory_address[15] driven by constant 0
WARNING: [Synth 8-3917] design PointwiseConv2dUnit__parameterized1 has port out_data_memory_address[14] driven by constant 0
WARNING: [Synth 8-3917] design PointwiseConv2dUnit__parameterized1 has port out_data_memory_address[13] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mp2d/\delay_of_unpaired_row/genblk1[0].r/local_memory_reg[0] )
WARNING: [Synth 8-7129] Port wea[0] in module xpm_memory_base__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[143] in module xpm_memory_base__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[142] in module xpm_memory_base__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[141] in module xpm_memory_base__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[140] in module xpm_memory_base__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[139] in module xpm_memory_base__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[138] in module xpm_memory_base__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[137] in module xpm_memory_base__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[136] in module xpm_memory_base__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[135] in module xpm_memory_base__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[134] in module xpm_memory_base__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[133] in module xpm_memory_base__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[132] in module xpm_memory_base__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[131] in module xpm_memory_base__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[130] in module xpm_memory_base__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[129] in module xpm_memory_base__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[128] in module xpm_memory_base__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[127] in module xpm_memory_base__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[126] in module xpm_memory_base__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[125] in module xpm_memory_base__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[124] in module xpm_memory_base__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[123] in module xpm_memory_base__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[122] in module xpm_memory_base__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[121] in module xpm_memory_base__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[120] in module xpm_memory_base__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[119] in module xpm_memory_base__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[118] in module xpm_memory_base__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[117] in module xpm_memory_base__parameterized12 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'writer_selector_ram_3_0/reg_out_data_address_reg' and it is trimmed from '32' to '13' bits. [/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/imports/new/utils.sv:577]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\writer_selector_ram_5_1/reg_out_data_address_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\writer_selector_ram_5_1/reg_out_data_address_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\writer_selector_ram_5_1/reg_out_data_address_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\writer_selector_ram_5_1/reg_out_data_address_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\writer_selector_ram_5_1/reg_out_data_address_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\writer_selector_ram_5_1/reg_out_data_address_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\writer_selector_ram_5_1/reg_out_data_address_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\writer_selector_ram_5_1/reg_out_data_address_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\writer_selector_ram_5_1/reg_out_data_address_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\writer_selector_ram_5_1/reg_out_data_address_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\writer_selector_ram_5_1/reg_out_data_address_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\writer_selector_ram_5_1/reg_out_data_address_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\writer_selector_ram_5_1/reg_out_data_address_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\writer_selector_ram_5_1/reg_out_data_address_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\writer_selector_ram_5_1/reg_out_data_address_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\writer_selector_ram_5_1/reg_out_data_address_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\writer_selector_ram_5_1/reg_out_data_address_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\writer_selector_ram_5_1/reg_out_data_address_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\writer_selector_ram_5_1/reg_out_data_address_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\writer_selector_ram_3_1/reg_out_data_address_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\writer_selector_ram_3_1/reg_out_data_address_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\writer_selector_ram_3_1/reg_out_data_address_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\writer_selector_ram_3_1/reg_out_data_address_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\writer_selector_ram_3_1/reg_out_data_address_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\writer_selector_ram_3_1/reg_out_data_address_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\writer_selector_ram_3_1/reg_out_data_address_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\writer_selector_ram_3_1/reg_out_data_address_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\writer_selector_ram_3_1/reg_out_data_address_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\writer_selector_ram_3_1/reg_out_data_address_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\writer_selector_ram_3_1/reg_out_data_address_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\writer_selector_ram_3_1/reg_out_data_address_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\writer_selector_ram_3_1/reg_out_data_address_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\writer_selector_ram_3_1/reg_out_data_address_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\writer_selector_ram_3_1/reg_out_data_address_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\writer_selector_ram_3_1/reg_out_data_address_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\writer_selector_ram_3_1/reg_out_data_address_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\writer_selector_ram_3_1/reg_out_data_address_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reader_selector_ram_3_0/reg_out_data_address_reg[31] )
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:01:58 . Memory (MB): peak = 3041.281 ; gain = 610.242 ; free physical = 1535 ; free virtual = 6535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+----------------+------------------------+---------------+----------------+
|Module Name     | RTL Object             | Depth x Width | Implemented As | 
+----------------+------------------------+---------------+----------------+
|xpm_memory_base | gen_rd_a.douta_reg_reg | 8192x8        | Block RAM      | 
|xpm_memory_base | gen_rd_a.douta_reg_reg | 2048x8        | Block RAM      | 
|xpm_memory_base | gen_rd_a.douta_reg_reg | 512x112       | Block RAM      | 
+----------------+------------------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+----------------------------------+--------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                       | RTL Object                     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------------------------+--------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base__parameterized18: | gen_wr_a.gen_word_wide.mem_reg | 17 K x 32(READ_FIRST)  | W |   | 68 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 18     | 8,8,2           | 
|xpm_memory_base__parameterized19: | gen_wr_a.gen_word_wide.mem_reg | 34 K x 32(READ_FIRST)  | W |   | 136 K x 8(WRITE_FIRST) |   | R | Port A and B     | 0      | 35     | 8,8,8,8,3       | 
|xpm_memory_base__parameterized20: | gen_wr_a.gen_word_wide.mem_reg | 22 K x 32(READ_FIRST)  | W |   | 91 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 23     | 8,8,7           | 
|xpm_memory_base__parameterized21: | gen_wr_a.gen_word_wide.mem_reg | 11 K x 32(READ_FIRST)  | W |   | 45 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 12     | 8,4             | 
|xpm_memory_base__parameterized22: | gen_wr_a.gen_word_wide.mem_reg | 5 K x 32(READ_FIRST)   | W |   | 22 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 6      | 6               | 
|xpm_memory_base__parameterized20: | gen_wr_a.gen_word_wide.mem_reg | 22 K x 32(READ_FIRST)  | W |   | 91 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 23     | 8,8,7           | 
|xpm_memory_base__parameterized21: | gen_wr_a.gen_word_wide.mem_reg | 11 K x 32(READ_FIRST)  | W |   | 45 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 12     | 8,4             | 
|xpm_memory_base__parameterized21: | gen_wr_a.gen_word_wide.mem_reg | 11 K x 32(READ_FIRST)  | W |   | 45 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 12     | 8,4             | 
|xpm_memory_base__parameterized22: | gen_wr_a.gen_word_wide.mem_reg | 5 K x 32(READ_FIRST)   | W |   | 22 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 6      | 6               | 
|xpm_memory_base__parameterized22: | gen_wr_a.gen_word_wide.mem_reg | 5 K x 32(READ_FIRST)   | W |   | 22 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 6      | 6               | 
|xpm_memory_base__parameterized22: | gen_wr_a.gen_word_wide.mem_reg | 5 K x 32(READ_FIRST)   | W |   | 22 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 6      | 6               | 
+----------------------------------+--------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:46 ; elapsed = 00:02:34 . Memory (MB): peak = 3436.781 ; gain = 1005.742 ; free physical = 783 ; free virtual = 5859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:48 ; elapsed = 00:02:36 . Memory (MB): peak = 3438.781 ; gain = 1007.742 ; free physical = 789 ; free virtual = 5865
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+----------------------------------+--------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                       | RTL Object                     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------------------------+--------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base__parameterized18: | gen_wr_a.gen_word_wide.mem_reg | 17 K x 32(READ_FIRST)  | W |   | 68 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 18     | 8,8,2           | 
|xpm_memory_base__parameterized19: | gen_wr_a.gen_word_wide.mem_reg | 34 K x 32(READ_FIRST)  | W |   | 136 K x 8(WRITE_FIRST) |   | R | Port A and B     | 0      | 35     | 8,8,8,8,3       | 
|xpm_memory_base__parameterized20: | gen_wr_a.gen_word_wide.mem_reg | 22 K x 32(READ_FIRST)  | W |   | 91 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 23     | 8,8,7           | 
|xpm_memory_base__parameterized21: | gen_wr_a.gen_word_wide.mem_reg | 11 K x 32(READ_FIRST)  | W |   | 45 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 12     | 8,4             | 
|xpm_memory_base__parameterized22: | gen_wr_a.gen_word_wide.mem_reg | 5 K x 32(READ_FIRST)   | W |   | 22 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 6      | 6               | 
|xpm_memory_base__parameterized20: | gen_wr_a.gen_word_wide.mem_reg | 22 K x 32(READ_FIRST)  | W |   | 91 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 23     | 8,8,7           | 
|xpm_memory_base__parameterized21: | gen_wr_a.gen_word_wide.mem_reg | 11 K x 32(READ_FIRST)  | W |   | 45 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 12     | 8,4             | 
|xpm_memory_base__parameterized21: | gen_wr_a.gen_word_wide.mem_reg | 11 K x 32(READ_FIRST)  | W |   | 45 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 12     | 8,4             | 
|xpm_memory_base__parameterized22: | gen_wr_a.gen_word_wide.mem_reg | 5 K x 32(READ_FIRST)   | W |   | 22 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 6      | 6               | 
|xpm_memory_base__parameterized22: | gen_wr_a.gen_word_wide.mem_reg | 5 K x 32(READ_FIRST)   | W |   | 22 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 6      | 6               | 
|xpm_memory_base__parameterized22: | gen_wr_a.gen_word_wide.mem_reg | 5 K x 32(READ_FIRST)   | W |   | 22 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 6      | 6               | 
+----------------------------------+--------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance lni_8/ram_2_0/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance lni_8/ram_2_0/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance lni_8/ram_2_1/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance lni_8/ram_2_1/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance lni_8/ram_3_1/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance lni_8/ram_3_1/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance lni_3/ln/in_ram/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance lni_3/ln/in_ram/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance lni_3/ln/in_ram/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance lni_3/ln/ram_1_0/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance lni_3/ln/ram_1_0/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance lni_3/ln/ram_1_0/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance lni_3/ln/ram_1_0/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_34 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance lni_3/ln/ram_1_0/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_37 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance lni_3/ln/ram_1_1/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance lni_3/ln/ram_1_1/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:01 ; elapsed = 00:03:24 . Memory (MB): peak = 3497.387 ; gain = 1066.348 ; free physical = 162 ; free virtual = 3480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance ln/in_ram/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ln/in_ram/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ln/in_ram/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ln/ram_1_0/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ln/ram_1_0/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ln/ram_1_0/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ln/ram_1_0/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_34 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ln/ram_1_0/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_37 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ln/ram_1_1/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ln/ram_1_1/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ln/ram_2_0/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ln/ram_2_0/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ln/ram_2_1/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ln/ram_2_1/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ln/ram_3_1/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ln/ram_3_1/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_5_pw/genblk1[0].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_5_pw/genblk1[1].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_5_pw/genblk1[2].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_5_pw/genblk1[3].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_5_pw/genblk1[4].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_5_pw/genblk1[5].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_5_pw/genblk1[6].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_5_pw/genblk1[7].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_5_pw/genblk1[8].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_5_pw/genblk1[9].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_5_pw/genblk1[10].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_5_pw/genblk1[11].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_5_pw/genblk1[12].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_5_pw/genblk1[13].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_5_pw/genblk1[14].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_5_pw/genblk1[15].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_8_pw/genblk1[0].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_8_pw/genblk1[1].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_8_pw/genblk1[2].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_8_pw/genblk1[3].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_8_pw/genblk1[4].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_8_pw/genblk1[5].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_8_pw/genblk1[6].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_8_pw/genblk1[7].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_8_pw/genblk1[8].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_8_pw/genblk1[9].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_8_pw/genblk1[10].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_8_pw/genblk1[11].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_8_pw/genblk1[12].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_8_pw/genblk1[13].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_8_pw/genblk1[14].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_8_pw/genblk1[15].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_2_pw/genblk1[0].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_2_pw/genblk1[1].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_2_pw/genblk1[2].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_2_pw/genblk1[3].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_2_pw/genblk1[4].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_2_pw/genblk1[5].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_2_pw/genblk1[6].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_2_pw/genblk1[7].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_14_pw/genblk1[0].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_14_pw/genblk1[1].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_14_pw/genblk1[2].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_14_pw/genblk1[3].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_14_pw/genblk1[4].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_14_pw/genblk1[5].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_14_pw/genblk1[6].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_14_pw/genblk1[7].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_14_pw/genblk1[8].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_14_pw/genblk1[9].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_14_pw/genblk1[10].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_14_pw/genblk1[11].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_14_pw/genblk1[12].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_14_pw/genblk1[13].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_14_pw/genblk1[14].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_14_pw/genblk1[15].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_14_pw/genblk1[16].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_14_pw/genblk1[17].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_11_pw/genblk1[0].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_11_pw/genblk1[1].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_11_pw/genblk1[2].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_11_pw/genblk1[3].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_11_pw/genblk1[4].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_11_pw/genblk1[5].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_11_pw/genblk1[6].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_11_pw/genblk1[7].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_11_pw/genblk1[8].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_11_pw/genblk1[9].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_11_pw/genblk1[10].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_11_pw/genblk1[11].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_11_pw/genblk1[12].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_11_pw/genblk1[13].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_11_pw/genblk1[14].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_11_pw/genblk1[15].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_17_pw/genblk1[0].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_17_pw/genblk1[1].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_17_pw/genblk1[2].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_17_pw/genblk1[3].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_17_pw/genblk1[4].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_17_pw/genblk1[5].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_17_pw/genblk1[6].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_17_pw/genblk1[7].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_17_pw/genblk1[8].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_17_pw/genblk1[9].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_17_pw/genblk1[10].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_17_pw/genblk1[11].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_17_pw/genblk1[12].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_17_pw/genblk1[13].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_17_pw/genblk1[14].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_17_pw/genblk1[15].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_17_pw/genblk1[16].pw_unit/dsp_bn  has unconnected pin B[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ln/layer_17_pw/genblk1[17].pw_unit/dsp_bn  has unconnected pin B[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:11 ; elapsed = 00:03:35 . Memory (MB): peak = 3573.988 ; gain = 1142.949 ; free physical = 191 ; free virtual = 3477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:11 ; elapsed = 00:03:35 . Memory (MB): peak = 3573.988 ; gain = 1142.949 ; free physical = 191 ; free virtual = 3477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:13 ; elapsed = 00:03:37 . Memory (MB): peak = 3573.988 ; gain = 1142.949 ; free physical = 167 ; free virtual = 3455
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:13 ; elapsed = 00:03:37 . Memory (MB): peak = 3573.988 ; gain = 1142.949 ; free physical = 167 ; free virtual = 3455
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:15 ; elapsed = 00:03:39 . Memory (MB): peak = 3573.988 ; gain = 1142.949 ; free physical = 186 ; free virtual = 3474
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:15 ; elapsed = 00:03:39 . Memory (MB): peak = 3573.988 ; gain = 1142.949 ; free physical = 186 ; free virtual = 3474
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                                                                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|LittleNetAccAxi | ln/layer_5_pw/genblk1[0].pw_unit/delay_of_bn_weights/genblk1[3].r/local_memory_reg[15]             | 4      | 256   | NO           | NO                 | YES               | 256    | 0       | 
|LittleNetAccAxi | ln/layer_5_pw/mp2d/delay_of_horizontal_max/genblk1[51].r/local_memory_reg[127]                     | 52     | 128   | NO           | NO                 | YES               | 0      | 256     | 
|LittleNetAccAxi | ln/layer_5_pw/mwu/genblk1[2].cntr_for_thread/delay_of_data/genblk1[2].r/local_memory_reg[31]       | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_5_pw/mwu/genblk1[3].cntr_for_thread/delay_of_data/genblk1[3].r/local_memory_reg[31]       | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_5_pw/mwu/genblk1[4].cntr_for_thread/delay_of_data/genblk1[4].r/local_memory_reg[31]       | 5      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_5_pw/mwu/genblk1[5].cntr_for_thread/delay_of_data/genblk1[5].r/local_memory_reg[31]       | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_5_pw/mwu/genblk1[6].cntr_for_thread/delay_of_data/genblk1[6].r/local_memory_reg[31]       | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_5_pw/mwu/genblk1[7].cntr_for_thread/delay_of_data/genblk1[7].r/local_memory_reg[31]       | 8      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_5_pw/mwu/genblk1[8].cntr_for_thread/delay_of_data/genblk1[8].r/local_memory_reg[31]       | 9      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_5_pw/mwu/genblk1[9].cntr_for_thread/delay_of_data/genblk1[9].r/local_memory_reg[31]       | 10     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_5_pw/mwu/genblk1[10].cntr_for_thread/delay_of_data/genblk1[10].r/local_memory_reg[31]     | 11     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_5_pw/mwu/genblk1[11].cntr_for_thread/delay_of_data/genblk1[11].r/local_memory_reg[31]     | 12     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_5_pw/mwu/genblk1[12].cntr_for_thread/delay_of_data/genblk1[12].r/local_memory_reg[31]     | 13     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_5_pw/mwu/genblk1[13].cntr_for_thread/delay_of_data/genblk1[13].r/local_memory_reg[31]     | 14     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_5_pw/mwu/genblk1[14].cntr_for_thread/delay_of_data/genblk1[14].r/local_memory_reg[31]     | 15     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_5_pw/mwu/genblk1[15].cntr_for_thread/delay_of_data/genblk1[15].r/local_memory_reg[31]     | 16     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_8_pw/genblk1[0].pw_unit/delay_of_bn_weights/genblk1[3].r/local_memory_reg[15]             | 4      | 256   | NO           | NO                 | YES               | 256    | 0       | 
|LittleNetAccAxi | ln/nolabel_line43/mwu/genblk1[2].cntr_for_thread/delay_of_data/genblk1[2].r/local_memory_reg[31]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_1_dw/genblk1[3].delay_of_kernel_and_weight/genblk1[2].r/local_memory_reg[7]               | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|LittleNetAccAxi | ln/layer_1_dw/genblk1[4].delay_of_kernel_and_weight/genblk1[3].r/local_memory_reg[7]               | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|LittleNetAccAxi | ln/layer_1_dw/genblk1[5].delay_of_kernel_and_weight/genblk1[4].r/local_memory_reg[7]               | 5      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|LittleNetAccAxi | ln/layer_1_dw/genblk1[6].delay_of_kernel_and_weight/genblk1[5].r/local_memory_reg[7]               | 6      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|LittleNetAccAxi | ln/layer_1_dw/genblk1[7].delay_of_kernel_and_weight/genblk1[6].r/local_memory_reg[7]               | 7      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|LittleNetAccAxi | ln/layer_1_dw/genblk1[8].delay_of_kernel_and_weight/genblk1[7].r/local_memory_reg[7]               | 8      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_1_dw/delay_of_bn_weights/genblk1[11].r/local_memory_reg[15]                               | 12     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_1_dw/SW_unit/kernel_validity_delay/genblk1[213].r/local_memory_reg[0]                     | 214    | 1     | NO           | NO                 | YES               | 0      | 7       | 
|LittleNetAccAxi | ln/layer_1_dw/delay_line_of_validity/genblk1[15].r/local_memory_reg[0]                             | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_3_dw/SW_unit/kernel_3_reg[7]                                                              | 98     | 8     | NO           | NO                 | YES               | 0      | 32      | 
|LittleNetAccAxi | ln/layer_3_dw/SW_unit/kernel_6_reg[7]                                                              | 101    | 8     | NO           | NO                 | YES               | 0      | 32      | 
|LittleNetAccAxi | ln/layer_3_dw/genblk1[3].delay_of_kernel_and_weight/genblk1[2].r/local_memory_reg[7]               | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|LittleNetAccAxi | ln/layer_3_dw/genblk1[4].delay_of_kernel_and_weight/genblk1[3].r/local_memory_reg[15]              | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|LittleNetAccAxi | ln/layer_3_dw/genblk1[5].delay_of_kernel_and_weight/genblk1[4].r/local_memory_reg[15]              | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_3_dw/genblk1[6].delay_of_kernel_and_weight/genblk1[5].r/local_memory_reg[7]               | 6      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|LittleNetAccAxi | ln/layer_3_dw/genblk1[7].delay_of_kernel_and_weight/genblk1[6].r/local_memory_reg[15]              | 7      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|LittleNetAccAxi | ln/layer_3_dw/genblk1[8].delay_of_kernel_and_weight/genblk1[7].r/local_memory_reg[15]              | 8      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_3_dw/delay_of_bn_weights/genblk1[11].r/local_memory_reg[15]                               | 12     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_3_dw/SW_unit/kernel_validity_delay/genblk1[109].r/local_memory_reg[0]                     | 110    | 1     | NO           | NO                 | YES               | 0      | 4       | 
|LittleNetAccAxi | ln/layer_3_dw/delay_line_of_validity/genblk1[15].r/local_memory_reg[0]                             | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_4_dw/SW_unit/kernel_3_reg[7]                                                              | 98     | 8     | NO           | NO                 | YES               | 0      | 32      | 
|LittleNetAccAxi | ln/layer_4_dw/SW_unit/kernel_6_reg[7]                                                              | 101    | 8     | NO           | NO                 | YES               | 0      | 32      | 
|LittleNetAccAxi | ln/layer_4_dw/genblk1[3].delay_of_kernel_and_weight/genblk1[2].r/local_memory_reg[7]               | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|LittleNetAccAxi | ln/layer_4_dw/genblk1[4].delay_of_kernel_and_weight/genblk1[3].r/local_memory_reg[15]              | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|LittleNetAccAxi | ln/layer_4_dw/genblk1[5].delay_of_kernel_and_weight/genblk1[4].r/local_memory_reg[15]              | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_4_dw/genblk1[6].delay_of_kernel_and_weight/genblk1[5].r/local_memory_reg[7]               | 6      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|LittleNetAccAxi | ln/layer_4_dw/genblk1[7].delay_of_kernel_and_weight/genblk1[6].r/local_memory_reg[15]              | 7      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|LittleNetAccAxi | ln/layer_4_dw/genblk1[8].delay_of_kernel_and_weight/genblk1[7].r/local_memory_reg[15]              | 8      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_4_dw/delay_of_bn_weights/genblk1[11].r/local_memory_reg[15]                               | 12     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_4_dw/SW_unit/kernel_validity_delay/genblk1[109].r/local_memory_reg[0]                     | 110    | 1     | NO           | NO                 | YES               | 0      | 4       | 
|LittleNetAccAxi | ln/layer_4_dw/delay_line_of_validity/genblk1[15].r/local_memory_reg[0]                             | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_1_dw/genblk1[2].delay_of_kernel_and_weight/genblk1[1].r/local_memory_reg[8]               | 207    | 16    | NO           | NO                 | YES               | 0      | 112     | 
|LittleNetAccAxi | ln/layer_2_pw/genblk1[0].pw_unit/delay_of_bn_weights/genblk1[3].r/local_memory_reg[15]             | 4      | 128   | NO           | NO                 | YES               | 128    | 0       | 
|LittleNetAccAxi | ln/layer_2_pw/mp2d/delay_of_horizontal_max/genblk1[103].r/local_memory_reg[63]                     | 104    | 64    | NO           | NO                 | YES               | 0      | 256     | 
|LittleNetAccAxi | ln/layer_2_pw/mwu/genblk1[2].cntr_for_thread/delay_of_data/genblk1[2].r/local_memory_reg[31]       | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_2_pw/mwu/genblk1[3].cntr_for_thread/delay_of_data/genblk1[3].r/local_memory_reg[31]       | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_2_pw/mwu/genblk1[4].cntr_for_thread/delay_of_data/genblk1[4].r/local_memory_reg[31]       | 5      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_2_pw/mwu/genblk1[5].cntr_for_thread/delay_of_data/genblk1[5].r/local_memory_reg[31]       | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_2_pw/mwu/genblk1[6].cntr_for_thread/delay_of_data/genblk1[6].r/local_memory_reg[31]       | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_2_pw/mwu/genblk1[7].cntr_for_thread/delay_of_data/genblk1[7].r/local_memory_reg[31]       | 8      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_6_dw/genblk1[3].delay_of_kernel_and_weight/genblk1[2].r/local_memory_reg[7]               | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|LittleNetAccAxi | ln/layer_6_dw/genblk1[4].delay_of_kernel_and_weight/genblk1[3].r/local_memory_reg[7]               | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|LittleNetAccAxi | ln/layer_6_dw/genblk1[5].delay_of_kernel_and_weight/genblk1[4].r/local_memory_reg[7]               | 5      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|LittleNetAccAxi | ln/layer_6_dw/genblk1[6].delay_of_kernel_and_weight/genblk1[5].r/local_memory_reg[7]               | 6      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|LittleNetAccAxi | ln/layer_6_dw/genblk1[7].delay_of_kernel_and_weight/genblk1[6].r/local_memory_reg[7]               | 7      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|LittleNetAccAxi | ln/layer_6_dw/genblk1[8].delay_of_kernel_and_weight/genblk1[7].r/local_memory_reg[7]               | 8      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_6_dw/delay_of_bn_weights/genblk1[11].r/local_memory_reg[15]                               | 12     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_6_dw/SW_unit/kernel_validity_delay/genblk1[57].r/local_memory_reg[0]                      | 58     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|LittleNetAccAxi | ln/layer_6_dw/delay_line_of_validity/genblk1[15].r/local_memory_reg[0]                             | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_6_dw/genblk1[2].delay_of_kernel_and_weight/genblk1[1].r/local_memory_reg[8]               | 51     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|LittleNetAccAxi | ln/layer_14_pw/genblk1[0].pw_unit/delay_of_bn_weights/genblk1[3].r/local_memory_reg[15]            | 4      | 288   | NO           | NO                 | YES               | 288    | 0       | 
|LittleNetAccAxi | ln/layer_14_pw/mwu/genblk1[2].cntr_for_thread/delay_of_data/genblk1[2].r/local_memory_reg[31]      | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_14_pw/mwu/genblk1[3].cntr_for_thread/delay_of_data/genblk1[3].r/local_memory_reg[31]      | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_14_pw/mwu/genblk1[4].cntr_for_thread/delay_of_data/genblk1[4].r/local_memory_reg[31]      | 5      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_14_pw/mwu/genblk1[5].cntr_for_thread/delay_of_data/genblk1[5].r/local_memory_reg[31]      | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_14_pw/mwu/genblk1[6].cntr_for_thread/delay_of_data/genblk1[6].r/local_memory_reg[31]      | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_14_pw/mwu/genblk1[7].cntr_for_thread/delay_of_data/genblk1[7].r/local_memory_reg[31]      | 8      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_14_pw/mwu/genblk1[8].cntr_for_thread/delay_of_data/genblk1[8].r/local_memory_reg[31]      | 9      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_14_pw/mwu/genblk1[9].cntr_for_thread/delay_of_data/genblk1[9].r/local_memory_reg[31]      | 10     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_14_pw/mwu/genblk1[10].cntr_for_thread/delay_of_data/genblk1[10].r/local_memory_reg[31]    | 11     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_14_pw/mwu/genblk1[11].cntr_for_thread/delay_of_data/genblk1[11].r/local_memory_reg[31]    | 12     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_14_pw/mwu/genblk1[12].cntr_for_thread/delay_of_data/genblk1[12].r/local_memory_reg[31]    | 13     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_14_pw/mwu/genblk1[13].cntr_for_thread/delay_of_data/genblk1[13].r/local_memory_reg[31]    | 14     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_14_pw/mwu/genblk1[14].cntr_for_thread/delay_of_data/genblk1[14].r/local_memory_reg[31]    | 15     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_14_pw/mwu/genblk1[15].cntr_for_thread/delay_of_data/genblk1[15].r/local_memory_reg[31]    | 16     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_14_pw/mwu/genblk1[16].cntr_for_thread/delay_of_data/genblk1[16].r/local_memory_reg[31]    | 17     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_14_pw/mwu/genblk1[17].cntr_for_thread/delay_of_data/genblk1[17].r/local_memory_reg[31]    | 18     | 32    | NO           | NO                 | YES               | 0      | 32      | 
|LittleNetAccAxi | ln/layer_15_dw/SW_unit/kernel_3_reg[7]                                                             | 7      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|LittleNetAccAxi | ln/layer_15_dw/SW_unit/kernel_6_reg[7]                                                             | 10     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|LittleNetAccAxi | ln/layer_16_dw/SW_unit/kernel_3_reg[7]                                                             | 7      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|LittleNetAccAxi | ln/layer_16_dw/SW_unit/kernel_6_reg[7]                                                             | 10     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|LittleNetAccAxi | ln/layer_15_dw/genblk1[3].delay_of_kernel_and_weight/genblk1[2].r/local_memory_reg[7]              | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|LittleNetAccAxi | ln/layer_15_dw/genblk1[4].delay_of_kernel_and_weight/genblk1[3].r/local_memory_reg[15]             | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|LittleNetAccAxi | ln/layer_15_dw/genblk1[5].delay_of_kernel_and_weight/genblk1[4].r/local_memory_reg[15]             | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_15_dw/genblk1[6].delay_of_kernel_and_weight/genblk1[5].r/local_memory_reg[7]              | 6      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|LittleNetAccAxi | ln/layer_15_dw/genblk1[7].delay_of_kernel_and_weight/genblk1[6].r/local_memory_reg[15]             | 7      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|LittleNetAccAxi | ln/layer_15_dw/genblk1[8].delay_of_kernel_and_weight/genblk1[7].r/local_memory_reg[15]             | 8      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_15_dw/delay_of_bn_weights/genblk1[11].r/local_memory_reg[15]                              | 12     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_15_dw/SW_unit/kernel_validity_delay/genblk1[18].r/local_memory_reg[0]                     | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|LittleNetAccAxi | ln/layer_15_dw/delay_line_of_validity/genblk1[15].r/local_memory_reg[0]                            | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_16_dw/genblk1[3].delay_of_kernel_and_weight/genblk1[2].r/local_memory_reg[7]              | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|LittleNetAccAxi | ln/layer_16_dw/genblk1[4].delay_of_kernel_and_weight/genblk1[3].r/local_memory_reg[15]             | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|LittleNetAccAxi | ln/layer_16_dw/genblk1[5].delay_of_kernel_and_weight/genblk1[4].r/local_memory_reg[15]             | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_16_dw/genblk1[6].delay_of_kernel_and_weight/genblk1[5].r/local_memory_reg[7]              | 6      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|LittleNetAccAxi | ln/layer_16_dw/genblk1[7].delay_of_kernel_and_weight/genblk1[6].r/local_memory_reg[15]             | 7      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|LittleNetAccAxi | ln/layer_16_dw/genblk1[8].delay_of_kernel_and_weight/genblk1[7].r/local_memory_reg[15]             | 8      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_16_dw/delay_of_bn_weights/genblk1[11].r/local_memory_reg[15]                              | 12     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_16_dw/SW_unit/kernel_validity_delay/genblk1[18].r/local_memory_reg[0]                     | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|LittleNetAccAxi | ln/layer_16_dw/delay_line_of_validity/genblk1[15].r/local_memory_reg[0]                            | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_13_dw/genblk1[3].delay_of_kernel_and_weight/genblk1[2].r/local_memory_reg[7]              | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|LittleNetAccAxi | ln/layer_13_dw/genblk1[4].delay_of_kernel_and_weight/genblk1[3].r/local_memory_reg[7]              | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|LittleNetAccAxi | ln/layer_13_dw/genblk1[5].delay_of_kernel_and_weight/genblk1[4].r/local_memory_reg[7]              | 5      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|LittleNetAccAxi | ln/layer_13_dw/genblk1[6].delay_of_kernel_and_weight/genblk1[5].r/local_memory_reg[7]              | 6      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|LittleNetAccAxi | ln/layer_13_dw/genblk1[7].delay_of_kernel_and_weight/genblk1[6].r/local_memory_reg[7]              | 7      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|LittleNetAccAxi | ln/layer_13_dw/genblk1[8].delay_of_kernel_and_weight/genblk1[7].r/local_memory_reg[7]              | 8      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_13_dw/delay_of_bn_weights/genblk1[11].r/local_memory_reg[15]                              | 12     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_13_dw/SW_unit/kernel_validity_delay/genblk1[18].r/local_memory_reg[0]                     | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|LittleNetAccAxi | ln/layer_13_dw/delay_line_of_validity/genblk1[15].r/local_memory_reg[0]                            | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_9_dw/genblk1[3].delay_of_kernel_and_weight/genblk1[2].r/local_memory_reg[7]               | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|LittleNetAccAxi | ln/layer_9_dw/genblk1[4].delay_of_kernel_and_weight/genblk1[3].r/local_memory_reg[7]               | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|LittleNetAccAxi | ln/layer_9_dw/genblk1[5].delay_of_kernel_and_weight/genblk1[4].r/local_memory_reg[7]               | 5      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|LittleNetAccAxi | ln/layer_9_dw/genblk1[6].delay_of_kernel_and_weight/genblk1[5].r/local_memory_reg[7]               | 6      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|LittleNetAccAxi | ln/layer_9_dw/genblk1[7].delay_of_kernel_and_weight/genblk1[6].r/local_memory_reg[7]               | 7      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|LittleNetAccAxi | ln/layer_9_dw/genblk1[8].delay_of_kernel_and_weight/genblk1[7].r/local_memory_reg[7]               | 8      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_9_dw/delay_of_bn_weights/genblk1[11].r/local_memory_reg[15]                               | 12     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_9_dw/SW_unit/kernel_validity_delay/genblk1[31].r/local_memory_reg[0]                      | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|LittleNetAccAxi | ln/layer_9_dw/delay_line_of_validity/genblk1[15].r/local_memory_reg[0]                             | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_7_dw/SW_unit/kernel_3_reg[7]                                                              | 46     | 8     | NO           | NO                 | YES               | 0      | 16      | 
|LittleNetAccAxi | ln/layer_7_dw/SW_unit/kernel_6_reg[7]                                                              | 49     | 8     | NO           | NO                 | YES               | 0      | 16      | 
|LittleNetAccAxi | ln/layer_7_dw/genblk1[3].delay_of_kernel_and_weight/genblk1[2].r/local_memory_reg[7]               | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|LittleNetAccAxi | ln/layer_7_dw/genblk1[4].delay_of_kernel_and_weight/genblk1[3].r/local_memory_reg[15]              | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|LittleNetAccAxi | ln/layer_7_dw/genblk1[5].delay_of_kernel_and_weight/genblk1[4].r/local_memory_reg[15]              | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_7_dw/genblk1[6].delay_of_kernel_and_weight/genblk1[5].r/local_memory_reg[7]               | 6      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|LittleNetAccAxi | ln/layer_7_dw/genblk1[7].delay_of_kernel_and_weight/genblk1[6].r/local_memory_reg[15]              | 7      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|LittleNetAccAxi | ln/layer_7_dw/genblk1[8].delay_of_kernel_and_weight/genblk1[7].r/local_memory_reg[15]              | 8      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_7_dw/delay_of_bn_weights/genblk1[11].r/local_memory_reg[15]                               | 12     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_7_dw/SW_unit/kernel_validity_delay/genblk1[57].r/local_memory_reg[0]                      | 58     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|LittleNetAccAxi | ln/layer_7_dw/delay_line_of_validity/genblk1[15].r/local_memory_reg[0]                             | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_9_dw/genblk1[2].delay_of_kernel_and_weight/genblk1[1].r/local_memory_reg[8]               | 25     | 16    | NO           | NO                 | YES               | 0      | 16      | 
|LittleNetAccAxi | ln/layer_13_dw/genblk1[2].delay_of_kernel_and_weight/genblk1[1].r/local_memory_reg[8]              | 12     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_11_pw/genblk1[0].pw_unit/delay_of_bn_weights/genblk1[3].r/local_memory_reg[15]            | 4      | 256   | NO           | NO                 | YES               | 256    | 0       | 
|LittleNetAccAxi | ln/layer_18_dw/genblk1[3].delay_of_kernel_and_weight/genblk1[2].r/local_memory_reg[7]              | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|LittleNetAccAxi | ln/layer_18_dw/genblk1[4].delay_of_kernel_and_weight/genblk1[3].r/local_memory_reg[7]              | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|LittleNetAccAxi | ln/layer_18_dw/genblk1[5].delay_of_kernel_and_weight/genblk1[4].r/local_memory_reg[7]              | 5      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|LittleNetAccAxi | ln/layer_18_dw/genblk1[6].delay_of_kernel_and_weight/genblk1[5].r/local_memory_reg[7]              | 6      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|LittleNetAccAxi | ln/layer_18_dw/genblk1[7].delay_of_kernel_and_weight/genblk1[6].r/local_memory_reg[7]              | 7      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|LittleNetAccAxi | ln/layer_18_dw/genblk1[8].delay_of_kernel_and_weight/genblk1[7].r/local_memory_reg[7]              | 8      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_18_dw/delay_of_bn_weights/genblk1[11].r/local_memory_reg[15]                              | 12     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_18_dw/SW_unit/kernel_validity_delay/genblk1[18].r/local_memory_reg[0]                     | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|LittleNetAccAxi | ln/layer_18_dw/delay_line_of_validity/genblk1[15].r/local_memory_reg[0]                            | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_10_dw/genblk1[3].delay_of_kernel_and_weight/genblk1[2].r/local_memory_reg[7]              | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|LittleNetAccAxi | ln/layer_10_dw/genblk1[4].delay_of_kernel_and_weight/genblk1[3].r/local_memory_reg[7]              | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|LittleNetAccAxi | ln/layer_10_dw/genblk1[5].delay_of_kernel_and_weight/genblk1[4].r/local_memory_reg[7]              | 5      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|LittleNetAccAxi | ln/layer_10_dw/genblk1[6].delay_of_kernel_and_weight/genblk1[5].r/local_memory_reg[7]              | 6      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|LittleNetAccAxi | ln/layer_10_dw/genblk1[7].delay_of_kernel_and_weight/genblk1[6].r/local_memory_reg[7]              | 7      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|LittleNetAccAxi | ln/layer_10_dw/genblk1[8].delay_of_kernel_and_weight/genblk1[7].r/local_memory_reg[7]              | 8      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_10_dw/delay_of_bn_weights/genblk1[11].r/local_memory_reg[15]                              | 12     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_10_dw/SW_unit/kernel_validity_delay/genblk1[31].r/local_memory_reg[0]                     | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|LittleNetAccAxi | ln/layer_10_dw/delay_line_of_validity/genblk1[15].r/local_memory_reg[0]                            | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_12_dw/SW_unit/kernel_3_reg[7]                                                             | 7      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|LittleNetAccAxi | ln/layer_12_dw/SW_unit/kernel_6_reg[7]                                                             | 10     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|LittleNetAccAxi | ln/layer_12_dw/genblk1[3].delay_of_kernel_and_weight/genblk1[2].r/local_memory_reg[7]              | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|LittleNetAccAxi | ln/layer_12_dw/genblk1[4].delay_of_kernel_and_weight/genblk1[3].r/local_memory_reg[15]             | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|LittleNetAccAxi | ln/layer_12_dw/genblk1[5].delay_of_kernel_and_weight/genblk1[4].r/local_memory_reg[15]             | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_12_dw/genblk1[6].delay_of_kernel_and_weight/genblk1[5].r/local_memory_reg[7]              | 6      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|LittleNetAccAxi | ln/layer_12_dw/genblk1[7].delay_of_kernel_and_weight/genblk1[6].r/local_memory_reg[15]             | 7      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|LittleNetAccAxi | ln/layer_12_dw/genblk1[8].delay_of_kernel_and_weight/genblk1[7].r/local_memory_reg[15]             | 8      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_12_dw/delay_of_bn_weights/genblk1[11].r/local_memory_reg[15]                              | 12     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_12_dw/SW_unit/kernel_validity_delay/genblk1[18].r/local_memory_reg[0]                     | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|LittleNetAccAxi | ln/layer_12_dw/delay_line_of_validity/genblk1[15].r/local_memory_reg[0]                            | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_18_dw/genblk1[2].delay_of_kernel_and_weight/genblk1[1].r/local_memory_reg[8]              | 12     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|LittleNetAccAxi | ln/layer_10_dw/genblk1[2].delay_of_kernel_and_weight/genblk1[1].r/local_memory_reg[8]              | 25     | 16    | NO           | NO                 | YES               | 0      | 16      | 
|LittleNetAccAxi | ln/layer_17_pw/genblk1[0].pw_unit/delay_of_bn_weights/genblk1[3].r/local_memory_reg[15]            | 4      | 288   | NO           | NO                 | YES               | 288    | 0       | 
|LittleNetAccAxi | ln/layer_17_pw/mwu/genblk1[2].cntr_for_thread/delay_of_data/genblk1[2].r/local_memory_reg[31]      | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_17_pw/mwu/genblk1[3].cntr_for_thread/delay_of_data/genblk1[3].r/local_memory_reg[31]      | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_17_pw/mwu/genblk1[4].cntr_for_thread/delay_of_data/genblk1[4].r/local_memory_reg[31]      | 5      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_17_pw/mwu/genblk1[5].cntr_for_thread/delay_of_data/genblk1[5].r/local_memory_reg[31]      | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_17_pw/mwu/genblk1[6].cntr_for_thread/delay_of_data/genblk1[6].r/local_memory_reg[31]      | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_17_pw/mwu/genblk1[7].cntr_for_thread/delay_of_data/genblk1[7].r/local_memory_reg[31]      | 8      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_17_pw/mwu/genblk1[8].cntr_for_thread/delay_of_data/genblk1[8].r/local_memory_reg[31]      | 9      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_17_pw/mwu/genblk1[9].cntr_for_thread/delay_of_data/genblk1[9].r/local_memory_reg[31]      | 10     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_17_pw/mwu/genblk1[10].cntr_for_thread/delay_of_data/genblk1[10].r/local_memory_reg[31]    | 11     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_17_pw/mwu/genblk1[11].cntr_for_thread/delay_of_data/genblk1[11].r/local_memory_reg[31]    | 12     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_17_pw/mwu/genblk1[12].cntr_for_thread/delay_of_data/genblk1[12].r/local_memory_reg[31]    | 13     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_17_pw/mwu/genblk1[13].cntr_for_thread/delay_of_data/genblk1[13].r/local_memory_reg[31]    | 14     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_17_pw/mwu/genblk1[14].cntr_for_thread/delay_of_data/genblk1[14].r/local_memory_reg[31]    | 15     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_17_pw/mwu/genblk1[15].cntr_for_thread/delay_of_data/genblk1[15].r/local_memory_reg[31]    | 16     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_17_pw/mwu/genblk1[16].cntr_for_thread/delay_of_data/genblk1[16].r/local_memory_reg[31]    | 17     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|LittleNetAccAxi | ln/layer_17_pw/mwu/genblk1[17].cntr_for_thread/delay_of_data/genblk1[17].r/local_memory_reg[31]    | 18     | 32    | NO           | NO                 | YES               | 0      | 32      | 
|LittleNetAccAxi | ln/layer_5_pw/genblk1[0].pw_unit/delay_of_validity/genblk1[7].r/local_memory_reg[0]                | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_5_pw/delay_of_all_in_stream/genblk1[7].r/local_memory_reg[0]                              | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_17_pw/genblk1[17].pw_unit/delay_of_validity/genblk1[7].r/local_memory_reg[0]              | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_17_pw/mwu/genblk1[3].cntr_for_thread/delay_of_validity/genblk1[3].r/local_memory_reg[0]   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_17_pw/mwu/genblk1[4].cntr_for_thread/delay_of_validity/genblk1[4].r/local_memory_reg[0]   | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_17_pw/mwu/genblk1[5].cntr_for_thread/delay_of_validity/genblk1[5].r/local_memory_reg[0]   | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_17_pw/mwu/genblk1[6].cntr_for_thread/delay_of_validity/genblk1[6].r/local_memory_reg[0]   | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_17_pw/mwu/genblk1[7].cntr_for_thread/delay_of_validity/genblk1[7].r/local_memory_reg[0]   | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_17_pw/mwu/genblk1[8].cntr_for_thread/delay_of_validity/genblk1[8].r/local_memory_reg[0]   | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_17_pw/mwu/genblk1[9].cntr_for_thread/delay_of_validity/genblk1[9].r/local_memory_reg[0]   | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_17_pw/mwu/genblk1[10].cntr_for_thread/delay_of_validity/genblk1[10].r/local_memory_reg[0] | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_17_pw/mwu/genblk1[11].cntr_for_thread/delay_of_validity/genblk1[11].r/local_memory_reg[0] | 12     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_17_pw/mwu/genblk1[12].cntr_for_thread/delay_of_validity/genblk1[12].r/local_memory_reg[0] | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_17_pw/mwu/genblk1[13].cntr_for_thread/delay_of_validity/genblk1[13].r/local_memory_reg[0] | 14     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_17_pw/mwu/genblk1[14].cntr_for_thread/delay_of_validity/genblk1[14].r/local_memory_reg[0] | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_17_pw/mwu/genblk1[15].cntr_for_thread/delay_of_validity/genblk1[15].r/local_memory_reg[0] | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_17_pw/mwu/genblk1[16].cntr_for_thread/delay_of_validity/genblk1[16].r/local_memory_reg[0] | 17     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_17_pw/mwu/genblk1[17].cntr_for_thread/delay_of_validity/genblk1[17].r/local_memory_reg[0] | 18     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_5_pw/data_point_streamer/delay_of_state/genblk1[5].r/local_memory_reg[1]                  | 6      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|LittleNetAccAxi | ln/layer_5_pw/delay_of_in_data_by_cyclic_streamer_latency/genblk1[2].r/local_memory_reg[2]         | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_5_pw/mwu/genblk1[3].cntr_for_thread/delay_of_validity/genblk1[3].r/local_memory_reg[0]    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_5_pw/mwu/genblk1[4].cntr_for_thread/delay_of_validity/genblk1[4].r/local_memory_reg[0]    | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_5_pw/mwu/genblk1[5].cntr_for_thread/delay_of_validity/genblk1[5].r/local_memory_reg[0]    | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_5_pw/mwu/genblk1[6].cntr_for_thread/delay_of_validity/genblk1[6].r/local_memory_reg[0]    | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_5_pw/mwu/genblk1[7].cntr_for_thread/delay_of_validity/genblk1[7].r/local_memory_reg[0]    | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_5_pw/mwu/genblk1[8].cntr_for_thread/delay_of_validity/genblk1[8].r/local_memory_reg[0]    | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_5_pw/mwu/genblk1[9].cntr_for_thread/delay_of_validity/genblk1[9].r/local_memory_reg[0]    | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_5_pw/mwu/genblk1[10].cntr_for_thread/delay_of_validity/genblk1[10].r/local_memory_reg[0]  | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_5_pw/mwu/genblk1[11].cntr_for_thread/delay_of_validity/genblk1[11].r/local_memory_reg[0]  | 12     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_5_pw/mwu/genblk1[12].cntr_for_thread/delay_of_validity/genblk1[12].r/local_memory_reg[0]  | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_5_pw/mwu/genblk1[13].cntr_for_thread/delay_of_validity/genblk1[13].r/local_memory_reg[0]  | 14     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_5_pw/mwu/genblk1[14].cntr_for_thread/delay_of_validity/genblk1[14].r/local_memory_reg[0]  | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_5_pw/mwu/genblk1[15].cntr_for_thread/delay_of_validity/genblk1[15].r/local_memory_reg[0]  | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_8_pw/data_point_streamer/delay_of_state/genblk1[5].r/local_memory_reg[2]                  | 6      | 3     | YES          | NO                 | YES               | 3      | 0       | 
|LittleNetAccAxi | ln/layer_2_pw/genblk1[7].pw_unit/delay_of_validity/genblk1[7].r/local_memory_reg[0]                | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_2_pw/mwu/genblk1[3].cntr_for_thread/delay_of_validity/genblk1[3].r/local_memory_reg[0]    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_2_pw/mwu/genblk1[4].cntr_for_thread/delay_of_validity/genblk1[4].r/local_memory_reg[0]    | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_2_pw/mwu/genblk1[5].cntr_for_thread/delay_of_validity/genblk1[5].r/local_memory_reg[0]    | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_2_pw/mwu/genblk1[6].cntr_for_thread/delay_of_validity/genblk1[6].r/local_memory_reg[0]    | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_2_pw/mwu/genblk1[7].cntr_for_thread/delay_of_validity/genblk1[7].r/local_memory_reg[0]    | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_2_pw/mwu/delay_of_finish/genblk1[3].r/local_memory_reg[0]                                 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_2_pw/delay_of_all_in_stream/genblk1[7].r/local_memory_reg[0]                              | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_14_pw/genblk1[17].pw_unit/delay_of_validity/genblk1[7].r/local_memory_reg[0]              | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_14_pw/mwu/genblk1[3].cntr_for_thread/delay_of_validity/genblk1[3].r/local_memory_reg[0]   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_14_pw/mwu/genblk1[4].cntr_for_thread/delay_of_validity/genblk1[4].r/local_memory_reg[0]   | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_14_pw/mwu/genblk1[5].cntr_for_thread/delay_of_validity/genblk1[5].r/local_memory_reg[0]   | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_14_pw/mwu/genblk1[6].cntr_for_thread/delay_of_validity/genblk1[6].r/local_memory_reg[0]   | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_14_pw/mwu/genblk1[7].cntr_for_thread/delay_of_validity/genblk1[7].r/local_memory_reg[0]   | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_14_pw/mwu/genblk1[8].cntr_for_thread/delay_of_validity/genblk1[8].r/local_memory_reg[0]   | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_14_pw/mwu/genblk1[9].cntr_for_thread/delay_of_validity/genblk1[9].r/local_memory_reg[0]   | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_14_pw/mwu/genblk1[10].cntr_for_thread/delay_of_validity/genblk1[10].r/local_memory_reg[0] | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_14_pw/mwu/genblk1[11].cntr_for_thread/delay_of_validity/genblk1[11].r/local_memory_reg[0] | 12     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_14_pw/mwu/genblk1[12].cntr_for_thread/delay_of_validity/genblk1[12].r/local_memory_reg[0] | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_14_pw/mwu/genblk1[13].cntr_for_thread/delay_of_validity/genblk1[13].r/local_memory_reg[0] | 14     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_14_pw/mwu/genblk1[14].cntr_for_thread/delay_of_validity/genblk1[14].r/local_memory_reg[0] | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_14_pw/mwu/genblk1[15].cntr_for_thread/delay_of_validity/genblk1[15].r/local_memory_reg[0] | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_14_pw/mwu/genblk1[16].cntr_for_thread/delay_of_validity/genblk1[16].r/local_memory_reg[0] | 17     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_14_pw/mwu/genblk1[17].cntr_for_thread/delay_of_validity/genblk1[17].r/local_memory_reg[0] | 18     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_2_pw/data_point_streamer/delay_of_state/genblk1[5].r/local_memory_reg[1]                  | 6      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|LittleNetAccAxi | ln/layer_2_pw/delay_of_in_data_by_cyclic_streamer_latency/genblk1[2].r/local_memory_reg[2]         | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_14_pw/data_point_streamer/delay_of_state/genblk1[5].r/local_memory_reg[2]                 | 6      | 3     | YES          | NO                 | YES               | 3      | 0       | 
|LittleNetAccAxi | ln/layer_11_pw/data_point_streamer/delay_of_state/genblk1[5].r/local_memory_reg[2]                 | 6      | 3     | YES          | NO                 | YES               | 3      | 0       | 
|LittleNetAccAxi | ln/layer_19_pw/delay_of_in_data_by_cyclic_streamer_latency/genblk1[2].r/local_memory_reg[2]        | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|LittleNetAccAxi | ln/layer_19_pw/data_point_streamer/delay_of_state/genblk1[5].r/local_memory_reg[1]                 | 6      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|LittleNetAccAxi | ln/layer_17_pw/data_point_streamer/delay_of_state/genblk1[5].r/local_memory_reg[2]                 | 6      | 3     | YES          | NO                 | YES               | 3      | 0       | 
+----------------+----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------+----------+
|      |BlackBox name              |Instances |
+------+---------------------------+----------+
|1     |DSP_A_mul_B_add_C_PCOUT    |         8|
|2     |DSP_A_mul_B_add_PCIN_PCOUT |        84|
|3     |DSP_A_mul_B_add_PCIN       |        12|
|4     |DSP_A_mul_B_add_C          |       104|
|5     |DSP_STREAMER               |         7|
|6     |DSP_A_mul_B_ACC            |        97|
|7     |DSP_A_mul_B_PCOUT          |         4|
+------+---------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |DSP_A_mul_B_ACC             |     1|
|2     |DSP_A_mul_B_ACC_            |    96|
|98    |DSP_A_mul_B_PCOUT           |     1|
|99    |DSP_A_mul_B_PCOUT_          |     3|
|102   |DSP_A_mul_B_add_C           |     1|
|103   |DSP_A_mul_B_add_C_PCOUT     |     1|
|104   |DSP_A_mul_B_add_C_PCOUT_    |     7|
|111   |DSP_A_mul_B_add_C_          |   103|
|214   |DSP_A_mul_B_add_PCIN        |     1|
|215   |DSP_A_mul_B_add_PCIN_PCOUT  |     1|
|216   |DSP_A_mul_B_add_PCIN_PCOUT_ |    83|
|299   |DSP_A_mul_B_add_PCIN_       |    11|
|310   |DSP_STREAMER                |     1|
|311   |DSP_STREAMER_               |     6|
|317   |BUFG                        |     3|
|318   |CARRY8                      |   463|
|319   |LUT1                        |   317|
|320   |LUT2                        |  4567|
|321   |LUT3                        |  1049|
|322   |LUT4                        |   876|
|323   |LUT5                        |  1033|
|324   |LUT6                        |  1531|
|325   |MUXF7                       |   329|
|326   |MUXF8                       |   136|
|327   |RAMB18E2                    |    10|
|337   |RAMB36E2                    |   190|
|390   |SRL16E                      |  4376|
|391   |SRLC32E                     |   938|
|392   |FDRE                        | 16589|
|393   |FDSE                        |   813|
|394   |IBUF                        |    38|
|395   |OBUF                        |    39|
+------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:15 ; elapsed = 00:03:39 . Memory (MB): peak = 3573.988 ; gain = 1142.949 ; free physical = 186 ; free virtual = 3474
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 92 critical warnings and 459 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:04 ; elapsed = 00:03:29 . Memory (MB): peak = 3577.898 ; gain = 858.359 ; free physical = 7332 ; free virtual = 10631
Synthesis Optimization Complete : Time (s): cpu = 00:02:20 ; elapsed = 00:03:43 . Memory (MB): peak = 3577.898 ; gain = 1146.859 ; free physical = 7353 ; free virtual = 10643
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.58 . Memory (MB): peak = 3577.898 ; gain = 0.000 ; free physical = 7324 ; free virtual = 10619
INFO: [Netlist 29-17] Analyzing 969 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ln/rom_layer_19_pw/inside_ROM_blk/xpm_memory_base_inst/gen_rd_a.douta_reg_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ln/rom_layer_5_pw/inside_ROM_blk/xpm_memory_base_inst/gen_rd_a.douta_reg_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ln/rom_layer_5_pw/inside_ROM_blk/xpm_memory_base_inst/gen_rd_a.douta_reg_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ln/rom_layer_8_pw/inside_ROM_blk/xpm_memory_base_inst/gen_rd_a.douta_reg_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ln/rom_layer_8_pw/inside_ROM_blk/xpm_memory_base_inst/gen_rd_a.douta_reg_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3622.012 ; gain = 0.000 ; free physical = 7260 ; free virtual = 10562
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 41 instances were transformed.
  BUFG => BUFGCE: 3 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 38 instances

INFO: [Common 17-83] Releasing license: Synthesis
456 Infos, 430 Warnings, 111 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:38 ; elapsed = 00:04:07 . Memory (MB): peak = 3622.012 ; gain = 1294.973 ; free physical = 7582 ; free virtual = 10885
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.runs/synth_1/LittleNetAccAxi.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3654.027 ; gain = 32.016 ; free physical = 7578 ; free virtual = 10896
INFO: [runtcl-4] Executing : report_utilization -file LittleNetAccAxi_utilization_synth.rpt -pb LittleNetAccAxi_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 18 22:11:20 2022...
