
---------- Begin Simulation Statistics ----------
simSeconds                                   0.067259                       # Number of seconds simulated (Second)
simTicks                                  67259374299                       # Number of ticks simulated (Tick)
finalTick                                 67259374299                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1217.28                       # Real time elapsed on the host (Second)
hostTickRate                                 55253607                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     808212                       # Number of bytes of host memory used (Byte)
simInsts                                    254224719                       # Number of instructions simulated (Count)
simOps                                      438136005                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   208846                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     359929                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                       201782876                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                      219915006                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                    1602                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                     219743975                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                  3042                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined              659148                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined           813487                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                672                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples          201543373                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              1.090306                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             1.442782                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                100770139     50.00%     50.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                 37212260     18.46%     68.46% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                 34873023     17.30%     85.77% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                 14316596      7.10%     92.87% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                  6653829      3.30%     96.17% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                  4349982      2.16%     98.33% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  2441494      1.21%     99.54% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                   586709      0.29%     99.83% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                   339341      0.17%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total            201543373                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                 375481     99.25%     99.25% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%     99.25% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%     99.25% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%     99.25% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%     99.25% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%     99.25% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%     99.25% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%     99.25% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%     99.25% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%     99.25% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%     99.25% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     0      0.00%     99.25% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     99.25% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                    44      0.01%     99.26% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%     99.26% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                    68      0.02%     99.28% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                    3      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                  10      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                  1610      0.43%     99.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                  868      0.23%     99.94% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead              115      0.03%     99.97% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite             107      0.03%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass      2108087      0.96%      0.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     89432143     40.70%     41.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult          121      0.00%     41.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv         2406      0.00%     41.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd      6298711      2.87%     44.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     44.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt          212      0.00%     44.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     44.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     44.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     44.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     44.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     44.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd         1012      0.00%     44.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     44.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu     17839830      8.12%     52.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            0      0.00%     52.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt         2846      0.00%     52.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc     17307821      7.88%     60.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     60.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     60.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift          993      0.00%     60.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     60.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     60.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     60.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd     14158867      6.44%     66.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     66.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     66.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt     17830940      8.11%     75.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv            0      0.00%     75.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     75.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult     28319761     12.89%     87.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     87.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     87.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead     10104819      4.60%     92.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite      7407571      3.37%     95.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead      8924938      4.06%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite         2897      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total     219743975                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        1.089012                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                             378306                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.001722                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads               361279955                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites               80312541                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       79647724                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                280132716                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites               140263401                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses       140062607                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                   77947736                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                   140066458                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                        219728826                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                     19025943                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                    15149                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                          26435673                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                       7965378                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                     7409730                       # Number of stores executed (Count)
system.cpu0.numRate                          1.088937                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                           1241                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         239503                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.quiesceCycles                      197228                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu0.committedInsts                  127215525                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                    219257454                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              1.586150                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         1.586150                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              0.630457                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         0.630457                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                 124028654                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                 67345232                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                  274854405                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                 131144632                       # Number of floating regfile writes (Count)
system.cpu0.ccRegfileReads                   25155379                       # number of cc regfile reads (Count)
system.cpu0.ccRegfileWrites                  33975909                       # number of cc regfile writes (Count)
system.cpu0.miscRegfileReads                 49214087                       # number of misc regfile reads (Count)
system.cpu0.miscRegfileWrites                     108                       # number of misc regfile writes (Count)
system.cpu0.MemDepUnit__0.insertedLoads      19043088                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores      7419762                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads      4614221                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores      4109849                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups                8010872                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted          3789960                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect             7092                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups             5844773                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits                5841724                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.999478                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                2102189                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                 7                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups           4077                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits               539                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            3538                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted          616                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts         627644                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls            930                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts             6969                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples    201456890                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     1.088359                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     1.831594                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0      106134785     52.68%     52.68% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1       54697071     27.15%     79.83% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2       10755935      5.34%     85.17% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3       13436457      6.67%     91.84% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4        4911488      2.44%     94.28% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5        2493708      1.24%     95.52% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6         528777      0.26%     95.78% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7         537364      0.27%     96.05% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        7961305      3.95%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total    201456890                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted           127215525                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted             219257454                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                   26345671                       # Number of memory references committed (Count)
system.cpu0.commit.loads                     18962353                       # Number of loads committed (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                        548                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                   7934233                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                 139997701                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                  103378706                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls              2098800                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass      2099792      0.96%      0.96% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     89090531     40.63%     41.59% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult          101      0.00%     41.59% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv         2165      0.00%     41.59% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd      6292131      2.87%     44.46% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     44.46% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt          192      0.00%     44.46% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     44.46% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     44.46% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     44.46% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     44.46% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     44.46% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd          732      0.00%     44.46% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     44.46% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu     17827411      8.13%     52.59% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            0      0.00%     52.59% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt         1824      0.00%     52.59% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc     17303330      7.89%     60.49% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     60.49% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     60.49% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift          382      0.00%     60.49% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     60.49% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     60.49% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     60.49% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd     14155794      6.46%     66.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt     17825821      8.13%     75.07% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     75.07% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     75.07% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult     28311577     12.91%     87.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     87.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     87.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead     10046997      4.58%     92.57% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite      7380913      3.37%     95.93% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead      8915356      4.07%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite         2405      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total    219257454                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      7961305                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.dcache.demandHits::cpu0.data     20413428                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total         20413428                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data     20413428                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total        20413428                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data      3618528                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total        3618528                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data      3618528                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total       3618528                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data 219970493979                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total 219970493979                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data 219970493979                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total 219970493979                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data     24031956                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     24031956                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data     24031956                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     24031956                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.150572                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.150572                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.150572                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.150572                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 60790.048876                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 60790.048876                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 60790.048876                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 60790.048876                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs        38424                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets            6                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs          572                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            2                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     67.174825                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets            3                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks       969328                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total           969328                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data      2252803                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total      2252803                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data      2252803                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total      2252803                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data      1365725                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total      1365725                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data      1365725                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total      1365725                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data  70719960246                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total  70719960246                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data  70719960246                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total  70719960246                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.056830                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.056830                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.056830                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.056830                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 51781.991430                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 51781.991430                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 51781.991430                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 51781.991430                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements               1361866                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu0.data          227                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total          227                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu0.data           47                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total           47                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.missLatency::cpu0.data      1276722                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.missLatency::total      1276722                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu0.data          274                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total          274                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu0.data     0.171533                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.171533                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::cpu0.data 27164.297872                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::total 27164.297872                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.mshrHits::cpu0.data            1                       # number of LockedRMWReadReq MSHR hits (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrHits::total            1                       # number of LockedRMWReadReq MSHR hits (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::cpu0.data           46                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::total           46                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::cpu0.data      3245085                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::total      3245085                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::cpu0.data     0.167883                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::total     0.167883                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu0.data 70545.326087                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::total 70545.326087                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu0.data          274                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total          274                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu0.data          274                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total          274                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data     13936744                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total       13936744                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data      2712167                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total      2712167                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data 185654096397                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total 185654096397                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data     16648911                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total     16648911                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.162904                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.162904                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 68452.310052                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 68452.310052                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data      2252792                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total      2252792                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data       459375                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total       459375                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data  37007524431                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total  37007524431                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.027592                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.027592                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 80560.597401                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 80560.597401                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data      6476684                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total       6476684                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data       906361                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total       906361                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data  34316397582                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total  34316397582                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data      7383045                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total      7383045                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.122762                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.122762                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 37861.732336                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 37861.732336                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu0.data           11                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total           11                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data       906350                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total       906350                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data  33712435815                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total  33712435815                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.122761                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.122761                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 37195.824808                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 37195.824808                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  67259374299                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse          511.736805                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs            21779745                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs           1363944                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             15.968211                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             189144                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data   511.736805                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.999486                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.999486                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0           72                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          431                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::2            2                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::3            7                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses         193623976                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses        193623976                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67259374299                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                 8365772                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles            165582866                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                  4658347                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles             22926925                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                  9463                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             5835987                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                  905                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts             220010339                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 4343                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  67259374299                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67259374299                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.fetch.icacheStallCycles          16456086                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                     127733462                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                    8010872                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches           7944452                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                    185070703                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                  20700                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                 807                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles         5406                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles           21                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                 16373188                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                 2609                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples         201543373                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             1.092387                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            2.482810                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0               162908028     80.83%     80.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                 2700048      1.34%     82.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                 3038887      1.51%     83.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                 3826991      1.90%     85.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                 2435569      1.21%     86.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                 4267477      2.12%     88.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                 4038400      2.00%     90.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                 2029363      1.01%     91.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                16298610      8.09%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total           201543373                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.039700                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       0.633024                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.icache.demandHits::cpu0.inst     16370652                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total         16370652                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst     16370652                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total        16370652                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst         2536                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           2536                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst         2536                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          2536                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst    202381748                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total    202381748                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst    202381748                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total    202381748                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst     16373188                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total     16373188                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst     16373188                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total     16373188                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.000155                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000155                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.000155                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000155                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 79803.528391                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 79803.528391                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 79803.528391                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 79803.528391                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs         1714                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           12                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs    142.833333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks         1385                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total             1385                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu0.inst          638                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          638                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst          638                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          638                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst         1898                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         1898                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst         1898                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         1898                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst    155855321                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total    155855321                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst    155855321                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total    155855321                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.000116                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000116                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.000116                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000116                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 82115.553741                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 82115.553741                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 82115.553741                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 82115.553741                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                  1385                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst     16370652                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total       16370652                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst         2536                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         2536                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst    202381748                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total    202381748                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst     16373188                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total     16373188                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.000155                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000155                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 79803.528391                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 79803.528391                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst          638                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          638                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst         1898                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         1898                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst    155855321                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total    155855321                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.000116                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000116                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 82115.553741                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 82115.553741                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  67259374299                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          511.824666                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs            16372549                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              1897                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs           8630.758566                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              92241                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   511.824666                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.999658                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.999658                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0          126                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1          197                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          188                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses         130987401                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses        130987401                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67259374299                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                     9463                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                  40924013                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                20412111                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts             219916608                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                 621                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                19043088                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                7419762                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                  610                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                   101343                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                20136403                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents           194                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect          2361                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect         6013                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts                8374                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit               219721828                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount              219710331                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                165273736                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                306997492                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       1.088845                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.538355                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  67259374299                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67259374299                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.demandHits::cpu0.inst          118                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::cpu0.data       704164                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::total          704282                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.overallHits::cpu0.inst          118                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::cpu0.data       704164                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::total         704282                       # number of overall hits (Count)
system.cpu0.l2cache.demandMisses::cpu0.inst         1779                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::cpu0.data       659760                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::total        661539                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.overallMisses::cpu0.inst         1779                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::cpu0.data       659760                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::total       661539                       # number of overall misses (Count)
system.cpu0.l2cache.demandMissLatency::cpu0.inst    153093420                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::cpu0.data  64368309258                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::total  64521402678                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::cpu0.inst    153093420                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::cpu0.data  64368309258                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::total  64521402678                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.demandAccesses::cpu0.inst         1897                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::cpu0.data      1363924                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::total      1365821                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::cpu0.inst         1897                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::cpu0.data      1363924                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::total      1365821                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.demandMissRate::cpu0.inst     0.937797                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::cpu0.data     0.483722                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::total     0.484353                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.overallMissRate::cpu0.inst     0.937797                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::cpu0.data     0.483722                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::total     0.484353                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.demandAvgMissLatency::cpu0.inst 86055.885329                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.demandAvgMissLatency::cpu0.data 97563.218834                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.demandAvgMissLatency::total 97532.273499                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::cpu0.inst 86055.885329                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::cpu0.data 97563.218834                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::total 97532.273499                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2cache.writebacks::writebacks       272385                       # number of writebacks (Count)
system.cpu0.l2cache.writebacks::total          272385                       # number of writebacks (Count)
system.cpu0.l2cache.demandMshrMisses::cpu0.inst         1779                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::cpu0.data       659760                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::total       661539                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::cpu0.inst         1779                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::cpu0.data       659760                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::total       661539                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.demandMshrMissLatency::cpu0.inst    141251940                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::cpu0.data  59974174458                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::total  60115426398                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::cpu0.inst    141251940                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::cpu0.data  59974174458                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::total  60115426398                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissRate::cpu0.inst     0.937797                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::cpu0.data     0.483722                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::total     0.484353                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::cpu0.inst     0.937797                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::cpu0.data     0.483722                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::total     0.484353                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.demandAvgMshrMissLatency::cpu0.inst 79399.629005                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::cpu0.data 90903.016943                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::total 90872.082217                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::cpu0.inst 79399.629005                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::cpu0.data 90903.016943                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::total 90872.082217                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.replacements               626531                       # number of replacements (Count)
system.cpu0.l2cache.ReadCleanReq.hits::cpu0.inst          118                       # number of ReadCleanReq hits (Count)
system.cpu0.l2cache.ReadCleanReq.hits::total          118                       # number of ReadCleanReq hits (Count)
system.cpu0.l2cache.ReadCleanReq.misses::cpu0.inst         1779                       # number of ReadCleanReq misses (Count)
system.cpu0.l2cache.ReadCleanReq.misses::total         1779                       # number of ReadCleanReq misses (Count)
system.cpu0.l2cache.ReadCleanReq.missLatency::cpu0.inst    153093420                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.missLatency::total    153093420                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.accesses::cpu0.inst         1897                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadCleanReq.accesses::total         1897                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadCleanReq.missRate::cpu0.inst     0.937797                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.missRate::total     0.937797                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.avgMissLatency::cpu0.inst 86055.885329                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.avgMissLatency::total 86055.885329                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.mshrMisses::cpu0.inst         1779                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2cache.ReadCleanReq.mshrMisses::total         1779                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2cache.ReadCleanReq.mshrMissLatency::cpu0.inst    141251940                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.mshrMissLatency::total    141251940                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.mshrMissRate::cpu0.inst     0.937797                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.mshrMissRate::total     0.937797                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.avgMshrMissLatency::cpu0.inst 79399.629005                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.avgMshrMissLatency::total 79399.629005                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.hits::cpu0.data       638744                       # number of ReadExReq hits (Count)
system.cpu0.l2cache.ReadExReq.hits::total       638744                       # number of ReadExReq hits (Count)
system.cpu0.l2cache.ReadExReq.misses::cpu0.data       265807                       # number of ReadExReq misses (Count)
system.cpu0.l2cache.ReadExReq.misses::total       265807                       # number of ReadExReq misses (Count)
system.cpu0.l2cache.ReadExReq.missLatency::cpu0.data  28284153201                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.missLatency::total  28284153201                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.accesses::cpu0.data       904551                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadExReq.accesses::total       904551                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadExReq.missRate::cpu0.data     0.293855                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.missRate::total     0.293855                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.avgMissLatency::cpu0.data 106408.609258                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.avgMissLatency::total 106408.609258                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.mshrMisses::cpu0.data       265807                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2cache.ReadExReq.mshrMisses::total       265807                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2cache.ReadExReq.mshrMissLatency::cpu0.data  26513745381                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.mshrMissLatency::total  26513745381                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.mshrMissRate::cpu0.data     0.293855                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.mshrMissRate::total     0.293855                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.avgMshrMissLatency::cpu0.data 99748.108142                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.avgMshrMissLatency::total 99748.108142                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.hits::cpu0.data        65420                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.hits::total        65420                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.misses::cpu0.data       393953                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.misses::total       393953                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.missLatency::cpu0.data  36084156057                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.missLatency::total  36084156057                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.accesses::cpu0.data       459373                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.accesses::total       459373                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.missRate::cpu0.data     0.857588                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.missRate::total     0.857588                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::cpu0.data 91595.078745                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::total 91595.078745                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.mshrMisses::cpu0.data       393953                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMisses::total       393953                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::cpu0.data  33460429077                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::total  33460429077                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::cpu0.data     0.857588                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::total     0.857588                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::cpu0.data 84935.078745                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::total 84935.078745                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.hits::cpu0.data            2                       # number of UpgradeReq hits (Count)
system.cpu0.l2cache.UpgradeReq.hits::total            2                       # number of UpgradeReq hits (Count)
system.cpu0.l2cache.UpgradeReq.misses::cpu0.data         1846                       # number of UpgradeReq misses (Count)
system.cpu0.l2cache.UpgradeReq.misses::total         1846                       # number of UpgradeReq misses (Count)
system.cpu0.l2cache.UpgradeReq.missLatency::cpu0.data     42000957                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.missLatency::total     42000957                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.accesses::cpu0.data         1848                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.UpgradeReq.accesses::total         1848                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.UpgradeReq.missRate::cpu0.data     0.998918                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.missRate::total     0.998918                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.avgMissLatency::cpu0.data 22752.414410                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.avgMissLatency::total 22752.414410                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.mshrMisses::cpu0.data         1846                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2cache.UpgradeReq.mshrMisses::total         1846                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2cache.UpgradeReq.mshrMissLatency::cpu0.data     29839797                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.mshrMissLatency::total     29839797                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.mshrMissRate::cpu0.data     0.998918                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.mshrMissRate::total     0.998918                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.avgMshrMissLatency::cpu0.data 16164.570423                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.avgMshrMissLatency::total 16164.570423                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.WritebackClean.hits::writebacks         1385                       # number of WritebackClean hits (Count)
system.cpu0.l2cache.WritebackClean.hits::total         1385                       # number of WritebackClean hits (Count)
system.cpu0.l2cache.WritebackClean.accesses::writebacks         1385                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackClean.accesses::total         1385                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackDirty.hits::writebacks       969328                       # number of WritebackDirty hits (Count)
system.cpu0.l2cache.WritebackDirty.hits::total       969328                       # number of WritebackDirty hits (Count)
system.cpu0.l2cache.WritebackDirty.accesses::writebacks       969328                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackDirty.accesses::total       969328                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  67259374299                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.tags.tagsInUse       25219.350853                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.l2cache.tags.totalRefs            2730934                       # Total number of references to valid blocks. (Count)
system.cpu0.l2cache.tags.sampledRefs           662139                       # Sample count of references to valid blocks. (Count)
system.cpu0.l2cache.tags.avgRefs             4.124412                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.l2cache.tags.warmupTick             85248                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.l2cache.tags.occupancies::writebacks    10.944479                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.inst   423.795880                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.data 24784.610493                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.avgOccs::writebacks     0.000334                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.inst     0.012933                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.data     0.756366                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::total      0.769634                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.occupanciesTaskId::1024        32767                       # Occupied blocks per task id (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::0          293                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::1         1436                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::2        12578                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::3        18459                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ratioOccsTaskId::1024     0.999969                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.l2cache.tags.tagAccesses         44356779                       # Number of tag accesses (Count)
system.cpu0.l2cache.tags.dataAccesses        44356779                       # Number of data accesses (Count)
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67259374299                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                    2374950                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                  80735                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                  40                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                194                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                 36444                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                  21                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                   438                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples          18962353                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean            32.053358                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev           95.474655                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9              16281669     85.86%     85.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19               62090      0.33%     86.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29              138595      0.73%     86.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39              210030      1.11%     88.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49              130216      0.69%     88.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59               63229      0.33%     89.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69               94565      0.50%     89.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79               19287      0.10%     89.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89               13983      0.07%     89.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99               22761      0.12%     89.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109             17929      0.09%     89.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119             16807      0.09%     90.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129             28870      0.15%     90.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139             18948      0.10%     90.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149             26225      0.14%     90.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159             44552      0.23%     90.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169             21265      0.11%     90.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179             43456      0.23%     90.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189             51017      0.27%     91.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199             45300      0.24%     91.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209            101384      0.53%     92.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219            191503      1.01%     93.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229            236560      1.25%     94.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239            429400      2.26%     96.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249             65578      0.35%     96.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259             44120      0.23%     97.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269             39909      0.21%     97.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279             40278      0.21%     97.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289             37753      0.20%     97.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299             42220      0.22%     97.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows          382854      2.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            2871                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total            18962353                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses               19024647                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                7409736                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                     6903                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                   997004                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  67259374299                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses               16374028                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                     1074                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  67259374299                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions             18                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples            9                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::mean      7297769                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::stdev 4635879.696603                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::min_value       223776                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::max_value     11734920                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::total            9                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON  67193694378                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED     65679921                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                  9463                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                16444454                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles               64015214                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          6281                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                 19358358                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles            101709603                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts             219964107                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents               381107                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents              55287961                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents                276885                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents              43090781                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.renamedOperands          287624532                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                  574454395                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups               124327815                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                275002016                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps            286384479                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                 1240044                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                    137                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                117                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                118176573                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                       413350510                       # The number of ROB reads (Count)
system.cpu0.rob.writes                      439856919                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts               127215525                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                 219257454                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.toL2Bus.transDist::ReadResp        463440                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WritebackDirty      1243675                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WritebackClean         1385                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::CleanEvict       912169                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::UpgradeReq         3362                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::UpgradeResp         3301                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadExReq       905878                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadExResp       904625                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadCleanReq         1898                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadSharedReq       475593                       # Transaction distribution (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         5179                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      4097107                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount::total           4102286                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktSize_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port       209984                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    149471744                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize::total          149681728                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.snoops                     816737                       # Total snoops (Count)
system.cpu0.toL2Bus.snoopTraffic             17700608                       # Total snoop traffic (Byte)
system.cpu0.toL2Bus.snoopFanout::samples      2180709                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::mean        0.002725                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::stdev       0.052142                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::0            2174767     99.73%     99.73% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::1               5941      0.27%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::2                  1      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::3                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::4                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::max_value            2                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::total        2180709                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED  67259374299                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.toL2Bus.reqLayer0.occupancy    1555891551                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer0.occupancy      1895767                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer1.occupancy   1363188780                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.snoopLayer0.occupancy      2713613                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.snoop_filter.totRequests      2730921                       # Total number of requests made to the snoop filter. (Count)
system.cpu0.toL2Bus.snoop_filter.hitSingleRequests      1365111                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.hitMultiRequests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.totSnoops         5934                       # Total number of snoops made to the snoop filter. (Count)
system.cpu0.toL2Bus.snoop_filter.hitSingleSnoops         5933                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.hitMultiSnoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu0.workload.numSyscalls                  120                       # Number of system calls (Count)
system.cpu1.numCycles                       200456351                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                      219243736                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                    1082                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                     219127754                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                   156                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined              366267                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined           413324                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                452                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples          200426262                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              1.093309                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             1.441201                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                 99791623     49.79%     49.79% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                 37199009     18.56%     68.35% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                 34856486     17.39%     85.74% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                 14307795      7.14%     92.88% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                  6626872      3.31%     96.19% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                  4323375      2.16%     98.34% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                  2411834      1.20%     99.55% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                   577123      0.29%     99.83% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                   332145      0.17%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total            200426262                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                 363005     99.82%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                    10      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     99.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                   368      0.10%     99.92% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                  231      0.06%     99.99% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead               19      0.01%     99.99% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite              23      0.01%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass      2101137      0.96%      0.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu     88955720     40.60%     41.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult           21      0.00%     41.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv           76      0.00%     41.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd      6297919      2.87%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt           80      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd           60      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu     17837449      8.14%     52.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     52.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt          145      0.00%     52.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc     17306009      7.90%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift           83      0.00%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd     14158995      6.46%     66.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     66.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     66.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt     17831109      8.14%     75.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     75.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     75.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult     28320041     12.92%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead     10024328      4.57%     92.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite      7373435      3.36%     95.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead      8920603      4.07%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite          544      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total     219127754                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        1.093144                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                             363656                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.001660                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads               358945191                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites               79378939                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses       79071993                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                280100391                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites               140232236                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses       140047973                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                   77340084                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                   140050189                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                        219125985                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                     18944790                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                     1769                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                          26318651                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                       7904515                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                     7373861                       # Number of stores executed (Count)
system.cpu1.numRate                          1.093136                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                            241                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                          30089                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                     1442919                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.committedInsts                  127009194                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                    218878551                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                              1.578282                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                         1.578282                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              0.633600                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         0.633600                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                 123281276                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                 66905531                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                  274833742                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                 131133285                       # Number of floating regfile writes (Count)
system.cpu1.ccRegfileReads                   24847393                       # number of cc regfile reads (Count)
system.cpu1.ccRegfileWrites                  33769990                       # number of cc regfile writes (Count)
system.cpu1.miscRegfileReads                 48963248                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                      46                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads      18965159                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores      7394532                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads      4632920                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores      4129682                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                7912189                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted          3710649                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect              545                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups             5809685                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits                5809146                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.999907                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                2099580                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups            934                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                59                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses             875                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted           68                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts         337910                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls            630                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts              599                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples    200382559                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     1.092303                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     1.832797                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0      105150543     52.47%     52.47% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1       54675880     27.29%     79.76% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2       10746920      5.36%     85.12% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3       13417515      6.70%     91.82% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4        4906282      2.45%     94.27% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5        2490042      1.24%     95.51% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6         524929      0.26%     95.77% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7         532210      0.27%     96.04% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8        7938238      3.96%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total    200382559                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted           127009194                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted             218878551                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                   26287033                       # Number of memory references committed (Count)
system.cpu1.commit.loads                     18920363                       # Number of loads committed (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                        390                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                   7887978                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                 139987982                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                  103008169                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls              2097344                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass      2097472      0.96%      0.96% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu     88780335     40.56%     41.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult           17      0.00%     41.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv           71      0.00%     41.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd      6291731      2.87%     44.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt           80      0.00%     44.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd           32      0.00%     44.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu     17826051      8.14%     52.54% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     52.54% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt           64      0.00%     52.54% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc     17301882      7.90%     60.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     60.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     60.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift           38      0.00%     60.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     60.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     60.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     60.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd     14155920      6.47%     66.91% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.91% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.91% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt     17825984      8.14%     75.06% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     75.06% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     75.06% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult     28311841     12.93%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead     10007133      4.57%     92.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite      7366214      3.37%     95.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead      8913230      4.07%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite          456      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total    218878551                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples      7938238                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu1.data     20333773                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total         20333773                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data     20333773                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total        20333773                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data      3607522                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total        3607522                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data      3607522                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total       3607522                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data 217195941306                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total 217195941306                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data 217195941306                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total 217195941306                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data     23941295                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total     23941295                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data     23941295                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total     23941295                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.150682                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.150682                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.150682                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.150682                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 60206.407974                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 60206.407974                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 60206.407974                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 60206.407974                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs         7874                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets          435                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs          145                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            2                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     54.303448                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets   217.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks       970711                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total           970711                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu1.data      2243484                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total      2243484                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu1.data      2243484                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total      2243484                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data      1364038                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total      1364038                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data      1364038                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total      1364038                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data  70156527906                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total  70156527906                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data  70156527906                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total  70156527906                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.056974                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.056974                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.056974                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.056974                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 51432.971740                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 51432.971740                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 51432.971740                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 51432.971740                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements               1360151                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::cpu1.data          147                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total          147                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu1.data           48                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total           48                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.missLatency::cpu1.data      1271061                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.missLatency::total      1271061                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu1.data          195                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total          195                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu1.data     0.246154                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.246154                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::cpu1.data 26480.437500                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::total 26480.437500                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::cpu1.data           48                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::total           48                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::cpu1.data      3004992                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::total      3004992                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::cpu1.data     0.246154                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::total     0.246154                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu1.data        62604                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::total        62604                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu1.data          195                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total          195                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu1.data          195                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total          195                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data     13873993                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total       13873993                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data      2700827                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total      2700827                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data 182939683860                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total 182939683860                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data     16574820                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total     16574820                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.162948                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.162948                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 67734.691582                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 67734.691582                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu1.data      2243481                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total      2243481                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data       457346                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total       457346                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data  36504158301                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total  36504158301                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.027593                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.027593                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 79817.377436                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 79817.377436                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data      6459780                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total       6459780                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data       906695                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total       906695                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data  34256257446                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total  34256257446                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data      7366475                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total      7366475                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.123084                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.123084                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 37781.456218                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 37781.456218                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrHits::cpu1.data            3                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrHits::total            3                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data       906692                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total       906692                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data  33652369605                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total  33652369605                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.123084                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.123084                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 37115.547071                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 37115.547071                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  67259374299                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse          509.479863                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs            21698294                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs           1362570                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs             15.924535                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick          274208850                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data   509.479863                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.995078                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.995078                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024          504                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::1          136                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::2          361                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::3            7                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.984375                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses         192896050                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses        192896050                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67259374299                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                 8257010                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles            164685513                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                  4559439                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles             22921514                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                  2786                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved             5805727                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                  166                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts             219268156                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                  824                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  67259374299                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67259374299                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.fetch.icacheStallCycles          16331536                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                     127294217                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                    7912189                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches           7908785                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                    184090180                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                   5894                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                 222                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles         1361                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.icacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu1.fetch.cacheLines                 16316898                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                  294                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples         200426262                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             1.094426                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            2.484216                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0               161912229     80.78%     80.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                 2696462      1.35%     82.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                 3034366      1.51%     83.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                 3823336      1.91%     85.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                 2426997      1.21%     86.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                 4255905      2.12%     88.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                 4030507      2.01%     90.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                 2025661      1.01%     91.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                16220799      8.09%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total           200426262                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.039471                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       0.635022                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu1.inst     16316467                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total         16316467                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst     16316467                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total        16316467                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst          431                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            431                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst          431                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           431                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst     26593712                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total     26593712                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst     26593712                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total     26593712                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst     16316898                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total     16316898                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst     16316898                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total     16316898                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.000026                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000026                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.000026                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000026                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 61702.348028                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 61702.348028                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 61702.348028                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 61702.348028                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs          266                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            3                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs     88.666667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks            1                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total                1                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::cpu1.inst           82                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total           82                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu1.inst           82                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total           82                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu1.inst          349                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          349                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst          349                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          349                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst     22540436                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total     22540436                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst     22540436                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total     22540436                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.000021                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.000021                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.000021                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.000021                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 64585.776504                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 64585.776504                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 64585.776504                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 64585.776504                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                     1                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst     16316467                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total       16316467                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst          431                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          431                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst     26593712                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total     26593712                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst     16316898                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total     16316898                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.000026                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000026                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 61702.348028                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 61702.348028                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu1.inst           82                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total           82                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst          349                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          349                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst     22540436                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total     22540436                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.000021                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.000021                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 64585.776504                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 64585.776504                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  67259374299                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          228.520523                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs            16316816                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               349                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs          46753.054441                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick          274182876                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   228.520523                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.446329                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.446329                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          348                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::1           84                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::4          264                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.679688                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses         130535533                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses        130535533                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67259374299                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                     2786                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                  40196496                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                20421409                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts             219244818                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                  73                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                18965159                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                7394532                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                  392                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                    99781                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                20149515                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents            90                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect            65                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect          644                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                 709                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit               219124637                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount              219119966                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                164817661                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                306212216                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       1.093106                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.538247                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  67259374299                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67259374299                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.demandHits::cpu1.data       706166                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::total          706166                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.overallHits::cpu1.data       706166                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::total         706166                       # number of overall hits (Count)
system.cpu1.l2cache.demandMisses::cpu1.inst          349                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::cpu1.data       656385                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::total        656734                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.overallMisses::cpu1.inst          349                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::cpu1.data       656385                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::total       656734                       # number of overall misses (Count)
system.cpu1.l2cache.demandMissLatency::cpu1.inst     22189455                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::cpu1.data  63801823307                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::total  63824012762                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::cpu1.inst     22189455                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::cpu1.data  63801823307                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::total  63824012762                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.demandAccesses::cpu1.inst          349                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::cpu1.data      1362551                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::total      1362900                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::cpu1.inst          349                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::cpu1.data      1362551                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::total      1362900                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.demandMissRate::cpu1.inst            1                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::cpu1.data     0.481732                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::total     0.481865                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.overallMissRate::cpu1.inst            1                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::cpu1.data     0.481732                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::total     0.481865                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.demandAvgMissLatency::cpu1.inst 63580.100287                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.demandAvgMissLatency::cpu1.data 97201.830187                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.demandAvgMissLatency::total 97183.963008                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::cpu1.inst 63580.100287                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::cpu1.data 97201.830187                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::total 97183.963008                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.l2cache.writebacks::writebacks       272671                       # number of writebacks (Count)
system.cpu1.l2cache.writebacks::total          272671                       # number of writebacks (Count)
system.cpu1.l2cache.demandMshrMisses::cpu1.inst          349                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::cpu1.data       656385                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::total       656734                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::cpu1.inst          349                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::cpu1.data       656385                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::total       656734                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.demandMshrMissLatency::cpu1.inst     19865115                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::cpu1.data  59430172667                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::total  59450037782                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::cpu1.inst     19865115                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::cpu1.data  59430172667                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::total  59450037782                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissRate::cpu1.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::cpu1.data     0.481732                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::total     0.481865                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::cpu1.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::cpu1.data     0.481732                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::total     0.481865                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.demandAvgMshrMissLatency::cpu1.inst 56920.100287                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::cpu1.data 90541.637403                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::total 90523.770327                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::cpu1.inst 56920.100287                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::cpu1.data 90541.637403                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::total 90523.770327                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.replacements               621175                       # number of replacements (Count)
system.cpu1.l2cache.CleanEvict.mshrMisses::writebacks            2                       # number of CleanEvict MSHR misses (Count)
system.cpu1.l2cache.CleanEvict.mshrMisses::total            2                       # number of CleanEvict MSHR misses (Count)
system.cpu1.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu1.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.misses::cpu1.inst          349                       # number of ReadCleanReq misses (Count)
system.cpu1.l2cache.ReadCleanReq.misses::total          349                       # number of ReadCleanReq misses (Count)
system.cpu1.l2cache.ReadCleanReq.missLatency::cpu1.inst     22189455                       # number of ReadCleanReq miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.missLatency::total     22189455                       # number of ReadCleanReq miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.accesses::cpu1.inst          349                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadCleanReq.accesses::total          349                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadCleanReq.missRate::cpu1.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.missRate::total            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.avgMissLatency::cpu1.inst 63580.100287                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.avgMissLatency::total 63580.100287                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.mshrMisses::cpu1.inst          349                       # number of ReadCleanReq MSHR misses (Count)
system.cpu1.l2cache.ReadCleanReq.mshrMisses::total          349                       # number of ReadCleanReq MSHR misses (Count)
system.cpu1.l2cache.ReadCleanReq.mshrMissLatency::cpu1.inst     19865115                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.mshrMissLatency::total     19865115                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.mshrMissRate::cpu1.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.avgMshrMissLatency::cpu1.inst 56920.100287                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.avgMshrMissLatency::total 56920.100287                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.hits::cpu1.data       640423                       # number of ReadExReq hits (Count)
system.cpu1.l2cache.ReadExReq.hits::total       640423                       # number of ReadExReq hits (Count)
system.cpu1.l2cache.ReadExReq.misses::cpu1.data       264782                       # number of ReadExReq misses (Count)
system.cpu1.l2cache.ReadExReq.misses::total       264782                       # number of ReadExReq misses (Count)
system.cpu1.l2cache.ReadExReq.missLatency::cpu1.data  28221176903                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.missLatency::total  28221176903                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.accesses::cpu1.data       905205                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadExReq.accesses::total       905205                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadExReq.missRate::cpu1.data     0.292511                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.missRate::total     0.292511                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.avgMissLatency::cpu1.data 106582.686523                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.avgMissLatency::total 106582.686523                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.mshrMisses::cpu1.data       264782                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2cache.ReadExReq.mshrMisses::total       264782                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2cache.ReadExReq.mshrMissLatency::cpu1.data  26457602243                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.mshrMissLatency::total  26457602243                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.mshrMissRate::cpu1.data     0.292511                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.mshrMissRate::total     0.292511                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.avgMshrMissLatency::cpu1.data 99922.208621                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.avgMshrMissLatency::total 99922.208621                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.hits::cpu1.data        65743                       # number of ReadSharedReq hits (Count)
system.cpu1.l2cache.ReadSharedReq.hits::total        65743                       # number of ReadSharedReq hits (Count)
system.cpu1.l2cache.ReadSharedReq.misses::cpu1.data       391603                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.misses::total       391603                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.missLatency::cpu1.data  35580646404                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.missLatency::total  35580646404                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.accesses::cpu1.data       457346                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.accesses::total       457346                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.missRate::cpu1.data     0.856251                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.missRate::total     0.856251                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.avgMissLatency::cpu1.data 90858.973001                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMissLatency::total 90858.973001                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.mshrMisses::cpu1.data       391603                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMisses::total       391603                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMissLatency::cpu1.data  32972570424                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.mshrMissLatency::total  32972570424                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.mshrMissRate::cpu1.data     0.856251                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.mshrMissRate::total     0.856251                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.avgMshrMissLatency::cpu1.data 84198.973001                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMshrMissLatency::total 84198.973001                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.hits::cpu1.data            2                       # number of UpgradeReq hits (Count)
system.cpu1.l2cache.UpgradeReq.hits::total            2                       # number of UpgradeReq hits (Count)
system.cpu1.l2cache.UpgradeReq.misses::cpu1.data         1533                       # number of UpgradeReq misses (Count)
system.cpu1.l2cache.UpgradeReq.misses::total         1533                       # number of UpgradeReq misses (Count)
system.cpu1.l2cache.UpgradeReq.missLatency::cpu1.data     33054910                       # number of UpgradeReq miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.missLatency::total     33054910                       # number of UpgradeReq miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.accesses::cpu1.data         1535                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.UpgradeReq.accesses::total         1535                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.UpgradeReq.missRate::cpu1.data     0.998697                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.missRate::total     0.998697                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.avgMissLatency::cpu1.data 21562.237443                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.avgMissLatency::total 21562.237443                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.mshrMisses::cpu1.data         1533                       # number of UpgradeReq MSHR misses (Count)
system.cpu1.l2cache.UpgradeReq.mshrMisses::total         1533                       # number of UpgradeReq MSHR misses (Count)
system.cpu1.l2cache.UpgradeReq.mshrMissLatency::cpu1.data     22971670                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.mshrMissLatency::total     22971670                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.mshrMissRate::cpu1.data     0.998697                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.mshrMissRate::total     0.998697                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.avgMshrMissLatency::cpu1.data 14984.781474                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.avgMshrMissLatency::total 14984.781474                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.WritebackClean.hits::writebacks            1                       # number of WritebackClean hits (Count)
system.cpu1.l2cache.WritebackClean.hits::total            1                       # number of WritebackClean hits (Count)
system.cpu1.l2cache.WritebackClean.accesses::writebacks            1                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackClean.accesses::total            1                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackDirty.hits::writebacks       970711                       # number of WritebackDirty hits (Count)
system.cpu1.l2cache.WritebackDirty.hits::total       970711                       # number of WritebackDirty hits (Count)
system.cpu1.l2cache.WritebackDirty.accesses::writebacks       970711                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackDirty.accesses::total       970711                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  67259374299                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.tags.tagsInUse       24078.751658                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.l2cache.tags.totalRefs            2724603                       # Total number of references to valid blocks. (Count)
system.cpu1.l2cache.tags.sampledRefs           657020                       # Sample count of references to valid blocks. (Count)
system.cpu1.l2cache.tags.avgRefs             4.146910                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.l2cache.tags.warmupTick         274175883                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.l2cache.tags.occupancies::writebacks     8.630964                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.inst    50.793194                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.data 24019.327500                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.avgOccs::writebacks     0.000263                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.inst     0.001550                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.data     0.733012                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::total      0.734825                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.occupanciesTaskId::1024        32757                       # Occupied blocks per task id (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::1          221                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::2        12517                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::3        19983                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::4           36                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ratioOccsTaskId::1024     0.999664                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.l2cache.tags.tagAccesses         44250396                       # Number of tag accesses (Count)
system.cpu1.l2cache.tags.dataAccesses        44250396                       # Number of data accesses (Count)
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67259374299                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                    2369252                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                  44796                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                 90                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                 27862                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                   124                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples          18920363                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean            31.727135                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev           94.921694                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9              16246421     85.87%     85.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19               62320      0.33%     86.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29              140557      0.74%     86.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39              214103      1.13%     88.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49              136830      0.72%     88.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59               67558      0.36%     89.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69              104602      0.55%     89.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79               20284      0.11%     89.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89               13853      0.07%     89.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99               21992      0.12%     90.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109             17265      0.09%     90.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119             16296      0.09%     90.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129             28769      0.15%     90.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139             18160      0.10%     90.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149             25304      0.13%     90.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159             43687      0.23%     90.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169             21067      0.11%     90.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179             43997      0.23%     91.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189             50585      0.27%     91.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199             44457      0.23%     91.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209             98944      0.52%     92.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219            188141      0.99%     93.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229            230238      1.22%     94.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239            417249      2.21%     96.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249             64022      0.34%     96.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259             44011      0.23%     97.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269             40592      0.21%     97.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279             40628      0.21%     97.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289             37706      0.20%     97.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299             42329      0.22%     98.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows          378396      2.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            2743                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total            18920363                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses               18944299                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                7373861                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                     6401                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                   993328                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  67259374299                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses               16317119                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                      281                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  67259374299                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions             18                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples            9                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean     22926865                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::stdev 46136498.627426                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value       229104                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value    133351848                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total            9                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON  67053032514                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED    206341785                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                  2786                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                16329888                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles               63171383                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles          1463                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                 19260858                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles            101659884                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts             219248521                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents               355391                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents              55229324                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                270801                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents              43081309                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands          286337511                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                  571983882                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups               123402741                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                274968567                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps            285705643                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                  631868                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                     46                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                 46                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                118134887                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                       411633495                       # The number of ROB reads (Count)
system.cpu1.rob.writes                      438476635                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts               127009194                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                 218878551                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.toL2Bus.transDist::ReadResp        459578                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WritebackDirty      1245838                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WritebackClean            1                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::CleanEvict       901518                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::UpgradeReq         3395                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::UpgradeResp         2971                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadExReq       906694                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadExResp       905281                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadCleanReq          349                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadSharedReq       469623                       # Transaction distribution (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          699                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      4091718                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount::total           4092417                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktSize_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        22400                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    149454144                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize::total          149476544                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.snoops                     806226                       # Total snoops (Count)
system.cpu1.toL2Bus.snoopTraffic             17732288                       # Total snoop traffic (Byte)
system.cpu1.toL2Bus.snoopFanout::samples      2167266                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::mean        0.002415                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::stdev       0.049079                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::0            2162033     99.76%     99.76% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::1               5233      0.24%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::3                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::4                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::total        2167266                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED  67259374299                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.toL2Bus.reqLayer0.occupancy    1553783655                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer0.occupancy       348651                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer1.occupancy   1361712258                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.snoopLayer0.occupancy      2422575                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.snoop_filter.totRequests      2724587                       # Total number of requests made to the snoop filter. (Count)
system.cpu1.toL2Bus.snoop_filter.hitSingleRequests      1361691                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.totSnoops         5231                       # Total number of snoops made to the snoop filter. (Count)
system.cpu1.toL2Bus.snoop_filter.hitSingleSnoops         5231                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_clk_domain.clock                       333                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l3.demandHits::cpu0.inst                    28                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu0.data                 29123                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.inst                   167                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.data                 29842                       # number of demand (read+write) hits (Count)
system.l3.demandHits::total                     59160                       # number of demand (read+write) hits (Count)
system.l3.overallHits::cpu0.inst                   28                       # number of overall hits (Count)
system.l3.overallHits::cpu0.data                29123                       # number of overall hits (Count)
system.l3.overallHits::cpu1.inst                  167                       # number of overall hits (Count)
system.l3.overallHits::cpu1.data                29842                       # number of overall hits (Count)
system.l3.overallHits::total                    59160                       # number of overall hits (Count)
system.l3.demandMisses::cpu0.inst                1750                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu0.data              618349                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.inst                 182                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.data              610539                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::total                 1230820                       # number of demand (read+write) misses (Count)
system.l3.overallMisses::cpu0.inst               1750                       # number of overall misses (Count)
system.l3.overallMisses::cpu0.data             618349                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.inst                182                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.data             610539                       # number of overall misses (Count)
system.l3.overallMisses::total                1230820                       # number of overall misses (Count)
system.l3.demandMissLatency::cpu0.inst      127818387                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu0.data    54845273160                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.inst       14917734                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.data    54294916401                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::total       109282925682                       # number of demand (read+write) miss ticks (Tick)
system.l3.overallMissLatency::cpu0.inst     127818387                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu0.data   54845273160                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.inst      14917734                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.data   54294916401                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::total      109282925682                       # number of overall miss ticks (Tick)
system.l3.demandAccesses::cpu0.inst              1778                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu0.data            647472                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.inst               349                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.data            640381                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::total               1289980                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.inst             1778                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.data           647472                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.inst              349                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.data           640381                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::total              1289980                       # number of overall (read+write) accesses (Count)
system.l3.demandMissRate::cpu0.inst          0.984252                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu0.data          0.955020                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.inst          0.521490                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.data          0.953400                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::total              0.954139                       # miss rate for demand accesses (Ratio)
system.l3.overallMissRate::cpu0.inst         0.984252                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu0.data         0.955020                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.inst         0.521490                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.data         0.953400                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::total             0.954139                       # miss rate for overall accesses (Ratio)
system.l3.demandAvgMissLatency::cpu0.inst 73039.078286                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu0.data 88696.307684                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu1.inst 81965.571429                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu1.data 88929.481001                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::total    88788.714582                       # average overall miss latency in ticks ((Tick/Count))
system.l3.overallAvgMissLatency::cpu0.inst 73039.078286                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu0.data 88696.307684                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu1.inst 81965.571429                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu1.data 88929.481001                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::total   88788.714582                       # average overall miss latency ((Tick/Count))
system.l3.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l3.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l3.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.writebacks::writebacks               456070                       # number of writebacks (Count)
system.l3.writebacks::total                    456070                       # number of writebacks (Count)
system.l3.demandMshrHits::cpu0.inst                 3                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu0.data                 1                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu1.inst                 7                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::total                    11                       # number of demand (read+write) MSHR hits (Count)
system.l3.overallMshrHits::cpu0.inst                3                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu0.data                1                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu1.inst                7                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::total                   11                       # number of overall MSHR hits (Count)
system.l3.demandMshrMisses::cpu0.inst            1747                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu0.data          618348                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.inst             175                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.data          610539                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::total             1230809                       # number of demand (read+write) MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.inst           1747                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.data         618348                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.inst            175                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.data         610539                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::total            1230809                       # number of overall MSHR misses (Count)
system.l3.demandMshrMissLatency::cpu0.inst    115785057                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu0.data  50624264770                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.inst     13483012                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.data  50127292119                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::total   100880824958                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.inst    115785057                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.data  50624264770                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.inst     13483012                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.data  50127292119                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::total  100880824958                       # number of overall MSHR miss ticks (Tick)
system.l3.demandMshrMissRate::cpu0.inst      0.982565                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu0.data      0.955019                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.inst      0.501433                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.data      0.953400                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::total          0.954130                       # mshr miss ratio for demand accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.inst     0.982565                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.data     0.955019                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.inst     0.501433                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.data     0.953400                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::total         0.954130                       # mshr miss ratio for overall accesses (Ratio)
system.l3.demandAvgMshrMissLatency::cpu0.inst 66276.506583                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu0.data 81870.184378                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu1.inst 77045.782857                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu1.data 82103.341669                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::total 81963.021848                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu0.inst 66276.506583                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu0.data 81870.184378                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu1.inst 77045.782857                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu1.data 82103.341669                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::total 81963.021848                       # average overall mshr miss latency ((Tick/Count))
system.l3.replacements                        1237864                       # number of replacements (Count)
system.l3.dataExpansions                       198604                       # number of data expansions (Count)
system.l3.dataContractions                      50629                       # number of data contractions (Count)
system.l3.CleanEvict.mshrMisses::writebacks       123520                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMisses::total         123520                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.ReadExReq.hits::cpu0.data                43                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::cpu1.data                11                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::total                    54                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.misses::cpu0.data          265686                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::cpu1.data          264732                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::total              530418                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.missLatency::cpu0.data  24563451294                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::cpu1.data  24515747046                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::total    49079198340                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.accesses::cpu0.data        265729                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::cpu1.data        264743                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::total            530472                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.missRate::cpu0.data      0.999838                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::cpu1.data      0.999958                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::total          0.999898                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMissLatency::cpu0.data 92452.938032                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::cpu1.data 92605.907280                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::total 92529.285092                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.mshrMisses::cpu0.data       265686                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::cpu1.data       264732                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::total          530418                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMissLatency::cpu0.data  22749893094                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::cpu1.data  22708682099                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::total  45458575193                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissRate::cpu0.data     0.999838                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::cpu1.data     0.999958                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::total      0.999898                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMshrMissLatency::cpu0.data 85626.992367                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::cpu1.data 85779.890980                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::total 85703.304173                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.hits::cpu0.inst            28                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu0.data         29080                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.inst           167                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.data         29831                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::total             59106                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.misses::cpu0.inst         1750                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu0.data       352663                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.inst          182                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.data       345807                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::total          700402                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.missLatency::cpu0.inst    127818387                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu0.data  30281821866                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.inst     14917734                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.data  29779169355                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::total  60203727342                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.accesses::cpu0.inst         1778                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu0.data       381743                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.inst          349                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.data       375638                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::total        759508                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.missRate::cpu0.inst     0.984252                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu0.data     0.923823                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.inst     0.521490                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.data     0.920586                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::total      0.922179                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMissLatency::cpu0.inst 73039.078286                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu0.data 85866.172142                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.inst 81965.571429                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.data 86114.998699                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::total 85955.961494                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.mshrHits::cpu0.inst            3                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu0.data            1                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu1.inst            7                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::total            11                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.inst         1747                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.data       352662                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.inst          175                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.data       345807                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::total       700391                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.inst    115785057                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.data  27874371676                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.inst     13483012                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.data  27418610020                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::total  55422249765                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissRate::cpu0.inst     0.982565                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu0.data     0.923820                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.inst     0.501433                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.data     0.920586                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::total     0.922164                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.inst 66276.506583                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.data 79039.906982                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.inst 77045.782857                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.data 79288.765178                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::total 79130.442517                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.hits::cpu0.data              402                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::cpu1.data               39                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::total                  441                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.accesses::cpu0.data          402                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::cpu1.data           39                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::total              441                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.WritebackDirty.hits::writebacks       545055                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.hits::total           545055                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.accesses::writebacks       545055                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.WritebackDirty.accesses::total       545055                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.compressor.compressions             1775864                       # Total number of compressions (Count)
system.l3.compressor.failedCompressions       1415172                       # Total number of failed compressions (Count)
system.l3.compressor.compressionSize::0             0                       # Number of blocks that compressed to fit in 0 bits (Count)
system.l3.compressor.compressionSize::1             0                       # Number of blocks that compressed to fit in 1 bits (Count)
system.l3.compressor.compressionSize::2             0                       # Number of blocks that compressed to fit in 2 bits (Count)
system.l3.compressor.compressionSize::4             0                       # Number of blocks that compressed to fit in 4 bits (Count)
system.l3.compressor.compressionSize::8             0                       # Number of blocks that compressed to fit in 8 bits (Count)
system.l3.compressor.compressionSize::16            0                       # Number of blocks that compressed to fit in 16 bits (Count)
system.l3.compressor.compressionSize::32            0                       # Number of blocks that compressed to fit in 32 bits (Count)
system.l3.compressor.compressionSize::64            0                       # Number of blocks that compressed to fit in 64 bits (Count)
system.l3.compressor.compressionSize::128            0                       # Number of blocks that compressed to fit in 128 bits (Count)
system.l3.compressor.compressionSize::256       360692                       # Number of blocks that compressed to fit in 256 bits (Count)
system.l3.compressor.compressionSize::512      1415172                       # Number of blocks that compressed to fit in 512 bits (Count)
system.l3.compressor.compressionSizeBits    796706464                       # Total compressed data size (Bit)
system.l3.compressor.avgCompressionSizeBits   448.630337                       # Average compression size ((Bit/Count))
system.l3.compressor.decompressions             59447                       # Total number of decompressions (Count)
system.l3.compressor.patterns::X             11045483                       # Number of data entries that match pattern X (Count)
system.l3.compressor.patterns::M              3161429                       # Number of data entries that match pattern M (Count)
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED  67259374299                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.tags.tagsInUse                 80157.086022                       # Average ticks per tags in use ((Tick/Count))
system.l3.tags.totalRefs                      2397486                       # Total number of references to valid blocks. (Count)
system.l3.tags.sampledRefs                    1413734                       # Sample count of references to valid blocks. (Count)
system.l3.tags.avgRefs                       1.695854                       # Average number of references to valid blocks. ((Count/Count))
system.l3.tags.warmupTick                       78000                       # The tick when the warmup percentage was hit. (Tick)
system.l3.tags.occupancies::writebacks    6961.552080                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.inst      441.072020                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.data    41459.140025                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.inst       17.386479                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.data    40470.543879                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.avgOccs::writebacks           0.035408                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.inst            0.002243                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.data            0.210872                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.inst            0.000088                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.data            0.205844                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::total                0.454456                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.occupanciesTaskId::1024         113832                       # Occupied blocks per task id (Count)
system.l3.tags.ageTaskId_1024::0                  335                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::1                 2037                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::2                32130                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::3                76592                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::4                 2738                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ratioOccsTaskId::1024         0.578979                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.tagAccesses                   61918214                       # Number of tag accesses (Count)
system.l3.tags.dataAccesses                 122422694                       # Number of data accesses (Count)
system.l3.tags.evictionsReplacement::0         425103                       # Number of replacements that caused the eviction of 0 blocks (Count)
system.l3.tags.evictionsReplacement::1        1175826                       # Number of replacements that caused the eviction of 1 blocks (Count)
system.l3.tags.evictionsReplacement::2          62038                       # Number of replacements that caused the eviction of 2 blocks (Count)
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67259374299                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    456070.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.inst::samples      1747.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.data::samples    617853.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.inst::samples       175.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.data::samples    610058.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.007969628024                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        28307                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        28307                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             2707837                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             429048                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     1230809                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     456070                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   1230809                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   456070                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    976                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.79                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      18.43                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               1230809                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               456070                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  573758                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  439177                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  177744                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   39110                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      32                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   1228                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   1318                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  10527                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  18128                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  23613                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  26933                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  28873                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  30683                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  30466                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  32471                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  30916                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  31925                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  32111                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  31960                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  32446                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  31578                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  31724                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  28651                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                    253                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                     71                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                     41                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                     25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                     14                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                     10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        28307                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      43.445438                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     28.661477                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    916.009225                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-4095        28305     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::106496-110591            2      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         28307                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        28307                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.110503                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.103151                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.517903                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            26844     94.83%     94.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              103      0.36%     95.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             1205      4.26%     99.45% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               87      0.31%     99.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               45      0.16%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                8      0.03%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                4      0.01%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24                4      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25                3      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26                1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28                1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         28307                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   62464                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                78771776                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             29188480                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1171164269.97702765                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              433968949.37266713                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   67259348325                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      39872.06                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu0.inst       111808                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu0.data     39542592                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.inst        11200                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.data     39043712                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     29186560                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu0.inst 1662340.769079416525                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu0.data 587911981.223826408386                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.inst 166519.538974755502                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.data 580494725.187779426575                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 433940403.165985763073                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu0.inst         1747                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu0.data       618348                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.inst          175                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.data       610539                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       456070                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu0.inst     49519361                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu0.data  27082390932                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.inst      6638367                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.data  26881604405                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 1130743217713                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu0.inst     28345.37                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu0.data     43797.98                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.inst     37933.53                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.data     44029.30                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   2479319.44                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu0.inst       111808                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.data     39574272                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.inst        11200                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.data     39074496                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       78771776                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu0.inst       111808                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu1.inst        11200                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       123008                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     29188480                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     29188480                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu0.inst         1747                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.data       618348                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.inst          175                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.data       610539                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         1230809                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       456070                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         456070                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu0.inst       1662341                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.data     588382994                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.inst        166520                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.data     580952416                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1171164270                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu0.inst      1662341                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu1.inst       166520                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1828860                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    433968949                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        433968949                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    433968949                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.inst      1662341                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.data    588382994                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.inst       166520                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.data    580952416                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1605133219                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              1229833                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              456040                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        76764                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        77253                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        77156                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        77103                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        77310                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        76506                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        76701                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        77015                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        76864                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        77018                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        76545                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        77006                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        76369                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        77105                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        76695                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        76423                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        28480                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        28757                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        28767                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        28917                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        28865                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        28228                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        28475                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        28847                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        28257                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        28556                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        28048                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        28578                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        28268                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        28228                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        28175                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        28594                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             30960784315                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            6149165000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        54020153065                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                25174.79                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           43924.79                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              706896                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             250073                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            57.48                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           54.84                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       728897                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   148.024119                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    94.926200                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   210.235097                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       537818     73.79%     73.79% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        86054     11.81%     85.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        31593      4.33%     89.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        19383      2.66%     92.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        13045      1.79%     94.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         8416      1.15%     95.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         6049      0.83%     96.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         4460      0.61%     96.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        22079      3.03%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       728897                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              78709312                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           29186560                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1170.235567                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              433.940403                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   12.53                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                9.14                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               3.39                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               56.76                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  67259374299                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      2609741400                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      1387102860                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     4396869120                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    1197133920                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 5309260320.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  24446609160                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   5240981760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   44587698540                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   662.921697                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  13351120805                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2245880000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  51662373494                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      2594633160                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      1379061255                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     4384138500                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    1183394880                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 5309260320.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  24370156200                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   5305363200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   44526007515                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   662.004486                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  13517277800                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2245880000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  51496216499                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  67259374299                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              700391                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        456070                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            643407                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq              2933                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             530470                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            530418                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         700391                       # Transaction distribution (Count)
system.membus.pktCount_system.l3.mem_side_port::system.mem_ctrls.port      3564080                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::total      3564080                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 3564080                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3.mem_side_port::system.mem_ctrls.port    107960256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::total    107960256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                107960256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                             2985                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1233794                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1233794    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1233794                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  67259374299                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer4.occupancy          4977018861                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         6667673253                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        2333271                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1104930                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.transDist::ReadResp             787683                       # Transaction distribution (Count)
system.tol3bus.transDist::WritebackDirty      1001125                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanEvict          1545134                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeReq             3374                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeResp            3374                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExReq            530594                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExResp           530594                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadSharedReq        787683                       # Transaction distribution (Count)
system.tol3bus.pktCount_system.cpu0.l2cache.mem_side_port::system.l3.cpu_side_port      1938756                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktCount_system.cpu1.l2cache.mem_side_port::system.l3.cpu_side_port      1919673                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktCount::total                3858429                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktSize_system.cpu0.l2cache.mem_side_port::system.l3.cpu_side_port     58984576                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.pktSize_system.cpu1.l2cache.mem_side_port::system.l3.cpu_side_port     58457664                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.pktSize::total               117442240                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.snoops                         1331132                       # Total snoops (Count)
system.tol3bus.snoopTraffic                  30999488                       # Total snoop traffic (Byte)
system.tol3bus.snoopFanout::samples           2621553                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::mean             0.140478                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::stdev            0.353164                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::0                 2258501     86.15%     86.15% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::1                  357834     13.65%     99.80% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::2                    5218      0.20%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::total             2621553                       # Request fanout histogram (Count)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED  67259374299                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.reqLayer0.occupancy         1218158280                       # Layer occupancy (ticks) (Tick)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer0.occupancy         661545932                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer1.occupancy         656661501                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.snoop_filter.totRequests       2568008                       # Total number of requests made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleRequests      1249654                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiRequests        31396                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.snoop_filter.totSnoops          328365                       # Total number of snoops made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleSnoops       323147                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiSnoops         5218                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
