
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version N-2017.09-SP3 for linux64 - Jan 18, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...

 ┌────────────────────────────────────────────────────────────────────────────┐ 
 │                                                                            │ 
 │               Provided by EUROPRACTICE DESIGN TOOLS service.               │ 
 │                             (2017/18 Release)                              │ 
 │                                                                            │ 
 │ For details of additional EDA design tools, design flows, training         │ 
 │ technical support please contact the Microelectronics Support Centre.      │ 
 │                                                                            │ 
 │                      Microelectronics Support Centre                       │ 
 │                 Science and Technology Facilities Council                  │ 
 │                       Rutherford Appleton Laboratory                       │ 
 │                               Harwell Oxford                               │ 
 │                                Oxfordshire                                 │ 
 │                                 OX11 0QX                                   │ 
 │                               United Kingdom                               │ 
 │                                                                            │ 
 │                              +44 1235 445327                               │ 
 │                     MicroelectronicsCentre@stfc.ac.uk                      │ 
 │                        wwww.europractice.stfc.ac.uk                        │ 
 │                                                                            │ 
 └────────────────────────────────────────────────────────────────────────────┘ 

set mydesign c3540
c3540
remove_design -all
1
analyze -f verilog ${mydesign}.v
Running PRESTO HDLC
Compiling source file ./c3540.v
Presto compilation completed successfully.
Warning: Can't read link_library file 'your_library.db'. (UID-3)
1
elaborate $mydesign
Loading db file '/eda/synopsys/2017-18/RHELx86/SYN_2017.09-SP3/libraries/syn/gtech.db'
Loading db file '/eda/synopsys/2017-18/RHELx86/SYN_2017.09-SP3/libraries/syn/standard.sldb'
  Loading link library 'gtech'
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'c3540'.
Warning: Can't read link_library file 'your_library.db'. (UID-3)
1
current_design $mydesign
Current design is 'c3540'.
{c3540}
create_clock -period 8  -name clk
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
set_clock_latency    2  clk
1
set_input_delay      2 -clock clk [remove_from_collection [all_inputs] clk]
Warning: Nothing implicitly matched 'clk' (SEL-003)
1
set_output_delay     2 -clock clk [all_outputs]
1
set_driving_cell -library umcl18u250t2_wc -lib_cell INVD1 [remove_from_collection [all_inputs] clk]
Warning: Nothing implicitly matched 'clk' (SEL-003)
Error: Cannot find the specified driving cell in memory.   (UID-993)
0
set_load 0.1 [all_outputs]
1
set_max_fanout 8 [all_inputs]
1
set_fanout_load 8 [all_outputs]
1
set_max_area 0
1
compile
Error: Could not read the following target libraries:
your_library.db 
 (UIO-3)
0
check_design
1
report_constraint -all_violators
Error: Cannot read file 'your_library.db'. (UID-58)
Information: Updating design information... (UID-85)
 
****************************************
Report : constraint
        -all_violators
Design : c3540
Version: N-2017.09-SP3
Date   : Mon Oct 31 11:15:32 2022
****************************************


   max_fanout

                             Required        Actual
   Net                        Fanout         Fanout          Slack
   -----------------------------------------------------------------
   N33                          8.00          21.00         -13.00  (VIOLATED)
   N20                          8.00          19.00         -11.00  (VIOLATED)
   N116                         8.00          16.00          -8.00  (VIOLATED)
   N1                           8.00          15.00          -7.00  (VIOLATED)
   N50                          8.00          15.00          -7.00  (VIOLATED)
   N58                          8.00          15.00          -7.00  (VIOLATED)
   N68                          8.00          15.00          -7.00  (VIOLATED)
   N77                          8.00          15.00          -7.00  (VIOLATED)
   N87                          8.00          14.00          -6.00  (VIOLATED)
   N97                          8.00          14.00          -6.00  (VIOLATED)
   N107                         8.00          14.00          -6.00  (VIOLATED)
   N330                         8.00          13.00          -5.00  (VIOLATED)
   N200                         8.00          12.00          -4.00  (VIOLATED)
   N179                         8.00          11.00          -3.00  (VIOLATED)
   N190                         8.00          10.00          -2.00  (VIOLATED)
   N283                         8.00          10.00          -2.00  (VIOLATED)
   N159                         8.00           9.00          -1.00  (VIOLATED)
   N169                         8.00           9.00          -1.00  (VIOLATED)

   -----------------------------------------------------------------
   Total                      18               -103.00  

1
write -format verilog -hierarchy -output ${mydesign}_synth.v
Writing verilog file '/localdisk/users/pmit/workspace/repo/exercise2/c3540_synth.v'.
1
write -format verilog -hierarchy -output ${mydesign}_synth.v
Writing verilog file '/localdisk/users/pmit/workspace/repo/exercise2/c3540_synth.v'.
1
write_sdf ${mydesign}_synth.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/localdisk/users/pmit/workspace/repo/exercise2/c3540_synth.sdf'. (WT-3)
1
write_sdc  ${mydesign}.sdc
1
1
dc_shell> exit

Thank you...
