xpm_cdc.sv,systemverilog,xil_defaultlib,C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_VCOMP.vhd,vhdl,xpm,C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_VCOMP.vhd,
dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_11,../../../ipstatic/simulation/dist_mem_gen_v8_0.v,
dist_mem_gen_earth.v,verilog,xil_defaultlib,../../../../Lab4 - VGA Output.srcs/sources_1/ip/dist_mem_gen_earth/sim/dist_mem_gen_earth.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
