
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.084110                       # Number of seconds simulated
sim_ticks                                 84109836000                       # Number of ticks simulated
final_tick                                84109836000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 100468                       # Simulator instruction rate (inst/s)
host_op_rate                                   101982                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               13029871                       # Simulator tick rate (ticks/s)
host_mem_usage                                 886116                       # Number of bytes of host memory used
host_seconds                                  6455.16                       # Real time elapsed on the host
sim_insts                                   648537038                       # Number of instructions simulated
sim_ops                                     658312285                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.bytes_read::cpu00.inst           22528                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu00.data           19712                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu01.inst            3840                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu01.data          331200                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu02.inst            3648                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu02.data          339904                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu03.inst            3904                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu03.data          341568                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu04.inst            1600                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu04.data          350080                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu05.inst            1600                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu05.data          272064                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu06.inst             960                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu06.data          268928                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu07.inst            2432                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu07.data          248128                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu08.inst             192                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu08.data          230336                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu09.inst            1536                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu09.data          260288                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu10.inst            1216                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu10.data          245248                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu11.inst             512                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu11.data          273408                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu12.inst             384                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu12.data          302400                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu13.inst             384                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu13.data          249856                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu14.inst             256                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu14.data          279616                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu15.inst            1216                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu15.data          250816                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu16.inst            1216                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu16.data          247680                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4558656                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu00.inst        22528                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu01.inst         3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu02.inst         3648                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu03.inst         3904                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu04.inst         1600                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu05.inst         1600                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu06.inst          960                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu07.inst         2432                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu08.inst          192                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu09.inst         1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu10.inst         1216                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu11.inst          512                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu12.inst          384                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu13.inst          384                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu14.inst          256                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu15.inst         1216                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu16.inst         1216                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           47424                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        52480                       # Number of bytes written to this memory
system.physmem.bytes_written::total             52480                       # Number of bytes written to this memory
system.physmem.num_reads::cpu00.inst              352                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu00.data              308                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu01.inst               60                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu01.data             5175                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu02.inst               57                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu02.data             5311                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu03.inst               61                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu03.data             5337                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu04.inst               25                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu04.data             5470                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu05.inst               25                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu05.data             4251                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu06.inst               15                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu06.data             4202                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu07.inst               38                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu07.data             3877                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu08.inst                3                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu08.data             3599                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu09.inst               24                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu09.data             4067                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu10.inst               19                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu10.data             3832                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu11.inst                8                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu11.data             4272                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu12.inst                6                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu12.data             4725                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu13.inst                6                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu13.data             3904                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu14.inst                4                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu14.data             4369                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu15.inst               19                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu15.data             3919                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu16.inst               19                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu16.data             3870                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 71229                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             820                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  820                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu00.inst             267840                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu00.data             234360                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu01.inst              45655                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu01.data            3937708                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu02.inst              43372                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu02.data            4041192                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu03.inst              46415                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu03.data            4060976                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu04.inst              19023                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu04.data            4162177                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu05.inst              19023                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu05.data            3234628                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu06.inst              11414                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu06.data            3197343                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu07.inst              28915                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu07.data            2950047                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu08.inst               2283                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu08.data            2738514                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu09.inst              18262                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu09.data            3094620                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu10.inst              14457                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu10.data            2915806                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu11.inst               6087                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu11.data            3250607                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu12.inst               4565                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu12.data            3595299                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu13.inst               4565                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu13.data            2970592                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu14.inst               3044                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu14.data            3324415                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu15.inst              14457                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu15.data            2982006                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu16.inst              14457                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu16.data            2944721                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                54198845                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu00.inst        267840                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu01.inst         45655                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu02.inst         43372                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu03.inst         46415                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu04.inst         19023                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu05.inst         19023                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu06.inst         11414                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu07.inst         28915                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu08.inst          2283                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu09.inst         18262                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu10.inst         14457                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu11.inst          6087                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu12.inst          4565                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu13.inst          4565                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu14.inst          3044                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu15.inst         14457                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu16.inst         14457                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             563834                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks            623946                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                 623946                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks            623946                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu00.inst            267840                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu00.data            234360                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu01.inst             45655                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu01.data           3937708                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu02.inst             43372                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu02.data           4041192                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu03.inst             46415                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu03.data           4060976                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu04.inst             19023                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu04.data           4162177                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu05.inst             19023                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu05.data           3234628                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu06.inst             11414                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu06.data           3197343                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu07.inst             28915                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu07.data           2950047                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu08.inst              2283                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu08.data           2738514                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu09.inst             18262                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu09.data           3094620                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu10.inst             14457                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu10.data           2915806                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu11.inst              6087                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu11.data           3250607                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu12.inst              4565                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu12.data           3595299                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu13.inst              4565                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu13.data           2970592                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu14.inst              3044                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu14.data           3324415                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu15.inst             14457                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu15.data           2982006                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu16.inst             14457                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu16.data           2944721                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               54822791                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups              42042564                       # Number of BP lookups
system.cpu00.branchPred.condPredicted        42041107                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect             818                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups           42039888                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits              42039423                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           99.998894                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                   544                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               55                       # Number of incorrect RAS predictions.
system.cpu00.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.workload.num_syscalls            1023393                       # Number of system calls
system.cpu00.numCycles                       84109837                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles             9295                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                    210214289                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                  42042564                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches         42039967                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                    84091245                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                  2075                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.PendingTrapStallCycles          167                       # Number of stall cycles due to pending traps
system.cpu00.fetch.CacheLines                    2872                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                 284                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples         84101744                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            2.499594                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           0.501063                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                  14633      0.02%      0.02% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                    854      0.00%      0.02% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2               42039382     49.99%     50.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3               42046875     50.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total           84101744                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.499853                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      2.499283                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                   8994                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles                6717                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                84084266                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles                 930                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                  837                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved                562                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                 214                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts            210215897                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                 483                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                  837                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                   9892                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                   818                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles         3539                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                84084203                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles                2455                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts            210214240                       # Number of instructions processed by rename
system.cpu00.rename.IQFullEvents                    1                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.SQFullEvents                 2331                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands         210216089                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups           966989585                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups      210220128                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups              16                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps           210204045                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  12044                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts               76                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts           75                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                    1227                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads           84079661                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores          42042563                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads        42037625                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores       42037554                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                210211365                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded                98                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued               210208180                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued             701                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined          8241                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        19847                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples     84101744                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       2.499451                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      0.707956                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0             16733      0.02%      0.02% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1          10513072     12.50%     12.52% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2          21020709     24.99%     37.51% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3          52551230     62.49%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total      84101744                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu            84087062     40.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult                  8      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd                 0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult                0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            3      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     40.00% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead           84078994     40.00%     80.00% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite          42042113     20.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total            210208180                       # Type of FU issued
system.cpu00.iq.rate                         2.499210                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads        504518773                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes       210219869                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses    210206696                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads                32                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes               16                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses            210208164                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                    16                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads       42037987                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads         2347                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation          182                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores          938                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                  837                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                   689                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles                 131                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts         210211485                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts             443                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts            84079661                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts           42042563                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts               72                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents                   4                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents          182                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect           81                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect          570                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts                651                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts           210207208                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts            84078745                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts             972                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                          22                       # number of nop insts executed
system.cpu00.iew.exec_refs                  126120603                       # number of memory reference insts executed
system.cpu00.iew.exec_branches               42040272                       # Number of branches executed
system.cpu00.iew.exec_stores                 42041858                       # Number of stores executed
system.cpu00.iew.exec_rate                   2.499199                       # Inst execution rate
system.cpu00.iew.wb_sent                    210206848                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                   210206712                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers               126121268                       # num instructions producing a value
system.cpu00.iew.wb_consumers               126132345                       # num instructions consuming a value
system.cpu00.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu00.iew.wb_rate                     2.499193                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.999912                       # average fanout of values written-back
system.cpu00.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu00.commit.commitSquashedInsts          8262                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls            93                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts             618                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples     84100291                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     2.499435                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     1.581391                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0        18169      0.02%      0.02% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1     42040533     49.99%     50.01% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2         1497      0.00%     50.01% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3     10511330     12.50%     62.51% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4     21018905     24.99%     87.50% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5     10509455     12.50%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6          105      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7          196      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8          101      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total     84100291                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts          210199511                       # Number of instructions committed
system.cpu00.commit.committedOps            210203222                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                    126118939                       # Number of memory references committed
system.cpu00.commit.loads                    84077314                       # Number of loads committed
system.cpu00.commit.membars                        26                       # Number of memory barriers committed
system.cpu00.commit.branches                 42039657                       # Number of branches committed
system.cpu00.commit.fp_insts                       16                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts               168164051                       # Number of committed integer instructions.
system.cpu00.commit.function_calls                202                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu       84084272     40.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult             8      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            3      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     40.00% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead      84077314     40.00%     80.00% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite     42041625     20.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total       210203222                       # Class of committed instruction
system.cpu00.commit.bw_lim_events                 101                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                  294311153                       # The number of ROB reads
system.cpu00.rob.rob_writes                 420424425                       # The number of ROB writes
system.cpu00.timesIdled                           245                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                          8093                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.committedInsts                 210199511                       # Number of Instructions Simulated
system.cpu00.committedOps                   210203222                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             0.400143                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       0.400143                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             2.499107                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       2.499107                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads              210210397                       # number of integer regfile reads
system.cpu00.int_regfile_writes              84085983                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                    2576                       # number of floating regfile reads
system.cpu00.cc_regfile_reads               882856362                       # number of cc regfile reads
system.cpu00.cc_regfile_writes              126121842                       # number of cc regfile writes
system.cpu00.misc_regfile_reads             130952791                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                   54                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements              56                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         127.228163                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs          84078996                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs             207                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs        406178.724638                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   127.228163                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.248493                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.248493                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          151                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4          123                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.294922                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses       168164577                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses      168164577                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data     42040280                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total      42040280                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data     42039036                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total     42039036                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data           22                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data           24                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total           24                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data     84079316                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total       84079316                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data     84079316                       # number of overall hits
system.cpu00.dcache.overall_hits::total      84079316                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data          235                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total          235                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data         2504                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total         2504                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data            3                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data            1                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data         2739                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total         2739                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data         2739                       # number of overall misses
system.cpu00.dcache.overall_misses::total         2739                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data     10229490                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total     10229490                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data    123487000                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total    123487000                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data       133500                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total       133500                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data         7500                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total         7500                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data    133716490                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total    133716490                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data    133716490                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total    133716490                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data     42040515                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total     42040515                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data     42041540                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total     42041540                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data     84082055                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total     84082055                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data     84082055                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total     84082055                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.000006                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.000060                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.000060                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.120000                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.120000                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.040000                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.040000                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.000033                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.000033                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 43529.744681                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 43529.744681                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 49315.894569                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 49315.894569                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data        44500                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total        44500                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data         7500                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total         7500                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 48819.456006                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 48819.456006                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 48819.456006                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 48819.456006                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs            8                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs            8                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks           25                       # number of writebacks
system.cpu00.dcache.writebacks::total              25                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data           81                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total           81                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data         2286                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total         2286                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data            3                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data         2367                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total         2367                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data         2367                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total         2367                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data          154                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total          154                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data          218                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total          218                       # number of WriteReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data            1                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data          372                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total          372                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data          372                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total          372                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data      6242006                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total      6242006                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data     11930500                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total     11930500                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data         4500                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total         4500                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data     18172506                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total     18172506                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data     18172506                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total     18172506                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.040000                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.040000                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.000004                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.000004                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 40532.506494                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 40532.506494                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 54727.064220                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 54727.064220                       # average WriteReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data         4500                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total         4500                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 48850.822581                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 48850.822581                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 48850.822581                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 48850.822581                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements              67                       # number of replacements
system.cpu00.icache.tags.tagsinuse         288.961363                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs              2414                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             386                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs            6.253886                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   288.961363                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.564378                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.564378                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          319                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          276                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024     0.623047                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses            6130                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses           6130                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst         2414                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total          2414                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst         2414                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total           2414                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst         2414                       # number of overall hits
system.cpu00.icache.overall_hits::total          2414                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst          458                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          458                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst          458                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          458                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst          458                       # number of overall misses
system.cpu00.icache.overall_misses::total          458                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst     23447998                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total     23447998                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst     23447998                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total     23447998                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst     23447998                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total     23447998                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst         2872                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total         2872                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst         2872                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total         2872                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst         2872                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total         2872                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.159471                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.159471                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.159471                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.159471                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.159471                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.159471                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 51196.502183                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 51196.502183                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 51196.502183                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 51196.502183                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 51196.502183                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 51196.502183                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst           72                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total           72                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst           72                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total           72                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst           72                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total           72                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst          386                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total          386                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst          386                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total          386                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst          386                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total          386                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst     20034502                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total     20034502                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst     20034502                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total     20034502                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst     20034502                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total     20034502                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.134401                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.134401                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.134401                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.134401                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.134401                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.134401                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 51902.854922                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 51902.854922                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 51902.854922                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 51902.854922                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 51902.854922                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 51902.854922                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups              13732826                       # Number of BP lookups
system.cpu01.branchPred.condPredicted        10390512                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect         1209205                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups           10121179                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits               9101340                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           89.923713                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS               1282541                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect           365150                       # Number of incorrect RAS predictions.
system.cpu01.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.numCycles                       84083552                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles         12802119                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                     63842557                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                  13732826                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches         10383881                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                    69992970                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles               2565143                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles         2879                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles          469                       # Number of stall cycles due to pending traps
system.cpu01.fetch.CacheLines                11945405                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes              220907                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples         84081009                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            0.789915                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           1.229204                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0               57850271     68.80%     68.80% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                2402774      2.86%     71.66% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                7469829      8.88%     80.54% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3               16358135     19.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total           84081009                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.163324                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      0.759275                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles               11839111                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles            54149690                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                14878193                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles             1929137                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles              1281999                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved             897967                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 664                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts             43352026                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                1441                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles              1281999                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles               13542206                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                729815                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles     52345586                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                15094008                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles             1084516                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts             39748437                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                   6                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents                16906                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                   21                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.SQFullEvents                  165                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands          47707738                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups           182838914                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups       43083396                       # Number of integer rename lookups
system.cpu01.rename.CommittedMaps            34106539                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps               13601199                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts          1564090                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts      1562863                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                 4956759                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads            9482101                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores           4615593                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads         3079201                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores         100194                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                 35291828                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded           1989117                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                33808938                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued           46925                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined       8189777                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined     16272773                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved       538346                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples     84081009                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       0.402100                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      0.770098                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0          62796132     74.69%     74.69% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1          11061735     13.16%     87.84% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2           7922223      9.42%     97.26% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3           2300919      2.74%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total      84081009                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu            20741839     61.35%     61.35% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult               9079      0.03%     61.38% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     61.38% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd                 0      0.00%     61.38% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     61.38% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     61.38% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult                0      0.00%     61.38% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     61.38% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     61.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     61.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     61.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     61.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     61.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     61.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     61.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     61.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     61.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     61.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     61.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     61.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     61.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     61.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     61.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     61.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     61.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     61.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.38% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead            8874399     26.25%     87.63% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite           4183621     12.37%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total             33808938                       # Type of FU issued
system.cpu01.iq.rate                         0.402087                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads        151745810                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes        45476298                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses     32344575                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses             33808938                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads        2573079                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads      1696952                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses           49                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation        10196                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores       551564                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads        32549                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked           58                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles              1281999                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                532099                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles              806407                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts          37280966                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts          607741                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts             9482101                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts            4615593                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts          1539708                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                 5618                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                  57                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents        10196                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect       943053                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect       304598                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts            1247651                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts            32992828                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts             8782211                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts          816110                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                          21                       # number of nop insts executed
system.cpu01.iew.exec_refs                   12940037                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                7262986                       # Number of branches executed
system.cpu01.iew.exec_stores                  4157826                       # Number of stores executed
system.cpu01.iew.exec_rate                   0.392381                       # Inst execution rate
system.cpu01.iew.wb_sent                     32460342                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                    32344575                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                16849072                       # num instructions producing a value
system.cpu01.iew.wb_consumers                21635574                       # num instructions consuming a value
system.cpu01.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu01.iew.wb_rate                     0.384672                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.778767                       # average fanout of values written-back
system.cpu01.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu01.commit.commitSquashedInsts       8190131                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls       1450771                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts         1208633                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples     82405464                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     0.353025                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     0.888867                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0     65035017     78.92%     78.92% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1     11978508     14.54%     93.46% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2      1438441      1.75%     95.20% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3      3003588      3.64%     98.85% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4       346279      0.42%     99.27% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5       133658      0.16%     99.43% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6       237528      0.29%     99.72% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7       113120      0.14%     99.86% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8       119325      0.14%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total     82405464                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts           28422398                       # Number of instructions committed
system.cpu01.commit.committedOps             29091168                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                     11849178                       # Number of memory references committed
system.cpu01.commit.loads                     7785149                       # Number of loads committed
system.cpu01.commit.membars                    327026                       # Number of memory barriers committed
system.cpu01.commit.branches                  6500779                       # Number of branches committed
system.cpu01.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                23172608                       # Number of committed integer instructions.
system.cpu01.commit.function_calls             118244                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu       17232992     59.24%     59.24% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult          8998      0.03%     59.27% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     59.27% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd            0      0.00%     59.27% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     59.27% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     59.27% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult            0      0.00%     59.27% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     59.27% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     59.27% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     59.27% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     59.27% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     59.27% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     59.27% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     59.27% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     59.27% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     59.27% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     59.27% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     59.27% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     59.27% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     59.27% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     59.27% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     59.27% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     59.27% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     59.27% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     59.27% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     59.27% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     59.27% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.27% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.27% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead       7785149     26.76%     86.03% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite      4064029     13.97%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total        29091168                       # Class of committed instruction
system.cpu01.commit.bw_lim_events              119325                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                  118649885                       # The number of ROB reads
system.cpu01.rob.rob_writes                  76274268                       # The number of ROB writes
system.cpu01.timesIdled                           233                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                          2543                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                      26284                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                  28422398                       # Number of Instructions Simulated
system.cpu01.committedOps                    29091168                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             2.958355                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       2.958355                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             0.338026                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.338026                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads               34177020                       # number of integer regfile reads
system.cpu01.int_regfile_writes              16384675                       # number of integer regfile writes
system.cpu01.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu01.cc_regfile_reads               126575882                       # number of cc regfile reads
system.cpu01.cc_regfile_writes               21290546                       # number of cc regfile writes
system.cpu01.misc_regfile_reads              21127217                       # number of misc regfile reads
system.cpu01.misc_regfile_writes              4360871                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements           32867                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         497.082483                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs           7378866                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs           33373                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs          221.102868                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   497.082483                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.970864                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.970864                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2          299                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3          112                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4           87                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses        20389445                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses       20389445                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data      3932672                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total       3932672                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data      2900733                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total      2900733                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data       294866                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total       294866                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data         1544                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total         1544                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data      6833405                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total        6833405                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data      6833405                       # number of overall hits
system.cpu01.dcache.overall_hits::total       6833405                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data       846949                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total       846949                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data       109282                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total       109282                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data      1103874                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total      1103874                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data       227489                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total       227489                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data       956231                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total       956231                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data       956231                       # number of overall misses
system.cpu01.dcache.overall_misses::total       956231                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data  20365121612                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total  20365121612                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data   4056983307                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total   4056983307                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data  29475914540                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total  29475914540                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data   1518520634                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total   1518520634                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data   3010671081                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total   3010671081                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data  24422104919                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total  24422104919                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data  24422104919                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total  24422104919                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data      4779621                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total      4779621                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data      3010015                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total      3010015                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data      1398740                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total      1398740                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data       229033                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total       229033                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data      7789636                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total      7789636                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data      7789636                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total      7789636                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.177200                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.177200                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.036306                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.036306                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.789192                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.789192                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.993259                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.993259                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.122757                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.122757                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.122757                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.122757                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 24045.274995                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 24045.274995                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 37123.984801                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 37123.984801                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data 26702.245492                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total 26702.245492                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data  6675.138728                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total  6675.138728                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 25539.963585                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 25539.963585                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 25539.963585                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 25539.963585                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs           91                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          804                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               5                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets            36                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    18.200000                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets    22.333333                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks         1358                       # number of writebacks
system.cpu01.dcache.writebacks::total            1358                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data       369637                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total       369637                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data        57547                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total        57547                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data       176255                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total       176255                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data       427184                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total       427184                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data       427184                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total       427184                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data       477312                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total       477312                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data        51735                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total        51735                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data       927619                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total       927619                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data       227489                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total       227489                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data       529047                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total       529047                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data       529047                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total       529047                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data   9165034495                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total   9165034495                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data   2469351060                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total   2469351060                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data  21772755456                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total  21772755456                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data   1262906866                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total   1262906866                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data   2590309419                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total   2590309419                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data  11634385555                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total  11634385555                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data  11634385555                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total  11634385555                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.099864                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.099864                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.017188                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.017188                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.663182                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.663182                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.993259                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.993259                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.067917                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.067917                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.067917                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.067917                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 19201.349421                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 19201.349421                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 47730.763700                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 47730.763700                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data 23471.657497                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23471.657497                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data  5551.507396                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total  5551.507396                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 21991.213550                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 21991.213550                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 21991.213550                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 21991.213550                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements            1491                       # number of replacements
system.cpu01.icache.tags.tagsinuse         369.567503                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs          11943404                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs            1863                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs         6410.844874                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   369.567503                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.721812                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.721812                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          372                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          367                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.726562                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses        23892673                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses       23892673                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst     11943404                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total      11943404                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst     11943404                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total       11943404                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst     11943404                       # number of overall hits
system.cpu01.icache.overall_hits::total      11943404                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst         2001                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         2001                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst         2001                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         2001                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst         2001                       # number of overall misses
system.cpu01.icache.overall_misses::total         2001                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst     35154352                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total     35154352                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst     35154352                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total     35154352                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst     35154352                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total     35154352                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst     11945405                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total     11945405                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst     11945405                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total     11945405                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst     11945405                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total     11945405                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.000168                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.000168                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.000168                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.000168                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.000168                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.000168                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 17568.391804                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 17568.391804                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 17568.391804                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 17568.391804                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 17568.391804                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 17568.391804                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst          138                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total          138                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst          138                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total          138                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst          138                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total          138                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst         1863                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total         1863                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst         1863                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total         1863                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst         1863                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total         1863                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst     28117134                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total     28117134                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst     28117134                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total     28117134                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst     28117134                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total     28117134                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.000156                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.000156                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.000156                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.000156                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.000156                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.000156                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 15092.396135                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 15092.396135                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 15092.396135                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 15092.396135                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 15092.396135                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 15092.396135                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups              12865911                       # Number of BP lookups
system.cpu02.branchPred.condPredicted         9552425                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect         1192481                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups            9265271                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits               8416510                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           90.839329                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS               1312253                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect           360770                       # Number of incorrect RAS predictions.
system.cpu02.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.numCycles                       84083359                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles         11131092                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                     59044056                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                  12865911                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches          9728763                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                    71696931                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles               2496887                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles         2869                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles          621                       # Number of stall cycles due to pending traps
system.cpu02.fetch.CacheLines                10300990                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes              211158                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples         84079957                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            0.731193                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           1.201555                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0               59816900     71.14%     71.14% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                2263404      2.69%     73.83% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                6783649      8.07%     81.90% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3               15216004     18.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total           84079957                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.153014                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      0.702209                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles               10202585                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles            57575097                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                12951810                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles             2099690                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles              1247906                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved             883546                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 668                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts             38984913                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                1344                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles              1247906                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles               11937512                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                708445                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles     55689023                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                13308233                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles             1185969                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts             35407956                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                   7                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents                16248                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents                    6                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.SQFullEvents                  157                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands          43583453                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups           162725807                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups       38244481                       # Number of integer rename lookups
system.cpu02.rename.CommittedMaps            30032989                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps               13550464                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts          1662808                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts      1661910                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                 5208074                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads            7933332                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores           3894927                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads         2330557                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores          84371                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                 30952133                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded           2092426                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                29652252                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued           44526                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined       8127421                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined     15635223                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved       552726                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples     84079957                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       0.352667                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      0.726653                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0          64977517     77.28%     77.28% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1          10603500     12.61%     89.89% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2           6448068      7.67%     97.56% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3           2050872      2.44%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total      84079957                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu            18863378     63.62%     63.62% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult               7185      0.02%     63.64% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     63.64% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd                 0      0.00%     63.64% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     63.64% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     63.64% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult                0      0.00%     63.64% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     63.64% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     63.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     63.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     63.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     63.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     63.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     63.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     63.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     63.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     63.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     63.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     63.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     63.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     63.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     63.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     63.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     63.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     63.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     63.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.64% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead            7331572     24.73%     88.36% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite           3450117     11.64%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total             29652252                       # Type of FU issued
system.cpu02.iq.rate                         0.352653                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads        143428987                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes        41178415                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses     28233143                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses             29652252                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads        1829861                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads      1675308                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses           39                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation        11595                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores       552019                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads        28460                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked           13                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles              1247906                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                519081                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles              845138                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts          33044581                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts          601866                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts             7933332                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts            3894927                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts          1640591                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                 5165                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                  28                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents        11595                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect       928046                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect       302796                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts            1230842                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts            28824429                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts             7237116                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts          827823                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                          22                       # number of nop insts executed
system.cpu02.iew.exec_refs                   10666342                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                6510075                       # Number of branches executed
system.cpu02.iew.exec_stores                  3429226                       # Number of stores executed
system.cpu02.iew.exec_rate                   0.342808                       # Inst execution rate
system.cpu02.iew.wb_sent                     28322182                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                    28233143                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                14332402                       # num instructions producing a value
system.cpu02.iew.wb_consumers                18628226                       # num instructions consuming a value
system.cpu02.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu02.iew.wb_rate                     0.335776                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.769392                       # average fanout of values written-back
system.cpu02.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu02.commit.commitSquashedInsts       8127960                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls       1539700                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts         1191944                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples     82433279                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     0.302270                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     0.821538                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0     67104643     81.40%     81.40% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1     10893254     13.21%     94.62% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2      1365979      1.66%     96.28% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3      2211241      2.68%     98.96% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4       327850      0.40%     99.36% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5       121218      0.15%     99.50% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6       216106      0.26%     99.77% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7        99827      0.12%     99.89% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8        93161      0.11%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total     82433279                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts           24383289                       # Number of instructions committed
system.cpu02.commit.committedOps             24917138                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                      9600932                       # Number of memory references committed
system.cpu02.commit.loads                     6258024                       # Number of loads committed
system.cpu02.commit.membars                    329141                       # Number of memory barriers committed
system.cpu02.commit.branches                  5709806                       # Number of branches committed
system.cpu02.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                19742984                       # Number of committed integer instructions.
system.cpu02.commit.function_calls              95851                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu       15309108     61.44%     61.44% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult          7098      0.03%     61.47% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     61.47% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd            0      0.00%     61.47% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     61.47% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     61.47% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult            0      0.00%     61.47% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     61.47% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     61.47% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     61.47% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     61.47% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     61.47% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     61.47% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     61.47% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     61.47% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     61.47% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     61.47% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     61.47% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     61.47% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     61.47% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     61.47% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     61.47% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     61.47% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     61.47% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     61.47% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     61.47% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     61.47% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.47% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.47% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead       6258024     25.12%     86.58% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite      3342908     13.42%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total        24917138                       # Class of committed instruction
system.cpu02.commit.bw_lim_events               93161                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                  114699843                       # The number of ROB reads
system.cpu02.rob.rob_writes                  67773881                       # The number of ROB writes
system.cpu02.timesIdled                           266                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          3402                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                      26477                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                  24383289                       # Number of Instructions Simulated
system.cpu02.committedOps                    24917138                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             3.448401                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       3.448401                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             0.289989                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       0.289989                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads               29402529                       # number of integer regfile reads
system.cpu02.int_regfile_writes              14561225                       # number of integer regfile writes
system.cpu02.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu02.cc_regfile_reads               109835053                       # number of cc regfile reads
system.cpu02.cc_regfile_writes               19111737                       # number of cc regfile writes
system.cpu02.misc_regfile_reads              18950373                       # number of misc regfile reads
system.cpu02.misc_regfile_writes              4812998                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements           27186                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         482.680675                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs           5677811                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs           27678                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs          205.138052                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data   482.680675                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.942736                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.942736                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          492                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2          210                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::3           75                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::4          120                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses        17347291                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses       17347291                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data      3044440                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total       3044440                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data      2099052                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total      2099052                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data       293404                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total       293404                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data         1749                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total         1749                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data      5143492                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total        5143492                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data      5143492                       # number of overall hits
system.cpu02.dcache.overall_hits::total       5143492                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data       819530                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total       819530                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data        85221                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total        85221                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data      1227128                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total      1227128                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data       254006                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total       254006                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data       904751                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total       904751                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data       904751                       # number of overall misses
system.cpu02.dcache.overall_misses::total       904751                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data  20094771333                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total  20094771333                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data   3146457825                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total   3146457825                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data  32133680137                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total  32133680137                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data   1161759853                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total   1161759853                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data   3707433148                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::total   3707433148                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data  23241229158                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total  23241229158                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data  23241229158                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total  23241229158                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data      3863970                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total      3863970                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data      2184273                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total      2184273                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data      1520532                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total      1520532                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data       255755                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total       255755                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data      6048243                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total      6048243                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data      6048243                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total      6048243                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.212095                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.212095                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.039016                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.039016                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.807039                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.807039                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.993161                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.993161                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.149589                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.149589                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.149589                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.149589                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 24519.872772                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 24519.872772                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 36921.155877                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 36921.155877                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data 26186.086649                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total 26186.086649                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data  4573.749648                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total  4573.749648                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 25687.983940                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 25687.983940                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 25687.983940                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 25687.983940                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs           53                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          275                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               5                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets            13                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    10.600000                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets    21.153846                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks          911                       # number of writebacks
system.cpu02.dcache.writebacks::total             911                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data       362094                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total       362094                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data        44977                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total        44977                       # number of WriteReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::cpu02.data       183043                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::total       183043                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data       407071                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total       407071                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data       407071                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total       407071                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data       457436                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total       457436                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data        40244                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total        40244                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data      1044085                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total      1044085                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data       254006                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total       254006                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data       497680                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total       497680                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data       497680                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total       497680                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data   9037071576                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total   9037071576                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data   1919961242                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total   1919961242                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data  23846582623                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total  23846582623                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data    971269647                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total    971269647                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data   3140692352                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total   3140692352                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data  10957032818                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total  10957032818                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data  10957032818                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total  10957032818                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.118385                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.118385                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.018424                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.018424                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.686658                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.686658                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.993161                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.993161                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.082285                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.082285                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.082285                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.082285                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 19755.925585                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 19755.925585                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 47708.012176                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 47708.012176                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data 22839.694683                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22839.694683                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data  3823.805922                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total  3823.805922                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 22016.220901                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 22016.220901                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 22016.220901                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 22016.220901                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements            1462                       # number of replacements
system.cpu02.icache.tags.tagsinuse         361.624828                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs          10299022                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs            1826                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs         5640.209200                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   361.624828                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.706298                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.706298                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          364                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::4          358                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.710938                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses        20603807                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses       20603807                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst     10299022                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total      10299022                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst     10299022                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total       10299022                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst     10299022                       # number of overall hits
system.cpu02.icache.overall_hits::total      10299022                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst         1968                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total         1968                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst         1968                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total         1968                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst         1968                       # number of overall misses
system.cpu02.icache.overall_misses::total         1968                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst     36657255                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total     36657255                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst     36657255                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total     36657255                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst     36657255                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total     36657255                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst     10300990                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total     10300990                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst     10300990                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total     10300990                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst     10300990                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total     10300990                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.000191                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.000191                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.000191                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.000191                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.000191                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.000191                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 18626.653963                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 18626.653963                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 18626.653963                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 18626.653963                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 18626.653963                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 18626.653963                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst          141                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total          141                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst          141                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total          141                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst          141                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total          141                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst         1827                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total         1827                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst         1827                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total         1827                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst         1827                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total         1827                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst     29366203                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total     29366203                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst     29366203                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total     29366203                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst     29366203                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total     29366203                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.000177                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.000177                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.000177                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.000177                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.000177                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.000177                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 16073.455391                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 16073.455391                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 16073.455391                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 16073.455391                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 16073.455391                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 16073.455391                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups              12430812                       # Number of BP lookups
system.cpu03.branchPred.condPredicted         8829038                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect         1289863                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups            8553034                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits               7602932                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           88.891638                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS               1427788                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect           390326                       # Number of incorrect RAS predictions.
system.cpu03.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.numCycles                       84083129                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles          9074657                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                     56195554                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                  12430812                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches          9030720                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                    73654190                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles               2695845                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles         2868                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles          456                       # Number of stall cycles due to pending traps
system.cpu03.fetch.CacheLines                 8177021                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes              228261                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples         84080094                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            0.700429                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           1.188719                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0               60860547     72.38%     72.38% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                2457893      2.92%     75.31% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                5850682      6.96%     82.27% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3               14910972     17.73%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total           84080094                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.147840                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      0.668333                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                8074522                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles            61324334                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                11091832                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles             2239180                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles              1347358                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved             966375                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 654                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts             34768412                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                1451                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles              1347358                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                9938625                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                751773                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles     59319057                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                11458720                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles             1261693                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts             30926083                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                  10                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                15625                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                   20                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.SQFullEvents                  173                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands          39798958                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups           140557941                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups       32500156                       # Number of integer rename lookups
system.cpu03.rename.CommittedMaps            25124424                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps               14674534                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts          1773803                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts      1772746                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                 5568700                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads            5604589                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores           2723612                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads         1020997                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores         100132                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                 26091071                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded           2236890                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                24712211                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued           44796                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined       8751327                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined     16729267                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved       592832                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples     84080094                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       0.293913                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      0.681101                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0          67898603     80.75%     80.75% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1           9897872     11.77%     92.53% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2           4036518      4.80%     97.33% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3           2247101      2.67%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total      84080094                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu            17499479     70.81%     70.81% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult               8270      0.03%     70.85% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     70.85% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd                 0      0.00%     70.85% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     70.85% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     70.85% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult                0      0.00%     70.85% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     70.85% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     70.85% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     70.85% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     70.85% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     70.85% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     70.85% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     70.85% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     70.85% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     70.85% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     70.85% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     70.85% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.85% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     70.85% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.85% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.85% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.85% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.85% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.85% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.85% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     70.85% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.85% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.85% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead            4963379     20.08%     90.93% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite           2241083      9.07%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total             24712211                       # Type of FU issued
system.cpu03.iq.rate                         0.293902                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads        133549312                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes        37086113                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses     23178815                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses             24712211                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads         487793                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads      1803291                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses           45                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation        12397                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores       602291                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads        31101                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked           21                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles              1347358                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                548616                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles              902167                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts          28327983                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts          683251                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts             5604589                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts            2723612                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts          1750426                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                 4616                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents        12397                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect      1004771                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect       326328                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts            1331099                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts            23812701                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts             4857784                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts          899510                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                          22                       # number of nop insts executed
system.cpu03.iew.exec_refs                    7074660                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                5559662                       # Number of branches executed
system.cpu03.iew.exec_stores                  2216876                       # Number of stores executed
system.cpu03.iew.exec_rate                   0.283204                       # Inst execution rate
system.cpu03.iew.wb_sent                     23273249                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                    23178815                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                11109110                       # num instructions producing a value
system.cpu03.iew.wb_consumers                15850138                       # num instructions consuming a value
system.cpu03.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu03.iew.wb_rate                     0.275665                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.700884                       # average fanout of values written-back
system.cpu03.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu03.commit.commitSquashedInsts       8751809                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls       1644058                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts         1289299                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples     82306585                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     0.237850                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     0.760117                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0     70185038     85.27%     85.27% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1      8773329     10.66%     95.93% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2      1501825      1.82%     97.76% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3       917530      1.11%     98.87% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4       352848      0.43%     99.30% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5       129259      0.16%     99.46% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6       236695      0.29%     99.74% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7       111280      0.14%     99.88% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8        98781      0.12%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total     82306585                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts           18968658                       # Number of instructions committed
system.cpu03.commit.committedOps             19576634                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                      5922619                       # Number of memory references committed
system.cpu03.commit.loads                     3801298                       # Number of loads committed
system.cpu03.commit.membars                    355136                       # Number of memory barriers committed
system.cpu03.commit.branches                  4688440                       # Number of branches committed
system.cpu03.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                15475841                       # Number of committed integer instructions.
system.cpu03.commit.function_calls             107733                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu       13645829     69.70%     69.70% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult          8186      0.04%     69.75% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     69.75% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd            0      0.00%     69.75% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     69.75% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     69.75% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult            0      0.00%     69.75% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     69.75% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     69.75% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     69.75% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     69.75% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     69.75% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     69.75% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     69.75% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     69.75% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     69.75% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     69.75% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     69.75% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     69.75% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     69.75% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     69.75% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     69.75% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     69.75% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     69.75% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     69.75% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     69.75% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     69.75% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.75% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.75% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead       3801298     19.42%     89.16% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite      2121321     10.84%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total        19576634                       # Class of committed instruction
system.cpu03.commit.bw_lim_events               98781                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                  109826291                       # The number of ROB reads
system.cpu03.rob.rob_writes                  58469524                       # The number of ROB writes
system.cpu03.timesIdled                           273                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          3035                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                      26707                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                  18968658                       # Number of Instructions Simulated
system.cpu03.committedOps                    19576634                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             4.432740                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       4.432740                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             0.225594                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       0.225594                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads               22977945                       # number of integer regfile reads
system.cpu03.int_regfile_writes              12846986                       # number of integer regfile writes
system.cpu03.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu03.cc_regfile_reads                87752280                       # number of cc regfile reads
system.cpu03.cc_regfile_writes               16215409                       # number of cc regfile writes
system.cpu03.misc_regfile_reads              15601457                       # number of misc regfile reads
system.cpu03.misc_regfile_writes              5124062                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements           28202                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         493.444333                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs           2185218                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs           28704                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           76.129390                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data   493.444333                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.963758                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.963758                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          225                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3          104                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::4          113                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses        12804957                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses       12804957                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data      1851256                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total       1851256                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data       793369                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total       793369                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data       320921                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total       320921                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data         3545                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total         3545                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data      2644625                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total        2644625                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data      2644625                       # number of overall hits
system.cpu03.dcache.overall_hits::total       2644625                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data       868020                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total       868020                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data        92845                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total        92845                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data      1303566                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total      1303566                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data       268190                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total       268190                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data       960865                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total       960865                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data       960865                       # number of overall misses
system.cpu03.dcache.overall_misses::total       960865                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data  21225086464                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total  21225086464                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data   3425426095                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total   3425426095                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data  34212847926                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total  34212847926                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data   1255414313                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total   1255414313                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::cpu03.data   3917278147                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::total   3917278147                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data  24650512559                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total  24650512559                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data  24650512559                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total  24650512559                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data      2719276                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total      2719276                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data       886214                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total       886214                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data      1624487                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total      1624487                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data       271735                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total       271735                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data      3605490                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total      3605490                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data      3605490                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total      3605490                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.319210                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.319210                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.104766                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.104766                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.802448                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.802448                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.986954                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.986954                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.266501                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.266501                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.266501                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.266501                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 24452.301173                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 24452.301173                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 36894.028704                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 36894.028704                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data 26245.581678                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total 26245.581678                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data  4681.063101                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total  4681.063101                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::cpu03.data          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 25654.501474                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 25654.501474                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 25654.501474                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 25654.501474                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs           52                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          445                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               5                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets            17                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    10.400000                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets    26.176471                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks         1070                       # number of writebacks
system.cpu03.dcache.writebacks::total            1070                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data       381476                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total       381476                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data        48961                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total        48961                       # number of WriteReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::cpu03.data       195991                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::total       195991                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data       430437                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total       430437                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data       430437                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total       430437                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data       486544                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total       486544                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data        43884                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total        43884                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data      1107575                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total      1107575                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data       268190                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total       268190                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data       530428                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total       530428                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data       530428                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total       530428                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data   9583171239                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total   9583171239                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data   2065015046                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total   2065015046                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data  25357917212                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total  25357917212                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data   1054565187                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total   1054565187                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::cpu03.data   3318933853                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::total   3318933853                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data  11648186285                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total  11648186285                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data  11648186285                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total  11648186285                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.178924                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.178924                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.049519                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.049519                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.681800                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.681800                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.986954                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.986954                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.147117                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.147117                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.147117                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.147117                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 19696.412327                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 19696.412327                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 47056.217437                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 47056.217437                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data 22894.988793                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22894.988793                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data  3932.157004                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total  3932.157004                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 21959.976255                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 21959.976255                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 21959.976255                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 21959.976255                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements            1536                       # number of replacements
system.cpu03.icache.tags.tagsinuse         361.590407                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs           8174998                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs            1900                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs         4302.630526                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   361.590407                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.706231                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.706231                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          364                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4          359                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.710938                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses        16355942                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses       16355942                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst      8174998                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total       8174998                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst      8174998                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total        8174998                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst      8174998                       # number of overall hits
system.cpu03.icache.overall_hits::total       8174998                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst         2023                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         2023                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst         2023                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         2023                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst         2023                       # number of overall misses
system.cpu03.icache.overall_misses::total         2023                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst     36972813                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total     36972813                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst     36972813                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total     36972813                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst     36972813                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total     36972813                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst      8177021                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total      8177021                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst      8177021                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total      8177021                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst      8177021                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total      8177021                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.000247                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.000247                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.000247                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.000247                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.000247                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.000247                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 18276.229857                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 18276.229857                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 18276.229857                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 18276.229857                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 18276.229857                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 18276.229857                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs            5                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs            5                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst          123                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total          123                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst          123                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total          123                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst          123                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total          123                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst         1900                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total         1900                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst         1900                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total         1900                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst         1900                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total         1900                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst     29700648                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total     29700648                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst     29700648                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total     29700648                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst     29700648                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total     29700648                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.000232                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.000232                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.000232                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.000232                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.000232                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.000232                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 15631.920000                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 15631.920000                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 15631.920000                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 15631.920000                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 15631.920000                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 15631.920000                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups              12611406                       # Number of BP lookups
system.cpu04.branchPred.condPredicted         9230640                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect         1248485                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups            8865512                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits               7914776                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           89.276017                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS               1338482                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect           381065                       # Number of incorrect RAS predictions.
system.cpu04.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.numCycles                       84082936                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles          9956172                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                     57741479                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                  12611406                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches          9253258                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                    72812632                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles               2617257                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles         2876                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles          678                       # Number of stall cycles due to pending traps
system.cpu04.fetch.CacheLines                 9085227                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes              222635                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples         84080987                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            0.718186                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           1.196002                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0               60198126     71.60%     71.60% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                2503805      2.98%     74.57% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                6255168      7.44%     82.01% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3               15123888     17.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total           84080987                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.149988                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      0.686721                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                9022600                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles            59562234                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                12026160                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles             2159039                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles              1308078                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved             894604                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 676                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts             36835180                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                1391                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles              1308078                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles               10809024                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                733584                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles     57618877                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                12389821                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles             1218727                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts             33142660                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                   6                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents                15847                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents                   37                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.SQFullEvents                  169                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands          41750347                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups           151375856                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups       35273123                       # Number of integer rename lookups
system.cpu04.rename.CommittedMaps            27542190                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps               14208157                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts          1716200                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts      1715059                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                 5385175                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads            6666720                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores           3260816                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads         1592533                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores         106750                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                 28480874                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded           2163482                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                27045217                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued           46081                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined       8479445                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined     16662762                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved       571884                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples     84080987                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       0.321657                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      0.705798                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0          66564420     79.17%     79.17% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1          10228828     12.17%     91.33% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2           5046828      6.00%     97.33% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3           2240911      2.67%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total      84080987                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu            18206877     67.32%     67.32% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult               8660      0.03%     67.35% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     67.35% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd                 0      0.00%     67.35% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     67.35% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     67.35% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult                0      0.00%     67.35% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     67.35% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     67.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     67.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     67.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     67.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     67.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     67.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     67.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     67.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     67.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     67.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     67.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     67.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     67.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     67.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     67.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     67.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     67.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     67.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     67.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.35% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead            6036523     22.32%     89.67% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite           2793157     10.33%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total             27045217                       # Type of FU issued
system.cpu04.iq.rate                         0.321649                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads        138217502                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes        39130232                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses     25576453                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses             27045217                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads        1070396                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads      1755096                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses           30                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation        11653                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores       584892                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads        31031                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked           28                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles              1308078                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                537524                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles              872808                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts          30644380                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts          608997                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts             6666720                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts            3260816                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts          1692995                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                 4999                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                  27                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents        11653                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect       974235                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect       314636                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts            1288871                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts            26202054                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts             5936515                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts          843163                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                          24                       # number of nop insts executed
system.cpu04.iew.exec_refs                    8703639                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                5984750                       # Number of branches executed
system.cpu04.iew.exec_stores                  2767124                       # Number of stores executed
system.cpu04.iew.exec_rate                   0.311622                       # Inst execution rate
system.cpu04.iew.wb_sent                     25675808                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                    25576453                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                12646066                       # num instructions producing a value
system.cpu04.iew.wb_consumers                17332393                       # num instructions consuming a value
system.cpu04.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu04.iew.wb_rate                     0.304181                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.729620                       # average fanout of values written-back
system.cpu04.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu04.commit.commitSquashedInsts       8479911                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls       1591598                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts         1247935                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples     82359647                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     0.269123                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     0.799910                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0     68796431     83.53%     83.53% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1      9692963     11.77%     95.30% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2      1448200      1.76%     97.06% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3      1488503      1.81%     98.87% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4       347080      0.42%     99.29% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5       128581      0.16%     99.44% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6       236445      0.29%     99.73% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7       111408      0.14%     99.87% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8       110036      0.13%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total     82359647                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts           21540939                       # Number of instructions committed
system.cpu04.commit.committedOps             22164911                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                      7587548                       # Number of memory references committed
system.cpu04.commit.loads                     4911624                       # Number of loads committed
system.cpu04.commit.membars                    344366                       # Number of memory barriers committed
system.cpu04.commit.branches                  5180097                       # Number of branches committed
system.cpu04.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                17571579                       # Number of committed integer instructions.
system.cpu04.commit.function_calls             112329                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu       14568811     65.73%     65.73% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult          8552      0.04%     65.77% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     65.77% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd            0      0.00%     65.77% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     65.77% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     65.77% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult            0      0.00%     65.77% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     65.77% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     65.77% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     65.77% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     65.77% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     65.77% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     65.77% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     65.77% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     65.77% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     65.77% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     65.77% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     65.77% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     65.77% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     65.77% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     65.77% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     65.77% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     65.77% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     65.77% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     65.77% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     65.77% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     65.77% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.77% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.77% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead       4911624     22.16%     87.93% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite      2675924     12.07%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total        22164911                       # Class of committed instruction
system.cpu04.commit.bw_lim_events              110036                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                  112154798                       # The number of ROB reads
system.cpu04.rob.rob_writes                  63049005                       # The number of ROB writes
system.cpu04.timesIdled                           228                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          1949                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                      26900                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                  21540939                       # Number of Instructions Simulated
system.cpu04.committedOps                    22164911                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             3.903402                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       3.903402                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             0.256187                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.256187                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads               25967253                       # number of integer regfile reads
system.cpu04.int_regfile_writes              13762988                       # number of integer regfile writes
system.cpu04.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu04.cc_regfile_reads                98075162                       # number of cc regfile reads
system.cpu04.cc_regfile_writes               17532131                       # number of cc regfile writes
system.cpu04.misc_regfile_reads              17124059                       # number of misc regfile reads
system.cpu04.misc_regfile_writes              4947592                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements           29205                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         491.007183                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs           4376271                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs           29706                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs          147.319430                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data   491.007183                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.958998                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.958998                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          501                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           92                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2          239                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::4          112                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses        14919735                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses       14919735                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data      2417260                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total       2417260                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data      1384408                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total      1384408                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data       312411                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total       312411                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data         2459                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total         2459                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data      3801668                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total        3801668                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data      3801668                       # number of overall hits
system.cpu04.dcache.overall_hits::total       3801668                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data       853639                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total       853639                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data       100388                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total       100388                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data      1254239                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total      1254239                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data       262922                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total       262922                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data       954027                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total       954027                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data       954027                       # number of overall misses
system.cpu04.dcache.overall_misses::total       954027                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data  20888353493                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total  20888353493                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data   3661483947                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total   3661483947                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data  32918731055                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total  32918731055                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data   1341714351                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total   1341714351                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::cpu04.data   3770210578                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::total   3770210578                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data  24549837440                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total  24549837440                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data  24549837440                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total  24549837440                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data      3270899                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total      3270899                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data      1484796                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total      1484796                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data      1566650                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total      1566650                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data       265381                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total       265381                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data      4755695                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total      4755695                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data      4755695                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total      4755695                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.260980                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.260980                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.067611                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.067611                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.800587                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.800587                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.990734                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.990734                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.200607                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.200607                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.200607                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.200607                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 24469.774100                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 24469.774100                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 36473.322977                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 36473.322977                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data 26245.979478                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total 26245.979478                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data  5103.088943                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total  5103.088943                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::cpu04.data          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 25732.853934                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 25732.853934                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 25732.853934                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 25732.853934                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets          642                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets            24                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets    26.750000                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks          804                       # number of writebacks
system.cpu04.dcache.writebacks::total             804                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data       374384                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total       374384                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data        52803                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total        52803                       # number of WriteReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::cpu04.data       188454                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::total       188454                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data       427187                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total       427187                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data       427187                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total       427187                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data       479255                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total       479255                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data        47585                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total        47585                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data      1065785                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total      1065785                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data       262922                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total       262922                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data       526840                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total       526840                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data       526840                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total       526840                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data   9420958235                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total   9420958235                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data   2210279070                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total   2210279070                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data  24382504702                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total  24382504702                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data   1131799149                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total   1131799149                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::cpu04.data   3197373922                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::total   3197373922                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data  11631237305                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total  11631237305                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data  11631237305                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total  11631237305                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.146521                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.146521                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.032048                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.032048                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.680296                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.680296                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.990734                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.990734                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.110781                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.110781                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.110781                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.110781                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 19657.506411                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 19657.506411                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 46449.071556                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 46449.071556                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data 22877.507848                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22877.507848                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data  4304.695495                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total  4304.695495                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 22077.361827                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 22077.361827                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 22077.361827                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 22077.361827                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements            1537                       # number of replacements
system.cpu04.icache.tags.tagsinuse         368.537917                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs           9083184                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            1908                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs         4760.578616                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst   368.537917                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.719801                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.719801                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          371                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4          367                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.724609                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses        18172362                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses       18172362                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst      9083184                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total       9083184                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst      9083184                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total        9083184                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst      9083184                       # number of overall hits
system.cpu04.icache.overall_hits::total       9083184                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst         2043                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         2043                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst         2043                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         2043                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst         2043                       # number of overall misses
system.cpu04.icache.overall_misses::total         2043                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst     34562356                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total     34562356                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst     34562356                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total     34562356                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst     34562356                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total     34562356                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst      9085227                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total      9085227                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst      9085227                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total      9085227                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst      9085227                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total      9085227                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.000225                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.000225                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.000225                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.000225                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.000225                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.000225                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 16917.452766                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 16917.452766                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 16917.452766                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 16917.452766                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 16917.452766                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 16917.452766                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst          135                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total          135                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst          135                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total          135                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst          135                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total          135                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst         1908                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total         1908                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst         1908                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total         1908                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst         1908                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total         1908                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst     27521617                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total     27521617                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst     27521617                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total     27521617                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst     27521617                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total     27521617                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.000210                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.000210                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.000210                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.000210                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.000210                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.000210                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 14424.327568                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 14424.327568                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 14424.327568                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 14424.327568                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 14424.327568                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 14424.327568                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups              12337375                       # Number of BP lookups
system.cpu05.branchPred.condPredicted         8938700                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect         1238758                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups            8769335                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits               7734058                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           88.194350                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS               1312171                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect           378521                       # Number of incorrect RAS predictions.
system.cpu05.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.numCycles                       84082715                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles          9306654                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                     56371058                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                  12337375                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches          9046229                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                    73476329                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles               2586621                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles         2873                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles         2750                       # Number of stall cycles due to pending traps
system.cpu05.fetch.CacheLines                 8457637                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes              222801                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples         84081918                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            0.698917                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           1.186080                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0               60875846     72.40%     72.40% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                2381553      2.83%     75.23% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                6088828      7.24%     82.47% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3               14735691     17.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total           84081918                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.146729                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      0.670424                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                8420536                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles            60811501                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                11328828                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles             2225420                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles              1292760                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved             908297                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 669                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts             35305853                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                1295                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles              1292760                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles               10240054                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                726824                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles     58835466                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                11726691                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles             1257250                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts             31575054                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                   8                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents                16168                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                   12                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents                   11                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands          40100247                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups           144196668                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups       33560656                       # Number of integer rename lookups
system.cpu05.rename.CommittedMaps            26168286                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps               13931961                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts          1753788                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts      1752372                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                 5483888                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads            6124249                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores           2990963                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads         1339614                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores          76778                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                 26903674                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded           2204658                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                25580242                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued           43287                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined       8378276                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined     16220682                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved       578662                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples     84081918                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       0.304230                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      0.687772                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0          67345545     80.10%     80.10% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1          10036326     11.94%     92.03% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2           4556225      5.42%     97.45% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3           2143822      2.55%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total      84081918                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu            17552781     68.62%     68.62% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult               7754      0.03%     68.65% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     68.65% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd                 0      0.00%     68.65% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     68.65% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     68.65% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult                0      0.00%     68.65% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     68.65% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     68.65% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     68.65% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     68.65% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     68.65% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     68.65% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     68.65% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     68.65% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     68.65% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     68.65% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     68.65% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     68.65% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     68.65% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     68.65% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     68.65% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     68.65% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     68.65% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     68.65% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     68.65% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     68.65% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.65% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.65% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead            5493003     21.47%     90.12% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite           2526704      9.88%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total             25580242                       # Type of FU issued
system.cpu05.iq.rate                         0.304227                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads        135285689                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes        37493503                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses     24133950                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses             25580242                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads         817749                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads      1736865                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses           74                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation        12431                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores       568462                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads        27502                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked           99                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles              1292760                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                529197                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles              886888                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts          29108398                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts          612665                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts             6124249                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts            2990963                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts          1732033                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                 4996                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                  59                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents        12431                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect       965054                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect       313300                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts            1278354                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts            24739002                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts             5394151                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts          841240                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                          66                       # number of nop insts executed
system.cpu05.iew.exec_refs                    7899514                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                5726703                       # Number of branches executed
system.cpu05.iew.exec_stores                  2505363                       # Number of stores executed
system.cpu05.iew.exec_rate                   0.294222                       # Inst execution rate
system.cpu05.iew.wb_sent                     24223863                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                    24133950                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                11769142                       # num instructions producing a value
system.cpu05.iew.wb_consumers                16300989                       # num instructions consuming a value
system.cpu05.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu05.iew.wb_rate                     0.287026                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.721989                       # average fanout of values written-back
system.cpu05.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu05.commit.commitSquashedInsts       8378899                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls       1625996                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts         1238208                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples     82382579                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     0.251632                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     0.773054                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0     69516841     84.38%     84.38% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1      9324719     11.32%     95.70% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2      1420790      1.72%     97.43% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3      1225480      1.49%     98.91% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4       335287      0.41%     99.32% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5       121833      0.15%     99.47% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6       226900      0.28%     99.74% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7       110228      0.13%     99.88% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8       100501      0.12%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total     82382579                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts           20159302                       # Number of instructions committed
system.cpu05.commit.committedOps             20730056                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                      6809885                       # Number of memory references committed
system.cpu05.commit.loads                     4387384                       # Number of loads committed
system.cpu05.commit.membars                    345437                       # Number of memory barriers committed
system.cpu05.commit.branches                  4904702                       # Number of branches committed
system.cpu05.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                16387743                       # Number of committed integer instructions.
system.cpu05.commit.function_calls             100518                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu       13912540     67.11%     67.11% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult          7631      0.04%     67.15% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     67.15% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd            0      0.00%     67.15% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     67.15% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     67.15% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult            0      0.00%     67.15% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     67.15% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     67.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     67.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     67.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     67.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     67.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     67.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     67.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     67.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     67.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     67.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     67.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     67.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     67.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     67.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     67.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     67.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     67.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     67.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     67.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.15% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead       4387384     21.16%     88.31% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite      2422501     11.69%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total        20730056                       # Class of committed instruction
system.cpu05.commit.bw_lim_events              100501                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                  110726174                       # The number of ROB reads
system.cpu05.rob.rob_writes                  59955481                       # The number of ROB writes
system.cpu05.timesIdled                           165                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                           797                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                      27121                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                  20159302                       # Number of Instructions Simulated
system.cpu05.committedOps                    20730056                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             4.170914                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       4.170914                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             0.239756                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.239756                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads               24299337                       # number of integer regfile reads
system.cpu05.int_regfile_writes              13076494                       # number of integer regfile writes
system.cpu05.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu05.cc_regfile_reads                92203728                       # number of cc regfile reads
system.cpu05.cc_regfile_writes               16776905                       # number of cc regfile writes
system.cpu05.misc_regfile_reads              16368998                       # number of misc regfile reads
system.cpu05.misc_regfile_writes              5110550                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements           28554                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         489.936521                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs           3778795                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs           29055                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs          130.056617                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data   489.936521                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.956907                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.956907                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          501                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2          248                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3           96                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::4          117                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses        13836931                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses       13836931                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data      2093990                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total       2093990                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data      1100654                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total      1100654                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data       312576                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total       312576                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data         1258                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total         1258                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data      3194644                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total        3194644                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data      3194644                       # number of overall hits
system.cpu05.dcache.overall_hits::total       3194644                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data       847635                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total       847635                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data        91631                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total        91631                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data      1298471                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total      1298471                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data       273089                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total       273089                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data       939266                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total       939266                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data       939266                       # number of overall misses
system.cpu05.dcache.overall_misses::total       939266                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data  20616517216                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total  20616517216                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data   3364355086                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total   3364355086                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data  33772097466                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total  33772097466                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data   1238780328                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total   1238780328                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::cpu05.data   4038342054                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::total   4038342054                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data  23980872302                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total  23980872302                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data  23980872302                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total  23980872302                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data      2941625                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total      2941625                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data      1192285                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total      1192285                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data      1611047                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total      1611047                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data       274347                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total       274347                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data      4133910                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total      4133910                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data      4133910                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total      4133910                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.288152                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.288152                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.076853                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.076853                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.805980                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.805980                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.995415                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.995415                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.227210                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.227210                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.227210                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.227210                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 24322.399637                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 24322.399637                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 36716.341478                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 36716.341478                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data 26009.127247                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total 26009.127247                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data  4536.178052                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total  4536.178052                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::cpu05.data          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 25531.502580                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 25531.502580                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 25531.502580                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 25531.502580                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs          205                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          946                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs              42                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets            37                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs     4.880952                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets    25.567568                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks         1258                       # number of writebacks
system.cpu05.dcache.writebacks::total            1258                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data       373433                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total       373433                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data        47987                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total        47987                       # number of WriteReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::cpu05.data       189414                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::total       189414                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data       421420                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total       421420                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data       421420                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total       421420                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data       474202                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total       474202                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data        43644                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total        43644                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data      1109057                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total      1109057                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data       273089                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total       273089                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data       517846                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total       517846                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data       517846                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total       517846                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data   9266520804                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total   9266520804                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data   2028172244                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total   2028172244                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data  25090948333                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total  25090948333                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data   1047806672                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total   1047806672                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::cpu05.data   3415490946                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::total   3415490946                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data  11294693048                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total  11294693048                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data  11294693048                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total  11294693048                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.161204                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.161204                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.036605                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.036605                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.688408                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.688408                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.995415                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.995415                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.125268                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.125268                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.125268                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.125268                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 19541.294225                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 19541.294225                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 46470.814866                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 46470.814866                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data 22623.677893                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22623.677893                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data  3836.868830                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total  3836.868830                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 21810.911059                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 21810.911059                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 21810.911059                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 21810.911059                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements            1560                       # number of replacements
system.cpu05.icache.tags.tagsinuse         368.608380                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs           8455570                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            1931                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs         4378.855515                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   368.608380                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.719938                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.719938                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          371                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          366                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.724609                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses        16917205                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses       16917205                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst      8455570                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total       8455570                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst      8455570                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total        8455570                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst      8455570                       # number of overall hits
system.cpu05.icache.overall_hits::total       8455570                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst         2067                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         2067                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst         2067                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         2067                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst         2067                       # number of overall misses
system.cpu05.icache.overall_misses::total         2067                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst     32477992                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total     32477992                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst     32477992                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total     32477992                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst     32477992                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total     32477992                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst      8457637                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total      8457637                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst      8457637                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total      8457637                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst      8457637                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total      8457637                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.000244                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.000244                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.000244                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.000244                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.000244                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.000244                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 15712.623125                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 15712.623125                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 15712.623125                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 15712.623125                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 15712.623125                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 15712.623125                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst          136                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total          136                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst          136                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total          136                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst          136                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total          136                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst         1931                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total         1931                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst         1931                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total         1931                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst         1931                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total         1931                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst     25665008                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total     25665008                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst     25665008                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total     25665008                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst     25665008                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total     25665008                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.000228                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.000228                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.000228                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.000228                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.000228                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.000228                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 13291.045054                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 13291.045054                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 13291.045054                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 13291.045054                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 13291.045054                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 13291.045054                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups              13058263                       # Number of BP lookups
system.cpu06.branchPred.condPredicted         9710964                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect         1217175                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups            9449561                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits               8486806                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           89.811643                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS               1303166                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect           368910                       # Number of incorrect RAS predictions.
system.cpu06.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.numCycles                       84082531                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles         11277753                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                     60419963                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                  13058263                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches          9789972                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                    71518627                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles               2563189                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles         2871                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles          995                       # Number of stall cycles due to pending traps
system.cpu06.fetch.CacheLines                10427815                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes              221503                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples         84081841                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            0.747728                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           1.210719                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0               59287160     70.51%     70.51% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                2338418      2.78%     73.29% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                6836834      8.13%     81.42% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3               15619429     18.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total           84081841                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.155303                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      0.718579                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles               10347735                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles            57086662                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                13301703                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles             2061876                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles              1280994                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved             905278                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                 731                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts             39804023                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                1416                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles              1280994                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles               12100501                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                711416                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles     55222845                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                13601743                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles             1161471                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts             36150470                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                   4                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents                15569                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                   64                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.SQFullEvents                   11                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands          44367844                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups           165921907                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups       38954007                       # Number of integer rename lookups
system.cpu06.rename.CommittedMaps            30608902                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps               13758942                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts          1645730                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts      1644598                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                 5169995                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads            8027271                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores           3917981                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads         2323879                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores          89176                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                 31622509                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded           2078963                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                30222093                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued           47299                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined       8288979                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined     16206270                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved       552143                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples     84081841                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       0.359437                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      0.736674                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0          64777468     77.04%     77.04% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1          10604481     12.61%     89.65% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2           6482064      7.71%     97.36% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3           2217828      2.64%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total      84081841                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu            19328877     63.96%     63.96% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult               8439      0.03%     63.98% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     63.98% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd                 0      0.00%     63.98% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     63.98% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     63.98% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult                0      0.00%     63.98% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     63.98% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     63.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     63.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     63.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     63.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     63.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     63.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     63.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     63.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     63.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     63.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     63.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     63.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     63.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     63.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     63.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     63.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     63.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     63.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.98% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead            7412771     24.53%     88.51% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite           3472006     11.49%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total             30222093                       # Type of FU issued
system.cpu06.iq.rate                         0.359434                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads        144573326                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes        41996713                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses     28750657                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses             30222093                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads        1817179                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads      1714661                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses           80                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation        11196                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores       561348                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads        29646                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked           70                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles              1280994                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                515756                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles              837534                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts          33701502                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts          608010                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts             8027271                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts            3917981                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts          1622461                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                 5221                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                  59                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents        11196                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect       949555                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect       306501                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts            1256056                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts            29377979                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts             7316060                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts          844114                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                          30                       # number of nop insts executed
system.cpu06.iew.exec_refs                   10764008                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                6582272                       # Number of branches executed
system.cpu06.iew.exec_stores                  3447948                       # Number of stores executed
system.cpu06.iew.exec_rate                   0.349395                       # Inst execution rate
system.cpu06.iew.wb_sent                     28854129                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                    28750657                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                14644519                       # num instructions producing a value
system.cpu06.iew.wb_consumers                19314298                       # num instructions consuming a value
system.cpu06.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu06.iew.wb_rate                     0.341934                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.758222                       # average fanout of values written-back
system.cpu06.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu06.commit.commitSquashedInsts       8289473                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls       1526820                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts         1216575                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples     82397461                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     0.308414                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     0.840601                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0     66986315     81.30%     81.30% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1     10843394     13.16%     94.46% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2      1418968      1.72%     96.18% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3      2232551      2.71%     98.89% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4       336216      0.41%     99.30% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5       126581      0.15%     99.45% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6       230262      0.28%     99.73% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7       111223      0.13%     99.86% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8       111951      0.14%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total     82397461                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts           24790478                       # Number of instructions committed
system.cpu06.commit.committedOps             25412493                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                      9669243                       # Number of memory references committed
system.cpu06.commit.loads                     6312610                       # Number of loads committed
system.cpu06.commit.membars                    332689                       # Number of memory barriers committed
system.cpu06.commit.branches                  5791125                       # Number of branches committed
system.cpu06.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                20189161                       # Number of committed integer instructions.
system.cpu06.commit.function_calls             108854                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu       15734897     61.92%     61.92% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult          8353      0.03%     61.95% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     61.95% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd            0      0.00%     61.95% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     61.95% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     61.95% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult            0      0.00%     61.95% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     61.95% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     61.95% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     61.95% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     61.95% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     61.95% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     61.95% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     61.95% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     61.95% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     61.95% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     61.95% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     61.95% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     61.95% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     61.95% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     61.95% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     61.95% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     61.95% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     61.95% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     61.95% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     61.95% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     61.95% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.95% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.95% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead       6312610     24.84%     86.79% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite      3356633     13.21%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total        25412493                       # Class of committed instruction
system.cpu06.commit.bw_lim_events              111951                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                  115190901                       # The number of ROB reads
system.cpu06.rob.rob_writes                  69124913                       # The number of ROB writes
system.cpu06.timesIdled                           172                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                           690                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                      27305                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                  24790478                       # Number of Instructions Simulated
system.cpu06.committedOps                    25412493                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             3.391727                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       3.391727                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             0.294835                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.294835                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads               29903113                       # number of integer regfile reads
system.cpu06.int_regfile_writes              14919966                       # number of integer regfile writes
system.cpu06.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu06.cc_regfile_reads               111586294                       # number of cc regfile reads
system.cpu06.cc_regfile_writes               19345138                       # number of cc regfile writes
system.cpu06.misc_regfile_reads              19038803                       # number of misc regfile reads
system.cpu06.misc_regfile_writes              4698029                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements           30525                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         494.821740                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs           4820586                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs           31029                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs          155.357440                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data   494.821740                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.966449                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.966449                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2          273                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3          116                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::4          109                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses        17562591                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses       17562591                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data      3138537                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total       3138537                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data      2121480                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total      2121480                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data       299968                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total       299968                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data          969                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total          969                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data      5260017                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total        5260017                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data      5260017                       # number of overall hits
system.cpu06.dcache.overall_hits::total       5260017                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data       841809                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total       841809                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data       101495                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total       101495                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data      1191608                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total      1191608                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data       251435                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total       251435                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data       943304                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total       943304                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data       943304                       # number of overall misses
system.cpu06.dcache.overall_misses::total       943304                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data  20292387622                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total  20292387622                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data   3713803812                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total   3713803812                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data  31319474637                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total  31319474637                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data   1386505652                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total   1386505652                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::cpu06.data   3520361766                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::total   3520361766                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data  24006191434                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total  24006191434                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data  24006191434                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total  24006191434                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data      3980346                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total      3980346                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data      2222975                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total      2222975                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data      1491576                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total      1491576                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data       252404                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total       252404                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data      6203321                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total      6203321                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data      6203321                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total      6203321                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.211491                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.211491                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.045657                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.045657                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.798892                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.798892                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.996161                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.996161                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.152064                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.152064                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.152064                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.152064                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 24105.690985                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 24105.690985                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 36591.002631                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 36591.002631                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data 26283.370569                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total 26283.370569                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data  5514.370123                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total  5514.370123                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::cpu06.data          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 25449.050819                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 25449.050819                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 25449.050819                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 25449.050819                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs          188                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets          834                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs              45                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets            31                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs     4.177778                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets    26.903226                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks         1121                       # number of writebacks
system.cpu06.dcache.writebacks::total            1121                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data       367902                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total       367902                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data        53068                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total        53068                       # number of WriteReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::cpu06.data       180993                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::total       180993                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data       420970                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total       420970                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data       420970                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total       420970                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data       473907                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total       473907                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data        48427                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total        48427                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data      1010615                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total      1010615                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data       251435                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total       251435                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data       522334                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total       522334                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data       522334                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total       522334                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data   9141999933                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total   9141999933                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data   2257187690                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total   2257187690                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data  23210013981                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total  23210013981                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data   1162803348                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total   1162803348                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::cpu06.data   2995854734                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::total   2995854734                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data  11399187623                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total  11399187623                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data  11399187623                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total  11399187623                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.119062                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.119062                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.021785                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.021785                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.677548                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.677548                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.996161                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.996161                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.084202                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.084202                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.084202                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.084202                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 19290.704575                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 19290.704575                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 46610.107791                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 46610.107791                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data 22966.227476                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22966.227476                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data  4624.667799                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total  4624.667799                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 21823.560448                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 21823.560448                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 21823.560448                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 21823.560448                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements            1535                       # number of replacements
system.cpu06.icache.tags.tagsinuse         378.666741                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs          10425768                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            1916                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs         5441.423800                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   378.666741                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.739583                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.739583                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          381                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          376                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses        20857546                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses       20857546                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst     10425768                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total      10425768                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst     10425768                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total       10425768                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst     10425768                       # number of overall hits
system.cpu06.icache.overall_hits::total      10425768                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst         2047                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         2047                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst         2047                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         2047                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst         2047                       # number of overall misses
system.cpu06.icache.overall_misses::total         2047                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst     32201474                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total     32201474                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst     32201474                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total     32201474                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst     32201474                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total     32201474                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst     10427815                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total     10427815                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst     10427815                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total     10427815                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst     10427815                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total     10427815                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.000196                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.000196                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.000196                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.000196                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.000196                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.000196                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 15731.057157                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 15731.057157                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 15731.057157                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 15731.057157                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 15731.057157                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 15731.057157                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst          131                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total          131                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst          131                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total          131                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst          131                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total          131                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst         1916                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total         1916                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst         1916                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total         1916                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst         1916                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total         1916                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst     25417522                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total     25417522                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst     25417522                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total     25417522                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst     25417522                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total     25417522                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.000184                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.000184                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.000184                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.000184                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.000184                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.000184                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 13265.930063                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 13265.930063                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 13265.930063                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 13265.930063                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 13265.930063                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 13265.930063                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups              12693382                       # Number of BP lookups
system.cpu07.branchPred.condPredicted         9426649                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect         1216636                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups            9040168                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits               8064053                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           89.202468                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS               1341760                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect           370688                       # Number of incorrect RAS predictions.
system.cpu07.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.numCycles                       84082330                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles         10655714                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                     58694344                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                  12693382                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches          9405813                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                    72145396                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles               2552375                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles         2872                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles          685                       # Number of stall cycles due to pending traps
system.cpu07.fetch.CacheLines                 9793314                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes              209156                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples         84080855                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            0.729330                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           1.202121                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0               59865649     71.20%     71.20% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                2453573      2.92%     74.12% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                6415806      7.63%     81.75% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3               15345827     18.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total           84080855                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.150964                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      0.698058                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                9767536                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles            58210920                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                12708715                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles             2115178                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles              1275634                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved             852658                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                 633                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts             38417990                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                1307                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles              1275634                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles               11506737                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                713746                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles     56313958                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                13076102                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles             1191806                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts             34823753                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents                14418                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents                   18                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.SQFullEvents                   64                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands          43349794                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups           159636579                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups       37421840                       # Number of integer rename lookups
system.cpu07.rename.CommittedMaps            29322955                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps               14026839                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts          1676105                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts      1674976                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                 5244660                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads            7474185                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores           3660760                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads         2023528                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores          96020                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                 30317484                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded           2111024                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                28857111                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued           50087                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined       8389516                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined     16561662                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved       555144                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples     84080855                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       0.343207                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      0.723216                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0          65523894     77.93%     77.93% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1          10468978     12.45%     90.38% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2           5875816      6.99%     97.37% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3           2212167      2.63%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total      84080855                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu            18784070     65.09%     65.09% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult               8375      0.03%     65.12% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     65.12% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd                 0      0.00%     65.12% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     65.12% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     65.12% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult                0      0.00%     65.12% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     65.12% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     65.12% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     65.12% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     65.12% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     65.12% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     65.12% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     65.12% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     65.12% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     65.12% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     65.12% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     65.12% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     65.12% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     65.12% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     65.12% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     65.12% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     65.12% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     65.12% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     65.12% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.12% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     65.12% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.12% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.12% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead            6856558     23.76%     88.88% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite           3208108     11.12%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total             28857111                       # Type of FU issued
system.cpu07.iq.rate                         0.343201                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads        141845164                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes        40824469                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses     27400455                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses             28857111                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads        1519552                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads      1725381                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses           78                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation        11699                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores       572600                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads        29823                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked           62                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles              1275634                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                521311                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles              849164                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts          32428532                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts          553344                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts             7474185                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts            3660760                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts          1653596                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                 4553                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                  84                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents        11699                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect       949011                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect       307127                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts            1256138                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts            28015667                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts             6757452                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts          841444                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                          24                       # number of nop insts executed
system.cpu07.iew.exec_refs                    9938457                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                6295594                       # Number of branches executed
system.cpu07.iew.exec_stores                  3181005                       # Number of stores executed
system.cpu07.iew.exec_rate                   0.333193                       # Inst execution rate
system.cpu07.iew.wb_sent                     27497609                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                    27400455                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                13834971                       # num instructions producing a value
system.cpu07.iew.wb_consumers                18480293                       # num instructions consuming a value
system.cpu07.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu07.iew.wb_rate                     0.325876                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.748634                       # average fanout of values written-back
system.cpu07.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu07.commit.commitSquashedInsts       8390000                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls       1555880                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts         1216083                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples     82393276                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     0.291759                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     0.821934                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0     67717054     82.19%     82.19% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1     10421768     12.65%     94.84% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2      1413874      1.72%     96.55% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3      1929912      2.34%     98.89% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4       334440      0.41%     99.30% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5       127131      0.15%     99.45% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6       227608      0.28%     99.73% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7       111235      0.14%     99.87% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8       110254      0.13%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total     82393276                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts           23423939                       # Number of instructions committed
system.cpu07.commit.committedOps             24038992                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                      8836964                       # Number of memory references committed
system.cpu07.commit.loads                     5748804                       # Number of loads committed
system.cpu07.commit.membars                    334233                       # Number of memory barriers committed
system.cpu07.commit.branches                  5526390                       # Number of branches committed
system.cpu07.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                19080373                       # Number of committed integer instructions.
system.cpu07.commit.function_calls             108145                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu       15193744     63.20%     63.20% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult          8284      0.03%     63.24% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     63.24% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd            0      0.00%     63.24% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     63.24% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     63.24% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult            0      0.00%     63.24% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     63.24% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     63.24% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     63.24% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     63.24% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     63.24% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     63.24% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     63.24% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     63.24% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     63.24% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     63.24% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     63.24% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     63.24% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     63.24% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     63.24% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     63.24% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     63.24% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     63.24% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     63.24% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     63.24% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     63.24% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.24% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.24% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead       5748804     23.91%     87.15% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite      3088160     12.85%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total        24038992                       # Class of committed instruction
system.cpu07.commit.bw_lim_events              110254                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                  113980023                       # The number of ROB reads
system.cpu07.rob.rob_writes                  66582694                       # The number of ROB writes
system.cpu07.timesIdled                           183                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          1475                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                      27506                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                  23423939                       # Number of Instructions Simulated
system.cpu07.committedOps                    24038992                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             3.589590                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       3.589590                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             0.278583                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       0.278583                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads               28297508                       # number of integer regfile reads
system.cpu07.int_regfile_writes              14439649                       # number of integer regfile writes
system.cpu07.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu07.cc_regfile_reads               105932750                       # number of cc regfile reads
system.cpu07.cc_regfile_writes               18644572                       # number of cc regfile writes
system.cpu07.misc_regfile_reads              18257334                       # number of misc regfile reads
system.cpu07.misc_regfile_writes              4843328                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements           30568                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         492.052143                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs           5223674                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs           31070                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs          168.125974                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data   492.052143                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.961039                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.961039                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2          294                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3           98                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4          104                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses        16505469                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses       16505469                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data      2843799                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total       2843799                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data      1821917                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total      1821917                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data       300929                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total       300929                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data         1161                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total         1161                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data      4665716                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total        4665716                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data      4665716                       # number of overall hits
system.cpu07.dcache.overall_hits::total       4665716                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data       837641                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total       837641                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data       100063                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total       100063                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data      1227498                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total      1227498                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data       262340                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total       262340                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data       937704                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total       937704                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data       937704                       # number of overall misses
system.cpu07.dcache.overall_misses::total       937704                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data  20274192608                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total  20274192608                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data   3623806623                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total   3623806623                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data  32040101364                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total  32040101364                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data   1336624259                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total   1336624259                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data   3739117018                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::total   3739117018                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data  23897999231                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total  23897999231                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data  23897999231                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total  23897999231                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data      3681440                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total      3681440                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data      1921980                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total      1921980                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data      1528427                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total      1528427                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data       263501                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total       263501                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data      5603420                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total      5603420                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data      5603420                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total      5603420                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.227531                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.227531                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.052062                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.052062                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.803112                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.803112                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.995594                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.995594                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.167345                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.167345                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.167345                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.167345                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 24203.916246                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 24203.916246                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 36215.250622                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 36215.250622                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data 26101.958100                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total 26101.958100                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data  5095.007467                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total  5095.007467                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 25485.653502                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 25485.653502                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 25485.653502                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 25485.653502                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs          247                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets          514                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs              41                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets            21                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs     6.024390                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets    24.476190                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks         1221                       # number of writebacks
system.cpu07.dcache.writebacks::total            1221                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data       367500                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total       367500                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data        52155                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total        52155                       # number of WriteReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::cpu07.data       182123                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::total       182123                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data       419655                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total       419655                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data       419655                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total       419655                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data       470141                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total       470141                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data        47908                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total        47908                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data      1045375                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total      1045375                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data       262340                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total       262340                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data       518049                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total       518049                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data       518049                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total       518049                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data   9109519996                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total   9109519996                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data   2210253757                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total   2210253757                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data  23740089264                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total  23740089264                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data   1128345741                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total   1128345741                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data   3166293982                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total   3166293982                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data  11319773753                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total  11319773753                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data  11319773753                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total  11319773753                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.127706                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.127706                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.024926                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.024926                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.683955                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.683955                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.995594                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.995594                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.092452                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.092452                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.092452                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.092452                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 19376.144595                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 19376.144595                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 46135.379415                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 46135.379415                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data 22709.639377                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22709.639377                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data  4301.081577                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total  4301.081577                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 21850.778118                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 21850.778118                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 21850.778118                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 21850.778118                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements            1528                       # number of replacements
system.cpu07.icache.tags.tagsinuse         364.739980                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs           9791293                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs            1895                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs         5166.909235                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst   364.739980                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.712383                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.712383                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          367                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          362                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.716797                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses        19588523                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses       19588523                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst      9791293                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total       9791293                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst      9791293                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total        9791293                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst      9791293                       # number of overall hits
system.cpu07.icache.overall_hits::total       9791293                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst         2021                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         2021                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst         2021                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         2021                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst         2021                       # number of overall misses
system.cpu07.icache.overall_misses::total         2021                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst     33423887                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total     33423887                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst     33423887                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total     33423887                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst     33423887                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total     33423887                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst      9793314                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total      9793314                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst      9793314                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total      9793314                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst      9793314                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total      9793314                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.000206                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.000206                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.000206                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.000206                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.000206                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.000206                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 16538.291440                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 16538.291440                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 16538.291440                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 16538.291440                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 16538.291440                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 16538.291440                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst          126                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total          126                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst          126                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total          126                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst          126                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total          126                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst         1895                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total         1895                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst         1895                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total         1895                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst         1895                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total         1895                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst     26562072                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total     26562072                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst     26562072                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total     26562072                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst     26562072                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total     26562072                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.000193                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.000193                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.000193                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.000193                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.000193                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.000193                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 14016.924538                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 14016.924538                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 14016.924538                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 14016.924538                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 14016.924538                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 14016.924538                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups              12407501                       # Number of BP lookups
system.cpu08.branchPred.condPredicted         8876583                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect         1249633                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups            8723370                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits               7680282                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           88.042603                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS               1374796                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect           380458                       # Number of incorrect RAS predictions.
system.cpu08.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.numCycles                       84082110                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles          9314030                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                     56069147                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                  12407501                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches          9055078                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                    73458007                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles               2608987                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles         2871                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles         2302                       # Number of stall cycles due to pending traps
system.cpu08.fetch.CacheLines                 8445364                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes              218454                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples         84081704                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            0.697111                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           1.185481                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0               60939080     72.48%     72.48% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                2405280      2.86%     75.34% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                6003061      7.14%     82.48% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3               14734283     17.52%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total           84081704                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.147564                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      0.666838                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                8342216                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles            60961560                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                11241488                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles             2229644                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles              1303925                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved             949278                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                 786                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts             35077422                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                1332                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles              1303925                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles               10165976                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                709515                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles     59003133                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                11639070                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles             1257214                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts             31349732                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                  28                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents                14089                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.SQFullEvents                   63                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands          40053775                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups           142914829                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups       33167361                       # Number of integer rename lookups
system.cpu08.rename.CommittedMaps            25834160                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps               14219615                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts          1756657                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts      1755389                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                 5492757                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads            5952080                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores           2926349                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads         1231558                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores          70737                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                 26599908                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded           2210159                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                25347979                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued           45233                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined       8427086                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined     15967719                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved       580589                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples     84081704                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       0.301468                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      0.685912                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0          67503949     80.28%     80.28% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1           9963291     11.85%     92.13% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2           4458704      5.30%     97.44% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3           2155760      2.56%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total      84081704                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu            17532878     69.17%     69.17% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult               7883      0.03%     69.20% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     69.20% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd                 0      0.00%     69.20% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     69.20% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     69.20% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult                0      0.00%     69.20% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     69.20% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     69.20% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     69.20% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     69.20% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     69.20% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     69.20% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     69.20% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     69.20% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     69.20% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     69.20% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     69.20% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     69.20% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     69.20% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     69.20% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     69.20% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     69.20% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     69.20% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     69.20% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.20% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     69.20% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.20% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.20% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead            5348197     21.10%     90.30% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite           2459021      9.70%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total             25347979                       # Type of FU issued
system.cpu08.iq.rate                         0.301467                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads        134822895                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes        37243953                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses     23877601                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses             25347979                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads         735041                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads      1719019                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses           56                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation        12333                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores       579498                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads        28363                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked           54                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles              1303925                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                512084                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles              888099                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts          28810121                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts          684317                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts             5952080                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts            2926349                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts          1734740                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                 4475                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                  22                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents        12333                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect       972565                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect       317067                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts            1289632                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts            24483419                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts             5247224                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts          864560                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                          54                       # number of nop insts executed
system.cpu08.iew.exec_refs                    7682578                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                5693555                       # Number of branches executed
system.cpu08.iew.exec_stores                  2435354                       # Number of stores executed
system.cpu08.iew.exec_rate                   0.291185                       # Inst execution rate
system.cpu08.iew.wb_sent                     23966503                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                    23877601                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                11576386                       # num instructions producing a value
system.cpu08.iew.wb_consumers                16105120                       # num instructions consuming a value
system.cpu08.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu08.iew.wb_rate                     0.283980                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.718802                       # average fanout of values written-back
system.cpu08.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu08.commit.commitSquashedInsts       8427697                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls       1629570                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts         1249065                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples     82368058                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     0.247462                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     0.767647                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0     69704734     84.63%     84.63% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1      9178631     11.14%     95.77% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2      1443755      1.75%     97.52% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3      1147239      1.39%     98.91% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4       336668      0.41%     99.32% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5       121894      0.15%     99.47% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6       226071      0.27%     99.75% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7       109973      0.13%     99.88% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8        99093      0.12%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total     82368058                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts           19805716                       # Number of instructions committed
system.cpu08.commit.committedOps             20382981                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                      6579912                       # Number of memory references committed
system.cpu08.commit.loads                     4233061                       # Number of loads committed
system.cpu08.commit.membars                    346725                       # Number of memory barriers committed
system.cpu08.commit.branches                  4837284                       # Number of branches committed
system.cpu08.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                16112428                       # Number of committed integer instructions.
system.cpu08.commit.function_calls             101891                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu       13795281     67.68%     67.68% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult          7788      0.04%     67.72% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     67.72% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd            0      0.00%     67.72% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     67.72% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     67.72% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult            0      0.00%     67.72% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     67.72% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     67.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     67.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     67.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     67.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     67.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     67.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     67.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     67.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     67.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     67.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     67.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     67.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     67.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     67.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     67.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     67.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     67.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     67.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     67.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.72% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead       4233061     20.77%     88.49% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite      2346851     11.51%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total        20382981                       # Class of committed instruction
system.cpu08.commit.bw_lim_events               99093                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                  110411326                       # The number of ROB reads
system.cpu08.rob.rob_writes                  59373035                       # The number of ROB writes
system.cpu08.timesIdled                           156                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                           406                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                      27726                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                  19805716                       # Number of Instructions Simulated
system.cpu08.committedOps                    20382981                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             4.245346                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       4.245346                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             0.235552                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       0.235552                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads               23946453                       # number of integer regfile reads
system.cpu08.int_regfile_writes              13021900                       # number of integer regfile writes
system.cpu08.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu08.cc_regfile_reads                91001496                       # number of cc regfile reads
system.cpu08.cc_regfile_writes               16624165                       # number of cc regfile writes
system.cpu08.misc_regfile_reads              16162785                       # number of misc regfile reads
system.cpu08.misc_regfile_writes              5119280                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements           28375                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         490.423041                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs           3629878                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs           28877                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs          125.701354                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data   490.423041                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.957858                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.957858                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2          142                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4          124                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses        13555745                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses       13555745                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data      2026865                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total       2026865                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data      1021016                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total      1021016                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data       312392                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total       312392                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data         1158                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total         1158                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data      3047881                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total        3047881                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data      3047881                       # number of overall hits
system.cpu08.dcache.overall_hits::total       3047881                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data       848904                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total       848904                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data        93613                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total        93613                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data      1300762                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total      1300762                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data       272682                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total       272682                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data       942517                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total       942517                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data       942517                       # number of overall misses
system.cpu08.dcache.overall_misses::total       942517                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data  20629046109                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total  20629046109                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data   3448196115                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total   3448196115                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data  33870425103                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total  33870425103                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data   1253214871                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total   1253214871                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::cpu08.data   4021242124                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::total   4021242124                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data  24077242224                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total  24077242224                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data  24077242224                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total  24077242224                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data      2875769                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total      2875769                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data      1114629                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total      1114629                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data      1613154                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total      1613154                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data       273840                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total       273840                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data      3990398                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total      3990398                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data      3990398                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total      3990398                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.295192                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.295192                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.083986                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.083986                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.806347                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.806347                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.995771                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.995771                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.236196                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.236196                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.236196                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.236196                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 24300.799748                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 24300.799748                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 36834.586169                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 36834.586169                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data 26038.910349                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total 26038.910349                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data  4595.884110                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total  4595.884110                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::cpu08.data          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 25545.684825                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 25545.684825                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 25545.684825                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 25545.684825                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs          179                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets          568                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs              46                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets            21                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs     3.891304                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets    27.047619                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks         1130                       # number of writebacks
system.cpu08.dcache.writebacks::total            1130                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data       372282                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total       372282                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data        49134                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total        49134                       # number of WriteReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::cpu08.data       190649                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::total       190649                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data       421416                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total       421416                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data       421416                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total       421416                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data       476622                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total       476622                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data        44479                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total        44479                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data      1110113                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total      1110113                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data       272682                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total       272682                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data       521101                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total       521101                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data       521101                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total       521101                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data   9279511213                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total   9279511213                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data   2073024258                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total   2073024258                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data  25155346390                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total  25155346390                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data   1060535129                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total   1060535129                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::cpu08.data   3401497876                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::total   3401497876                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data  11352535471                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total  11352535471                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data  11352535471                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total  11352535471                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.165737                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.165737                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.039905                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.039905                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.688163                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.688163                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.995771                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.995771                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.130589                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.130589                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.130589                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.130589                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 19469.330440                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 19469.330440                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 46606.809011                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 46606.809011                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data 22660.167379                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22660.167379                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data  3889.274426                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total  3889.274426                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 21785.672012                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 21785.672012                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 21785.672012                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 21785.672012                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements            1498                       # number of replacements
system.cpu08.icache.tags.tagsinuse         366.707306                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs           8443352                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs            1869                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs         4517.577314                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst   366.707306                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.716225                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.716225                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          371                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          365                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.724609                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses        16892597                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses       16892597                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst      8443352                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total       8443352                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst      8443352                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total        8443352                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst      8443352                       # number of overall hits
system.cpu08.icache.overall_hits::total       8443352                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst         2012                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         2012                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst         2012                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         2012                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst         2012                       # number of overall misses
system.cpu08.icache.overall_misses::total         2012                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst     30305983                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total     30305983                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst     30305983                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total     30305983                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst     30305983                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total     30305983                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst      8445364                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total      8445364                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst      8445364                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total      8445364                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst      8445364                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total      8445364                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.000238                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.000238                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.000238                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.000238                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.000238                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.000238                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 15062.615805                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 15062.615805                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 15062.615805                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 15062.615805                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 15062.615805                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 15062.615805                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst          143                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total          143                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst          143                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total          143                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst          143                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total          143                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst         1869                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total         1869                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst         1869                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total         1869                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst         1869                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total         1869                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst     23819511                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total     23819511                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst     23819511                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total     23819511                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst     23819511                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total     23819511                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.000221                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.000221                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.000221                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.000221                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.000221                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.000221                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 12744.521669                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 12744.521669                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 12744.521669                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 12744.521669                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 12744.521669                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 12744.521669                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups              12378700                       # Number of BP lookups
system.cpu09.branchPred.condPredicted         8964419                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect         1268039                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups            8621173                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits               7633617                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           88.544993                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS               1366714                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect           388517                       # Number of incorrect RAS predictions.
system.cpu09.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.numCycles                       84081926                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles          9325225                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                     56824722                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                  12378700                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches          9000331                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                    73423189                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles               2656657                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles         2877                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles         1857                       # Number of stall cycles due to pending traps
system.cpu09.fetch.CacheLines                 8448030                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes              227898                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples         84081477                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            0.707484                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           1.192967                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0               60644556     72.13%     72.13% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                2468959      2.94%     75.06% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                5886539      7.00%     82.06% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3               15081423     17.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total           84081477                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.147222                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      0.675826                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                8372668                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles            60689299                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                11483206                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles             2205662                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles              1327765                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved             898140                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                 684                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts             35683749                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                1314                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles              1327765                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles               10211296                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                739315                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles     58716096                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                11841003                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles             1243125                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts             31869019                       # Number of instructions processed by rename
system.cpu09.rename.IQFullEvents                15634                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.SQFullEvents                   60                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands          40564902                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups           145213280                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups       33732168                       # Number of integer rename lookups
system.cpu09.rename.CommittedMaps            26210122                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps               14354780                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts          1747566                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts      1746305                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                 5481284                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads            6031961                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores           2920090                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads         1232999                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores          84584                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                 27159048                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded           2203700                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                25652690                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued           49442                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined       8686465                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined     17152815                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved       581569                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples     84081477                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       0.305093                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      0.693082                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0          67400090     80.16%     80.16% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1          10020443     11.92%     92.08% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2           4350585      5.17%     97.25% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3           2310359      2.75%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total      84081477                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu            17827790     69.50%     69.50% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult               8822      0.03%     69.53% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     69.53% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd                 0      0.00%     69.53% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     69.53% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     69.53% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult                0      0.00%     69.53% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     69.53% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     69.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     69.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     69.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     69.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     69.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     69.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     69.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     69.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     69.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     69.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     69.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     69.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     69.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     69.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     69.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     69.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     69.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     69.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.53% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead            5368528     20.93%     90.46% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite           2447550      9.54%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total             25652690                       # Type of FU issued
system.cpu09.iq.rate                         0.305092                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads        135436299                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes        38055927                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses     24155652                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses             25652690                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads         688404                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads      1812463                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses           58                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation        12130                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores       592105                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads        31143                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked           67                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles              1327765                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                538654                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles              887218                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts          29362796                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts          574594                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts             6031961                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts            2920090                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts          1724567                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                 4652                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                  20                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents        12130                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect       988363                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect       319821                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts            1308184                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts            24793694                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts             5267107                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts          858996                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                          48                       # number of nop insts executed
system.cpu09.iew.exec_refs                    7690770                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                5697880                       # Number of branches executed
system.cpu09.iew.exec_stores                  2423663                       # Number of stores executed
system.cpu09.iew.exec_rate                   0.294875                       # Inst execution rate
system.cpu09.iew.wb_sent                     24258825                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                    24155652                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                11776839                       # num instructions producing a value
system.cpu09.iew.wb_consumers                16694164                       # num instructions consuming a value
system.cpu09.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu09.iew.wb_rate                     0.287287                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.705446                       # average fanout of values written-back
system.cpu09.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu09.commit.commitSquashedInsts       8686952                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls       1622131                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts         1267476                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples     82327856                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     0.251146                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     0.784356                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0     69669772     84.62%     84.62% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1      9099670     11.05%     95.68% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2      1482682      1.80%     97.48% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3      1122430      1.36%     98.84% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4       347639      0.42%     99.26% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5       130315      0.16%     99.42% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6       240840      0.29%     99.72% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7       119276      0.14%     99.86% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8       115232      0.14%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total     82327856                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts           20027513                       # Number of instructions committed
system.cpu09.commit.committedOps             20676283                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                      6547483                       # Number of memory references committed
system.cpu09.commit.loads                     4219498                       # Number of loads committed
system.cpu09.commit.membars                    350574                       # Number of memory barriers committed
system.cpu09.commit.branches                  4889904                       # Number of branches committed
system.cpu09.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                16383912                       # Number of committed integer instructions.
system.cpu09.commit.function_calls             114421                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu       14120090     68.29%     68.29% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult          8710      0.04%     68.33% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     68.33% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd            0      0.00%     68.33% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     68.33% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     68.33% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult            0      0.00%     68.33% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     68.33% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     68.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     68.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     68.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     68.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     68.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     68.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     68.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     68.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     68.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     68.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     68.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     68.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     68.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     68.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     68.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     68.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     68.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     68.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     68.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.33% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.33% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead       4219498     20.41%     88.74% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite      2327985     11.26%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total        20676283                       # Class of committed instruction
system.cpu09.commit.bw_lim_events              115232                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                  110836029                       # The number of ROB reads
system.cpu09.rob.rob_writes                  60518907                       # The number of ROB writes
system.cpu09.timesIdled                           169                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                           449                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                      27910                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                  20027513                       # Number of Instructions Simulated
system.cpu09.committedOps                    20676283                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             4.198321                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       4.198321                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             0.238190                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.238190                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads               24192171                       # number of integer regfile reads
system.cpu09.int_regfile_writes              13257170                       # number of integer regfile writes
system.cpu09.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu09.cc_regfile_reads                91869249                       # number of cc regfile reads
system.cpu09.cc_regfile_writes               16762186                       # number of cc regfile writes
system.cpu09.misc_regfile_reads              16156910                       # number of misc regfile reads
system.cpu09.misc_regfile_writes              5044180                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements           31937                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         491.180795                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs           2593746                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs           32438                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           79.960109                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data   491.180795                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.959337                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.959337                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          501                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2          257                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3          150                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4           88                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses        13646415                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses       13646415                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data      2079108                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total       2079108                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data      1009072                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total      1009072                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data       317778                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total       317778                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data         1663                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total         1663                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data      3088180                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total        3088180                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data      3088180                       # number of overall hits
system.cpu09.dcache.overall_hits::total       3088180                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data       869602                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total       869602                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data       103473                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total       103473                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data      1279291                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total      1279291                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data       271437                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total       271437                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data       973075                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total       973075                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data       973075                       # number of overall misses
system.cpu09.dcache.overall_misses::total       973075                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data  21140662105                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total  21140662105                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data   3786064218                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total   3786064218                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data  33449401990                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total  33449401990                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data   1387485328                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total   1387485328                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::cpu09.data   3895483040                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::total   3895483040                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data  24926726323                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total  24926726323                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data  24926726323                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total  24926726323                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data      2948710                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total      2948710                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data      1112545                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total      1112545                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data      1597069                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total      1597069                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data       273100                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total       273100                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data      4061255                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total      4061255                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data      4061255                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total      4061255                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.294909                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.294909                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.093006                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.093006                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.801024                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.801024                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.993911                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.993911                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.239600                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.239600                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.239600                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.239600                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 24310.733077                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 24310.733077                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 36589.875794                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 36589.875794                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data 26146.828196                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total 26146.828196                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data  5111.629321                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total  5111.629321                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::cpu09.data          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 25616.449218                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 25616.449218                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 25616.449218                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 25616.449218                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs          200                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets          464                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs              45                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets            17                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs     4.444444                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets    27.294118                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks         1060                       # number of writebacks
system.cpu09.dcache.writebacks::total            1060                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data       380547                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total       380547                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data        53783                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total        53783                       # number of WriteReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::cpu09.data       191761                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::total       191761                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data       434330                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total       434330                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data       434330                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total       434330                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data       489055                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total       489055                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data        49690                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total        49690                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data      1087530                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total      1087530                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data       271437                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total       271437                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data       538745                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total       538745                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data       538745                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total       538745                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data   9501415086                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total   9501415086                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data   2310273920                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total   2310273920                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data  24762174066                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total  24762174066                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data   1173849172                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total   1173849172                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::cpu09.data   3301114460                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::total   3301114460                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data  11811689006                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total  11811689006                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data  11811689006                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total  11811689006                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.165854                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.165854                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.044663                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.044663                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.680954                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.680954                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.993911                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.993911                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.132655                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.132655                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.132655                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.132655                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 19428.111533                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 19428.111533                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 46493.739585                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 46493.739585                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data 22769.187118                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22769.187118                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data  4324.573186                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total  4324.573186                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 21924.452210                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 21924.452210                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 21924.452210                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 21924.452210                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements            1468                       # number of replacements
system.cpu09.icache.tags.tagsinuse         371.788802                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs           8446061                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs            1842                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs         4585.266558                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst   371.788802                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.726150                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.726150                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          374                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          370                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.730469                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses        16897902                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses       16897902                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst      8446061                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total       8446061                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst      8446061                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total        8446061                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst      8446061                       # number of overall hits
system.cpu09.icache.overall_hits::total       8446061                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst         1969                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         1969                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst         1969                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         1969                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst         1969                       # number of overall misses
system.cpu09.icache.overall_misses::total         1969                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst     30772980                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total     30772980                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst     30772980                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total     30772980                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst     30772980                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total     30772980                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst      8448030                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total      8448030                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst      8448030                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total      8448030                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst      8448030                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total      8448030                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.000233                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.000233                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.000233                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.000233                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.000233                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.000233                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 15628.735399                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 15628.735399                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 15628.735399                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 15628.735399                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 15628.735399                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 15628.735399                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst          127                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total          127                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst          127                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total          127                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst          127                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total          127                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst         1842                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total         1842                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst         1842                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total         1842                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst         1842                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total         1842                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst     24424019                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total     24424019                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst     24424019                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total     24424019                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst     24424019                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total     24424019                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.000218                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.000218                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.000218                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.000218                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.000218                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.000218                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 13259.510858                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 13259.510858                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 13259.510858                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 13259.510858                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 13259.510858                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 13259.510858                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups              12608678                       # Number of BP lookups
system.cpu10.branchPred.condPredicted         9164730                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect         1250757                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups            8956353                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits               7954563                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           88.814755                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS               1355456                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect           380858                       # Number of incorrect RAS predictions.
system.cpu10.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.numCycles                       84081732                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles          9895300                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                     57723172                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                  12608678                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches          9310019                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                    72869600                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles               2623969                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles         2874                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles         1462                       # Number of stall cycles due to pending traps
system.cpu10.fetch.CacheLines                 9024079                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes              220547                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples         84081221                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            0.717286                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           1.196641                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0               60303767     71.72%     71.72% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                2386574      2.84%     74.56% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                6248963      7.43%     81.99% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3               15141917     18.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total           84081221                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.149957                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      0.686513                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                8943550                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles            59710443                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                11947403                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles             2165525                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles              1311426                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved             926476                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 678                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts             36719937                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                1300                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles              1311426                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles               10756995                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                712159                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles     57784802                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                12291126                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles             1221839                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts             32962079                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                  11                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents                14514                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                   14                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents                   63                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands          41482369                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups           150533120                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups       35078563                       # Number of integer rename lookups
system.cpu10.rename.CommittedMaps            27340875                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps               14141494                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts          1724277                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts      1723197                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                 5402566                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads            6585003                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores           3210770                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads         1547347                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores          89192                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                 28296978                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded           2171468                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                26887254                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued           47787                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined       8525540                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined     16594758                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved       573842                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples     84081221                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       0.319777                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      0.704415                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0          66668845     79.29%     79.29% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1          10178544     12.11%     91.40% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2           4992786      5.94%     97.33% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3           2241046      2.67%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total      84081221                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu            18182231     67.62%     67.62% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult               8437      0.03%     67.66% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     67.66% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd                 0      0.00%     67.66% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     67.66% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     67.66% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult                0      0.00%     67.66% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     67.66% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     67.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     67.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     67.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     67.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     67.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     67.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     67.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     67.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     67.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     67.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     67.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     67.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     67.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     67.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     67.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     67.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     67.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     67.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     67.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.66% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead            5951181     22.13%     89.79% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite           2745405     10.21%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total             26887254                       # Type of FU issued
system.cpu10.iq.rate                         0.319775                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads        137903516                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes        39000593                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses     25391020                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses             26887254                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads        1025859                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads      1764253                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses           52                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation        11856                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores       582377                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads        30842                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked           92                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles              1311426                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                517513                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles              874398                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts          30468481                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts          619873                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts             6585003                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts            3210770                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts          1700809                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                 4407                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                  22                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents        11856                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect       975520                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect       314955                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts            1290475                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts            26022742                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts             5851685                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts          864512                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                          35                       # number of nop insts executed
system.cpu10.iew.exec_refs                    8572481                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                5953982                       # Number of branches executed
system.cpu10.iew.exec_stores                  2720796                       # Number of stores executed
system.cpu10.iew.exec_rate                   0.309493                       # Inst execution rate
system.cpu10.iew.wb_sent                     25491235                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                    25391020                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                12526741                       # num instructions producing a value
system.cpu10.iew.wb_consumers                17257601                       # num instructions consuming a value
system.cpu10.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu10.iew.wb_rate                     0.301980                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.725868                       # average fanout of values written-back
system.cpu10.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu10.commit.commitSquashedInsts       8526047                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls       1597626                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts         1250199                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples     82353298                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     0.266448                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     0.796899                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0     68913516     83.68%     83.68% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1      9615549     11.68%     95.36% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2      1450664      1.76%     97.12% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3      1444956      1.75%     98.87% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4       343705      0.42%     99.29% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5       127410      0.15%     99.44% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6       234091      0.28%     99.73% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7       112511      0.14%     99.87% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8       110896      0.13%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total     82353298                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts           21324155                       # Number of instructions committed
system.cpu10.commit.committedOps             21942906                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                      7449143                       # Number of memory references committed
system.cpu10.commit.loads                     4820750                       # Number of loads committed
system.cpu10.commit.membars                    344574                       # Number of memory barriers committed
system.cpu10.commit.branches                  5134420                       # Number of branches committed
system.cpu10.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                17390171                       # Number of committed integer instructions.
system.cpu10.commit.function_calls             109885                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu       14485423     66.01%     66.01% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult          8340      0.04%     66.05% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     66.05% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd            0      0.00%     66.05% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     66.05% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     66.05% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult            0      0.00%     66.05% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     66.05% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     66.05% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     66.05% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     66.05% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     66.05% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     66.05% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     66.05% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     66.05% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     66.05% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     66.05% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     66.05% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     66.05% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     66.05% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     66.05% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     66.05% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     66.05% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     66.05% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     66.05% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     66.05% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     66.05% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.05% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.05% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead       4820750     21.97%     88.02% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite      2628393     11.98%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total        21942906                       # Class of committed instruction
system.cpu10.commit.bw_lim_events              110896                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                  111958590                       # The number of ROB reads
system.cpu10.rob.rob_writes                  62703852                       # The number of ROB writes
system.cpu10.timesIdled                           146                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                           511                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                      28104                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                  21324155                       # Number of Instructions Simulated
system.cpu10.committedOps                    21942906                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             3.943028                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       3.943028                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             0.253612                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.253612                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads               25748709                       # number of integer regfile reads
system.cpu10.int_regfile_writes              13655062                       # number of integer regfile writes
system.cpu10.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu10.cc_regfile_reads                97278802                       # number of cc regfile reads
system.cpu10.cc_regfile_writes               17446896                       # number of cc regfile writes
system.cpu10.misc_regfile_reads              16987980                       # number of misc regfile reads
system.cpu10.misc_regfile_writes              4969421                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements           31300                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         497.117748                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs           4273503                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs           31806                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs          134.361536                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   497.117748                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.970933                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.970933                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2          208                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3           90                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          116                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses        14748582                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses       14748582                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data      2365515                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total       2365515                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data      1331527                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total      1331527                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data       313131                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total       313131                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data         1000                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data      3697042                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total        3697042                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data      3697042                       # number of overall hits
system.cpu10.dcache.overall_hits::total       3697042                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data       859292                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total       859292                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data       100918                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total       100918                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data      1259061                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total      1259061                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data       266242                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total       266242                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data       960210                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total       960210                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data       960210                       # number of overall misses
system.cpu10.dcache.overall_misses::total       960210                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data  20819004800                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total  20819004800                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data   3636345522                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total   3636345522                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data  32916086338                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total  32916086338                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data   1368582302                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total   1368582302                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::cpu10.data   3806340615                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total   3806340615                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data  24455350322                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total  24455350322                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data  24455350322                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total  24455350322                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data      3224807                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total      3224807                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data      1432445                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total      1432445                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data      1572192                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total      1572192                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data       267242                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total       267242                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data      4657252                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total      4657252                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data      4657252                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total      4657252                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.266463                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.266463                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.070452                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.070452                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.800832                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.800832                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.996258                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.996258                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.206175                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.206175                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.206175                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.206175                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 24228.091033                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 24228.091033                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 36032.675261                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 36032.675261                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data 26143.361075                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 26143.361075                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data  5140.369671                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total  5140.369671                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::cpu10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 25468.751963                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 25468.751963                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 25468.751963                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 25468.751963                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs          143                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets         1207                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs              38                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets            47                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs     3.763158                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets    25.680851                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks         1118                       # number of writebacks
system.cpu10.dcache.writebacks::total            1118                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data       376136                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total       376136                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data        52608                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total        52608                       # number of WriteReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::cpu10.data       188511                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::total       188511                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data       428744                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total       428744                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data       428744                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total       428744                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data       483156                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total       483156                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data        48310                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total        48310                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data      1070550                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total      1070550                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data       266242                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total       266242                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data       531466                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total       531466                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data       531466                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total       531466                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data   9388429474                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total   9388429474                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data   2197130144                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total   2197130144                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data  24383491693                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total  24383491693                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data   1154855198                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total   1154855198                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::cpu10.data   3227490385                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total   3227490385                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data  11585559618                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total  11585559618                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data  11585559618                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total  11585559618                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.149825                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.149825                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.033726                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.033726                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.680928                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.680928                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.996258                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.996258                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.114116                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.114116                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.114116                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.114116                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 19431.466181                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 19431.466181                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 45479.820824                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 45479.820824                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data 22776.602394                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22776.602394                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data  4337.614644                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total  4337.614644                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 21799.248904                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 21799.248904                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 21799.248904                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 21799.248904                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements            1445                       # number of replacements
system.cpu10.icache.tags.tagsinuse         364.790292                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs           9022140                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs            1812                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs         4979.105960                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   364.790292                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.712481                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.712481                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          367                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          364                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.716797                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses        18049970                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses       18049970                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst      9022140                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total       9022140                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst      9022140                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total        9022140                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst      9022140                       # number of overall hits
system.cpu10.icache.overall_hits::total       9022140                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst         1939                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         1939                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst         1939                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         1939                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst         1939                       # number of overall misses
system.cpu10.icache.overall_misses::total         1939                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst     30133996                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total     30133996                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst     30133996                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total     30133996                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst     30133996                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total     30133996                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst      9024079                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total      9024079                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst      9024079                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total      9024079                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst      9024079                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total      9024079                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.000215                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000215                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.000215                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000215                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.000215                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000215                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 15540.998453                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 15540.998453                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 15540.998453                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 15540.998453                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 15540.998453                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 15540.998453                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs            3                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs            3                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst          127                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total          127                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst          127                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total          127                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst          127                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total          127                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst         1812                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total         1812                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst         1812                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total         1812                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst         1812                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total         1812                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst     23760503                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total     23760503                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst     23760503                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total     23760503                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst     23760503                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total     23760503                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.000201                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.000201                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.000201                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.000201                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.000201                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.000201                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 13112.860375                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 13112.860375                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 13112.860375                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 13112.860375                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 13112.860375                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 13112.860375                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups              12961946                       # Number of BP lookups
system.cpu11.branchPred.condPredicted         9389181                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect         1265595                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups            9285217                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits               8145506                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           87.725532                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS               1350591                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect           379509                       # Number of incorrect RAS predictions.
system.cpu11.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.numCycles                       84081519                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles         10326367                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                     58872376                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                  12961946                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches          9496097                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                    72419071                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles               2661591                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles         2865                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles         1890                       # Number of stall cycles due to pending traps
system.cpu11.fetch.CacheLines                 9441333                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes              230572                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples         84080990                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            0.730322                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           1.202180                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0               59822631     71.15%     71.15% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                2441211      2.90%     74.05% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                6486464      7.71%     81.77% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3               15330684     18.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total           84080990                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.154159                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      0.700182                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                9381488                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles            58886392                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                12352777                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles             2127221                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles              1330247                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved             987207                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 681                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts             37571973                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                1288                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles              1330247                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles               11192230                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                728099                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles     56970782                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                12660783                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles             1195984                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts             33816825                       # Number of instructions processed by rename
system.cpu11.rename.IQFullEvents                14557                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                    2                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents                   13                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands          42323999                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups           154316559                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups       35897308                       # Number of integer rename lookups
system.cpu11.rename.CommittedMaps            27996319                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps               14327680                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts          1700631                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts      1699096                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                 5343719                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads            6876386                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores           3364624                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads         1703965                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores         100390                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                 29036991                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded           2149216                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                27719548                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued           44476                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined       8494284                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined     16167103                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved       572876                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples     84080990                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       0.329677                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      0.712921                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0          66209557     78.74%     78.74% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1          10252044     12.19%     90.94% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2           5390663      6.41%     97.35% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3           2228726      2.65%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total      84080990                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu            18534070     66.86%     66.86% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult               8411      0.03%     66.89% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     66.89% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd                 0      0.00%     66.89% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     66.89% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     66.89% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult                0      0.00%     66.89% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     66.89% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     66.89% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     66.89% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     66.89% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     66.89% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     66.89% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     66.89% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     66.89% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     66.89% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     66.89% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     66.89% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     66.89% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     66.89% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     66.89% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     66.89% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     66.89% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     66.89% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     66.89% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.89% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     66.89% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.89% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.89% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead            6274757     22.64%     89.53% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite           2902310     10.47%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total             27719548                       # Type of FU issued
system.cpu11.iq.rate                         0.329675                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads        139564562                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes        39686750                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses     26196010                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses             27719548                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads        1205002                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads      1734441                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses           48                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation        11506                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores       584108                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads        32035                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked           88                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles              1330247                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                528818                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles              866812                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts          31186249                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts          715504                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts             6876386                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts            3364624                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts          1676565                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                 4747                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                  93                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents        11506                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect       986487                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect       319424                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts            1305911                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts            26840654                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts             6174505                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts          878894                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                          42                       # number of nop insts executed
system.cpu11.iew.exec_refs                    9051052                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                6143879                       # Number of branches executed
system.cpu11.iew.exec_stores                  2876547                       # Number of stores executed
system.cpu11.iew.exec_rate                   0.319222                       # Inst execution rate
system.cpu11.iew.wb_sent                     26297368                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                    26196010                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                12962959                       # num instructions producing a value
system.cpu11.iew.wb_consumers                17600455                       # num instructions consuming a value
system.cpu11.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu11.iew.wb_rate                     0.311555                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.736513                       # average fanout of values written-back
system.cpu11.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu11.commit.commitSquashedInsts       8494793                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls       1576340                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts         1265047                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples     82340802                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     0.275585                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     0.804861                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0     68485338     83.17%     83.17% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1      9828696     11.94%     95.11% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2      1479184      1.80%     96.91% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3      1629467      1.98%     98.88% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4       343368      0.42%     99.30% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5       128434      0.16%     99.46% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6       230028      0.28%     99.74% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7       109648      0.13%     99.87% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8       106639      0.13%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total     82340802                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts           22077690                       # Number of instructions committed
system.cpu11.commit.committedOps             22691923                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                      7922461                       # Number of memory references committed
system.cpu11.commit.loads                     5141945                       # Number of loads committed
system.cpu11.commit.membars                    344386                       # Number of memory barriers committed
system.cpu11.commit.branches                  5282876                       # Number of branches committed
system.cpu11.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                17990046                       # Number of committed integer instructions.
system.cpu11.commit.function_calls             109684                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu       14761161     65.05%     65.05% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult          8301      0.04%     65.09% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     65.09% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd            0      0.00%     65.09% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     65.09% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     65.09% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult            0      0.00%     65.09% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     65.09% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     65.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     65.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     65.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     65.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     65.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     65.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     65.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     65.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     65.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     65.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     65.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     65.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     65.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     65.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     65.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     65.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     65.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     65.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     65.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.09% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead       5141945     22.66%     87.75% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite      2780516     12.25%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total        22691923                       # Class of committed instruction
system.cpu11.commit.bw_lim_events              106639                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                  112612877                       # The number of ROB reads
system.cpu11.rob.rob_writes                  64152027                       # The number of ROB writes
system.cpu11.timesIdled                           195                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                           529                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                      28317                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                  22077690                       # Number of Instructions Simulated
system.cpu11.committedOps                    22691923                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             3.808438                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       3.808438                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             0.262575                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.262575                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads               26673235                       # number of integer regfile reads
system.cpu11.int_regfile_writes              13983794                       # number of integer regfile writes
system.cpu11.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu11.cc_regfile_reads               100604399                       # number of cc regfile reads
system.cpu11.cc_regfile_writes               17836503                       # number of cc regfile writes
system.cpu11.misc_regfile_reads              17432419                       # number of misc regfile reads
system.cpu11.misc_regfile_writes              4851616                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements           31054                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         493.303653                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs           4614523                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs           31558                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs          146.223557                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   493.303653                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.963484                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.963484                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1           69                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2          194                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3           94                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          101                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses        15337857                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses       15337857                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data      2537910                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total       2537910                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data      1509388                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total      1509388                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data       310024                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total       310024                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data         1079                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total         1079                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data      4047298                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total        4047298                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data      4047298                       # number of overall hits
system.cpu11.dcache.overall_hits::total       4047298                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data       862741                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total       862741                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data       100440                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total       100440                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data      1233584                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total      1233584                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data       254600                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total       254600                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data       963181                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total       963181                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data       963181                       # number of overall misses
system.cpu11.dcache.overall_misses::total       963181                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data  20782064010                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total  20782064010                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data   3725640642                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total   3725640642                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data  32574178516                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total  32574178516                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data   1395327670                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total   1395327670                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::cpu11.data   3559586663                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total   3559586663                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data  24507704652                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total  24507704652                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data  24507704652                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total  24507704652                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data      3400651                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total      3400651                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data      1609828                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total      1609828                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data      1543608                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total      1543608                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data       255679                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total       255679                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data      5010479                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total      5010479                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data      5010479                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total      5010479                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.253699                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.253699                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.062392                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.062392                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.799156                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.799156                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.995780                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.995780                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.192233                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.192233                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.192233                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.192233                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 24088.415886                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 24088.415886                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 37093.196356                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 37093.196356                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data 26406.129227                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 26406.129227                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data  5480.470031                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total  5480.470031                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::cpu11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 25444.547444                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 25444.547444                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 25444.547444                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 25444.547444                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs          189                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets         1053                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs              31                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets            42                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs     6.096774                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets    25.071429                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks         1283                       # number of writebacks
system.cpu11.dcache.writebacks::total            1283                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data       374998                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total       374998                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data        53092                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total        53092                       # number of WriteReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::cpu11.data       188449                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::total       188449                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data       428090                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total       428090                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data       428090                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total       428090                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data       487743                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total       487743                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data        47348                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total        47348                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data      1045135                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total      1045135                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data       254600                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total       254600                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data       535091                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total       535091                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data       535091                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total       535091                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data   9367875105                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total   9367875105                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data   2244499353                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total   2244499353                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data  24166616361                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total  24166616361                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data   1168944830                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total   1168944830                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::cpu11.data   3028227337                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total   3028227337                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data  11612374458                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total  11612374458                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data  11612374458                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total  11612374458                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.143426                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.143426                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.029412                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.029412                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.677073                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.677073                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.995780                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.995780                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.106794                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.106794                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.106794                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.106794                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 19206.580320                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 19206.580320                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 47404.311756                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 47404.311756                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data 23122.961494                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23122.961494                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data  4591.299411                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total  4591.299411                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 21701.681505                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 21701.681505                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 21701.681505                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 21701.681505                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements            1523                       # number of replacements
system.cpu11.icache.tags.tagsinuse         376.448088                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs           9439293                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs            1902                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs         4962.824921                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   376.448088                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.735250                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.735250                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          379                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          374                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses        18884568                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses       18884568                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst      9439293                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total       9439293                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst      9439293                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total        9439293                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst      9439293                       # number of overall hits
system.cpu11.icache.overall_hits::total       9439293                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst         2040                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         2040                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst         2040                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         2040                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst         2040                       # number of overall misses
system.cpu11.icache.overall_misses::total         2040                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst     31019995                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total     31019995                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst     31019995                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total     31019995                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst     31019995                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total     31019995                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst      9441333                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total      9441333                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst      9441333                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total      9441333                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst      9441333                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total      9441333                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.000216                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000216                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.000216                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000216                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.000216                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000216                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 15205.879902                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 15205.879902                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 15205.879902                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 15205.879902                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 15205.879902                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 15205.879902                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst          138                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total          138                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst          138                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total          138                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst          138                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total          138                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst         1902                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total         1902                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst         1902                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total         1902                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst         1902                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total         1902                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst     24439505                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total     24439505                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst     24439505                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total     24439505                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst     24439505                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total     24439505                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.000201                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.000201                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.000201                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.000201                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.000201                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.000201                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 12849.371714                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 12849.371714                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 12849.371714                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 12849.371714                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 12849.371714                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 12849.371714                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups              13626957                       # Number of BP lookups
system.cpu12.branchPred.condPredicted         9986880                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect         1278295                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups            9841881                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits               8708110                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           88.480139                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS               1389263                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect           379093                       # Number of incorrect RAS predictions.
system.cpu12.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.numCycles                       84081326                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles         11765190                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                     62269182                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                  13626957                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches         10097373                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                    70955286                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles               2709997                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles         2878                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles         2576                       # Number of stall cycles due to pending traps
system.cpu12.fetch.CacheLines                10862006                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes              238768                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples         84080929                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            0.772452                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           1.223022                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0               58465125     69.53%     69.53% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                2444301      2.91%     72.44% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                7010292      8.34%     80.78% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3               16161211     19.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total           84080929                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.162069                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      0.740583                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles               10695436                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles            56264359                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                13751348                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles             2012481                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles              1354427                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved            1006063                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 706                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts             40773209                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                1343                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles              1354427                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles               12488479                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                748911                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles     54397640                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                13960920                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles             1127674                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts             36983391                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                   6                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents                15507                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                    2                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.SQFullEvents                    7                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands          45295345                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups           169081574                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups       39469807                       # Number of integer rename lookups
system.cpu12.rename.CommittedMaps            30826422                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps               14468923                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts          1634707                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts      1633297                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                 5180810                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads            8089100                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores           3929087                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads         2325933                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores          91429                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                 32226266                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded           2080009                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                30771710                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued           50121                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined       8619873                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined     16606928                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved       566175                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples     84080929                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       0.365977                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      0.744308                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0          64531697     76.75%     76.75% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1          10639499     12.65%     89.40% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2           6596988      7.85%     97.25% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3           2312745      2.75%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total      84080929                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu            19810293     64.38%     64.38% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult               8919      0.03%     64.41% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     64.41% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd                 0      0.00%     64.41% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     64.41% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     64.41% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult                0      0.00%     64.41% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     64.41% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     64.41% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     64.41% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     64.41% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     64.41% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     64.41% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     64.41% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     64.41% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     64.41% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     64.41% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     64.41% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     64.41% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     64.41% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     64.41% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     64.41% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     64.41% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     64.41% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     64.41% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.41% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     64.41% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.41% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.41% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead            7475777     24.29%     88.70% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite           3476721     11.30%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total             30771710                       # Type of FU issued
system.cpu12.iq.rate                         0.365976                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads        145674470                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes        42931935                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses     29202827                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses             30771710                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads        1814247                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads      1762082                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses           60                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation        10579                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores       584390                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads        33758                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked          140                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles              1354427                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                544130                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles              841404                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts          34306336                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts          737295                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts             8089100                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts            3929087                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts          1608733                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                 5195                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                  27                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents        10579                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect       996220                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect       323042                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts            1319262                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts            29879328                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts             7377692                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts          892382                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                          61                       # number of nop insts executed
system.cpu12.iew.exec_refs                   10826052                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                6714851                       # Number of branches executed
system.cpu12.iew.exec_stores                  3448360                       # Number of stores executed
system.cpu12.iew.exec_rate                   0.355362                       # Inst execution rate
system.cpu12.iew.wb_sent                     29319032                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                    29202827                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                14780717                       # num instructions producing a value
system.cpu12.iew.wb_consumers                19547827                       # num instructions consuming a value
system.cpu12.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu12.iew.wb_rate                     0.347316                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.756131                       # average fanout of values written-back
system.cpu12.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu12.commit.commitSquashedInsts       8620341                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls       1513834                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts         1277724                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples     82311089                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     0.312065                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     0.848380                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0     66888216     81.26%     81.26% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1     10706191     13.01%     94.27% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2      1508894      1.83%     96.10% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3      2259396      2.74%     98.85% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4       355209      0.43%     99.28% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5       131655      0.16%     99.44% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6       238385      0.29%     99.73% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7       110330      0.13%     99.86% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8       112813      0.14%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total     82311089                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts           25033711                       # Number of instructions committed
system.cpu12.commit.committedOps             25686402                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                      9671715                       # Number of memory references committed
system.cpu12.commit.loads                     6327018                       # Number of loads committed
system.cpu12.commit.membars                    341565                       # Number of memory barriers committed
system.cpu12.commit.branches                  5862959                       # Number of branches committed
system.cpu12.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                20417809                       # Number of committed integer instructions.
system.cpu12.commit.function_calls             117256                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu       16005869     62.31%     62.31% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult          8818      0.03%     62.35% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     62.35% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd            0      0.00%     62.35% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     62.35% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     62.35% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult            0      0.00%     62.35% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     62.35% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     62.35% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     62.35% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     62.35% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     62.35% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     62.35% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     62.35% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     62.35% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     62.35% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     62.35% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     62.35% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     62.35% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     62.35% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     62.35% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     62.35% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     62.35% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     62.35% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     62.35% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     62.35% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     62.35% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.35% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.35% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead       6327018     24.63%     86.98% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite      3344697     13.02%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total        25686402                       # Class of committed instruction
system.cpu12.commit.bw_lim_events              112813                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                  115545606                       # The number of ROB reads
system.cpu12.rob.rob_writes                  70421411                       # The number of ROB writes
system.cpu12.timesIdled                           141                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                           397                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                      28510                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                  25033711                       # Number of Instructions Simulated
system.cpu12.committedOps                    25686402                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             3.358724                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       3.358724                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             0.297732                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.297732                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads               30214584                       # number of integer regfile reads
system.cpu12.int_regfile_writes              15219668                       # number of integer regfile writes
system.cpu12.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu12.cc_regfile_reads               113075408                       # number of cc regfile reads
system.cpu12.cc_regfile_writes               19464399                       # number of cc regfile writes
system.cpu12.misc_regfile_reads              19144167                       # number of misc regfile reads
system.cpu12.misc_regfile_writes              4550078                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements           35104                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         495.366205                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs           5868574                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs           35611                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs          164.796664                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle     77375838514                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   495.366205                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.967512                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.967512                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2          268                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3          101                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4           86                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses        17652161                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses       17652161                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data      3197397                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total       3197397                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data      2138214                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total      2138214                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data       308221                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total       308221                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data          899                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total          899                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data      5335611                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total        5335611                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data      5335611                       # number of overall hits
system.cpu12.dcache.overall_hits::total       5335611                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data       877377                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total       877377                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data       107207                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total       107207                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data      1153201                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total      1153201                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data       233567                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total       233567                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data       984584                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total       984584                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data       984584                       # number of overall misses
system.cpu12.dcache.overall_misses::total       984584                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data  20894559877                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total  20894559877                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data   3954181035                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total   3954181035                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data  30860287491                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total  30860287491                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data   1532287145                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total   1532287145                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::cpu12.data   3073028570                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total   3073028570                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data  24848740912                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total  24848740912                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data  24848740912                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total  24848740912                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data      4074774                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total      4074774                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data      2245421                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total      2245421                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data      1461422                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total      1461422                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data       234466                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total       234466                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data      6320195                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total      6320195                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data      6320195                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total      6320195                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.215319                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.215319                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.047745                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.047745                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.789095                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.789095                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.996166                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.996166                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.155784                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.155784                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.155784                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.155784                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 23814.802391                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 23814.802391                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 36883.608673                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 36883.608673                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data 26760.545205                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 26760.545205                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data  6560.375160                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total  6560.375160                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::cpu12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 25237.806944                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 25237.806944                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 25237.806944                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 25237.806944                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs          188                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets         1437                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs              41                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets            58                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs     4.585366                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets    24.775862                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks         1245                       # number of writebacks
system.cpu12.dcache.writebacks::total            1245                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data       379112                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total       379112                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data        56449                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total        56449                       # number of WriteReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::cpu12.data       184627                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total       184627                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data       435561                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total       435561                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data       435561                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total       435561                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data       498265                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total       498265                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data        50758                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total        50758                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data       968574                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total       968574                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data       233567                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total       233567                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data       549023                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total       549023                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data       549023                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total       549023                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data   9439431794                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total   9439431794                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data   2397779545                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total   2397779545                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data  22845389648                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total  22845389648                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data   1268719355                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total   1268719355                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::cpu12.data   2642322430                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total   2642322430                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data  11837211339                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total  11837211339                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data  11837211339                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total  11837211339                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.122280                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.122280                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.022605                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.022605                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.662761                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.662761                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.996166                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.996166                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.086868                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.086868                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.086868                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.086868                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 18944.601355                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 18944.601355                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 47239.440975                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 47239.440975                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data 23586.622858                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23586.622858                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data  5431.928975                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total  5431.928975                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 21560.501726                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 21560.501726                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 21560.501726                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 21560.501726                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements            1430                       # number of replacements
system.cpu12.icache.tags.tagsinuse         372.421426                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs          10860060                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs            1805                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs         6016.653740                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   372.421426                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.727386                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.727386                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          375                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          371                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.732422                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses        21725817                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses       21725817                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst     10860060                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total      10860060                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst     10860060                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total       10860060                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst     10860060                       # number of overall hits
system.cpu12.icache.overall_hits::total      10860060                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst         1946                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         1946                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst         1946                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         1946                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst         1946                       # number of overall misses
system.cpu12.icache.overall_misses::total         1946                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst     29486998                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     29486998                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst     29486998                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     29486998                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst     29486998                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     29486998                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst     10862006                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total     10862006                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst     10862006                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total     10862006                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst     10862006                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total     10862006                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.000179                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000179                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.000179                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000179                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.000179                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000179                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 15152.619733                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 15152.619733                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 15152.619733                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 15152.619733                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 15152.619733                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 15152.619733                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst          141                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total          141                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst          141                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total          141                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst          141                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total          141                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst         1805                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total         1805                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst         1805                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total         1805                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst         1805                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total         1805                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst     23116502                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total     23116502                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst     23116502                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total     23116502                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst     23116502                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total     23116502                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.000166                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.000166                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.000166                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.000166                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.000166                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.000166                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 12806.926316                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 12806.926316                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 12806.926316                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 12806.926316                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 12806.926316                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 12806.926316                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups              16346406                       # Number of BP lookups
system.cpu13.branchPred.condPredicted        13444788                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect          982795                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups           12939356                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits              12137942                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           93.806384                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS               1192173                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect           292539                       # Number of incorrect RAS predictions.
system.cpu13.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.numCycles                       84081096                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles         21224952                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                     77621732                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                  16346406                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches         13330115                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                    61786186                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles               2131403                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles         2880                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles          930                       # Number of stall cycles due to pending traps
system.cpu13.fetch.CacheLines                20484222                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes              192669                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples         84080650                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            0.954022                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           1.282997                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0               52391164     62.31%     62.31% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                1996633      2.37%     64.69% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2               10860407     12.92%     77.60% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3               18832446     22.40%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total           84080650                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.194412                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      0.923177                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles               20050014                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles            38996815                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                22585502                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles             1380256                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles              1065183                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved             765460                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 633                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts             60976394                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                1280                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles              1065183                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles               21384256                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                625571                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles     37625666                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                22620475                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles              756619                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts             58077356                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                  37                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents                12468                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                   12                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.SQFullEvents                   60                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands          64339434                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups           271548698                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups       65523246                       # Number of integer rename lookups
system.cpu13.rename.CommittedMaps            52867962                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps               11471472                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts          1131953                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts      1131865                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                 3677438                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads           17941767                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores           8821352                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads         7655975                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores          89305                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                 54472612                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded           1478223                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                53111338                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued           48211                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined       6808451                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined     13572549                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved       410662                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples     84080650                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       0.631671                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      0.878750                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0          51681175     61.47%     61.47% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1          13658107     16.24%     77.71% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2          16770873     19.95%     97.66% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3           1970495      2.34%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total      84080650                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu            27152057     51.12%     51.12% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult               8055      0.02%     51.14% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     51.14% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd                 0      0.00%     51.14% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     51.14% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     51.14% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult                0      0.00%     51.14% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     51.14% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     51.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     51.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     51.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     51.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     51.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     51.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     51.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     51.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     51.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     51.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     51.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     51.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     51.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     51.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     51.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     51.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     51.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     51.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     51.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     51.14% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     51.14% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead           17452557     32.86%     84.00% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite           8498669     16.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total             53111338                       # Type of FU issued
system.cpu13.iq.rate                         0.631668                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads        190351537                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes        62763223                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses     51855401                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses             53111338                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads        7253274                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads      1389990                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses           65                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation         7105                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores       448715                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads        27960                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked           33                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles              1065183                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                441396                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles              607572                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts          55950855                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts          528246                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts            17941767                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts            8821352                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts          1112886                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                 4601                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                  26                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents         7105                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect       757837                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect       257112                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts            1014949                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts            52421163                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts            17376763                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts          690175                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                          20                       # number of nop insts executed
system.cpu13.iew.exec_refs                   25846988                       # number of memory reference insts executed
system.cpu13.iew.exec_branches               10954671                       # Number of branches executed
system.cpu13.iew.exec_stores                  8470225                       # Number of stores executed
system.cpu13.iew.exec_rate                   0.623460                       # Inst execution rate
system.cpu13.iew.wb_sent                     51975440                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                    51855401                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                29061603                       # num instructions producing a value
system.cpu13.iew.wb_consumers                33016823                       # num instructions consuming a value
system.cpu13.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu13.iew.wb_rate                     0.616731                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.880206                       # average fanout of values written-back
system.cpu13.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu13.commit.commitSquashedInsts       6808586                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls       1067561                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts          982277                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples     82676340                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     0.594395                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     1.039797                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0     53626734     64.86%     64.86% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1     19381540     23.44%     88.31% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2      1220094      1.48%     89.78% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3      7647836      9.25%     99.03% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4       296595      0.36%     99.39% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5       116057      0.14%     99.53% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6       200117      0.24%     99.77% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7        89155      0.11%     99.88% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8        98212      0.12%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total     82676340                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts           48552923                       # Number of instructions committed
system.cpu13.commit.committedOps             49142384                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                     24924414                       # Number of memory references committed
system.cpu13.commit.loads                    16551777                       # Number of loads committed
system.cpu13.commit.membars                    257152                       # Number of memory barriers committed
system.cpu13.commit.branches                 10340668                       # Number of branches committed
system.cpu13.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                39284165                       # Number of committed integer instructions.
system.cpu13.commit.function_calls             104374                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu       24210019     49.27%     49.27% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult          7951      0.02%     49.28% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     49.28% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd            0      0.00%     49.28% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     49.28% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     49.28% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult            0      0.00%     49.28% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     49.28% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     49.28% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     49.28% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     49.28% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     49.28% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     49.28% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     49.28% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     49.28% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     49.28% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     49.28% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     49.28% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     49.28% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     49.28% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     49.28% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     49.28% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     49.28% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     49.28% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     49.28% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     49.28% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     49.28% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     49.28% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     49.28% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead      16551777     33.68%     82.96% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite      8372637     17.04%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total        49142384                       # Class of committed instruction
system.cpu13.commit.bw_lim_events               98212                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                  137479192                       # The number of ROB reads
system.cpu13.rob.rob_writes                 113335474                       # The number of ROB writes
system.cpu13.timesIdled                           170                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                           446                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                      28740                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                  48552923                       # Number of Instructions Simulated
system.cpu13.committedOps                    49142384                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             1.731741                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       1.731741                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             0.577453                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.577453                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads               58375564                       # number of integer regfile reads
system.cpu13.int_regfile_writes              23607197                       # number of integer regfile writes
system.cpu13.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu13.cc_regfile_reads               210024428                       # number of cc regfile reads
system.cpu13.cc_regfile_writes               32388316                       # number of cc regfile writes
system.cpu13.misc_regfile_reads              33481454                       # number of misc regfile reads
system.cpu13.misc_regfile_writes              3038258                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements           28348                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         495.334252                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs          16362529                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs           28852                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs          567.119402                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   495.334252                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.967450                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.967450                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2          239                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3          129                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          130                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses        36896998                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses       36896998                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data      8427805                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total       8427805                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data      7545765                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total      7545765                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data       227333                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total       227333                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data         1377                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total         1377                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data     15973570                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total       15973570                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data     15973570                       # number of overall hits
system.cpu13.dcache.overall_hits::total      15973570                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data       696694                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total       696694                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data        96446                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total        96446                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data       746654                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total       746654                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data       164063                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total       164063                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data       793140                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total       793140                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data       793140                       # number of overall misses
system.cpu13.dcache.overall_misses::total       793140                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data  15934661261                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total  15934661261                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data   3548449798                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total   3548449798                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data  20410641692                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total  20410641692                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data   1438467874                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total   1438467874                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::cpu13.data   1923826428                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::total   1923826428                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data  19483111059                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total  19483111059                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data  19483111059                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total  19483111059                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data      9124499                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total      9124499                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data      7642211                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total      7642211                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data       973987                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total       973987                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data       165440                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total       165440                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data     16766710                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total     16766710                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data     16766710                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total     16766710                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.076354                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.076354                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.012620                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.012620                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.766595                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.766595                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.991677                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.991677                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.047304                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.047304                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.047304                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.047304                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 22871.822150                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 22871.822150                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 36792.088817                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 36792.088817                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data 27336.144576                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total 27336.144576                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data  8767.777464                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total  8767.777464                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::cpu13.data          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 24564.529666                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 24564.529666                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 24564.529666                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 24564.529666                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs           41                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets         1058                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               7                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets            38                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs     5.857143                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets    27.842105                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks         1533                       # number of writebacks
system.cpu13.dcache.writebacks::total            1533                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data       303174                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total       303174                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data        50709                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total        50709                       # number of WriteReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::cpu13.data       133826                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total       133826                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data       353883                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total       353883                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data       353883                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total       353883                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data       393520                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total       393520                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data        45737                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total        45737                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data       612828                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total       612828                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data       164063                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total       164063                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data       439257                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total       439257                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data       439257                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total       439257                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data   7119260583                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total   7119260583                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data   2200893921                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total   2200893921                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data  14976700108                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total  14976700108                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data   1159330126                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total   1159330126                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::cpu13.data   1716274072                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total   1716274072                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data   9320154504                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total   9320154504                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data   9320154504                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total   9320154504                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.043128                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.043128                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.005985                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.005985                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.629195                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.629195                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.991677                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.991677                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.026198                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.026198                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.026198                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.026198                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 18091.229373                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 18091.229373                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 48120.644577                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 48120.644577                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data 24438.668122                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24438.668122                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data  7066.371613                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total  7066.371613                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu13.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 21217.998812                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 21217.998812                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 21217.998812                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 21217.998812                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements            1375                       # number of replacements
system.cpu13.icache.tags.tagsinuse         354.741633                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs          20482363                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs            1733                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs        11819.020773                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst   354.741633                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.692855                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.692855                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          358                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          353                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.699219                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses        40970177                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses       40970177                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst     20482363                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total      20482363                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst     20482363                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total       20482363                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst     20482363                       # number of overall hits
system.cpu13.icache.overall_hits::total      20482363                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst         1859                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         1859                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst         1859                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         1859                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst         1859                       # number of overall misses
system.cpu13.icache.overall_misses::total         1859                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst     28254496                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total     28254496                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst     28254496                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total     28254496                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst     28254496                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total     28254496                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst     20484222                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total     20484222                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst     20484222                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total     20484222                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst     20484222                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total     20484222                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.000091                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000091                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.000091                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000091                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.000091                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000091                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 15198.760624                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 15198.760624                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 15198.760624                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 15198.760624                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 15198.760624                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 15198.760624                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst          126                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total          126                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst          126                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total          126                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst          126                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total          126                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst         1733                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total         1733                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst         1733                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total         1733                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst         1733                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total         1733                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst     22286504                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total     22286504                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst     22286504                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total     22286504                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst     22286504                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total     22286504                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.000085                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.000085                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.000085                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.000085                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 12860.071552                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 12860.071552                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 12860.071552                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 12860.071552                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 12860.071552                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 12860.071552                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups              14945519                       # Number of BP lookups
system.cpu14.branchPred.condPredicted        11498565                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect         1179727                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups           11187102                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits              10251742                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           91.638943                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS               1347568                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect           345579                       # Number of incorrect RAS predictions.
system.cpu14.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.numCycles                       84080921                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles         15858861                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                     69151537                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                  14945519                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches         11599310                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                    66955923                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles               2523561                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles         2875                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles          722                       # Number of stall cycles due to pending traps
system.cpu14.fetch.CacheLines                15006211                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes              225808                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples         84080162                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            0.854510                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           1.254655                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0               55764616     66.32%     66.32% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                2203232      2.62%     68.94% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                8692824     10.34%     79.28% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3               17419490     20.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total           84080162                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.177752                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      0.822440                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles               14677350                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles            48897836                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                17506402                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles             1734461                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles              1261238                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved             943435                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 636                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts             49335078                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                1351                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles              1261238                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles               16303130                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                686397                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles     47257871                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                17605421                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles              963230                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts             45842360                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                  14                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents                13137                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                   17                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.SQFullEvents                   11                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands          53335141                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups           211877057                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups       50267108                       # Number of integer rename lookups
system.cpu14.rename.CommittedMaps            39912177                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps               13422964                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts          1427889                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts      1427116                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                 4577648                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads           12170158                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores           5937311                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads         4532548                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores          81834                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                 41499312                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded           1836793                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                40102226                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued           48224                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined       7955354                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined     15316872                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved       511094                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples     84080162                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       0.476952                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      0.813873                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0          59165680     70.37%     70.37% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1          11898212     14.15%     84.52% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2          10844796     12.90%     97.42% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3           2171474      2.58%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total      84080162                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu            22944669     57.22%     57.22% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult               8361      0.02%     57.24% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     57.24% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd                 0      0.00%     57.24% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     57.24% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     57.24% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult                0      0.00%     57.24% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     57.24% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     57.24% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     57.24% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     57.24% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     57.24% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     57.24% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     57.24% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     57.24% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     57.24% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     57.24% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     57.24% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     57.24% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     57.24% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     57.24% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     57.24% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     57.24% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     57.24% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     57.24% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.24% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     57.24% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.24% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.24% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead           11612277     28.96%     86.19% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite           5536919     13.81%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total             40102226                       # Type of FU issued
system.cpu14.iq.rate                         0.476948                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads        164332838                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes        51296261                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses     38613221                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses             40102226                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads        4069376                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads      1618983                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation         8879                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores       525725                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads        30734                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked          106                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles              1261238                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                490254                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles              748395                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts          43336128                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts          698259                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts            12170158                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts            5937311                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts          1403606                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                 5013                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                  59                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents         8879                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect       916769                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect       301422                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts            1218191                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts            39262360                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts            11523015                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts          839866                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                          23                       # number of nop insts executed
system.cpu14.iew.exec_refs                   17032413                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                8502028                       # Number of branches executed
system.cpu14.iew.exec_stores                  5509398                       # Number of stores executed
system.cpu14.iew.exec_rate                   0.466959                       # Inst execution rate
system.cpu14.iew.wb_sent                     38732844                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                    38613221                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                20684738                       # num instructions producing a value
system.cpu14.iew.wb_consumers                25097032                       # num instructions consuming a value
system.cpu14.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu14.iew.wb_rate                     0.459239                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.824191                       # average fanout of values written-back
system.cpu14.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu14.commit.commitSquashedInsts       7955641                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls       1325699                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts         1179185                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples     82437546                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     0.429182                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     0.942221                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0     61399480     74.48%     74.48% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1     14249457     17.29%     91.77% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2      1405345      1.70%     93.47% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3      4496464      5.45%     98.92% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4       335186      0.41%     99.33% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5       126746      0.15%     99.48% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6       221072      0.27%     99.75% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7       100062      0.12%     99.87% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8       103734      0.13%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total     82437546                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts           34763508                       # Number of instructions committed
system.cpu14.commit.committedOps             35380751                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                     15962761                       # Number of memory references committed
system.cpu14.commit.loads                    10551175                       # Number of loads committed
system.cpu14.commit.membars                    309384                       # Number of memory barriers committed
system.cpu14.commit.branches                  7718098                       # Number of branches committed
system.cpu14.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                28207640                       # Number of committed integer instructions.
system.cpu14.commit.function_calls             109191                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu       19409711     54.86%     54.86% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult          8279      0.02%     54.88% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     54.88% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd            0      0.00%     54.88% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     54.88% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     54.88% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult            0      0.00%     54.88% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     54.88% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     54.88% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     54.88% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     54.88% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     54.88% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     54.88% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     54.88% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     54.88% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     54.88% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     54.88% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     54.88% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     54.88% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     54.88% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     54.88% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     54.88% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     54.88% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     54.88% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     54.88% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     54.88% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     54.88% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     54.88% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     54.88% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead      10551175     29.82%     84.70% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite      5411586     15.30%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total        35380751                       # Class of committed instruction
system.cpu14.commit.bw_lim_events              103734                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                  124636938                       # The number of ROB reads
system.cpu14.rob.rob_writes                  88350848                       # The number of ROB writes
system.cpu14.timesIdled                           178                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                           759                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                      28915                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                  34763508                       # Number of Instructions Simulated
system.cpu14.committedOps                    35380751                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             2.418655                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       2.418655                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             0.413453                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.413453                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads               41857508                       # number of integer regfile reads
system.cpu14.int_regfile_writes              18690629                       # number of integer regfile writes
system.cpu14.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu14.cc_regfile_reads               153305519                       # number of cc regfile reads
system.cpu14.cc_regfile_writes               24838096                       # number of cc regfile writes
system.cpu14.misc_regfile_reads              25068436                       # number of misc regfile reads
system.cpu14.misc_regfile_writes              3890372                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements           29994                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         495.575774                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs          10213581                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs           30499                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs          334.882488                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   495.575774                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.967921                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.967921                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2          207                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3          167                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          124                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses        25584198                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses       25584198                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data      5366357                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total       5366357                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data      4373637                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total      4373637                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data       278478                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total       278478                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data         1415                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total         1415                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data      9739994                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total        9739994                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data      9739994                       # number of overall hits
system.cpu14.dcache.overall_hits::total       9739994                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data       810938                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total       810938                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data       100345                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total       100345                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data       975972                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total       975972                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data       194602                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total       194602                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data       911283                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total       911283                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data       911283                       # number of overall misses
system.cpu14.dcache.overall_misses::total       911283                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data  19003996990                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total  19003996990                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data   3724335924                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total   3724335924                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data  26618109986                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total  26618109986                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data   1481685728                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total   1481685728                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::cpu14.data   2453489144                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total   2453489144                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data  22728332914                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total  22728332914                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data  22728332914                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total  22728332914                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data      6177295                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total      6177295                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data      4473982                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total      4473982                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data      1254450                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total      1254450                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data       196017                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total       196017                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data     10651277                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total     10651277                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data     10651277                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total     10651277                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.131277                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.131277                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.022429                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.022429                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.778008                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.778008                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.992781                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.992781                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.085556                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.085556                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.085556                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.085556                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 23434.586849                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 23434.586849                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 37115.311416                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 37115.311416                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data 27273.436109                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total 27273.436109                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data  7613.928572                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total  7613.928572                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::cpu14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 24941.025910                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 24941.025910                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 24941.025910                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 24941.025910                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs           55                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets         2307                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               9                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets            80                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs     6.111111                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets    28.837500                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks          860                       # number of writebacks
system.cpu14.dcache.writebacks::total             860                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data       350924                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total       350924                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data        53058                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total        53058                       # number of WriteReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::cpu14.data       165424                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total       165424                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data       403982                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total       403982                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data       403982                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total       403982                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data       460014                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total       460014                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data        47287                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total        47287                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data       810548                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total       810548                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data       194602                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total       194602                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data       507301                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total       507301                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data       507301                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total       507301                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data   8590329568                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total   8590329568                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data   2282378613                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total   2282378613                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data  19657060909                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total  19657060909                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data   1205373772                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total   1205373772                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::cpu14.data   2151728356                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total   2151728356                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data  10872708181                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total  10872708181                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data  10872708181                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total  10872708181                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.074469                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.074469                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.010569                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.010569                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.646138                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.646138                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.992781                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.992781                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.047628                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.047628                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.047628                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.047628                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 18674.061155                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 18674.061155                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 48266.513270                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 48266.513270                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data 24251.569196                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24251.569196                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data  6194.046166                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total  6194.046166                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 21432.459587                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 21432.459587                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 21432.459587                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 21432.459587                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements            1365                       # number of replacements
system.cpu14.icache.tags.tagsinuse         367.413110                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs          15004340                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs            1735                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs         8648.034582                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   367.413110                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.717604                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.717604                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          370                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          365                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.722656                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses        30014158                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses       30014158                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst     15004340                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total      15004340                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst     15004340                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total       15004340                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst     15004340                       # number of overall hits
system.cpu14.icache.overall_hits::total      15004340                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst         1871                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         1871                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst         1871                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         1871                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst         1871                       # number of overall misses
system.cpu14.icache.overall_misses::total         1871                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst     29263891                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total     29263891                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst     29263891                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total     29263891                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst     29263891                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total     29263891                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst     15006211                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total     15006211                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst     15006211                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total     15006211                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst     15006211                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total     15006211                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.000125                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000125                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.000125                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000125                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.000125                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000125                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 15640.775521                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 15640.775521                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 15640.775521                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 15640.775521                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 15640.775521                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 15640.775521                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst          135                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total          135                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst          135                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total          135                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst          135                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total          135                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst         1736                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total         1736                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst         1736                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total         1736                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst         1736                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total         1736                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst     22983077                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total     22983077                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst     22983077                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total     22983077                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst     22983077                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total     22983077                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.000116                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.000116                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.000116                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.000116                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.000116                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.000116                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 13239.099654                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 13239.099654                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 13239.099654                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 13239.099654                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 13239.099654                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 13239.099654                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups              14922546                       # Number of BP lookups
system.cpu15.branchPred.condPredicted        11399373                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect         1185409                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups           11171160                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits              10168418                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           91.023833                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS               1374497                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect           348083                       # Number of incorrect RAS predictions.
system.cpu15.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.numCycles                       84080737                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles         15663093                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                     68669132                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                  14922546                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches         11542915                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                    67146275                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles               2533901                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles         2864                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles          679                       # Number of stall cycles due to pending traps
system.cpu15.fetch.CacheLines                14805503                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes              228636                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples         84079862                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            0.849383                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           1.252434                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0               55914149     66.50%     66.50% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                2230448      2.65%     69.15% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                8620272     10.25%     79.41% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3               17314993     20.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total           84079862                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.177479                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      0.816705                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles               14449287                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles            49317688                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                17298134                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles             1745486                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles              1266403                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved             967095                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 631                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts             48844195                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                1368                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles              1266403                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles               16078542                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                676577                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles     47680218                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                17405681                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles              969577                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts             45356399                       # Number of instructions processed by rename
system.cpu15.rename.IQFullEvents                12711                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                    1                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.SQFullEvents                    7                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands          52976739                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups           209468349                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups       49644159                       # Number of integer rename lookups
system.cpu15.rename.CommittedMaps            39484804                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps               13491935                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts          1437807                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts      1437162                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                 4605551                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads           11908350                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores           5820138                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads         4379833                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores          82965                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                 40964002                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded           1849404                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                39624913                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued           46522                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined       7928434                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined     15113329                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved       514547                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples     84079862                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       0.471277                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      0.811542                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0          59465695     70.73%     70.73% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1          11804870     14.04%     84.77% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2          10607848     12.62%     97.38% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3           2201449      2.62%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total      84079862                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu            22829359     57.61%     57.61% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult               8579      0.02%     57.64% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     57.64% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd                 0      0.00%     57.64% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     57.64% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     57.64% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult                0      0.00%     57.64% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     57.64% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     57.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     57.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     57.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     57.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     57.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     57.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     57.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     57.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     57.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     57.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     57.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     57.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     57.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     57.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     57.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     57.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     57.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     57.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.64% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.64% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead           11369111     28.69%     86.33% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite           5417864     13.67%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total             39624913                       # Type of FU issued
system.cpu15.iq.rate                         0.471272                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads        163376210                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes        50746865                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses     38127627                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses             39624913                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads        3931728                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads      1598385                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses           45                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation         9100                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores       530100                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads        30642                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked           78                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles              1266403                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                481311                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles              752228                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts          42813428                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts          737303                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts            11908350                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts            5820138                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts          1413817                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                 4764                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                  26                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents         9100                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect       921563                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect       302684                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts            1224247                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts            38775899                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts            11279427                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts          849014                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                          22                       # number of nop insts executed
system.cpu15.iew.exec_refs                   16669127                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                8415572                       # Number of branches executed
system.cpu15.iew.exec_stores                  5389700                       # Number of stores executed
system.cpu15.iew.exec_rate                   0.461175                       # Inst execution rate
system.cpu15.iew.wb_sent                     38245603                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                    38127627                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                20381738                       # num instructions producing a value
system.cpu15.iew.wb_consumers                24849176                       # num instructions consuming a value
system.cpu15.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu15.iew.wb_rate                     0.453464                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.820218                       # average fanout of values written-back
system.cpu15.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu15.commit.commitSquashedInsts       7928700                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls       1334857                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts         1184862                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples     82435804                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     0.423177                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     0.939419                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0     61705856     74.85%     74.85% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1     14046758     17.04%     91.89% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2      1420393      1.72%     93.62% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3      4363299      5.29%     98.91% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4       338215      0.41%     99.32% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5       127693      0.15%     99.47% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6       224467      0.27%     99.75% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7       103580      0.13%     99.87% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8       105543      0.13%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total     82435804                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts           34251650                       # Number of instructions committed
system.cpu15.commit.committedOps             34884972                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                     15600003                       # Number of memory references committed
system.cpu15.commit.loads                    10309965                       # Number of loads committed
system.cpu15.commit.membars                    311330                       # Number of memory barriers committed
system.cpu15.commit.branches                  7618590                       # Number of branches committed
system.cpu15.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                27817801                       # Number of committed integer instructions.
system.cpu15.commit.function_calls             111214                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu       19276484     55.26%     55.26% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult          8485      0.02%     55.28% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     55.28% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd            0      0.00%     55.28% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     55.28% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     55.28% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult            0      0.00%     55.28% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     55.28% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     55.28% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     55.28% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     55.28% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     55.28% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     55.28% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     55.28% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     55.28% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     55.28% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     55.28% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     55.28% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     55.28% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     55.28% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     55.28% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     55.28% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     55.28% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     55.28% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     55.28% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     55.28% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     55.28% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.28% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.28% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead      10309965     29.55%     84.84% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite      5290038     15.16%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total        34884972                       # Class of committed instruction
system.cpu15.commit.bw_lim_events              105543                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                  124118077                       # The number of ROB reads
system.cpu15.rob.rob_writes                  87306794                       # The number of ROB writes
system.cpu15.timesIdled                           184                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                           875                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                      29099                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                  34251650                       # Number of Instructions Simulated
system.cpu15.committedOps                    34884972                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             2.454794                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       2.454794                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             0.407366                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.407366                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads               41238710                       # number of integer regfile reads
system.cpu15.int_regfile_writes              18534872                       # number of integer regfile writes
system.cpu15.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu15.cc_regfile_reads               151134386                       # number of cc regfile reads
system.cpu15.cc_regfile_writes               24568711                       # number of cc regfile writes
system.cpu15.misc_regfile_reads              24726196                       # number of misc regfile reads
system.cpu15.misc_regfile_writes              3921878                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements           30245                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         493.163069                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs           9963886                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs           30748                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs          324.049889                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   493.163069                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.963209                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.963209                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          503                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2          259                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3          131                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          106                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses        25132294                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses       25132294                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data      5247011                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total       5247011                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data      4241754                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total      4241754                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data       281383                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total       281383                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data         1484                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total         1484                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data      9488765                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total        9488765                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data      9488765                       # number of overall hits
system.cpu15.dcache.overall_hits::total       9488765                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data       813829                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total       813829                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data       102865                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total       102865                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data       984152                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total       984152                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data       197258                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total       197258                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data       916694                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total       916694                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data       916694                       # number of overall misses
system.cpu15.dcache.overall_misses::total       916694                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data  19063211567                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total  19063211567                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data   3818560193                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total   3818560193                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data  26831965731                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total  26831965731                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data   1492003207                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total   1492003207                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::cpu15.data   2485751003                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total   2485751003                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data  22881771760                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total  22881771760                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data  22881771760                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total  22881771760                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data      6060840                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total      6060840                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data      4344619                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total      4344619                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data      1265535                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total      1265535                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data       198742                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total       198742                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data     10405459                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total     10405459                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data     10405459                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total     10405459                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.134277                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.134277                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.023676                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.023676                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.777657                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.777657                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.992533                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.992533                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.088097                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.088097                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.088097                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.088097                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 23424.099617                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 23424.099617                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 37122.055053                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 37122.055053                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data 27264.046337                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total 27264.046337                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data  7563.714562                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total  7563.714562                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::cpu15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 24961.188532                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 24961.188532                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 24961.188532                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 24961.188532                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs           58                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets         1564                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs              10                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets            59                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs     5.800000                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets    26.508475                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks         1390                       # number of writebacks
system.cpu15.dcache.writebacks::total            1390                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data       350944                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total       350944                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data        54515                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total        54515                       # number of WriteReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::cpu15.data       166986                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total       166986                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data       405459                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total       405459                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data       405459                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total       405459                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data       462885                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total       462885                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data        48350                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total        48350                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data       817166                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total       817166                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data       197258                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total       197258                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data       511235                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total       511235                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data       511235                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total       511235                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data   8651246856                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total   8651246856                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data   2328351208                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total   2328351208                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data  19796481035                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total  19796481035                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data   1215202793                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total   1215202793                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::cpu15.data   2176573997                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total   2176573997                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data  10979598064                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total  10979598064                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data  10979598064                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total  10979598064                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.076373                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.076373                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.011129                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.011129                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.645708                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.645708                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.992533                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.992533                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.049131                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.049131                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.049131                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.049131                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 18689.840578                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 18689.840578                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 48156.178035                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 48156.178035                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data 24225.776690                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24225.776690                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data  6160.474064                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total  6160.474064                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 21476.616554                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 21476.616554                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 21476.616554                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 21476.616554                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements            1363                       # number of replacements
system.cpu15.icache.tags.tagsinuse         360.581540                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs          14803651                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs            1726                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs         8576.854577                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst   360.581540                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.704261                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.704261                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          363                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          359                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.708984                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses        29612732                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses       29612732                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst     14803651                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total      14803651                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst     14803651                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total       14803651                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst     14803651                       # number of overall hits
system.cpu15.icache.overall_hits::total      14803651                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst         1852                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         1852                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst         1852                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         1852                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst         1852                       # number of overall misses
system.cpu15.icache.overall_misses::total         1852                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst     29466429                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total     29466429                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst     29466429                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total     29466429                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst     29466429                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total     29466429                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst     14805503                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total     14805503                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst     14805503                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total     14805503                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst     14805503                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total     14805503                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.000125                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000125                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.000125                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000125                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.000125                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000125                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 15910.598812                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 15910.598812                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 15910.598812                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 15910.598812                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 15910.598812                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 15910.598812                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst          126                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total          126                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst          126                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total          126                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst          126                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total          126                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst         1726                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total         1726                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst         1726                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total         1726                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst         1726                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total         1726                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst     23331052                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total     23331052                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst     23331052                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total     23331052                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst     23331052                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total     23331052                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.000117                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.000117                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.000117                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.000117                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.000117                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.000117                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 13517.411356                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 13517.411356                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 13517.411356                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 13517.411356                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 13517.411356                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 13517.411356                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu16.branchPred.lookups              16586642                       # Number of BP lookups
system.cpu16.branchPred.condPredicted        13763939                       # Number of conditional branches predicted
system.cpu16.branchPred.condIncorrect          943094                       # Number of conditional branches incorrect
system.cpu16.branchPred.BTBLookups           13321906                       # Number of BTB lookups
system.cpu16.branchPred.BTBHits              12486560                       # Number of BTB hits
system.cpu16.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu16.branchPred.BTBHitPct           93.729531                       # BTB Hit Percentage
system.cpu16.branchPred.usedRAS               1183478                       # Number of times the RAS was used to get a target.
system.cpu16.branchPred.RASInCorrect           279961                       # Number of incorrect RAS predictions.
system.cpu16.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.inst_hits                          0                       # ITB inst hits
system.cpu16.dtb.inst_misses                        0                       # ITB inst misses
system.cpu16.dtb.read_hits                          0                       # DTB read hits
system.cpu16.dtb.read_misses                        0                       # DTB read misses
system.cpu16.dtb.write_hits                         0                       # DTB write hits
system.cpu16.dtb.write_misses                       0                       # DTB write misses
system.cpu16.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dtb.read_accesses                      0                       # DTB read accesses
system.cpu16.dtb.write_accesses                     0                       # DTB write accesses
system.cpu16.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.dtb.hits                               0                       # DTB hits
system.cpu16.dtb.misses                             0                       # DTB misses
system.cpu16.dtb.accesses                           0                       # DTB accesses
system.cpu16.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.itb.walker.walks                       0                       # Table walker walks requested
system.cpu16.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.inst_hits                          0                       # ITB inst hits
system.cpu16.itb.inst_misses                        0                       # ITB inst misses
system.cpu16.itb.read_hits                          0                       # DTB read hits
system.cpu16.itb.read_misses                        0                       # DTB read misses
system.cpu16.itb.write_hits                         0                       # DTB write hits
system.cpu16.itb.write_misses                       0                       # DTB write misses
system.cpu16.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.itb.read_accesses                      0                       # DTB read accesses
system.cpu16.itb.write_accesses                     0                       # DTB write accesses
system.cpu16.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.itb.hits                               0                       # DTB hits
system.cpu16.itb.misses                             0                       # DTB misses
system.cpu16.itb.accesses                           0                       # DTB accesses
system.cpu16.numCycles                       84077692                       # number of cpu cycles simulated
system.cpu16.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu16.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu16.fetch.icacheStallCycles         22205800                       # Number of cycles fetch is stalled on an Icache miss
system.cpu16.fetch.Insts                     78942968                       # Number of instructions fetch has processed
system.cpu16.fetch.Branches                  16586642                       # Number of branches that fetch encountered
system.cpu16.fetch.predictedBranches         13670038                       # Number of branches that fetch has predicted taken
system.cpu16.fetch.Cycles                    60844574                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu16.fetch.SquashCycles               2049317                       # Number of cycles fetch has spent squashing
system.cpu16.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu16.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu16.fetch.PendingTrapStallCycles         2154                       # Number of stall cycles due to pending traps
system.cpu16.fetch.CacheLines                21475434                       # Number of cache lines fetched
system.cpu16.fetch.IcacheSquashes              178712                       # Number of outstanding Icache misses that were squashed
system.cpu16.fetch.rateDist::samples         84077197                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::mean            0.971034                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::stdev           1.286679                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::0               51790058     61.60%     61.60% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::1                1992103      2.37%     63.97% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::2               11235403     13.36%     77.33% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::3               19059633     22.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::total           84077197                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.branchRate                0.197278                       # Number of branch fetches per cycle
system.cpu16.fetch.rate                      0.938929                       # Number of inst fetches per cycle
system.cpu16.decode.IdleCycles               21018515                       # Number of cycles decode is idle
system.cpu16.decode.BlockedCycles            37187392                       # Number of cycles decode is blocked
system.cpu16.decode.RunCycles                23531161                       # Number of cycles decode is running
system.cpu16.decode.UnblockCycles             1316016                       # Number of cycles decode is unblocking
system.cpu16.decode.SquashCycles              1024103                       # Number of cycles decode is squashing
system.cpu16.decode.BranchResolved             745081                       # Number of times decode resolved a branch
system.cpu16.decode.BranchMispred                 677                       # Number of times decode detected a branch misprediction
system.cpu16.decode.DecodedInsts             63136362                       # Number of instructions handled by decode
system.cpu16.decode.SquashedInsts                1297                       # Number of squashed instructions handled by decode
system.cpu16.rename.SquashCycles              1024103                       # Number of cycles rename is squashing
system.cpu16.rename.IdleCycles               22292851                       # Number of cycles rename is idle
system.cpu16.rename.BlockCycles                654260                       # Number of cycles rename is blocking
system.cpu16.rename.serializeStallCycles     35827447                       # count of cycles rename stalled for serializing inst
system.cpu16.rename.RunCycles                23560895                       # Number of cycles rename is running
system.cpu16.rename.UnblockCycles              717631                       # Number of cycles rename is unblocking
system.cpu16.rename.RenamedInsts             60371469                       # Number of instructions processed by rename
system.cpu16.rename.ROBFullEvents                  15                       # Number of times rename has blocked due to ROB full
system.cpu16.rename.IQFullEvents                15701                       # Number of times rename has blocked due to IQ full
system.cpu16.rename.LQFullEvents                   52                       # Number of times rename has blocked due to LQ full
system.cpu16.rename.SQFullEvents                   95                       # Number of times rename has blocked due to SQ full
system.cpu16.rename.RenamedOperands          66507965                       # Number of destination operands rename has renamed
system.cpu16.rename.RenameLookups           282637442                       # Number of register rename lookups that rename has made
system.cpu16.rename.int_rename_lookups       68355050                       # Number of integer rename lookups
system.cpu16.rename.CommittedMaps            54936438                       # Number of HB maps that are committed
system.cpu16.rename.UndoneMaps               11571527                       # Number of HB maps that are undone due to squashing
system.cpu16.rename.serializingInsts          1065276                       # count of serializing insts renamed
system.cpu16.rename.tempSerializingInsts      1064290                       # count of temporary serializing insts renamed
system.cpu16.rename.skidInsts                 3493982                       # count of insts added to the skid buffer
system.cpu16.memDep0.insertedLoads           18989849                       # Number of loads inserted to the mem dependence unit.
system.cpu16.memDep0.insertedStores           9351026                       # Number of stores inserted to the mem dependence unit.
system.cpu16.memDep0.conflictingLoads         8199534                       # Number of conflicting loads.
system.cpu16.memDep0.conflictingStores        5299562                       # Number of conflicting stores.
system.cpu16.iq.iqInstsAdded                 56898558                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu16.iq.iqNonSpecInstsAdded           1395240                       # Number of non-speculative instructions added to the IQ
system.cpu16.iq.iqInstsIssued                55174848                       # Number of instructions issued
system.cpu16.iq.iqSquashedInstsIssued          209947                       # Number of squashed instructions issued
system.cpu16.iq.iqSquashedInstsExamined       6904729                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu16.iq.iqSquashedOperandsExamined     14478920                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu16.iq.iqSquashedNonSpecRemoved       388218                       # Number of squashed non-spec instructions that were removed
system.cpu16.iq.issued_per_cycle::samples     84077197                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::mean       0.656240                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::stdev      0.745390                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::0          42042051     50.00%     50.00% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::1          29629194     35.24%     85.24% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::2          11672202     13.88%     99.13% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::3            733750      0.87%    100.00% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::total      84077197                       # Number of insts issued each cycle
system.cpu16.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::IntAlu               1419102     13.92%     13.92% # attempts to use FU when none available
system.cpu16.iq.fu_full::IntMult                    0      0.00%     13.92% # attempts to use FU when none available
system.cpu16.iq.fu_full::IntDiv                     0      0.00%     13.92% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatAdd                   0      0.00%     13.92% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatCmp                   0      0.00%     13.92% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatCvt                   0      0.00%     13.92% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatMult                  0      0.00%     13.92% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatDiv                   0      0.00%     13.92% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatSqrt                  0      0.00%     13.92% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAdd                    0      0.00%     13.92% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAddAcc                 0      0.00%     13.92% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAlu                    0      0.00%     13.92% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdCmp                    0      0.00%     13.92% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdCvt                    0      0.00%     13.92% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdMisc                   0      0.00%     13.92% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdMult                   0      0.00%     13.92% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdMultAcc                0      0.00%     13.92% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdShift                  0      0.00%     13.92% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdShiftAcc               0      0.00%     13.92% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdSqrt                   0      0.00%     13.92% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatAdd               0      0.00%     13.92% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatAlu               0      0.00%     13.92% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatCmp               0      0.00%     13.92% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatCvt               0      0.00%     13.92% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatDiv               0      0.00%     13.92% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatMisc              0      0.00%     13.92% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatMult              0      0.00%     13.92% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.92% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatSqrt              0      0.00%     13.92% # attempts to use FU when none available
system.cpu16.iq.fu_full::MemRead              8468511     83.05%     96.97% # attempts to use FU when none available
system.cpu16.iq.fu_full::MemWrite              308787      3.03%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu16.iq.FU_type_0::IntAlu            27754014     50.30%     50.30% # Type of FU issued
system.cpu16.iq.FU_type_0::IntMult               7819      0.01%     50.32% # Type of FU issued
system.cpu16.iq.FU_type_0::IntDiv                   0      0.00%     50.32% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatAdd                 0      0.00%     50.32% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatCmp                 0      0.00%     50.32% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatCvt                 0      0.00%     50.32% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatMult                0      0.00%     50.32% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatDiv                 0      0.00%     50.32% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatSqrt                0      0.00%     50.32% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAdd                  0      0.00%     50.32% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAddAcc               0      0.00%     50.32% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAlu                  0      0.00%     50.32% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdCmp                  0      0.00%     50.32% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdCvt                  0      0.00%     50.32% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdMisc                 0      0.00%     50.32% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdMult                 0      0.00%     50.32% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdMultAcc              0      0.00%     50.32% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdShift                0      0.00%     50.32% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdShiftAcc             0      0.00%     50.32% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdSqrt                 0      0.00%     50.32% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatAdd             0      0.00%     50.32% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatAlu             0      0.00%     50.32% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatCmp             0      0.00%     50.32% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatCvt             0      0.00%     50.32% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatDiv             0      0.00%     50.32% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatMisc            0      0.00%     50.32% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatMult            0      0.00%     50.32% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.32% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatSqrt            0      0.00%     50.32% # Type of FU issued
system.cpu16.iq.FU_type_0::MemRead           18418327     33.38%     83.70% # Type of FU issued
system.cpu16.iq.FU_type_0::MemWrite           8994688     16.30%    100.00% # Type of FU issued
system.cpu16.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu16.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu16.iq.FU_type_0::total             55174848                       # Type of FU issued
system.cpu16.iq.rate                         0.656236                       # Inst issue rate
system.cpu16.iq.fu_busy_cnt                  10196400                       # FU busy when requested
system.cpu16.iq.fu_busy_rate                 0.184802                       # FU busy rate (busy events/executed inst)
system.cpu16.iq.int_inst_queue_reads        204833240                       # Number of integer instruction queue reads
system.cpu16.iq.int_inst_queue_writes        65201515                       # Number of integer instruction queue writes
system.cpu16.iq.int_inst_queue_wakeup_accesses     54010703                       # Number of integer instruction queue wakeup accesses
system.cpu16.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu16.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu16.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu16.iq.int_alu_accesses             65371248                       # Number of integer alu accesses
system.cpu16.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu16.iew.lsq.thread0.forwLoads        7811664                       # Number of loads that had data forwarded from stores
system.cpu16.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu16.iew.lsq.thread0.squashedLoads      1411732                       # Number of loads squashed
system.cpu16.iew.lsq.thread0.ignoredResponses           76                       # Number of memory responses ignored because the instruction is squashed
system.cpu16.iew.lsq.thread0.memOrderViolation         2994                       # Number of memory ordering violations
system.cpu16.iew.lsq.thread0.squashedStores       477514                       # Number of stores squashed
system.cpu16.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu16.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu16.iew.lsq.thread0.rescheduledLoads        27273                       # Number of loads that were rescheduled
system.cpu16.iew.lsq.thread0.cacheBlocked          147                       # Number of times an access to memory failed due to the cache being blocked
system.cpu16.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu16.iew.iewSquashCycles              1024103                       # Number of cycles IEW is squashing
system.cpu16.iew.iewBlockCycles                469771                       # Number of cycles IEW is blocking
system.cpu16.iew.iewUnblockCycles              577334                       # Number of cycles IEW is unblocking
system.cpu16.iew.iewDispatchedInsts          58293845                       # Number of instructions dispatched to IQ
system.cpu16.iew.iewDispSquashedInsts          504245                       # Number of squashed instructions skipped by dispatch
system.cpu16.iew.iewDispLoadInsts            18989849                       # Number of dispatched load instructions
system.cpu16.iew.iewDispStoreInsts            9351026                       # Number of dispatched store instructions
system.cpu16.iew.iewDispNonSpecInsts          1045660                       # Number of dispatched non-speculative instructions
system.cpu16.iew.iewIQFullEvents                 5082                       # Number of times the IQ has become full, causing a stall
system.cpu16.iew.iewLSQFullEvents                   9                       # Number of times the LSQ has become full, causing a stall
system.cpu16.iew.memOrderViolationEvents         2994                       # Number of memory order violations
system.cpu16.iew.predictedTakenIncorrect       736590                       # Number of branches that were predicted taken incorrectly
system.cpu16.iew.predictedNotTakenIncorrect       249475                       # Number of branches that were predicted not taken incorrectly
system.cpu16.iew.branchMispredicts             986065                       # Number of branch mispredicts detected at execute
system.cpu16.iew.iewExecutedInsts            54442508                       # Number of executed instructions
system.cpu16.iew.iewExecLoadInsts            18298138                       # Number of load instructions executed
system.cpu16.iew.iewExecSquashedInsts          732340                       # Number of squashed instructions skipped in execute
system.cpu16.iew.exec_swp                           0                       # number of swp insts executed
system.cpu16.iew.exec_nop                          47                       # number of nop insts executed
system.cpu16.iew.exec_refs                   27268845                       # number of memory reference insts executed
system.cpu16.iew.exec_branches               11367858                       # Number of branches executed
system.cpu16.iew.exec_stores                  8970707                       # Number of stores executed
system.cpu16.iew.exec_rate                   0.647526                       # Inst execution rate
system.cpu16.iew.wb_sent                     54129199                       # cumulative count of insts sent to commit
system.cpu16.iew.wb_count                    54010703                       # cumulative count of insts written-back
system.cpu16.iew.wb_producers                30563495                       # num instructions producing a value
system.cpu16.iew.wb_consumers                34575693                       # num instructions consuming a value
system.cpu16.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu16.iew.wb_rate                     0.642390                       # insts written-back per cycle
system.cpu16.iew.wb_fanout                   0.883959                       # average fanout of values written-back
system.cpu16.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu16.commit.commitSquashedInsts       6904914                       # The number of squashed insts skipped by commit
system.cpu16.commit.commitNonSpecStalls       1007022                       # The number of times commit has been forced to stall to communicate backwards
system.cpu16.commit.branchMispredicts          942539                       # The number of times a branch was mispredicted
system.cpu16.commit.committed_per_cycle::samples     82693556                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::mean     0.621440                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::stdev     0.990474                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::0     49372820     59.71%     59.71% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::1     22892618     27.68%     87.39% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::2      6689164      8.09%     95.48% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::3       468779      0.57%     96.05% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::4      2993997      3.62%     99.67% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::5        93310      0.11%     99.78% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::6        78838      0.10%     99.87% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::7        36020      0.04%     99.92% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::8        68010      0.08%    100.00% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::total     82693556                       # Number of insts commited each cycle
system.cpu16.commit.committedInsts           50811658                       # Number of instructions committed
system.cpu16.commit.committedOps             51389069                       # Number of ops (including micro ops) committed
system.cpu16.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu16.commit.refs                     26451629                       # Number of memory references committed
system.cpu16.commit.loads                    17578117                       # Number of loads committed
system.cpu16.commit.membars                    244683                       # Number of memory barriers committed
system.cpu16.commit.branches                 10760758                       # Number of branches committed
system.cpu16.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu16.commit.int_insts                41092139                       # Number of committed integer instructions.
system.cpu16.commit.function_calls             101548                       # Number of function calls committed.
system.cpu16.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu16.commit.op_class_0::IntAlu       24929756     48.51%     48.51% # Class of committed instruction
system.cpu16.commit.op_class_0::IntMult          7684      0.01%     48.53% # Class of committed instruction
system.cpu16.commit.op_class_0::IntDiv              0      0.00%     48.53% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatAdd            0      0.00%     48.53% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatCmp            0      0.00%     48.53% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatCvt            0      0.00%     48.53% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatMult            0      0.00%     48.53% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatDiv            0      0.00%     48.53% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatSqrt            0      0.00%     48.53% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAdd             0      0.00%     48.53% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAddAcc            0      0.00%     48.53% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAlu             0      0.00%     48.53% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdCmp             0      0.00%     48.53% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdCvt             0      0.00%     48.53% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdMisc            0      0.00%     48.53% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdMult            0      0.00%     48.53% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdMultAcc            0      0.00%     48.53% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdShift            0      0.00%     48.53% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdShiftAcc            0      0.00%     48.53% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdSqrt            0      0.00%     48.53% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatAdd            0      0.00%     48.53% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatAlu            0      0.00%     48.53% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatCmp            0      0.00%     48.53% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatCvt            0      0.00%     48.53% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatDiv            0      0.00%     48.53% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatMisc            0      0.00%     48.53% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatMult            0      0.00%     48.53% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatMultAcc            0      0.00%     48.53% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatSqrt            0      0.00%     48.53% # Class of committed instruction
system.cpu16.commit.op_class_0::MemRead      17578117     34.21%     82.73% # Class of committed instruction
system.cpu16.commit.op_class_0::MemWrite      8873512     17.27%    100.00% # Class of committed instruction
system.cpu16.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu16.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu16.commit.op_class_0::total        51389069                       # Class of committed instruction
system.cpu16.commit.bw_lim_events               68010                       # number cycles where commit BW limit reached
system.cpu16.rob.rob_reads                  139894661                       # The number of ROB reads
system.cpu16.rob.rob_writes                 118000843                       # The number of ROB writes
system.cpu16.timesIdled                           144                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu16.idleCycles                           495                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu16.quiesceCycles                      29318                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu16.committedInsts                  50811658                       # Number of Instructions Simulated
system.cpu16.committedOps                    51389069                       # Number of Ops (including micro ops) Simulated
system.cpu16.cpi                             1.654693                       # CPI: Cycles Per Instruction
system.cpu16.cpi_total                       1.654693                       # CPI: Total CPI of All Threads
system.cpu16.ipc                             0.604342                       # IPC: Instructions Per Cycle
system.cpu16.ipc_total                       0.604342                       # IPC: Total IPC of All Threads
system.cpu16.int_regfile_reads               61030832                       # number of integer regfile reads
system.cpu16.int_regfile_writes              24373462                       # number of integer regfile writes
system.cpu16.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu16.cc_regfile_reads               219118107                       # number of cc regfile reads
system.cpu16.cc_regfile_writes               33612623                       # number of cc regfile writes
system.cpu16.misc_regfile_reads              34930062                       # number of misc regfile reads
system.cpu16.misc_regfile_writes              2840366                       # number of misc regfile writes
system.cpu16.dcache.tags.replacements           29655                       # number of replacements
system.cpu16.dcache.tags.tagsinuse         493.447448                       # Cycle average of tags in use
system.cpu16.dcache.tags.total_refs          17353715                       # Total number of references to valid blocks.
system.cpu16.dcache.tags.sampled_refs           30159                       # Sample count of references to valid blocks.
system.cpu16.dcache.tags.avg_refs          575.407507                       # Average number of references to valid blocks.
system.cpu16.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu16.dcache.tags.occ_blocks::cpu16.data   493.447448                       # Average occupied blocks per requestor
system.cpu16.dcache.tags.occ_percent::cpu16.data     0.963765                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_percent::total     0.963765                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::2          216                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::3          181                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::4           99                       # Occupied blocks per task id
system.cpu16.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu16.dcache.tags.tag_accesses        38660884                       # Number of tag accesses
system.cpu16.dcache.tags.data_accesses       38660884                       # Number of data accesses
system.cpu16.dcache.ReadReq_hits::cpu16.data      8901913                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_hits::total       8901913                       # number of ReadReq hits
system.cpu16.dcache.WriteReq_hits::cpu16.data      8095384                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_hits::total      8095384                       # number of WriteReq hits
system.cpu16.dcache.LoadLockedReq_hits::cpu16.data       202667                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_hits::total       202667                       # number of LoadLockedReq hits
system.cpu16.dcache.StoreCondReq_hits::cpu16.data          817                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_hits::total          817                       # number of StoreCondReq hits
system.cpu16.dcache.demand_hits::cpu16.data     16997297                       # number of demand (read+write) hits
system.cpu16.dcache.demand_hits::total       16997297                       # number of demand (read+write) hits
system.cpu16.dcache.overall_hits::cpu16.data     16997297                       # number of overall hits
system.cpu16.dcache.overall_hits::total      16997297                       # number of overall hits
system.cpu16.dcache.ReadReq_misses::cpu16.data       664770                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_misses::total       664770                       # number of ReadReq misses
system.cpu16.dcache.WriteReq_misses::cpu16.data        93894                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_misses::total        93894                       # number of WriteReq misses
system.cpu16.dcache.LoadLockedReq_misses::cpu16.data       697563                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_misses::total       697563                       # number of LoadLockedReq misses
system.cpu16.dcache.StoreCondReq_misses::cpu16.data       157644                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_misses::total       157644                       # number of StoreCondReq misses
system.cpu16.dcache.demand_misses::cpu16.data       758664                       # number of demand (read+write) misses
system.cpu16.dcache.demand_misses::total       758664                       # number of demand (read+write) misses
system.cpu16.dcache.overall_misses::cpu16.data       758664                       # number of overall misses
system.cpu16.dcache.overall_misses::total       758664                       # number of overall misses
system.cpu16.dcache.ReadReq_miss_latency::cpu16.data  14866867710                       # number of ReadReq miss cycles
system.cpu16.dcache.ReadReq_miss_latency::total  14866867710                       # number of ReadReq miss cycles
system.cpu16.dcache.WriteReq_miss_latency::cpu16.data   3463532212                       # number of WriteReq miss cycles
system.cpu16.dcache.WriteReq_miss_latency::total   3463532212                       # number of WriteReq miss cycles
system.cpu16.dcache.LoadLockedReq_miss_latency::cpu16.data  19153044416                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.LoadLockedReq_miss_latency::total  19153044416                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.StoreCondReq_miss_latency::cpu16.data   1410440896                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondReq_miss_latency::total   1410440896                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondFailReq_miss_latency::cpu16.data   1822573994                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.StoreCondFailReq_miss_latency::total   1822573994                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.demand_miss_latency::cpu16.data  18330399922                       # number of demand (read+write) miss cycles
system.cpu16.dcache.demand_miss_latency::total  18330399922                       # number of demand (read+write) miss cycles
system.cpu16.dcache.overall_miss_latency::cpu16.data  18330399922                       # number of overall miss cycles
system.cpu16.dcache.overall_miss_latency::total  18330399922                       # number of overall miss cycles
system.cpu16.dcache.ReadReq_accesses::cpu16.data      9566683                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_accesses::total      9566683                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::cpu16.data      8189278                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::total      8189278                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::cpu16.data       900230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::total       900230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::cpu16.data       158461                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::total       158461                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.demand_accesses::cpu16.data     17755961                       # number of demand (read+write) accesses
system.cpu16.dcache.demand_accesses::total     17755961                       # number of demand (read+write) accesses
system.cpu16.dcache.overall_accesses::cpu16.data     17755961                       # number of overall (read+write) accesses
system.cpu16.dcache.overall_accesses::total     17755961                       # number of overall (read+write) accesses
system.cpu16.dcache.ReadReq_miss_rate::cpu16.data     0.069488                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_miss_rate::total     0.069488                       # miss rate for ReadReq accesses
system.cpu16.dcache.WriteReq_miss_rate::cpu16.data     0.011465                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_miss_rate::total     0.011465                       # miss rate for WriteReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::cpu16.data     0.774872                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::total     0.774872                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::cpu16.data     0.994844                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::total     0.994844                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.demand_miss_rate::cpu16.data     0.042727                       # miss rate for demand accesses
system.cpu16.dcache.demand_miss_rate::total     0.042727                       # miss rate for demand accesses
system.cpu16.dcache.overall_miss_rate::cpu16.data     0.042727                       # miss rate for overall accesses
system.cpu16.dcache.overall_miss_rate::total     0.042727                       # miss rate for overall accesses
system.cpu16.dcache.ReadReq_avg_miss_latency::cpu16.data 22363.926937                       # average ReadReq miss latency
system.cpu16.dcache.ReadReq_avg_miss_latency::total 22363.926937                       # average ReadReq miss latency
system.cpu16.dcache.WriteReq_avg_miss_latency::cpu16.data 36887.684112                       # average WriteReq miss latency
system.cpu16.dcache.WriteReq_avg_miss_latency::total 36887.684112                       # average WriteReq miss latency
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::cpu16.data 27457.081892                       # average LoadLockedReq miss latency
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::total 27457.081892                       # average LoadLockedReq miss latency
system.cpu16.dcache.StoreCondReq_avg_miss_latency::cpu16.data  8947.000178                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondReq_avg_miss_latency::total  8947.000178                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::cpu16.data          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.demand_avg_miss_latency::cpu16.data 24161.420500                       # average overall miss latency
system.cpu16.dcache.demand_avg_miss_latency::total 24161.420500                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::cpu16.data 24161.420500                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::total 24161.420500                       # average overall miss latency
system.cpu16.dcache.blocked_cycles::no_mshrs          121                       # number of cycles access was blocked
system.cpu16.dcache.blocked_cycles::no_targets         1855                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_mshrs              35                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_targets            67                       # number of cycles access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_mshrs     3.457143                       # average number of cycles each access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_targets    27.686567                       # average number of cycles each access was blocked
system.cpu16.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu16.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu16.dcache.writebacks::writebacks         1174                       # number of writebacks
system.cpu16.dcache.writebacks::total            1174                       # number of writebacks
system.cpu16.dcache.ReadReq_mshr_hits::cpu16.data       292442                       # number of ReadReq MSHR hits
system.cpu16.dcache.ReadReq_mshr_hits::total       292442                       # number of ReadReq MSHR hits
system.cpu16.dcache.WriteReq_mshr_hits::cpu16.data        48646                       # number of WriteReq MSHR hits
system.cpu16.dcache.WriteReq_mshr_hits::total        48646                       # number of WriteReq MSHR hits
system.cpu16.dcache.LoadLockedReq_mshr_hits::cpu16.data       113096                       # number of LoadLockedReq MSHR hits
system.cpu16.dcache.LoadLockedReq_mshr_hits::total       113096                       # number of LoadLockedReq MSHR hits
system.cpu16.dcache.demand_mshr_hits::cpu16.data       341088                       # number of demand (read+write) MSHR hits
system.cpu16.dcache.demand_mshr_hits::total       341088                       # number of demand (read+write) MSHR hits
system.cpu16.dcache.overall_mshr_hits::cpu16.data       341088                       # number of overall MSHR hits
system.cpu16.dcache.overall_mshr_hits::total       341088                       # number of overall MSHR hits
system.cpu16.dcache.ReadReq_mshr_misses::cpu16.data       372328                       # number of ReadReq MSHR misses
system.cpu16.dcache.ReadReq_mshr_misses::total       372328                       # number of ReadReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_misses::cpu16.data        45248                       # number of WriteReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_misses::total        45248                       # number of WriteReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_misses::cpu16.data       584467                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_misses::total       584467                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_misses::cpu16.data       157644                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_misses::total       157644                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.demand_mshr_misses::cpu16.data       417576                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.demand_mshr_misses::total       417576                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.overall_mshr_misses::cpu16.data       417576                       # number of overall MSHR misses
system.cpu16.dcache.overall_mshr_misses::total       417576                       # number of overall MSHR misses
system.cpu16.dcache.ReadReq_mshr_miss_latency::cpu16.data   6333054495                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_latency::total   6333054495                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_latency::cpu16.data   2182497839                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_latency::total   2182497839                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::cpu16.data  14526525117                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::total  14526525117                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::cpu16.data   1138758104                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::total   1138758104                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::cpu16.data   1626756506                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::total   1626756506                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_latency::cpu16.data   8515552334                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_latency::total   8515552334                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::cpu16.data   8515552334                       # number of overall MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::total   8515552334                       # number of overall MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_rate::cpu16.data     0.038919                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_mshr_miss_rate::total     0.038919                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.WriteReq_mshr_miss_rate::cpu16.data     0.005525                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_mshr_miss_rate::total     0.005525                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::cpu16.data     0.649242                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::total     0.649242                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::cpu16.data     0.994844                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::total     0.994844                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.demand_mshr_miss_rate::cpu16.data     0.023518                       # mshr miss rate for demand accesses
system.cpu16.dcache.demand_mshr_miss_rate::total     0.023518                       # mshr miss rate for demand accesses
system.cpu16.dcache.overall_mshr_miss_rate::cpu16.data     0.023518                       # mshr miss rate for overall accesses
system.cpu16.dcache.overall_mshr_miss_rate::total     0.023518                       # mshr miss rate for overall accesses
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::cpu16.data 17009.342555                       # average ReadReq mshr miss latency
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::total 17009.342555                       # average ReadReq mshr miss latency
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::cpu16.data 48234.128337                       # average WriteReq mshr miss latency
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::total 48234.128337                       # average WriteReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu16.data 24854.311906                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24854.311906                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::cpu16.data  7223.605745                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::total  7223.605745                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu16.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.demand_avg_mshr_miss_latency::cpu16.data 20392.820311                       # average overall mshr miss latency
system.cpu16.dcache.demand_avg_mshr_miss_latency::total 20392.820311                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::cpu16.data 20392.820311                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::total 20392.820311                       # average overall mshr miss latency
system.cpu16.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu16.icache.tags.replacements            1413                       # number of replacements
system.cpu16.icache.tags.tagsinuse         365.719893                       # Cycle average of tags in use
system.cpu16.icache.tags.total_refs          21473509                       # Total number of references to valid blocks.
system.cpu16.icache.tags.sampled_refs            1782                       # Sample count of references to valid blocks.
system.cpu16.icache.tags.avg_refs        12050.229517                       # Average number of references to valid blocks.
system.cpu16.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu16.icache.tags.occ_blocks::cpu16.inst   365.719893                       # Average occupied blocks per requestor
system.cpu16.icache.tags.occ_percent::cpu16.inst     0.714297                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_percent::total     0.714297                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_task_id_blocks::1024          369                       # Occupied blocks per task id
system.cpu16.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu16.icache.tags.age_task_id_blocks_1024::4          363                       # Occupied blocks per task id
system.cpu16.icache.tags.occ_task_id_percent::1024     0.720703                       # Percentage of cache occupancy per task id
system.cpu16.icache.tags.tag_accesses        42952650                       # Number of tag accesses
system.cpu16.icache.tags.data_accesses       42952650                       # Number of data accesses
system.cpu16.icache.ReadReq_hits::cpu16.inst     21473509                       # number of ReadReq hits
system.cpu16.icache.ReadReq_hits::total      21473509                       # number of ReadReq hits
system.cpu16.icache.demand_hits::cpu16.inst     21473509                       # number of demand (read+write) hits
system.cpu16.icache.demand_hits::total       21473509                       # number of demand (read+write) hits
system.cpu16.icache.overall_hits::cpu16.inst     21473509                       # number of overall hits
system.cpu16.icache.overall_hits::total      21473509                       # number of overall hits
system.cpu16.icache.ReadReq_misses::cpu16.inst         1925                       # number of ReadReq misses
system.cpu16.icache.ReadReq_misses::total         1925                       # number of ReadReq misses
system.cpu16.icache.demand_misses::cpu16.inst         1925                       # number of demand (read+write) misses
system.cpu16.icache.demand_misses::total         1925                       # number of demand (read+write) misses
system.cpu16.icache.overall_misses::cpu16.inst         1925                       # number of overall misses
system.cpu16.icache.overall_misses::total         1925                       # number of overall misses
system.cpu16.icache.ReadReq_miss_latency::cpu16.inst     29706500                       # number of ReadReq miss cycles
system.cpu16.icache.ReadReq_miss_latency::total     29706500                       # number of ReadReq miss cycles
system.cpu16.icache.demand_miss_latency::cpu16.inst     29706500                       # number of demand (read+write) miss cycles
system.cpu16.icache.demand_miss_latency::total     29706500                       # number of demand (read+write) miss cycles
system.cpu16.icache.overall_miss_latency::cpu16.inst     29706500                       # number of overall miss cycles
system.cpu16.icache.overall_miss_latency::total     29706500                       # number of overall miss cycles
system.cpu16.icache.ReadReq_accesses::cpu16.inst     21475434                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_accesses::total     21475434                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.demand_accesses::cpu16.inst     21475434                       # number of demand (read+write) accesses
system.cpu16.icache.demand_accesses::total     21475434                       # number of demand (read+write) accesses
system.cpu16.icache.overall_accesses::cpu16.inst     21475434                       # number of overall (read+write) accesses
system.cpu16.icache.overall_accesses::total     21475434                       # number of overall (read+write) accesses
system.cpu16.icache.ReadReq_miss_rate::cpu16.inst     0.000090                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_miss_rate::total     0.000090                       # miss rate for ReadReq accesses
system.cpu16.icache.demand_miss_rate::cpu16.inst     0.000090                       # miss rate for demand accesses
system.cpu16.icache.demand_miss_rate::total     0.000090                       # miss rate for demand accesses
system.cpu16.icache.overall_miss_rate::cpu16.inst     0.000090                       # miss rate for overall accesses
system.cpu16.icache.overall_miss_rate::total     0.000090                       # miss rate for overall accesses
system.cpu16.icache.ReadReq_avg_miss_latency::cpu16.inst 15431.948052                       # average ReadReq miss latency
system.cpu16.icache.ReadReq_avg_miss_latency::total 15431.948052                       # average ReadReq miss latency
system.cpu16.icache.demand_avg_miss_latency::cpu16.inst 15431.948052                       # average overall miss latency
system.cpu16.icache.demand_avg_miss_latency::total 15431.948052                       # average overall miss latency
system.cpu16.icache.overall_avg_miss_latency::cpu16.inst 15431.948052                       # average overall miss latency
system.cpu16.icache.overall_avg_miss_latency::total 15431.948052                       # average overall miss latency
system.cpu16.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu16.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu16.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu16.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu16.icache.fast_writes                     0                       # number of fast writes performed
system.cpu16.icache.cache_copies                    0                       # number of cache copies performed
system.cpu16.icache.ReadReq_mshr_hits::cpu16.inst          143                       # number of ReadReq MSHR hits
system.cpu16.icache.ReadReq_mshr_hits::total          143                       # number of ReadReq MSHR hits
system.cpu16.icache.demand_mshr_hits::cpu16.inst          143                       # number of demand (read+write) MSHR hits
system.cpu16.icache.demand_mshr_hits::total          143                       # number of demand (read+write) MSHR hits
system.cpu16.icache.overall_mshr_hits::cpu16.inst          143                       # number of overall MSHR hits
system.cpu16.icache.overall_mshr_hits::total          143                       # number of overall MSHR hits
system.cpu16.icache.ReadReq_mshr_misses::cpu16.inst         1782                       # number of ReadReq MSHR misses
system.cpu16.icache.ReadReq_mshr_misses::total         1782                       # number of ReadReq MSHR misses
system.cpu16.icache.demand_mshr_misses::cpu16.inst         1782                       # number of demand (read+write) MSHR misses
system.cpu16.icache.demand_mshr_misses::total         1782                       # number of demand (read+write) MSHR misses
system.cpu16.icache.overall_mshr_misses::cpu16.inst         1782                       # number of overall MSHR misses
system.cpu16.icache.overall_mshr_misses::total         1782                       # number of overall MSHR misses
system.cpu16.icache.ReadReq_mshr_miss_latency::cpu16.inst     23411000                       # number of ReadReq MSHR miss cycles
system.cpu16.icache.ReadReq_mshr_miss_latency::total     23411000                       # number of ReadReq MSHR miss cycles
system.cpu16.icache.demand_mshr_miss_latency::cpu16.inst     23411000                       # number of demand (read+write) MSHR miss cycles
system.cpu16.icache.demand_mshr_miss_latency::total     23411000                       # number of demand (read+write) MSHR miss cycles
system.cpu16.icache.overall_mshr_miss_latency::cpu16.inst     23411000                       # number of overall MSHR miss cycles
system.cpu16.icache.overall_mshr_miss_latency::total     23411000                       # number of overall MSHR miss cycles
system.cpu16.icache.ReadReq_mshr_miss_rate::cpu16.inst     0.000083                       # mshr miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_mshr_miss_rate::total     0.000083                       # mshr miss rate for ReadReq accesses
system.cpu16.icache.demand_mshr_miss_rate::cpu16.inst     0.000083                       # mshr miss rate for demand accesses
system.cpu16.icache.demand_mshr_miss_rate::total     0.000083                       # mshr miss rate for demand accesses
system.cpu16.icache.overall_mshr_miss_rate::cpu16.inst     0.000083                       # mshr miss rate for overall accesses
system.cpu16.icache.overall_mshr_miss_rate::total     0.000083                       # mshr miss rate for overall accesses
system.cpu16.icache.ReadReq_avg_mshr_miss_latency::cpu16.inst 13137.485971                       # average ReadReq mshr miss latency
system.cpu16.icache.ReadReq_avg_mshr_miss_latency::total 13137.485971                       # average ReadReq mshr miss latency
system.cpu16.icache.demand_avg_mshr_miss_latency::cpu16.inst 13137.485971                       # average overall mshr miss latency
system.cpu16.icache.demand_avg_mshr_miss_latency::total 13137.485971                       # average overall mshr miss latency
system.cpu16.icache.overall_avg_mshr_miss_latency::cpu16.inst 13137.485971                       # average overall mshr miss latency
system.cpu16.icache.overall_avg_mshr_miss_latency::total 13137.485971                       # average overall mshr miss latency
system.cpu16.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.replacements                     67183                       # number of replacements
system.l2.tags.tagsinuse                  3748.084538                       # Cycle average of tags in use
system.l2.tags.total_refs                      391496                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     71080                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.507822                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2051.502697                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst      321.952903                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data       75.069392                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       59.926929                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data       65.312502                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst       56.393669                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data       61.731804                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst       60.943438                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data       66.400272                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst       24.964063                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data       60.787702                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst       24.925003                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data       56.895070                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst       14.923352                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data       57.153281                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst       37.982988                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data       54.929542                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        2.998890                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data       51.133843                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst       23.954586                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data       52.776445                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst       18.732455                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data       50.691649                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        7.835005                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data       56.294820                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        5.931714                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data       57.877946                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst        5.997694                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data       54.214715                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        3.997608                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data       56.517379                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst       18.603361                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data       55.601192                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu16.inst       18.949783                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu16.data       54.180846                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.031303                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.004913                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.001145                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.000914                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.000997                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000860                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.000942                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000930                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.001013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000381                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.000928                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000380                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.000868                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000228                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.000872                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000580                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.000838                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000046                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.000780                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000366                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.000805                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000286                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.000773                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000120                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.000859                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.000883                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.000827                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.000862                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000284                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.000848                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu16.inst       0.000289                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu16.data       0.000827                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.057191                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3897                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           66                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          221                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3524                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.059464                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1295939                       # Number of tag accesses
system.l2.tags.data_accesses                  1295939                       # Number of data accesses
system.l2.ReadReq_hits::cpu00.inst                 32                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu00.data                 34                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu01.inst               1751                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu01.data              23290                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu02.inst               1674                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu02.data              18606                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu03.inst               1764                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu03.data              19418                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu04.inst               1823                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu04.data              20313                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu05.inst               1903                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu05.data              20102                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu06.inst               1890                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu06.data              22262                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu07.inst               1832                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu07.data              22679                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu08.inst               1864                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu08.data              20985                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu09.inst               1815                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu09.data              23317                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu10.inst               1793                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu10.data              23158                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu11.inst               1893                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu11.data              22802                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu12.inst               1798                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu12.data              25416                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu13.inst               1726                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu13.data              20677                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu14.inst               1710                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu14.data              21339                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu15.inst               1690                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu15.data              22071                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu16.inst               1763                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu16.data              21297                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  376487                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            18561                       # number of Writeback hits
system.l2.Writeback_hits::total                 18561                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu00.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu03.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu05.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu06.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu07.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu09.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu10.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu11.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu12.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu15.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   10                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu01.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu03.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu10.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu01.data               18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data                1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data                2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data                2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data                2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data                2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data                2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data               26                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data                4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data                2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data                4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data               36                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data                3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data                3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data                2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu16.data                3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   112                       # number of ReadExReq hits
system.l2.demand_hits::cpu00.inst                  32                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data                  34                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                1751                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data               23308                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                1674                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data               18607                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                1764                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data               19420                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                1823                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data               20315                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                1903                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data               20104                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                1890                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data               22264                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                1832                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data               22681                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                1864                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data               21011                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                1815                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data               23321                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                1793                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data               23160                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                1893                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data               22806                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                1798                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data               25452                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                1726                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data               20680                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                1710                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data               21342                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                1690                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data               22073                       # number of demand (read+write) hits
system.l2.demand_hits::cpu16.inst                1763                       # number of demand (read+write) hits
system.l2.demand_hits::cpu16.data               21300                       # number of demand (read+write) hits
system.l2.demand_hits::total                   376599                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst                 32                       # number of overall hits
system.l2.overall_hits::cpu00.data                 34                       # number of overall hits
system.l2.overall_hits::cpu01.inst               1751                       # number of overall hits
system.l2.overall_hits::cpu01.data              23308                       # number of overall hits
system.l2.overall_hits::cpu02.inst               1674                       # number of overall hits
system.l2.overall_hits::cpu02.data              18607                       # number of overall hits
system.l2.overall_hits::cpu03.inst               1764                       # number of overall hits
system.l2.overall_hits::cpu03.data              19420                       # number of overall hits
system.l2.overall_hits::cpu04.inst               1823                       # number of overall hits
system.l2.overall_hits::cpu04.data              20315                       # number of overall hits
system.l2.overall_hits::cpu05.inst               1903                       # number of overall hits
system.l2.overall_hits::cpu05.data              20104                       # number of overall hits
system.l2.overall_hits::cpu06.inst               1890                       # number of overall hits
system.l2.overall_hits::cpu06.data              22264                       # number of overall hits
system.l2.overall_hits::cpu07.inst               1832                       # number of overall hits
system.l2.overall_hits::cpu07.data              22681                       # number of overall hits
system.l2.overall_hits::cpu08.inst               1864                       # number of overall hits
system.l2.overall_hits::cpu08.data              21011                       # number of overall hits
system.l2.overall_hits::cpu09.inst               1815                       # number of overall hits
system.l2.overall_hits::cpu09.data              23321                       # number of overall hits
system.l2.overall_hits::cpu10.inst               1793                       # number of overall hits
system.l2.overall_hits::cpu10.data              23160                       # number of overall hits
system.l2.overall_hits::cpu11.inst               1893                       # number of overall hits
system.l2.overall_hits::cpu11.data              22806                       # number of overall hits
system.l2.overall_hits::cpu12.inst               1798                       # number of overall hits
system.l2.overall_hits::cpu12.data              25452                       # number of overall hits
system.l2.overall_hits::cpu13.inst               1726                       # number of overall hits
system.l2.overall_hits::cpu13.data              20680                       # number of overall hits
system.l2.overall_hits::cpu14.inst               1710                       # number of overall hits
system.l2.overall_hits::cpu14.data              21342                       # number of overall hits
system.l2.overall_hits::cpu15.inst               1690                       # number of overall hits
system.l2.overall_hits::cpu15.data              22073                       # number of overall hits
system.l2.overall_hits::cpu16.inst               1763                       # number of overall hits
system.l2.overall_hits::cpu16.data              21300                       # number of overall hits
system.l2.overall_hits::total                  376599                       # number of overall hits
system.l2.ReadReq_misses::cpu00.inst              354                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu00.data              101                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu01.inst              112                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu01.data             4970                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu02.inst              151                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu02.data             5130                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu03.inst              136                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu03.data             5137                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu04.inst               85                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu04.data             5279                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu05.inst               28                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu05.data             4072                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu06.inst               26                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu06.data             4004                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu07.inst               63                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu07.data             3703                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu08.inst                5                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu08.data             3421                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu09.inst               27                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu09.data             3868                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu10.inst               19                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu10.data             3661                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu11.inst                9                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu11.data             4109                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu12.inst                7                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu12.data             4541                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu13.inst                7                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu13.data             3722                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu14.inst               25                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu14.data             4173                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu15.inst               36                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu15.data             3733                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu16.inst               19                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu16.data             3671                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 68404                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu00.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu01.data         35422                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu02.data         27475                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu03.data         29778                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu04.data         32043                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu05.data         29161                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu06.data         32487                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu07.data         31806                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu08.data         29758                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu09.data         33193                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu10.data         31838                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data         32172                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu12.data         34315                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu13.data         31043                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu14.data         32374                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu15.data         33008                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu16.data         30419                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             506294                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu01.data        17114                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu02.data        13333                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu03.data        14651                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu04.data        15892                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu05.data        14806                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu06.data        16092                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu07.data        15870                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu08.data        15002                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu09.data        16600                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu10.data        16227                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu11.data        16131                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu12.data        16993                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu13.data        14427                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu14.data        15394                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu15.data        15571                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu16.data        14239                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total           248342                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data            213                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data            206                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data            187                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data            206                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data            195                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data            181                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data            200                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data            178                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data            179                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data            200                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data            172                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data            164                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data            185                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data            183                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data            199                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data            188                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu16.data            199                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3235                       # number of ReadExReq misses
system.l2.demand_misses::cpu00.inst               354                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data               314                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst               112                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data              5176                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst               151                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data              5317                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst               136                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data              5343                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                85                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data              5474                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                28                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data              4253                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                26                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data              4204                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                63                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data              3881                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data              3600                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                27                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data              4068                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                19                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data              3833                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                 9                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data              4273                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                 7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data              4726                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                 7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data              3905                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                25                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data              4372                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                36                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data              3921                       # number of demand (read+write) misses
system.l2.demand_misses::cpu16.inst                19                       # number of demand (read+write) misses
system.l2.demand_misses::cpu16.data              3870                       # number of demand (read+write) misses
system.l2.demand_misses::total                  71639                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst              354                       # number of overall misses
system.l2.overall_misses::cpu00.data              314                       # number of overall misses
system.l2.overall_misses::cpu01.inst              112                       # number of overall misses
system.l2.overall_misses::cpu01.data             5176                       # number of overall misses
system.l2.overall_misses::cpu02.inst              151                       # number of overall misses
system.l2.overall_misses::cpu02.data             5317                       # number of overall misses
system.l2.overall_misses::cpu03.inst              136                       # number of overall misses
system.l2.overall_misses::cpu03.data             5343                       # number of overall misses
system.l2.overall_misses::cpu04.inst               85                       # number of overall misses
system.l2.overall_misses::cpu04.data             5474                       # number of overall misses
system.l2.overall_misses::cpu05.inst               28                       # number of overall misses
system.l2.overall_misses::cpu05.data             4253                       # number of overall misses
system.l2.overall_misses::cpu06.inst               26                       # number of overall misses
system.l2.overall_misses::cpu06.data             4204                       # number of overall misses
system.l2.overall_misses::cpu07.inst               63                       # number of overall misses
system.l2.overall_misses::cpu07.data             3881                       # number of overall misses
system.l2.overall_misses::cpu08.inst                5                       # number of overall misses
system.l2.overall_misses::cpu08.data             3600                       # number of overall misses
system.l2.overall_misses::cpu09.inst               27                       # number of overall misses
system.l2.overall_misses::cpu09.data             4068                       # number of overall misses
system.l2.overall_misses::cpu10.inst               19                       # number of overall misses
system.l2.overall_misses::cpu10.data             3833                       # number of overall misses
system.l2.overall_misses::cpu11.inst                9                       # number of overall misses
system.l2.overall_misses::cpu11.data             4273                       # number of overall misses
system.l2.overall_misses::cpu12.inst                7                       # number of overall misses
system.l2.overall_misses::cpu12.data             4726                       # number of overall misses
system.l2.overall_misses::cpu13.inst                7                       # number of overall misses
system.l2.overall_misses::cpu13.data             3905                       # number of overall misses
system.l2.overall_misses::cpu14.inst               25                       # number of overall misses
system.l2.overall_misses::cpu14.data             4372                       # number of overall misses
system.l2.overall_misses::cpu15.inst               36                       # number of overall misses
system.l2.overall_misses::cpu15.data             3921                       # number of overall misses
system.l2.overall_misses::cpu16.inst               19                       # number of overall misses
system.l2.overall_misses::cpu16.data             3870                       # number of overall misses
system.l2.overall_misses::total                 71639                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu00.inst     18918000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu00.data      5455500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu01.inst      5645000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu01.data    263243500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu02.inst      7640000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu02.data    271682500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu03.inst      6999000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu03.data    272159500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu04.inst      4166000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu04.data    279565500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu05.inst      1500500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu05.data    215747500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu06.inst      1348000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu06.data    211977500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu07.inst      3232000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu07.data    196137000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu08.inst       230500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu08.data    181171000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu09.inst      1416000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu09.data    204856500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu10.inst      1015000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu10.data    193901500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu11.inst       447000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu11.data    217637500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu12.inst       362000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu12.data    240440000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu13.inst       392500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu13.data    197109000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu14.inst      1210000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu14.data    221018500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu15.inst      1840500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu15.data    197763500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu16.inst      1005500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu16.data    194412500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      3621646000                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu01.data       105500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu06.data       123500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu08.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu09.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu13.data       582000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu14.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu15.data       106000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu16.data       954500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      2030500                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu06.data        53000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu13.data       318000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu16.data       212000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       583000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data     11365000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data     11203999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data     10163499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data     11103500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data     10612499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data      9813000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data     10774500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data      9624000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data      9668000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data     10641500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data      9306000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data      8895499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data      9964000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data      9838499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data     10689999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data     10130999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu16.data     10674499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     174468992                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu00.inst     18918000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data     16820500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst      5645000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data    274447499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst      7640000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data    281845999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst      6999000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data    283263000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst      4166000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data    290177999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst      1500500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data    225560500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst      1348000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data    222752000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst      3232000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data    205761000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst       230500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data    190839000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst      1416000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data    215498000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst      1015000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data    203207500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst       447000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data    226532999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst       362000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data    250404000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst       392500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data    206947499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst      1210000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data    231708499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst      1840500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data    207894499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu16.inst      1005500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu16.data    205086999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3796114992                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst     18918000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data     16820500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst      5645000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data    274447499                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst      7640000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data    281845999                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst      6999000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data    283263000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst      4166000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data    290177999                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst      1500500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data    225560500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst      1348000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data    222752000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst      3232000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data    205761000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst       230500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data    190839000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst      1416000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data    215498000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst      1015000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data    203207500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst       447000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data    226532999                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst       362000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data    250404000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst       392500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data    206947499                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst      1210000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data    231708499                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst      1840500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data    207894499                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu16.inst      1005500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu16.data    205086999                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3796114992                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu00.inst            386                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu00.data            135                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu01.inst           1863                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu01.data          28260                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu02.inst           1825                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu02.data          23736                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu03.inst           1900                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu03.data          24555                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu04.inst           1908                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu04.data          25592                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu05.inst           1931                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu05.data          24174                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu06.inst           1916                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu06.data          26266                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu07.inst           1895                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu07.data          26382                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu08.inst           1869                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu08.data          24406                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu09.inst           1842                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu09.data          27185                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu10.inst           1812                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu10.data          26819                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu11.inst           1902                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu11.data          26911                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu12.inst           1805                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu12.data          29957                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu13.inst           1733                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu13.data          24399                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu14.inst           1735                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu14.data          25512                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu15.inst           1726                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu15.data          25804                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu16.inst           1782                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu16.data          24968                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              444891                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        18561                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             18561                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data        35422                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu02.data        27475                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu03.data        29779                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu04.data        32043                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu05.data        29162                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data        32488                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu07.data        31807                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu08.data        29758                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu09.data        33194                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu10.data        31839                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data        32173                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu12.data        34316                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu13.data        31043                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu14.data        32374                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu15.data        33009                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu16.data        30419                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           506304                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu01.data        17115                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data        13333                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu03.data        14653                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu04.data        15892                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu05.data        14806                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu06.data        16092                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu07.data        15870                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu08.data        15002                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu09.data        16600                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu10.data        16228                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu11.data        16131                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu12.data        16993                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu13.data        14427                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu14.data        15394                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu15.data        15571                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu16.data        14239                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total         248346                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data          213                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data          224                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data          188                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data          208                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data          197                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data          183                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data          202                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data          180                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data          205                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data          204                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data          174                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data          168                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data          221                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data          186                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data          202                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data          190                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu16.data          202                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3347                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst             386                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data             348                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst            1863                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data           28484                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst            1825                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data           23924                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst            1900                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data           24763                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst            1908                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data           25789                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst            1931                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data           24357                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst            1916                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data           26468                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst            1895                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data           26562                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst            1869                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data           24611                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst            1842                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data           27389                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst            1812                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data           26993                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst            1902                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data           27079                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst            1805                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data           30178                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst            1733                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data           24585                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst            1735                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data           25714                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst            1726                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data           25994                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu16.inst            1782                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu16.data           25170                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               448238                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst            386                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data            348                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst           1863                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data          28484                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst           1825                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data          23924                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst           1900                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data          24763                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst           1908                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data          25789                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst           1931                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data          24357                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst           1916                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data          26468                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst           1895                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data          26562                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst           1869                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data          24611                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst           1842                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data          27389                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst           1812                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data          26993                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst           1902                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data          27079                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst           1805                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data          30178                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst           1733                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data          24585                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst           1735                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data          25714                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst           1726                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data          25994                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu16.inst           1782                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu16.data          25170                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              448238                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu00.inst      0.917098                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu00.data      0.748148                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu01.inst      0.060118                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu01.data      0.175867                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu02.inst      0.082740                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu02.data      0.216127                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu03.inst      0.071579                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu03.data      0.209204                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu04.inst      0.044549                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu04.data      0.206275                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu05.inst      0.014500                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu05.data      0.168445                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu06.inst      0.013570                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu06.data      0.152440                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu07.inst      0.033245                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu07.data      0.140361                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu08.inst      0.002675                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu08.data      0.140170                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu09.inst      0.014658                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu09.data      0.142284                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu10.inst      0.010486                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu10.data      0.136508                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu11.inst      0.004732                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu11.data      0.152688                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu12.inst      0.003878                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu12.data      0.151584                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu13.inst      0.004039                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu13.data      0.152547                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu14.inst      0.014409                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu14.data      0.163570                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu15.inst      0.020857                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu15.data      0.144667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu16.inst      0.010662                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu16.data      0.147028                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.153755                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu01.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu02.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu03.data     0.999966                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu04.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu05.data     0.999966                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu06.data     0.999969                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu07.data     0.999969                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu08.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu09.data     0.999970                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu10.data     0.999969                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data     0.999969                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu12.data     0.999971                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu13.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu14.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu15.data     0.999970                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu16.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.999980                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu01.data     0.999942                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu02.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu03.data     0.999864                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu04.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu05.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu06.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu10.data     0.999938                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu16.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.999984                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.919643                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.994681                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.990385                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.989848                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.989071                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.990099                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.988889                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.873171                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.980392                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.988506                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.976190                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.837104                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.983871                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.985149                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.989474                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu16.data     0.985149                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.966537                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.917098                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.902299                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.060118                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.181716                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.082740                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.222245                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.071579                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.215765                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.044549                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.212261                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.014500                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.174611                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.013570                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.158833                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.033245                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.146111                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.002675                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.146276                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.014658                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.148527                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.010486                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.142000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.004732                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.157798                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.003878                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.156604                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.004039                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.158837                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.014409                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.170024                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.020857                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.150843                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu16.inst       0.010662                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu16.data       0.153754                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.159824                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.917098                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.902299                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.060118                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.181716                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.082740                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.222245                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.071579                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.215765                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.044549                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.212261                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.014500                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.174611                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.013570                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.158833                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.033245                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.146111                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.002675                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.146276                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.014658                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.148527                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.010486                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.142000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.004732                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.157798                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.003878                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.156604                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.004039                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.158837                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.014409                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.170024                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.020857                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.150843                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu16.inst      0.010662                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu16.data      0.153754                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.159824                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu00.inst 53440.677966                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu00.data 54014.851485                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu01.inst 50401.785714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu01.data 52966.498994                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu02.inst 50596.026490                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu02.data 52959.551657                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu03.inst 51463.235294                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu03.data 52980.241386                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu04.inst 49011.764706                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu04.data 52958.041296                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu05.inst 53589.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu05.data 52983.177800                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu06.inst 51846.153846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu06.data 52941.433566                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu07.inst 51301.587302                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu07.data 52967.053740                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu08.inst        46100                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu08.data 52958.491669                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu09.inst 52444.444444                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu09.data 52961.866598                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu10.inst 53421.052632                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu10.data 52964.080852                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu11.inst 49666.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu11.data 52966.050134                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu12.inst 51714.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu12.data 52948.689716                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu13.inst 56071.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu13.data 52957.818377                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu14.inst        48400                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu14.data 52963.934819                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu15.inst        51125                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu15.data 52977.096169                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu16.inst 52921.052632                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu16.data 52959.002996                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52944.944740                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu01.data     2.978375                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu06.data     3.801521                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu08.data     1.781034                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu09.data     1.596722                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu13.data    18.748188                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu14.data     1.637116                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu15.data     3.211343                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu16.data    31.378415                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total     4.010516                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu06.data     3.293562                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu13.data    22.042005                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu16.data    14.888686                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total     2.347569                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 53356.807512                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 54388.344660                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 54350.262032                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 53900.485437                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 54423.071795                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 54215.469613                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 53872.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 54067.415730                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 54011.173184                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 53207.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 54104.651163                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 54240.847561                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 53859.459459                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 53762.289617                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 53718.587940                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 53888.292553                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu16.data 53640.698492                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53931.682226                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 53440.677966                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 53568.471338                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 50401.785714                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 53023.087133                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 50596.026490                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 53008.463231                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 51463.235294                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 53015.721505                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 49011.764706                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 53010.229996                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 53589.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 53035.621914                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 51846.153846                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 52985.727878                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 51301.587302                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 53017.521257                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst        46100                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 53010.833333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 52444.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 52973.942970                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 53421.052632                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 53015.262197                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 49666.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 53014.977533                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 51714.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 52984.341938                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 56071.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 52995.518310                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst        48400                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 52998.284309                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst        51125                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 53020.785259                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu16.inst 52921.052632                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu16.data 52994.056589                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52989.502813                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 53440.677966                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 53568.471338                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 50401.785714                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 53023.087133                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 50596.026490                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 53008.463231                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 51463.235294                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 53015.721505                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 49011.764706                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 53010.229996                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 53589.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 53035.621914                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 51846.153846                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 52985.727878                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 51301.587302                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 53017.521257                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst        46100                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 53010.833333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 52444.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 52973.942970                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 53421.052632                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 53015.262197                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 49666.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 53014.977533                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 51714.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 52984.341938                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 56071.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 52995.518310                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst        48400                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 52998.284309                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst        51125                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 53020.785259                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu16.inst 52921.052632                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu16.data 52994.056589                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52989.502813                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                235                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        32                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs       7.343750                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  820                       # number of writebacks
system.l2.writebacks::total                       820                       # number of writebacks
system.l2.ReadReq_mshr_hits::cpu00.inst             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu00.data             6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu01.inst            52                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu02.inst            94                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu02.data             5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu03.inst            75                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu03.data             5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu04.inst            60                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu04.data             3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu05.inst             3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu05.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu06.inst            11                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu06.data             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu07.inst            25                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu07.data             3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu08.inst             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu09.inst             3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu11.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu12.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu13.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu14.inst            21                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu14.data             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu15.inst            17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu15.data             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                397                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst             52                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             94                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             75                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             60                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst             25                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst             21                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst             17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 397                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst            52                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            94                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            75                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            60                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst            25                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst            21                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst            17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                397                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu00.inst          352                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu00.data           95                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu01.inst           60                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu01.data         4970                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu02.inst           57                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu02.data         5125                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu03.inst           61                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu03.data         5132                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu04.inst           25                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu04.data         5276                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu05.inst           25                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu05.data         4071                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu06.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu06.data         4002                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu07.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu07.data         3700                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu08.inst            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu08.data         3421                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu09.inst           24                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu09.data         3868                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu10.inst           19                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu10.data         3661                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu11.inst            8                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu11.data         4109                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu12.inst            6                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu12.data         4541                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu13.inst            6                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu13.data         3722                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu14.inst            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu14.data         4171                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu15.inst           19                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu15.data         3731                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu16.inst           19                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu16.data         3671                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            68007                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data        35422                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu02.data        27475                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu03.data        29778                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu04.data        32043                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu05.data        29161                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu06.data        32487                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu07.data        31806                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu08.data        29758                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu09.data        33193                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu10.data        31838                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data        32172                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu12.data        34315                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu13.data        31043                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu14.data        32374                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu15.data        33008                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu16.data        30419                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        506294                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu01.data        17114                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu02.data        13333                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu03.data        14651                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu04.data        15892                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu05.data        14806                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu06.data        16092                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu07.data        15870                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu08.data        15002                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu09.data        16600                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu10.data        16227                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu11.data        16131                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu12.data        16993                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu13.data        14427                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu14.data        15394                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu15.data        15571                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu16.data        14239                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total       248342                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data          213                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data          206                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data          187                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data          206                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data          195                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data          181                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data          200                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data          178                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data          179                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data          200                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data          172                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data          164                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data          185                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data          183                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data          199                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data          188                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu16.data          199                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3235                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst          352                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data          308                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst           60                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data         5176                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst           57                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data         5312                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst           61                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data         5338                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst           25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data         5471                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst           25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data         4252                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data         4202                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data         3878                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data         3600                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst           24                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data         4068                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst           19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data         3833                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data         4273                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data         4726                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data         3905                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data         4370                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst           19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data         3919                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu16.inst           19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu16.data         3870                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             71242                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst          352                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data          308                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst           60                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data         5176                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst           57                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data         5312                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst           61                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data         5338                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data         5471                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data         4252                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data         4202                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data         3878                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data         3600                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst           24                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data         4068                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data         3833                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data         4273                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data         4726                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data         3905                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data         4370                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data         3919                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu16.inst           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu16.data         3870                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            71242                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu00.inst     14444500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu00.data      4007000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu01.inst      2506500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu01.data    201461000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu02.inst      2313000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu02.data    207718500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu03.inst      2490000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu03.data    208087000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu04.inst      1024000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu04.data    213849000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu05.inst      1065000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu05.data    165079500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu06.inst       608000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu06.data    162210000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu07.inst      1582000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu07.data    149988500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu08.inst       121500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu08.data    138684500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu09.inst       978500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu09.data    156790500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu10.inst       780000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu10.data    148384500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu11.inst       331500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu11.data    166570000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu12.inst       246500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu12.data    184011000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu13.inst       266500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu13.data    150862500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu14.inst       162000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu14.data    169096000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu15.inst       769500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu15.data    151274000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu16.inst       769500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu16.data    148788000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2757320000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data        85500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data   1449584437                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu02.data   1124673392                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu03.data   1218018525                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu04.data   1310727620                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu05.data   1192816246                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu06.data   1329366958                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu07.data   1301696498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu08.data   1217266702                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu09.data   1357784027                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu10.data   1302338284                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data   1316327224                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu12.data   1404241076                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu13.data   1271489180                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu14.data   1325503450                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu15.data   1351347989                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu16.data   1246082193                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total  20719349301                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu01.data    693589703                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu02.data    540346372                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu03.data    593770787                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu04.data    644044316                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu05.data    600051798                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu06.data    652190268                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu07.data    643171296                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu08.data    607961872                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu09.data    672740261                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu10.data    657644753                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu11.data    653753251                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu12.data    688653739                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu13.data    584640906                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu14.data    623882790                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu15.data    631040862                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu16.data    577085335                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total  10064568309                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data      8716000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data      8655499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data      7849499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data      8556000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data      8199499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data      7572000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data      8299000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data      7424500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data      7453500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data      8167500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data      7181000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data      6868999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data      7677500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data      7568999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data      8215999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data      7798499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu16.data      8210999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    134414992                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst     14444500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data     12723000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst      2506500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data    210116499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst      2313000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data    215567999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst      2490000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data    216643000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst      1024000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data    222048499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst      1065000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data    172651500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst       608000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data    170509000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst      1582000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data    157413000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst       121500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data    146138000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst       978500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data    164958000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst       780000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data    155565500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst       331500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data    173438999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst       246500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data    191688500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst       266500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data    158431499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst       162000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data    177311999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst       769500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data    159072499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu16.inst       769500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu16.data    156998999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2891734992                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst     14444500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data     12723000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst      2506500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data    210116499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst      2313000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data    215567999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst      2490000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data    216643000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst      1024000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data    222048499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst      1065000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data    172651500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst       608000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data    170509000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst      1582000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data    157413000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst       121500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data    146138000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst       978500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data    164958000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst       780000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data    155565500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst       331500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data    173438999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst       246500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data    191688500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst       266500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data    158431499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst       162000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data    177311999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst       769500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data    159072499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu16.inst       769500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu16.data    156998999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2891734992                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu00.inst     0.911917                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu00.data     0.703704                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu01.inst     0.032206                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu01.data     0.175867                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu02.inst     0.031233                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu02.data     0.215917                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu03.inst     0.032105                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu03.data     0.209000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu04.inst     0.013103                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu04.data     0.206158                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu05.inst     0.012947                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu05.data     0.168404                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu06.inst     0.007829                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu06.data     0.152364                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu07.inst     0.020053                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu07.data     0.140247                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu08.inst     0.001605                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu08.data     0.140170                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu09.inst     0.013029                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu09.data     0.142284                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu10.inst     0.010486                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu10.data     0.136508                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu11.inst     0.004206                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu11.data     0.152688                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu12.inst     0.003324                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu12.data     0.151584                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu13.inst     0.003462                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu13.data     0.152547                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu14.inst     0.002305                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu14.data     0.163492                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu15.inst     0.011008                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu15.data     0.144590                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu16.inst     0.010662                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu16.data     0.147028                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.152862                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu03.data     0.999966                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu05.data     0.999966                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu06.data     0.999969                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu07.data     0.999969                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu09.data     0.999970                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu10.data     0.999969                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data     0.999969                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu12.data     0.999971                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu15.data     0.999970                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu16.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.999980                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu01.data     0.999942                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu03.data     0.999864                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu10.data     0.999938                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu16.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.999984                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.919643                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.994681                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.990385                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.989848                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.989071                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.990099                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.988889                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.873171                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.980392                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.988506                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.976190                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.837104                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.983871                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.985149                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.989474                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu16.data     0.985149                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.966537                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.911917                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.885057                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.032206                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.181716                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.031233                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.222036                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.032105                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.215564                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.013103                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.212145                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.012947                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.174570                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.007829                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.158758                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.020053                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.145998                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.001605                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.146276                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.013029                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.148527                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.010486                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.142000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.004206                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.157798                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.003324                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.156604                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.003462                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.158837                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.002305                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.169946                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.011008                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.150766                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu16.inst     0.010662                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu16.data     0.153754                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.158938                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.911917                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.885057                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.032206                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.181716                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.031233                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.222036                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.032105                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.215564                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.013103                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.212145                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.012947                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.174570                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.007829                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.158758                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.020053                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.145998                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.001605                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.146276                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.013029                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.148527                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.010486                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.142000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.004206                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.157798                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.003324                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.156604                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.003462                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.158837                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.002305                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.169946                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.011008                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.150766                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu16.inst     0.010662                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu16.data     0.153754                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.158938                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu00.inst 41035.511364                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu00.data 42178.947368                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu01.inst        41775                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu01.data 40535.412475                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu02.inst 40578.947368                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu02.data 40530.439024                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu03.inst 40819.672131                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu03.data 40546.960249                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu04.inst        40960                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu04.data 40532.410917                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu05.inst        42600                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu05.data 40550.110538                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu06.inst 40533.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu06.data 40532.233883                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu07.inst 41631.578947                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu07.data 40537.432432                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu08.inst        40500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu08.data 40539.169833                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu09.inst 40770.833333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu09.data 40535.289555                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu10.inst 41052.631579                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu10.data 40531.139033                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu11.inst 41437.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu11.data 40537.843758                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu12.inst 41083.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu12.data 40522.131689                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu13.inst 44416.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu13.data 40532.643740                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu14.inst        40500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu14.data 40540.877487                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu15.inst        40500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu15.data 40545.162155                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu16.inst        40500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu16.data 40530.645601                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40544.649815                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data        42750                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data 40923.280362                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu02.data 40934.427370                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu03.data 40903.301934                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu04.data 40905.271666                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu05.data 40904.504167                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu06.data 40919.966694                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu07.data 40926.130227                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu08.data 40905.527992                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu09.data 40905.733950                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu10.data 40905.153716                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data 40915.305980                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu12.data 40922.077109                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu13.data 40958.965950                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu14.data 40943.456169                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu15.data 40940.014209                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu16.data 40963.943358                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 40923.552918                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu01.data 40527.620837                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu02.data 40526.991075                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu03.data 40527.662753                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu04.data 40526.322426                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu05.data 40527.610293                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu06.data 40528.850858                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu07.data 40527.491871                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu08.data 40525.388082                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu09.data 40526.521747                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu10.data 40527.808775                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu11.data 40527.757176                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu12.data 40525.730536                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu13.data 40524.080266                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu14.data 40527.659478                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu15.data 40526.675358                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu16.data 40528.501650                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 40527.048622                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 40920.187793                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 42016.985437                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 41975.930481                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 41533.980583                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 42048.712821                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 41834.254144                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data        41495                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 41710.674157                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 41639.664804                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 40837.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data        41750                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 41884.140244                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data        41500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 41360.650273                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 41286.427136                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 41481.377660                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu16.data 41261.301508                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 41550.229366                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 41035.511364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 41308.441558                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst        41775                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 40594.377705                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 40578.947368                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 40581.325113                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst 40819.672131                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 40585.050581                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst        40960                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 40586.455675                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst        42600                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 40604.774224                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst 40533.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 40578.058068                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst 41631.578947                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 40591.284167                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst        40500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 40593.888889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst 40770.833333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 40550.147493                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst 41052.631579                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 40585.833551                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst 41437.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 40589.515329                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst 41083.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 40560.410495                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst 44416.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 40571.446607                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst        40500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 40574.828146                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst        40500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 40590.073743                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu16.inst        40500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu16.data 40568.216796                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40590.311782                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 41035.511364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 41308.441558                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst        41775                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 40594.377705                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 40578.947368                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 40581.325113                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst 40819.672131                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 40585.050581                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst        40960                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 40586.455675                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst        42600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 40604.774224                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst 40533.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 40578.058068                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst 41631.578947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 40591.284167                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst        40500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 40593.888889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst 40770.833333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 40550.147493                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst 41052.631579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 40585.833551                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst 41437.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 40589.515329                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst 41083.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 40560.410495                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst 44416.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 40571.446607                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst        40500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 40574.828146                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst        40500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 40590.073743                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu16.inst        40500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu16.data 40568.216796                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40590.311782                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               68007                       # Transaction distribution
system.membus.trans_dist::ReadResp              68007                       # Transaction distribution
system.membus.trans_dist::Writeback               820                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           945822                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq        1267525                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          754649                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq         2034                       # Transaction distribution
system.membus.trans_dist::ReadExReq             32439                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3222                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port      3142525                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3142525                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port      4611136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4611136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                          1489949                       # Total snoops (count)
system.membus.snoop_fanout::samples           2320920                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2320920    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2320920                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1137756247                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1410339115                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq           22958921                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          22879341                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate        79580                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            18561                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          945819                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq       1267529                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        2213348                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq      2544038                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp      2544038                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            74894                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           74894                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side          772                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side          749                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         3726                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side      1790018                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side         3652                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side      1880369                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side         3800                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side      1995956                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side         3816                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side      1950975                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side         3862                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side      1988201                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side         3832                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side      1882016                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side         3790                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side      1922107                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side         3738                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side      1993472                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side         3684                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side      1997063                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side         3624                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side      1965290                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side         3804                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side      1932871                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side         3610                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side      1857172                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side         3466                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side      1309584                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side         3471                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side      1609858                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side         3452                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side      1624987                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu16.icache.mem_side::system.l2.cpu_side         3564                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu16.dcache.mem_side::system.l2.cpu_side      1252299                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              29012650                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side        24704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side        23872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side       119232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side      1909888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side       116800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side      1589440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side       121600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side      1653312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side       122112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side      1701952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side       123584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side      1639360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side       122624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side      1765696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side       121280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side      1778112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side       119616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side      1647424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side       117888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side      1820736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side       115968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side      1799104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side       121728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side      1815168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side       115520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side      2011072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side       110912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side      1671552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side       111040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side      1700736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side       110464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side      1752576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu16.icache.mem_side::system.l2.cpu_side       114048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu16.dcache.mem_side::system.l2.cpu_side      1686016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               29875136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        26588313                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         27809793                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  33                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33              27809793    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             33                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             33                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           27809793                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        14048966734                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             16.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            579998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            556494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           2822866                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2824588204                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           2789297                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy        3061186060                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          2889852                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy       3249627963                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            3.9                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          2893383                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy       3150741422                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            3.7                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          2899992                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy       3237912501                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            3.8                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          2882978                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy       3013640814                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            3.6                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          2856928                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy       3094858760                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            3.7                       # Layer utilization (%)
system.tol2bus.respLayer32.occupancy          2808489                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer33.occupancy       3243572134                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            3.9                       # Layer utilization (%)
system.tol2bus.respLayer36.occupancy          2767981                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer37.occupancy       3219946296                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            3.8                       # Layer utilization (%)
system.tol2bus.respLayer40.occupancy          2719997                       # Layer occupancy (ticks)
system.tol2bus.respLayer40.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer41.occupancy       3169741106                       # Layer occupancy (ticks)
system.tol2bus.respLayer41.utilization            3.8                       # Layer utilization (%)
system.tol2bus.respLayer44.occupancy          2854495                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.occupancy       3103397013                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            3.7                       # Layer utilization (%)
system.tol2bus.respLayer48.occupancy          2708498                       # Layer occupancy (ticks)
system.tol2bus.respLayer48.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer49.occupancy       2939165728                       # Layer occupancy (ticks)
system.tol2bus.respLayer49.utilization            3.5                       # Layer utilization (%)
system.tol2bus.respLayer52.occupancy          2602496                       # Layer occupancy (ticks)
system.tol2bus.respLayer52.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer53.occupancy       1998250690                       # Layer occupancy (ticks)
system.tol2bus.respLayer53.utilization            2.4                       # Layer utilization (%)
system.tol2bus.respLayer56.occupancy          2615423                       # Layer occupancy (ticks)
system.tol2bus.respLayer56.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer57.occupancy       2522109782                       # Layer occupancy (ticks)
system.tol2bus.respLayer57.utilization            3.0                       # Layer utilization (%)
system.tol2bus.respLayer60.occupancy          2599448                       # Layer occupancy (ticks)
system.tol2bus.respLayer60.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer61.occupancy       2544242111                       # Layer occupancy (ticks)
system.tol2bus.respLayer61.utilization            3.0                       # Layer utilization (%)
system.tol2bus.respLayer64.occupancy          2673000                       # Layer occupancy (ticks)
system.tol2bus.respLayer64.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer65.occupancy       1900800939                       # Layer occupancy (ticks)
system.tol2bus.respLayer65.utilization            2.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
