(DELAYFILE
  (SDFVERSION "3.0")
  (DESIGN "top_00")
  (DATE "2024-06-08 21:00:06")
  (VENDOR "Cologne Chip")
  (PROGRAM "Cologne Chip SDF Writer")
  (VERSION "3.0")
  (DIVIDER /)
  (VOLTAGE 1.14)
  (TIMESCALE 1 ps)
//  TIMING MODE: WORST SPEED
 // C_AND/D//AND/D    Pos: x18y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1624:1833:2045)(1726:1934:2148))
          (PORT IN8 (585:670:755)(575:653:731))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (992:1071:1150)(991:1061:1132))
          (PORT EN (993:1103:1214)(1004:1111:1219))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:555:593))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1448:1634:1823)(1529:1710:1896))
          (PORT IN4 (1386:1543:1706)(1409:1563:1722))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (992:1071:1150)(991:1061:1132))
          (PORT EN (993:1103:1214)(1004:1111:1219))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:545:583))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x13y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (585:656:728)(583:644:707))
          (PORT IN2 (784:896:1010)(796:896:1000))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_///AND/    Pos: x15y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (371:429:488)(344:389:436))
          (PORT IN2 (516:600:686)(490:554:619))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_///AND/    Pos: x9y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1454:1615:1780)(1486:1632:1783))
          (PORT IN2 (548:637:729)(521:587:656))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_AND////    Pos: x17y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a5_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (957:1080:1206)(1015:1134:1255))
          (PORT IN7 (1463:1634:1808)(1506:1665:1829))
          (PORT IN8 (606:693:781)(617:697:778))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND/D///    Pos: x15y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a6_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1310:1479:1652)(1376:1542:1712))
          (PORT IN8 (924:1035:1149)(925:1024:1127))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a6_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1121:1226:1332)(1123:1212:1303))
          (PORT EN (969:1088:1208)(990:1109:1230))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:555:593))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // CLKIN    Pos: x0y0
  (CELL (CELLTYPE "CLKIN")
    (INSTANCE _a7)
      (DELAY
        (ABSOLUTE
          (IOPATH CLK0 PCLK0 (1619:1623:1627)(1515:1521:1528))
    )))
 // C_AND/D///    Pos: x13y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a8_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (869:989:1111)(893:1001:1113))
          (PORT IN7 (890:1020:1153)(936:1058:1183))
          (PORT IN8 (1086:1232:1381)(1141:1282:1427))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a8_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (984:1054:1126)(982:1043:1106))
          (PORT EN (1436:1611:1790)(1501:1666:1834))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:555:593))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x10y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a9_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1509:1702:1900)(1590:1772:1959))
          (PORT IN6 (1071:1223:1378)(1109:1251:1397))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_AND////    Pos: x13y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a10_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1285:1471:1659)(1307:1481:1657))
          (PORT IN2 (731:833:936)(756:858:963))
          (PORT IN3 (358:413:470)(330:375:421))
          (PORT IN4 (1073:1217:1365)(1105:1243:1386))
          (PORT IN6 (748:843:938)(750:840:932))
          (PORT IN7 (1441:1631:1824)(1494:1672:1857))
          (PORT IN8 (740:840:941)(735:826:918))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND////    Pos: x15y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a12_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (967:1089:1213)(995:1107:1221))
          (PORT IN6 (1056:1208:1361)(1058:1191:1326))
          (PORT IN7 (1474:1672:1873)(1571:1770:1976))
          (PORT IN8 (1038:1168:1303)(1018:1128:1242))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///AND/    Pos: x7y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a13_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (569:641:715)(568:630:693))
          (PORT IN2 (1695:1895:2102)(1748:1939:2136))
          (PORT IN3 (1680:1897:2117)(1755:1957:2164))
          (PORT IN4 (1207:1358:1512)(1238:1375:1514))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x12y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a14_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (934:1059:1188)(965:1083:1203))
          (PORT IN6 (1354:1520:1691)(1366:1524:1685))
          (PORT IN7 (940:1045:1153)(957:1053:1151))
          (PORT IN8 (375:430:485)(373:420:469))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x16y60
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a15_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1021:1147:1274)(1067:1183:1301))
          (PORT IN3 (562:643:726)(550:623:697))
          (PORT IN4 (1378:1537:1700)(1419:1570:1723))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///AND/D    Pos: x10y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a16_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (412:468:525)(392:439:488))
          (PORT IN3 (352:404:457)(332:374:417))
          (PORT IN4 (1319:1493:1670)(1387:1555:1727))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a16_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1051:1150:1250)(1037:1123:1211))
          (PORT EN (1075:1216:1362)(1124:1256:1392))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:545:583))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x12y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a18_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1082:1236:1393)(1125:1275:1428))
          (PORT IN7 (563:644:727)(555:629:705))
          (PORT IN8 (1109:1260:1412)(1168:1314:1463))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a18_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1089:1195:1304)(1082:1173:1266))
          (PORT EN (1260:1413:1570)(1303:1443:1586))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:555:593))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a18_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (374:432:491)(353:399:446))
          (PORT IN3 (373:430:488)(345:391:439))
          (PORT IN4 (1308:1484:1662)(1387:1563:1742))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a18_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1089:1195:1304)(1082:1173:1266))
          (PORT EN (1260:1413:1570)(1303:1443:1586))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:545:583))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x12y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a19_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (388:444:502)(376:426:477))
          (PORT IN8 (725:825:929)(732:827:924))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a19_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (959:1030:1101)(963:1024:1086))
          (PORT EN (1448:1595:1749)(1477:1621:1768))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:555:593))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a19_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1210:1357:1507)(1232:1366:1501))
          (PORT IN4 (539:616:696)(526:593:661))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a19_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (959:1030:1101)(963:1024:1086))
          (PORT EN (1448:1595:1749)(1477:1621:1768))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:545:583))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///ORAND/    Pos: x10y66
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a20_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (397:458:519)(390:443:496))
          (PORT IN2 (545:628:711)(539:611:684))
          (PORT IN4 (727:837:949)(731:834:939))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x11y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a21_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1562:1773:1989)(1625:1825:2030))
          (PORT IN3 (761:855:952)(768:861:955))
          (PORT IN4 (1273:1443:1614)(1311:1475:1645))
          (PORT IN5 (556:638:722)(558:630:703))
          (PORT IN6 (1115:1244:1377)(1129:1247:1368))
          (PORT IN7 (909:1040:1171)(931:1046:1164))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_AND////    Pos: x9y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a23_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1137:1284:1433)(1142:1278:1420))
          (PORT IN2 (902:1021:1143)(947:1062:1178))
          (PORT IN3 (583:668:755)(570:643:717))
          (PORT IN4 (421:477:535)(400:447:496))
          (PORT IN5 (742:858:974)(732:834:939))
          (PORT IN6 (1464:1650:1839)(1543:1725:1911))
          (PORT IN7 (930:1042:1156)(935:1039:1146))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_AND////    Pos: x12y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a25_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1234:1401:1573)(1240:1388:1539))
          (PORT IN6 (1083:1236:1393)(1088:1230:1373))
          (PORT IN7 (382:442:503)(378:431:486))
          (PORT IN8 (561:642:724)(555:627:700))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND////    Pos: x12y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a26_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1149:1299:1449)(1195:1341:1488))
          (PORT IN6 (1096:1237:1383)(1100:1223:1349))
          (PORT IN7 (961:1091:1224)(984:1106:1230))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_AND////    Pos: x10y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a27_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (393:451:511)(382:431:482))
          (PORT IN7 (1053:1181:1312)(1044:1150:1259))
          (PORT IN8 (1298:1487:1679)(1351:1527:1708))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND/D//AND/D    Pos: x5y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a31_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1194:1350:1509)(1225:1374:1527))
          (PORT IN8 (1433:1622:1818)(1490:1682:1878))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a31_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (791:874:960)(773:843:913))
          (PORT EN (589:650:713)(570:624:679))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:555:593))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a31_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (550:620:691)(534:591:650))
          (PORT IN4 (1246:1412:1584)(1281:1445:1612))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a31_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (791:874:960)(773:843:913))
          (PORT EN (589:650:713)(570:624:679))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:545:583))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x11y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a33_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (776:880:987)(802:906:1010))
          (PORT IN4 (893:1014:1138)(919:1034:1151))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a33_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (922:1002:1084)(933:1002:1073))
          (PORT EN (1394:1545:1700)(1418:1562:1706))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:545:583))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x6y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a35_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (567:647:728)(574:653:732))
          (PORT IN8 (1325:1515:1707)(1381:1563:1746))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a35_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (797:882:970)(780:850:921))
          (PORT EN (1497:1676:1856)(1554:1727:1904))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:555:593))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x5y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a36_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (918:1051:1185)(936:1062:1191))
          (PORT IN8 (1408:1597:1791)(1450:1631:1814))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a36_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (863:934:1007)(861:923:987))
          (PORT EN (927:1038:1153)(930:1031:1134))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:555:593))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a36_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (561:641:723)(545:614:684))
          (PORT IN4 (1231:1397:1568)(1251:1405:1561))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a36_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (863:934:1007)(861:923:987))
          (PORT EN (927:1038:1153)(930:1031:1134))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:545:583))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x10y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a37_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (720:824:931)(761:866:972))
          (PORT IN8 (880:1007:1136)(921:1044:1168))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a37_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (906:982:1060)(917:982:1049))
          (PORT EN (1648:1840:2038)(1665:1836:2013))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:555:593))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a37_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (751:863:977)(748:848:950))
          (PORT IN4 (693:797:902)(714:809:905))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a37_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (906:982:1060)(917:982:1049))
          (PORT EN (1648:1840:2038)(1665:1836:2013))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:545:583))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x5y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a39_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (399:458:519)(373:417:461))
          (PORT IN8 (1272:1441:1615)(1317:1487:1660))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a39_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (794:876:959)(779:849:920))
          (PORT EN (744:829:918)(753:834:917))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:555:593))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a39_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (394:453:513)(365:410:455))
          (PORT IN4 (1079:1224:1373)(1103:1243:1386))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a39_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (794:876:959)(779:849:920))
          (PORT EN (744:829:918)(753:834:917))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:545:583))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x5y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a41_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (544:627:711)(530:602:676))
          (PORT IN8 (893:1020:1149)(906:1022:1141))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a41_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (756:835:917)(739:808:878))
          (PORT EN (932:1029:1129)(951:1043:1138))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:555:593))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a41_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (557:631:708)(544:605:666))
          (PORT IN4 (713:817:922)(704:792:882))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a41_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (756:835:917)(739:808:878))
          (PORT EN (932:1029:1129)(951:1043:1138))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:545:583))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x5y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a42_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1029:1178:1331)(1046:1191:1338))
          (PORT IN8 (1221:1386:1556)(1250:1402:1559))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a42_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (883:967:1052)(888:961:1037))
          (PORT EN (899:1010:1124)(903:1002:1103))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:555:593))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a42_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1108:1247:1389)(1144:1272:1404))
          (PORT IN4 (1045:1187:1334)(1050:1175:1304))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a42_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (883:967:1052)(888:961:1037))
          (PORT EN (899:1010:1124)(903:1002:1103))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:545:583))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x13y65
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a45_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (755:856:958)(755:845:937))
          (PORT IN6 (582:664:748)(575:648:722))
          (PORT IN7 (1256:1403:1553)(1262:1402:1546))
          (PORT IN8 (566:663:763)(553:635:718))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a45_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1098:1206:1315)(1110:1201:1294))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:555:593))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND////    Pos: x13y68
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a46_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1234:1389:1547)(1269:1414:1561))
          (PORT IN7 (1553:1770:1990)(1562:1760:1964))
          (PORT IN8 (544:627:711)(537:608:680))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///AND/    Pos: x9y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a47_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (802:912:1023)(807:907:1008))
          (PORT IN2 (1111:1234:1360)(1103:1210:1319))
          (PORT IN3 (1336:1514:1694)(1381:1544:1710))
          (PORT IN4 (1122:1288:1456)(1150:1300:1454))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x12y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a50_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (390:450:511)(360:405:450))
          (PORT IN6 (895:1014:1137)(878:975:1075))
          (PORT IN8 (743:846:951)(777:879:983))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND////D    Pos: x13y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a51_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (838:960:1084)(853:965:1079))
          (PORT IN5 (408:466:525)(397:447:498))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a51_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (959:1036:1114)(960:1025:1092))
          (PORT EN (1579:1794:2015)(1600:1806:2018))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:545:583))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x13y61
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a52_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1030:1171:1315)(1062:1198:1336))
          (PORT IN7 (1453:1640:1834)(1501:1682:1867))
          (PORT IN8 (750:848:948)(780:872:966))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a52_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1092:1201:1312)(1097:1185:1276))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:555:593))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x14y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a53_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (772:869:967)(783:871:961))
          (PORT IN6 (1242:1393:1547)(1260:1399:1541))
          (PORT IN7 (762:867:974)(793:899:1007))
          (PORT IN8 (1087:1225:1368)(1126:1269:1414))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_ORAND////D    Pos: x13y66
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a54_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (544:618:694)(532:594:658))
          (PORT IN3 (1884:2108:2332)(1936:2155:2379))
          (PORT IN4 (551:638:727)(547:620:695))
          (PORT IN5 (394:449:506)(394:444:495))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a54_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (982:1064:1147)(984:1055:1129))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:545:583))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x5y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a57_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (694:798:902)(691:781:872))
          (PORT IN2 (882:1013:1148)(908:1032:1157))
          (PORT IN3 (1320:1489:1661)(1389:1550:1716))
          (PORT IN4 (585:657:732)(598:661:726))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX4b/D///    Pos: x8y55
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a60_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (921:1040:1162)(919:1028:1138))
          (PORT IN4 (938:1062:1187)(961:1082:1205))
          (PORT IN5 (1128:1289:1453)(1172:1324:1481))
          (PORT IN7 (754:863:974)(766:873:982))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN4 OUT (346:385:426)(360:405:452))  // in 4 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN7 OUT (445:445:447)(345:354:364))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a60_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (911:992:1073)(901:968:1036))
          (PORT EN (733:828:925)(720:801:883))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:555:593))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x6y62
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a61_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (389:449:510)(387:441:497))
          (PORT IN5 (1070:1215:1363)(1120:1258:1400))
          (PORT IN7 (1116:1262:1410)(1144:1286:1430))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_///AND/D    Pos: x10y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a62_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (865:974:1085)(841:931:1024))
          (PORT IN2 (868:999:1133)(873:994:1118))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a62_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (934:1044:1157)(918:1011:1106))
          (PORT EN (790:883:977)(795:880:967))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:545:583))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x6y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a63_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (363:418:475)(346:390:434))
          (PORT IN6 (538:616:696)(538:608:678))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a63_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (953:1066:1180)(938:1029:1123))
          (PORT EN (968:1071:1176)(988:1085:1184))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:555:593))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a63_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (363:419:476)(342:385:428))
          (PORT IN3 (364:417:470)(337:380:424))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a63_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (953:1066:1180)(938:1029:1123))
          (PORT EN (968:1071:1176)(988:1085:1184))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:545:583))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x10y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a65_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (778:869:960)(792:866:942))
          (PORT IN2 (591:666:742)(571:630:692))
          (PORT IN3 (563:645:727)(579:654:732))
          (PORT IN4 (1116:1242:1372)(1127:1239:1354))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x6y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a66_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (559:641:724)(561:637:714))
          (PORT IN6 (725:823:924)(737:830:923))
          (PORT IN7 (579:661:746)(587:667:749))
          (PORT IN8 (358:418:478)(334:382:432))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b/D///    Pos: x6y58
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a67_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (746:831:918)(752:832:915))
          (PORT IN3 (1062:1199:1339)(1054:1169:1287))
          (PORT IN6 (787:877:969)(790:865:943))
          (PORT IN8 (1259:1407:1559)(1274:1410:1551))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN3 OUT (323:356:390)(323:367:412))  // in 3 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a67_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (886:970:1057)(892:965:1041))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:555:593))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x7y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a68_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (371:429:488)(344:389:436))
          (PORT IN2 (741:825:911)(744:826:909))
          (PORT IN3 (1072:1210:1351)(1062:1179:1299))
          (PORT IN4 (561:635:709)(558:627:697))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a68_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1031:1138:1247)(1039:1130:1224))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:545:583))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x12y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a72_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1051:1205:1361)(1105:1250:1398))
          (PORT IN7 (1168:1334:1502)(1206:1362:1519))
          (PORT IN8 (1673:1888:2110)(1725:1935:2147))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a72_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1092:1197:1303)(1081:1169:1260))
          (PORT EN (765:853:943)(747:822:899))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:555:593))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a72_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1050:1177:1306)(1050:1165:1281))
          (PORT IN3 (982:1124:1268)(1002:1130:1258))
          (PORT IN4 (1491:1683:1881)(1523:1704:1887))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a72_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1092:1197:1303)(1081:1169:1260))
          (PORT EN (765:853:943)(747:822:899))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:545:583))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x13y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a73_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (871:993:1119)(903:1017:1131))
          (PORT IN3 (1164:1330:1499)(1203:1359:1516))
          (PORT IN4 (1665:1880:2101)(1715:1923:2133))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a73_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (982:1054:1127)(981:1044:1108))
          (PORT EN (947:1059:1173)(951:1053:1157))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:545:583))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x12y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a74_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (391:452:514)(383:436:490))
          (PORT IN7 (1166:1312:1462)(1218:1360:1505))
          (PORT IN8 (725:831:939)(737:834:932))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a74_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (910:991:1074)(923:993:1066))
          (PORT EN (949:1058:1171)(976:1085:1195))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:555:593))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a74_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (391:453:517)(386:441:498))
          (PORT IN3 (980:1102:1227)(1010:1124:1240))
          (PORT IN4 (909:1039:1171)(942:1067:1193))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a74_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (910:991:1074)(923:993:1066))
          (PORT EN (949:1058:1171)(976:1085:1195))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:545:583))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND/D///    Pos: x8y59
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a75_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1438:1626:1819)(1469:1644:1823))
          (PORT IN7 (413:472:532)(391:443:496))
          (PORT IN8 (402:460:520)(403:454:507))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a75_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (920:994:1068)(912:973:1035))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:555:593))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x12y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a76_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (728:841:956)(738:840:944))
          (PORT IN7 (1330:1505:1684)(1397:1563:1733))
          (PORT IN8 (1471:1660:1854)(1510:1689:1870))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a76_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1084:1191:1299)(1097:1187:1278))
          (PORT EN (1110:1233:1360)(1142:1257:1374))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:555:593))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a76_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (751:859:969)(760:858:958))
          (PORT IN3 (1137:1288:1442)(1185:1323:1464))
          (PORT IN4 (1284:1450:1621)(1303:1455:1609))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a76_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1084:1191:1299)(1097:1187:1278))
          (PORT EN (1110:1233:1360)(1142:1257:1374))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:545:583))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x15y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a77_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (908:1047:1188)(900:1025:1154))
          (PORT IN7 (1215:1379:1547)(1207:1347:1492))
          (PORT IN8 (720:824:930)(739:836:933))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a77_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1122:1226:1332)(1130:1219:1311))
          (PORT EN (922:1042:1164)(906:1006:1108))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:555:593))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a77_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (902:1042:1184)(897:1024:1152))
          (PORT IN3 (1020:1160:1303)(994:1106:1222))
          (PORT IN4 (536:617:699)(533:603:673))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a77_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1122:1226:1332)(1130:1219:1311))
          (PORT EN (922:1042:1164)(906:1006:1108))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:545:583))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x7y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a78_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1173:1301:1432)(1178:1293:1411))
          (PORT IN7 (1276:1437:1603)(1282:1432:1585))
          (PORT IN8 (1556:1748:1942)(1599:1780:1963))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a78_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (828:903:979)(821:886:953))
          (PORT EN (1272:1408:1550)(1270:1395:1520))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:555:593))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a78_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1275:1457:1641)(1345:1523:1705))
          (PORT IN3 (1073:1209:1349)(1059:1180:1304))
          (PORT IN4 (1366:1534:1704)(1386:1539:1693))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a78_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (828:903:979)(821:886:953))
          (PORT EN (1272:1408:1550)(1270:1395:1520))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:545:583))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x12y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a79_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (546:631:717)(540:610:683))
          (PORT IN3 (1137:1301:1468)(1156:1295:1437))
          (PORT IN4 (1565:1790:2021)(1592:1805:2021))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a79_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (945:1021:1099)(949:1015:1082))
          (PORT EN (1595:1788:1986)(1615:1790:1971))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:545:583))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x5y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a80_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1231:1399:1571)(1222:1358:1499))
          (PORT IN3 (1483:1658:1836)(1505:1664:1829))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_MX4a////    Pos: x7y59
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a82_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1092:1228:1367)(1124:1258:1395))
          (PORT IN5 (1276:1455:1638)(1346:1524:1706))
          (PORT IN8 (1088:1212:1340)(1090:1198:1311))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (484:494:505)(415:401:432))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:440:500))  // in 8 out 1
    )))
 // C_MX4b/D///    Pos: x8y58
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a83_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1589:1783:1982)(1613:1789:1970))
          (PORT IN4 (386:443:500)(355:399:444))
          (PORT IN5 (1253:1410:1570)(1269:1413:1558))
          (PORT IN8 (959:1072:1188)(984:1100:1219))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN4 OUT (346:385:426)(360:405:452))  // in 4 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a83_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1049:1156:1265)(1053:1144:1239))
          (PORT EN (790:886:985)(780:870:962))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:555:593))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND////    Pos: x11y65
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a84_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1030:1167:1308)(1045:1172:1302))
          (PORT IN7 (1165:1320:1477)(1217:1369:1524))
          (PORT IN8 (1249:1398:1551)(1297:1444:1596))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_OR////    Pos: x10y63
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a85_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (605:686:768)(588:654:720))
          (PORT IN6 (1002:1131:1261)(1002:1113:1226))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_///AND/    Pos: x8y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a86_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (906:1036:1169)(940:1062:1187))
          (PORT IN2 (793:883:975)(799:887:976))
          (PORT IN3 (562:643:726)(550:623:697))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_///AND/D    Pos: x14y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a87_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (877:1001:1126)(890:1009:1130))
          (PORT IN4 (737:852:968)(750:853:958))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a87_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (992:1064:1136)(991:1054:1117))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:545:583))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x18y64
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a88_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1085:1223:1364)(1094:1219:1348))
          (PORT IN6 (585:670:757)(584:659:735))
          (PORT IN8 (1224:1394:1567)(1252:1413:1577))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (323:356:390)(323:367:412))  // in 3 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a88_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1116:1224:1333)(1127:1218:1310))
          (PORT EN (1454:1639:1828)(1509:1685:1862))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:555:593))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x16y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a89_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (589:672:756)(585:663:742))
          (PORT IN2 (565:645:726)(578:654:733))
          (PORT IN3 (758:857:956)(780:872:967))
          (PORT IN4 (892:1017:1143)(915:1032:1152))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX2a/D///    Pos: x17y65
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a90_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1093:1247:1403)(1147:1292:1439))
          (PORT IN2 (1071:1219:1369)(1114:1252:1393))
          (PORT IN5 (767:864:963)(780:869:960))
          (PORT IN6 (902:1029:1156)(944:1066:1192))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (376:376:378)(305:312:321))  // in 1 out 1
          (IOPATH IN2 OUT (364:364:366)(303:310:318))  // in 2 out 1
          (IOPATH IN5 OUT (333:356:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a90_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1096:1205:1317)(1107:1195:1284))
          (PORT EN (1025:1146:1270)(997:1104:1212))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:555:593))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x15y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a91_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1602:1782:1965)(1620:1777:1939))
          (PORT IN2 (879:988:1099)(865:959:1056))
          (PORT IN4 (1302:1447:1598)(1318:1439:1566))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX2a/D///    Pos: x17y61
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a92_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1041:1185:1331)(1099:1236:1375))
          (PORT IN2 (791:898:1005)(800:897:996))
          (PORT IN5 (1121:1240:1363)(1111:1215:1322))
          (PORT IN6 (887:997:1109)(873:966:1061))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (376:376:378)(305:312:321))  // in 1 out 1
          (IOPATH IN2 OUT (364:364:366)(303:310:318))  // in 2 out 1
          (IOPATH IN5 OUT (333:356:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a92_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1077:1181:1286)(1076:1165:1257))
          (PORT EN (1181:1335:1492)(1155:1288:1424))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:555:593))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x13y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a93_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (615:703:793)(605:680:757))
          (PORT IN2 (1233:1378:1529)(1233:1370:1509))
          (PORT IN4 (1480:1658:1842)(1492:1641:1793))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX2a/D///    Pos: x17y59
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a94_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1028:1160:1293)(1041:1158:1279))
          (PORT IN2 (755:865:978)(750:843:937))
          (PORT IN5 (572:655:739)(566:638:711))
          (PORT IN6 (403:466:530)(384:440:497))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (376:376:378)(305:312:321))  // in 1 out 1
          (IOPATH IN2 OUT (364:364:366)(303:310:318))  // in 2 out 1
          (IOPATH IN5 OUT (333:356:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a94_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1003:1075:1148)(1000:1062:1124))
          (PORT EN (1733:1934:2139)(1821:2012:2209))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:555:593))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x17y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a95_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1485:1661:1842)(1531:1700:1872))
          (PORT IN2 (892:1021:1152)(906:1026:1150))
          (PORT IN4 (942:1063:1188)(968:1073:1181))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX2b/D///    Pos: x14y66
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a96_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (599:672:746)(605:669:734))
          (PORT IN6 (752:855:960)(767:862:958))
          (PORT IN8 (1622:1833:2048)(1697:1912:2131))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (346:385:426)(360:405:452))  // in 4 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a96_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (985:1067:1152)(988:1059:1133))
          (PORT EN (755:859:965)(746:837:931))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:555:593))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x14y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a97_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1493:1661:1833)(1526:1684:1845))
          (PORT IN2 (564:647:731)(575:653:734))
          (PORT IN3 (1107:1255:1406)(1155:1296:1441))
          (PORT IN4 (1230:1396:1563)(1225:1374:1527))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX2a/D///    Pos: x19y63
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a98_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1440:1615:1795)(1470:1635:1806))
          (PORT IN2 (806:913:1020)(826:923:1022))
          (PORT IN5 (1094:1244:1396)(1134:1277:1421))
          (PORT IN6 (1246:1402:1562)(1276:1424:1574))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (376:376:378)(305:312:321))  // in 1 out 1
          (IOPATH IN2 OUT (364:364:366)(303:310:318))  // in 2 out 1
          (IOPATH IN5 OUT (333:356:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a98_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1115:1219:1324)(1115:1205:1295))
          (PORT EN (1545:1746:1951)(1563:1749:1940))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:555:593))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x15y63
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a99_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1099:1225:1353)(1095:1205:1317))
          (PORT IN2 (1087:1238:1390)(1115:1254:1397))
          (PORT IN5 (1094:1219:1347)(1092:1201:1314))
          (PORT IN6 (559:642:725)(553:625:700))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (376:376:378)(305:312:321))  // in 1 out 1
          (IOPATH IN2 OUT (364:364:366)(303:310:318))  // in 2 out 1
          (IOPATH IN5 OUT (333:356:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a99_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1114:1216:1321)(1119:1205:1292))
          (PORT EN (1401:1571:1746)(1401:1561:1724))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:555:593))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x19y65
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a100_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1062:1193:1330)(1067:1193:1321))
          (PORT IN2 (591:676:763)(590:666:742))
          (PORT IN5 (752:863:975)(756:853:951))
          (PORT IN6 (1113:1255:1401)(1168:1302:1439))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (376:376:378)(305:312:321))  // in 1 out 1
          (IOPATH IN2 OUT (364:364:366)(303:310:318))  // in 2 out 1
          (IOPATH IN5 OUT (333:356:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a100_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (969:1047:1128)(984:1052:1121))
          (PORT EN (1268:1428:1591)(1306:1454:1603))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:555:593))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x10y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a139_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (379:443:507)(349:399:451))
          (PORT IN6 (922:1032:1146)(916:1015:1117))
          (PORT IN7 (1238:1393:1552)(1248:1391:1537))
          (PORT IN8 (1425:1607:1793)(1487:1663:1846))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x5y59
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a140_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (767:858:950)(770:845:922))
          (PORT IN4 (1283:1432:1584)(1336:1489:1645))
          (PORT IN5 (1184:1321:1462)(1244:1370:1500))
          (PORT IN7 (419:477:536)(405:456:508))
          (PORT IN8 (1117:1244:1371)(1128:1240:1355))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_ORAND/D///    Pos: x5y57
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a141_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (375:433:492)(354:399:445))
          (PORT IN6 (938:1049:1162)(960:1068:1179))
          (PORT IN8 (1477:1660:1848)(1544:1726:1913))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a141_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (794:876:959)(779:849:920))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:555:593))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ADDF2///ADDF2/    Pos: x9y62
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a144_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1220:1363:1508)(1236:1365:1499))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:478:537))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a144_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (735:841:950)(739:837:937))
          (PORT IN5 (1220:1363:1508)(1236:1365:1499))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:534:597))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:488:590))  // in 4 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:454:543))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:360:391))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:59:85))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x9y63
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a146_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (952:1085:1222)(985:1108:1232))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a146_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1216:1375:1535)(1248:1397:1551))
          (PORT IN8 (952:1085:1222)(985:1108:1232))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:495:557))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:449:550))  // in 3 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:437:508))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:360:391))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:59:85))  // in 13 out 4
    )))
 // C_ADDF////    Pos: x9y64
  (CELL (CELLTYPE "C_ADDF")
    (INSTANCE _a148_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1562:1757:1956)(1579:1758:1943))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (525:567:610)(522:539:602))  // in 2 out 1
          (IOPATH IN2 COUTY1 (444:533:622)(466:525:629))  // in 2 out 4
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
          (IOPATH CINY1 COUTY1 (67:68:69)(78:59:85))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x9y57
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a149_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (590:673:759)(587:664:743))
          (PORT IN7 (769:873:979)(774:869:967))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:478:537))  // in 5 out 1
          (IOPATH IN7 OUT (394:430:467)(392:407:467))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a149_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (993:1113:1237)(1022:1144:1267))
          (PORT IN5 (590:673:759)(587:664:743))
          (PORT IN7 (769:873:979)(774:869:967))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:538:600))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:492:593))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:454:543))  // in 5 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:409:475))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:360:391))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:59:85))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x9y58
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a151_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (736:838:941)(744:834:928))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a151_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1585:1797:2014)(1629:1835:2047))
          (PORT IN8 (736:838:941)(744:834:928))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:534:597))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:488:590))  // in 4 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:437:508))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:360:391))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:59:85))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x9y59
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a153_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1556:1751:1952)(1650:1832:2018))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:503:570))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a153_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1115:1256:1402)(1163:1293:1425))
          (PORT IN6 (1556:1751:1952)(1650:1832:2018))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:571:636))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:525:629))  // in 2 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:480:577))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:360:391))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:59:85))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x9y60
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a155_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1316:1465:1617)(1379:1525:1675))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:407:467))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a155_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1309:1460:1615)(1330:1466:1606))
          (PORT IN7 (1316:1465:1617)(1379:1525:1675))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:495:557))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:449:550))  // in 3 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:409:475))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:360:391))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:59:85))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x9y61
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a157_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1258:1411:1568)(1285:1431:1580))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a157_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1097:1230:1366)(1118:1246:1377))
          (PORT IN8 (1258:1411:1568)(1285:1431:1580))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:534:597))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:488:590))  // in 4 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:437:508))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:360:391))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:59:85))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x8y66
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a160_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1307:1468:1630)(1328:1484:1644))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:503:570))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a160_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1130:1280:1433)(1172:1310:1452))
          (PORT IN6 (1307:1468:1630)(1328:1484:1644))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:571:636))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:525:629))  // in 2 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:480:577))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:360:391))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:59:85))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x8y67
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a162_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (546:622:700)(549:616:685))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:503:570))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a162_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (590:665:742)(568:630:693))
          (PORT IN6 (546:622:700)(549:616:685))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:538:600))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:492:593))  // in 1 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:480:577))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:360:391))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:59:85))  // in 13 out 4
    )))
 // C_ADDF////    Pos: x8y68
  (CELL (CELLTYPE "C_ADDF")
    (INSTANCE _a164_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1317:1472:1632)(1349:1494:1642))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:487:528)(448:470:538))  // in 3 out 1
          (IOPATH IN3 COUTY1 (384:462:541)(393:449:550))  // in 3 out 4
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
          (IOPATH CINY1 COUTY1 (67:68:69)(78:59:85))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x8y61
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a165_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1115:1262:1412)(1145:1277:1411))
          (PORT IN7 (1287:1461:1639)(1347:1515:1689))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:503:570))  // in 6 out 1
          (IOPATH IN7 OUT (394:430:467)(392:407:467))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a165_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (871:995:1124)(873:989:1106))
          (PORT IN6 (1115:1262:1412)(1145:1277:1411))
          (PORT IN7 (1287:1461:1639)(1347:1515:1689))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:571:636))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:525:629))  // in 2 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:480:577))  // in 6 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:409:475))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:360:391))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:59:85))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x8y62
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a167_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (773:871:971)(774:861:950))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:503:570))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a167_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1471:1656:1844)(1501:1679:1861))
          (PORT IN6 (773:871:971)(774:861:950))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:538:600))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:492:593))  // in 1 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:480:577))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:360:391))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:59:85))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x8y63
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a169_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1849:2051:2259)(1883:2079:2281))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:407:467))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a169_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (598:670:745)(582:643:706))
          (PORT IN7 (1849:2051:2259)(1883:2079:2281))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:534:597))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:488:590))  // in 4 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:409:475))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:360:391))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:59:85))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x8y64
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a171_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1481:1650:1823)(1493:1649:1811))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:478:537))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a171_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (982:1119:1259)(1013:1143:1275))
          (PORT IN5 (1481:1650:1823)(1493:1649:1811))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:495:557))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:449:550))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:454:543))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:360:391))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:59:85))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x8y65
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a173_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (773:876:981)(770:861:953))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:478:537))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a173_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1466:1654:1844)(1527:1713:1904))
          (PORT IN5 (773:876:981)(770:861:953))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:538:600))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:492:593))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:454:543))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:360:391))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:59:85))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x7y67
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a176_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (375:429:484)(350:394:439))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:503:570))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a176_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (386:441:497)(358:401:445))
          (PORT IN6 (375:429:484)(350:394:439))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:571:636))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:525:629))  // in 2 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:480:577))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:360:391))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:59:85))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x7y68
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a178_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (895:1014:1135)(917:1024:1134))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:503:570))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a178_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (572:652:734)(563:634:705))
          (PORT IN6 (895:1014:1135)(917:1024:1134))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:538:600))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:492:593))  // in 1 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:480:577))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:360:391))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:59:85))  // in 13 out 4
    )))
 // C_ADDF////    Pos: x7y69
  (CELL (CELLTYPE "C_ADDF")
    (INSTANCE _a180_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (419:476:534)(400:449:499))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:487:528)(448:470:538))  // in 3 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
 // C_ADDF2///ADDF2/    Pos: x7y62
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a181_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (944:1059:1176)(994:1108:1225))
          (PORT IN7 (1304:1448:1593)(1329:1456:1584))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:503:570))  // in 6 out 1
          (IOPATH IN7 OUT (394:430:467)(392:407:467))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a181_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (760:855:950)(758:843:929))
          (PORT IN6 (944:1059:1176)(994:1108:1225))
          (PORT IN7 (1304:1448:1593)(1329:1456:1584))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:571:636))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:525:629))  // in 2 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:480:577))  // in 6 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:409:475))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:360:391))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:59:85))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x7y63
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a183_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (404:462:520)(378:421:465))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:503:570))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a183_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1055:1200:1348)(1064:1202:1343))
          (PORT IN6 (404:462:520)(378:421:465))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:538:600))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:492:593))  // in 1 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:480:577))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:360:391))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:59:85))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x7y64
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a185_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1895:2097:2304)(1929:2120:2316))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:407:467))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a185_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (538:615:694)(537:607:678))
          (PORT IN7 (1895:2097:2304)(1929:2120:2316))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:534:597))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:488:590))  // in 4 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:409:475))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:360:391))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:59:85))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x7y65
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a187_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1718:1941:2168)(1777:1997:2226))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:478:537))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a187_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (960:1097:1236)(979:1108:1239))
          (PORT IN5 (1718:1941:2168)(1777:1997:2226))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:495:557))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:449:550))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:454:543))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:360:391))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:59:85))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x7y66
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a189_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (378:434:490)(351:393:436))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:478:537))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a189_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (371:429:488)(344:389:436))
          (PORT IN5 (378:434:490)(351:393:436))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:538:600))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:492:593))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:454:543))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:360:391))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:59:85))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x16y66
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a191_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (601:685:771)(610:690:770))
          (PORT IN8 (945:1060:1177)(972:1089:1210))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:478:537))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a191_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (597:680:765)(608:689:772))
          (PORT IN5 (601:685:771)(610:690:770))
          (PORT IN8 (945:1060:1177)(972:1089:1210))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:534:597))  // in 4 out 2
          (IOPATH CINY1 OUT (413:417:421)(375:360:391))  // in 13 out 2
    )))
 // C_ADDF2///ADDF2/    Pos: x15y60
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a194_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (765:865:966)(774:857:942))
          (PORT IN8 (1259:1421:1587)(1293:1448:1608))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:478:537))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a194_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1161:1290:1420)(1163:1272:1385))
          (PORT IN5 (765:865:966)(774:857:942))
          (PORT IN8 (1259:1421:1587)(1293:1448:1608))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:534:597))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:488:590))  // in 4 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:454:543))  // in 5 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:437:508))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:360:391))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:59:85))  // in 13 out 4
    )))
 // C_Route1////    Pos: x9y65
  (CELL (CELLTYPE "C_Route1")
    (INSTANCE _a197_1)
      (DELAY
        (ABSOLUTE
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY1 OUT (593:637:682)(572:601:677))  // in 13 out 1
    )))
 // C_ADDF2///ADDF2/    Pos: x5y61
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a198_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1273:1445:1619)(1333:1499:1667))
          (PORT IN7 (932:1043:1157)(931:1028:1128))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:503:570))  // in 6 out 1
          (IOPATH IN7 OUT (394:430:467)(392:407:467))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a198_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (564:649:735)(577:658:742))
          (PORT IN6 (1273:1445:1619)(1333:1499:1667))
          (PORT IN7 (932:1043:1157)(931:1028:1128))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:495:557))  // in 3 out 2
          (IOPATH CINY1 OUT (413:417:421)(375:360:391))  // in 13 out 2
    )))
 // C_ADDF2///ADDF2/    Pos: x11y62
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a202_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1136:1264:1397)(1149:1266:1385))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:478:537))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a202_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (356:415:474)(336:384:433))
          (PORT IN5 (1136:1264:1397)(1149:1266:1385))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:534:597))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:488:590))  // in 4 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:454:543))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:360:391))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:59:85))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x11y63
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a204_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (371:427:484)(349:394:439))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a204_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (395:453:512)(367:416:465))
          (PORT IN8 (371:427:484)(349:394:439))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:495:557))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:449:550))  // in 3 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:437:508))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:360:391))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:59:85))  // in 13 out 4
    )))
 // C_ADDF////    Pos: x11y64
  (CELL (CELLTYPE "C_ADDF")
    (INSTANCE _a206_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1034:1155:1280)(1040:1146:1254))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (525:567:610)(522:539:602))  // in 2 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
 // C_ADDF2///ADDF2/    Pos: x11y57
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a207_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (765:874:985)(764:864:964))
          (PORT IN7 (597:683:771)(591:669:747))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:478:537))  // in 5 out 1
          (IOPATH IN7 OUT (394:430:467)(392:407:467))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a207_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1441:1615:1792)(1465:1636:1809))
          (PORT IN5 (765:874:985)(764:864:964))
          (PORT IN7 (597:683:771)(591:669:747))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:538:600))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:492:593))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:454:543))  // in 5 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:409:475))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:360:391))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:59:85))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x11y58
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a209_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (338:388:439)(321:363:405))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a209_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (364:422:481)(344:391:440))
          (PORT IN8 (338:388:439)(321:363:405))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:534:597))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:488:590))  // in 4 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:437:508))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:360:391))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:59:85))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x11y59
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a211_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1517:1715:1919)(1548:1725:1905))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:503:570))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a211_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (841:951:1063)(820:911:1003))
          (PORT IN6 (1517:1715:1919)(1548:1725:1905))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:571:636))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:525:629))  // in 2 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:480:577))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:360:391))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:59:85))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x11y60
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a213_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (730:841:954)(735:838:944))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:407:467))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a213_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (702:810:920)(702:804:908))
          (PORT IN7 (730:841:954)(735:838:944))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:495:557))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:449:550))  // in 3 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:409:475))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:360:391))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:59:85))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x11y61
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a215_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (382:442:502)(378:432:486))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a215_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (386:449:513)(381:436:493))
          (PORT IN8 (382:442:502)(378:432:486))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:534:597))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:488:590))  // in 4 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:437:508))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:360:391))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:59:85))  // in 13 out 4
    )))
 // C_///AND/D    Pos: x13y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a217_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (938:1061:1187)(944:1053:1165))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a217_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1098:1206:1315)(1110:1201:1294))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:545:583))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x14y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a218_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (557:634:713)(553:622:693))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a218_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (992:1064:1136)(991:1054:1117))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:555:593))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x12y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a219_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (898:1009:1125)(906:1009:1116))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a219_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1080:1183:1287)(1087:1171:1258))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:545:583))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x16y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a220_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (420:479:539)(400:447:496))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a220_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1137:1235:1334)(1136:1221:1308))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:555:593))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x12y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a221_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1392:1546:1704)(1410:1547:1686))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a221_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (959:1030:1101)(963:1024:1086))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:545:583))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x16y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a222_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1472:1655:1843)(1526:1704:1889))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a222_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1140:1244:1350)(1144:1233:1326))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:555:593))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x16y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a223_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1133:1276:1421)(1194:1340:1489))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a223_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (970:1049:1129)(974:1039:1106))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:545:583))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x14y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a224_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (535:608:683)(530:597:665))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a224_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1111:1212:1314)(1115:1198:1283))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:555:593))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x15y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a225_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (954:1085:1218)(984:1111:1242))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a225_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (947:1029:1113)(950:1018:1088))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:545:583))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // GLBOUT    Pos: x0y0
  (CELL (CELLTYPE "GLBOUT")
    (INSTANCE _a226)
      (DELAY
        (ABSOLUTE
          (IOPATH CLK0_BYP GLB0 (2436:2435:2435)(2395:2394:2393))
    )))
 // C_AND/D///    Pos: x17y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a228_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (558:633:710)(540:605:671))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a228_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1001:1076:1153)(1003:1066:1132))
          (PORT EN (1420:1597:1779)(1479:1645:1816))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:555:593))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x14y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a229_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1052:1189:1327)(1046:1162:1282))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a229_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1115:1220:1325)(1118:1206:1296))
          (PORT EN (1254:1414:1578)(1279:1427:1579))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:545:583))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x14y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a230_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1398:1582:1769)(1440:1617:1800))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a230_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1115:1220:1325)(1118:1206:1296))
          (PORT EN (1254:1414:1578)(1279:1427:1579))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:555:593))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x16y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a231_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1702:1897:2098)(1775:1963:2156))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a231_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1078:1181:1287)(1088:1173:1260))
          (PORT EN (1446:1585:1728)(1508:1639:1772))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:545:583))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x14y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a232_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1303:1453:1605)(1356:1494:1637))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a232_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1115:1220:1325)(1118:1206:1296))
          (PORT EN (544:602:663)(522:569:617))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:555:593))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x13y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a233_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1407:1598:1794)(1445:1627:1814))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a233_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1066:1167:1270)(1076:1161:1248))
          (PORT EN (915:1012:1112)(924:1013:1104))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:545:583))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x10y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a234_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1164:1307:1452)(1182:1318:1456))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a234_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (965:1080:1198)(950:1046:1144))
          (PORT EN (1053:1166:1282)(1028:1125:1224))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:555:593))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x18y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a235_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1081:1216:1353)(1096:1222:1349))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a235_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1092:1197:1304)(1099:1185:1274))
          (PORT EN (919:1028:1138)(935:1041:1148))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:545:583))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x16y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a239_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1449:1644:1840)(1520:1719:1922))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a239_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (945:1023:1104)(944:1010:1077))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:555:593))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x17y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a241_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (925:1034:1146)(935:1036:1140))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a241_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (992:1070:1149)(988:1057:1128))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:545:583))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x17y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a242_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1763:1950:2142)(1838:2014:2193))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a242_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1117:1225:1333)(1126:1217:1308))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:555:593))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x14y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a283_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (903:1030:1159)(927:1043:1162))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a283_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (947:1026:1107)(951:1017:1085))
          (PORT EN (593:663:736)(572:634:698))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:545:583))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x14y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a284_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (876:988:1105)(855:948:1044))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a284_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1117:1223:1332)(1128:1214:1302))
          (PORT EN (787:883:982)(783:873:965))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:545:583))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x16y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a285_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1078:1226:1376)(1129:1272:1417))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a285_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (945:1023:1104)(944:1010:1077))
          (PORT EN (1512:1672:1835)(1540:1687:1839))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:555:593))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x20y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a286_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1051:1200:1351)(1054:1191:1330))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a286_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1003:1088:1174)(1018:1090:1164))
          (PORT EN (1111:1261:1416)(1114:1249:1388))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:555:593))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x18y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a287_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1378:1553:1732)(1376:1531:1689))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a287_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1092:1197:1304)(1099:1185:1274))
          (PORT EN (1710:1895:2085)(1755:1933:2116))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:545:583))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x14y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a288_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1128:1258:1390)(1143:1260:1381))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a288_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1117:1223:1332)(1128:1214:1302))
          (PORT EN (787:883:982)(783:873:965))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:555:593))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x13y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a289_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1075:1212:1353)(1069:1193:1321))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a289_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1111:1215:1322)(1121:1207:1294))
          (PORT EN (594:665:737)(579:641:705))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:555:593))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x17y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a290_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1041:1172:1308)(1034:1159:1286))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a290_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (985:1060:1136)(981:1047:1113))
          (PORT EN (1098:1234:1373)(1137:1265:1396))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:545:583))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x10y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a294_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1430:1615:1803)(1479:1655:1835))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a294_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1072:1170:1270)(1063:1144:1226))
          (PORT EN (959:1067:1180)(971:1075:1182))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:555:593))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x6y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a295_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (928:1053:1179)(948:1063:1181))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a295_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (765:846:930)(749:819:891))
          (PORT EN (1470:1630:1794)(1479:1630:1782))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:545:583))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x13y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a296_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (375:435:495)(352:398:444))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a296_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1098:1206:1315)(1110:1201:1294))
          (PORT EN (1363:1525:1692)(1425:1580:1741))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:555:593))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x13y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a297_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (887:1014:1144)(925:1040:1159))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a297_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (982:1064:1147)(984:1055:1129))
          (PORT EN (1382:1526:1675)(1398:1523:1653))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:545:583))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x10y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a298_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (556:644:733)(539:615:694))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a298_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (910:987:1065)(903:971:1041))
          (PORT EN (1300:1448:1602)(1351:1491:1635))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:555:593))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x10y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a299_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1091:1247:1407)(1128:1270:1414))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a299_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (911:993:1075)(922:990:1061))
          (PORT EN (1298:1452:1611)(1351:1493:1639))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:545:583))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x5y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a300_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (902:1032:1165)(916:1037:1161))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a300_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (888:959:1032)(888:949:1013))
          (PORT EN (1110:1254:1402)(1138:1275:1418))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:555:593))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x3y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a301_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1833:2028:2228)(1906:2090:2278))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a301_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (614:670:726)(606:656:707))
          (PORT EN (931:1053:1178)(936:1049:1166))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:545:583))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4b////    Pos: x6y57
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a310_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1276:1413:1552)(1287:1416:1549))
          (PORT IN4 (1066:1213:1364)(1112:1248:1384))
          (PORT IN5 (1280:1431:1587)(1347:1489:1635))
          (PORT IN6 (758:880:1004)(743:838:936))
          (PORT IN7 (1040:1181:1325)(1061:1195:1333))
          (PORT IN8 (1140:1274:1410)(1163:1289:1416))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x3y59
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a311_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (550:631:714)(537:604:673))
          (PORT IN4 (784:886:992)(802:896:992))
          (PORT IN5 (577:665:754)(585:667:751))
          (PORT IN6 (1035:1174:1317)(1052:1178:1306))
          (PORT IN7 (1865:2082:2306)(1949:2160:2377))
          (PORT IN8 (1901:2165:2432)(1955:2204:2458))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // IBF    Pos: x0y101
  (CELL (CELLTYPE "CPE_IBF")
// internal delay pathes
    (INSTANCE _a312)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (863:864:866)(877:878:880))
    )))
 // IBF    Pos: x0y49
  (CELL (CELLTYPE "CPE_IBF")
// internal delay pathes
    (INSTANCE _a313)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (863:864:866)(877:878:880))
    )))
 // OBF    Pos: x0y51
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a314)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // C_AND////    Pos: x10y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a316_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1106:1256:1412)(1167:1316:1468))
          (PORT IN8 (573:652:732)(592:669:746))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND////    Pos: x14y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a318_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (763:868:974)(790:895:1001))
          (PORT IN2 (1586:1795:2007)(1643:1843:2046))
          (PORT IN4 (404:462:522)(397:446:496))
          (PORT IN5 (921:1044:1170)(960:1075:1193))
          (PORT IN6 (550:629:709)(541:614:690))
          (PORT IN7 (895:1020:1145)(917:1030:1144))
          (PORT IN8 (1570:1744:1922)(1640:1809:1980))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_Route1////    Pos: x8y69
  (CELL (CELLTYPE "C_Route1")
    (INSTANCE _a320_1)
      (DELAY
        (ABSOLUTE
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY1 OUT (593:637:682)(572:601:677))  // in 13 out 1
    )))
 // C_Route1////    Pos: x15y61
  (CELL (CELLTYPE "C_Route1")
    (INSTANCE _a321_1)
      (DELAY
        (ABSOLUTE
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY1 OUT (593:637:682)(572:601:677))  // in 13 out 1
    )))
 // C_AND////    Pos: x15y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a334_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (390:445:502)(382:430:479))
          (PORT IN6 (1138:1274:1413)(1138:1270:1403))
          (PORT IN7 (995:1120:1247)(1026:1146:1270))
          (PORT IN8 (1085:1246:1409)(1139:1295:1454))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///OR/    Pos: x5y60
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a342_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (870:984:1099)(872:966:1063))
          (PORT IN3 (735:842:950)(744:841:940))
          (PORT IN4 (585:658:733)(588:651:715))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///AND/    Pos: x10y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a344_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1482:1648:1820)(1505:1655:1810))
          (PORT IN4 (1690:1895:2105)(1803:2006:2216))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR////    Pos: x13y58
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a345_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (970:1081:1195)(990:1091:1196))
          (PORT IN8 (1177:1322:1470)(1252:1394:1540))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///AND/    Pos: x14y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a347_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (791:893:997)(804:896:989))
          (PORT IN2 (1055:1181:1310)(1051:1160:1273))
          (PORT IN3 (394:453:514)(385:435:486))
          (PORT IN4 (1083:1222:1364)(1119:1257:1400))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x10y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a348_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (747:832:920)(745:828:911))
          (PORT IN7 (795:893:993)(806:894:983))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_AND////    Pos: x4y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a351_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1538:1723:1914)(1632:1811:1997))
          (PORT IN3 (907:1038:1170)(933:1057:1184))
          (PORT IN4 (943:1087:1235)(970:1106:1245))
          (PORT IN7 (1287:1450:1615)(1323:1481:1642))
          (PORT IN8 (907:1022:1140)(899:998:1101))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///AND/    Pos: x1y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a352_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1379:1580:1786)(1414:1606:1803))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a352_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:124:149))  // in 27 out 10
    )))
 // C_////Bridge    Pos: x18y63
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a353_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (562:641:721)(560:626:693))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x15y70
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a354_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1409:1607:1809)(1471:1664:1864))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x16y70
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a355_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1599:1786:1977)(1683:1857:2032))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (349:370:392)(348:342:381))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x14y68
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a356_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1801:2011:2226)(1857:2061:2272))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x12y65
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a357_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1194:1365:1539)(1220:1382:1547))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x14y61
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a358_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (917:1038:1161)(913:1020:1129))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x14y63
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a359_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (384:440:497)(358:399:442))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:361:399))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x10y64
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a360_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (750:856:965)(755:855:956))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x7y60
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a361_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (569:662:756)(548:623:699))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x7y59
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a362_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (831:934:1040)(807:893:980))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x13y62
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a363_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1209:1347:1490)(1272:1399:1529))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x10y57
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a364_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1266:1431:1600)(1317:1480:1645))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x10y58
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a365_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (926:1034:1145)(945:1056:1168))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x17y64
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a366_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1619:1807:2000)(1708:1893:2081))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x18y59
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a367_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1064:1182:1302)(1083:1186:1292))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x8y56
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a368_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (961:1087:1215)(1004:1126:1250))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x18y57
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a369_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1112:1258:1406)(1174:1321:1470))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x16y67
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a370_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (928:1057:1187)(963:1088:1215))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x10y62
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a371_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1473:1664:1859)(1538:1720:1907))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
)
// 
// 
// Min/Max-Timing
//          352/10      1  min:  100  max:  100
