// Seed: 1556463454
module module_0 (
    output wire id_0
);
  genvar id_2;
  module_2 modCall_1 ();
  assign id_0 = -1;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    output wor id_2,
    input tri0 id_3,
    input uwire id_4,
    input wire id_5,
    input tri1 id_6,
    input wire id_7,
    input tri0 id_8,
    output tri1 id_9
);
  assign id_2 = -1;
  module_0 modCall_1 (id_2);
endmodule
module module_2;
  wire id_1;
  assign module_3.id_12 = 0;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  tri0 id_14, id_15, id_16;
  assign id_9 = 1 & id_12 - id_2;
  final id_4 = -1 & ((1) & id_14);
  assign id_11 = -1;
  module_2 modCall_1 ();
endmodule
