INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:17:52 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.082ns  (required time - arrival time)
  Source:                 buffer26/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Destination:            buffer37/control/fullReg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.700ns  (clk rise@5.700ns - clk rise@0.000ns)
  Data Path Delay:        5.720ns  (logic 1.490ns (26.050%)  route 4.230ns (73.950%))
  Logic Levels:           16  (CARRY4=4 LUT3=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.183 - 5.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1104, unset)         0.508     0.508    buffer26/control/clk
    SLICE_X8Y156         FDRE                                         r  buffer26/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y156         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer26/control/fullReg_reg/Q
                         net (fo=46, routed)          0.570     1.332    buffer26/control/fullReg_reg_0
    SLICE_X10Y152        LUT5 (Prop_lut5_I3_O)        0.043     1.375 r  buffer26/control/outs[31]_i_15/O
                         net (fo=1, routed)           0.000     1.375    cmpi2/S[0]
    SLICE_X10Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     1.621 r  cmpi2/outs_reg[31]_i_5/CO[3]
                         net (fo=55, routed)          0.445     2.066    init12/control/result[0]
    SLICE_X10Y153        LUT5 (Prop_lut5_I3_O)        0.043     2.109 r  init12/control/transmitValue_i_3__4/O
                         net (fo=39, routed)          0.400     2.509    init12/control/transmitValue_reg_1
    SLICE_X9Y147         LUT6 (Prop_lut6_I4_O)        0.043     2.552 r  init12/control/i__i_118/O
                         net (fo=1, routed)           0.088     2.640    cmpi3/i__i_34_0
    SLICE_X9Y147         LUT6 (Prop_lut6_I0_O)        0.043     2.683 r  cmpi3/i__i_77/O
                         net (fo=1, routed)           0.396     3.079    cmpi3/i__i_77_n_0
    SLICE_X8Y153         LUT6 (Prop_lut6_I5_O)        0.043     3.122 r  cmpi3/i__i_34/O
                         net (fo=1, routed)           0.000     3.122    cmpi3/i__i_34_n_0
    SLICE_X8Y153         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     3.360 r  cmpi3/i__i_17/CO[3]
                         net (fo=1, routed)           0.000     3.360    cmpi3/i__i_17_n_0
    SLICE_X8Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.410 r  cmpi3/i__i_12/CO[3]
                         net (fo=1, routed)           0.000     3.410    cmpi3/i__i_12_n_0
    SLICE_X8Y155         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     3.517 r  cmpi3/i__i_7/CO[2]
                         net (fo=9, routed)           0.410     3.927    buffer71/fifo/result[0]
    SLICE_X8Y161         LUT6 (Prop_lut6_I2_O)        0.122     4.049 r  buffer71/fifo/i__i_4/O
                         net (fo=4, routed)           0.221     4.270    init12/control/transmitValue_reg_38
    SLICE_X9Y161         LUT6 (Prop_lut6_I2_O)        0.043     4.313 r  init12/control/i__i_2__0/O
                         net (fo=5, routed)           0.251     4.564    init12/control/fullReg_reg_2
    SLICE_X9Y159         LUT6 (Prop_lut6_I4_O)        0.043     4.607 r  init12/control/Memory[0][31]_i_8/O
                         net (fo=2, routed)           0.413     5.019    buffer56/control/Full_reg_0
    SLICE_X12Y158        LUT6 (Prop_lut6_I3_O)        0.043     5.062 f  buffer56/control/Memory[0][31]_i_3/O
                         net (fo=6, routed)           0.174     5.236    fork32/control/generateBlocks[0].regblock/buffer0_outs_ready
    SLICE_X15Y158        LUT6 (Prop_lut6_I4_O)        0.043     5.279 r  fork32/control/generateBlocks[0].regblock/fullReg_i_9/O
                         net (fo=2, routed)           0.188     5.468    fork18/control/generateBlocks[2].regblock/anyBlockStop
    SLICE_X15Y157        LUT3 (Prop_lut3_I1_O)        0.043     5.511 r  fork18/control/generateBlocks[2].regblock/fullReg_i_4__9/O
                         net (fo=9, routed)           0.233     5.743    fork18/control/generateBlocks[2].regblock/transmitValue_reg_0
    SLICE_X15Y157        LUT6 (Prop_lut6_I2_O)        0.043     5.786 r  fork18/control/generateBlocks[2].regblock/fullReg_i_1__33/O
                         net (fo=1, routed)           0.442     6.228    buffer37/control/fullReg_reg_1
    SLICE_X10Y152        FDRE                                         r  buffer37/control/fullReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.700     5.700 r  
                                                      0.000     5.700 r  clk (IN)
                         net (fo=1104, unset)         0.483     6.183    buffer37/control/clk
    SLICE_X10Y152        FDRE                                         r  buffer37/control/fullReg_reg/C
                         clock pessimism              0.000     6.183    
                         clock uncertainty           -0.035     6.147    
    SLICE_X10Y152        FDRE (Setup_fdre_C_D)       -0.001     6.146    buffer37/control/fullReg_reg
  -------------------------------------------------------------------
                         required time                          6.146    
                         arrival time                          -6.228    
  -------------------------------------------------------------------
                         slack                                 -0.082    




