<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>TLBI VMALLS12E1IS</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">TLBI VMALLS12E1IS, TLB Invalidate by VMID, All at Stage 1 and 2, EL1, Inner Shareable</h1><p>The TLBI VMALLS12E1IS characteristics are:</p><h2>Purpose</h2>
        <p>Invalidates cached copies of translation table entries from TLBs that meet all the following requirements:</p>

      
        <ul>
<li>
<p>The entry is a stage 1 or stage 2 translation table entry, from any level of the translation table walk.</p>

</li><li>
<p>If <a href="AArch64-scr_el3.html">SCR_EL3</a>.NS is 0, then </p>
<ul>
<li>
<p>The entry would be required to translate an address using the Secure EL1&amp;0 translation regime.</p>

</li><li>
<p>If <span class="xref">ARMv8.4-SecEL2</span> is implemented and enabled, the entry would be used with the current VMID.</p>

</li></ul>

</li><li>
<p>If <a href="AArch64-scr_el3.html">SCR_EL3</a>.NS is 1, then:</p>
<ul>
<li>
<p>The entry would be required to translate an address using the Non-secure EL1&amp;0 translation regime.</p>

</li><li>
<p>If Non-secure EL2 is implemented, the entry would be used with the current VMID.</p>

</li></ul>

</li></ul>

      
        <p>The invalidation applies to all PEs in the same Inner Shareable shareability domain as the PE that executes this System instruction.</p>

      
        <div class="note"><span class="note-header">Note</span><p>From Armv8.4, when a TLB maintenance instruction is generated to the Secure EL1&amp;0 translation regime and is defined to pass a VMID argument, or would be defined to pass a VMID argument if SCR_EL3.EEL2==1, then:</p><ul><li>A PE with <a href="AArch64-scr_el3.html">SCR_EL3</a>.EEL2==1 is not architecturally required to invalidate any entries in the Secure EL1&amp;0 translation of a PE in the same required shareability domain with SCR_EL3.EEL2==0.</li><li>A PE with <a href="AArch64-scr_el3.html">SCR_EL3</a>.EEL2==0 is not architecturally required to invalidate any entries in the Secure EL1&amp;0 translation of a PE in the same required shareability domain with SCR_EL3.EEL2==1.</li><li>A PE is architecturally required to invalidate all relevant entries in the Secure EL1&amp;0 translation of a System MMU in the same required shareability domain with a VMID of 0.</li></ul><p>For the EL1&amp;0 translation regimes, the invalidation applies to both global entries, and non-global entries with any ASID.</p></div>
      <h2>Configuration</h2><h2>Attributes</h2>
        <p>TLBI VMALLS12E1IS is a 64-bit System instruction.</p>
      <h2>Field descriptions</h2><p>TLBI VMALLS12E1IS ignores the value in the register specified by the instruction encoding. Software does not have to write a value to the register before issuing this instruction.</p><div class="access_mechanisms"><h2>Executing the TLBI VMALLS12E1IS instruction</h2><p>Accesses to this instruction use the following encodings:</p><h4 class="assembler">TLBI VMALLS12E1IS{, &lt;Xt&gt;}</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th><th>Rt</th></tr><tr><td>0b01</td><td>0b100</td><td>0b1000</td><td>0b0011</td><td>0b110</td><td>0b11111</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    TLBI_VMALLS12E1IS();
elsif PSTATE.EL == EL3 then
    if !EL2Enabled() then
        TLBI_VMALLE1IS();
    else
        TLBI_VMALLS12E1IS();
              </p></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">27/09/2019 18:48; 6134483bd14dc8c12a99c984cbfe3431cc1c9707</p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
