Time resolution is 1 ps
$stop called at time : 40 ns : File "C:/Users/LENOVO/OneDrive/Desktop/VERILOG CODES/HALF_ADDER/HALF_ADDER.srcs/sim_1/new/Test_Half.v" Line 37
