library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

ENTITY ALU_MUL IS
	PORT(
		);
END ENTITY ALU_MUL;

ARCHITECTURE behav OF ALU_MUL IS
	BEGIN
END ARCHITECTURE behav;