#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Aug 28 16:14:18 2023
# Process ID: 76468
# Current directory: E:/FPGA_workspace/Microblaze_xz_1.3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent77140 E:\FPGA_workspace\Microblaze_xz_1.3\Microblaze_xz.xpr
# Log file: E:/FPGA_workspace/Microblaze_xz_1.3/vivado.log
# Journal file: E:/FPGA_workspace/Microblaze_xz_1.3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FPGA_workspace/Microblaze_xz_1.3/Microblaze_xz.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.3' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/FPGA_workspace/Microblaze_xz_1.3/Microblaze_xz.ip_user_files/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'top_xz.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
top_xz_microblaze_0_0
top_xz_lmb_bram_0
top_xz_rst_clk_wiz_1_100M_0
top_xz_mdm_1_0
top_xz_xbar_0
top_xz_microblaze_0_axi_periph_0
top_xz_axi_gpio_0_0

WARNING: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_wiz_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [Project 1-230] Project 'Microblaze_xz.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 857.941 ; gain = 195.512
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
launch_sdk -workspace E:/FPGA_workspace/Microblaze_xz_1.3/Microblaze_xz.sdk -hwspec E:/FPGA_workspace/Microblaze_xz_1.3/Microblaze_xz.sdk/top_xz_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/FPGA_workspace/Microblaze_xz_1.3/Microblaze_xz.sdk -hwspec E:/FPGA_workspace/Microblaze_xz_1.3/Microblaze_xz.sdk/top_xz_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {E:/FPGA_workspace/Microblaze_xz_1.3/Microblaze_xz.srcs/sources_1/bd/top_xz/top_xz.bd}
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- CETC58:user:AXI4_ADI_SPI_15_8BIT:1.0 - Driver_ad9649
Adding cell -- CETC58:user:AXI4_ADI_SPI_15_8BIT:1.0 - Driver_ad9781
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Successfully read diagram <top_xz> from BD file <E:/FPGA_workspace/Microblaze_xz_1.3/Microblaze_xz.srcs/sources_1/bd/top_xz/top_xz.bd>
exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug 29 16:30:02 2023...
