<profile>
<RunData>
  <RUN_TYPE>impl</RUN_TYPE>
  <VIVADO_VERSION>v.2024.2</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>10.000</TargetClockPeriod>
  <AchievedClockPeriod>6.031</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>6.031</CP_FINAL>
  <CP_ROUTE>6.031</CP_ROUTE>
  <CP_SYNTH>5.882</CP_SYNTH>
  <CP_TARGET>10.000</CP_TARGET>
  <SLACK_FINAL>3.969</SLACK_FINAL>
  <SLACK_ROUTE>3.969</SLACK_ROUTE>
  <SLACK_SYNTH>4.118</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>0.000</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>3.969</WNS_FINAL>
  <WNS_ROUTE>3.969</WNS_ROUTE>
  <WNS_SYNTH>4.118</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>3</BRAM>
    <CLB>0</CLB>
    <DSP>0</DSP>
    <FF>645</FF>
    <LATCH>0</LATCH>
    <LUT>527</LUT>
    <SLICE>204</SLICE>
    <SRL>2</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>280</BRAM>
    <CLB>0</CLB>
    <DSP>220</DSP>
    <FF>106400</FF>
    <LUT>53200</LUT>
    <SLICE>13300</SLICE>
    <URAM>0</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="sobel" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="12">CTRL_s_axi_U LineBuffer_1_U LineBuffer_2_U LineBuffer_U grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352 grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335 regslice_both_dst_V_data_V_U regslice_both_dst_V_keep_V_U regslice_both_dst_V_last_V_U regslice_both_dst_V_strb_V_U regslice_both_src_V_data_V_U regslice_both_src_V_strb_V_U</SubModules>
    <Resources BRAM="3" FF="645" LUT="527" LogicLUT="525" RAMB18="3" SRL="2"/>
    <LocalResources FF="273" LUT="59" LogicLUT="59"/>
  </RtlModule>
  <RtlModule CELL="inst/CTRL_s_axi_U" DEPTH="1" FILE_NAME="sobel.v" ORIG_REF_NAME="sobel_CTRL_s_axi">
    <Resources FF="116" LUT="94" LogicLUT="94"/>
  </RtlModule>
  <RtlModule CELL="inst/LineBuffer_1_U" DEPTH="1" FILE_NAME="sobel.v" ORIG_REF_NAME="sobel_LineBuffer_RAM_AUTO_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/LineBuffer_2_U" DEPTH="1" FILE_NAME="sobel.v" ORIG_REF_NAME="sobel_LineBuffer_RAM_AUTO_1R1W">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/LineBuffer_U" DEPTH="1" FILE_NAME="sobel.v" ORIG_REF_NAME="sobel_LineBuffer_RAM_AUTO_1R1W">
    <Resources BRAM="1" LUT="26" LogicLUT="26" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352" DEPTH="1" FILE_NAME="sobel.v" ORIG_REF_NAME="sobel_sobel_Pipeline_VITIS_LOOP_118_3">
    <Resources FF="166" LUT="244" LogicLUT="242" SRL="2"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335" DEPTH="1" FILE_NAME="sobel.v" ORIG_REF_NAME="sobel_sobel_Pipeline_VITIS_LOOP_88_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="28" LUT="50" LogicLUT="50"/>
    <LocalResources FF="26" LUT="10" LogicLUT="10"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335/flow_control_loop_pipe_sequential_init_U" DEPTH="2" FILE_NAME="sobel_sobel_Pipeline_VITIS_LOOP_88_1.v" ORIG_REF_NAME="sobel_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="41" LogicLUT="41"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_dst_V_data_V_U" DEPTH="1" FILE_NAME="sobel.v" ORIG_REF_NAME="sobel_regslice_both">
    <Resources FF="21" LUT="23" LogicLUT="23"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_dst_V_keep_V_U" DEPTH="1" FILE_NAME="sobel.v" ORIG_REF_NAME="sobel_regslice_both">
    <Resources FF="5" LUT="5" LogicLUT="5"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_dst_V_last_V_U" DEPTH="1" FILE_NAME="sobel.v" ORIG_REF_NAME="sobel_regslice_both">
    <Resources FF="5" LUT="4" LogicLUT="4"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_dst_V_strb_V_U" DEPTH="1" FILE_NAME="sobel.v" ORIG_REF_NAME="sobel_regslice_both">
    <Resources FF="5" LUT="4" LogicLUT="4"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_src_V_data_V_U" DEPTH="1" FILE_NAME="sobel.v" ORIG_REF_NAME="sobel_regslice_both">
    <Resources FF="21" LUT="21" LogicLUT="21"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_src_V_strb_V_U" DEPTH="1" FILE_NAME="sobel.v" ORIG_REF_NAME="sobel_regslice_both">
    <Resources FF="5" LUT="5" LogicLUT="5"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="5.220" DATAPATH_LOGIC_DELAY="1.631" DATAPATH_NET_DELAY="3.589" ENDPOINT_PIN="bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[1]/R" LOGIC_LEVELS="5" MAX_FANOUT="8" SLACK="3.969" STARTPOINT_PIN="bd_0_i/hls_inst/inst/rows_read_reg_654_reg[9]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/rows_read_reg_654_reg[9]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="sobel_sparsemux_5_2_2_1_1.v" LINE_NUMBER="43"/>
    <CELL NAME="bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="sobel_sobel_Pipeline_VITIS_LOOP_118_3.v" LINE_NUMBER="1000"/>
    <CELL NAME="bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sobel_CTRL_s_axi.v" LINE_NUMBER="130"/>
    <CELL NAME="bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sobel_CTRL_s_axi.v" LINE_NUMBER="130"/>
    <CELL NAME="bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sobel_CTRL_s_axi.v" LINE_NUMBER="130"/>
    <CELL NAME="bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164[7]_i_1" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="sobel_sobel_Pipeline_VITIS_LOOP_118_3.v" LINE_NUMBER="1000"/>
    <CELL NAME="bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="sobel.v" LINE_NUMBER="788"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="5.220" DATAPATH_LOGIC_DELAY="1.631" DATAPATH_NET_DELAY="3.589" ENDPOINT_PIN="bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[4]/R" LOGIC_LEVELS="5" MAX_FANOUT="8" SLACK="3.969" STARTPOINT_PIN="bd_0_i/hls_inst/inst/rows_read_reg_654_reg[9]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/rows_read_reg_654_reg[9]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="sobel_sparsemux_5_2_2_1_1.v" LINE_NUMBER="43"/>
    <CELL NAME="bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="sobel_sobel_Pipeline_VITIS_LOOP_118_3.v" LINE_NUMBER="1000"/>
    <CELL NAME="bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sobel_CTRL_s_axi.v" LINE_NUMBER="130"/>
    <CELL NAME="bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sobel_CTRL_s_axi.v" LINE_NUMBER="130"/>
    <CELL NAME="bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sobel_CTRL_s_axi.v" LINE_NUMBER="130"/>
    <CELL NAME="bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164[7]_i_1" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="sobel_sobel_Pipeline_VITIS_LOOP_118_3.v" LINE_NUMBER="1000"/>
    <CELL NAME="bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[4]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="sobel.v" LINE_NUMBER="788"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="5.220" DATAPATH_LOGIC_DELAY="1.631" DATAPATH_NET_DELAY="3.589" ENDPOINT_PIN="bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[5]/R" LOGIC_LEVELS="5" MAX_FANOUT="8" SLACK="3.969" STARTPOINT_PIN="bd_0_i/hls_inst/inst/rows_read_reg_654_reg[9]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/rows_read_reg_654_reg[9]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="sobel_sparsemux_5_2_2_1_1.v" LINE_NUMBER="43"/>
    <CELL NAME="bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="sobel_sobel_Pipeline_VITIS_LOOP_118_3.v" LINE_NUMBER="1000"/>
    <CELL NAME="bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sobel_CTRL_s_axi.v" LINE_NUMBER="130"/>
    <CELL NAME="bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sobel_CTRL_s_axi.v" LINE_NUMBER="130"/>
    <CELL NAME="bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sobel_CTRL_s_axi.v" LINE_NUMBER="130"/>
    <CELL NAME="bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164[7]_i_1" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="sobel_sobel_Pipeline_VITIS_LOOP_118_3.v" LINE_NUMBER="1000"/>
    <CELL NAME="bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[5]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="sobel.v" LINE_NUMBER="788"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="5.220" DATAPATH_LOGIC_DELAY="1.631" DATAPATH_NET_DELAY="3.589" ENDPOINT_PIN="bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[6]/R" LOGIC_LEVELS="5" MAX_FANOUT="8" SLACK="3.969" STARTPOINT_PIN="bd_0_i/hls_inst/inst/rows_read_reg_654_reg[9]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/rows_read_reg_654_reg[9]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="sobel_sparsemux_5_2_2_1_1.v" LINE_NUMBER="43"/>
    <CELL NAME="bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="sobel_sobel_Pipeline_VITIS_LOOP_118_3.v" LINE_NUMBER="1000"/>
    <CELL NAME="bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sobel_CTRL_s_axi.v" LINE_NUMBER="130"/>
    <CELL NAME="bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sobel_CTRL_s_axi.v" LINE_NUMBER="130"/>
    <CELL NAME="bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sobel_CTRL_s_axi.v" LINE_NUMBER="130"/>
    <CELL NAME="bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164[7]_i_1" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="sobel_sobel_Pipeline_VITIS_LOOP_118_3.v" LINE_NUMBER="1000"/>
    <CELL NAME="bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[6]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="sobel.v" LINE_NUMBER="788"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="5.195" DATAPATH_LOGIC_DELAY="1.631" DATAPATH_NET_DELAY="3.564" ENDPOINT_PIN="bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[0]/R" LOGIC_LEVELS="5" MAX_FANOUT="8" SLACK="4.089" STARTPOINT_PIN="bd_0_i/hls_inst/inst/rows_read_reg_654_reg[9]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/rows_read_reg_654_reg[9]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="sobel_sparsemux_5_2_2_1_1.v" LINE_NUMBER="43"/>
    <CELL NAME="bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="sobel_sobel_Pipeline_VITIS_LOOP_118_3.v" LINE_NUMBER="1000"/>
    <CELL NAME="bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sobel_CTRL_s_axi.v" LINE_NUMBER="130"/>
    <CELL NAME="bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sobel_CTRL_s_axi.v" LINE_NUMBER="130"/>
    <CELL NAME="bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="sobel_CTRL_s_axi.v" LINE_NUMBER="130"/>
    <CELL NAME="bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164[7]_i_1" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="sobel_sobel_Pipeline_VITIS_LOOP_118_3.v" LINE_NUMBER="1000"/>
    <CELL NAME="bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="sobel.v" LINE_NUMBER="788"/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/sobel_design_analysis_routed.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/sobel_failfast_routed.rpt"/>
  <ReportFile TYPE="power" PATH="verilog/report/sobel_power_routed.rpt"/>
  <ReportFile TYPE="status" PATH="verilog/report/sobel_status_routed.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/sobel_timing_routed.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/sobel_timing_paths_routed.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/sobel_utilization_routed.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/sobel_utilization_hierarchical_routed.rpt"/>
</VivadoReportFiles>
</profile>
