/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [8:0] _00_;
  reg [2:0] _01_;
  wire [6:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_16z;
  wire [22:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire [9:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [32:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_11z = celloutsig_1_6z ? celloutsig_1_9z : in_data[104];
  assign celloutsig_0_20z = ~((celloutsig_0_16z | celloutsig_0_6z) & celloutsig_0_17z[9]);
  assign celloutsig_0_5z = ~((in_data[24] | celloutsig_0_0z[3]) & (celloutsig_0_1z[2] | celloutsig_0_3z));
  assign celloutsig_0_19z = ~((celloutsig_0_13z | celloutsig_0_1z[1]) & (celloutsig_0_12z | celloutsig_0_17z[2]));
  assign celloutsig_1_14z = celloutsig_1_11z | celloutsig_1_8z;
  assign celloutsig_1_19z = celloutsig_1_14z | celloutsig_1_16z;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 9'h000;
    else _00_ <= { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_11z };
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _01_ <= 3'h0;
    else _01_ <= celloutsig_0_0z[5:3];
  assign celloutsig_1_8z = { celloutsig_1_4z[26:16], celloutsig_1_6z, celloutsig_1_3z } >= { celloutsig_1_7z[3:1], celloutsig_1_0z };
  assign celloutsig_0_3z = { celloutsig_0_0z[5:2], celloutsig_0_0z } >= { celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_16z = { celloutsig_1_4z[28:10], celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_13z } >= { celloutsig_1_7z[1], _00_, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_14z, celloutsig_1_5z };
  assign celloutsig_0_6z = { celloutsig_0_3z, _01_, _01_, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z } >= { in_data[95:81], celloutsig_0_5z };
  assign celloutsig_1_2z = { in_data[137:133], celloutsig_1_0z } >= { celloutsig_1_0z[8:0], celloutsig_1_1z };
  assign celloutsig_1_10z = { celloutsig_1_4z[32:3], celloutsig_1_1z } || { celloutsig_1_1z[4:2], celloutsig_1_4z };
  assign celloutsig_0_1z = celloutsig_0_0z[5] ? celloutsig_0_0z[4:1] : in_data[43:40];
  assign celloutsig_0_10z = celloutsig_0_5z ? celloutsig_0_7z[3:0] : celloutsig_0_2z;
  assign celloutsig_0_11z = celloutsig_0_5z ? { celloutsig_0_8z[6:2], 1'h1 } : { celloutsig_0_2z[0], celloutsig_0_1z, 1'h0 };
  assign celloutsig_0_2z = in_data[85] ? in_data[62:59] : { 1'h0, in_data[84:82] };
  assign celloutsig_0_0z = - in_data[13:7];
  assign celloutsig_0_7z = - celloutsig_0_0z[4:0];
  assign celloutsig_0_8z = - in_data[51:45];
  assign celloutsig_1_4z = - in_data[147:115];
  assign celloutsig_0_17z = { _01_[2:1], celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_5z, _01_, celloutsig_0_8z, celloutsig_0_2z } | { celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_1z };
  assign celloutsig_1_1z = in_data[115:110] | celloutsig_1_0z[8:3];
  assign celloutsig_1_7z = { celloutsig_1_1z[4:1], celloutsig_1_5z, celloutsig_1_5z } | { celloutsig_1_0z[5:1], celloutsig_1_5z };
  assign celloutsig_1_5z = & { celloutsig_1_3z, celloutsig_1_1z[4:3] };
  assign celloutsig_1_6z = & { celloutsig_1_3z, celloutsig_1_1z, in_data[114:100] };
  assign celloutsig_1_0z = in_data[155:146] - in_data[182:173];
  assign celloutsig_1_9z = ~((celloutsig_1_5z & celloutsig_1_4z[19]) | celloutsig_1_2z);
  assign celloutsig_1_13z = ~((celloutsig_1_6z & celloutsig_1_5z) | celloutsig_1_7z[4]);
  assign celloutsig_1_18z = ~((celloutsig_1_10z & celloutsig_1_4z[28]) | celloutsig_1_4z[19]);
  assign celloutsig_0_12z = ~((celloutsig_0_2z[2] & in_data[60]) | in_data[12]);
  assign celloutsig_0_13z = ~((in_data[9] & celloutsig_0_3z) | celloutsig_0_5z);
  assign celloutsig_0_16z = ~((celloutsig_0_11z[3] & celloutsig_0_11z[0]) | in_data[18]);
  assign celloutsig_1_3z = ~((in_data[153] & celloutsig_1_1z[0]) | in_data[145]);
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z, celloutsig_0_20z };
endmodule
