#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Apr 13 17:01:52 2023
# Process ID: 19584
# Current directory: C:/Users/cakef/Documents/GitHub/pynq-math-visualisations/fw-heun/fourwing/fourwing.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: C:/Users/cakef/Documents/GitHub/pynq-math-visualisations/fw-heun/fourwing/fourwing.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/Users/cakef/Documents/GitHub/pynq-math-visualisations/fw-heun/fourwing/fourwing.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/cakef/Documents/GitHub/pynq-math-visualisations/fw-heun/netlist/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/cakef/Documents/GitHub/pynq-math-visualisations/fw-heun/fourwing/fourwing.cache/ip 
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cakef/Documents/GitHub/pynq-math-visualisations/fw-heun/fourwing/fourwing.srcs/sources_1/bd/design_1/ip/design_1_fwheun_0_0/design_1_fwheun_0_0.dcp' for cell 'design_1_i/fwheun_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cakef/Documents/GitHub/pynq-math-visualisations/fw-heun/fourwing/fourwing.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cakef/Documents/GitHub/pynq-math-visualisations/fw-heun/fourwing/fourwing.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cakef/Documents/GitHub/pynq-math-visualisations/fw-heun/fourwing/fourwing.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.556 . Memory (MB): peak = 1035.410 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1003 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/cakef/Documents/GitHub/pynq-math-visualisations/fw-heun/fourwing/fourwing.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/cakef/Documents/GitHub/pynq-math-visualisations/fw-heun/fourwing/fourwing.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/cakef/Documents/GitHub/pynq-math-visualisations/fw-heun/fourwing/fourwing.srcs/sources_1/bd/design_1/ip/design_1_fwheun_0_0/constrs/fwheun.xdc] for cell 'design_1_i/fwheun_0/inst'
Finished Parsing XDC File [c:/Users/cakef/Documents/GitHub/pynq-math-visualisations/fw-heun/fourwing/fourwing.srcs/sources_1/bd/design_1/ip/design_1_fwheun_0_0/constrs/fwheun.xdc] for cell 'design_1_i/fwheun_0/inst'
Parsing XDC File [c:/Users/cakef/Documents/GitHub/pynq-math-visualisations/fw-heun/fourwing/fourwing.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/cakef/Documents/GitHub/pynq-math-visualisations/fw-heun/fourwing/fourwing.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/cakef/Documents/GitHub/pynq-math-visualisations/fw-heun/fourwing/fourwing.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/cakef/Documents/GitHub/pynq-math-visualisations/fw-heun/fourwing/fourwing.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1035.410 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1035.410 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1035.410 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: f20d1f2c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1558.598 ; gain = 523.188

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c89e7e23

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1772.938 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 745 cells and removed 949 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 22eae9eee

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1772.938 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 245 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1bf1b3c0a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1772.938 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 868 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1bf1b3c0a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1772.938 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1bf1b3c0a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1772.938 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1bf1b3c0a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1772.938 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             745  |             949  |                                              0  |
|  Constant propagation         |               0  |             245  |                                              0  |
|  Sweep                        |               0  |             868  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1772.938 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1c9c5ce19

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1772.938 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1c9c5ce19

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1772.938 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1c9c5ce19

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1772.938 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1772.938 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1c9c5ce19

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1772.938 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 1772.938 ; gain = 737.527
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1772.938 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/cakef/Documents/GitHub/pynq-math-visualisations/fw-heun/fourwing/fourwing.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/cakef/Documents/GitHub/pynq-math-visualisations/fw-heun/fourwing/fourwing.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1772.938 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1538cc9c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1772.938 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1772.938 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5985df6a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1772.938 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: a508093d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1781.000 ; gain = 8.062

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: a508093d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1781.000 ; gain = 8.062
Phase 1 Placer Initialization | Checksum: a508093d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1781.000 ; gain = 8.062

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 82f2227b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1781.000 ; gain = 8.062

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 92 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 42 nets or cells. Created 0 new cell, deleted 42 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1781.000 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             42  |                    42  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             42  |                    42  |           0  |           8  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 16c531fe5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1781.000 ; gain = 8.062
Phase 2.2 Global Placement Core | Checksum: 127b0d712

Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1781.000 ; gain = 8.062
Phase 2 Global Placement | Checksum: 127b0d712

Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1781.000 ; gain = 8.062

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14c14da11

Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1781.000 ; gain = 8.062

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14841ad55

Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1781.000 ; gain = 8.062

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1163c0bac

Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1781.000 ; gain = 8.062

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 180314be2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1781.000 ; gain = 8.062

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 13801ba8c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1781.000 ; gain = 8.062

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 16917c634

Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1781.000 ; gain = 8.062

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: b8551b1f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 1781.000 ; gain = 8.062

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: ccf2447e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 1781.000 ; gain = 8.062

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 16810dfaa

Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 1781.000 ; gain = 8.062
Phase 3 Detail Placement | Checksum: 16810dfaa

Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 1781.000 ; gain = 8.062

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 172a89470

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.967 | TNS=-532.476 |
Phase 1 Physical Synthesis Initialization | Checksum: 17b0b0429

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.500 . Memory (MB): peak = 1812.191 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1b45a7fb1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.535 . Memory (MB): peak = 1812.191 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 172a89470

Time (s): cpu = 00:00:12 ; elapsed = 00:00:33 . Memory (MB): peak = 1812.191 ; gain = 39.254
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.496. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1877b0bac

Time (s): cpu = 00:00:20 ; elapsed = 00:00:55 . Memory (MB): peak = 1812.191 ; gain = 39.254
Phase 4.1 Post Commit Optimization | Checksum: 1877b0bac

Time (s): cpu = 00:00:20 ; elapsed = 00:00:55 . Memory (MB): peak = 1812.191 ; gain = 39.254

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1877b0bac

Time (s): cpu = 00:00:21 ; elapsed = 00:00:55 . Memory (MB): peak = 1812.191 ; gain = 39.254

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1877b0bac

Time (s): cpu = 00:00:21 ; elapsed = 00:00:55 . Memory (MB): peak = 1812.191 ; gain = 39.254

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1812.191 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 14c69d972

Time (s): cpu = 00:00:21 ; elapsed = 00:00:55 . Memory (MB): peak = 1812.191 ; gain = 39.254
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14c69d972

Time (s): cpu = 00:00:21 ; elapsed = 00:00:55 . Memory (MB): peak = 1812.191 ; gain = 39.254
Ending Placer Task | Checksum: b18230ce

Time (s): cpu = 00:00:21 ; elapsed = 00:00:55 . Memory (MB): peak = 1812.191 ; gain = 39.254
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:57 . Memory (MB): peak = 1812.191 ; gain = 39.254
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.966 . Memory (MB): peak = 1821.594 ; gain = 9.402
INFO: [Common 17-1381] The checkpoint 'C:/Users/cakef/Documents/GitHub/pynq-math-visualisations/fw-heun/fourwing/fourwing.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1821.594 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1821.594 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1821.594 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.496 | TNS=-517.999 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a27eded8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1822.727 ; gain = 1.133
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.496 | TNS=-517.999 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1a27eded8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1822.727 ; gain = 1.133

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.496 | TNS=-517.999 |
INFO: [Physopt 32-663] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/B[13].  Re-placed instance design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][13]
INFO: [Physopt 32-735] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/B[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.496 | TNS=-518.362 |
INFO: [Physopt 32-663] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/B[5].  Re-placed instance design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][5]
INFO: [Physopt 32-735] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/B[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.496 | TNS=-518.737 |
INFO: [Physopt 32-663] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/B[7].  Re-placed instance design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][7]
INFO: [Physopt 32-735] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/B[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.496 | TNS=-519.095 |
INFO: [Physopt 32-663] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/B[8].  Re-placed instance design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][8]
INFO: [Physopt 32-735] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/B[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.488 | TNS=-519.608 |
INFO: [Physopt 32-663] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/B[0].  Re-placed instance design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][0]
INFO: [Physopt 32-735] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/B[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.488 | TNS=-520.127 |
INFO: [Physopt 32-663] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/B[10].  Re-placed instance design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][10]
INFO: [Physopt 32-735] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/B[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.488 | TNS=-520.600 |
INFO: [Physopt 32-663] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/B[11].  Re-placed instance design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][11]
INFO: [Physopt 32-735] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/B[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.488 | TNS=-521.092 |
INFO: [Physopt 32-663] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/B[12].  Re-placed instance design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][12]
INFO: [Physopt 32-735] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/B[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.488 | TNS=-521.588 |
INFO: [Physopt 32-663] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/B[18].  Re-placed instance design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][18]
INFO: [Physopt 32-735] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/B[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.488 | TNS=-522.096 |
INFO: [Physopt 32-663] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/B[30].  Re-placed instance design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][30]
INFO: [Physopt 32-735] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/B[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.488 | TNS=-522.362 |
INFO: [Physopt 32-663] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/B[3].  Re-placed instance design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][3]
INFO: [Physopt 32-735] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/B[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.488 | TNS=-522.640 |
INFO: [Physopt 32-663] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/B[4].  Re-placed instance design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][4]
INFO: [Physopt 32-735] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/B[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.457 | TNS=-523.042 |
INFO: [Physopt 32-663] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult2/B[29].  Re-placed instance design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][29]
INFO: [Physopt 32-735] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult2/B[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.455 | TNS=-523.311 |
INFO: [Physopt 32-662] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/B[10].  Did not re-place instance design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][10]
INFO: [Physopt 32-702] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/B[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/p_1_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20[0][0]_i_62_n_0.  Did not re-place instance design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20[0][0]_i_62
INFO: [Physopt 32-735] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20[0][0]_i_62_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.371 | TNS=-516.847 |
INFO: [Physopt 32-663] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult2/B[17].  Re-placed instance design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][17]
INFO: [Physopt 32-735] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult2/B[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.371 | TNS=-517.313 |
INFO: [Physopt 32-663] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult2/B[1].  Re-placed instance design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][1]
INFO: [Physopt 32-735] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult2/B[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.371 | TNS=-517.766 |
INFO: [Physopt 32-663] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult2/B[22].  Re-placed instance design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][22]
INFO: [Physopt 32-735] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult2/B[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.371 | TNS=-518.252 |
INFO: [Physopt 32-663] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult2/B[6].  Re-placed instance design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][6]
INFO: [Physopt 32-735] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult2/B[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.358 | TNS=-518.581 |
INFO: [Physopt 32-663] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult2/B[13].  Re-placed instance design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][13]
INFO: [Physopt 32-735] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult2/B[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.358 | TNS=-519.058 |
INFO: [Physopt 32-663] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult2/B[14].  Re-placed instance design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][14]
INFO: [Physopt 32-735] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult2/B[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.358 | TNS=-519.338 |
INFO: [Physopt 32-663] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult2/B[16].  Re-placed instance design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][16]
INFO: [Physopt 32-735] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult2/B[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.358 | TNS=-519.827 |
INFO: [Physopt 32-663] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult2/B[19].  Re-placed instance design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][19]
INFO: [Physopt 32-735] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult2/B[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.354 | TNS=-520.331 |
INFO: [Physopt 32-702] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20[0][0]_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20[0][0]_i_59_n_0.  Did not re-place instance design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20[0][0]_i_59
INFO: [Physopt 32-702] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20[0][0]_i_59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20[0]_0.  Did not re-place instance design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20[0][31]_i_1
INFO: [Physopt 32-702] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/mult_52_58__4_n_101. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.354 | TNS=-520.331 |
Phase 3 Critical Path Optimization | Checksum: 1a27eded8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1822.727 ; gain = 1.133

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.354 | TNS=-520.331 |
INFO: [Physopt 32-662] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/B[10].  Did not re-place instance design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][10]
INFO: [Physopt 32-702] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/B[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/p_1_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][28]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][24]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][20]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][16]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][12]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][8]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][4]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][0]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][0]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][0]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][0]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][0]_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][0]_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20[0][0]_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20[0][0]_i_59_n_0.  Did not re-place instance design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20[0][0]_i_59
INFO: [Physopt 32-702] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20[0][0]_i_59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20[0]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20[0]_0.  Did not re-place instance design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20[0][31]_i_1
INFO: [Physopt 32-702] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/mult_52_58__4_n_101. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/mult_52_58__3_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/mult_52_58__2_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/B[10].  Did not re-place instance design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][10]
INFO: [Physopt 32-702] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/B[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/p_1_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20[0][0]_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20[0][0]_i_59_n_0.  Did not re-place instance design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20[0][0]_i_59
INFO: [Physopt 32-702] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20[0][0]_i_59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20[0]_0.  Did not re-place instance design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20[0][31]_i_1
INFO: [Physopt 32-702] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/fwheun_0/inst/fwheun_struct/cmult1/mult_52_58__4_n_101. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.354 | TNS=-520.331 |
Phase 4 Critical Path Optimization | Checksum: 1a27eded8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1826.789 ; gain = 5.195
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1826.789 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-4.354 | TNS=-520.331 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.142  |         -2.332  |            0  |              0  |                    22  |           0  |           2  |  00:00:03  |
|  Total          |          0.142  |         -2.332  |            0  |              0  |                    22  |           0  |           3  |  00:00:03  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1826.789 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 120aee2b5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1826.789 ; gain = 5.195
INFO: [Common 17-83] Releasing license: Implementation
200 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1826.789 ; gain = 5.195
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.955 . Memory (MB): peak = 1852.922 ; gain = 26.133
INFO: [Common 17-1381] The checkpoint 'C:/Users/cakef/Documents/GitHub/pynq-math-visualisations/fw-heun/fourwing/fourwing.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 7b153b11 ConstDB: 0 ShapeSum: 2f60a353 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 8cfbaddc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 1976.430 ; gain = 123.508
Post Restoration Checksum: NetGraph: c598ad0 NumContArr: 80a2230c Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 8cfbaddc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 1976.430 ; gain = 123.508

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 8cfbaddc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 1983.488 ; gain = 130.566

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 8cfbaddc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 1983.488 ; gain = 130.566
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 191075872

Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 2010.250 ; gain = 157.328
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.304 | TNS=-517.137| WHS=-0.239 | THS=-51.100|

Phase 2 Router Initialization | Checksum: 267530493

Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 2047.379 ; gain = 194.457

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 10846
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 10846
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1322d852b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 2047.379 ; gain = 194.457

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 989
 Number of Nodes with overlaps = 223
 Number of Nodes with overlaps = 89
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.956 | TNS=-690.373| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 201d47a3a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:41 . Memory (MB): peak = 2047.379 ; gain = 194.457

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.678 | TNS=-672.759| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 158013755

Time (s): cpu = 00:00:21 ; elapsed = 00:00:45 . Memory (MB): peak = 2047.379 ; gain = 194.457

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 70
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.728 | TNS=-689.933| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1ee2002cf

Time (s): cpu = 00:00:22 ; elapsed = 00:00:48 . Memory (MB): peak = 2047.379 ; gain = 194.457
Phase 4 Rip-up And Reroute | Checksum: 1ee2002cf

Time (s): cpu = 00:00:22 ; elapsed = 00:00:48 . Memory (MB): peak = 2047.379 ; gain = 194.457

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1edb446ea

Time (s): cpu = 00:00:23 ; elapsed = 00:00:48 . Memory (MB): peak = 2047.379 ; gain = 194.457
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.660 | TNS=-653.569| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 18331e0f2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:49 . Memory (MB): peak = 2060.031 ; gain = 207.109

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18331e0f2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:49 . Memory (MB): peak = 2060.031 ; gain = 207.109
Phase 5 Delay and Skew Optimization | Checksum: 18331e0f2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:49 . Memory (MB): peak = 2060.031 ; gain = 207.109

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 15bef9a8d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:50 . Memory (MB): peak = 2060.031 ; gain = 207.109
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.660 | TNS=-643.679| WHS=0.042  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 15bf0bff8

Time (s): cpu = 00:00:24 ; elapsed = 00:00:50 . Memory (MB): peak = 2060.031 ; gain = 207.109
Phase 6 Post Hold Fix | Checksum: 15bf0bff8

Time (s): cpu = 00:00:24 ; elapsed = 00:00:50 . Memory (MB): peak = 2060.031 ; gain = 207.109

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.21078 %
  Global Horizontal Routing Utilization  = 2.88058 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 60.3604%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 72.973%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 64.7059%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1a4ea58bb

Time (s): cpu = 00:00:24 ; elapsed = 00:00:50 . Memory (MB): peak = 2060.031 ; gain = 207.109

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a4ea58bb

Time (s): cpu = 00:00:24 ; elapsed = 00:00:50 . Memory (MB): peak = 2060.031 ; gain = 207.109

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 274e5e120

Time (s): cpu = 00:00:24 ; elapsed = 00:00:51 . Memory (MB): peak = 2060.031 ; gain = 207.109

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.660 | TNS=-643.679| WHS=0.042  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 274e5e120

Time (s): cpu = 00:00:24 ; elapsed = 00:00:51 . Memory (MB): peak = 2060.031 ; gain = 207.109
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:24 ; elapsed = 00:00:51 . Memory (MB): peak = 2060.031 ; gain = 207.109

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
216 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:53 . Memory (MB): peak = 2060.031 ; gain = 207.109
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2060.207 ; gain = 0.176
INFO: [Common 17-1381] The checkpoint 'C:/Users/cakef/Documents/GitHub/pynq-math-visualisations/fw-heun/fourwing/fourwing.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/cakef/Documents/GitHub/pynq-math-visualisations/fw-heun/fourwing/fourwing.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/cakef/Documents/GitHub/pynq-math-visualisations/fw-heun/fourwing/fourwing.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
228 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/fwheun_0/inst/fwheun_struct/cmult1/mult_52_58__0 output design_1_i/fwheun_0/inst/fwheun_struct/cmult1/mult_52_58__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/fwheun_0/inst/fwheun_struct/cmult1/mult_52_58__1 output design_1_i/fwheun_0/inst/fwheun_struct/cmult1/mult_52_58__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/fwheun_0/inst/fwheun_struct/cmult1/mult_52_58__10 output design_1_i/fwheun_0/inst/fwheun_struct/cmult1/mult_52_58__10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/fwheun_0/inst/fwheun_struct/cmult1/mult_52_58__4 output design_1_i/fwheun_0/inst/fwheun_struct/cmult1/mult_52_58__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/fwheun_0/inst/fwheun_struct/cmult1/mult_52_58__7 output design_1_i/fwheun_0/inst/fwheun_struct/cmult1/mult_52_58__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__0 output design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__1 output design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__10 output design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__4 output design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__7 output design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/mult7/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/mult7/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/mult9/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/mult9/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives2/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives2/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives2/mult7/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives2/mult7/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives2/mult9/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives2/mult9/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fwheun_0/inst/fwheun_struct/cmult1/mult_52_58__0 multiplier stage design_1_i/fwheun_0/inst/fwheun_struct/cmult1/mult_52_58__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fwheun_0/inst/fwheun_struct/cmult1/mult_52_58__1 multiplier stage design_1_i/fwheun_0/inst/fwheun_struct/cmult1/mult_52_58__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fwheun_0/inst/fwheun_struct/cmult1/mult_52_58__10 multiplier stage design_1_i/fwheun_0/inst/fwheun_struct/cmult1/mult_52_58__10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fwheun_0/inst/fwheun_struct/cmult1/mult_52_58__4 multiplier stage design_1_i/fwheun_0/inst/fwheun_struct/cmult1/mult_52_58__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fwheun_0/inst/fwheun_struct/cmult1/mult_52_58__7 multiplier stage design_1_i/fwheun_0/inst/fwheun_struct/cmult1/mult_52_58__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__0 multiplier stage design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__1 multiplier stage design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__10 multiplier stage design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__4 multiplier stage design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__7 multiplier stage design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/mult7/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/mult7/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/mult7/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/mult7/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/mult7/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/mult7/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/mult9/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/mult9/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/mult9/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/mult9/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/mult9/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/mult9/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives2/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives2/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives2/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives2/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives2/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives2/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives2/mult7/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives2/mult7/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives2/mult7/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives2/mult7/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives2/mult7/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives2/mult7/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives2/mult9/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives2/mult9/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives2/mult9/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives2/mult9/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives2/mult9/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives2/mult9/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 44 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] 'C:/Users/cakef/Documents/GitHub/pynq-math-visualisations/fw-heun/fourwing/fourwing.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Apr 13 17:05:28 2023. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
248 Infos, 46 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 2507.176 ; gain = 432.270
INFO: [Common 17-206] Exiting Vivado at Thu Apr 13 17:05:28 2023...
