
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.30000000000000000000;
2.30000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_32_32_20_1";
mvm_32_32_20_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_32_32_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_32_32_20_1' with
	the parameters "32,32,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k32_p32_b20_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k32_p32_b20_g1' with
	the parameters "6,32". (HDL-193)

Inferred memory devices in process
	in routine increaser_b6_TOP32 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k32_p32_b20_g1' with
	the parameters "1,32,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b20_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b20_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b20_g1' with
	the parameters "20,32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col32_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE32' with
	the parameters "20,32,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b20_SIZE32_LOGSIZE5/105 |   32   |   20    |      5       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE32' with
	the parameters "5,31". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP31 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 1505 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b5_TOP31_0'
  Processing 'memory_b20_SIZE32_LOGSIZE5_0'
  Processing 'seqMemory_b20_SIZE32_0'
  Processing 'singlepath_n_row1_n_col32_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b6_TOP32'
  Processing 'multipath_k32_p32_b20_g1'
  Processing 'mvm_32_32_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP31_1_DW01_inc_0'
  Processing 'increaser_b5_TOP31_2_DW01_inc_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP31_3_DW01_inc_0'
  Processing 'increaser_b5_TOP31_4_DW01_inc_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP31_5_DW01_inc_0'
  Processing 'increaser_b5_TOP31_6_DW01_inc_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP31_7_DW01_inc_0'
  Processing 'increaser_b5_TOP31_8_DW01_inc_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP31_9_DW01_inc_0'
  Processing 'increaser_b5_TOP31_10_DW01_inc_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP31_11_DW01_inc_0'
  Processing 'increaser_b5_TOP31_12_DW01_inc_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP31_13_DW01_inc_0'
  Processing 'increaser_b5_TOP31_14_DW01_inc_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP31_15_DW01_inc_0'
  Processing 'increaser_b5_TOP31_16_DW01_inc_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP31_17_DW01_inc_0'
  Processing 'increaser_b5_TOP31_18_DW01_inc_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP31_19_DW01_inc_0'
  Processing 'increaser_b5_TOP31_20_DW01_inc_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP31_21_DW01_inc_0'
  Processing 'increaser_b5_TOP31_22_DW01_inc_0'
  Processing 'mac_b20_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP31_23_DW01_inc_0'
  Processing 'increaser_b5_TOP31_24_DW01_inc_0'
  Processing 'mac_b20_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP31_25_DW01_inc_0'
  Processing 'increaser_b5_TOP31_26_DW01_inc_0'
  Processing 'mac_b20_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP31_27_DW01_inc_0'
  Processing 'increaser_b5_TOP31_28_DW01_inc_0'
  Processing 'mac_b20_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP31_29_DW01_inc_0'
  Processing 'increaser_b5_TOP31_30_DW01_inc_0'
  Processing 'mac_b20_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP31_31_DW01_inc_0'
  Processing 'increaser_b5_TOP31_32_DW01_inc_0'
  Processing 'mac_b20_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP31_33_DW01_inc_0'
  Processing 'increaser_b5_TOP31_34_DW01_inc_0'
  Processing 'mac_b20_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP31_35_DW01_inc_0'
  Processing 'increaser_b5_TOP31_36_DW01_inc_0'
  Processing 'mac_b20_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP31_37_DW01_inc_0'
  Processing 'increaser_b5_TOP31_38_DW01_inc_0'
  Processing 'mac_b20_g1_20_DW01_add_0'
  Processing 'increaser_b5_TOP31_39_DW01_inc_0'
  Processing 'increaser_b5_TOP31_40_DW01_inc_0'
  Processing 'mac_b20_g1_21_DW01_add_0'
  Processing 'increaser_b5_TOP31_41_DW01_inc_0'
  Processing 'increaser_b5_TOP31_42_DW01_inc_0'
  Processing 'mac_b20_g1_22_DW01_add_0'
  Processing 'increaser_b5_TOP31_43_DW01_inc_0'
  Processing 'increaser_b5_TOP31_44_DW01_inc_0'
  Processing 'mac_b20_g1_23_DW01_add_0'
  Processing 'increaser_b5_TOP31_45_DW01_inc_0'
  Processing 'increaser_b5_TOP31_46_DW01_inc_0'
  Processing 'mac_b20_g1_24_DW01_add_0'
  Processing 'increaser_b5_TOP31_47_DW01_inc_0'
  Processing 'increaser_b5_TOP31_48_DW01_inc_0'
  Processing 'mac_b20_g1_25_DW01_add_0'
  Processing 'increaser_b5_TOP31_49_DW01_inc_0'
  Processing 'increaser_b5_TOP31_50_DW01_inc_0'
  Processing 'mac_b20_g1_26_DW01_add_0'
  Processing 'increaser_b5_TOP31_51_DW01_inc_0'
  Processing 'increaser_b5_TOP31_52_DW01_inc_0'
  Processing 'mac_b20_g1_27_DW01_add_0'
  Processing 'increaser_b5_TOP31_53_DW01_inc_0'
  Processing 'increaser_b5_TOP31_54_DW01_inc_0'
  Processing 'mac_b20_g1_28_DW01_add_0'
  Processing 'increaser_b5_TOP31_55_DW01_inc_0'
  Processing 'increaser_b5_TOP31_56_DW01_inc_0'
  Processing 'mac_b20_g1_29_DW01_add_0'
  Processing 'increaser_b5_TOP31_57_DW01_inc_0'
  Processing 'increaser_b5_TOP31_58_DW01_inc_0'
  Processing 'mac_b20_g1_30_DW01_add_0'
  Processing 'increaser_b5_TOP31_59_DW01_inc_0'
  Processing 'increaser_b5_TOP31_60_DW01_inc_0'
  Processing 'mac_b20_g1_31_DW01_add_0'
  Processing 'increaser_b5_TOP31_61_DW01_inc_0'
  Processing 'increaser_b5_TOP31_62_DW01_inc_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP31_63_DW01_inc_0'
  Processing 'increaser_b5_TOP31_0_DW01_inc_0'
  Processing 'increaser_b6_TOP32_DW01_inc_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_12_DW_mult_tc_0'
  Mapping 'mac_b20_g1_13_DW_mult_tc_0'
  Mapping 'mac_b20_g1_14_DW_mult_tc_0'
  Mapping 'mac_b20_g1_15_DW_mult_tc_0'
  Mapping 'mac_b20_g1_16_DW_mult_tc_0'
  Mapping 'mac_b20_g1_17_DW_mult_tc_0'
  Mapping 'mac_b20_g1_18_DW_mult_tc_0'
  Mapping 'mac_b20_g1_19_DW_mult_tc_0'
  Mapping 'mac_b20_g1_20_DW_mult_tc_0'
  Mapping 'mac_b20_g1_21_DW_mult_tc_0'
  Mapping 'mac_b20_g1_22_DW_mult_tc_0'
  Mapping 'mac_b20_g1_23_DW_mult_tc_0'
  Mapping 'mac_b20_g1_24_DW_mult_tc_0'
  Mapping 'mac_b20_g1_25_DW_mult_tc_0'
  Mapping 'mac_b20_g1_26_DW_mult_tc_0'
  Mapping 'mac_b20_g1_27_DW_mult_tc_0'
  Mapping 'mac_b20_g1_28_DW_mult_tc_0'
  Mapping 'mac_b20_g1_29_DW_mult_tc_0'
  Mapping 'mac_b20_g1_30_DW_mult_tc_0'
  Mapping 'mac_b20_g1_31_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:42  516298.3      1.35   29493.3  123175.4                          
    0:01:42  516298.3      1.35   29493.3  123175.4                          
    0:01:42  516900.0      1.35   29493.3  122755.9                          
    0:01:43  517493.7      1.35   29493.3  122336.4                          
    0:01:43  518087.4      1.35   29493.2  121916.9                          
    0:01:43  518681.1      1.35   29493.2  121497.4                          
    0:01:43  519274.8      1.35   29493.2  121077.9                          
    0:01:44  519868.5      1.35   29493.2  120658.4                          
    0:01:44  520462.2      1.35   29493.2  120238.9                          
    0:01:44  521056.0      1.35   29493.1  119819.4                          
    0:01:44  521649.7      1.35   29493.1  119400.0                          
    0:01:45  522243.4      1.35   29493.1  118980.5                          
    0:01:46  523056.3      1.35   24137.6  100276.8                          
    0:01:47  523881.9      1.35   18326.4   80402.3                          
    0:01:48  524671.2      1.35   12963.7   61740.0                          
    0:01:49  525494.7      1.35    7156.3   42057.7                          
    0:01:50  526296.4      1.35    1792.0   22988.6                          
    0:02:51  525424.5      0.66     302.3    2403.0                          
    0:02:53  525424.5      0.66     302.3    2403.0                          
    0:02:53  525424.5      0.66     302.3    2403.0                          
    0:02:54  525424.7      0.66     302.3    2403.0                          
    0:02:54  525424.7      0.66     302.3    2403.0                          
    0:02:56  525424.7      0.66     302.3    2403.0                          
    0:03:36  447787.9      0.69     214.9     472.6                          
    0:03:42  447680.1      0.68     214.3     418.1                          
    0:03:47  447688.4      0.68     213.0     408.2                          
    0:03:49  447696.3      0.67     211.3     398.3                          
    0:04:03  447700.6      0.67     210.6     389.2                          
    0:04:06  447710.7      0.66     209.5     377.5                          
    0:04:08  447712.3      0.66     207.8     367.6                          
    0:04:10  447722.1      0.65     206.3     354.1                          
    0:04:13  447734.4      0.64     205.5     342.5                          
    0:04:15  447741.0      0.64     203.1     330.8                          
    0:04:17  447751.1      0.64     201.8     318.1                          
    0:04:18  447772.2      0.63     200.6     303.5                          
    0:04:19  447785.5      0.63     198.7     290.1                          
    0:04:21  447798.2      0.62     197.6     273.0                          
    0:04:22  447814.5      0.62     196.7     262.4                          
    0:04:23  447814.2      0.62     196.7     262.4                          
    0:04:23  447814.2      0.62     196.7     262.4                          
    0:04:25  447819.5      0.61     192.2     180.3                          
    0:04:27  447823.8      0.61     185.4      98.9                          
    0:04:28  447824.3      0.61     182.9      39.4                          
    0:04:29  447822.4      0.61     182.4       9.5                          
    0:04:30  447821.9      0.57     180.1       0.0                          
    0:04:31  447821.9      0.57     180.1       0.0                          
    0:04:31  447821.9      0.57     180.1       0.0                          
    0:04:31  447821.9      0.57     180.1       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:31  447821.9      0.57     180.1       0.0                          
    0:04:31  447863.4      0.53     177.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:04:32  447925.6      0.51     174.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:32  447958.4      0.49     172.5       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:32  447982.6      0.49     171.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:32  448008.4      0.49     170.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:33  448037.4      0.48     169.5       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:33  448074.9      0.48     168.6       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:33  448100.9      0.47     167.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:04:33  448127.0      0.47     167.1       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:04:33  448145.4      0.47     166.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:04:33  448163.7      0.46     165.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:34  448189.5      0.46     165.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:34  448204.4      0.46     165.1       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[38]/D
    0:04:34  448226.0      0.46     164.1       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:34  448240.8      0.46     163.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:34  448276.2      0.46     161.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:34  448305.5      0.46     158.8       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:34  448335.5      0.46     156.5       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:34  448370.9      0.46     153.8       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:34  448401.0      0.46     151.5       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:34  448430.2      0.46     149.3       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:34  448465.6      0.46     146.6       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:34  448494.9      0.46     144.4       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:35  448522.8      0.46     142.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:04:35  448543.3      0.45     142.3       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:04:35  448564.6      0.45     140.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:35  448584.5      0.45     139.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:04:35  448595.7      0.45     139.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:04:35  448615.1      0.45     139.2       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:35  448641.4      0.45     138.9       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:04:35  448663.3      0.45     138.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:04:35  448682.7      0.44     138.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:36  448694.9      0.44     138.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:04:36  448713.3      0.44     137.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:36  448718.9      0.44     137.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:36  448729.8      0.44     137.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:04:36  448747.6      0.44     137.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:04:36  448755.0      0.44     137.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:04:36  448761.9      0.44     136.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:04:36  448764.3      0.43     136.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:04:36  448778.4      0.43     136.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:37  448801.0      0.43     135.5       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:04:37  448821.0      0.43     134.8       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:04:37  448839.1      0.43     134.3       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:37  448854.8      0.43     133.8       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:04:37  448871.8      0.43     133.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:37  448892.5      0.43     132.9       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:04:37  448906.1      0.43     132.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:04:37  448921.3      0.43     131.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:37  448935.9      0.43     131.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:04:37  448946.3      0.43     131.1       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:04:38  448977.7      0.42     129.7       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:38  448999.2      0.42     129.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:38  449020.0      0.42     127.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:38  449046.0      0.42     126.2       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:38  449068.9      0.42     124.6       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:38  449086.7      0.42     123.4       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:38  449110.7      0.41     122.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:38  449133.8      0.41     120.7       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:38  449151.9      0.41     119.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:38  449167.3      0.41     119.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:04:39  449183.0      0.41     118.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:39  449192.3      0.40     118.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:04:39  449202.2      0.40     118.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:04:39  449211.7      0.40     118.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:04:39  449225.6      0.40     117.9       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:39  449247.7      0.39     117.6       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:04:39  449261.2      0.39     117.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:39  449273.5      0.39     116.9       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:39  449294.7      0.39     116.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:40  449303.5      0.39     116.5       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:40  449312.8      0.39     116.0       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:40  449323.5      0.38     115.7       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:04:40  449334.6      0.38     115.2       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:40  449347.9      0.38     114.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:04:40  449353.5      0.38     114.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:40  449385.2      0.38     113.4       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:40  449405.4      0.38     112.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:40  449419.8      0.38     111.3       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:40  449434.1      0.38     110.2       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:40  449448.8      0.38     109.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:40  449463.7      0.38     109.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:41  449477.2      0.38     108.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:41  449496.4      0.38     107.0       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:41  449518.4      0.38     105.7       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:41  449524.0      0.37     105.5       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:41  449532.3      0.37     105.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:41  449538.9      0.37     105.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:04:41  449557.0      0.37     104.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:04:41  449577.5      0.37     104.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:41  449584.1      0.37     104.0       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:04:41  449596.9      0.37     103.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:42  449616.3      0.37     103.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:04:42  449630.7      0.37     102.4       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:42  449649.1      0.37     101.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:04:42  449662.1      0.37     101.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:04:42  449678.0      0.37     100.6       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:42  449692.1      0.37     100.1       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:04:42  449705.7      0.36      99.3       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:42  449718.5      0.36      98.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:42  449733.4      0.36      98.4       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:04:43  449740.3      0.36      98.1       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:04:43  449758.9      0.36      97.7       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[38]/D
    0:04:43  449778.3      0.36      96.5       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:43  449790.6      0.36      95.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:43  449796.7      0.35      95.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:43  449816.6      0.35      94.6       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:43  449827.0      0.35      94.4       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[39]/D
    0:04:43  449837.6      0.35      94.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:04:43  449851.7      0.35      93.7       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:04:43  449862.9      0.35      93.3       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:04:44  449878.1      0.34      92.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:44  449887.7      0.34      92.1       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:44  449897.2      0.34      91.4       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:44  449907.3      0.34      91.2       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:44  449923.6      0.34      90.3       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:04:44  449930.2      0.34      90.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:04:44  449943.5      0.34      90.0       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[38]/D
    0:04:44  449957.9      0.34      89.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:44  449963.7      0.33      89.6       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:44  449971.2      0.33      89.2       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:44  449989.8      0.33      88.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:04:45  450003.9      0.33      88.3       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:04:45  450006.6      0.33      88.1       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  450016.9      0.33      87.5       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  450028.1      0.33      87.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:45  450042.7      0.33      86.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:04:45  450069.9      0.33      85.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:45  450082.1      0.32      85.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:04:45  450095.1      0.32      85.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  450101.3      0.32      84.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:04:46  450116.7      0.32      84.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:46  450120.7      0.32      84.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:04:46  450133.4      0.32      83.8       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:46  450145.1      0.32      83.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:46  450156.0      0.32      82.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:04:46  450164.0      0.32      82.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:04:46  450167.5      0.32      82.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:46  450172.8      0.32      82.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:46  450188.8      0.32      81.4       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:46  450193.3      0.32      81.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:46  450197.5      0.32      81.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:04:47  450203.9      0.32      81.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:04:47  450209.2      0.32      80.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:04:47  450221.5      0.31      80.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:47  450232.9      0.31      80.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:47  450235.6      0.31      80.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:04:47  450243.6      0.31      80.0       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:47  450252.9      0.31      79.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:47  450260.6      0.31      79.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:47  450269.9      0.31      79.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:04:47  450277.6      0.30      78.6       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:04:48  450285.9      0.30      78.0       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:04:48  450294.4      0.30      77.3       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:48  450305.0      0.30      76.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:48  450312.7      0.30      75.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:48  450313.3      0.29      75.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:04:48  450323.4      0.29      75.5       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:04:48  450335.1      0.29      74.8       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:04:48  450345.2      0.29      74.2       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:48  450351.0      0.29      73.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:48  450355.8      0.29      73.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:48  450361.9      0.29      72.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:04:48  450369.6      0.29      72.5       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:04:49  450379.8      0.29      71.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:49  450385.3      0.28      71.7       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:04:49  450391.2      0.28      71.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:49  450400.5      0.28      71.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:49  450408.7      0.28      70.8       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:49  450417.0      0.28      70.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:04:49  450425.2      0.28      70.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:04:49  450432.7      0.28      69.6       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:49  450441.5      0.28      69.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:49  450450.5      0.28      68.7       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[39]/D
    0:04:49  450457.2      0.28      68.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:04:50  450463.5      0.27      68.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:04:50  450473.4      0.27      67.8       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:04:50  450480.0      0.27      67.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:50  450488.0      0.27      67.2       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:04:50  450495.5      0.27      67.0       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:50  450504.8      0.27      66.5       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:04:50  450513.8      0.27      66.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:50  450520.5      0.27      65.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:04:50  450529.8      0.27      65.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:50  450544.1      0.26      64.7       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:04:50  450557.4      0.26      64.0       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:50  450564.9      0.26      63.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:51  450572.3      0.26      63.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:51  450588.0      0.26      62.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:51  450599.5      0.26      62.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:04:51  450610.9      0.26      61.9       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:04:51  450617.0      0.26      61.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:04:51  450625.3      0.26      61.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:51  450632.5      0.25      60.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:51  450644.4      0.25      60.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:04:51  450650.5      0.25      59.8       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:04:51  450656.4      0.25      59.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:51  450664.1      0.25      59.1       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:51  450676.3      0.25      58.7       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:52  450683.5      0.25      58.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:52  450693.6      0.25      58.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:52  450701.1      0.25      57.8       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[39]/D
    0:04:52  450710.7      0.25      57.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:04:52  450724.8      0.24      56.9       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:52  450730.6      0.24      56.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:04:52  450738.6      0.24      56.4       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[38]/D
    0:04:52  450753.5      0.24      55.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:04:52  450764.9      0.24      55.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:52  450779.0      0.24      54.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:04:52  450789.1      0.24      54.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:04:52  450797.4      0.24      54.0       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:53  450804.8      0.24      53.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:53  450810.9      0.23      53.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:04:53  450816.0      0.23      53.3       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:04:53  450824.5      0.23      52.8       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:04:53  450837.3      0.23      52.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:53  450841.0      0.23      52.2       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:53  450847.9      0.23      51.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:53  450854.3      0.23      51.7       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:53  450858.8      0.23      51.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:04:53  450867.1      0.23      51.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:53  450874.5      0.23      51.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:04:53  450884.4      0.23      50.5       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:04:54  450891.8      0.22      50.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:04:54  450902.2      0.22      50.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:04:54  450914.9      0.22      49.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:04:54  450921.1      0.22      49.2       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:54  450928.2      0.22      49.1       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:54  450936.8      0.22      48.8       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:54  450944.5      0.22      48.4       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:54  450953.8      0.22      48.0       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:04:54  450958.6      0.22      47.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:54  450968.9      0.22      47.6       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:54  450973.5      0.22      47.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:04:55  450978.3      0.22      47.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:04:55  450990.2      0.22      47.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:04:55  451000.1      0.21      46.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:55  451006.5      0.21      46.6       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:55  451009.9      0.21      46.5       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:55  451018.2      0.21      46.3       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:55  451026.7      0.21      46.0       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:55  451035.7      0.21      45.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:04:55  451041.3      0.21      45.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:55  451048.2      0.21      45.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:55  451058.1      0.21      45.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:04:55  451066.3      0.21      45.1       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:04:56  451067.4      0.21      45.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:56  451073.7      0.21      44.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:04:56  451078.3      0.21      44.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:04:56  451087.0      0.21      44.3       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:56  451096.6      0.21      43.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:04:56  451103.8      0.21      43.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:56  451109.7      0.20      43.5       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:04:56  451117.6      0.20      43.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:56  451121.4      0.20      43.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:56  451125.1      0.20      42.8       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:04:56  451128.3      0.20      42.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:56  451131.2      0.20      42.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:57  451135.7      0.20      42.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:04:57  451142.6      0.20      42.5       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:04:57  451148.0      0.20      42.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:04:57  451151.4      0.20      42.2       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:57  451157.8      0.20      42.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:57  451161.3      0.20      41.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:57  451170.3      0.20      41.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:57  451176.2      0.20      41.6       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:04:57  451180.7      0.20      41.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:04:57  451185.5      0.20      41.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:04:57  451193.2      0.20      41.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:57  451199.3      0.20      41.3       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:04:58  451205.4      0.20      41.1       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:04:58  451212.6      0.20      41.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:58  451216.6      0.20      41.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:58  451224.8      0.20      40.9       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:58  451229.4      0.20      40.9       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:04:58  451234.9      0.20      40.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:58  451243.2      0.19      40.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:58  451248.0      0.19      40.5       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:04:58  451256.2      0.19      40.3       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:04:58  451261.3      0.19      40.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:58  451265.0      0.19      40.2       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:04:58  451271.7      0.19      40.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:59  451281.5      0.19      39.7       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:59  451281.8      0.19      39.7       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:04:59  451285.0      0.19      39.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:59  451293.2      0.19      39.5       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:59  451295.1      0.19      39.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:04:59  451302.5      0.19      39.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:59  451306.5      0.19      39.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:04:59  451312.4      0.19      39.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:04:59  451317.7      0.19      38.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:04:59  451322.7      0.19      38.8       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[39]/D
    0:04:59  451325.9      0.19      38.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:04:59  451333.1      0.19      38.7       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:04:59  451335.8      0.19      38.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:00  451339.7      0.19      38.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:05:00  451345.1      0.19      38.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:00  451348.8      0.19      38.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:00  451352.3      0.19      38.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:00  451358.1      0.19      38.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:05:00  451362.9      0.19      38.2       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:05:00  451366.1      0.19      38.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:00  451371.4      0.19      38.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:05:00  451376.7      0.19      38.0       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:05:00  451382.3      0.19      38.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:00  451385.2      0.19      37.8       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:05:00  451389.0      0.18      37.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:05:00  451395.3      0.18      37.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:05:01  451400.4      0.18      37.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:01  451405.7      0.18      37.3       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[38]/D
    0:05:01  451413.2      0.18      37.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:05:01  451417.4      0.18      37.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:01  451423.5      0.18      37.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:05:01  451429.7      0.18      36.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:05:01  451433.6      0.18      36.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:05:01  451443.0      0.18      36.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:01  451448.8      0.18      36.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:05:01  451458.1      0.18      36.4       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:01  451462.9      0.18      36.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:05:01  451467.2      0.18      36.3       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:05:01  451474.6      0.18      36.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:05:02  451478.3      0.18      35.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:02  451481.0      0.18      35.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:02  451483.7      0.18      35.8       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:05:02  451488.2      0.18      35.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:05:02  451495.4      0.18      35.5       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:05:02  451495.9      0.18      35.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:02  451502.3      0.18      35.4       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:05:02  451508.1      0.18      35.3       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:05:02  451509.7      0.18      35.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:02  451515.8      0.18      35.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:05:02  451515.3      0.18      35.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:02  451517.7      0.18      35.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:05:02  451522.0      0.18      35.0       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[39]/D
    0:05:02  451523.6      0.18      34.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:05:03  451527.8      0.18      34.9       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:05:03  451532.9      0.18      34.8       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:05:03  451538.5      0.18      34.7       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:05:03  451542.4      0.18      34.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:05:03  451549.4      0.17      34.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:03  451556.0      0.17      34.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:05:03  451561.9      0.17      34.6       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:05:03  451564.0      0.17      34.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:03  451570.6      0.17      34.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:05:03  451579.7      0.17      34.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:03  451584.5      0.17      34.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:03  451590.1      0.17      34.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:05:04  451599.4      0.17      34.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:05:04  451604.4      0.17      33.9       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:04  451607.9      0.17      33.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:05:04  451618.8      0.17      33.7       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:04  451622.2      0.17      33.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:04  451628.1      0.17      33.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:05:04  451632.3      0.17      33.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:04  451632.9      0.17      33.6       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:04  451634.2      0.17      33.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:04  451640.6      0.17      33.2       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:04  451643.3      0.17      33.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:04  451646.7      0.17      32.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:05:04  451647.8      0.17      32.9       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:05  451648.3      0.17      32.7       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:05  451649.6      0.17      32.7       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:05:05  451653.1      0.17      32.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:05  451659.5      0.17      32.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:05:05  451663.2      0.17      32.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:05  451665.3      0.17      32.4       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:05:05  451670.9      0.17      32.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:05  451676.8      0.17      32.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:05:05  451686.1      0.17      32.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:05  451690.3      0.17      32.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:05:05  451693.3      0.17      31.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:05:05  451695.9      0.17      31.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:05:05  451702.0      0.17      31.7       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:05  451706.0      0.16      31.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:05:06  451709.0      0.16      31.6       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:06  451710.0      0.16      31.5       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:05:06  451714.0      0.16      31.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:05:06  451719.6      0.16      31.4       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[39]/D
    0:05:06  451722.8      0.16      31.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:05:06  451730.8      0.16      31.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:05:06  451731.3      0.16      31.1       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:06  451735.6      0.16      31.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:06  451738.0      0.16      30.9       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:06  451743.8      0.16      30.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:05:06  451749.9      0.16      30.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:05:06  451760.3      0.16      30.6       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:05:06  451766.9      0.16      30.5       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:05:07  451773.1      0.16      30.4       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:05:07  451778.1      0.16      30.3       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:05:07  451783.2      0.16      30.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:07  451786.6      0.16      30.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:07  451785.3      0.16      29.9       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:05:07  451794.1      0.16      29.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:07  451800.7      0.16      29.7       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:05:07  451803.1      0.16      29.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:05:07  451808.7      0.16      29.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:05:07  451811.6      0.16      29.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:07  451815.1      0.16      29.4       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[38]/D
    0:05:07  451815.6      0.16      29.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:05:08  451821.7      0.16      29.3       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:05:08  451822.8      0.16      29.2       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:08  451827.3      0.16      29.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:08  451829.5      0.16      29.0       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:05:08  451829.5      0.16      29.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:08  451833.4      0.15      29.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:05:08  451836.4      0.15      28.9       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:05:08  451842.0      0.15      28.8       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:05:08  451845.1      0.15      28.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:08  451848.9      0.15      28.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:08  451851.3      0.15      28.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:05:08  451856.1      0.15      28.5       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:05:09  451858.7      0.15      28.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:05:09  451862.7      0.15      28.3       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[39]/D
    0:05:09  451865.1      0.15      28.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:05:09  451869.1      0.15      28.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:05:09  451872.5      0.15      28.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:05:09  451874.4      0.15      28.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:09  451877.3      0.15      28.2       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:05:09  451881.3      0.15      28.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:05:09  451886.6      0.15      28.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:05:09  451889.0      0.15      28.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:05:09  451889.0      0.15      28.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:05:09  451892.8      0.15      28.0       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:10  451898.9      0.15      27.9       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:05:10  451899.7      0.15      27.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:05:10  451905.5      0.15      27.8       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:05:10  451908.7      0.15      27.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:05:10  451910.9      0.15      27.7       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[39]/D
    0:05:10  451914.8      0.15      27.7       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:05:10  451918.0      0.15      27.7       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:05:10  451924.4      0.15      27.4       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[38]/D
    0:05:10  451925.2      0.15      27.4       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:05:10  451928.7      0.15      27.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:10  451930.5      0.15      27.2       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:10  451931.6      0.15      27.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:10  451933.2      0.15      27.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:05:10  451937.7      0.15      27.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:05:11  451941.2      0.15      27.1       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:11  451945.7      0.15      27.0       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:11  451948.6      0.15      26.9       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:11  451953.4      0.15      26.9       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:05:11  451954.7      0.15      26.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:05:11  451959.0      0.15      26.8       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:05:11  451963.8      0.15      26.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:05:11  451965.9      0.15      26.7       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[39]/D
    0:05:11  451966.7      0.15      26.7       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:11  451967.5      0.15      26.6       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:11  451970.4      0.15      26.5       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:05:11  451973.6      0.15      26.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:05:11  451974.7      0.15      26.4       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:11  451978.9      0.15      26.3       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:11  451982.1      0.15      26.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:05:12  451985.1      0.15      26.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:05:12  451988.3      0.14      26.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:05:12  451992.2      0.14      26.2       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:05:12  451997.3      0.14      26.1       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[38]/D
    0:05:12  452001.0      0.14      26.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:05:12  452006.1      0.14      26.0       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:12  452007.9      0.14      26.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:12  452008.2      0.14      25.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:05:12  452008.2      0.14      25.9       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:12  452010.6      0.14      25.9       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:05:12  452011.7      0.14      25.8      14.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:12  452015.7      0.14      25.8      14.9 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:05:12  452018.8      0.14      25.7      14.9 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:05:13  452025.0      0.14      25.5      14.9 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:13  452028.2      0.14      25.4      14.9 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:13  452034.0      0.14      25.3      14.9 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:13  452036.7      0.14      25.3      14.9 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:05:13  452036.1      0.14      25.3      14.9                          
    0:05:19  452044.4      0.14      25.2      14.9 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:20  452050.5      0.14      25.1      14.9 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:05:20  452060.6      0.14      25.0      14.9 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:20  452069.9      0.14      24.8      14.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:20  452084.0      0.14      24.6      14.9 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:05:20  452092.0      0.14      24.6      14.9 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:05:20  452101.6      0.14      24.4      14.9 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:20  452102.9      0.14      24.4      14.9 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:05:20  452106.1      0.14      24.4      14.9 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:05:20  452115.9      0.14      24.2      14.9 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:05:20  452123.1      0.14      24.2      14.9 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:05:20  452126.6      0.14      24.1      14.9 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:05:21  452131.4      0.14      24.1      14.9 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:05:21  452136.7      0.14      24.0      14.9 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:05:21  452141.5      0.14      24.0      14.9 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:05:21  452151.6      0.14      23.9      14.9 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:21  452161.2      0.14      23.7      14.9 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:05:21  452171.3      0.14      23.5      14.9 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:21  452179.0      0.14      23.4      14.9 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:21  452187.0      0.14      23.3      14.9 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:05:21  452199.5      0.14      23.1      14.9 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:21  452205.3      0.14      23.0      14.9 path/path/path/genblk1.add_in_reg[39]/D
    0:05:21  452214.6      0.14      22.8      14.9 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:05:21  452221.8      0.14      22.8      14.9 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:22  452231.1      0.14      22.7      14.9 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:22  452246.0      0.14      22.4      14.9 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:22  452251.6      0.14      22.3      14.9 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:22  452255.1      0.14      22.3      14.9 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:05:22  452264.9      0.14      22.2      14.9 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:05:22  452267.6      0.14      22.2      14.9 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:05:22  452271.0      0.14      22.2      14.9 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:05:22  452277.1      0.14      22.1      14.9 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:22  452281.1      0.14      22.0      14.9 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:05:22  452286.4      0.14      22.0      14.9 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:22  452297.1      0.13      21.8      14.9 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:05:22  452307.2      0.13      21.6      14.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:22  452321.3      0.13      21.4      14.9 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:23  452333.5      0.13      21.2      14.9 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:23  452345.0      0.13      21.0      14.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:23  452356.9      0.13      21.0      14.9 path/path/path/genblk1.add_in_reg[39]/D
    0:05:23  452358.8      0.13      21.0      14.9 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:05:23  452368.9      0.13      20.9      14.9 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:05:23  452377.7      0.13      20.8      14.9 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:05:23  452386.5      0.13      20.7      14.9 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:23  452395.0      0.13      20.6      14.9 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:05:23  452399.0      0.13      20.6       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:05:23  452405.9      0.13      20.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:05:23  452409.1      0.13      20.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:23  452418.4      0.13      20.4       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:23  452421.8      0.13      20.4       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:05:24  452422.6      0.13      20.4       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:05:24  452429.0      0.13      20.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:24  452436.2      0.13      20.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:05:24  452438.3      0.13      20.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:05:24  452450.3      0.13      20.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:24  452453.5      0.13      20.1       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:05:24  452459.1      0.13      20.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:24  452466.8      0.13      20.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:24  452473.7      0.13      20.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:05:24  452483.3      0.13      19.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:25  452488.6      0.13      19.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:05:25  452496.6      0.13      19.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:25  452511.7      0.13      19.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:25  452524.0      0.13      19.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:05:25  452529.3      0.13      19.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:05:25  452541.0      0.13      19.3       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:05:25  452551.6      0.13      19.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:25  452557.8      0.12      19.1       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:05:25  452563.1      0.12      19.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:05:25  452567.3      0.12      19.0       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:25  452570.0      0.12      18.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:05:25  452571.1      0.12      18.9       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:26  452570.5      0.12      18.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:26  452580.9      0.12      18.9       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:05:26  452583.8      0.12      18.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:26  452588.1      0.12      18.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:26  452591.3      0.12      18.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:26  452594.5      0.12      18.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:26  452596.1      0.12      18.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:05:26  452597.7      0.12      18.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:05:26  452601.9      0.12      18.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:26  452611.2      0.12      18.6       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:26  452611.2      0.12      18.6       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:27  452614.4      0.12      18.5       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:05:27  452622.7      0.12      18.4       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:27  452628.3      0.12      18.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:05:27  452639.2      0.12      18.2       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:27  452645.3      0.12      18.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:05:27  452645.3      0.12      18.1       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:05:27  452653.5      0.12      18.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:27  452659.1      0.12      18.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:27  452670.0      0.12      18.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:05:27  452675.6      0.12      18.0       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:05:27  452684.9      0.12      17.9       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:28  452691.6      0.12      17.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:28  452693.4      0.12      17.7       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[39]/D
    0:05:28  452696.6      0.12      17.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:28  452703.5      0.12      17.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:28  452711.5      0.12      17.5       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:28  452719.5      0.12      17.4       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:28  452719.5      0.12      17.4       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:05:28  452721.6      0.12      17.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:05:28  452732.3      0.12      17.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:28  452737.8      0.12      17.2       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:05:28  452742.1      0.11      17.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:29  452748.0      0.11      17.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:29  452751.7      0.11      17.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:29  452757.0      0.11      17.0       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:29  452759.7      0.11      16.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:05:29  452767.9      0.11      16.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:05:29  452779.1      0.11      16.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:05:29  452783.9      0.11      16.7       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:05:29  452793.4      0.11      16.6       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:29  452803.3      0.11      16.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:29  452819.5      0.11      16.4      24.2 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:29  452827.8      0.11      16.4      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:05:29  452828.3      0.11      16.4      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:05:30  452831.2      0.11      16.3      24.2 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:30  452844.2      0.11      16.2      24.2 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:30  452855.4      0.11      16.2      24.2 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:05:30  452863.7      0.11      16.1      24.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:30  452869.8      0.11      16.1      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:05:30  452874.8      0.11      16.0      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:05:30  452885.7      0.11      15.9      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:30  452892.9      0.11      15.8      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:30  452894.3      0.11      15.8      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:30  452899.0      0.11      15.7      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:30  452912.1      0.11      15.6      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:05:30  452917.4      0.11      15.5      24.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:30  452917.1      0.11      15.5      24.2 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:05:30  452925.4      0.10      15.5      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:05:31  452937.1      0.10      15.4      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:05:31  452938.1      0.10      15.4      24.2 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:31  452946.4      0.10      15.3      24.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:31  452948.3      0.10      15.3      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:05:31  452956.5      0.10      15.2      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:31  452967.4      0.10      15.1      24.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:31  452974.6      0.10      15.0      24.2 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:05:31  452979.6      0.10      15.0      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:05:31  452980.2      0.10      15.0      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:31  452980.2      0.10      15.0      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:31  452984.7      0.10      14.9      24.2 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:05:32  452992.4      0.10      14.8      24.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:32  452999.9      0.10      14.7      24.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:32  453004.9      0.10      14.7      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:32  453007.6      0.10      14.7      24.2 path/path/path/genblk1.add_in_reg[39]/D
    0:05:32  453011.0      0.10      14.7      24.2 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:32  453019.3      0.10      14.6      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:05:32  453026.7      0.10      14.5      24.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:32  453029.1      0.10      14.5      24.2 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:32  453033.9      0.10      14.4      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:32  453034.7      0.10      14.4      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:05:32  453036.6      0.10      14.4      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:32  453041.1      0.10      14.3      24.2 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:05:32  453048.0      0.10      14.2      24.2 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:05:33  453052.0      0.10      14.2      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:33  453060.5      0.10      14.1      24.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:33  453066.1      0.10      14.1      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:33  453069.3      0.10      14.0      24.2 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:05:33  453070.1      0.10      14.0      24.2 path/path/path/genblk1.add_in_reg[39]/D
    0:05:33  453070.1      0.10      14.0      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:05:33  453072.7      0.10      14.0      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:05:33  453078.9      0.10      14.0      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:05:33  453083.1      0.10      13.9      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:05:33  453087.1      0.10      13.9      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:05:34  453093.0      0.10      13.8      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:34  453099.3      0.10      13.7      24.2 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:34  453102.8      0.10      13.7      24.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:34  453112.1      0.10      13.6      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:34  453113.4      0.10      13.6      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:05:34  453115.6      0.10      13.6      24.2 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:34  453117.4      0.10      13.6      24.2 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:05:34  453117.4      0.10      13.5      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:05:34  453121.2      0.10      13.5      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:34  453122.7      0.10      13.5      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:05:34  453122.5      0.10      13.5      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:34  453127.5      0.09      13.4      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:34  453131.0      0.09      13.4      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:05:35  453130.5      0.09      13.4      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:35  453130.5      0.09      13.4      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:35  453131.5      0.09      13.4      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:05:35  453132.1      0.09      13.3      24.2 path/path/path/genblk1.add_in_reg[39]/D
    0:05:35  453137.9      0.09      13.3      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:35  453138.2      0.09      13.3      24.2 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:05:35  453142.4      0.09      13.2      24.2 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:05:35  453146.4      0.09      13.2      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:35  453148.3      0.09      13.2      24.2 path/genblk1[21].path/path/genblk1.add_in_reg[39]/D
    0:05:35  453149.6      0.09      13.2      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:35  453151.5      0.09      13.2      24.2 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:05:35  453159.5      0.09      13.1      24.2 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:05:36  453162.1      0.09      13.1      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:36  453168.0      0.09      13.0      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:05:36  453170.6      0.09      13.0      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:36  453180.5      0.09      12.9      24.2 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:36  453180.7      0.09      12.9      24.2 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:05:36  453184.2      0.09      12.9      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:05:36  453190.0      0.09      12.8      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:05:36  453190.0      0.09      12.8      24.2 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:05:36  453192.4      0.09      12.8      24.2 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:36  453197.8      0.09      12.7      24.2 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:36  453199.4      0.09      12.7      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:05:36  453200.2      0.09      12.7      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:05:36  453204.4      0.09      12.7      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:05:37  453211.1      0.09      12.6      24.2 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:05:37  453221.7      0.09      12.5      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:05:37  453222.5      0.09      12.5      24.2 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:05:37  453236.1      0.09      12.4      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:05:37  453236.9      0.09      12.4      24.2 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:05:37  453236.3      0.09      12.4      24.2 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:05:37  453238.5      0.09      12.4      24.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:37  453245.9      0.09      12.3      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:05:37  453247.5      0.09      12.2      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:37  453256.5      0.09      12.2      24.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:37  453257.3      0.09      12.1      24.2 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:37  453258.9      0.09      12.1      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:05:37  453258.1      0.09      12.1      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:05:38  453265.3      0.09      12.0      24.2 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:38  453272.8      0.09      11.9      24.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:38  453275.7      0.09      11.9      24.2 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:05:38  453281.5      0.09      11.8      24.2 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:05:38  453288.5      0.09      11.8      24.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:38  453296.2      0.09      11.7      24.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:38  453306.6      0.09      11.5      24.2 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:38  453306.3      0.09      11.5      24.2 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:05:38  453305.8      0.09      11.5      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:05:38  453310.0      0.09      11.5      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:05:38  453313.5      0.09      11.5      24.2 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:39  453322.8      0.08      11.4      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:39  453329.7      0.08      11.3      24.2 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:05:39  453334.2      0.08      11.3      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:39  453341.7      0.08      11.3      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:05:39  453343.0      0.08      11.3      24.2 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:05:39  453349.6      0.08      11.2      24.2 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:05:39  453349.9      0.08      11.2      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:39  453350.4      0.08      11.2      24.2 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:05:39  453355.8      0.08      11.2      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:39  453361.3      0.08      11.1      24.2 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:05:40  453365.3      0.08      11.1      24.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:40  453368.0      0.08      11.0      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:05:40  453370.7      0.08      11.0      24.2 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:05:40  453381.3      0.08      10.9      24.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:40  453383.7      0.08      10.9      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:40  453383.7      0.08      10.9      24.2 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:05:40  453384.5      0.08      10.9      24.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:40  453388.5      0.08      10.8      24.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:40  453388.5      0.08      10.8      24.2 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:40  453391.7      0.08      10.8      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:40  453397.3      0.08      10.8      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:05:40  453403.9      0.08      10.7      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:41  453405.5      0.08      10.7      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:41  453419.9      0.08      10.6      24.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:41  453423.6      0.08      10.6      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:05:41  453429.2      0.08      10.5      24.2 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:41  453431.6      0.08      10.5      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:05:41  453436.4      0.08      10.4      24.2 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:41  453441.1      0.08      10.4      24.2 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:41  453440.9      0.08      10.4      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:05:41  453444.6      0.08      10.3      24.2 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:05:41  453445.9      0.08      10.3      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:41  453456.3      0.08      10.2      24.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:41  453458.4      0.08      10.2      24.2 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:42  453460.8      0.08      10.2      24.2 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:05:42  453471.7      0.08      10.1      24.2 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:42  453472.5      0.08      10.1      24.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:42  453474.1      0.08      10.1      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:05:42  453478.4      0.08      10.0      24.2 path/genblk1[21].path/path/genblk1.add_in_reg[39]/D
    0:05:42  453478.9      0.08      10.0      24.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:42  453482.6      0.08      10.0      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:42  453487.2      0.08      10.0      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:05:42  453492.8      0.08      10.0      24.2 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:05:42  453497.8      0.08       9.9      24.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:42  453503.7      0.08       9.8      24.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:42  453508.7      0.08       9.8      24.2 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:05:43  453515.6      0.08       9.7      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:43  453519.1      0.08       9.7      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:43  453520.4      0.08       9.7      24.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:43  453524.7      0.08       9.6      24.2 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:05:43  453527.6      0.08       9.6      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:05:43  453530.0      0.08       9.6      24.2 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:05:43  453529.7      0.08       9.6      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:05:43  453530.8      0.08       9.6      24.2 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:05:43  453534.0      0.08       9.5      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:43  453546.2      0.08       9.5      24.2 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:43  453552.1      0.07       9.5      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:05:44  453557.4      0.07       9.5      24.2 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:44  453560.3      0.07       9.4      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:44  453561.1      0.07       9.4      24.2 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:05:44  453571.2      0.07       9.4      24.2 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:05:44  453575.7      0.07       9.3      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:44  453581.9      0.07       9.3      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:05:44  453589.6      0.07       9.3      24.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:44  453589.8      0.07       9.2      24.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:44  453591.4      0.07       9.2      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:05:44  453592.8      0.07       9.2      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:05:44  453596.2      0.07       9.2      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:05:44  453596.2      0.07       9.2      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:05:44  453597.6      0.07       9.2      24.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:44  453597.6      0.07       9.2      24.2 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:05:45  453599.2      0.07       9.1      24.2 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:05:45  453603.7      0.07       9.1      24.2 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:45  453609.5      0.07       9.0      24.2 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:05:45  453609.5      0.07       9.0      24.2 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:05:45  453613.0      0.07       9.0      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:05:45  453613.0      0.07       9.0      24.2 path/genblk1[21].path/path/genblk1.add_in_reg[39]/D
    0:05:45  453617.5      0.07       9.0      24.2 path/genblk1[21].path/path/genblk1.add_in_reg[39]/D
    0:05:45  453624.4      0.07       9.0      24.2 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:05:45  453627.3      0.07       9.0      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:05:45  453632.4      0.07       8.9      24.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:45  453637.2      0.07       8.9      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:45  453641.2      0.07       8.9      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:46  453644.1      0.07       8.9      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:05:46  453646.8      0.07       8.9      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:05:46  453651.8      0.07       8.8      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:05:46  453660.6      0.07       8.8      24.2 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:05:46  453667.5      0.07       8.7      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:05:46  453667.5      0.07       8.7      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:46  453674.2      0.07       8.7      24.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:46  453680.5      0.07       8.6      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:05:46  453682.1      0.07       8.6      24.2 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:46  453683.2      0.07       8.6      24.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:46  453684.0      0.07       8.6      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:05:47  453688.8      0.07       8.6      24.2 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:05:47  453693.1      0.07       8.6      24.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:47  453698.1      0.07       8.5      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:47  453703.2      0.07       8.5      24.2 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:05:47  453703.2      0.07       8.5      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:47  453706.9      0.07       8.4      24.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:47  453715.7      0.07       8.4      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:05:47  453718.1      0.07       8.4      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:05:47  453718.6      0.07       8.4      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:05:47  453721.2      0.07       8.3      39.1 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:47  453724.2      0.07       8.3      39.1 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:47  453724.4      0.07       8.3      39.1 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:05:47  453726.8      0.07       8.2      39.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:47  453730.0      0.07       8.2      39.1 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:47  453735.6      0.07       8.2      39.1 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:48  453736.4      0.07       8.2      39.1 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:48  453738.5      0.07       8.2      39.1 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:05:48  453741.5      0.07       8.1      39.1 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:48  453741.5      0.07       8.1      39.1 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:48  453742.3      0.07       8.1      39.1 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:48  453748.9      0.07       8.1      39.1 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:05:48  453749.2      0.07       8.1      39.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:48  453751.3      0.07       8.0      39.1 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:05:48  453756.6      0.06       8.0      39.1 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:48  453758.2      0.06       8.0      39.1 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:48  453764.1      0.06       7.9      39.1 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:48  453765.7      0.06       7.9      39.1 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:48  453769.1      0.06       7.9      39.1 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:05:48  453772.1      0.06       7.9      39.1 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:05:48  453773.1      0.06       7.9      39.1 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:49  453779.5      0.06       7.9      39.1 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:05:49  453783.2      0.06       7.8      39.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:49  453786.2      0.06       7.8      39.1 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:49  453790.9      0.06       7.8      39.1 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:05:49  453793.9      0.06       7.8      39.1 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:05:49  453794.7      0.06       7.8      39.1 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:49  453799.2      0.06       7.7      39.1 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:05:49  453801.3      0.06       7.7      39.1 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:05:49  453806.1      0.06       7.7      39.1 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:05:49  453812.2      0.06       7.7      39.1 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:05:49  453815.7      0.06       7.7      39.1 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:05:49  453817.5      0.06       7.7      39.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:49  453819.7      0.06       7.7      39.1 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:05:49  453820.7      0.06       7.6      39.1 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:05:50  453822.9      0.06       7.6      39.1 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:05:50  453825.5      0.06       7.6      39.1 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:05:50  453830.3      0.06       7.6      39.1 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:50  453836.7      0.06       7.6      39.1 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:50  453841.5      0.06       7.5      39.1 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:50  453843.6      0.06       7.5      39.1 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:50  453845.5      0.06       7.4      39.1 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:05:50  453849.7      0.06       7.4      39.1 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:05:50  453852.1      0.06       7.4      39.1 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:50  453853.7      0.06       7.4      39.1 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:05:50  453856.4      0.06       7.3      39.1 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:05:50  453858.0      0.06       7.3      39.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:50  453860.1      0.06       7.3      39.1 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:05:50  453861.7      0.06       7.3      39.1 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:05:51  453864.4      0.06       7.2      39.1 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:51  453868.6      0.06       7.2      39.1 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:05:51  453873.9      0.06       7.2      39.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:51  453876.3      0.06       7.1      39.1 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:05:51  453878.2      0.06       7.1      39.1 path/genblk1[21].path/path/genblk1.add_in_reg[39]/D
    0:05:51  453884.8      0.06       7.1      39.1 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:05:51  453888.6      0.06       7.1      39.1 path/path/path/genblk1.add_in_reg[38]/D
    0:05:51  453893.6      0.06       7.0      39.1 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:05:51  453895.7      0.06       7.0      39.1 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:51  453898.7      0.06       7.1      39.1 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:51  453901.6      0.06       7.1      39.1 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:05:51  453908.5      0.06       7.0      39.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:52  453911.2      0.06       7.0      39.1 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:05:52  453918.4      0.06       7.0      39.1 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:05:52  453922.6      0.06       7.0      39.1 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:05:52  453925.8      0.06       7.0      39.1 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:05:52  453928.2      0.06       7.0      39.1 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:05:52  453937.0      0.06       6.9      39.1 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:52  453937.8      0.06       6.9      39.1 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:52  453940.2      0.06       6.9      39.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:52  453943.1      0.06       6.9      39.1 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:05:52  453946.5      0.06       6.8      39.1 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:52  453949.7      0.06       6.8      39.1 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:52  453952.7      0.06       6.8      39.1 path/path/path/genblk1.add_in_reg[38]/D
    0:05:52  453956.4      0.06       6.8      39.1 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:52  453959.6      0.05       6.8      39.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:53  453963.6      0.05       6.7      39.1 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:05:53  453967.6      0.05       6.7      39.1 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:53  453971.8      0.05       6.7      39.1 path/path/path/genblk1.add_in_reg[38]/D
    0:05:53  453974.7      0.05       6.7      39.1 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:53  453977.1      0.05       6.6      39.1 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:05:53  453981.7      0.05       6.6      39.1 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:05:53  453985.7      0.05       6.6      39.1 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:05:53  453991.2      0.05       6.6      39.1 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:53  453993.4      0.05       6.6      39.1 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:05:53  453997.6      0.05       6.6      39.1 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:53  454001.3      0.05       6.5      39.1 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:05:53  454003.2      0.05       6.5      39.1 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:05:53  454010.1      0.05       6.4      39.1 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:53  454012.5      0.05       6.4      39.1 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:53  454016.8      0.05       6.3      39.1 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:05:54  454018.6      0.05       6.3      39.1 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:54  454023.7      0.05       6.3      39.1 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:05:54  454028.2      0.05       6.3      39.1 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:54  454030.9      0.05       6.3      39.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:54  454034.9      0.05       6.3      39.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:54  454037.0      0.05       6.2      39.1 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:05:54  454040.2      0.05       6.2      39.1 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:54  454043.4      0.05       6.2      39.1 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:05:54  454046.6      0.05       6.2      39.1 path/path/path/genblk1.add_in_reg[38]/D
    0:05:54  454048.4      0.05       6.2      39.1 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:05:54  454050.6      0.05       6.2      39.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:54  454054.8      0.05       6.1      39.1 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:05:54  454059.3      0.05       6.1      39.1 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:54  454066.0      0.05       6.0      39.1 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:05:54  454065.5      0.05       6.0      39.1 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:55  454070.5      0.05       6.0      39.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:55  454078.2      0.05       6.0      39.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:55  454085.9      0.05       5.9      39.1 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:05:55  454090.2      0.05       5.9      39.1 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:05:55  454095.0      0.05       5.9      39.1 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:55  454098.7      0.05       5.9      39.1 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:55  454103.8      0.05       5.8      39.1 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:55  454107.5      0.05       5.8      39.1 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:55  454112.8      0.05       5.8      39.1 path/path/path/genblk1.add_in_reg[38]/D
    0:05:55  454115.2      0.05       5.8      39.1 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:05:55  454116.3      0.05       5.8      39.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:55  454119.2      0.05       5.7      39.1 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:55  454121.3      0.05       5.7      39.1 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:05:55  454125.0      0.05       5.7      39.1 path/genblk1[21].path/path/genblk1.add_in_reg[39]/D
    0:05:55  454130.6      0.05       5.7      39.1 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:05:56  454137.0      0.05       5.6      39.1 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:05:56  454144.5      0.05       5.6      39.1 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:05:56  454147.6      0.05       5.6      39.1 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:05:56  454153.8      0.05       5.6      39.1 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:56  454158.0      0.05       5.5      39.1 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:05:56  454162.3      0.05       5.5      39.1 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:05:56  454177.4      0.05       5.5      63.4 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:05:56  454182.0      0.05       5.4      63.4 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:56  454183.8      0.05       5.4      63.4 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:05:56  454186.7      0.05       5.4      63.4 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:05:56  454191.3      0.04       5.3      63.4 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:05:56  454201.4      0.04       5.2      63.4 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:05:56  454206.4      0.04       5.2      63.4 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:05:56  454210.7      0.04       5.2      63.4 path/genblk1[21].path/path/genblk1.add_in_reg[39]/D
    0:05:57  454213.1      0.04       5.2      63.4 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:57  454220.0      0.04       5.1      63.4 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:57  454223.7      0.04       5.1      63.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:57  454227.2      0.04       5.1      63.4 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:05:57  454233.0      0.04       5.0      63.4 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:57  454237.0      0.04       5.0      63.4 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:05:57  454239.7      0.04       5.0      48.4 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:05:57  454241.3      0.04       5.0      48.4 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:57  454247.1      0.04       5.0      48.4 path/genblk1[21].path/path/genblk1.add_in_reg[39]/D
    0:05:57  454249.8      0.04       4.9      48.4 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:05:57  454255.1      0.04       4.9      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:05:57  454260.7      0.04       4.9      48.4 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:57  454265.5      0.04       4.8      48.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:57  454273.2      0.04       4.8      48.4 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:05:58  454279.3      0.04       4.7      48.4 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:58  454284.1      0.04       4.7      48.4 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:58  454289.4      0.04       4.6      48.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:58  454291.0      0.04       4.6      48.4 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:05:58  454296.1      0.04       4.6      48.4 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:05:58  454303.0      0.04       4.6      48.4 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:05:58  454308.0      0.04       4.5      48.4 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:05:58  454313.4      0.04       4.5      48.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:58  454316.6      0.04       4.4      48.4 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:05:58  454322.4      0.04       4.4      48.4 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:05:58  454325.1      0.04       4.4      48.4 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:05:58  454330.1      0.04       4.4      48.4 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:05:58  454330.4      0.04       4.3      48.4 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:05:58  454333.3      0.04       4.3      48.4 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:59  454337.8      0.04       4.3      48.4 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:05:59  454340.8      0.04       4.2      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:05:59  454345.0      0.04       4.2      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:05:59  454350.9      0.04       4.2      48.4 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:05:59  454362.8      0.04       4.1      72.7 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:05:59  454370.0      0.04       4.1      72.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:59  454375.1      0.04       4.1      72.7 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:05:59  454379.1      0.04       4.1      72.7 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:05:59  454383.1      0.04       4.1      72.7 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:05:59  454395.6      0.04       4.0      96.9 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:59  454403.0      0.04       4.0      96.9 path/genblk1[21].path/path/genblk1.add_in_reg[39]/D
    0:05:59  454406.7      0.04       4.0      96.9 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:05:59  454415.8      0.03       4.0      96.9 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:06:00  454420.0      0.03       4.0      96.9 path/path/path/genblk1.add_in_reg[39]/D
    0:06:00  454422.2      0.03       4.0      96.9 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:06:00  454428.0      0.03       4.0      96.9 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:06:00  454430.4      0.03       4.0      96.9 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:06:00  454433.6      0.03       3.9      96.9 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:06:00  454437.9      0.03       3.9      96.9 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:06:00  454443.7      0.03       3.9      96.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:00  454446.9      0.03       3.8      96.9 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:06:00  454453.0      0.03       3.8      96.9 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:06:00  454458.9      0.03       3.8      96.9 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:06:00  454459.1      0.03       3.7      96.9 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:00  454461.8      0.03       3.7      96.9 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:06:00  454467.4      0.03       3.7      96.9 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:06:00  454470.0      0.03       3.6      96.9 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:06:01  454473.0      0.03       3.7      96.9 path/path/path/genblk1.add_in_reg[39]/D
    0:06:01  454478.3      0.03       3.6      96.9 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:06:01  454481.7      0.03       3.6      96.9 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:06:01  454484.1      0.03       3.6      96.9 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:06:01  454492.6      0.03       3.6      96.9 path/path/path/genblk1.add_in_reg[39]/D
    0:06:01  454495.0      0.03       3.5      96.9 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:06:01  454495.6      0.03       3.5      96.9                          
    0:06:03  454487.3      0.03       3.5      96.9                          
    0:06:04  454466.0      0.03       3.5      96.9                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:06:04  454466.0      0.03       3.5      96.9                          
    0:06:04  454434.4      0.03       3.5       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:04  454435.2      0.03       3.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:06:04  454437.9      0.03       3.5       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:06:04  454442.6      0.03       3.5       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[39]/D
    0:06:04  454444.0      0.03       3.5       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:06:04  454446.1      0.03       3.4       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:06:04  454451.9      0.03       3.4       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:06:04  454451.7      0.03       3.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:06:04  454455.4      0.03       3.4       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:06:04  454457.8      0.03       3.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:04  454461.5      0.03       3.3       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:05  454461.8      0.03       3.3       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:06:05  454461.8      0.03       3.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:05  454462.9      0.03       3.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:06:05  454464.5      0.03       3.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:05  454469.5      0.03       3.3       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:06:05  454475.6      0.03       3.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:06:05  454477.0      0.03       3.2       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:05  454478.3      0.03       3.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:06:05  454480.7      0.03       3.2       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:05  454482.3      0.03       3.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:05  454483.6      0.03       3.2       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:06:05  454484.4      0.03       3.2       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:05  454485.2      0.03       3.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:06:06  454486.0      0.03       3.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:06  454488.9      0.03       3.1       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:06  454488.9      0.03       3.1       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:06:06  454493.2      0.03       3.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:06  454499.3      0.03       3.0       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:06:06  454499.3      0.03       3.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:06:06  454506.7      0.03       3.0       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:06  454506.7      0.03       3.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:06:06  454512.6      0.03       2.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:06  454513.4      0.03       2.9       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:06:06  454520.3      0.03       2.9       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:06:06  454521.6      0.03       2.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:06  454527.8      0.03       2.9       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:06  454531.0      0.03       2.9       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:06:07  454534.4      0.03       2.9       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:07  454541.9      0.03       2.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:06:07  454542.4      0.03       2.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:06:07  454542.4      0.03       2.8       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:07  454546.4      0.03       2.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:06:07  454547.4      0.03       2.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:06:07  454546.4      0.03       2.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:07  454546.4      0.03       2.8       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:07  454551.7      0.03       2.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:06:07  454554.4      0.03       2.7       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:06:07  454554.4      0.03       2.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:06:07  454560.5      0.03       2.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:06:07  454564.5      0.03       2.7       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:08  454570.9      0.03       2.7       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:06:08  454575.4      0.03       2.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:08  454575.4      0.03       2.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:08  454579.9      0.03       2.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:06:08  454591.1      0.03       2.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:08  454594.8      0.03       2.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:06:08  454599.3      0.03       2.5       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:08  454605.4      0.03       2.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:08  454611.5      0.03       2.4       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:08  454618.2      0.03       2.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:08  454620.1      0.03       2.4       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:06:08  454621.1      0.03       2.4       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:06:08  454632.3      0.03       2.3       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:06:08  454637.4      0.03       2.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:06:09  454637.4      0.03       2.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:06:09  454641.6      0.03       2.3       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:09  454643.2      0.03       2.3       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:06:09  454652.0      0.03       2.2       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:09  454659.7      0.02       2.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:06:09  454665.5      0.02       2.2       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:06:09  454673.0      0.02       2.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:06:09  454677.5      0.02       2.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:06:09  454682.0      0.02       2.1       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:06:09  454694.3      0.02       2.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:06:09  454699.1      0.02       2.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:09  454700.9      0.02       2.0       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:06:09  454706.2      0.02       2.0       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:06:10  454707.8      0.02       2.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:06:10  454709.2      0.02       2.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:06:10  454716.4      0.02       1.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:06:10  454718.5      0.02       1.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:06:10  454728.3      0.02       1.9       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:06:10  454729.7      0.02       1.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:06:10  454729.9      0.02       1.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:06:10  454737.1      0.02       1.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:06:10  454741.9      0.02       1.9       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:06:10  454746.1      0.02       1.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:10  454744.8      0.02       1.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:06:11  454744.8      0.02       1.9       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:06:11  454756.0      0.02       1.8       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:11  454757.1      0.02       1.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:06:11  454758.6      0.02       1.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:06:11  454759.4      0.02       1.8       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:06:11  454761.6      0.02       1.8       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:06:11  454761.3      0.02       1.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:06:11  454761.8      0.02       1.8       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:06:11  454765.8      0.02       1.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:06:11  454769.3      0.02       1.8       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:06:11  454775.7      0.02       1.7       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:06:12  454782.1      0.02       1.7       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:12  454783.9      0.02       1.7       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:06:12  454787.4      0.02       1.6       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:12  454795.4      0.02       1.6       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:06:12  454795.4      0.02       1.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:06:12  454796.7      0.02       1.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:06:12  454799.1      0.02       1.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:06:12  454807.6      0.02       1.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:06:12  454808.4      0.02       1.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:06:12  454812.1      0.02       1.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:06:12  454813.2      0.02       1.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:06:12  454814.0      0.02       1.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:06:12  454813.2      0.02       1.5       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:06:13  454813.2      0.02       1.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:06:13  454814.0      0.02       1.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:13  454814.2      0.02       1.4       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:06:13  454820.6      0.02       1.4       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:06:13  454820.6      0.02       1.4       0.0                          
    0:06:14  454820.6      0.02       1.4       0.0                          
    0:06:28  453619.6      0.02       1.4       0.0                          
    0:06:32  453398.6      0.02       1.4       0.0                          
    0:06:37  453330.2      0.02       1.4       0.0                          
    0:06:38  453312.1      0.02       1.4       0.0                          
    0:06:39  453305.2      0.02       1.4       0.0                          
    0:06:40  453303.6      0.02       1.4       0.0                          
    0:06:40  453303.6      0.02       1.4       0.0                          
    0:06:40  453306.0      0.02       1.4       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:40  453321.7      0.02       1.3       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:06:41  453340.9      0.02       1.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:06:43  453340.9      0.02       1.2       0.0                          
    0:06:46  452932.0      0.05       1.7       0.0                          
    0:06:46  452911.5      0.05       1.7       0.0                          
    0:06:46  452911.5      0.05       1.7       0.0                          
    0:06:46  452911.5      0.05       1.7       0.0                          
    0:06:47  452911.5      0.05       1.7       0.0                          
    0:06:47  452911.5      0.05       1.7       0.0                          
    0:06:47  452911.5      0.05       1.7       0.0                          
    0:06:47  452917.7      0.02       1.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:06:47  452923.0      0.02       1.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:06:47  452925.4      0.02       1.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:06:48  452927.0      0.02       1.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:06:48  452929.4      0.02       1.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:06:48  452933.9      0.02       1.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:06:48  452934.4      0.02       1.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:06:48  452940.5      0.02       1.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:06:48  452946.1      0.02       1.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:06:48  452949.3      0.02       1.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:06:48  452949.3      0.02       1.3       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:06:48  452951.7      0.02       1.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:06:48  452953.0      0.02       1.3       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:06:48  452953.8      0.02       1.3       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:06:49  452956.0      0.02       1.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:06:49  452961.0      0.02       1.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:06:49  452966.3      0.02       1.2       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:49  452967.7      0.02       1.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:49  452971.1      0.02       1.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:06:49  452975.4      0.02       1.2       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:06:49  452975.6      0.02       1.2       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:06:49  452987.9      0.02       1.1       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:49  452990.3      0.02       1.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:06:50  452993.2      0.02       1.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:06:50  452995.3      0.02       1.1       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:50  452996.7      0.02       1.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:06:50  452997.2      0.02       1.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:06:50  453002.8      0.02       1.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:50  453003.8      0.02       1.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:06:50  453006.5      0.02       1.0       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[39]/D
    0:06:50  453011.0      0.02       1.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:06:50  453014.5      0.02       1.0       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[39]/D
    0:06:50  453015.3      0.02       1.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:06:50  453016.3      0.02       1.0       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:50  453019.8      0.02       1.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:06:51  453024.1      0.02       1.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:06:51  453025.9      0.02       1.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:06:51  453028.1      0.02       0.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:51  453031.0      0.01       0.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:06:51  453035.2      0.01       0.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:06:51  453038.2      0.01       0.9       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:06:51  453038.7      0.01       0.9       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:06:51  453040.8      0.01       0.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:51  453044.8      0.01       0.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:06:51  453046.9      0.01       0.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:06:51  453050.4      0.01       0.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:06:52  453050.4      0.01       0.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:52  453060.0      0.01       0.8       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:06:52  453066.9      0.01       0.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:52  453071.7      0.01       0.8       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:06:52  453075.7      0.01       0.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:06:52  453077.0      0.01       0.8       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:52  453080.2      0.01       0.8       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:52  453081.3      0.01       0.8       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:06:52  453084.7      0.01       0.8       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:06:53  453088.4      0.01       0.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:06:53  453090.8      0.01       0.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:53  453092.2      0.01       0.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:06:53  453099.3      0.01       0.7       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:06:53  453105.7      0.01       0.7       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:06:53  453106.5      0.01       0.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:53  453107.9      0.01       0.7       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:06:53  453109.2      0.01       0.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:06:53  453110.5      0.01       0.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:06:53  453113.7      0.01       0.7       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[39]/D
    0:06:53  453113.7      0.01       0.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:06:54  453112.6      0.01       0.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:54  453118.8      0.01       0.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:06:54  453120.4      0.01       0.6       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:06:54  453120.4      0.01       0.6       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:06:54  453129.1      0.01       0.6       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:06:54  453130.2      0.01       0.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:06:54  453134.7      0.01       0.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:54  453137.4      0.01       0.6       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:06:54  453142.7      0.01       0.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:06:54  453143.5      0.01       0.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:06:54  453149.6      0.01       0.5       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:54  453151.2      0.01       0.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:06:55  453154.9      0.01       0.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:06:55  453154.4      0.01       0.5       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:06:55  453154.4      0.01       0.5       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:06:55  453157.9      0.01       0.5       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:55  453160.8      0.01       0.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:06:55  453163.7      0.01       0.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:06:55  453170.9      0.01       0.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:55  453171.2      0.01       0.4       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:55  453170.1      0.01       0.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:06:55  453173.3      0.01       0.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:06:55  453179.1      0.01       0.4       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:55  453183.4      0.01       0.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:56  453183.4      0.01       0.4       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:06:56  453185.0      0.01       0.4       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:06:56  453185.5      0.01       0.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:06:56  453191.1      0.01       0.4       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:56  453192.7      0.01       0.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:56  453196.4      0.01       0.3       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:06:56  453197.2      0.01       0.3       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:06:56  453198.6      0.01       0.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:06:56  453199.6      0.01       0.3       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:56  453201.0      0.01       0.3       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:06:56  453201.0      0.01       0.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:06:56  453204.4      0.01       0.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:06:56  453208.7      0.01       0.3       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:57  453214.0      0.01       0.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:06:57  453220.6      0.01       0.3       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:06:57  453223.8      0.01       0.2       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:06:57  453227.3      0.01       0.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:06:57  453228.1      0.01       0.2       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:06:57  453228.9      0.01       0.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:06:57  453233.7      0.01       0.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:06:58  453237.7      0.01       0.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:06:58  453238.2      0.01       0.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:06:58  453242.4      0.01       0.2       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:58  453244.8      0.01       0.2       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:06:58  453244.8      0.01       0.2       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:06:58  453248.0      0.01       0.2       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:58  453252.8      0.01       0.2       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:58  453252.8      0.01       0.2       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:06:58  453259.5      0.01       0.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:06:58  453262.9      0.01       0.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:58  453264.3      0.01       0.2       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:59  453267.2      0.01       0.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:06:59  453276.2      0.01       0.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:06:59  453278.1      0.01       0.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:06:59  453281.3      0.01       0.1       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:59  453283.1      0.00       0.1       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:59  453283.9      0.00       0.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:59  453284.7      0.00       0.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:59  453287.7      0.00       0.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:06:59  453290.9      0.00       0.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:07:00  453293.0      0.00       0.1       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:07:00  453295.1      0.00       0.1       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:07:00  453303.1      0.00       0.1       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:07:00  453304.2      0.00       0.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:07:00  453306.8      0.00       0.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:07:00  453313.2      0.00       0.1       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:07:00  453313.2      0.00       0.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:07:00  453318.0      0.00       0.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:00  453318.5      0.00       0.1       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:00  453322.8      0.00       0.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:01  453326.0      0.00       0.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:07:01  453326.5      0.00       0.1       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:07:01  453336.9      0.00       0.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:01  453337.7      0.00       0.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:07:01  453340.9      0.00       0.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:07:01  453348.0      0.00       0.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:07:01  453352.8      0.00       0.0       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:07:01  453353.4      0.00       0.0       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:07:01  453360.0      0.00       0.0       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:07:01  453366.4      0.00       0.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:07:01  453368.8      0.00       0.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:07:02  453371.7      0.00       0.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:07:02  453370.9      0.00       0.0       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:07:02  453375.4      0.00       0.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:07:02  453377.3      0.00       0.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:07:02  453379.2      0.00       0.0       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:07:02  453379.2      0.00       0.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:07:02  453381.8      0.00       0.0       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:02  453383.4      0.00       0.0       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:07:02  453390.1      0.00       0.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:07:02  453393.5      0.00       0.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:07:03  453393.5      0.00       0.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:07:03  453395.9      0.00       0.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:07:03  453400.7      0.00       0.0       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:03  453403.1      0.00       0.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:07:03  453403.9      0.00       0.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:04  453405.2      0.00       0.0       0.0                          
    0:07:04  453338.7      0.00       0.0       0.0                          
    0:07:04  453279.2      0.00       0.0       0.0                          
    0:07:05  453199.9      0.00       0.0       0.0                          
    0:07:05  453105.5      0.00       0.0       0.0                          
    0:07:05  453011.0      0.00       0.0       0.0                          
    0:07:06  452933.6      0.00       0.0       0.0                          
    0:07:06  452877.0      0.00       0.0       0.0                          
    0:07:06  452813.9      0.00       0.0       0.0                          
    0:07:07  452724.0      0.00       0.0       0.0                          
    0:07:07  452633.0      0.00       0.0       0.0                          
    0:07:07  452541.3      0.00       0.0       0.0                          
    0:07:08  452457.2      0.00       0.0       0.0                          
    0:07:08  452393.6      0.00       0.0       0.0                          
    0:07:08  452337.2      0.00       0.0       0.0                          
    0:07:08  452250.3      0.00       0.0       0.0                          
    0:07:12  452151.3      0.00       0.0       0.0                          
    0:07:22  452120.5      0.00       0.0       0.0                          
    0:07:22  452024.2      0.00       0.0       0.0                          
    0:07:22  451942.2      0.00       0.0       0.0                          
    0:07:23  451877.3      0.00       0.0       0.0                          
    0:07:23  451807.4      0.00       0.0       0.0                          
    0:07:23  451727.0      0.00       0.0       0.0                          
    0:07:24  451635.5      0.00       0.0       0.0                          
    0:07:24  451540.3      0.00       0.0       0.0                          
    0:07:24  451461.6      0.00       0.0       0.0                          
    0:07:24  451397.5      0.00       0.0       0.0                          
    0:07:25  451331.5      0.00       0.0       0.0                          
    0:07:25  451246.9      0.00       0.0       0.0                          
    0:07:25  451153.0      0.00       0.0       0.0                          
    0:07:26  451060.7      0.00       0.0       0.0                          
    0:07:26  450962.8      0.00       0.0       0.0                          
    0:07:27  450884.9      0.00       0.0       0.0                          
    0:07:27  450811.5      0.00       0.0       0.0                          
    0:07:27  450741.8      0.00       0.0       0.0                          
    0:07:27  450661.2      0.00       0.0       0.0                          
    0:07:28  450571.8      0.00       0.0       0.0                          
    0:07:28  450477.9      0.00       0.0       0.0                          
    0:07:29  450385.3      0.00       0.0       0.0                          
    0:07:29  450279.7      0.00       0.0       0.0                          
    0:07:30  450168.8      0.00       0.0       0.0                          
    0:07:30  450057.9      0.00       0.0       0.0                          
    0:07:31  449947.0      0.00       0.0       0.0                          
    0:07:31  449836.1      0.00       0.0       0.0                          
    0:07:32  449725.1      0.00       0.0       0.0                          
    0:07:32  449613.4      0.00       0.0       0.0                          
    0:07:33  449503.3      0.00       0.0       0.0                          
    0:07:33  449391.6      0.00       0.0       0.0                          
    0:07:34  449281.4      0.00       0.0       0.0                          
    0:07:34  449169.7      0.00       0.0       0.0                          
    0:07:35  449059.6      0.00       0.0       0.0                          
    0:07:35  448947.9      0.00       0.0       0.0                          
    0:07:36  448836.2      0.00       0.0       0.0                          
    0:07:36  448726.0      0.00       0.0       0.0                          
    0:07:37  448614.3      0.00       0.0       0.0                          
    0:07:37  448504.2      0.00       0.0       0.0                          
    0:07:38  448392.5      0.00       0.0       0.0                          
    0:07:38  448282.3      0.00       0.0       0.0                          
    0:07:39  448170.6      0.00       0.0       0.0                          
    0:07:39  448050.9      0.00       0.0       0.0                          
    0:07:40  447912.1      0.00       0.0       0.0                          
    0:07:40  447778.8      0.00       0.0       0.0                          
    0:07:41  447646.3      0.00       0.0       0.0                          
    0:07:41  447502.7      0.00       0.0       0.0                          
    0:07:42  447367.8      0.00       0.0       0.0                          
    0:07:42  447229.0      0.00       0.0       0.0                          
    0:07:43  447095.7      0.00       0.0       0.0                          
    0:07:44  446963.3      0.00       0.0       0.0                          
    0:07:44  446819.6      0.00       0.0       0.0                          
    0:07:45  446684.7      0.00       0.0       0.0                          
    0:07:45  446545.9      0.00       0.0       0.0                          
    0:07:46  446412.6      0.00       0.0       0.0                          
    0:07:46  446280.2      0.00       0.0       0.0                          
    0:07:47  446136.5      0.00       0.0       0.0                          
    0:07:47  446001.7      0.00       0.0       0.0                          
    0:07:48  445862.8      0.00       0.0       0.0                          
    0:07:48  445729.5      0.00       0.0       0.0                          
    0:07:49  445597.1      0.00       0.0       0.0                          
    0:07:49  445453.4      0.00       0.0       0.0                          
    0:07:50  445336.7      0.00       0.0       0.0                          
    0:07:50  445201.8      0.00       0.0       0.0                          
    0:07:51  445051.8      0.00       0.0       0.0                          
    0:07:52  444906.5      0.00       0.0       0.0                          
    0:07:52  444764.5      0.00       0.0       0.0                          
    0:07:52  444692.9      0.00       0.0       0.0                          
    0:07:52  444691.6      0.00       0.0       0.0                          
    0:07:52  444684.4      0.00       0.0       0.0                          
    0:07:52  444677.0      0.00       0.0       0.0                          
    0:07:55  444652.5      0.00       0.0       0.0                          
    0:07:55  444649.1      0.00       0.0       0.0                          
    0:07:55  444647.2      0.00       0.0       0.0                          
    0:07:55  444640.0      0.00       0.0       0.0                          
    0:07:56  444636.5      0.00       0.0       0.0                          
    0:07:56  444632.8      0.00       0.0       0.0                          
    0:07:56  444629.9      0.00       0.0       0.0                          
    0:07:57  444626.4      0.00       0.0       0.0                          
    0:07:57  444619.8      0.00       0.0       0.0                          
    0:07:57  444617.4      0.00       0.0       0.0                          
    0:07:57  444615.0      0.00       0.0       0.0                          
    0:07:58  444610.7      0.00       0.0       0.0                          
    0:07:58  444606.0      0.00       0.0       0.0                          
    0:07:58  444603.3      0.00       0.0       0.0                          
    0:07:59  444601.2      0.00       0.0       0.0                          
    0:08:04  444598.0      0.00       0.0       0.0                          
    0:08:04  444597.2      0.00       0.0       0.0                          
    0:08:04  444595.6      0.00       0.0       0.0                          
    0:08:07  444594.8      0.00       0.0       0.0                          
    0:08:07  444586.8      0.00       0.0       0.0                          
    0:08:08  444582.0      0.00       0.0       0.0                          
    0:08:08  444580.2      0.00       0.0       0.0                          
    0:08:10  444575.4      0.00       0.0       0.0                          
    0:08:11  444430.7      0.09       1.3       0.0                          
    0:08:11  444422.4      0.09       1.3       0.0                          
    0:08:12  444422.4      0.09       1.3       0.0                          
    0:08:12  444422.4      0.09       1.3       0.0                          
    0:08:12  444422.4      0.09       1.3       0.0                          
    0:08:12  444422.4      0.09       1.3       0.0                          
    0:08:12  444422.4      0.09       1.3       0.0                          
    0:08:12  444454.1      0.01       0.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:08:13  444462.1      0.01       0.1       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[39]/D
    0:08:13  444463.9      0.01       0.1       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[39]/D
    0:08:13  444473.5      0.01       0.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:08:13  444474.8      0.01       0.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:08:13  444474.8      0.00       0.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:08:13  444478.0      0.00       0.1       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[39]/D
    0:08:13  444481.2      0.00       0.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:08:13  444483.3      0.00       0.1       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:08:13  444485.2      0.00       0.1       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:08:14  444486.5      0.00       0.0       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:08:14  444490.8      0.00       0.0       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:08:14  444493.7      0.00       0.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:08:14  444494.8      0.00       0.0       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[39]/D
    0:08:14  444497.4      0.00       0.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:08:14  444498.2      0.00       0.0       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:08:14  444499.8      0.00       0.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:08:14  444500.4      0.00       0.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:08:14  444504.6      0.00       0.0       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:08:14  444510.2      0.00       0.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:08:16  444510.2      0.00       0.0       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_32_32_20_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/reset': 1783 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 50697 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_32_32_20_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 14:02:40 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_32_32_20_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:             209460.371191
Buf/Inv area:                     9859.821949
Noncombinational area:          235049.827796
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                444510.198987
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_32_32_20_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 14:02:59 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_32_32_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  = 115.5847 mW   (89%)
  Net Switching Power  =  14.1037 mW   (11%)
                         ---------
Total Dynamic Power    = 129.6884 mW  (100%)

Cell Leakage Power     =   9.1867 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       1.0964e+05        1.2645e+03        3.9943e+06        1.1489e+05  (  82.73%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  5.9526e+03        1.2837e+04        5.1924e+06        2.3984e+04  (  17.27%)
--------------------------------------------------------------------------------------------------
Total          1.1559e+05 uW     1.4102e+04 uW     9.1867e+06 nW     1.3888e+05 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_32_32_20_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 14:03:00 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[13].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[13].path/path/genblk1.add_in_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_32_32_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[13].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[3]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[13].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[3]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[13].path/Mat_a_Mem/Mem/data_out_tri[3]/Z (TBUF_X2)
                                                          0.13       0.21 f
  path/genblk1[13].path/Mat_a_Mem/Mem/data_out[3] (memory_b20_SIZE32_LOGSIZE5_38)
                                                          0.00       0.21 f
  path/genblk1[13].path/Mat_a_Mem/data_out[3] (seqMemory_b20_SIZE32_38)
                                                          0.00       0.21 f
  path/genblk1[13].path/path/in0[3] (mac_b20_g1_19)       0.00       0.21 f
  path/genblk1[13].path/path/mult_21/a[3] (mac_b20_g1_19_DW_mult_tc_1)
                                                          0.00       0.21 f
  path/genblk1[13].path/path/mult_21/U1846/Z (XOR2_X1)
                                                          0.09       0.31 f
  path/genblk1[13].path/path/mult_21/U1236/ZN (AND2_X2)
                                                          0.05       0.35 f
  path/genblk1[13].path/path/mult_21/U1113/ZN (INV_X2)
                                                          0.07       0.42 r
  path/genblk1[13].path/path/mult_21/U1877/ZN (OAI22_X1)
                                                          0.06       0.48 f
  path/genblk1[13].path/path/mult_21/U1001/ZN (NAND2_X1)
                                                          0.04       0.51 r
  path/genblk1[13].path/path/mult_21/U1002/ZN (NAND3_X1)
                                                          0.04       0.55 f
  path/genblk1[13].path/path/mult_21/U432/CO (FA_X1)      0.11       0.66 f
  path/genblk1[13].path/path/mult_21/U1006/Z (XOR2_X1)
                                                          0.08       0.74 f
  path/genblk1[13].path/path/mult_21/U1007/Z (XOR2_X1)
                                                          0.07       0.81 f
  path/genblk1[13].path/path/mult_21/U1313/ZN (NAND2_X1)
                                                          0.04       0.85 r
  path/genblk1[13].path/path/mult_21/U1570/ZN (OAI21_X1)
                                                          0.04       0.89 f
  path/genblk1[13].path/path/mult_21/U1278/ZN (AOI21_X1)
                                                          0.06       0.94 r
  path/genblk1[13].path/path/mult_21/U1675/ZN (OAI21_X1)
                                                          0.03       0.98 f
  path/genblk1[13].path/path/mult_21/U1674/ZN (AOI21_X1)
                                                          0.04       1.02 r
  path/genblk1[13].path/path/mult_21/U1854/ZN (OAI21_X1)
                                                          0.03       1.05 f
  path/genblk1[13].path/path/mult_21/U1802/ZN (AOI21_X1)
                                                          0.04       1.09 r
  path/genblk1[13].path/path/mult_21/U1853/ZN (OAI21_X1)
                                                          0.03       1.13 f
  path/genblk1[13].path/path/mult_21/U1750/ZN (AOI21_X1)
                                                          0.04       1.17 r
  path/genblk1[13].path/path/mult_21/U1749/ZN (OAI21_X1)
                                                          0.03       1.20 f
  path/genblk1[13].path/path/mult_21/U1164/ZN (AOI21_X1)
                                                          0.04       1.24 r
  path/genblk1[13].path/path/mult_21/U1852/ZN (OAI21_X1)
                                                          0.03       1.27 f
  path/genblk1[13].path/path/mult_21/U1801/ZN (AOI21_X1)
                                                          0.04       1.32 r
  path/genblk1[13].path/path/mult_21/U1851/ZN (OAI21_X1)
                                                          0.03       1.35 f
  path/genblk1[13].path/path/mult_21/U1777/ZN (AOI21_X1)
                                                          0.04       1.39 r
  path/genblk1[13].path/path/mult_21/U1776/ZN (OAI21_X1)
                                                          0.03       1.42 f
  path/genblk1[13].path/path/mult_21/U1748/ZN (AOI21_X1)
                                                          0.04       1.46 r
  path/genblk1[13].path/path/mult_21/U1775/ZN (OAI21_X1)
                                                          0.04       1.50 f
  path/genblk1[13].path/path/mult_21/U1160/ZN (NAND2_X1)
                                                          0.04       1.54 r
  path/genblk1[13].path/path/mult_21/U1162/ZN (NAND3_X1)
                                                          0.04       1.58 f
  path/genblk1[13].path/path/mult_21/U1091/ZN (NAND2_X1)
                                                          0.04       1.62 r
  path/genblk1[13].path/path/mult_21/U1093/ZN (NAND3_X1)
                                                          0.04       1.66 f
  path/genblk1[13].path/path/mult_21/U1080/ZN (NAND2_X1)
                                                          0.03       1.69 r
  path/genblk1[13].path/path/mult_21/U1062/ZN (NAND3_X1)
                                                          0.04       1.73 f
  path/genblk1[13].path/path/mult_21/U1201/ZN (NAND2_X1)
                                                          0.04       1.77 r
  path/genblk1[13].path/path/mult_21/U1104/ZN (NAND3_X1)
                                                          0.04       1.80 f
  path/genblk1[13].path/path/mult_21/U1210/ZN (NAND2_X1)
                                                          0.04       1.84 r
  path/genblk1[13].path/path/mult_21/U1171/ZN (NAND3_X1)
                                                          0.04       1.88 f
  path/genblk1[13].path/path/mult_21/U1215/ZN (NAND2_X1)
                                                          0.04       1.92 r
  path/genblk1[13].path/path/mult_21/U1217/ZN (NAND3_X1)
                                                          0.04       1.96 f
  path/genblk1[13].path/path/mult_21/U1168/ZN (NAND2_X1)
                                                          0.04       1.99 r
  path/genblk1[13].path/path/mult_21/U1086/ZN (NAND3_X1)
                                                          0.04       2.03 f
  path/genblk1[13].path/path/mult_21/U1226/ZN (NAND2_X1)
                                                          0.04       2.07 r
  path/genblk1[13].path/path/mult_21/U1228/ZN (NAND3_X1)
                                                          0.04       2.11 f
  path/genblk1[13].path/path/mult_21/U1232/ZN (NAND2_X1)
                                                          0.04       2.15 r
  path/genblk1[13].path/path/mult_21/U1234/ZN (NAND3_X1)
                                                          0.04       2.18 f
  path/genblk1[13].path/path/mult_21/U1101/ZN (NAND2_X1)
                                                          0.03       2.21 r
  path/genblk1[13].path/path/mult_21/U1099/ZN (AND3_X1)
                                                          0.05       2.26 r
  path/genblk1[13].path/path/mult_21/product[39] (mac_b20_g1_19_DW_mult_tc_1)
                                                          0.00       2.26 r
  path/genblk1[13].path/path/genblk1.add_in_reg[39]/D (DFF_X1)
                                                          0.01       2.27 r
  data arrival time                                                  2.27

  clock clk (rise edge)                                   2.30       2.30
  clock network delay (ideal)                             0.00       2.30
  path/genblk1[13].path/path/genblk1.add_in_reg[39]/CK (DFF_X1)
                                                          0.00       2.30 r
  library setup time                                     -0.03       2.27
  data required time                                                 2.27
  --------------------------------------------------------------------------
  data required time                                                 2.27
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 31 nets to module multipath_k32_p32_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
