// Seed: 1103886552
module module_0;
  logic id_1;
  assign id_1 = 1'd0;
  wire id_2;
  ;
endmodule
module module_1 (
    output tri0 id_0,
    input tri0 id_1,
    output tri id_2[-1 : -1],
    output uwire id_3,
    input tri id_4,
    output wire id_5
    , id_11,
    input uwire id_6,
    input supply1 id_7,
    input tri0 id_8,
    input wor id_9
);
  always $signed(56);
  ;
  module_0 modCall_1 ();
  wire [1 : $realtime] id_12, id_13;
endmodule
