=== Compilation ===
Command: iverilog -Wall -Winfloop -Wno-timescale -g2012 -s tb -o results\gemma3_12b_0shot_temp0.0\Prob146_fsm_serialdata/Prob146_fsm_serialdata_sample01 results\gemma3_12b_0shot_temp0.0\Prob146_fsm_serialdata/Prob146_fsm_serialdata_sample01.sv dataset_code-complete-iccad2023/Prob146_fsm_serialdata_test.sv dataset_code-complete-iccad2023/Prob146_fsm_serialdata_ref.sv
Return code: 0

--- stdout ---


--- stderr ---


=== Test Execution (FIXED) ===
Command: vvp results\gemma3_12b_0shot_temp0.0\Prob146_fsm_serialdata/Prob146_fsm_serialdata_sample01
Return code: 0

--- stdout ---
VCD info: dumpfile wave.vcd opened for output.
Hint: Output 'out_byte' has 40 mismatches. First mismatch occurred at time 110.
Hint: Output 'done' has 680 mismatches. First mismatch occurred at time 50.
Hint: Total mismatched samples is 720 out of 905 samples

Simulation finished at 4526 ps
Mismatches: 720 in 905 samples


--- stderr ---
