project -load C:/Users/Borna/Documents/Projects/FPGA/Blink/pll/lvdsClk/syn_results/lvdsClk.prj
