{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1753752279598 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1753752279598 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 28 22:24:39 2025 " "Processing started: Mon Jul 28 22:24:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1753752279598 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753752279598 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VendingMachine -c VendingMachine " "Command: quartus_map --read_settings_files=on --write_settings_files=off VendingMachine -c VendingMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753752279598 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1753752279783 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1753752279784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VendingMachine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VendingMachine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VendingMachine-VendingMachine_ARCH " "Found design unit 1: VendingMachine-VendingMachine_ARCH" {  } { { "VendingMachine.vhd" "" { Text "/home/anthony/Documents/UFABC/SD-Projeto/Quartus/VendingMachine/VendingMachine.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753752286136 ""} { "Info" "ISGN_ENTITY_NAME" "1 VendingMachine " "Found entity 1: VendingMachine" {  } { { "VendingMachine.vhd" "" { Text "/home/anthony/Documents/UFABC/SD-Projeto/Quartus/VendingMachine/VendingMachine.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753752286136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753752286136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "WorkPackages.vhd 6 0 " "Found 6 design units, including 0 entities, in source file WorkPackages.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_system " "Found design unit 1: clock_system" {  } { { "WorkPackages.vhd" "" { Text "/home/anthony/Documents/UFABC/SD-Projeto/Quartus/VendingMachine/WorkPackages.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753752286137 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 clock_system-body " "Found design unit 2: clock_system-body" {  } { { "WorkPackages.vhd" "" { Text "/home/anthony/Documents/UFABC/SD-Projeto/Quartus/VendingMachine/WorkPackages.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753752286137 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 vending_machine " "Found design unit 3: vending_machine" {  } { { "WorkPackages.vhd" "" { Text "/home/anthony/Documents/UFABC/SD-Projeto/Quartus/VendingMachine/WorkPackages.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753752286137 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 vending_machine-body " "Found design unit 4: vending_machine-body" {  } { { "WorkPackages.vhd" "" { Text "/home/anthony/Documents/UFABC/SD-Projeto/Quartus/VendingMachine/WorkPackages.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753752286137 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 display_segment " "Found design unit 5: display_segment" {  } { { "WorkPackages.vhd" "" { Text "/home/anthony/Documents/UFABC/SD-Projeto/Quartus/VendingMachine/WorkPackages.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753752286137 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 display_segment-body " "Found design unit 6: display_segment-body" {  } { { "WorkPackages.vhd" "" { Text "/home/anthony/Documents/UFABC/SD-Projeto/Quartus/VendingMachine/WorkPackages.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753752286137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753752286137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DisplayDecimal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DisplayDecimal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DisplayDecimal-DisplayDecimal_ARCH " "Found design unit 1: DisplayDecimal-DisplayDecimal_ARCH" {  } { { "DisplayDecimal.vhd" "" { Text "/home/anthony/Documents/UFABC/SD-Projeto/Quartus/VendingMachine/DisplayDecimal.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753752286138 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayDecimal " "Found entity 1: DisplayDecimal" {  } { { "DisplayDecimal.vhd" "" { Text "/home/anthony/Documents/UFABC/SD-Projeto/Quartus/VendingMachine/DisplayDecimal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753752286138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753752286138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DisplayHexadecimal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DisplayHexadecimal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DisplayHexadecimal-DisplayHexadecimal_ARCH " "Found design unit 1: DisplayHexadecimal-DisplayHexadecimal_ARCH" {  } { { "DisplayHexadecimal.vhd" "" { Text "/home/anthony/Documents/UFABC/SD-Projeto/Quartus/VendingMachine/DisplayHexadecimal.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753752286138 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayHexadecimal " "Found entity 1: DisplayHexadecimal" {  } { { "DisplayHexadecimal.vhd" "" { Text "/home/anthony/Documents/UFABC/SD-Projeto/Quartus/VendingMachine/DisplayHexadecimal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753752286138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753752286138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StateMachine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file StateMachine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 StateMachine-StateMachine_ARCH " "Found design unit 1: StateMachine-StateMachine_ARCH" {  } { { "StateMachine.vhd" "" { Text "/home/anthony/Documents/UFABC/SD-Projeto/Quartus/VendingMachine/StateMachine.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753752286139 ""} { "Info" "ISGN_ENTITY_NAME" "1 StateMachine " "Found entity 1: StateMachine" {  } { { "StateMachine.vhd" "" { Text "/home/anthony/Documents/UFABC/SD-Projeto/Quartus/VendingMachine/StateMachine.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753752286139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753752286139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock-Clock_ARCH " "Found design unit 1: Clock-Clock_ARCH" {  } { { "Clock.vhd" "" { Text "/home/anthony/Documents/UFABC/SD-Projeto/Quartus/VendingMachine/Clock.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753752286139 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock " "Found entity 1: Clock" {  } { { "Clock.vhd" "" { Text "/home/anthony/Documents/UFABC/SD-Projeto/Quartus/VendingMachine/Clock.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753752286139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753752286139 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VendingMachine " "Elaborating entity \"VendingMachine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1753752286196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock Clock:clock0 " "Elaborating entity \"Clock\" for hierarchy \"Clock:clock0\"" {  } { { "VendingMachine.vhd" "clock0" { Text "/home/anthony/Documents/UFABC/SD-Projeto/Quartus/VendingMachine/VendingMachine.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753752286203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateMachine StateMachine:state_machine0 " "Elaborating entity \"StateMachine\" for hierarchy \"StateMachine:state_machine0\"" {  } { { "VendingMachine.vhd" "state_machine0" { Text "/home/anthony/Documents/UFABC/SD-Projeto/Quartus/VendingMachine/VendingMachine.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753752286203 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"00\" 2 4 StateMachine.vhd(21) " "VHDL Expression error at StateMachine.vhd(21): expression \"\"00\"\" has 2 elements ; expected 4 elements." {  } { { "StateMachine.vhd" "" { Text "/home/anthony/Documents/UFABC/SD-Projeto/Quartus/VendingMachine/StateMachine.vhd" 21 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Analysis & Synthesis" 0 -1 1753752286203 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "StateMachine:state_machine0 " "Can't elaborate user hierarchy \"StateMachine:state_machine0\"" {  } { { "VendingMachine.vhd" "state_machine0" { Text "/home/anthony/Documents/UFABC/SD-Projeto/Quartus/VendingMachine/VendingMachine.vhd" 39 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753752286216 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "403 " "Peak virtual memory: 403 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1753752286293 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 28 22:24:46 2025 " "Processing ended: Mon Jul 28 22:24:46 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1753752286293 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1753752286293 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1753752286293 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1753752286293 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1753752286958 ""}
