INFO:sim:172 - Generating IP...
Customizing IP...
Release 14.7 - Xilinx CORE Generator IP GUI Launcher P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Finished Customizing.
Generating IP...
WARNING:sim:472 - The chosen IP does not support a Verilog behavioral model,
   generating a Verilog structural model instead.
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Partition Report
XST: Design Summary
Generating Implementation files.
WARNING:coreutil - WARNING: Default charset MS950 not supported, using
   ISO-8859-1 instead
Generating NGC file.
Generating Verilog structural model.
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'div'...
Generating metadata file...
Generating ISE project...
XCO file found: div.xco
XMDF file found: div_xmdf.tcl
Adding D:/Test/ipcore_dir/tmp/_cg/div.asy -view all -origin_type imported
Adding D:/Test/ipcore_dir/tmp/_cg/div.ngc -view all -origin_type created
Checking file "D:/Test/ipcore_dir/tmp/_cg/div.ngc" for project device match ...
File "D:/Test/ipcore_dir/tmp/_cg/div.ngc" device information matches project
device.
Adding D:/Test/ipcore_dir/tmp/_cg/div.sym -view all -origin_type imported
Adding D:/Test/ipcore_dir/tmp/_cg/div.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "D:/Test/ipcore_dir/tmp/_cg/div.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding D:/Test/ipcore_dir/tmp/_cg/div.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/div"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'div'.
