Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Nov 24 10:45:23 2022
| Host         : 614-19 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file led_display_ctrl_control_sets_placed.rpt
| Design       : led_display_ctrl
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    41 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      4 |            2 |
|      5 |            1 |
|      6 |            1 |
|      7 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              31 |           11 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              96 |           30 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------+------------------+------------------+----------------+
|  Clock Signal  |         Enable Signal         | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | u_key/key_0                   | rst_IBUF         |                1 |              1 |
|  clk_IBUF_BUFG | button_IBUF                   | rst_IBUF         |                1 |              1 |
|  clk_IBUF_BUFG | u_tub_show/E[0]               | rst_IBUF         |                2 |              4 |
|  clk_IBUF_BUFG | u_tub_show/led_en_reg[4]_0[0] | rst_IBUF         |                1 |              4 |
|  clk_IBUF_BUFG | u_counter/cnt                 | rst_IBUF         |                1 |              5 |
|  clk_IBUF_BUFG | u_timer/flag_02s              | rst_IBUF         |                2 |              6 |
|  clk_IBUF_BUFG | u_tub_show/led_en_reg[6]_0    | rst_IBUF         |                3 |              7 |
|  clk_IBUF_BUFG | u_tub_show/flag_2ms           | rst_IBUF         |                5 |             16 |
|  clk_IBUF_BUFG | u_timer/cnt_02[0]_i_1_n_0     | rst_IBUF         |                7 |             26 |
|  clk_IBUF_BUFG | u_tub_show/cnt_2ms[0]_i_1_n_0 | rst_IBUF         |                7 |             26 |
|  clk_IBUF_BUFG |                               | rst_IBUF         |               11 |             31 |
+----------------+-------------------------------+------------------+------------------+----------------+


