<!DOCTYPE html>
<html lang="en">

<head>
  <meta charset="UTF-8">
  <meta http-equiv="X-UA-Compatible" content="IE=edge">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <link rel="stylesheet" href="../styles/styles.css">
  <link rel="stylesheet" href="../styles/fxgaboad.css">
  <title>FXGABOAD</title>
</head>

<body>
  <div class="heading">
    <div>PC-FXGA Authoring Software</div>
    <div>GMAKER Starter Kit (Ver.1.0)</div>
    <div class="title">Explanation of Overall PC-FXGA Device
    </div>
    <div class="credits">NEC Home Electronics, Ltd.</div>
    <div class="credits">Nov 10, 1995</div>
    <div class="credits">Translated by Sean Aoki</div>
  </div>

  <div class="contents">
    <h2>Contents</h2>
    <div class="contents-chapter">
      <div class="contents-head"><a href="#ch1">Chapter 1: Introduction</a></div>
      <div class="contents-subsection"><a href="#ch1-1">1.1: PC-FXGA Board Summary</a></div>
      <div class="contents-subsection"><a href="#ch1-2">1.2: Main Features</a></div>
    </div>
    <div class="contents-chapter">
      <div class="contents-head"><a href="#ch2">Functional Features</a></div>
      <div class="contents-subsection"><a href="#ch2-1">2.1: Address List (Memory Map)</a></div>
      <div class="contents-subsection"><a href="#ch2-2">2.2: I/O Access Space</a></div>
      <div class="contents-subsection"><a href="#ch2-3">2.3: Address List</a></div>
      <div class="contents-subsection"><a href="#ch2-4">2.4: Onboard Register List</a></div>
      <div class="contents-subsection"><a href="#ch2-5">2.5: Keypad Interface</a></div>
      <div class="contents-subsection"><a href="#ch2-6">2.6: Timer</a></div>
      <div class="contents-subsection"><a href="#ch2-7">2.7: Interrupter/Controller</a></div>
      <div class="contents-subsection"><a href="#ch2-8">2.8: Other Onboard Register Features</a></div>
      <div class="contents-subsubsection"><a href="#ch2-8-1">2.8.1: Expansion Bus Reset Register</a></div>
      <div class="contents-subsubsection"><a href="#ch2-8-2">2.8.2: HuC6270 Address Storing Register</a></div>
      <div class="contents-subsubsection"><a href="#ch2-8-3">2.8.3: Backup Memory/Access Authorization Register</a>
      </div>
      <div class="contents-subsubsection"><a href="#ch2-8-4">2.8.4: G/A (μPD65641) Version Checking Register</a></div>
      <div class="contents-subsection"><a href="#ch2-9">2.9: Bitstring Command Device Access Feature</a></div>
      <div class="contents-subsection"><a href="#ch2-10">2.10: Write/Buffer</a></div>
      <div class="contents-subsection"><a href="#ch2-11">2.11: About Controlling the HuC6270 with an Interrupt</a></div>
      <div class="contents-subsubsection"><a href="#ch2-11-1">2.11.1: Before Using the VRAM-VRAM DMA</a></div>
      <div class="contents-subsubsection"><a href="#ch2-11-2">2.11.2: Sample Program for Controlling the HuC6270 with an
          Interrupt</a></div>
    </div>
  </div>

  <div class="chapter" id="ch1">
    <h2>Chapter 1: Introduction</h2>
    <div class="section" id="ch1-1">
      <h3>1.1 PC-FXGA Board Summary</h3>
      <p>The PC-FXGA Board has a V810 CPU and HuC62 chipset, and is made up
        of a basic component containing the DRAM controller on the gate array and the IRQ controller,
        and a debugger support component containing peripheral circuitry, which together
        provides an environment to function as a system.
      </p>
    </div>
    <div class="section" id="ch1-2">
      <h3>1.2 Main Features</h3>
      <table id="table1-2">
        <th>Component</th>
        <th>Containing</th>
        <th>Notes</th>
        <tr>
          <td>MPU</td>
          <td>V810 (μ PD70732)</td>
          <td>21.47727MHz RISC Architecture 32bit MPU</td>
        </tr>
        <tr>
          <td>RCM</td>
          <td>EPROM 1Mbytes</td>
          <td>1PL, Kanji font, etc.</td>
        </tr>
        <tr>
          <td>Main memory</td>
          <td>MRAM 2Mbytes</td>
          <td></td>
        </tr>
        <tr>
          <td>Gate Array</td>
          <td>G/A (μ PD65641)</td>
          <td>TIMER, MMC, IOC, ITC, etc.</td>
        </tr>
        <tr>
          <td rowspan="8">Peripheral Memory</td>
          <td>KRAM 1Mbytes</td>
          <td>For HuC6272</td>
        </tr>
        <tr>
          <td>VRAM A 128Kbytes</td>
          <td>For HuC6270#0</td>
        </tr>
        <tr>
          <td>VRAM B 128Kbytes</td>
          <td>For HuC6270#1</td>
        </tr>
        <tr>
          <td>RRAM 16Kbytes</td>
          <td>For HuC6271</td>
        </tr>
        <tr>
          <td>Display buffer 0 128Kbytes</td>
          <td>For HuC6273</td>
        </tr>
        <tr>
          <td>Display buffer 1 128Kbytes</td>
          <td>For HuC6273</td>
        </tr>
        <tr>
          <td>Z buffer 128Kbytes</td>
          <td>For HuC6273</td>
        </tr>
        <tr>
          <td>Texture buffer 1Mbytes</td>
          <td>For HuC6273</td>
        </tr>
        <tr>
          <td rowspan="6">Peripheral Devices</td>
          <td>HuC6270 x 2</td>
          <td>Video Display/Processor</td>
        </tr>
        <tr>
          <td>HuC6272</td>
          <td>VDP, SCSI, Data Transfer Sequencer</td>
        </tr>
        <tr>
          <td>HuC6271</td>
          <td>Image Dilation Processor</td>
        </tr>
        <tr>
          <td>HuC6261</td>
          <td>Video Color Encoder, Effector</td>
        </tr>
        <tr>
          <td>HuC6230</td>
          <td>Sound Controller</td>
        </tr>
        <tr>
          <td>HuC6273</td>
          <td>3D Processor</td>
        </tr>
      </table>
    </div>
  </div>

  <hr>

  <div class="chapter" id="ch2">
    <h2>Chapter 2: Functional Features</h2>
    <div class="section" id="ch2-1">
      <h3>2.1 Address List (Memory Map)</h3>
      <img src="memorymap.svg">
    </div>
    <div class="section" id="ch2-2">
      <h3>2.2 I/O Access Space</h3>
      <img src="ioaccessspace.svg">
    </div>
    <div class="section" id="ch2-3">
      <h3>2.3 Address List</h3>
      <table id="table2-3">
        <th>Device</th>
        <th>Bus<br>Size</th>
        <th>Register Name</th>
        <th>I/O Access<br>Address</th>
        <th>Memory Access<br>Address</th>
        <th>R/W</th>
        <tr>
          <td rowspan="17">HuC6230</td>
          <td rowspan="17">8</td>
          <td>PSG Channel Select Register<br>IO_SB_CHSEL</td>
          <td>0000_0100</td>
          <td>8000_0100</td>
          <td>W</td>
        </tr>
        <tr>
          <td>PSG Main Sound Adjustment Register<br>IO_SB_MVOL</td>
          <td>0000_0102</td>
          <td>8000_0102</td>
          <td>W</td>
        </tr>
        <tr>
          <td>Frequency Fine Adjustment Register<br>IO_SB_FRQL</td>
          <td>0000_0104</td>
          <td>8000_0104</td>
          <td>W</td>
        </tr>
        <tr>
          <td>Frequency Coarse Adjustment Register<br>IO_SB_FRQH</td>
          <td>0000_0106</td>
          <td>8000_0106</td>
          <td>W</td>
        </tr>
        <tr>
          <td>Channel ON DDA Channel Sound Register<br>IO_SB_CHVOL</td>
          <td>0000_0108</td>
          <td>8000_0108</td>
          <td>W</td>
        </tr>
        <tr>
          <td>L/R Sound Register<br>IO_SB_PAN</td>
          <td>0000_010A</td>
          <td>8000_010A</td>
          <td>W</td>
        </tr>
        <tr>
          <td>Wave Shape Register<br>IO_SB_WAVE</td>
          <td>0000_010C</td>
          <td>8000_010C</td>
          <td>W</td>
        </tr>
        <tr>
          <td>Noise Enable Noise Frequency Register<br>IO_SB_NOISE</td>
          <td>0000_010E</td>
          <td>8000_010E</td>
          <td>W</td>
        </tr>
        <tr>
          <td>LFO Frequency Register<br>IO_SB_LFOFRQ</td>
          <td>0000_0110</td>
          <td>8000_0110</td>
          <td>W</td>
        </tr>
        <tr>
          <td>LFO Control Register<br>IO_SB_LFOCR</td>
          <td>0000_0112</td>
          <td>8000_0112</td>
          <td>W</td>
        </tr>
        <tr>
          <td>ADPCM Reset Sampling Frequency Switch<br>Register&ensp;IO_SB_ADP_CR</td>
          <td>0000_0120</td>
          <td>8000_0120</td>
          <td>W</td>
        </tr>
        <tr>
          <td>ADPCM #0 L Volume Register<br>IO_SB_ADP_VOLL0</td>
          <td>0000_0122</td>
          <td>8000_0122</td>
          <td>W</td>
        </tr>
        <tr>
          <td>ADPCM #0 R Volume Register<br>IO_SB_ADP_VOLR0</td>
          <td>0000_0124</td>
          <td>8000_0124</td>
          <td>W</td>
        </tr>
        <tr>
          <td>ADPCM #1 L Volume Register<br>IO_SB_ADP_VOLL1</td>
          <td>0000_0126</td>
          <td>8000_0126</td>
          <td>W</td>
        </tr>
        <tr>
          <td>ADPCM #1 R Volume Register<br>IO_SB_ADP_VOLR1</td>
          <td>0000_0128</td>
          <td>8000_0128</td>
          <td>W</td>
        </tr>
        <tr>
          <td>PCM L Volume Register<br>IO_SB_PCM_VOLL</td>
          <td>0000_012A</td>
          <td>8000_012A</td>
          <td>W</td>
        </tr>
        <tr>
          <td>PCM R Volume Register<br>IO_SB_PCM_VOLR</td>
          <td>0000_012C</td>
          <td>8000_012C</td>
          <td>W</td>
        </tr>
        <!-- Next page in original doc -->
        <th>Device</th>
        <th>Bus<br>Size</th>
        <th>Register Name</th>
        <th>I/O Access<br>Address</th>
        <th>Memory Access<br>Address</th>
        <th>R/W</th>
        <tr>
          <td rowspan="7">HuC6271</td>
          <td rowspan="7">8</td>
          <td>Horizontal Scroll Register Low<br>IO_RA_SCROLL</td>
          <td>0000_0200</td>
          <td>8000_0200</td>
          <td>W</td>
        </tr>
        <tr>
          <td>Horizontal Scroll Register High<br>IO_RA_SCROLLH</td>
          <td>0000_0202</td>
          <td>8000_0202</td>
          <td>W</td>
        </tr>
        <tr>
          <td>Optional Functionality Setting Register<br>IO_RA_CR</td>
          <td>0000_0204</td>
          <td>8000_0204</td>
          <td>W</td>
        </tr>
        <tr>
          <td>NRL Block YDC Component Register<br>IO_RA_NRLY</td>
          <td>0000_0208</td>
          <td>8000_0208</td>
          <td>W</td>
        </tr>
        <tr>
          <td>NRL Block UDC Component Register<br>IO_RA_NRLU</td>
          <td>0000_020C</td>
          <td>8000_020C</td>
          <td>W</td>
        </tr>
        <tr>
          <td>NRL Block VDC Component Register<br>IO_RA_NRLV</td>
          <td>0000_0210</td>
          <td>8000_0210</td>
          <td>W</td>
        </tr>
        <tr>
          <td>Horizontal Synchronized Adjustment Register<br>IO_RA_HSYNC</td>
          <td>0000_0214</td>
          <td>8000_0214</td>
          <td>W</td>
        </tr>
        <tr>
          <td rowspan="3">HuC6261</td>
          <td rowspan="3">16</td>
          <td>Address Register<br>IO_NT_AR</td>
          <td>0000_0300</td>
          <td>8000_0300</td>
          <td>W</td>
        </tr>
        <tr>
          <td>Status Register<br>IO_NT_SR</td>
          <td>0000_0300</td>
          <td>8000_0300</td>
          <td>R</td>
        </tr>
        <tr>
          <td>Data Register<br>IO_NT_DR</td>
          <td>0000_0304</td>
          <td>8000_0304</td>
          <td>R/W</td>
        </tr>
        <tr>
          <td rowspan="3">HuC6270#0<br>
            <span style="font-size: 12px; border: none;">(Connected
              to<br>HuC6261's VDA<br>[Lower
              part])</span>
          </td>
          <td rowspan="3">16</td>
          <td>Address Register<br>IO_70A_AR</td>
          <td>0000_0400</td>
          <td>8000_0400</td>
          <td>W</td>
        </tr>
        <tr>
          <td>Status Register<br>10_70A_SR</td>
          <td>0000_0400</td>
          <td>8000_0400</td>
          <td>R</td>
        </tr>
        <tr>
          <td>Data Register<br>IO_70B_DR</td>
          <td>0000_0404</td>
          <td>8000_0404</td>
          <td>R/W</td>
        </tr>
        <tr>
          <td rowspan="3">HuC6270#1<br>
            <span style="font-size: 12px; border: none;">(Connected
              to<br>HuC6261's VDB<br>[Upper
              part])</span>
          </td>
          <td rowspan="3">16</td>
          <td>Address Register<br>IO_70B_AR</td>
          <td>0000_0500</td>
          <td>8000_0500</td>
          <td>W</td>
        </tr>
        <tr>
          <td>Status Register<br>IO_70B_SR</td>
          <td>0000_0500</td>
          <td>8000_0500</td>
          <td>R</td>
        </tr>
        <tr>
          <td>Data Register<br>IO_70B_DR</td>
          <td>0000_0501</td>
          <td>8000_0504</td>
          <td>R/W</td>
        </tr>
        <!-- Next page in original doc -->
        <th>Device</th>
        <th>Bus<br>Size</th>
        <th>Register Name</th>
        <th>I/O Access<br>Address</th>
        <th>Memory Access<br>Address</th>
        <th>R/W</th>
        <tr>
          <td rowspan="6">HuC6272</td>
          <td rowspan="6">32<br>(16+<br>16)</td>
          <td>Address Register Low<br>IO_KING_AR</td>
          <td>0000_0600</td>
          <td>8000_0600</td>
          <td>W</td>
        </tr>
        <tr>
          <td>Address Register High<br>IO_KING_AR</td>
          <td>0000_0602</td>
          <td>8000_0602</td>
          <td>W</td>
        </tr>
        <tr>
          <td>Status Register Low<br>IO_KING_SR</td>
          <td>0000_0600</td>
          <td>8000_0600</td>
          <td>R</td>
        </tr>
        <tr>
          <td>Status Register High<br>IO_KING_SRH</td>
          <td>0000_0602</td>
          <td>8000_0602</td>
          <td>R</td>
        </tr>
        <tr>
          <td>Data Register Low<br>IO_KING_DR</td>
          <td>0000_0604</td>
          <td>8000_0604</td>
          <td>R/W</td>
        </tr>
        <tr>
          <td>Data Register High<br>IO_KING_DRH</td>
          <td>0000_0606</td>
          <td>8000_0606</td>
          <td>R/W</td>
        </tr>
        <tr>
          <td>MRAM</td>
          <td>32</td>
          <td>Main Memory</td>
          <td>-</td>
          <td>0000_0000-<br>001F_FFFF</td>
          <td>R/W</td>
        </tr>
        <tr>
          <td rowspan="27">HuC6273</td>
          <td rowspan="27">16</td>
          <td>Command FIFO port</td>
          <td>0050_0000</td>
          <td>8050_0000</td>
          <td>W/O</td>
        </tr>
        <tr>
          <td>Command FIFO port</td>
          <td>0050_0002</td>
          <td>8050_0002</td>
          <td>W/O</td>
        </tr>
        <tr>
          <td>Command FIFO status register</td>
          <td>0050_0000</td>
          <td>8050_0000</td>
          <td>R/O</td>
        </tr>
        <tr>
          <td>Command FIFO status register</td>
          <td>0050_0002</td>
          <td>8050_0002</td>
          <td>R/O</td>
        </tr>
        <tr>
          <td>Command FIFO control</td>
          <td>0050_0004</td>
          <td>8050_0004</td>
          <td>R/W</td>
        </tr>
        <tr>
          <td>CMT bank select register</td>
          <td>0050_0006</td>
          <td>8050_0006</td>
          <td>R/W</td>
        </tr>
        <tr>
          <td>CMT start address register</td>
          <td>0050_0008</td>
          <td>8050_0008</td>
          <td>R/W</td>
        </tr>
        <tr>
          <td>CMT byte count register</td>
          <td>0050_000A</td>
          <td>8050_000A</td>
          <td>R/W</td>
        </tr>
        <tr>
          <td>Interrupt mask register</td>
          <td>0050_000C</td>
          <td>8050_000C</td>
          <td>R/W</td>
        </tr>
        <tr>
          <td>Interrupt clear register</td>
          <td>0050_000E</td>
          <td>8050_000E</td>
          <td>W/O</td>
        </tr>
        <tr>
          <td>Interrupt status register</td>
          <td>0050_0010</td>
          <td>8050_0010</td>
          <td>R/W</td>
        </tr>
        <tr>
          <td>Read back register</td>
          <td>0050_0012</td>
          <td>8050_0012</td>
          <td>R/W</td>
        </tr>
        <tr>
          <td>Horizontal timing register</td>
          <td>0050_0014</td>
          <td>8050_0014</td>
          <td>R/W</td>
        </tr>
        <tr>
          <td>Vertical timing register</td>
          <td>0050_0016</td>
          <td>8050_0016</td>
          <td>R/W</td>
        </tr>
        <tr>
          <td>SCT address Hi</td>
          <td>0050_0018</td>
          <td>8050_0018</td>
          <td>R/W</td>
        </tr>
        <tr>
          <td>Sprite control register</td>
          <td>0050_001A</td>
          <td>8050_001A</td>
          <td>R/W</td>
        </tr>
        <tr>
          <td>CD result register 0</td>
          <td>0050_001C</td>
          <td>8050_001C</td>
          <td>R/W</td>
        </tr>
        <tr>
          <td>CD result register 1</td>
          <td>0050_001E</td>
          <td>8050_001E</td>
          <td>R/W</td>
        </tr>
        <tr>
          <td>SP window clip X left</td>
          <td>0050_0020</td>
          <td>8050_0020</td>
          <td>R/W</td>
        </tr>
        <tr>
          <td>SP window clip Y top</td>
          <td>0050_0022</td>
          <td>8050_0022</td>
          <td>R/W</td>
        </tr>
        <tr>
          <td>SP window clip X right</td>
          <td>0050_0024</td>
          <td>8050_0024</td>
          <td>R/W</td>
        </tr>
        <tr>
          <td>SP window clip Y bottom</td>
          <td>0050_0026</td>
          <td>8050_0026</td>
          <td>R/W</td>
        </tr>
        <tr>
          <td>Misc. status register</td>
          <td>0050_0028</td>
          <td>8050_0028</td>
          <td>R/W</td>
        </tr>
        <tr>
          <td>Error status register</td>
          <td>0050_002A</td>
          <td>8050_002A</td>
          <td>R/O</td>
        </tr>
        <tr>
          <td>Display control register</td>
          <td>0050_002C</td>
          <td>8050_002C</td>
          <td>R/W</td>
        </tr>
        <tr>
          <td>Status control register</td>
          <td>0050_002E</td>
          <td>8050_002E</td>
          <td>W/O</td>
        </tr>
        <tr>
          <td>Config register</td>
          <td>0050_002E</td>
          <td>8050_002E</td>
          <td>R/O</td>
        </tr>
        <!-- Next page in original doc -->
        <th>Device</th>
        <th>Bus<br>Size</th>
        <th>Register Name</th>
        <th>I/O Access<br>Address</th>
        <th>Memory Access<br>Address</th>
        <th>R/W</th>
        <tr>
          <td rowspan="28">HuC6273</td>
          <td rowspan="28">16</td>
          <td>TE code control register</td>
          <td>0050_0030</td>
          <td>8050_0030</td>
          <td>R/W</td>
        </tr>
        <tr>
          <td>TE code address register</td>
          <td>0050_0032</td>
          <td>8050_0032</td>
          <td>R/O</td>
        </tr>
        <tr>
          <td>reserved</td>
          <td>0050_0034</td>
          <td>8050_0034</td>
          <td>---</td>
        </tr>
        <tr>
          <td>reserved</td>
          <td>0050_0036</td>
          <td>8050_0036</td>
          <td>---</td>
        </tr>
        <tr>
          <td>reserved</td>
          <td>0050_0038</td>
          <td>8050_0038</td>
          <td>---</td>
        </tr>
        <tr>
          <td>reserved</td>
          <td>0050_003A</td>
          <td>8050_003A</td>
          <td>---</td>
        </tr>
        <tr>
          <td>Raster hit register</td>
          <td>0050_003C</td>
          <td>8050_003C</td>
          <td>R/W</td>
        </tr>
        <tr>
          <td>reserved</td>
          <td>0050_003E</td>
          <td>8050_003E</td>
          <td>---</td>
        </tr>
        <tr>
          <td>PE test register</td>
          <td>0050_0040</td>
          <td>8050_0040</td>
          <td>R/W</td>
        </tr>
        <tr>
          <td>Memory test register</td>
          <td>0050_0042</td>
          <td>8050_042</td>
          <td>R/W</td>
        </tr>
        <tr>
          <td>result register[0]</td>
          <td>0050_0060</td>
          <td>8050_0060</td>
          <td>R/O</td>
        </tr>
        <tr>
          <td>result register[1]</td>
          <td>0050_0062</td>
          <td>8050_0062</td>
          <td>R/O</td>
        </tr>
        <tr>
          <td>result register[2]</td>
          <td>0050_0064</td>
          <td>8050_0064</td>
          <td>R/O</td>
        </tr>
        <tr>
          <td>result register[3]</td>
          <td>0050_0066</td>
          <td>8050_0066</td>
          <td>R/O</td>
        </tr>
        <tr>
          <td>result register[4]</td>
          <td>0050_0068</td>
          <td>8050_0068</td>
          <td>R/O</td>
        </tr>
        <tr>
          <td>result register[5]</td>
          <td>0050_006A</td>
          <td>8050_006A</td>
          <td>R/O</td>
        </tr>
        <tr>
          <td>result register[6]</td>
          <td>0050_006C</td>
          <td>8050_006C</td>
          <td>R/O</td>
        </tr>
        <tr>
          <td>result register[7]</td>
          <td>0050_006E</td>
          <td>8050_006E</td>
          <td>R/O</td>
        </tr>
        <tr>
          <td>result register[8]</td>
          <td>0050_0070</td>
          <td>8050_0070</td>
          <td>R/O</td>
        </tr>
        <tr>
          <td>result register[9]</td>
          <td>0050_0072</td>
          <td>8050_0072</td>
          <td>R/O</td>
        </tr>
        <tr>
          <td>result register[10]</td>
          <td>0050_0074</td>
          <td>8050_0074</td>
          <td>R/O</td>
        </tr>
        <tr>
          <td>result register[11]</td>
          <td>0050_0076</td>
          <td>8050_0076</td>
          <td>R/O</td>
        </tr>
        <tr>
          <td>result register[12]</td>
          <td>0050_0078</td>
          <td>8050_0078</td>
          <td>R/O</td>
        </tr>
        <tr>
          <td>result register[13]</td>
          <td>0050_007A</td>
          <td>8050_007A</td>
          <td>R/O</td>
        </tr>
        <tr>
          <td>result register[14]</td>
          <td>0050_007C</td>
          <td>8050_007C</td>
          <td>R/O</td>
        </tr>
        <tr>
          <td>result register[15]</td>
          <td>0050_007E</td>
          <td>8050_007E</td>
          <td>R/O*</td>
        </tr>
        <tr>
          <td>Texture map buffer direct access<br>(pack mode)
            <div style="border: none; text-align: center;">.</div>
            <div style="border: none; text-align: center;">.</div>(64K byte space)<div
              style="border: none; text-align: center;">.</div>
            <div style="border: none; text-align: center;">.</div>Texture map
            buffer direct access<br>(pack mode)
          </td>
          <td>0051_0000<div style="border: none; text-align: center;">.</div>
            <div style="border: none; text-align: center;">.</div>
            <div style="border: none; text-align: center;">.</div>
            <div style="border: none; text-align: center;">.</div>
            <div style="border: none; text-align: center;">.</div>
            <div style="border: none; text-align: center;">.</div>0051_FFFE
          </td>
          <td>8051_0000<div style="border: none; text-align: center;">.</div>
            <div style="border: none; text-align: center;">.</div>
            <div style="border: none; text-align: center;">.</div>
            <div style="border: none; text-align: center;">.</div>
            <div style="border: none; text-align: center;">.</div>
            <div style="border: none; text-align: center;">.</div>8051_FFFE
          </td>
          <td>R/W<div style="border: none; text-align: center;">.</div>
            <div style="border: none; text-align: center;">.</div>
            <div style="border: none; text-align: center;">.</div>
            <div style="border: none; text-align: center;">.</div>
            <div style="border: none; text-align: center;">.</div>
            <div style="border: none; text-align: center;">.</div>R/W
          </td>
        </tr>
        <tr>
          <td>Texture map buffer direct access<br>(unpack mode)<div style="border: none; text-align: center;">.</div>
            <div style="border: none; text-align: center;">.</div>(128Kbyte space)<div
              style="border: none; text-align: center;">.</div>
            <div style="border: none; text-align: center;">.</div>Texture map direct access<br>(unpack mode)
          </td>
          <td>0052_0000<div style="border: none; text-align: center;">.</div>
            <div style="border: none; text-align: center;">.</div>
            <div style="border: none; text-align: center;">.</div>
            <div style="border: none; text-align: center;">.</div>
            <div style="border: none; text-align: center;">.</div>
            <div style="border: none; text-align: center;">.</div>0052_FFFE
          </td>
          <td>8052_0000<div style="border: none; text-align: center;">.</div>
            <div style="border: none; text-align: center;">.</div>
            <div style="border: none; text-align: center;">.</div>
            <div style="border: none; text-align: center;">.</div>
            <div style="border: none; text-align: center;">.</div>
            <div style="border: none; text-align: center;">.</div>8052_FFFE
          </td>
          <td>R/W<div style="border: none; text-align: center;">.</div>
            <div style="border: none; text-align: center;">.</div>
            <div style="border: none; text-align: center;">.</div>
            <div style="border: none; text-align: center;">.</div>
            <div style="border: none; text-align: center;">.</div>
            <div style="border: none; text-align: center;">.</div>R/W
          </td>
        </tr>
        <tr>
          <td rowspan="3">DBPIO</td>
          <td rowspan="3">8</td>
          <td>Debugger Parallel Port A2=A1=0</td>
          <td>-</td>
          <td>F800_0000</td>
          <td>R/W</td>
        </tr>
        <tr>
          <td>Debugger Parallel Port A2=0 A1=1</td>
          <td>-</td>
          <td>F800_0002</td>
          <td>R/W</td>
        </tr>
        <tr>
          <td>Debugger Parallel Port A1=0 A2=1</td>
          <td>-</td>
          <td>F800_0004</td>
          <td>R/W</td>
        </tr>
        <tr>
          <td>ROM</td>
          <td>16</td>
          <td>Debugger IPL ROM<br>(Image per 1Mbytes)</td>
          <td>-</td>
          <td>FF00_0000-<br>FFFF_FFFF</td>
          <td>R</td>
        </tr>
      </table>
    </div>
    <div class="section" id="ch2-4">
      <h3>2.4 Onboard Register List</h3>
      <table id="table2-4">
        <th>R/W</th>
        <th>I/O and Memory<br>Access Address</th>
        <th>Register Name</th>
        <th>D15</th>
        <th>D14</th>
        <th>D13</th>
        <th>D12</th>
        <th>D11</th>
        <th>D10</th>
        <th>D9</th>
        <th>D8</th>
        <th>D7</th>
        <th>D6</th>
        <th>D5</th>
        <th>D4</th>
        <th>D3</th>
        <th>D2</th>
        <th>D1</th>
        <th>D0</th>
        <tr>
          <td>W</td>
          <td>0000_0000<br>8000_0000</td>
          <td>K Port #0<br>Control Register IO_K0_CR</td>
          <td class="gray-bg" colspan="13"></td>
          <td>IOS</td>
          <td>MOD</td>
          <td>TRG</td>
        </tr>
        <tr>
          <td>R</td>
          <td>0000_0000<br>8000_0000</td>
          <td>K Port #0<br>Status Register IO_K0_SR</td>
          <td class="gray-bg" colspan="12"></td>
          <td>END</td>
          <td>IOS</td>
          <td>MOD</td>
          <td>TRG</td>
        </tr>
        <tr>
          <td>R/W</td>
          <td>0000_0040<br>8000_0040</td>
          <td>K Port #0<br>Data Register Low IO_K0_DATA</td>
          <td colspan="16">KEY DATA D0-D15</td>
        </tr>
        <tr>
          <td>R/W</td>
          <td>0000_0042<br>8000_0042</td>
          <td>K Port #0<br>Data Register High IO_K0_DATA</td>
          <td colspan="16">KEY DATA D16-D31</td>
        </tr>
        <tr>
          <td>W</td>
          <td>0000_0080<br>8000_0080</td>
          <td>K Port #1<br>Control Register IO_K1_CR</td>
          <td class="gray-bg" colspan="13"></td>
          <td>IOS</td>
          <td>MOD</td>
          <td>TRG</td>
        </tr>
        <tr>
          <td>R</td>
          <td>0000_0080<br>8000_0080</td>
          <td>K Port #1<br>Status Register IO_K1_SR</td>
          <td class="gray-bg" colspan="12"></td>
          <td>END</td>
          <td>IOS</td>
          <td>MOD</td>
          <td>TRG</td>
        </tr>
        <tr>
          <td>R/W</td>
          <td>0000_00C0<br>8000_00C0</td>
          <td>K Port #1<br>Data Register Low IO_K1_DATA</td>
          <td colspan="16">KEY DATA D0-D15</td>
        </tr>
        <tr>
          <td>R/W</td>
          <td>0000_00C2<br>8000_00C2</td>
          <td>K Port #1<br>Data Register High IO_K1_DATA</td>
          <td colspan="16">KEY DATA D16-D31</td>
        </tr>
        <tr>
          <td>R/W</td>
          <td>0000_0700<br>8000_0700</td>
          <td>Expansion Bus Reset Register<br>IO_IO_RESET</td>
          <td class="gray-bg" colspan="15"></td>
          <td>ERST</td>
        </tr>
        <tr>
          <td>R</td>
          <td>0000_0C00<br>8000_0C00</td>
          <td>HuC6270#0 Address Storage Register<br>IO_IO_7AR_A</td>
          <td class="gray-bg" colspan="12"></td>
          <td colspan="4">HuC6270#0 AR</td>
        </tr>
        <tr>
          <td>R</td>
          <td>0000_0C40<br>8000_0C40</td>
          <td>HuC6270#1 Address Storage Register<br>IO_IO_7AR_B</td>
          <td class="gray-bg" colspan="12"></td>
          <td colspan="4">HuC6270#1 AR</td>
        </tr>
        <tr>
          <td>R/W</td>
          <td>0000_0C80<br>8000_0C80</td>
          <td>Backup Memory/Access Allowing Register<br>IO_IO_BKUP</td>
          <td class="gray-bg" colspan="14"></td>
          <td>CARD</td>
          <td>BRAM</td>
        </tr>
        <tr>
          <td>R</td>
          <td>0000_0CC0<br>8000_0CC0</td>
          <td>μ PD65641 Version Checking Register<br>IO_IO_VERSION</td>
          <td class="gray-bg" colspan="12"></td>
          <td colspan="4">Version No.</td>
        </tr>
        <tr>
          <td>W</td>
          <td>0000_0E00<br>8000_0E00</td>
          <td>Address Error Clear Register<br>IO_ADRERR_CLR</td>
          <td colspan="16">D0-D15=(dummy) AERR Clear</td>
        </tr>
        <tr>
          <td>R</td>
          <td>0000_0E00<br>8000_0E00</td>
          <td>Interrupt Status Register<br>IO_IRQ_STAT</td>
          <td class="gray-bg" colspan="8"></td>
          <td>AER</td>
          <td>TMI</td>
          <td>INT(<br>Extra)</td>
          <td>INTKR</td>
          <td>INT7A</td>
          <td>INT72</td>
          <td>INT7B</td>
          <td>INT73</td>
        </tr>
        <tr>
          <td>R/W</td>
          <td>0000_0E40<br>8000_0E40</td>
          <td>Interrupt Mask Register<br>IO_IRQ_MASK</td>
          <td class="gray-bg" colspan="8"></td>
          <td>AER</td>
          <td>TMI</td>
          <td>INT(<br>Extra)</td>
          <td>INTKR</td>
          <td>INT7A</td>
          <td>INT72</td>
          <td>INT7B</td>
          <td>INT73</td>
        </tr>
        <tr>
          <td>R/W</td>
          <td>0000_0E80<br>8000_0E80</td>
          <td>Interrupt Level Setting Register 0<br>IO_IRQ_LEVELL</td>
          <td class="gray-bg" colspan="4"></td>
          <td colspan="3">INT7A</td>
          <td colspan="3">INT72</td>
          <td colspan="3">INT7B</td>
          <td colspan="3">INT73</td>
        </tr>
        <tr>
          <td>R/W</td>
          <td>0000_0EC0<br>8000_0EC0</td>
          <td>Interrupt Level Setting Register 1<br>IO_IRQ_LEVELH</td>
          <td class="gray-bg" colspan="7"></td>
          <td colspan="3">INTTM</td>
          <td colspan="3">INTEX</td>
          <td colspan="3">INTKP</td>
        </tr>
        <tr>
          <td>R/W</td>
          <td>0000_0F00<br>8000_0F00</td>
          <td>Timer Control/Condition Register<br>IO_TIMER_TCR</td>
          <td class="gray-bg" colspan="13"></td>
          <td>TIREQ</td>
          <td>TEN</td>
          <td>TIEN</td>
        </tr>
        <tr>
          <td>R/W</td>
          <td>0000_0F80<br>8000_0F00</td>
          <td>Timer Initialization Register<br>IO_TIMER_TMR</td>
          <td colspan="16">TIMER Value</td>
        </tr>
        <tr>
          <td>R</td>
          <td>0000_0FC0<br>8000_0FC0</td>
          <td>Timer Down Counter<br>IO_TIMER_DWC</td>
          <td colspan="16">TIMER Value</td>
        </tr>
      </table>
    </div>
    <div class="section" id="ch2-5">
      <h3>2.5 Keypad Interface</h3>
      <p>Interface to the standard pad, etc.</p>
      <p>It has 2 independent ports, and different kinds of devices can be attached to each. Input/output data is 32 bits with a 4-bit signature set per device, allowing for determining the connected device.</p>
      <h4>Register Structure</h4>
      <ol>
        <li>K Port Control Register (IO_K0_CR/IO_K1_CR)
          <p>The K port control register is a register for making transfer requests to the pad and other devices connected to the port.<br>
            Simultaneously, it specifies things including the input/output direction, resetting tap selector, etc.</p> 
          <table class="table2-5">
            <th>R/W</th>
            <th>I/O and Memory<br>Access Address</th>
            <th>Register Name</th>
            <th>D15</th>
            <th>D14</th>
            <th>D13</th>
            <th>D12</th>
            <th>D11</th>
            <th>D10</th>
            <th>D9</th>
            <th>D8</th>
            <th>D7</th>
            <th>D6</th>
            <th>D5</th>
            <th>D4</th>
            <th>D3</th>
            <th>D2</th>
            <th>D1</th>
            <th>D0</th>
            <tr>
              <td>W</td>
              <td>0000_0000<br>8000_0000</td>
              <td>K Port #0 Control Register<br>IO_K0_CR</td>
              <td class="gray-bg" colspan="13"></td>
              <td>IOS</td>
              <td>MOD</td>
              <td>TRG</td>
            </tr>
            <tr>
              <td>W</td>
              <td>0000_0080<br>8000_0080</td>
              <td>K Port #1 Control Register<br>IO_K1_CR</td>
              <td class="gray-bg" colspan="13"></td>
              <td>IOS</td>
              <td>MOD</td>
              <td>TRG</td>
            </tr>
          </table>
        </li>
        <br>
        <li>K Port Status Register (IO_K0_SR/IO_K1_SR)
          <p>The K port status register is a register to read out the transfer status.</p>
          <table class="table2-5">
            <th>R/W</th>
            <th>I/O and Memory<br>Access Address</th>
            <th>Register Name</th>
            <th>D15</th>
            <th>D14</th>
            <th>D13</th>
            <th>D12</th>
            <th>D11</th>
            <th>D10</th>
            <th>D9</th>
            <th>D8</th>
            <th>D7</th>
            <th>D6</th>
            <th>D5</th>
            <th>D4</th>
            <th>D3</th>
            <th>D2</th>
            <th>D1</th>
            <th>D0</th>
            <tr>
              <td>R</td>
              <td>0000_0000<br>8000_0000</td>
              <td>K Port #0 Status Register<br>IO_K0_SR</td>
              <td class="gray-bg" colspan="12"></td>
              <td>END</td>
              <td>IOS</td>
              <td>MOD</td>
              <td>TRG</td>
            </tr>
            <tr>
              <td>R</td>
              <td>0000_0080<br>8000_0080</td>
              <td>K Port #1 Status Register<br>IO_K1_SR</td>
              <td class="gray-bg" colspan="12"></td>
              <td>END</td>
              <td>IOS</td>
              <td>MOD</td>
              <td>TRG</td>
            </tr>
          </table>
          <br>
          <ol type="a">
            <li>TRG (BIT_K_TRG)<br>
              <span style="margin-left:40px;">Transfer Request Bit. Write 1 to begin transfer. Cleared when transfer ends.</span>
            </li><br>
            <li>MOD (BIT_K_MOD)<br>
              <span style="margin-left:40px;">When transferring with this bit set, the clear signal is set to tap.</span>
            </li><br>
            <li>IOS (BIT_K_IOS)<br>
              <span style="margin-left:40px;">When transferring, when this bit is set it accepts input, when it is cleared, it sends output.</span>
            </li><br>
            <li>END (BIT_K_END)<br>
              <span style="margin-left:40px;">Bit that signifies the transfer has finished.</span><br>
              <span style="margin-left:40px;">Normally, when a transfer finishes, a K port transfer finished interrupt is raised, but when
                reading from K port data register, this bit is cleared at the same time the interrupt is cleared.
              </span>
            </li>
          </ol>
          <p>Note: The control register can be written to only when the TRG and END bits of the status register are 0.</p>
        </li>
        <li>K Port Data Register Low (IO_K0_DL/IO_K1_DL)<br>
          <p>Register for reading/writing the lower 16 bits of the K port input/output.</p>
          <p>Reading out clears both the K port transfer finish interrupt and the K port status register's END bit.</p>
          <table class="table2-5">
            <th>R/W</th>
            <th>I/O and Memory<br>Access Address</th>
            <th>Register Name</th>
            <th>D15</th>
            <th>D14</th>
            <th>D13</th>
            <th>D12</th>
            <th>D11</th>
            <th>D10</th>
            <th>D9</th>
            <th>D8</th>
            <th>D7</th>
            <th>D6</th>
            <th>D5</th>
            <th>D4</th>
            <th>D3</th>
            <th>D2</th>
            <th>D1</th>
            <th>D0</th>
            <tr>
              <td>R/W</td>
              <td>0000_0040<br>8000_0040</td>
              <td>K Port #0 Data Register Low<br>IO_K0_DATA</td>
              <td colspan="16">KEY DATA D0-D15</td>
            </tr>
            <tr>
              <td>R/W</td>
              <td>0000_00C0<br>8000_00C0</td>
              <td>K Port #1 Data Register Low<br>IO_K1_DATA</td>
              <td colspan="16">KEY DATA D0-D15</td>
            </tr>
          </table>
        </li>
        <br>
        <li>K Port Data Register High (IO_K0_DH/IO_K1_DH)<br>
          <p>Register for reading/writing the upper 16 bits of the K port input/output.</p>
          <table class="table2-5">
            <th>R/W</th>
            <th>I/O and Memory<br>Access Address</th>
            <th>Register Name</th>
            <th>D15</th>
            <th>D14</th>
            <th>D13</th>
            <th>D12</th>
            <th>D11</th>
            <th>D10</th>
            <th>D9</th>
            <th>D8</th>
            <th>D7</th>
            <th>D6</th>
            <th>D5</th>
            <th>D4</th>
            <th>D3</th>
            <th>D2</th>
            <th>D1</th>
            <th>D0</th>
            <tr>
              <td>R/W</td>
              <td>0000_0042<br>8000_0042</td>
              <td>K Port #0 Data Register High<br>IO_K0_DATA_DH</td>
              <td colspan="16">KEY DATA D16-D31</td>
            </tr>
            <tr>
              <td>R/W</td>
              <td>0000_00C2<br>8000_00C2</td>
              <td>K Port #1 Data Register High<br>IO_K1_DATA_DH</td>
              <td colspan="16">KEY DATA D16-D31</td>
            </tr>
          </table>
          <p>Note: The data register can only be read/written when the status register's TRG bit is 0.</p>
        </li>
      </ol>
      <h4>Content of Transfer Data</h4>
      <p>Bit D31-D28 of the data contains the device signature, allowing for determination of the device.</p>
      <ol>
        <li>Standard pad (signature is 15)
          <table class="table2-5b">
            <tr>
              <td>Bit #</td>
              <td>D15</td>
              <td>D14</td>
              <td>D13</td>
              <td>D12</td>
              <td>D11</td>
              <td>D10</td>
              <td>D9</td>
              <td>D8</td>
              <td>D7</td>
              <td>D6</td>
              <td>D5</td>
              <td>D4</td>
              <td>D3</td>
              <td>D2</td>
              <td>D1</td>
              <td>D0</td>
            </tr>
            <tr>
              <td>Contents</td>
              <td>0</td>
              <td>SW2</td>
              <td>0</td>
              <td>SW1</td>
              <td>←</td>
              <td>↓</td>
              <td>→</td>
              <td>↑</td>
              <td>Run</td>
              <td>Sel</td>
              <td>VI</td>
              <td>V</td>
              <td>IV</td>
              <td>III</td>
              <td>II</td>
              <td>I</td>
            </tr>
            <tr>
              <td>Bit #</td>
              <td>D31</td>
              <td>D30</td>
              <td>D29</td>
              <td>D28</td>
              <td>D27</td>
              <td>D26</td>
              <td>D25</td>
              <td>D24</td>
              <td>D23</td>
              <td>D22</td>
              <td>D21</td>
              <td>D20</td>
              <td>D19</td>
              <td>D18</td>
              <td>D17</td>
              <td>D16</td>
            </tr>
            <tr>
              <td>Contents</td>
              <td>1</td>
              <td>1</td>
              <td>1</td>
              <td>1</td>
              <td class="gray-bg" colspan="12"></td>
            </tr>
          </table>
          The shaded region indicates indefinite values.
        </li>
        <br>
        <li>Mouse (signature is 13)
          <table class="table2-5b">
            <tr>
              <td>Bit #</td>
              <td>D15</td>
              <td>D14</td>
              <td>D13</td>
              <td>D12</td>
              <td>D11</td>
              <td>D10</td>
              <td>D9</td>
              <td>D8</td>
              <td>D7</td>
              <td>D6</td>
              <td>D5</td>
              <td>D4</td>
              <td>D3</td>
              <td>D2</td>
              <td>D1</td>
              <td>D0</td>
            </tr>
            <tr>
              <td>Contents</td>
              <td>X7</td>
              <td>X6</td>
              <td>X5</td>
              <td>X4</td>
              <td>X3</td>
              <td>X2</td>
              <td>X1</td>
              <td>X0</td>
              <td>Y7</td>
              <td>Y6</td>
              <td>Y5</td>
              <td>Y4</td>
              <td>Y3</td>
              <td>Y2</td>
              <td>Y1</td>
              <td>Y0</td>
            </tr>
            <tr>
              <td>Bit #</td>
              <td>D31</td>
              <td>D30</td>
              <td>D29</td>
              <td>D28</td>
              <td>D27</td>
              <td>D26</td>
              <td>D25</td>
              <td>D24</td>
              <td>D23</td>
              <td>D22</td>
              <td>D21</td>
              <td>D20</td>
              <td>D19</td>
              <td>D18</td>
              <td>D17</td>
              <td>D16</td>
            </tr>
            <tr>
              <td>Contents</td>
              <td>1</td>
              <td>1</td>
              <td>0</td>
              <td>1</td>
              <td class="gray-bg" colspan="10"></td>
              <td>SW R</td>
              <td>SW L</td>
            </tr>
          </table>
          The shaded region indicates indefinite values.<br>
          <p>SW-L, SW-R Logic: "1" means the switch is pressed, "0" is default</p>
          <p>Mouse movement directions: right is +X, left is -X, down is +Y, up is -Y</p>
          <p>Counter Range: The range of the mouse's internal counter is as follows (for both X and Y direction):</p>
          <table class="table2-5c">
            <tr>
              <td>Count</td>
              <td>Under</td>
              <td>-127</td>
              <td>~</td>
              <td>-1</td>
              <td>0</td>
              <td>+1</td>
              <td>~</td>
              <td>+127</td>
              <td>Over</td>
            </tr>
            <tr>
              <td>Data</td>
              <td>81</td>
              <td>81</td>
              <td>~</td>
              <td>FF</td>
              <td>00</td>
              <td>01</td>
              <td>~</td>
              <td>7F</td>
              <td>7F</td>
            </tr>
          </table>
        </li>
        <br>
        <li>Multitap (signature is 14)
          <table class="table2-5b">
            <tr>
              <td>Bit #</td>
              <td>D15</td>
              <td>D14</td>
              <td>D13</td>
              <td>D12</td>
              <td>D11</td>
              <td>D10</td>
              <td>D9</td>
              <td>D8</td>
              <td>D7</td>
              <td>D6</td>
              <td>D5</td>
              <td>D4</td>
              <td>D3</td>
              <td>D2</td>
              <td>D1</td>
              <td>D0</td>
            </tr>
            <tr>
              <td>Contents</td>
              <td class="gray-bg" colspan="16"></td>
            </tr>
            <tr>
              <td>Bit #</td>
              <td>D31</td>
              <td>D30</td>
              <td>D29</td>
              <td>D28</td>
              <td>D27</td>
              <td>D26</td>
              <td>D25</td>
              <td>D24</td>
              <td>D23</td>
              <td>D22</td>
              <td>D21</td>
              <td>D20</td>
              <td>D19</td>
              <td>D18</td>
              <td>D17</td>
              <td>D16</td>
            </tr>
            <tr>
              <td>Contents</td>
              <td>1</td>
              <td>1</td>
              <td>1</td>
              <td>0</td>
              <td class="gray-bg" colspan="12"></td>
            </tr>
          </table>
          The shaded region indicates indefinite values.
          <br>
          <p>The first transfer is done with the multiltap clear mode on, and each transfer after that is done with the multitap clear mode off.<br>
          For a tap that can connect up to 4 devices per multitap, the 5th read returns the above multitap signature ($Exxxxxxx)</p>
        </li>
      </ol>
    </div>
    <div class="section" id="ch2-6">
      <h3></h3>
    </div>
    <div class="section" id="ch2-7">
      <h3></h3>
    </div>
    <div class="section" id="ch2-8">
      <h3></h3>
      <div class="subsection" id="ch2-8-1">
        <h4>2.8.1</h4>
      </div>
      <div class="subsection" id="ch2-8-2">
        <h4>2.8.2</h4>
      </div>
      <div class="subsection" id="ch2-8-3">
        <h4>2.8.3</h4>
      </div>
      <div class="subsection" id="ch2-8-4">
        <h4>2.8.4</h4>
      </div>
    </div>
    <div class="section" id="ch2-9">
      <h3></h3>
    </div>
    <div class="section" id="ch2-10">
      <h3></h3>
    </div>
    <div class="section" id="ch2-11">
      <h3>2.11 </h3>
      <div class="subsection" id="ch2-11-1">
        <h4>2.11.1 </h4>
      </div>
      <div class="subsection" id="ch2-11-2">
        <h4>2.11.2 </h4>
      </div>
    </div>
  </div>

</body>

</html>