START:Strategy:4:MapRegDup
REMOTE_PID:9712
RUNNING:9712:9756:MapRegDup:map:System.ngd: -ol high -xe n -register_duplication on -w  -p xc6slx16-csg324-3 -o System_map.ncd  C:cl:bslUsers:bslALONSOY:bslDocuments:bslGitHub:bslTeam:dsPain:bslFPGA_Development:bslNavigation:spSystem:bslVersion:sp2.3:sp:ds:spTesting:bslsmartxplorer_results:bslrun4:bslSystem.pcf
STATUS:MapRegDup:map:Score:None:lut:None:slice_reg:452 (2%):slice:None:bram:None:dsp48:None:mult18x18:None:Power:None:wnsInfo:None:Time:60.39 secs 
STATUS:MapRegDup:map:Score:None:lut:949 (10%):slice_reg:452 (2%):slice:None:bram:None:dsp48:None:mult18x18:None:Power:None:wnsInfo:None:Time:60.39 secs 
STATUS:MapRegDup:map:Score:None:lut:949 (10%):slice_reg:452 (2%):slice:325 (14%):bram:None:dsp48:None:mult18x18:None:Power:None:wnsInfo:None:Time:60.39 secs 
STATUS:MapRegDup:map:Score:None:lut:949 (10%):slice_reg:452 (2%):slice:325 (14%):bram:0:dsp48:None:mult18x18:None:Power:None:wnsInfo:None:Time:60.39 secs 
STATUS:MapRegDup:map:Score:None:lut:949 (10%):slice_reg:452 (2%):slice:325 (14%):bram:0:dsp48:None:mult18x18:None:Power:None:wnsInfo:None:Time:60.39 secs 
STATUS:MapRegDup:map:Score:None:lut:949 (10%):slice_reg:452 (2%):slice:325 (14%):bram:0:dsp48:0 (0%):mult18x18:None:Power:None:wnsInfo:None:Time:60.39 secs 
DONE:map:0
RUNNING:9712:10116:MapRegDup:par:System_map.ncd: -ol high -xe n  -w System.ncd  C:cl:bslUsers:bslALONSOY:bslDocuments:bslGitHub:bslTeam:dsPain:bslFPGA_Development:bslNavigation:spSystem:bslVersion:sp2.3:sp:ds:spTesting:bslsmartxplorer_results:bslrun4:bslSystem.pcf
STATUS:MapRegDup:par:Score:None:lut:None:slice_reg:None:slice:None:bram:None:dsp48:None:mult18x18:None:Power:None:wnsInfo:N/A:Time:75.44 secs 
DONE:par:0
RUNNING:9712:9288:MapRegDup:trce:C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\smartxplorer_results\run4\System.ncd:C:cl:bslUsers:bslALONSOY:bslDocuments:bslGitHub:bslTeam:dsPain:bslFPGA_Development:bslNavigation:spSystem:bslVersion:sp2.3:sp:ds:spTesting:bslsmartxplorer_results:bslrun4:bslSystem.pcf -xml C:cl:bslUsers:bslALONSOY:bslDocuments:bslGitHub:bslTeam:dsPain:bslFPGA_Development:bslNavigation:spSystem:bslVersion:sp2.3:sp:ds:spTesting:bslsmartxplorer_results:bslrun4:bslSystem.twx -v 3 -s 3 -n 3 -fastpaths   -ucf System_Connection.ucf -o C:cl:bslUsers:bslALONSOY:bslDocuments:bslGitHub:bslTeam:dsPain:bslFPGA_Development:bslNavigation:spSystem:bslVersion:sp2.3:sp:ds:spTesting:bslsmartxplorer_results:bslrun4:bslSystem.twr
DONE:trce:0
