Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Oct 22 16:31:21 2025
| Host              : hvm1 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -file reports/28_10_timing_fx.rpt
| Design            : waiz_benchmark
| Device            : xcvu13p-fhga2104
| Speed File        : -3  PRODUCTION 1.23 03-18-2019
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 450 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 141 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.506        0.000                      0               285744        0.015        0.000                      0               285744        2.225        0.000                       0                 67767  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.506        0.000                      0               285744        0.015        0.000                      0               285744        2.225        0.000                       0                 67767  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.506ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.506ns  (required time - arrival time)
  Source:                 denselayer1/INPUT_SIZE_rows[15].OUTPUT_SIZE_cols[0].sa/mow/internal_operation/a_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            denselayer1/INPUT_SIZE_rows[15].OUTPUT_SIZE_cols[13].sa/mow/internal_operation/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[0]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 0.726ns (16.009%)  route 3.809ns (83.991%))
  Logic Levels:           1  (DSP_ALU=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.594ns = ( 8.594 - 5.000 ) 
    Source Clock Delay      (SCD):    3.958ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.142ns (routing 1.876ns, distribution 1.266ns)
  Clock Net Delay (Destination): 3.021ns (routing 1.699ns, distribution 1.322ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU23                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.474     0.474 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.474    clk_IBUF_inst/OUT
    AU23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.474 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.314     0.788    clk_IBUF
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.816 r  clk_IBUF_BUFG_inst/O
    X3Y11 (CLOCK_ROOT)   net (fo=87364, routed)       3.142     3.958    denselayer1/INPUT_SIZE_rows[15].OUTPUT_SIZE_cols[0].sa/mow/internal_operation/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X113Y604       FDRE                                         r  denselayer1/INPUT_SIZE_rows[15].OUTPUT_SIZE_cols[0].sa/mow/internal_operation/a_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y604       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     4.028 r  denselayer1/INPUT_SIZE_rows[15].OUTPUT_SIZE_cols[0].sa/mow/internal_operation/a_reg0_reg[0]/Q
                         net (fo=100, routed)         3.809     7.837    denselayer1/INPUT_SIZE_rows[15].OUTPUT_SIZE_cols[13].sa/mow/internal_operation/buff0_reg/OPMODE[5]
    DSP48E2_X4Y284       DSP_ALU (Prop_DSP_ALU_DSP48E2_OPMODE[5]_ALU_OUT[0])
                                                      0.656     8.493 r  denselayer1/INPUT_SIZE_rows[15].OUTPUT_SIZE_cols[13].sa/mow/internal_operation/buff0_reg/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     8.493    denselayer1/INPUT_SIZE_rows[15].OUTPUT_SIZE_cols[13].sa/mow/internal_operation/buff0_reg/DSP_ALU.ALU_OUT<0>
    DSP48E2_X4Y284       DSP_OUTPUT                                   r  denselayer1/INPUT_SIZE_rows[15].OUTPUT_SIZE_cols[13].sa/mow/internal_operation/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    AU23                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AU23                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.270     5.270 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.270    clk_IBUF_inst/OUT
    AU23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.270 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.279     5.549    clk_IBUF
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.573 r  clk_IBUF_BUFG_inst/O
    X3Y11 (CLOCK_ROOT)   net (fo=87364, routed)       3.021     8.594    denselayer1/INPUT_SIZE_rows[15].OUTPUT_SIZE_cols[13].sa/mow/internal_operation/buff0_reg/CLK
    SLR Crossing[1->2]   
    DSP48E2_X4Y284       DSP_OUTPUT                                   r  denselayer1/INPUT_SIZE_rows[15].OUTPUT_SIZE_cols[13].sa/mow/internal_operation/buff0_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.423     9.018    
                         clock uncertainty           -0.035     8.982    
    DSP48E2_X4Y284       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[0])
                                                      0.016     8.998    denselayer1/INPUT_SIZE_rows[15].OUTPUT_SIZE_cols[13].sa/mow/internal_operation/buff0_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          8.998    
                         arrival time                          -8.493    
  -------------------------------------------------------------------
                         slack                                  0.506    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 denselayer3/sum_all/col_trees[17].column_tree/genblk2[2].genblk1[22].tree_reg[22][26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            denselayer3/sum_all/col_trees[17].column_tree/genblk2[1].genblk1[5].tree_reg[5][27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.072ns (39.560%)  route 0.110ns (60.440%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.967ns
    Source Clock Delay      (SCD):    2.464ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Net Delay (Source):      2.129ns (routing 1.145ns, distribution 0.984ns)
  Clock Net Delay (Destination): 2.407ns (routing 1.283ns, distribution 1.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU23                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.174     0.174 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.174    clk_IBUF_inst/OUT
    AU23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.174 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.318    clk_IBUF
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.335 r  clk_IBUF_BUFG_inst/O
    X3Y11 (CLOCK_ROOT)   net (fo=87364, routed)       2.129     2.464    denselayer3/sum_all/col_trees[17].column_tree/clk_IBUF_BUFG
    SLR Crossing[1->3]   
    SLICE_X171Y839       FDRE                                         r  denselayer3/sum_all/col_trees[17].column_tree/genblk2[2].genblk1[22].tree_reg[22][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y839       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.502 r  denselayer3/sum_all/col_trees[17].column_tree/genblk2[2].genblk1[22].tree_reg[22][26]/Q
                         net (fo=2, routed)           0.087     2.589    denselayer3/sum_all/col_trees[17].column_tree/genblk2[2].genblk1[22].tree_reg[22]_237[26]
    SLICE_X171Y844       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.014     2.603 r  denselayer3/sum_all/col_trees[17].column_tree/genblk2[1].genblk1[5].tree[5][27]_i_5__111/O
                         net (fo=1, routed)           0.016     2.619    denselayer3/sum_all/col_trees[17].column_tree/genblk2[1].genblk1[5].tree[5][27]_i_5__111_n_0
    SLICE_X171Y844       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.020     2.639 r  denselayer3/sum_all/col_trees[17].column_tree/genblk2[1].genblk1[5].tree_reg[5][27]_i_1__48/O[3]
                         net (fo=1, routed)           0.007     2.646    denselayer3/sum_all/col_trees[17].column_tree/p_9_out[27]
    SLICE_X171Y844       FDRE                                         r  denselayer3/sum_all/col_trees[17].column_tree/genblk2[1].genblk1[5].tree_reg[5][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU23                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.360     0.360 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.360    clk_IBUF_inst/OUT
    AU23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.360 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.541    clk_IBUF
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.560 r  clk_IBUF_BUFG_inst/O
    X3Y11 (CLOCK_ROOT)   net (fo=87364, routed)       2.407     2.967    denselayer3/sum_all/col_trees[17].column_tree/clk_IBUF_BUFG
    SLR Crossing[1->3]   
    SLICE_X171Y844       FDRE                                         r  denselayer3/sum_all/col_trees[17].column_tree/genblk2[1].genblk1[5].tree_reg[5][27]/C
                         clock pessimism             -0.381     2.585    
    SLICE_X171Y844       FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     2.631    denselayer3/sum_all/col_trees[17].column_tree/genblk2[1].genblk1[5].tree_reg[5][27]
  -------------------------------------------------------------------
                         required time                         -2.631    
                         arrival time                           2.646    
  -------------------------------------------------------------------
                         slack                                  0.015    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.122         5.000       3.878      BUFGCE_X0Y98    clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X145Y834  denselayer3/INPUT_SIZE_rows[30].OUTPUT_SIZE_cols[6].sa/data_out_reg[45]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X167Y778  denselayer3/INPUT_SIZE_rows[30].OUTPUT_SIZE_cols[31].sa/data_out_reg[18]/C



