library IEEE
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity DrinksControlUnit is
port(KEY 	: in  std_logic_vector(3 downto 0);
	  SW		: in  std_logic_vector(17 downto 0);
	  HEX4 	: out std_logic_vector(6 downto 0);
	  HEX5 	: out std_logic_vector(6 downto 0);
	  HEX6 	: out std_logic_vector(6 downto 0);
	  HEX7 	: out std_logic_vector(6 downto 0));
	  
end DrinksControlUnit;

architecture v1 of DrinksControlUnit is

	signal s_clk 	: std_logic;
	signal s_drink : std_logic_vector(1 downto 0);

u1: entity work.drinksMenuFSM(v1)
			port(clk => s_clk,
				  reset => SW(17),
				  xIn0 => not KEY(0),
				  xIn1 => not KEY(1)
				  drink => s_drink);

u2: entity work.Bin7Seg(v1)
			port(enable => '1',
				  binInput => s_drink(15 downto 12),
				  todisplay => HEX7);
				  
u3: entity work.Bin7Seg(v1)
			port(enable => '1',
				  binInput => s_drink(11 downto 8),
				  todisplay => HEX6);

u4: entity work.Bin7Seg(v1)
			port(enable => '1',
				  binInput => s_drink(7 downto 4),
				  todisplay => HEX5);

u4: entity work.Bin7Seg(v1)
			port(enable => '1',
				  binInput => s_drink(3 downto 0),
				  todisplay => HEX4);
				  
end v1;