// Seed: 1979354976
module module_0 (
    input supply0 id_0
);
  bit [1 : ""] id_2;
  assign module_1.id_8 = 0;
  always id_2 += 1'b0;
  initial id_2 <= 1;
endmodule
module module_1 (
    input  tri0 id_0,
    input  wor  id_1,
    input  tri  id_2,
    input  tri0 id_3,
    input  wand id_4,
    input  tri1 id_5,
    input  tri0 id_6,
    output wor  id_7,
    input  tri0 id_8
);
  module_0 modCall_1 (id_3);
endmodule
module module_2 (
    input wor id_0,
    input tri1 id_1,
    input tri0 id_2,
    input uwire id_3,
    input supply1 id_4,
    input tri id_5,
    output tri0 id_6,
    input tri0 id_7,
    input wire id_8
);
  tri0 id_10;
  assign id_10 = -1;
  module_0 modCall_1 (id_1);
  assign modCall_1.id_2 = 0;
  id_11 :
  assert property (@(-1 or id_7) id_5)
  else;
endmodule
