{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738794831446 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738794831446 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb  6 01:33:51 2025 " "Processing started: Thu Feb  6 01:33:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738794831446 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794831446 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_Interface -c VGA_Interface " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_Interface -c VGA_Interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794831446 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1738794831931 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1738794831931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_PLL " "Found entity 1: VGA_PLL" {  } { { "VGA_PLL.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738794839470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794839470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 4 4 " "Found 4 design units, including 4 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738794839474 ""} { "Info" "ISGN_ENTITY_NAME" "2 fivebit2text " "Found entity 2: fivebit2text" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738794839474 ""} { "Info" "ISGN_ENTITY_NAME" "3 sixteenbit2text_signed " "Found entity 3: sixteenbit2text_signed" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 369 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738794839474 ""} { "Info" "ISGN_ENTITY_NAME" "4 sixteenbit2text_unsigned " "Found entity 4: sixteenbit2text_unsigned" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738794839474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794839474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "video_sync_generator.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/video_sync_generator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738794839477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794839477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imagestatic.v 1 1 " "Found 1 design units, including 1 entities, in source file imagestatic.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImageStatic " "Found entity 1: ImageStatic" {  } { { "ImageStatic.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/ImageStatic.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738794839479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794839479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "automan.v 2 2 " "Found 2 design units, including 2 entities, in source file automan.v" { { "Info" "ISGN_ENTITY_NAME" "1 autoMAN " "Found entity 1: autoMAN" {  } { { "autoMAN.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738794839492 ""} { "Info" "ISGN_ENTITY_NAME" "2 char2index " "Found entity 2: char2index" {  } { { "autoMAN.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738794839492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794839492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "charmap.v 1 1 " "Found 1 design units, including 1 entities, in source file charmap.v" { { "Info" "ISGN_ENTITY_NAME" "1 CharMap " "Found entity 1: CharMap" {  } { { "CharMap.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/CharMap.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738794839494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794839494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_PLL " "Found entity 1: CPU_PLL" {  } { { "CPU_PLL.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/CPU_PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738794839496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794839496 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC1 pc1 vga_interface.v(55) " "Verilog HDL Declaration information at vga_interface.v(55): object \"PC1\" differs only in case from object \"pc1\" in the same scope" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 55 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1738794839642 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC2 pc2 vga_interface.v(56) " "Verilog HDL Declaration information at vga_interface.v(56): object \"PC2\" differs only in case from object \"pc2\" in the same scope" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 56 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1738794839642 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_interface.v 3 3 " "Using design file vga_interface.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Interface " "Found entity 1: VGA_Interface" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738794839643 ""} { "Info" "ISGN_ENTITY_NAME" "2 Reset_Delay " "Found entity 2: Reset_Delay" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738794839643 ""} { "Info" "ISGN_ENTITY_NAME" "3 bcd7seg " "Found entity 3: bcd7seg" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738794839643 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738794839643 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga_interface.v(104) " "Verilog HDL Instantiation warning at vga_interface.v(104): instance has no name" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 104 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1738794839643 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_Interface " "Elaborating entity \"VGA_Interface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1738794839644 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..2\] vga_interface.v(27) " "Output port \"LEDR\[9..2\]\" at vga_interface.v(27) has no driver" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1738794839648 "|VGA_Interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd7seg bcd7seg:cycles1 " "Elaborating entity \"bcd7seg\" for hierarchy \"bcd7seg:cycles1\"" {  } { { "vga_interface.v" "cycles1" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738794839660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:reset " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:reset\"" {  } { { "vga_interface.v" "reset" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738794839667 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 vga_interface.v(147) " "Verilog HDL assignment warning at vga_interface.v(147): truncated value with size 32 to match size of target (20)" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794839668 "|VGA_Interface|Reset_Delay:reset"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_PLL VGA_PLL:comb_243 " "Elaborating entity \"VGA_PLL\" for hierarchy \"VGA_PLL:comb_243\"" {  } { { "vga_interface.v" "comb_243" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738794839683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_PLL:comb_243\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGA_PLL:comb_243\|altpll:altpll_component\"" {  } { { "VGA_PLL.v" "altpll_component" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_PLL.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738794839728 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_PLL:comb_243\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGA_PLL:comb_243\|altpll:altpll_component\"" {  } { { "VGA_PLL.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_PLL.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738794839731 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_PLL:comb_243\|altpll:altpll_component " "Instantiated megafunction \"VGA_PLL:comb_243\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=VGA_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=VGA_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839731 ""}  } { { "VGA_PLL.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_PLL.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738794839731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_PLL_altpll " "Found entity 1: VGA_PLL_altpll" {  } { { "db/vga_pll_altpll.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/vga_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738794839788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794839788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_PLL_altpll VGA_PLL:comb_243\|altpll:altpll_component\|VGA_PLL_altpll:auto_generated " "Elaborating entity \"VGA_PLL_altpll\" for hierarchy \"VGA_PLL:comb_243\|altpll:altpll_component\|VGA_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/quartus/devices_support/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738794839788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:VGA_CTRL " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:VGA_CTRL\"" {  } { { "vga_interface.v" "VGA_CTRL" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738794839791 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TextCurrentInst VGA_controller.v(37) " "Verilog HDL or VHDL warning at VGA_controller.v(37): object \"TextCurrentInst\" assigned a value but never read" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1738794839793 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 VGA_controller.v(82) " "Verilog HDL assignment warning at VGA_controller.v(82): truncated value with size 32 to match size of target (20)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794839793 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 VGA_controller.v(109) " "Verilog HDL assignment warning at VGA_controller.v(109): truncated value with size 32 to match size of target (20)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794839793 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 VGA_controller.v(112) " "Verilog HDL assignment warning at VGA_controller.v(112): truncated value with size 32 to match size of target (20)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794839793 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rd VGA_controller.v(202) " "Verilog HDL Always Construct warning at VGA_controller.v(202): variable \"text_rd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 202 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839793 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rs VGA_controller.v(202) " "Verilog HDL Always Construct warning at VGA_controller.v(202): variable \"text_rs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 202 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839793 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rt VGA_controller.v(202) " "Verilog HDL Always Construct warning at VGA_controller.v(202): variable \"text_rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 202 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839793 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 96 VGA_controller.v(202) " "Verilog HDL assignment warning at VGA_controller.v(202): truncated value with size 128 to match size of target (96)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794839793 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rd VGA_controller.v(206) " "Verilog HDL Always Construct warning at VGA_controller.v(206): variable \"text_rd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839793 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rs VGA_controller.v(206) " "Verilog HDL Always Construct warning at VGA_controller.v(206): variable \"text_rs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839793 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rt VGA_controller.v(206) " "Verilog HDL Always Construct warning at VGA_controller.v(206): variable \"text_rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839793 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "136 96 VGA_controller.v(206) " "Verilog HDL assignment warning at VGA_controller.v(206): truncated value with size 136 to match size of target (96)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794839793 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rd VGA_controller.v(210) " "Verilog HDL Always Construct warning at VGA_controller.v(210): variable \"text_rd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 210 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839793 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rs VGA_controller.v(210) " "Verilog HDL Always Construct warning at VGA_controller.v(210): variable \"text_rs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 210 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839793 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rt VGA_controller.v(210) " "Verilog HDL Always Construct warning at VGA_controller.v(210): variable \"text_rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 210 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839793 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 96 VGA_controller.v(210) " "Verilog HDL assignment warning at VGA_controller.v(210): truncated value with size 128 to match size of target (96)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794839793 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rd VGA_controller.v(214) " "Verilog HDL Always Construct warning at VGA_controller.v(214): variable \"text_rd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 214 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839793 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rs VGA_controller.v(214) " "Verilog HDL Always Construct warning at VGA_controller.v(214): variable \"text_rs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 214 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839793 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rt VGA_controller.v(214) " "Verilog HDL Always Construct warning at VGA_controller.v(214): variable \"text_rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 214 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839793 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "136 96 VGA_controller.v(214) " "Verilog HDL assignment warning at VGA_controller.v(214): truncated value with size 136 to match size of target (96)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794839793 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rd VGA_controller.v(218) " "Verilog HDL Always Construct warning at VGA_controller.v(218): variable \"text_rd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 218 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839793 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rs VGA_controller.v(218) " "Verilog HDL Always Construct warning at VGA_controller.v(218): variable \"text_rs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 218 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839794 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rt VGA_controller.v(218) " "Verilog HDL Always Construct warning at VGA_controller.v(218): variable \"text_rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 218 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839794 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 96 VGA_controller.v(218) " "Verilog HDL assignment warning at VGA_controller.v(218): truncated value with size 128 to match size of target (96)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794839794 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rd VGA_controller.v(222) " "Verilog HDL Always Construct warning at VGA_controller.v(222): variable \"text_rd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 222 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839794 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rs VGA_controller.v(222) " "Verilog HDL Always Construct warning at VGA_controller.v(222): variable \"text_rs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 222 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839794 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rt VGA_controller.v(222) " "Verilog HDL Always Construct warning at VGA_controller.v(222): variable \"text_rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 222 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839794 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 96 VGA_controller.v(222) " "Verilog HDL assignment warning at VGA_controller.v(222): truncated value with size 128 to match size of target (96)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794839794 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rd VGA_controller.v(226) " "Verilog HDL Always Construct warning at VGA_controller.v(226): variable \"text_rd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 226 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839794 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rs VGA_controller.v(226) " "Verilog HDL Always Construct warning at VGA_controller.v(226): variable \"text_rs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 226 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839794 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rt VGA_controller.v(226) " "Verilog HDL Always Construct warning at VGA_controller.v(226): variable \"text_rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 226 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839794 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 96 VGA_controller.v(226) " "Verilog HDL assignment warning at VGA_controller.v(226): truncated value with size 128 to match size of target (96)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794839794 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rd VGA_controller.v(230) " "Verilog HDL Always Construct warning at VGA_controller.v(230): variable \"text_rd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 230 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839794 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rs VGA_controller.v(230) " "Verilog HDL Always Construct warning at VGA_controller.v(230): variable \"text_rs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 230 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839794 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rt VGA_controller.v(230) " "Verilog HDL Always Construct warning at VGA_controller.v(230): variable \"text_rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 230 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839794 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 96 VGA_controller.v(230) " "Verilog HDL assignment warning at VGA_controller.v(230): truncated value with size 128 to match size of target (96)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794839794 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rd VGA_controller.v(234) " "Verilog HDL Always Construct warning at VGA_controller.v(234): variable \"text_rd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 234 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839794 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rt VGA_controller.v(234) " "Verilog HDL Always Construct warning at VGA_controller.v(234): variable \"text_rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 234 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839794 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_shamt VGA_controller.v(234) " "Verilog HDL Always Construct warning at VGA_controller.v(234): variable \"text_shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 234 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839794 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 96 VGA_controller.v(234) " "Verilog HDL assignment warning at VGA_controller.v(234): truncated value with size 128 to match size of target (96)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794839794 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rd VGA_controller.v(238) " "Verilog HDL Always Construct warning at VGA_controller.v(238): variable \"text_rd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 238 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839794 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rt VGA_controller.v(238) " "Verilog HDL Always Construct warning at VGA_controller.v(238): variable \"text_rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 238 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839794 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_shamt VGA_controller.v(238) " "Verilog HDL Always Construct warning at VGA_controller.v(238): variable \"text_shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 238 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839794 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 96 VGA_controller.v(238) " "Verilog HDL assignment warning at VGA_controller.v(238): truncated value with size 128 to match size of target (96)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794839794 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rd VGA_controller.v(242) " "Verilog HDL Always Construct warning at VGA_controller.v(242): variable \"text_rd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 242 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839794 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rs VGA_controller.v(242) " "Verilog HDL Always Construct warning at VGA_controller.v(242): variable \"text_rs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 242 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839794 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rt VGA_controller.v(242) " "Verilog HDL Always Construct warning at VGA_controller.v(242): variable \"text_rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 242 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839794 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 96 VGA_controller.v(242) " "Verilog HDL assignment warning at VGA_controller.v(242): truncated value with size 128 to match size of target (96)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794839794 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rd VGA_controller.v(246) " "Verilog HDL Always Construct warning at VGA_controller.v(246): variable \"text_rd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 246 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839794 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rs VGA_controller.v(246) " "Verilog HDL Always Construct warning at VGA_controller.v(246): variable \"text_rs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 246 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839794 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rt VGA_controller.v(246) " "Verilog HDL Always Construct warning at VGA_controller.v(246): variable \"text_rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 246 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839794 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 96 VGA_controller.v(246) " "Verilog HDL assignment warning at VGA_controller.v(246): truncated value with size 128 to match size of target (96)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794839794 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rs VGA_controller.v(250) " "Verilog HDL Always Construct warning at VGA_controller.v(250): variable \"text_rs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 250 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839794 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rt VGA_controller.v(254) " "Verilog HDL Always Construct warning at VGA_controller.v(254): variable \"text_rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 254 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839794 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rs VGA_controller.v(254) " "Verilog HDL Always Construct warning at VGA_controller.v(254): variable \"text_rs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 254 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839795 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_signed_immediate VGA_controller.v(254) " "Verilog HDL Always Construct warning at VGA_controller.v(254): variable \"text_signed_immediate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 254 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839795 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "168 96 VGA_controller.v(254) " "Verilog HDL assignment warning at VGA_controller.v(254): truncated value with size 168 to match size of target (96)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794839795 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rt VGA_controller.v(258) " "Verilog HDL Always Construct warning at VGA_controller.v(258): variable \"text_rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 258 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839795 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rs VGA_controller.v(258) " "Verilog HDL Always Construct warning at VGA_controller.v(258): variable \"text_rs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 258 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839795 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_unsigned_immediate VGA_controller.v(258) " "Verilog HDL Always Construct warning at VGA_controller.v(258): variable \"text_unsigned_immediate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 258 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839795 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "168 96 VGA_controller.v(258) " "Verilog HDL assignment warning at VGA_controller.v(258): truncated value with size 168 to match size of target (96)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794839795 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rt VGA_controller.v(262) " "Verilog HDL Always Construct warning at VGA_controller.v(262): variable \"text_rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 262 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839795 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rs VGA_controller.v(262) " "Verilog HDL Always Construct warning at VGA_controller.v(262): variable \"text_rs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 262 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839795 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_unsigned_immediate VGA_controller.v(262) " "Verilog HDL Always Construct warning at VGA_controller.v(262): variable \"text_unsigned_immediate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 262 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839795 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "160 96 VGA_controller.v(262) " "Verilog HDL assignment warning at VGA_controller.v(262): truncated value with size 160 to match size of target (96)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794839795 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rt VGA_controller.v(266) " "Verilog HDL Always Construct warning at VGA_controller.v(266): variable \"text_rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 266 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839795 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rs VGA_controller.v(266) " "Verilog HDL Always Construct warning at VGA_controller.v(266): variable \"text_rs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 266 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839795 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_unsigned_immediate VGA_controller.v(266) " "Verilog HDL Always Construct warning at VGA_controller.v(266): variable \"text_unsigned_immediate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 266 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839795 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "168 96 VGA_controller.v(266) " "Verilog HDL assignment warning at VGA_controller.v(266): truncated value with size 168 to match size of target (96)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794839795 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rt VGA_controller.v(270) " "Verilog HDL Always Construct warning at VGA_controller.v(270): variable \"text_rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 270 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839795 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_signed_immediate VGA_controller.v(270) " "Verilog HDL Always Construct warning at VGA_controller.v(270): variable \"text_signed_immediate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 270 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839795 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rs VGA_controller.v(270) " "Verilog HDL Always Construct warning at VGA_controller.v(270): variable \"text_rs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 270 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839795 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "144 96 VGA_controller.v(270) " "Verilog HDL assignment warning at VGA_controller.v(270): truncated value with size 144 to match size of target (96)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794839795 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rt VGA_controller.v(274) " "Verilog HDL Always Construct warning at VGA_controller.v(274): variable \"text_rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 274 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839795 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_signed_immediate VGA_controller.v(274) " "Verilog HDL Always Construct warning at VGA_controller.v(274): variable \"text_signed_immediate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 274 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839795 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rs VGA_controller.v(274) " "Verilog HDL Always Construct warning at VGA_controller.v(274): variable \"text_rs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 274 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839795 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "144 96 VGA_controller.v(274) " "Verilog HDL assignment warning at VGA_controller.v(274): truncated value with size 144 to match size of target (96)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794839795 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rt VGA_controller.v(278) " "Verilog HDL Always Construct warning at VGA_controller.v(278): variable \"text_rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 278 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839795 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rs VGA_controller.v(278) " "Verilog HDL Always Construct warning at VGA_controller.v(278): variable \"text_rs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 278 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839795 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_signed_immediate VGA_controller.v(278) " "Verilog HDL Always Construct warning at VGA_controller.v(278): variable \"text_signed_immediate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 278 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839795 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "168 96 VGA_controller.v(278) " "Verilog HDL assignment warning at VGA_controller.v(278): truncated value with size 168 to match size of target (96)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794839795 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rs VGA_controller.v(282) " "Verilog HDL Always Construct warning at VGA_controller.v(282): variable \"text_rs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 282 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839795 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rt VGA_controller.v(282) " "Verilog HDL Always Construct warning at VGA_controller.v(282): variable \"text_rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 282 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839795 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_signed_immediate VGA_controller.v(282) " "Verilog HDL Always Construct warning at VGA_controller.v(282): variable \"text_signed_immediate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 282 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839795 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "160 96 VGA_controller.v(282) " "Verilog HDL assignment warning at VGA_controller.v(282): truncated value with size 160 to match size of target (96)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794839796 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rs VGA_controller.v(286) " "Verilog HDL Always Construct warning at VGA_controller.v(286): variable \"text_rs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 286 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839796 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rt VGA_controller.v(286) " "Verilog HDL Always Construct warning at VGA_controller.v(286): variable \"text_rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 286 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839796 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_signed_immediate VGA_controller.v(286) " "Verilog HDL Always Construct warning at VGA_controller.v(286): variable \"text_signed_immediate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 286 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839796 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "160 96 VGA_controller.v(286) " "Verilog HDL assignment warning at VGA_controller.v(286): truncated value with size 160 to match size of target (96)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794839796 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_address VGA_controller.v(290) " "Verilog HDL Always Construct warning at VGA_controller.v(290): variable \"text_address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 290 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839796 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_address VGA_controller.v(294) " "Verilog HDL Always Construct warning at VGA_controller.v(294): variable \"text_address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 294 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738794839796 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "VGA_controller.v(199) " "Verilog HDL Case Statement warning at VGA_controller.v(199): incomplete case statement has no default case item" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 199 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1738794839796 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA_controller.v(335) " "Verilog HDL assignment warning at VGA_controller.v(335): truncated value with size 32 to match size of target (4)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794839796 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA_controller.v(336) " "Verilog HDL assignment warning at VGA_controller.v(336): truncated value with size 32 to match size of target (4)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794839796 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA_controller.v(337) " "Verilog HDL assignment warning at VGA_controller.v(337): truncated value with size 32 to match size of target (4)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794839796 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 VGA_controller.v(338) " "Verilog HDL assignment warning at VGA_controller.v(338): truncated value with size 32 to match size of target (20)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794839796 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_sync_generator VGA_controller:VGA_CTRL\|video_sync_generator:VSG " "Elaborating entity \"video_sync_generator\" for hierarchy \"VGA_controller:VGA_CTRL\|video_sync_generator:VSG\"" {  } { { "VGA_controller.v" "VSG" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738794839796 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 video_sync_generator.v(111) " "Verilog HDL assignment warning at video_sync_generator.v(111): truncated value with size 32 to match size of target (10)" {  } { { "video_sync_generator.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/video_sync_generator.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794839797 "|VGA_Interface|VGA_controller:VGA_CTRL|video_sync_generator:VSG"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video_sync_generator.v(114) " "Verilog HDL assignment warning at video_sync_generator.v(114): truncated value with size 32 to match size of target (11)" {  } { { "video_sync_generator.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/video_sync_generator.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794839797 "|VGA_Interface|VGA_controller:VGA_CTRL|video_sync_generator:VSG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImageStatic VGA_controller:VGA_CTRL\|ImageStatic:IMG " "Elaborating entity \"ImageStatic\" for hierarchy \"VGA_controller:VGA_CTRL\|ImageStatic:IMG\"" {  } { { "VGA_controller.v" "IMG" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738794839806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_controller:VGA_CTRL\|ImageStatic:IMG\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_controller:VGA_CTRL\|ImageStatic:IMG\|altsyncram:altsyncram_component\"" {  } { { "ImageStatic.v" "altsyncram_component" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/ImageStatic.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738794839844 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_controller:VGA_CTRL\|ImageStatic:IMG\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_controller:VGA_CTRL\|ImageStatic:IMG\|altsyncram:altsyncram_component\"" {  } { { "ImageStatic.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/ImageStatic.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738794839845 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_controller:VGA_CTRL\|ImageStatic:IMG\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_controller:VGA_CTRL\|ImageStatic:IMG\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ImageStatic_MIF.mif " "Parameter \"init_file\" = \"ImageStatic_MIF.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 12288 " "Parameter \"numwords_a\" = \"12288\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794839845 ""}  } { { "ImageStatic.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/ImageStatic.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738794839845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hca1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hca1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hca1 " "Found entity 1: altsyncram_hca1" {  } { { "db/altsyncram_hca1.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/altsyncram_hca1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738794839889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794839889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hca1 VGA_controller:VGA_CTRL\|ImageStatic:IMG\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated " "Elaborating entity \"altsyncram_hca1\" for hierarchy \"VGA_controller:VGA_CTRL\|ImageStatic:IMG\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/devices_support/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738794839890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_2j9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_2j9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_2j9 " "Found entity 1: decode_2j9" {  } { { "db/decode_2j9.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/decode_2j9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738794839929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794839929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_2j9 VGA_controller:VGA_CTRL\|ImageStatic:IMG\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|decode_2j9:rden_decode " "Elaborating entity \"decode_2j9\" for hierarchy \"VGA_controller:VGA_CTRL\|ImageStatic:IMG\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|decode_2j9:rden_decode\"" {  } { { "db/altsyncram_hca1.tdf" "rden_decode" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/altsyncram_hca1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738794839930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_43b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_43b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_43b " "Found entity 1: mux_43b" {  } { { "db/mux_43b.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/mux_43b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738794839973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794839973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_43b VGA_controller:VGA_CTRL\|ImageStatic:IMG\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|mux_43b:mux2 " "Elaborating entity \"mux_43b\" for hierarchy \"VGA_controller:VGA_CTRL\|ImageStatic:IMG\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|mux_43b:mux2\"" {  } { { "db/altsyncram_hca1.tdf" "mux2" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/altsyncram_hca1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738794839973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "autoMAN VGA_controller:VGA_CTRL\|autoMAN:automan " "Elaborating entity \"autoMAN\" for hierarchy \"VGA_controller:VGA_CTRL\|autoMAN:automan\"" {  } { { "VGA_controller.v" "automan" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738794839977 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 autoMAN.v(42) " "Verilog HDL assignment warning at autoMAN.v(42): truncated value with size 32 to match size of target (16)" {  } { { "autoMAN.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794839978 "|VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 autoMAN.v(45) " "Verilog HDL assignment warning at autoMAN.v(45): truncated value with size 32 to match size of target (16)" {  } { { "autoMAN.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794839978 "|VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 autoMAN.v(62) " "Verilog HDL assignment warning at autoMAN.v(62): truncated value with size 32 to match size of target (8)" {  } { { "autoMAN.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794839979 "|VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char2index VGA_controller:VGA_CTRL\|autoMAN:automan\|char2index:C2I " "Elaborating entity \"char2index\" for hierarchy \"VGA_controller:VGA_CTRL\|autoMAN:automan\|char2index:C2I\"" {  } { { "autoMAN.v" "C2I" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738794840004 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 autoMAN.v(122) " "Verilog HDL assignment warning at autoMAN.v(122): truncated value with size 32 to match size of target (8)" {  } { { "autoMAN.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794840005 "|VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan|char2index:C2I"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CharMap VGA_controller:VGA_CTRL\|autoMAN:automan\|CharMap:cmap " "Elaborating entity \"CharMap\" for hierarchy \"VGA_controller:VGA_CTRL\|autoMAN:automan\|CharMap:cmap\"" {  } { { "autoMAN.v" "cmap" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738794840023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_controller:VGA_CTRL\|autoMAN:automan\|CharMap:cmap\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_controller:VGA_CTRL\|autoMAN:automan\|CharMap:cmap\|altsyncram:altsyncram_component\"" {  } { { "CharMap.v" "altsyncram_component" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/CharMap.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738794840033 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_controller:VGA_CTRL\|autoMAN:automan\|CharMap:cmap\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_controller:VGA_CTRL\|autoMAN:automan\|CharMap:cmap\|altsyncram:altsyncram_component\"" {  } { { "CharMap.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/CharMap.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738794840034 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_controller:VGA_CTRL\|autoMAN:automan\|CharMap:cmap\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_controller:VGA_CTRL\|autoMAN:automan\|CharMap:cmap\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794840034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794840034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794840034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file CharMap_MIF.mif " "Parameter \"init_file\" = \"CharMap_MIF.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794840034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794840034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794840034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794840034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 6144 " "Parameter \"numwords_a\" = \"6144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794840034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794840034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794840034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794840034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794840034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794840034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794840034 ""}  } { { "CharMap.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/CharMap.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738794840034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bt91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bt91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bt91 " "Found entity 1: altsyncram_bt91" {  } { { "db/altsyncram_bt91.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/altsyncram_bt91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738794840082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794840082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bt91 VGA_controller:VGA_CTRL\|autoMAN:automan\|CharMap:cmap\|altsyncram:altsyncram_component\|altsyncram_bt91:auto_generated " "Elaborating entity \"altsyncram_bt91\" for hierarchy \"VGA_controller:VGA_CTRL\|autoMAN:automan\|CharMap:cmap\|altsyncram:altsyncram_component\|altsyncram_bt91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/devices_support/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738794840082 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/github repos/josdc-silicore/ssooo/ssooo_cpu.v 1 1 " "Using design file /github repos/josdc-silicore/ssooo/ssooo_cpu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SSOOO_CPU " "Found entity 1: SSOOO_CPU" {  } { { "ssooo_cpu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/ssooo_cpu.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738794840104 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738794840104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSOOO_CPU VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu " "Elaborating entity \"SSOOO_CPU\" for hierarchy \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\"" {  } { { "VGA_controller.v" "cpu" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738794840105 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EXCEPTION_EPC ssooo_cpu.v(166) " "Verilog HDL or VHDL warning at ssooo_cpu.v(166): object \"EXCEPTION_EPC\" assigned a value but never read" {  } { { "ssooo_cpu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/ssooo_cpu.v" 166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1738794840111 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EXCEPTION_CAUSE ssooo_cpu.v(166) " "Verilog HDL or VHDL warning at ssooo_cpu.v(166): object \"EXCEPTION_CAUSE\" assigned a value but never read" {  } { { "ssooo_cpu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/ssooo_cpu.v" 166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1738794840111 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu"}
{ "Warning" "WSGN_SEARCH_FILE" "/github repos/josdc-silicore/ssooo/pc_register.v 1 1 " "Using design file /github repos/josdc-silicore/ssooo/pc_register.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PC_register " "Found entity 1: PC_register" {  } { { "pc_register.v" "" { Text "d:/github repos/josdc-silicore/ssooo/pc_register.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738794840130 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738794840130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_register VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|PC_register:pcreg " "Elaborating entity \"PC_register\" for hierarchy \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|PC_register:pcreg\"" {  } { { "ssooo_cpu.v" "pcreg" { Text "d:/github repos/josdc-silicore/ssooo/ssooo_cpu.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738794840130 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc instq.v(5) " "Verilog HDL Declaration information at instq.v(5): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1738794840153 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/github repos/josdc-silicore/ssooo/instruction queue/instq.v 1 1 " "Using design file /github repos/josdc-silicore/ssooo/instruction queue/instq.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 InstQ " "Found entity 1: InstQ" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738794840153 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738794840153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstQ VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq " "Elaborating entity \"InstQ\" for hierarchy \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\"" {  } { { "ssooo_cpu.v" "instq" { Text "d:/github repos/josdc-silicore/ssooo/ssooo_cpu.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738794840154 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem.data_a 0 instq.v(16) " "Net \"InstMem.data_a\" at instq.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1738794840155 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem.waddr_a 0 instq.v(16) " "Net \"InstMem.waddr_a\" at instq.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1738794840155 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem.we_a 0 instq.v(16) " "Net \"InstMem.we_a\" at instq.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1738794840155 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq"}
{ "Warning" "WSGN_SEARCH_FILE" "/github repos/josdc-silicore/ssooo/register file/regfile.v 1 1 " "Using design file /github repos/josdc-silicore/ssooo/register file/regfile.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "regfile.v" "" { Text "d:/github repos/josdc-silicore/ssooo/register file/regfile.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738794840179 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738794840179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RegFile:regfile " "Elaborating entity \"RegFile\" for hierarchy \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RegFile:regfile\"" {  } { { "ssooo_cpu.v" "regfile" { Text "d:/github repos/josdc-silicore/ssooo/ssooo_cpu.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738794840180 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i regfile.v(49) " "Verilog HDL Always Construct warning at regfile.v(49): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "regfile.v" "" { Text "d:/github repos/josdc-silicore/ssooo/register file/regfile.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1738794840193 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile"}
{ "Warning" "WSGN_SEARCH_FILE" "/github repos/josdc-silicore/ssooo/branchpredictor.v 1 1 " "Using design file /github repos/josdc-silicore/ssooo/branchpredictor.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BranchPredictor " "Found entity 1: BranchPredictor" {  } { { "branchpredictor.v" "" { Text "d:/github repos/josdc-silicore/ssooo/branchpredictor.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738794840219 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738794840219 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "BranchPredictor opcodes.txt(22) " "Verilog HDL Parameter Declaration warning at opcodes.txt(22): Parameter Declaration in module \"BranchPredictor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "opcodes.txt" "" { Text "d:/github repos/josdc-silicore/ssooo/reorder buffer/opcodes.txt" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1738794840220 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "BranchPredictor branchpredictor.v(20) " "Verilog HDL Parameter Declaration warning at branchpredictor.v(20): Parameter Declaration in module \"BranchPredictor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "branchpredictor.v" "" { Text "d:/github repos/josdc-silicore/ssooo/branchpredictor.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1738794840220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchPredictor VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|BranchPredictor:BPU " "Elaborating entity \"BranchPredictor\" for hierarchy \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|BranchPredictor:BPU\"" {  } { { "ssooo_cpu.v" "BPU" { Text "d:/github repos/josdc-silicore/ssooo/ssooo_cpu.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738794840221 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 branchpredictor.v(20) " "Verilog HDL assignment warning at branchpredictor.v(20): truncated value with size 32 to match size of target (4)" {  } { { "branchpredictor.v" "" { Text "d:/github repos/josdc-silicore/ssooo/branchpredictor.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794840221 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|BranchPredictor:BPU"}
{ "Warning" "WSGN_SEARCH_FILE" "/github repos/josdc-silicore/ssooo/reorder buffer/rob.v 1 1 " "Using design file /github repos/josdc-silicore/ssooo/reorder buffer/rob.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ROB " "Found entity 1: ROB" {  } { { "rob.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reorder buffer/rob.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738794840249 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738794840249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROB VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ROB:rob " "Elaborating entity \"ROB\" for hierarchy \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ROB:rob\"" {  } { { "ssooo_cpu.v" "rob" { Text "d:/github repos/josdc-silicore/ssooo/ssooo_cpu.v" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738794840253 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rob.v(167) " "Verilog HDL assignment warning at rob.v(167): truncated value with size 32 to match size of target (5)" {  } { { "rob.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reorder buffer/rob.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794840271 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rob.v(227) " "Verilog HDL assignment warning at rob.v(227): truncated value with size 32 to match size of target (5)" {  } { { "rob.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reorder buffer/rob.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794840271 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rob.v(234) " "Verilog HDL assignment warning at rob.v(234): truncated value with size 32 to match size of target (5)" {  } { { "rob.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reorder buffer/rob.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794840271 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i rob.v(165) " "Verilog HDL Always Construct warning at rob.v(165): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "rob.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reorder buffer/rob.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1738794840271 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob"}
{ "Warning" "WSGN_SEARCH_FILE" "/github repos/josdc-silicore/ssooo/functional unit/alu_oper.v 1 1 " "Using design file /github repos/josdc-silicore/ssooo/functional unit/alu_oper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_OPER " "Found entity 1: ALU_OPER" {  } { { "alu_oper.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu_oper.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738794840298 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738794840298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_OPER VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU_OPER:alu_op " "Elaborating entity \"ALU_OPER\" for hierarchy \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU_OPER:alu_op\"" {  } { { "ssooo_cpu.v" "alu_op" { Text "d:/github repos/josdc-silicore/ssooo/ssooo_cpu.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738794840300 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_oper.v(28) " "Verilog HDL Case Statement warning at alu_oper.v(28): incomplete case statement has no default case item" {  } { { "alu_oper.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu_oper.v" 28 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1738794840302 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU_OPER:alu_op"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_OP alu_oper.v(28) " "Verilog HDL Always Construct warning at alu_oper.v(28): inferring latch(es) for variable \"ALU_OP\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_oper.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu_oper.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1738794840302 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU_OPER:alu_op"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OP\[0\] alu_oper.v(28) " "Inferred latch for \"ALU_OP\[0\]\" at alu_oper.v(28)" {  } { { "alu_oper.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu_oper.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794840302 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU_OPER:alu_op"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OP\[1\] alu_oper.v(28) " "Inferred latch for \"ALU_OP\[1\]\" at alu_oper.v(28)" {  } { { "alu_oper.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu_oper.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794840302 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU_OPER:alu_op"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OP\[2\] alu_oper.v(28) " "Inferred latch for \"ALU_OP\[2\]\" at alu_oper.v(28)" {  } { { "alu_oper.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu_oper.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794840302 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU_OPER:alu_op"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OP\[3\] alu_oper.v(28) " "Inferred latch for \"ALU_OP\[3\]\" at alu_oper.v(28)" {  } { { "alu_oper.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu_oper.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794840302 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU_OPER:alu_op"}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "I rob.v 84 rs.v(60) " "Verilog HDL macro warning at rs.v(60): overriding existing definition for macro \"I\", which was defined in \"rob.v\", line 84" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 60 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1738794840327 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rs.v(108) " "Verilog HDL information at rs.v(108): always construct contains both blocking and non-blocking assignments" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 108 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1738794840327 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/github repos/josdc-silicore/ssooo/reservation station/rs.v 1 1 " "Using design file /github repos/josdc-silicore/ssooo/reservation station/rs.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RS " "Found entity 1: RS" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738794840328 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738794840328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs " "Elaborating entity \"RS\" for hierarchy \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\"" {  } { { "ssooo_cpu.v" "rs" { Text "d:/github repos/josdc-silicore/ssooo/ssooo_cpu.v" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738794840330 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rs.v(110) " "Verilog HDL assignment warning at rs.v(110): truncated value with size 32 to match size of target (5)" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794840348 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rs.v(118) " "Verilog HDL assignment warning at rs.v(118): truncated value with size 32 to match size of target (5)" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794840348 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rs.v(123) " "Verilog HDL assignment warning at rs.v(123): truncated value with size 32 to match size of target (5)" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794840348 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rs.v(148) " "Verilog HDL assignment warning at rs.v(148): truncated value with size 32 to match size of target (5)" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794840348 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rs.v(255) " "Verilog HDL assignment warning at rs.v(255): truncated value with size 32 to match size of target (5)" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794840348 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs"}
{ "Warning" "WSGN_SEARCH_FILE" "/github repos/josdc-silicore/ssooo/functional unit/alu.v 1 1 " "Using design file /github repos/josdc-silicore/ssooo/functional unit/alu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738794840367 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738794840367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1 " "Elaborating entity \"ALU\" for hierarchy \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\"" {  } { { "ssooo_cpu.v" "alu1" { Text "d:/github repos/josdc-silicore/ssooo/ssooo_cpu.v" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738794840369 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(40) " "Verilog HDL Case Statement warning at alu.v(40): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1738794840371 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Reg_res alu.v(40) " "Verilog HDL Always Construct warning at alu.v(40): inferring latch(es) for variable \"Reg_res\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1738794840371 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[0\] alu.v(40) " "Inferred latch for \"Reg_res\[0\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794840371 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[1\] alu.v(40) " "Inferred latch for \"Reg_res\[1\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794840371 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[2\] alu.v(40) " "Inferred latch for \"Reg_res\[2\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794840371 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[3\] alu.v(40) " "Inferred latch for \"Reg_res\[3\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794840371 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[4\] alu.v(40) " "Inferred latch for \"Reg_res\[4\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794840371 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[5\] alu.v(40) " "Inferred latch for \"Reg_res\[5\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794840371 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[6\] alu.v(40) " "Inferred latch for \"Reg_res\[6\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794840371 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[7\] alu.v(40) " "Inferred latch for \"Reg_res\[7\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794840372 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[8\] alu.v(40) " "Inferred latch for \"Reg_res\[8\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794840372 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[9\] alu.v(40) " "Inferred latch for \"Reg_res\[9\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794840372 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[10\] alu.v(40) " "Inferred latch for \"Reg_res\[10\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794840372 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[11\] alu.v(40) " "Inferred latch for \"Reg_res\[11\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794840372 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[12\] alu.v(40) " "Inferred latch for \"Reg_res\[12\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794840372 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[13\] alu.v(40) " "Inferred latch for \"Reg_res\[13\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794840372 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[14\] alu.v(40) " "Inferred latch for \"Reg_res\[14\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794840372 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[15\] alu.v(40) " "Inferred latch for \"Reg_res\[15\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794840372 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[16\] alu.v(40) " "Inferred latch for \"Reg_res\[16\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794840372 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[17\] alu.v(40) " "Inferred latch for \"Reg_res\[17\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794840372 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[18\] alu.v(40) " "Inferred latch for \"Reg_res\[18\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794840372 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[19\] alu.v(40) " "Inferred latch for \"Reg_res\[19\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794840372 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[20\] alu.v(40) " "Inferred latch for \"Reg_res\[20\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794840372 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[21\] alu.v(40) " "Inferred latch for \"Reg_res\[21\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794840372 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[22\] alu.v(40) " "Inferred latch for \"Reg_res\[22\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794840372 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[23\] alu.v(40) " "Inferred latch for \"Reg_res\[23\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794840372 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[24\] alu.v(40) " "Inferred latch for \"Reg_res\[24\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794840372 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[25\] alu.v(40) " "Inferred latch for \"Reg_res\[25\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794840372 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[26\] alu.v(40) " "Inferred latch for \"Reg_res\[26\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794840372 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[27\] alu.v(40) " "Inferred latch for \"Reg_res\[27\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794840372 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[28\] alu.v(40) " "Inferred latch for \"Reg_res\[28\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794840372 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[29\] alu.v(40) " "Inferred latch for \"Reg_res\[29\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794840372 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[30\] alu.v(40) " "Inferred latch for \"Reg_res\[30\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794840372 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[31\] alu.v(40) " "Inferred latch for \"Reg_res\[31\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794840372 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Warning" "WSGN_SEARCH_FILE" "/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/addressunit.v 1 1 " "Using design file /github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/addressunit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AddressUnit " "Found entity 1: AddressUnit" {  } { { "addressunit.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/addressunit.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738794840393 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738794840393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddressUnit VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|AddressUnit:AU " "Elaborating entity \"AddressUnit\" for hierarchy \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|AddressUnit:AU\"" {  } { { "ssooo_cpu.v" "AU" { Text "d:/github repos/josdc-silicore/ssooo/ssooo_cpu.v" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738794840393 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/lsbuffer.v 1 1 " "Using design file /github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/lsbuffer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LSBuffer " "Found entity 1: LSBuffer" {  } { { "lsbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/lsbuffer.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738794840414 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738794840414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LSBuffer VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|LSBuffer:lsbuffer " "Elaborating entity \"LSBuffer\" for hierarchy \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|LSBuffer:lsbuffer\"" {  } { { "ssooo_cpu.v" "lsbuffer" { Text "d:/github repos/josdc-silicore/ssooo/ssooo_cpu.v" 661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738794840417 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lsbuffer.v(120) " "Verilog HDL assignment warning at lsbuffer.v(120): truncated value with size 32 to match size of target (5)" {  } { { "lsbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/lsbuffer.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794840430 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lsbuffer.v(169) " "Verilog HDL assignment warning at lsbuffer.v(169): truncated value with size 32 to match size of target (5)" {  } { { "lsbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/lsbuffer.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794840430 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Reg_EA\[7\]\[31..10\] 0 lsbuffer.v(84) " "Net \"Reg_EA\[7\]\[31..10\]\" at lsbuffer.v(84) has no driver or initial value, using a default initial value '0'" {  } { { "lsbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/lsbuffer.v" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1738794840430 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Reg_EA\[6\]\[31..10\] 0 lsbuffer.v(84) " "Net \"Reg_EA\[6\]\[31..10\]\" at lsbuffer.v(84) has no driver or initial value, using a default initial value '0'" {  } { { "lsbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/lsbuffer.v" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1738794840430 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Reg_EA\[5\]\[31..10\] 0 lsbuffer.v(84) " "Net \"Reg_EA\[5\]\[31..10\]\" at lsbuffer.v(84) has no driver or initial value, using a default initial value '0'" {  } { { "lsbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/lsbuffer.v" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1738794840430 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Reg_EA\[4\]\[31..10\] 0 lsbuffer.v(84) " "Net \"Reg_EA\[4\]\[31..10\]\" at lsbuffer.v(84) has no driver or initial value, using a default initial value '0'" {  } { { "lsbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/lsbuffer.v" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1738794840430 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Reg_EA\[3\]\[31..10\] 0 lsbuffer.v(84) " "Net \"Reg_EA\[3\]\[31..10\]\" at lsbuffer.v(84) has no driver or initial value, using a default initial value '0'" {  } { { "lsbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/lsbuffer.v" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1738794840430 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Reg_EA\[2\]\[31..10\] 0 lsbuffer.v(84) " "Net \"Reg_EA\[2\]\[31..10\]\" at lsbuffer.v(84) has no driver or initial value, using a default initial value '0'" {  } { { "lsbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/lsbuffer.v" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1738794840430 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Reg_EA\[1\]\[31..10\] 0 lsbuffer.v(84) " "Net \"Reg_EA\[1\]\[31..10\]\" at lsbuffer.v(84) has no driver or initial value, using a default initial value '0'" {  } { { "lsbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/lsbuffer.v" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1738794840430 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Reg_EA\[0\]\[31..10\] 0 lsbuffer.v(84) " "Net \"Reg_EA\[0\]\[31..10\]\" at lsbuffer.v(84) has no driver or initial value, using a default initial value '0'" {  } { { "lsbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/lsbuffer.v" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1738794840430 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer"}
{ "Warning" "WSGN_SEARCH_FILE" "/github repos/josdc-silicore/ssooo/memory unit/dm.v 1 1 " "Using design file /github repos/josdc-silicore/ssooo/memory unit/dm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DM " "Found entity 1: DM" {  } { { "dm.v" "" { Text "d:/github repos/josdc-silicore/ssooo/memory unit/dm.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738794840450 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738794840450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DM VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|DM:datamemory " "Elaborating entity \"DM\" for hierarchy \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|DM:datamemory\"" {  } { { "ssooo_cpu.v" "datamemory" { Text "d:/github repos/josdc-silicore/ssooo/ssooo_cpu.v" 689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738794840450 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/github repos/josdc-silicore/ssooo/datamemory_ip2port.v 1 1 " "Using design file /github repos/josdc-silicore/ssooo/datamemory_ip2port.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory_IP2PORT " "Found entity 1: DataMemory_IP2PORT" {  } { { "datamemory_ip2port.v" "" { Text "d:/github repos/josdc-silicore/ssooo/datamemory_ip2port.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738794840469 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738794840469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory_IP2PORT VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|DM:datamemory\|DataMemory_IP2PORT:DataMemory " "Elaborating entity \"DataMemory_IP2PORT\" for hierarchy \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|DM:datamemory\|DataMemory_IP2PORT:DataMemory\"" {  } { { "dm.v" "DataMemory" { Text "d:/github repos/josdc-silicore/ssooo/memory unit/dm.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738794840470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|DM:datamemory\|DataMemory_IP2PORT:DataMemory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|DM:datamemory\|DataMemory_IP2PORT:DataMemory\|altsyncram:altsyncram_component\"" {  } { { "datamemory_ip2port.v" "altsyncram_component" { Text "d:/github repos/josdc-silicore/ssooo/datamemory_ip2port.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738794840475 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|DM:datamemory\|DataMemory_IP2PORT:DataMemory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|DM:datamemory\|DataMemory_IP2PORT:DataMemory\|altsyncram:altsyncram_component\"" {  } { { "datamemory_ip2port.v" "" { Text "d:/github repos/josdc-silicore/ssooo/datamemory_ip2port.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738794840476 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|DM:datamemory\|DataMemory_IP2PORT:DataMemory\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|DM:datamemory\|DataMemory_IP2PORT:DataMemory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794840476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794840476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794840476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794840476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794840476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794840476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DataMemory_IP2PORT_MIF.MIF " "Parameter \"init_file\" = \"DataMemory_IP2PORT_MIF.MIF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794840476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794840476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794840476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794840476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794840476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794840476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794840476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794840476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794840476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794840476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794840476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794840476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794840476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794840476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794840476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794840476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794840476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794840476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794840476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794840476 ""}  } { { "datamemory_ip2port.v" "" { Text "d:/github repos/josdc-silicore/ssooo/datamemory_ip2port.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738794840476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_62h2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_62h2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_62h2 " "Found entity 1: altsyncram_62h2" {  } { { "db/altsyncram_62h2.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/altsyncram_62h2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738794840524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794840524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_62h2 VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|DM:datamemory\|DataMemory_IP2PORT:DataMemory\|altsyncram:altsyncram_component\|altsyncram_62h2:auto_generated " "Elaborating entity \"altsyncram_62h2\" for hierarchy \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|DM:datamemory\|DataMemory_IP2PORT:DataMemory\|altsyncram:altsyncram_component\|altsyncram_62h2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/devices_support/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738794840524 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/github repos/josdc-silicore/ssooo/common data bus/cdb.v 1 1 " "Using design file /github repos/josdc-silicore/ssooo/common data bus/cdb.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CDB " "Found entity 1: CDB" {  } { { "cdb.v" "" { Text "d:/github repos/josdc-silicore/ssooo/common data bus/cdb.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738794840546 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738794840546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CDB VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|CDB:cdb " "Elaborating entity \"CDB\" for hierarchy \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|CDB:cdb\"" {  } { { "ssooo_cpu.v" "cdb" { Text "d:/github repos/josdc-silicore/ssooo/ssooo_cpu.v" 729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738794840547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fivebit2text VGA_controller:VGA_CTRL\|fivebit2text:I2Trd " "Elaborating entity \"fivebit2text\" for hierarchy \"VGA_controller:VGA_CTRL\|fivebit2text:I2Trd\"" {  } { { "VGA_controller.v" "I2Trd" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738794840549 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_controller.v(363) " "Verilog HDL assignment warning at VGA_controller.v(363): truncated value with size 32 to match size of target (8)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794840549 "|VGA_Interface|VGA_controller:VGA_CTRL|fivebit2text:I2Trd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_controller.v(364) " "Verilog HDL assignment warning at VGA_controller.v(364): truncated value with size 32 to match size of target (8)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794840549 "|VGA_Interface|VGA_controller:VGA_CTRL|fivebit2text:I2Trd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteenbit2text_signed VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed " "Elaborating entity \"sixteenbit2text_signed\" for hierarchy \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\"" {  } { { "VGA_controller.v" "immediate_signed" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738794840550 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_controller.v(385) " "Verilog HDL assignment warning at VGA_controller.v(385): truncated value with size 32 to match size of target (8)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794840551 "|VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_controller.v(386) " "Verilog HDL assignment warning at VGA_controller.v(386): truncated value with size 32 to match size of target (8)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794840551 "|VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_controller.v(387) " "Verilog HDL assignment warning at VGA_controller.v(387): truncated value with size 32 to match size of target (8)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794840551 "|VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_controller.v(388) " "Verilog HDL assignment warning at VGA_controller.v(388): truncated value with size 32 to match size of target (8)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794840551 "|VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_controller.v(389) " "Verilog HDL assignment warning at VGA_controller.v(389): truncated value with size 32 to match size of target (8)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794840551 "|VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_controller.v(396) " "Verilog HDL assignment warning at VGA_controller.v(396): truncated value with size 32 to match size of target (8)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794840551 "|VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_controller.v(397) " "Verilog HDL assignment warning at VGA_controller.v(397): truncated value with size 32 to match size of target (8)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794840551 "|VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_controller.v(398) " "Verilog HDL assignment warning at VGA_controller.v(398): truncated value with size 32 to match size of target (8)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794840551 "|VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_controller.v(399) " "Verilog HDL assignment warning at VGA_controller.v(399): truncated value with size 32 to match size of target (8)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794840551 "|VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_controller.v(400) " "Verilog HDL assignment warning at VGA_controller.v(400): truncated value with size 32 to match size of target (8)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794840551 "|VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteenbit2text_unsigned VGA_controller:VGA_CTRL\|sixteenbit2text_unsigned:immediate_unsigned " "Elaborating entity \"sixteenbit2text_unsigned\" for hierarchy \"VGA_controller:VGA_CTRL\|sixteenbit2text_unsigned:immediate_unsigned\"" {  } { { "VGA_controller.v" "immediate_unsigned" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738794840551 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_controller.v(418) " "Verilog HDL assignment warning at VGA_controller.v(418): truncated value with size 32 to match size of target (8)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794840552 "|VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_unsigned:immediate_unsigned"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_controller.v(419) " "Verilog HDL assignment warning at VGA_controller.v(419): truncated value with size 32 to match size of target (8)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794840552 "|VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_unsigned:immediate_unsigned"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_controller.v(420) " "Verilog HDL assignment warning at VGA_controller.v(420): truncated value with size 32 to match size of target (8)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794840552 "|VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_unsigned:immediate_unsigned"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_controller.v(421) " "Verilog HDL assignment warning at VGA_controller.v(421): truncated value with size 32 to match size of target (8)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794840552 "|VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_unsigned:immediate_unsigned"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_controller.v(422) " "Verilog HDL assignment warning at VGA_controller.v(422): truncated value with size 32 to match size of target (8)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738794840552 "|VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_unsigned:immediate_unsigned"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_controller:VGA_CTRL\|autoMAN:automan\|CharMap:cmap\|altsyncram:altsyncram_component\|altsyncram_bt91:auto_generated\|q_a\[0\] " "Synthesized away node \"VGA_controller:VGA_CTRL\|autoMAN:automan\|CharMap:cmap\|altsyncram:altsyncram_component\|altsyncram_bt91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_bt91.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/altsyncram_bt91.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/devices_support/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CharMap.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/CharMap.v" 82 0 0 } } { "autoMAN.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 109 0 0 } } { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 142 0 0 } } { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794841169 "|VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan|CharMap:cmap|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_controller:VGA_CTRL\|autoMAN:automan\|CharMap:cmap\|altsyncram:altsyncram_component\|altsyncram_bt91:auto_generated\|q_a\[1\] " "Synthesized away node \"VGA_controller:VGA_CTRL\|autoMAN:automan\|CharMap:cmap\|altsyncram:altsyncram_component\|altsyncram_bt91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_bt91.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/altsyncram_bt91.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/devices_support/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CharMap.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/CharMap.v" 82 0 0 } } { "autoMAN.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 109 0 0 } } { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 142 0 0 } } { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794841169 "|VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan|CharMap:cmap|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_controller:VGA_CTRL\|autoMAN:automan\|CharMap:cmap\|altsyncram:altsyncram_component\|altsyncram_bt91:auto_generated\|q_a\[2\] " "Synthesized away node \"VGA_controller:VGA_CTRL\|autoMAN:automan\|CharMap:cmap\|altsyncram:altsyncram_component\|altsyncram_bt91:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_bt91.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/altsyncram_bt91.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/devices_support/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CharMap.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/CharMap.v" 82 0 0 } } { "autoMAN.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 109 0 0 } } { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 142 0 0 } } { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794841169 "|VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan|CharMap:cmap|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_controller:VGA_CTRL\|autoMAN:automan\|CharMap:cmap\|altsyncram:altsyncram_component\|altsyncram_bt91:auto_generated\|q_a\[3\] " "Synthesized away node \"VGA_controller:VGA_CTRL\|autoMAN:automan\|CharMap:cmap\|altsyncram:altsyncram_component\|altsyncram_bt91:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_bt91.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/altsyncram_bt91.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/devices_support/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CharMap.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/CharMap.v" 82 0 0 } } { "autoMAN.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 109 0 0 } } { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 142 0 0 } } { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794841169 "|VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan|CharMap:cmap|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_controller:VGA_CTRL\|autoMAN:automan\|CharMap:cmap\|altsyncram:altsyncram_component\|altsyncram_bt91:auto_generated\|q_a\[4\] " "Synthesized away node \"VGA_controller:VGA_CTRL\|autoMAN:automan\|CharMap:cmap\|altsyncram:altsyncram_component\|altsyncram_bt91:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_bt91.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/altsyncram_bt91.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/devices_support/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CharMap.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/CharMap.v" 82 0 0 } } { "autoMAN.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 109 0 0 } } { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 142 0 0 } } { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794841169 "|VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan|CharMap:cmap|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_controller:VGA_CTRL\|autoMAN:automan\|CharMap:cmap\|altsyncram:altsyncram_component\|altsyncram_bt91:auto_generated\|q_a\[5\] " "Synthesized away node \"VGA_controller:VGA_CTRL\|autoMAN:automan\|CharMap:cmap\|altsyncram:altsyncram_component\|altsyncram_bt91:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_bt91.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/altsyncram_bt91.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/devices_support/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CharMap.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/CharMap.v" 82 0 0 } } { "autoMAN.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 109 0 0 } } { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 142 0 0 } } { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794841169 "|VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan|CharMap:cmap|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_controller:VGA_CTRL\|autoMAN:automan\|CharMap:cmap\|altsyncram:altsyncram_component\|altsyncram_bt91:auto_generated\|q_a\[6\] " "Synthesized away node \"VGA_controller:VGA_CTRL\|autoMAN:automan\|CharMap:cmap\|altsyncram:altsyncram_component\|altsyncram_bt91:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_bt91.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/altsyncram_bt91.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/devices_support/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CharMap.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/CharMap.v" 82 0 0 } } { "autoMAN.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 109 0 0 } } { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 142 0 0 } } { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794841169 "|VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan|CharMap:cmap|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_controller:VGA_CTRL\|autoMAN:automan\|CharMap:cmap\|altsyncram:altsyncram_component\|altsyncram_bt91:auto_generated\|q_a\[7\] " "Synthesized away node \"VGA_controller:VGA_CTRL\|autoMAN:automan\|CharMap:cmap\|altsyncram:altsyncram_component\|altsyncram_bt91:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_bt91.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/altsyncram_bt91.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/devices_support/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CharMap.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/CharMap.v" 82 0 0 } } { "autoMAN.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 109 0 0 } } { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 142 0 0 } } { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794841169 "|VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan|CharMap:cmap|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_controller:VGA_CTRL\|autoMAN:automan\|CharMap:cmap\|altsyncram:altsyncram_component\|altsyncram_bt91:auto_generated\|q_a\[8\] " "Synthesized away node \"VGA_controller:VGA_CTRL\|autoMAN:automan\|CharMap:cmap\|altsyncram:altsyncram_component\|altsyncram_bt91:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_bt91.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/altsyncram_bt91.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/devices_support/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CharMap.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/CharMap.v" 82 0 0 } } { "autoMAN.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 109 0 0 } } { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 142 0 0 } } { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794841169 "|VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan|CharMap:cmap|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_controller:VGA_CTRL\|autoMAN:automan\|CharMap:cmap\|altsyncram:altsyncram_component\|altsyncram_bt91:auto_generated\|q_a\[9\] " "Synthesized away node \"VGA_controller:VGA_CTRL\|autoMAN:automan\|CharMap:cmap\|altsyncram:altsyncram_component\|altsyncram_bt91:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_bt91.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/altsyncram_bt91.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/devices_support/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CharMap.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/CharMap.v" 82 0 0 } } { "autoMAN.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 109 0 0 } } { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 142 0 0 } } { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794841169 "|VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan|CharMap:cmap|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_controller:VGA_CTRL\|autoMAN:automan\|CharMap:cmap\|altsyncram:altsyncram_component\|altsyncram_bt91:auto_generated\|q_a\[10\] " "Synthesized away node \"VGA_controller:VGA_CTRL\|autoMAN:automan\|CharMap:cmap\|altsyncram:altsyncram_component\|altsyncram_bt91:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_bt91.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/altsyncram_bt91.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/devices_support/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CharMap.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/CharMap.v" 82 0 0 } } { "autoMAN.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 109 0 0 } } { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 142 0 0 } } { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794841169 "|VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan|CharMap:cmap|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_controller:VGA_CTRL\|autoMAN:automan\|CharMap:cmap\|altsyncram:altsyncram_component\|altsyncram_bt91:auto_generated\|q_a\[11\] " "Synthesized away node \"VGA_controller:VGA_CTRL\|autoMAN:automan\|CharMap:cmap\|altsyncram:altsyncram_component\|altsyncram_bt91:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_bt91.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/altsyncram_bt91.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/devices_support/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CharMap.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/CharMap.v" 82 0 0 } } { "autoMAN.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 109 0 0 } } { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 142 0 0 } } { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794841169 "|VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan|CharMap:cmap|altsyncram:altsyncram_component|altsyncram_bt91:auto_generated|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1738794841169 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1738794841169 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "input_clk " "Found clock multiplexer input_clk" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 63 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1738794841312 "|VGA_Interface|input_clk"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "input_clk~0 " "Found clock multiplexer input_clk~0" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 63 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1738794841312 "|VGA_Interface|input_clk~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "input_clk~1 " "Found clock multiplexer input_clk~1" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 63 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1738794841312 "|VGA_Interface|input_clk~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "input_clk~2 " "Found clock multiplexer input_clk~2" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 63 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1738794841312 "|VGA_Interface|input_clk~2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "input_clk~3 " "Found clock multiplexer input_clk~3" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 63 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1738794841312 "|VGA_Interface|input_clk~3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "input_clk~4 " "Found clock multiplexer input_clk~4" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 63 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1738794841312 "|VGA_Interface|input_clk~4"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1738794841312 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ROB:rob\|Reg_BTA_rtl_0 " "Inferred dual-clock RAM node \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ROB:rob\|Reg_BTA_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1738794844046 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "4 " "Found 4 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|InstMem " "RAM logic \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|InstMem\" is uninferred due to asynchronous read logic" {  } { { "instq.v" "InstMem" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1738794844047 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ROB:rob\|Reg_Rd " "RAM logic \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ROB:rob\|Reg_Rd\" is uninferred due to inappropriate RAM size" {  } { { "rob.v" "Reg_Rd" { Text "d:/github repos/josdc-silicore/ssooo/reorder buffer/rob.v" 91 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1738794844047 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|LSBuffer:lsbuffer\|Reg_ROBEN " "RAM logic \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|LSBuffer:lsbuffer\|Reg_ROBEN\" is uninferred due to inappropriate RAM size" {  } { { "lsbuffer.v" "Reg_ROBEN" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/lsbuffer.v" 85 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1738794844047 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|LSBuffer:lsbuffer\|Reg_opcode " "RAM logic \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|LSBuffer:lsbuffer\|Reg_opcode\" is uninferred due to inappropriate RAM size" {  } { { "lsbuffer.v" "Reg_opcode" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/lsbuffer.v" 82 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1738794844047 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1738794844047 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ROB:rob\|Reg_BTA_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ROB:rob\|Reg_BTA_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1738794849368 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1738794849368 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1738794849368 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1738794849368 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1738794849368 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1738794849368 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1738794849368 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1738794849368 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1738794849368 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1738794849368 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1738794849368 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1738794849368 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1738794849368 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1738794849368 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1738794849368 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1738794849368 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "14 " "Inferred 14 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "vga_interface.v" "Mod0" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794849370 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "vga_interface.v" "Div0" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 46 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794849370 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "vga_interface.v" "Mod1" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 46 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794849370 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "vga_interface.v" "Div1" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 47 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794849370 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "vga_interface.v" "Mod2" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 47 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794849370 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "vga_interface.v" "Div2" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 48 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794849370 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "vga_interface.v" "Mod3" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 48 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794849370 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "vga_interface.v" "Mod4" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794849370 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "vga_interface.v" "Div3" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794849370 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod5\"" {  } { { "vga_interface.v" "Mod5" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794849370 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_controller:VGA_CTRL\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_controller:VGA_CTRL\|Div0\"" {  } { { "VGA_controller.v" "Div0" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 338 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794849370 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_controller:VGA_CTRL\|autoMAN:automan\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_controller:VGA_CTRL\|autoMAN:automan\|Div0\"" {  } { { "autoMAN.v" "Div0" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 62 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794849370 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_controller:VGA_CTRL\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_controller:VGA_CTRL\|Div1\"" {  } { { "VGA_controller.v" "Div1" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 338 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794849370 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_controller:VGA_CTRL\|autoMAN:automan\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_controller:VGA_CTRL\|autoMAN:automan\|Div1\"" {  } { { "autoMAN.v" "Div1" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 62 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794849370 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1738794849370 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ROB:rob\|altsyncram:Reg_BTA_rtl_0 " "Elaborated megafunction instantiation \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ROB:rob\|altsyncram:Reg_BTA_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738794849386 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ROB:rob\|altsyncram:Reg_BTA_rtl_0 " "Instantiated megafunction \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ROB:rob\|altsyncram:Reg_BTA_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794849386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794849386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794849386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794849386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794849386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794849386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794849386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794849386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794849386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794849386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794849386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794849386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794849386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794849386 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738794849386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s3d1 " "Found entity 1: altsyncram_s3d1" {  } { { "db/altsyncram_s3d1.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/altsyncram_s3d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738794849432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794849432 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738794849461 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794849461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794849461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794849461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794849461 ""}  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738794849461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_pll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_pll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_pll " "Found entity 1: lpm_divide_pll" {  } { { "db/lpm_divide_pll.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/lpm_divide_pll.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738794849508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794849508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738794849528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794849528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qhe " "Found entity 1: alt_u_div_qhe" {  } { { "db/alt_u_div_qhe.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738794849573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794849573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738794849623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794849623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738794849665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794849665 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738794849672 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794849672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794849672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794849672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794849672 ""}  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738794849672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mtl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mtl " "Found entity 1: lpm_divide_mtl" {  } { { "db/lpm_divide_mtl.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/lpm_divide_mtl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738794849716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794849716 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 47 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738794849729 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794849730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794849730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794849730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794849730 ""}  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 47 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738794849730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rtl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rtl " "Found entity 1: lpm_divide_rtl" {  } { { "db/lpm_divide_rtl.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/lpm_divide_rtl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738794849770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794849770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/sign_div_unsign_tlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738794849789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794849789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_1ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_1ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_1ie " "Found entity 1: alt_u_div_1ie" {  } { { "db/alt_u_div_1ie.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_1ie.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738794849833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794849833 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738794849854 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794849854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794849854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794849854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794849854 ""}  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738794849854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3vl " "Found entity 1: lpm_divide_3vl" {  } { { "db/lpm_divide_3vl.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/lpm_divide_3vl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738794849892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794849892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/sign_div_unsign_5nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738794849911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794849911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kke " "Found entity 1: alt_u_div_kke" {  } { { "db/alt_u_div_kke.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_kke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738794849957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794849957 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_controller:VGA_CTRL\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"VGA_controller:VGA_CTRL\|lpm_divide:Div0\"" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 338 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738794849993 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_controller:VGA_CTRL\|lpm_divide:Div0 " "Instantiated megafunction \"VGA_controller:VGA_CTRL\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794849993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794849993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794849993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794849993 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 338 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738794849993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_itl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_itl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_itl " "Found entity 1: lpm_divide_itl" {  } { { "db/lpm_divide_itl.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/lpm_divide_itl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738794850033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794850033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/sign_div_unsign_klh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738794850051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794850051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ihe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ihe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ihe " "Found entity 1: alt_u_div_ihe" {  } { { "db/alt_u_div_ihe.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_ihe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738794850080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794850080 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_divide:Div0\"" {  } { { "autoMAN.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 62 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738794850089 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_divide:Div0 " "Instantiated megafunction \"VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794850089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794850089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794850089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794850089 ""}  } { { "autoMAN.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 62 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738794850089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ptl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ptl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ptl " "Found entity 1: lpm_divide_ptl" {  } { { "db/lpm_divide_ptl.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/lpm_divide_ptl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738794850130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794850130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/sign_div_unsign_rlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738794850150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794850150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0ie " "Found entity 1: alt_u_div_0ie" {  } { { "db/alt_u_div_0ie.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_0ie.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738794850177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794850177 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_controller:VGA_CTRL\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"VGA_controller:VGA_CTRL\|lpm_divide:Div1\"" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 338 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738794850186 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_controller:VGA_CTRL\|lpm_divide:Div1 " "Instantiated megafunction \"VGA_controller:VGA_CTRL\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794850186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794850186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794850186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794850186 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 338 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738794850186 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_divide:Div1\"" {  } { { "autoMAN.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 62 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738794850191 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_divide:Div1 " "Instantiated megafunction \"VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794850191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794850191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794850191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738794850191 ""}  } { { "autoMAN.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 62 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738794850191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qtl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qtl " "Found entity 1: lpm_divide_qtl" {  } { { "db/lpm_divide_qtl.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/lpm_divide_qtl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738794850231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794850231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/sign_div_unsign_slh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738794850252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794850252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2ie " "Found entity 1: alt_u_div_2ie" {  } { { "db/alt_u_div_2ie.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_2ie.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738794850279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794850279 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "14 " "14 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1738794852309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[31\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852463 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[31\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852463 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[31\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852463 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[11\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852463 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[11\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852463 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[11\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852464 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[10\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852464 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[10\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852464 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[10\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852464 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[12\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852464 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[12\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852464 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[12\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852464 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[13\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852464 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[13\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852464 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[13\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852464 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[14\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852464 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[14\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852464 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[14\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852464 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[15\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852464 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[15\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852465 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[15\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852465 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[16\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852465 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[16\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852465 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[16\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852465 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[17\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852465 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[17\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852465 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[17\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852465 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[18\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852465 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[18\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852465 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[18\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852465 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[19\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852465 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[19\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852465 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[19\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852465 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[20\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852466 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[20\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852466 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[20\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852466 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[21\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852466 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[21\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852466 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[21\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852466 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[22\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852466 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[22\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852466 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[22\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852466 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[23\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852466 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[23\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852466 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[23\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852466 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[24\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852466 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[24\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852467 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[24\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852467 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[25\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852467 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[25\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852467 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[25\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852467 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[26\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852467 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[26\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852467 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[26\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852467 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[27\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852467 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[27\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852467 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[27\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852467 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[28\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852468 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[28\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852468 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[28\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852468 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[29\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852468 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[29\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852468 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[29\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852468 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[30\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852468 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[30\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852468 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[30\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852468 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[0\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[2\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[2\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852468 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[0\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852468 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[0\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852468 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[1\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852468 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[1\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852468 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[1\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852469 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[2\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852469 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[2\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852469 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[2\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852469 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[3\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852469 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[3\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852469 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[3\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852469 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[9\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852469 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[9\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852469 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[9\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852469 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[8\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852469 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[8\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852469 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[8\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852469 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[7\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852469 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[7\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852469 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[7\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852470 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[6\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852470 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[6\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852470 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[6\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852470 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[5\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852470 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[5\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852470 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[5\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852470 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[4\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852470 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[4\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852470 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[4\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852470 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU_OPER:alu_op\|ALU_OP\[3\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU_OPER:alu_op\|ALU_OP\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852470 ""}  } { { "alu_oper.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu_oper.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU_OPER:alu_op\|ALU_OP\[0\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU_OPER:alu_op\|ALU_OP\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852470 ""}  } { { "alu_oper.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu_oper.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU_OPER:alu_op\|ALU_OP\[2\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU_OPER:alu_op\|ALU_OP\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852470 ""}  } { { "alu_oper.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu_oper.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU_OPER:alu_op\|ALU_OP\[1\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU_OPER:alu_op\|ALU_OP\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738794852470 ""}  } { { "alu_oper.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu_oper.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738794852470 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "pc_register.v" "" { Text "d:/github repos/josdc-silicore/ssooo/pc_register.v" 17 -1 0 } } { "rob.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reorder buffer/rob.v" 177 -1 0 } } { "rob.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reorder buffer/rob.v" 154 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1738794852520 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1738794852520 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738794858969 "|VGA_Interface|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738794858969 "|VGA_Interface|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738794858969 "|VGA_Interface|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738794858969 "|VGA_Interface|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738794858969 "|VGA_Interface|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738794858969 "|VGA_Interface|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738794858969 "|VGA_Interface|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738794858969 "|VGA_Interface|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738794858969 "|VGA_Interface|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738794858969 "|VGA_Interface|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738794858969 "|VGA_Interface|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738794858969 "|VGA_Interface|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738794858969 "|VGA_Interface|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738794858969 "|VGA_Interface|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1738794858969 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1738794859337 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_31_result_int\[0\]~0 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_31_result_int\[0\]~0\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_31_result_int\[0\]~0" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 152 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_6_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 167 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_7_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 172 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_8_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 177 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 182 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_11_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_20_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 92 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_21_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 97 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 102 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_23_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 107 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_24_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 112 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_25_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 117 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_26_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 122 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_27_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 127 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_28_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_29_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_30_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_31_result_int\[0\]~0 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_31_result_int\[0\]~0\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_31_result_int\[0\]~0" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 152 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 182 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_11_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_20_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 92 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_21_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 97 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 102 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_23_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 107 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_24_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 112 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_25_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 117 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_26_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 122 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_27_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 127 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_28_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_29_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_30_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_31_result_int\[0\]~0 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_31_result_int\[0\]~0\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_31_result_int\[0\]~0" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 152 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_20_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 92 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_21_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 97 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 102 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_23_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 107 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_24_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 112 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_25_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 117 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_26_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 122 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_27_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 127 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_28_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_29_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_30_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_31_result_int\[0\]~0 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_31_result_int\[0\]~0\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_31_result_int\[0\]~0" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 152 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_6_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 167 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_7_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 172 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_8_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 177 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 182 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_11_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_20_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 92 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_21_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 97 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 102 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_23_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 107 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_24_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 112 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_25_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 117 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_26_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 122 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_27_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 127 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_28_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_29_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_30_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794867084 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1738794867084 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_Interface.map.smsg " "Generated suppressed messages file D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_Interface.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794867416 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1738794868146 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738794868146 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794868982 "|VGA_Interface|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794868982 "|VGA_Interface|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794868982 "|VGA_Interface|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794868982 "|VGA_Interface|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794868982 "|VGA_Interface|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738794868982 "|VGA_Interface|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1738794868982 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20386 " "Implemented 20386 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1738794868983 ""} { "Info" "ICUT_CUT_TM_OPINS" "72 " "Implemented 72 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1738794868983 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20210 " "Implemented 20210 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1738794868983 ""} { "Info" "ICUT_CUT_TM_RAMS" "88 " "Implemented 88 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1738794868983 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1738794868983 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1738794868983 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 416 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 416 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4976 " "Peak virtual memory: 4976 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738794869054 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb  6 01:34:29 2025 " "Processing ended: Thu Feb  6 01:34:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738794869054 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738794869054 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738794869054 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1738794869054 ""}
