Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id D5F7A8540E
	for <lists+qemu-devel@lfdr.de>; Wed,  7 Aug 2019 21:46:02 +0200 (CEST)
Received: from localhost ([::1]:44734 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.86_2)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1hvRsn-0001l8-Hr
	for lists+qemu-devel@lfdr.de; Wed, 07 Aug 2019 15:46:01 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10]:52965)
 by lists.gnu.org with esmtp (Exim 4.86_2)
 (envelope-from <armbru@redhat.com>) id 1hvRsH-0001L9-1d
 for qemu-devel@nongnu.org; Wed, 07 Aug 2019 15:45:30 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
 (envelope-from <armbru@redhat.com>) id 1hvRsF-0003Yq-DC
 for qemu-devel@nongnu.org; Wed, 07 Aug 2019 15:45:28 -0400
Received: from mx1.redhat.com ([209.132.183.28]:39886)
 by eggs.gnu.org with esmtps (TLS1.0:DHE_RSA_AES_256_CBC_SHA1:32)
 (Exim 4.71) (envelope-from <armbru@redhat.com>) id 1hvRsF-0003So-5Y
 for qemu-devel@nongnu.org; Wed, 07 Aug 2019 15:45:27 -0400
Received: from smtp.corp.redhat.com (int-mx02.intmail.prod.int.phx2.redhat.com
 [10.5.11.12])
 (using TLSv1.2 with cipher AECDH-AES256-SHA (256/256 bits))
 (No client certificate requested)
 by mx1.redhat.com (Postfix) with ESMTPS id D94FC30C1F8E;
 Wed,  7 Aug 2019 19:45:25 +0000 (UTC)
Received: from blackfin.pond.sub.org (ovpn-117-142.ams2.redhat.com
 [10.36.117.142])
 by smtp.corp.redhat.com (Postfix) with ESMTPS id 6216260BE0;
 Wed,  7 Aug 2019 19:45:25 +0000 (UTC)
Received: by blackfin.pond.sub.org (Postfix, from userid 1000)
 id CF194113864E; Wed,  7 Aug 2019 21:45:22 +0200 (CEST)
From: Markus Armbruster <armbru@redhat.com>
To: Alex =?utf-8?Q?Benn=C3=A9e?= <alex.bennee@linaro.org>
References: <20190806151435.10740-1-armbru@redhat.com>
 <20190806151435.10740-2-armbru@redhat.com> <87k1bphvbq.fsf@linaro.org>
Date: Wed, 07 Aug 2019 21:45:22 +0200
In-Reply-To: <87k1bphvbq.fsf@linaro.org> ("Alex =?utf-8?Q?Benn=C3=A9e=22's?=
 message of "Wed, 07 Aug 2019 16:03:05 +0100")
Message-ID: <87woforc8d.fsf@dusky.pond.sub.org>
User-Agent: Gnus/5.13 (Gnus v5.13) Emacs/26.2 (gnu/linux)
MIME-Version: 1.0
Content-Type: text/plain; charset=utf-8
Content-Transfer-Encoding: quoted-printable
X-Scanned-By: MIMEDefang 2.79 on 10.5.11.12
X-Greylist: Sender IP whitelisted, not delayed by milter-greylist-4.5.16
 (mx1.redhat.com [10.5.110.49]); Wed, 07 Aug 2019 19:45:25 +0000 (UTC)
X-detected-operating-system: by eggs.gnu.org: GNU/Linux 2.2.x-3.x [generic]
X-Received-From: 209.132.183.28
Subject: Re: [Qemu-devel] [PATCH v2 01/29] include: Make headers more
 self-contained
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: Alistair Francis <alistair.francis@wdc.com>, qemu-devel@nongnu.org
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

Alex Benn=C3=A9e <alex.bennee@linaro.org> writes:

> Markus Armbruster <armbru@redhat.com> writes:
>
>> Back in 2016, we discussed[1] rules for headers, and these were
>> generally liked:
>>
>> 1. Have a carefully curated header that's included everywhere first.  We
>>    got that already thanks to Peter: osdep.h.
>>
>> 2. Headers should normally include everything they need beyond osdep.h.
>>    If exceptions are needed for some reason, they must be documented in
>>    the header.  If all that's needed from a header is typedefs, put
>>    those into qemu/typedefs.h instead of including the header.
>>
>> 3. Cyclic inclusion is forbidden.
>>
>> This patch gets include/ closer to obeying 2.
>>
>> It's actually extracted from my "[RFC] Baby steps towards saner
>> headers" series[2], which demonstrates a possible path towards
>> checking 2 automatically.  It passes the RFC test there.
>>
>> [1] Message-ID: <87h9g8j57d.fsf@blackfin.pond.sub.org>
>>     https://lists.nongnu.org/archive/html/qemu-devel/2016-03/msg03345.ht=
ml
>> [2] Message-Id: <20190711122827.18970-1-armbru@redhat.com>
>>     https://lists.nongnu.org/archive/html/qemu-devel/2019-07/msg02715.ht=
ml
>>
>> Signed-off-by: Markus Armbruster <armbru@redhat.com>
>> Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
>> ---
> <snip>
>>  include/exec/cputlb.h                 | 2 ++
>>  include/exec/exec-all.h               | 1 +
>>  include/exec/ioport.h                 | 2 ++
>>  include/exec/memory-internal.h        | 2 ++
>>  include/exec/ram_addr.h               | 1 +
>>  include/exec/softmmu-semi.h           | 2 ++
>>  include/exec/tb-hash.h                | 2 ++
>>  include/exec/user/thunk.h             | 1 +
>>  include/fpu/softfloat-macros.h        | 2 ++
> <snip>
>>
>>  /*
>>   * bdrv_write_threshold_set:
>> diff --git a/include/disas/disas.h b/include/disas/disas.h
>> index 15da511f49..ba47e9197c 100644
>> --- a/include/disas/disas.h
>> +++ b/include/disas/disas.h
>> @@ -1,6 +1,7 @@
>>  #ifndef QEMU_DISAS_H
>>  #define QEMU_DISAS_H
>>
>> +#include "exec/hwaddr.h"
>>
>>  #ifdef NEED_CPU_H
>>  #include "cpu.h"
>> diff --git a/include/exec/cputlb.h b/include/exec/cputlb.h
>> index 5373188be3..23abd71579 100644
>> --- a/include/exec/cputlb.h
>> +++ b/include/exec/cputlb.h
>> @@ -19,6 +19,8 @@
>>  #ifndef CPUTLB_H
>>  #define CPUTLB_H
>>
>> +#include "exec/cpu-common.h"
>> +
>>  #if !defined(CONFIG_USER_ONLY)
>>  /* cputlb.c */
>>  void tlb_protect_code(ram_addr_t ram_addr);
>> diff --git a/include/exec/exec-all.h b/include/exec/exec-all.h
>> index 16034ee651..135aeaab0d 100644
>> --- a/include/exec/exec-all.h
>> +++ b/include/exec/exec-all.h
>> @@ -20,6 +20,7 @@
>>  #ifndef EXEC_ALL_H
>>  #define EXEC_ALL_H
>>
>> +#include "cpu.h"
>>  #include "exec/tb-context.h"
>>  #include "sysemu/cpus.h"
>>
>> diff --git a/include/exec/ioport.h b/include/exec/ioport.h
>> index a298b89ce1..97feb296d2 100644
>> --- a/include/exec/ioport.h
>> +++ b/include/exec/ioport.h
>> @@ -24,6 +24,8 @@
>>  #ifndef IOPORT_H
>>  #define IOPORT_H
>>
>> +#include "exec/memory.h"
>> +
>>  #define MAX_IOPORTS     (64 * 1024)
>>  #define IOPORTS_MASK    (MAX_IOPORTS - 1)
>>
>> diff --git a/include/exec/memory-internal.h b/include/exec/memory-intern=
al.h
>> index d1a9dd1ec8..ef4fb92371 100644
>> --- a/include/exec/memory-internal.h
>> +++ b/include/exec/memory-internal.h
>> @@ -20,6 +20,8 @@
>>  #ifndef MEMORY_INTERNAL_H
>>  #define MEMORY_INTERNAL_H
>>
>> +#include "cpu.h"
>> +
>>  #ifndef CONFIG_USER_ONLY
>>  static inline AddressSpaceDispatch *flatview_to_dispatch(FlatView *fv)
>>  {
>> diff --git a/include/exec/ram_addr.h b/include/exec/ram_addr.h
>> index b7b2e60ff6..a327a80cfe 100644
>> --- a/include/exec/ram_addr.h
>> +++ b/include/exec/ram_addr.h
>> @@ -20,6 +20,7 @@
>>  #define RAM_ADDR_H
>>
>>  #ifndef CONFIG_USER_ONLY
>> +#include "cpu.h"
>>  #include "hw/xen/xen.h"
>>  #include "sysemu/tcg.h"
>>  #include "exec/ramlist.h"
>> diff --git a/include/exec/softmmu-semi.h b/include/exec/softmmu-semi.h
>> index 970837992e..fbcae88f4b 100644
>> --- a/include/exec/softmmu-semi.h
>> +++ b/include/exec/softmmu-semi.h
>> @@ -10,6 +10,8 @@
>>  #ifndef SOFTMMU_SEMI_H
>>  #define SOFTMMU_SEMI_H
>>
>> +#include "cpu.h"
>> +
>>  static inline uint64_t softmmu_tget64(CPUArchState *env, target_ulong a=
ddr)
>>  {
>>      uint64_t val;
>> diff --git a/include/exec/tb-hash.h b/include/exec/tb-hash.h
>> index 4f3a37d927..805235d321 100644
>> --- a/include/exec/tb-hash.h
>> +++ b/include/exec/tb-hash.h
>> @@ -20,6 +20,8 @@
>>  #ifndef EXEC_TB_HASH_H
>>  #define EXEC_TB_HASH_H
>>
>> +#include "exec/cpu-defs.h"
>> +#include "exec/exec-all.h"
>>  #include "qemu/xxhash.h"
>>
>>  #ifdef CONFIG_SOFTMMU
>> diff --git a/include/exec/user/thunk.h b/include/exec/user/thunk.h
>> index 8d3af5a3be..d05a8a4dab 100644
>> --- a/include/exec/user/thunk.h
>> +++ b/include/exec/user/thunk.h
>> @@ -20,6 +20,7 @@
>>  #define THUNK_H
>>
>>  #include "cpu.h"
>> +#include "exec/user/abitypes.h"
>>
>>  /* types enums definitions */
>
> These all seem OK.
>
>>
>> diff --git a/include/fpu/softfloat-macros.h b/include/fpu/softfloat-macr=
os.h
>> index c55aa6d174..be83a833ec 100644
>> --- a/include/fpu/softfloat-macros.h
>> +++ b/include/fpu/softfloat-macros.h
>> @@ -82,6 +82,8 @@ this code that are retained.
>>  #ifndef FPU_SOFTFLOAT_MACROS_H
>>  #define FPU_SOFTFLOAT_MACROS_H
>>
>> +#include "fpu/softfloat.h"
>> +
>
> What does softfloat-macros actually need from the core softfloat API?
> These are lower level functions used by softfloat itself (and m68k for
> it's own bit fiddling).

I extracted this patch out of "[PATCH RFC v5 0/3] Baby steps towards
saner headers".  PATCH 1/3 creates make target "check-source", which is
what I used to find headers that aren't self-contained.  In this case:

  CC      cris-softmmu/tests/headers-tgt/include/fpu/softfloat.o
In file included from tests/headers-tgt/include/fpu/softfloat-macros.c:21:
/work/armbru/qemu/include/fpu/softfloat-macros.h: In function =E2=80=98esti=
mateDiv128To64=E2=80=99:
/work/armbru/qemu/include/fpu/softfloat-macros.h:623:27: error: implicit de=
claration of function =E2=80=98LIT64=E2=80=99 [-Werror=3Dimplicit-function-=
declaration]
  623 |     if ( b <=3D a0 ) return LIT64( 0xFFFFFFFFFFFFFFFF );
      |                           ^~~~~
/work/armbru/qemu/include/fpu/softfloat-macros.h:623:27: error: nested exte=
rn declaration of =E2=80=98LIT64=E2=80=99 [-Werror=3Dnested-externs]
/work/armbru/qemu/include/fpu/softfloat-macros.h: At top level:
/work/armbru/qemu/include/fpu/softfloat-macros.h:761:15: error: unknown typ=
e name =E2=80=98flag=E2=80=99
  761 | static inline flag eq128( uint64_t a0, uint64_t a1, uint64_t b0, ui=
nt64_t b1 )
      |               ^~~~
/work/armbru/qemu/include/fpu/softfloat-macros.h:774:15: error: unknown typ=
e name =E2=80=98flag=E2=80=99
  774 | static inline flag le128( uint64_t a0, uint64_t a1, uint64_t b0, ui=
nt64_t b1 )
      |               ^~~~
/work/armbru/qemu/include/fpu/softfloat-macros.h:787:15: error: unknown typ=
e name =E2=80=98flag=E2=80=99
  787 | static inline flag lt128( uint64_t a0, uint64_t a1, uint64_t b0, ui=
nt64_t b1 )
      |               ^~~~
/work/armbru/qemu/include/fpu/softfloat-macros.h:800:15: error: unknown typ=
e name =E2=80=98flag=E2=80=99
  800 | static inline flag ne128( uint64_t a0, uint64_t a1, uint64_t b0, ui=
nt64_t b1 )
      |               ^~~~
cc1: all warnings being treated as errors
make[1]: *** [/work/armbru/qemu/rules.mak:69: tests/headers-tgt/include/fpu=
/softfloat-macros.o] Error 1

