// Seed: 2294692249
module module_0 (
    output tri1 id_0,
    input supply0 id_1,
    output tri0 id_2,
    input wire id_3,
    output tri1 id_4,
    input wire id_5,
    output wand id_6,
    input tri1 id_7,
    input supply0 id_8
);
  wire id_10;
  ;
  assign id_0 = 1;
  wire id_11;
endmodule
module module_1 #(
    parameter id_9 = 32'd90
) (
    output tri1  id_0,
    input  uwire id_1,
    input  tri0  id_2,
    input  uwire id_3,
    input  tri1  id_4,
    input  wire  id_5
);
  wire id_7, id_8, _id_9, id_10, id_11;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_0,
      id_1,
      id_0,
      id_4,
      id_0,
      id_1,
      id_1
  );
  assign modCall_1.id_5 = 0;
  logic [id_9 : id_9] id_12[-1 'b0 : 'b0];
endmodule
