Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr 22 12:08:35 2021
| Host         : DESKTOP-KNQBTDF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file clock_divider_timing_summary_routed.rpt -pb clock_divider_timing_summary_routed.pb -rpx clock_divider_timing_summary_routed.rpx -warn_on_violation
| Design       : clock_divider
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (17)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (34)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (17)
-------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (34)
-------------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.226        0.000                      0                   17        0.289        0.000                      0                   17        3.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.226        0.000                      0                   17        0.289        0.000                      0                   17        3.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.226ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.289ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.226ns  (required time - arrival time)
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 1.798ns (47.577%)  route 1.981ns (52.423%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.743     5.377    clk_IBUF_BUFG
    SLICE_X41Y28         FDCE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDCE (Prop_fdce_C_Q)         0.456     5.833 f  count_reg[9]/Q
                         net (fo=2, routed)           0.798     6.631    count_reg[9]
    SLICE_X42Y28         LUT4 (Prop_lut4_I3_O)        0.124     6.755 f  clk_div_i_4/O
                         net (fo=18, routed)          1.183     7.938    clk_div_i_4_n_0
    SLICE_X41Y26         LUT5 (Prop_lut5_I2_O)        0.124     8.062 r  count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.062    count[0]_i_6_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.594 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.594    count_reg[0]_i_1_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.708 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.708    count_reg[4]_i_1_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.822 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.822    count_reg[8]_i_1_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.156 r  count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.156    count_reg[12]_i_1_n_6
    SLICE_X41Y29         FDCE                                         r  count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.568    14.926    clk_IBUF_BUFG
    SLICE_X41Y29         FDCE                                         r  count_reg[13]/C
                         clock pessimism              0.429    15.355    
                         clock uncertainty           -0.035    15.320    
    SLICE_X41Y29         FDCE (Setup_fdce_C_D)        0.062    15.382    count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.382    
                         arrival time                          -9.156    
  -------------------------------------------------------------------
                         slack                                  6.226    

Slack (MET) :             6.247ns  (required time - arrival time)
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.758ns  (logic 1.777ns (47.284%)  route 1.981ns (52.716%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.743     5.377    clk_IBUF_BUFG
    SLICE_X41Y28         FDCE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDCE (Prop_fdce_C_Q)         0.456     5.833 f  count_reg[9]/Q
                         net (fo=2, routed)           0.798     6.631    count_reg[9]
    SLICE_X42Y28         LUT4 (Prop_lut4_I3_O)        0.124     6.755 f  clk_div_i_4/O
                         net (fo=18, routed)          1.183     7.938    clk_div_i_4_n_0
    SLICE_X41Y26         LUT5 (Prop_lut5_I2_O)        0.124     8.062 r  count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.062    count[0]_i_6_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.594 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.594    count_reg[0]_i_1_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.708 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.708    count_reg[4]_i_1_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.822 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.822    count_reg[8]_i_1_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.135 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.135    count_reg[12]_i_1_n_4
    SLICE_X41Y29         FDCE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.568    14.926    clk_IBUF_BUFG
    SLICE_X41Y29         FDCE                                         r  count_reg[15]/C
                         clock pessimism              0.429    15.355    
                         clock uncertainty           -0.035    15.320    
    SLICE_X41Y29         FDCE (Setup_fdce_C_D)        0.062    15.382    count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.382    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                  6.247    

Slack (MET) :             6.321ns  (required time - arrival time)
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.684ns  (logic 1.703ns (46.226%)  route 1.981ns (53.774%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.743     5.377    clk_IBUF_BUFG
    SLICE_X41Y28         FDCE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDCE (Prop_fdce_C_Q)         0.456     5.833 f  count_reg[9]/Q
                         net (fo=2, routed)           0.798     6.631    count_reg[9]
    SLICE_X42Y28         LUT4 (Prop_lut4_I3_O)        0.124     6.755 f  clk_div_i_4/O
                         net (fo=18, routed)          1.183     7.938    clk_div_i_4_n_0
    SLICE_X41Y26         LUT5 (Prop_lut5_I2_O)        0.124     8.062 r  count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.062    count[0]_i_6_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.594 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.594    count_reg[0]_i_1_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.708 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.708    count_reg[4]_i_1_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.822 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.822    count_reg[8]_i_1_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.061 r  count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.061    count_reg[12]_i_1_n_5
    SLICE_X41Y29         FDCE                                         r  count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.568    14.926    clk_IBUF_BUFG
    SLICE_X41Y29         FDCE                                         r  count_reg[14]/C
                         clock pessimism              0.429    15.355    
                         clock uncertainty           -0.035    15.320    
    SLICE_X41Y29         FDCE (Setup_fdce_C_D)        0.062    15.382    count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.382    
                         arrival time                          -9.061    
  -------------------------------------------------------------------
                         slack                                  6.321    

Slack (MET) :             6.337ns  (required time - arrival time)
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 1.687ns (45.991%)  route 1.981ns (54.009%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.743     5.377    clk_IBUF_BUFG
    SLICE_X41Y28         FDCE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDCE (Prop_fdce_C_Q)         0.456     5.833 f  count_reg[9]/Q
                         net (fo=2, routed)           0.798     6.631    count_reg[9]
    SLICE_X42Y28         LUT4 (Prop_lut4_I3_O)        0.124     6.755 f  clk_div_i_4/O
                         net (fo=18, routed)          1.183     7.938    clk_div_i_4_n_0
    SLICE_X41Y26         LUT5 (Prop_lut5_I2_O)        0.124     8.062 r  count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.062    count[0]_i_6_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.594 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.594    count_reg[0]_i_1_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.708 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.708    count_reg[4]_i_1_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.822 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.822    count_reg[8]_i_1_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.045 r  count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.045    count_reg[12]_i_1_n_7
    SLICE_X41Y29         FDCE                                         r  count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.568    14.926    clk_IBUF_BUFG
    SLICE_X41Y29         FDCE                                         r  count_reg[12]/C
                         clock pessimism              0.429    15.355    
                         clock uncertainty           -0.035    15.320    
    SLICE_X41Y29         FDCE (Setup_fdce_C_D)        0.062    15.382    count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.382    
                         arrival time                          -9.045    
  -------------------------------------------------------------------
                         slack                                  6.337    

Slack (MET) :             6.362ns  (required time - arrival time)
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 1.684ns (45.947%)  route 1.981ns (54.053%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.743     5.377    clk_IBUF_BUFG
    SLICE_X41Y28         FDCE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDCE (Prop_fdce_C_Q)         0.456     5.833 f  count_reg[9]/Q
                         net (fo=2, routed)           0.798     6.631    count_reg[9]
    SLICE_X42Y28         LUT4 (Prop_lut4_I3_O)        0.124     6.755 f  clk_div_i_4/O
                         net (fo=18, routed)          1.183     7.938    clk_div_i_4_n_0
    SLICE_X41Y26         LUT5 (Prop_lut5_I2_O)        0.124     8.062 r  count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.062    count[0]_i_6_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.594 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.594    count_reg[0]_i_1_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.708 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.708    count_reg[4]_i_1_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.042 r  count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.042    count_reg[8]_i_1_n_6
    SLICE_X41Y28         FDCE                                         r  count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567    14.925    clk_IBUF_BUFG
    SLICE_X41Y28         FDCE                                         r  count_reg[9]/C
                         clock pessimism              0.452    15.377    
                         clock uncertainty           -0.035    15.342    
    SLICE_X41Y28         FDCE (Setup_fdce_C_D)        0.062    15.404    count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.404    
                         arrival time                          -9.042    
  -------------------------------------------------------------------
                         slack                                  6.362    

Slack (MET) :             6.383ns  (required time - arrival time)
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.644ns  (logic 1.663ns (45.635%)  route 1.981ns (54.365%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.743     5.377    clk_IBUF_BUFG
    SLICE_X41Y28         FDCE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDCE (Prop_fdce_C_Q)         0.456     5.833 f  count_reg[9]/Q
                         net (fo=2, routed)           0.798     6.631    count_reg[9]
    SLICE_X42Y28         LUT4 (Prop_lut4_I3_O)        0.124     6.755 f  clk_div_i_4/O
                         net (fo=18, routed)          1.183     7.938    clk_div_i_4_n_0
    SLICE_X41Y26         LUT5 (Prop_lut5_I2_O)        0.124     8.062 r  count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.062    count[0]_i_6_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.594 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.594    count_reg[0]_i_1_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.708 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.708    count_reg[4]_i_1_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.021 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.021    count_reg[8]_i_1_n_4
    SLICE_X41Y28         FDCE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567    14.925    clk_IBUF_BUFG
    SLICE_X41Y28         FDCE                                         r  count_reg[11]/C
                         clock pessimism              0.452    15.377    
                         clock uncertainty           -0.035    15.342    
    SLICE_X41Y28         FDCE (Setup_fdce_C_D)        0.062    15.404    count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.404    
                         arrival time                          -9.021    
  -------------------------------------------------------------------
                         slack                                  6.383    

Slack (MET) :             6.451ns  (required time - arrival time)
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 1.570ns (44.212%)  route 1.981ns (55.788%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.743     5.377    clk_IBUF_BUFG
    SLICE_X41Y28         FDCE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDCE (Prop_fdce_C_Q)         0.456     5.833 f  count_reg[9]/Q
                         net (fo=2, routed)           0.798     6.631    count_reg[9]
    SLICE_X42Y28         LUT4 (Prop_lut4_I3_O)        0.124     6.755 f  clk_div_i_4/O
                         net (fo=18, routed)          1.183     7.938    clk_div_i_4_n_0
    SLICE_X41Y26         LUT5 (Prop_lut5_I2_O)        0.124     8.062 r  count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.062    count[0]_i_6_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.594 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.594    count_reg[0]_i_1_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.928 r  count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.928    count_reg[4]_i_1_n_6
    SLICE_X41Y27         FDCE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.565    14.923    clk_IBUF_BUFG
    SLICE_X41Y27         FDCE                                         r  count_reg[5]/C
                         clock pessimism              0.429    15.352    
                         clock uncertainty           -0.035    15.317    
    SLICE_X41Y27         FDCE (Setup_fdce_C_D)        0.062    15.379    count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.379    
                         arrival time                          -8.928    
  -------------------------------------------------------------------
                         slack                                  6.451    

Slack (MET) :             6.457ns  (required time - arrival time)
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 1.589ns (44.508%)  route 1.981ns (55.492%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.743     5.377    clk_IBUF_BUFG
    SLICE_X41Y28         FDCE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDCE (Prop_fdce_C_Q)         0.456     5.833 f  count_reg[9]/Q
                         net (fo=2, routed)           0.798     6.631    count_reg[9]
    SLICE_X42Y28         LUT4 (Prop_lut4_I3_O)        0.124     6.755 f  clk_div_i_4/O
                         net (fo=18, routed)          1.183     7.938    clk_div_i_4_n_0
    SLICE_X41Y26         LUT5 (Prop_lut5_I2_O)        0.124     8.062 r  count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.062    count[0]_i_6_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.594 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.594    count_reg[0]_i_1_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.708 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.708    count_reg[4]_i_1_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.947 r  count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.947    count_reg[8]_i_1_n_5
    SLICE_X41Y28         FDCE                                         r  count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567    14.925    clk_IBUF_BUFG
    SLICE_X41Y28         FDCE                                         r  count_reg[10]/C
                         clock pessimism              0.452    15.377    
                         clock uncertainty           -0.035    15.342    
    SLICE_X41Y28         FDCE (Setup_fdce_C_D)        0.062    15.404    count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.404    
                         arrival time                          -8.947    
  -------------------------------------------------------------------
                         slack                                  6.457    

Slack (MET) :             6.472ns  (required time - arrival time)
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 1.549ns (43.880%)  route 1.981ns (56.120%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.743     5.377    clk_IBUF_BUFG
    SLICE_X41Y28         FDCE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDCE (Prop_fdce_C_Q)         0.456     5.833 f  count_reg[9]/Q
                         net (fo=2, routed)           0.798     6.631    count_reg[9]
    SLICE_X42Y28         LUT4 (Prop_lut4_I3_O)        0.124     6.755 f  clk_div_i_4/O
                         net (fo=18, routed)          1.183     7.938    clk_div_i_4_n_0
    SLICE_X41Y26         LUT5 (Prop_lut5_I2_O)        0.124     8.062 r  count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.062    count[0]_i_6_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.594 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.594    count_reg[0]_i_1_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.907 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.907    count_reg[4]_i_1_n_4
    SLICE_X41Y27         FDCE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.565    14.923    clk_IBUF_BUFG
    SLICE_X41Y27         FDCE                                         r  count_reg[7]/C
                         clock pessimism              0.429    15.352    
                         clock uncertainty           -0.035    15.317    
    SLICE_X41Y27         FDCE (Setup_fdce_C_D)        0.062    15.379    count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.379    
                         arrival time                          -8.907    
  -------------------------------------------------------------------
                         slack                                  6.472    

Slack (MET) :             6.473ns  (required time - arrival time)
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.573ns (44.259%)  route 1.981ns (55.741%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.743     5.377    clk_IBUF_BUFG
    SLICE_X41Y28         FDCE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDCE (Prop_fdce_C_Q)         0.456     5.833 f  count_reg[9]/Q
                         net (fo=2, routed)           0.798     6.631    count_reg[9]
    SLICE_X42Y28         LUT4 (Prop_lut4_I3_O)        0.124     6.755 f  clk_div_i_4/O
                         net (fo=18, routed)          1.183     7.938    clk_div_i_4_n_0
    SLICE_X41Y26         LUT5 (Prop_lut5_I2_O)        0.124     8.062 r  count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.062    count[0]_i_6_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.594 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.594    count_reg[0]_i_1_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.708 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.708    count_reg[4]_i_1_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.931 r  count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.931    count_reg[8]_i_1_n_7
    SLICE_X41Y28         FDCE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567    14.925    clk_IBUF_BUFG
    SLICE_X41Y28         FDCE                                         r  count_reg[8]/C
                         clock pessimism              0.452    15.377    
                         clock uncertainty           -0.035    15.342    
    SLICE_X41Y28         FDCE (Setup_fdce_C_D)        0.062    15.404    count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.404    
                         arrival time                          -8.931    
  -------------------------------------------------------------------
                         slack                                  6.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 clk_div_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clk_div_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.162%)  route 0.200ns (48.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.584     1.462    clk_IBUF_BUFG
    SLICE_X42Y27         FDCE                                         r  clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDCE (Prop_fdce_C_Q)         0.164     1.626 r  clk_div_reg/Q
                         net (fo=18, routed)          0.200     1.825    clk_div_reg_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I5_O)        0.045     1.870 r  clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.870    clk_div_i_1_n_0
    SLICE_X42Y27         FDCE                                         r  clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.850     1.975    clk_IBUF_BUFG
    SLICE_X42Y27         FDCE                                         r  clk_div_reg/C
                         clock pessimism             -0.513     1.462    
    SLICE_X42Y27         FDCE (Hold_fdce_C_D)         0.120     1.582    clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.582     1.460    clk_IBUF_BUFG
    SLICE_X41Y26         FDCE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDCE (Prop_fdce_C_Q)         0.141     1.601 r  count_reg[3]/Q
                         net (fo=2, routed)           0.170     1.771    count_reg[3]
    SLICE_X41Y26         LUT5 (Prop_lut5_I0_O)        0.045     1.816 r  count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.816    count[0]_i_3_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.879 r  count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.879    count_reg[0]_i_1_n_4
    SLICE_X41Y26         FDCE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.848     1.973    clk_IBUF_BUFG
    SLICE_X41Y26         FDCE                                         r  count_reg[3]/C
                         clock pessimism             -0.513     1.460    
    SLICE_X41Y26         FDCE (Hold_fdce_C_D)         0.105     1.565    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.584     1.462    clk_IBUF_BUFG
    SLICE_X41Y28         FDCE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  count_reg[11]/Q
                         net (fo=2, routed)           0.170     1.773    count_reg[11]
    SLICE_X41Y28         LUT5 (Prop_lut5_I0_O)        0.045     1.818 r  count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.818    count[8]_i_2_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.881 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    count_reg[8]_i_1_n_4
    SLICE_X41Y28         FDCE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.851     1.976    clk_IBUF_BUFG
    SLICE_X41Y28         FDCE                                         r  count_reg[11]/C
                         clock pessimism             -0.514     1.462    
    SLICE_X41Y28         FDCE (Hold_fdce_C_D)         0.105     1.567    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.584     1.462    clk_IBUF_BUFG
    SLICE_X41Y27         FDCE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  count_reg[7]/Q
                         net (fo=2, routed)           0.170     1.773    count_reg[7]
    SLICE_X41Y27         LUT5 (Prop_lut5_I0_O)        0.045     1.818 r  count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.818    count[4]_i_2_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.881 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    count_reg[4]_i_1_n_4
    SLICE_X41Y27         FDCE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.850     1.975    clk_IBUF_BUFG
    SLICE_X41Y27         FDCE                                         r  count_reg[7]/C
                         clock pessimism             -0.513     1.462    
    SLICE_X41Y27         FDCE (Hold_fdce_C_D)         0.105     1.567    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.585     1.463    clk_IBUF_BUFG
    SLICE_X41Y29         FDCE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDCE (Prop_fdce_C_Q)         0.141     1.604 r  count_reg[15]/Q
                         net (fo=2, routed)           0.170     1.774    count_reg[15]
    SLICE_X41Y29         LUT5 (Prop_lut5_I0_O)        0.045     1.819 r  count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.819    count[12]_i_2_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.882 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.882    count_reg[12]_i_1_n_4
    SLICE_X41Y29         FDCE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.852     1.977    clk_IBUF_BUFG
    SLICE_X41Y29         FDCE                                         r  count_reg[15]/C
                         clock pessimism             -0.514     1.463    
    SLICE_X41Y29         FDCE (Hold_fdce_C_D)         0.105     1.568    count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.584     1.462    clk_IBUF_BUFG
    SLICE_X41Y28         FDCE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  count_reg[8]/Q
                         net (fo=2, routed)           0.168     1.771    count_reg[8]
    SLICE_X41Y28         LUT5 (Prop_lut5_I0_O)        0.045     1.816 r  count[8]_i_5/O
                         net (fo=1, routed)           0.000     1.816    count[8]_i_5_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.886 r  count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.886    count_reg[8]_i_1_n_7
    SLICE_X41Y28         FDCE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.851     1.976    clk_IBUF_BUFG
    SLICE_X41Y28         FDCE                                         r  count_reg[8]/C
                         clock pessimism             -0.514     1.462    
    SLICE_X41Y28         FDCE (Hold_fdce_C_D)         0.105     1.567    count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.582     1.460    clk_IBUF_BUFG
    SLICE_X41Y26         FDCE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDCE (Prop_fdce_C_Q)         0.141     1.601 f  count_reg[0]/Q
                         net (fo=3, routed)           0.168     1.769    count_reg[0]
    SLICE_X41Y26         LUT5 (Prop_lut5_I0_O)        0.045     1.814 r  count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.814    count[0]_i_6_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.884 r  count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.884    count_reg[0]_i_1_n_7
    SLICE_X41Y26         FDCE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.848     1.973    clk_IBUF_BUFG
    SLICE_X41Y26         FDCE                                         r  count_reg[0]/C
                         clock pessimism             -0.513     1.460    
    SLICE_X41Y26         FDCE (Hold_fdce_C_D)         0.105     1.565    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.584     1.462    clk_IBUF_BUFG
    SLICE_X41Y27         FDCE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  count_reg[4]/Q
                         net (fo=2, routed)           0.168     1.771    count_reg[4]
    SLICE_X41Y27         LUT5 (Prop_lut5_I0_O)        0.045     1.816 r  count[4]_i_5/O
                         net (fo=1, routed)           0.000     1.816    count[4]_i_5_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.886 r  count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.886    count_reg[4]_i_1_n_7
    SLICE_X41Y27         FDCE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.850     1.975    clk_IBUF_BUFG
    SLICE_X41Y27         FDCE                                         r  count_reg[4]/C
                         clock pessimism             -0.513     1.462    
    SLICE_X41Y27         FDCE (Hold_fdce_C_D)         0.105     1.567    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.334%)  route 0.168ns (39.666%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.585     1.463    clk_IBUF_BUFG
    SLICE_X41Y29         FDCE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDCE (Prop_fdce_C_Q)         0.141     1.604 r  count_reg[12]/Q
                         net (fo=2, routed)           0.168     1.772    count_reg[12]
    SLICE_X41Y29         LUT5 (Prop_lut5_I0_O)        0.045     1.817 r  count[12]_i_5/O
                         net (fo=1, routed)           0.000     1.817    count[12]_i_5_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.887 r  count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.887    count_reg[12]_i_1_n_7
    SLICE_X41Y29         FDCE                                         r  count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.852     1.977    clk_IBUF_BUFG
    SLICE_X41Y29         FDCE                                         r  count_reg[12]/C
                         clock pessimism             -0.514     1.463    
    SLICE_X41Y29         FDCE (Hold_fdce_C_D)         0.105     1.568    count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.280ns (62.467%)  route 0.168ns (37.533%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.582     1.460    clk_IBUF_BUFG
    SLICE_X41Y26         FDCE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDCE (Prop_fdce_C_Q)         0.141     1.601 r  count_reg[0]/Q
                         net (fo=3, routed)           0.168     1.769    count_reg[0]
    SLICE_X41Y26         LUT5 (Prop_lut5_I0_O)        0.042     1.811 r  count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.811    count[0]_i_2_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     1.908 r  count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.908    count_reg[0]_i_1_n_6
    SLICE_X41Y26         FDCE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.848     1.973    clk_IBUF_BUFG
    SLICE_X41Y26         FDCE                                         r  count_reg[1]/C
                         clock pessimism             -0.513     1.460    
    SLICE_X41Y26         FDCE (Hold_fdce_C_D)         0.105     1.565    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.343    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y27    clk_div_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y26    count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y28    count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y28    count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y29    count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y29    count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y29    count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y29    count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y26    count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X41Y29    count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X41Y29    count_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X41Y29    count_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X41Y29    count_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X42Y27    clk_div_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X41Y26    count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X41Y26    count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X41Y26    count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X41Y26    count_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X41Y27    count_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y26    count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y29    count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y29    count_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y29    count_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y29    count_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y26    count_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y26    count_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y26    count_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y27    clk_div_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y28    count_reg[10]/C



