$date
	Sun Jan 21 15:38:11 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top_module_APB_tb $end
$var wire 1 ! Tx_Enable $end
$var wire 1 " Tx $end
$var wire 1 # PREADY $end
$var wire 8 $ PRDATA [7:0] $end
$var reg 8 % PADDR [7:0] $end
$var reg 1 & PCLK $end
$var reg 1 ' PENABLE $end
$var reg 1 ( PRESETN $end
$var reg 1 ) PSEL $end
$var reg 16 * PWDATA [15:0] $end
$var reg 1 + PWRITE $end
$var reg 1 , Rx $end
$var reg 1 - rst $end
$scope module rc1 $end
$var wire 8 . PADDR [7:0] $end
$var wire 1 & PCLK $end
$var wire 1 ' PENABLE $end
$var wire 1 ( PRESETN $end
$var wire 1 ) PSEL $end
$var wire 16 / PWDATA [15:0] $end
$var wire 1 + PWRITE $end
$var wire 1 , Rx $end
$var wire 1 0 byte_out $end
$var wire 1 1 full $end
$var wire 1 2 rd_enable $end
$var wire 1 3 wr_enable $end
$var wire 1 4 empty $end
$var wire 16 5 data_out [15:0] $end
$var wire 4 6 count [3:0] $end
$var wire 1 7 Tx_complete $end
$var wire 1 ! Tx_Enable $end
$var wire 1 " Tx $end
$var reg 8 8 PRDATA [7:0] $end
$var reg 1 # PREADY $end
$var reg 16 9 byte_in [15:0] $end
$var reg 16 : data_in [15:0] $end
$var reg 1 ; enable $end
$var reg 1 < rd $end
$var reg 1 = wr $end
$scope module f1 $end
$var wire 1 & clk $end
$var wire 16 > data_in [15:0] $end
$var wire 1 ; enable $end
$var wire 1 1 full $end
$var wire 1 < rd $end
$var wire 1 ( rst $end
$var wire 1 = wr $end
$var wire 1 4 empty $end
$var wire 1 ? Full $end
$var reg 4 @ count [3:0] $end
$var reg 16 A data_out [15:0] $end
$var reg 4 B readCount [3:0] $end
$var reg 4 C writeCount [3:0] $end
$upscope $end
$scope module tx_detect $end
$var wire 1 , Rx $end
$var wire 16 D byte_in [15:0] $end
$var wire 1 & clk $end
$var wire 1 E sequence_detected $end
$var wire 1 7 Tx_complete $end
$var wire 1 ! Tx_Enable $end
$var wire 1 " Tx $end
$var reg 1 F reset $end
$scope module detector $end
$var wire 1 , Rx $end
$var wire 1 & clk $end
$var wire 1 F reset $end
$var wire 1 G o_clock $end
$var parameter 8 H Slave_Addr $end
$var parameter 8 I slave_addr $end
$var reg 1 E detected $end
$var reg 11 J seq [10:0] $end
$var reg 11 K state [10:0] $end
$var reg 1 L sync_flag $end
$scope function shifter $end
$var reg 8 M Slave_Addr [7:0] $end
$var integer 32 N i [31:0] $end
$upscope $end
$scope module b1 $end
$var wire 1 & i_clk $end
$var reg 5 O count [4:0] $end
$var reg 1 G o_clock $end
$upscope $end
$upscope $end
$scope module t1 $end
$var wire 1 & clk $end
$var wire 16 P data_in [15:0] $end
$var wire 1 E seq_detect $end
$var reg 1 " Tx $end
$var reg 1 ! Tx_Enable $end
$var reg 1 7 Tx_complete $end
$var reg 1 Q rst $end
$var reg 1 R tx_en $end
$var reg 1 S tx_reg $end
$var integer 32 T i_tx [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10000000 I
b1 H
$end
#0
$dumpvars
b0 T
1S
1R
0Q
bx P
b0 O
bx N
bx M
0L
b0 K
b1000000011 J
1G
0F
xE
bx D
b0 C
b0 B
bx A
b0 @
0?
bx >
0=
0<
x;
bx :
bx 9
bx 8
07
b0 6
bx 5
14
03
02
z1
z0
bx /
bx .
1-
1,
0+
bx *
0)
x(
0'
0&
bx %
bx $
x#
1"
0!
$end
#5
b1 O
1&
#10
b0 %
b0 .
1)
0&
1+
0-
#12
b11111111100000 :
b11111111100000 >
b11111111100000 *
b11111111100000 /
1=
1#
13
1'
#15
04
b1 6
b1 @
b1 C
b10 O
1&
#20
0&
#25
0'
0)
03
02
b11 O
0=
1&
0+
#28
1L
0,
#30
0&
b100 %
b100 .
#35
0E
b100 O
1&
1)
#37
b1 $
b1 8
12
1'
#38
1,
#40
0&
#45
b1 K
b101 O
1&
#48
0,
#50
0&
#55
b10 K
b110 O
1&
#60
0&
#65
b100 K
b111 O
1&
#70
0&
#75
b1000 K
b1000 O
1&
#80
0&
#85
b10000 K
b1001 O
1&
#90
0&
#95
b100000 K
b1010 O
1&
#100
0&
#105
b1000000 K
b1011 O
1&
#110
0&
#115
b10000000 K
b1100 O
1&
#118
1,
#120
0&
#125
b100000001 K
b1101 O
1&
#130
0&
#135
b1000000011 K
b1110 O
1&
#140
0&
#145
1<
1!
1E
b10000000111 K
b1111 O
0L
1&
#150
0&
#155
0"
0S
b11111111100000 9
b11111111100000 D
b11111111100000 P
b11111111100000 5
b11111111100000 A
b10000 O
b1 T
1&
#160
0&
#165
b10001 O
b10 T
1&
#170
0&
#175
b10010 O
b11 T
1&
#180
0&
#185
b10011 O
b100 T
1&
#190
0&
#195
b10100 O
b101 T
1&
#200
0&
#205
b10101 O
b110 T
1&
#210
0&
#215
1"
1S
b10110 O
b111 T
1&
#220
0&
#225
b10111 O
b1000 T
1&
#230
0&
#235
b11000 O
b1001 T
1&
#240
0&
#245
0"
0S
0G
b0 O
b1010 T
1&
#250
0&
#255
1"
1S
b1 O
b1011 T
1&
#260
0&
#265
0"
0S
b10 O
b1100 T
1&
#270
0&
#275
1"
1S
b11 O
b1101 T
1&
#280
0&
#285
b100 O
b1110 T
1&
#290
0&
#295
b101 O
b1111 T
1&
#300
0&
#305
b110 O
b10000 T
1&
#310
0&
#315
b111 O
b10001 T
1&
#320
0&
#325
b1000 O
b10010 T
1&
#330
0&
#335
0"
0S
b1001 O
b10011 T
1&
#340
0&
#345
b1010 O
b10100 T
1&
#350
0&
#355
b1011 O
b10101 T
1&
#360
0&
#365
1"
1S
b1100 O
b1 B
b10110 T
1&
#370
0&
#375
0<
17
bx 9
bx D
bx P
bx 5
bx A
b1101 O
0!
1Q
b0 T
1&
#380
0&
#385
b1110 O
1&
#390
0&
#395
b1111 O
1&
#400
b1110 K
1L
0&
0,
#405
0E
b11100 K
b10000 O
1&
#410
0&
#415
b111000 K
b10001 O
1&
#420
0&
1,
#425
b1110001 K
b10010 O
1&
#430
0&
0,
#435
b11100010 K
b10011 O
1&
#440
0&
#445
b111000100 K
b10100 O
1&
#450
0&
#455
b1110001000 K
b10101 O
1&
#460
0&
#465
b11100010000 K
b10110 O
1&
#470
0&
#475
b11000100000 K
b10111 O
1&
#480
0&
#485
b10001000000 K
b11000 O
1&
#490
0&
1,
#495
b10000001 K
1G
b0 O
1&
#500
0&
#505
b100000011 K
b1 O
1&
#510
0&
#515
b1000000111 K
b10 O
1&
#520
0&
#525
b10000001111 K
b11 O
1&
#530
0&
#535
b11111 K
b100 O
1&
#540
0&
#545
b111111 K
b101 O
1&
#550
0&
#555
b1111111 K
b110 O
1&
#560
0&
#565
b11111111 K
b111 O
1&
#570
0&
#575
b111111111 K
b1000 O
1&
#580
0&
#585
b1111111111 K
b1001 O
b10 B
1&
#590
0&
#595
b11111111111 K
b1010 O
1&
#600
0&
#605
b1011 O
1&
#610
0&
#615
b1100 O
1&
#620
0&
#625
b1101 O
1&
#630
0&
#635
b1110 O
1&
#640
0&
#645
b1111 O
1&
#650
0&
#655
b10000 O
1&
#660
0&
#665
b10001 O
1&
#670
0&
#675
b10010 O
1&
#680
0&
#685
b10011 O
1&
#690
0&
#695
b10100 O
1&
#700
0&
#705
b10101 O
1&
#710
0&
#715
b10110 O
1&
#720
0&
#725
b10111 O
1&
#730
0&
0,
#735
b11111111110 K
b11000 O
1&
#740
0&
1,
#745
b11111111101 K
0G
b0 O
1&
#750
0&
0,
#755
b11111111010 K
b1 O
1&
#760
0&
#765
b11111110100 K
b10 O
1&
#770
0&
#775
b11111101000 K
b11 O
1&
#780
0&
#785
b11111010000 K
b100 O
1&
#790
0&
#795
b11110100000 K
b101 O
1&
#800
0&
#805
b11101000000 K
b110 O
1&
#810
0&
#815
b11010000000 K
b111 O
1&
#820
0&
1,
#825
b10100000001 K
b1000 O
1&
#830
0&
#835
b1000000011 K
b1001 O
1&
#840
0&
#845
1<
1!
1E
b10000000111 K
b1010 O
0L
1&
#850
0&
#855
0"
0S
b1011 O
07
b1 T
1&
#860
0&
#865
x"
xS
b1100 O
b10 T
1&
#870
0&
#875
b1101 O
b11 T
1&
#880
0&
#885
b1110 O
b100 T
1&
#890
0&
#895
b1111 O
b101 T
1&
#900
0&
#905
b10000 O
b110 T
1&
#910
0&
#915
b10001 O
b111 T
1&
#920
0&
#925
b10010 O
b1000 T
1&
#930
0&
#935
b10011 O
b1001 T
1&
#940
0&
#945
0"
0S
b10100 O
b1010 T
1&
#950
0&
#955
1"
1S
b10101 O
b1011 T
1&
#960
0&
#965
0"
0S
b10110 O
b1100 T
1&
#970
0&
#975
x"
xS
b10111 O
b1101 T
1&
#980
0&
#985
b11000 O
b1110 T
1&
#990
0&
#995
1G
b0 O
b1111 T
1&
#1000
0&
#1005
b1 O
b10000 T
1&
#1010
0&
#1015
b10 O
b10001 T
1&
#1020
0&
#1025
b11 O
b10010 T
1&
#1030
0&
#1035
b100 O
b10011 T
1&
#1040
0&
#1045
b101 O
b10100 T
1&
#1050
0&
#1055
0"
0S
b110 O
b10101 T
1&
#1060
0&
#1065
1"
1S
b111 O
b10 6
b10 @
b11 B
b10110 T
1&
#1070
0&
#1075
0<
17
b1000 O
0!
b0 T
1&
#1080
0&
#1085
b1001 O
1&
#1090
0&
#1095
b1010 O
1&
#1100
0&
#1105
b1011 O
1&
#1110
0&
#1115
b1100 O
1&
#1120
0&
#1125
b1101 O
1&
#1130
0&
#1135
b1110 O
1&
#1140
0&
#1145
b1111 O
1&
#1150
0&
#1155
b10000 O
1&
#1160
0&
#1165
b10001 O
1&
#1170
0&
#1175
b10010 O
1&
#1180
0&
#1185
b10011 O
1&
#1190
0&
#1195
b10100 O
1&
#1200
0&
