set MSIP_PROJ_ROOT $env(MSIP_PROJ_ROOT)
set PROJ_HOME $MSIP_PROJ_ROOT/$projectType/$projectName/$releaseName
set extractNetlistDir $PROJ_HOME/design/$metalStack/netlist/extract/$cellName/rcxt
set defaultP4Dir "$MSIP_PROJ_ROOT/$projectType/$projectName/$releaseName/design/$metalStack"

set tech tsmc5ffp12


## PVT information for technology tsmc5ffp12 and project d850

set cornerData(ffg0p825vn40c) {VDD 0.825,VDDQ 0.57,VDD2 1.21,VDD2H 1.21,TEMP -40,mos mos_ff,bjt bip_f,cap cap_f,diode dio_f,moscap_hv nmoscaphv_f,moscap nmoscap_f,mos_hv moshv_ff,mos_lvt moslvt_ff,mos_ulvt mosulvt_ff,mos_elvt moselvt_ff,res res_f,xType rcc,beol typical,scPvt ffg0p825vn40c}
set cornerData(ffg0p825v0c) {VDD 0.825,VDDQ 0.57,VDD2 1.21,VDD2H 1.21,TEMP 0,mos mos_ff,bjt bip_f,cap cap_f,diode dio_f,moscap_hv nmoscaphv_f,moscap nmoscap_f,mos_hv moshv_ff,mos_lvt moslvt_ff,mos_ulvt mosulvt_ff,mos_elvt moselvt_ff,res res_f,xType rcc,beol typical,scPvt ffg0p825v0c}
set cornerData(ffg0p825v125c) {VDD 0.825,VDDQ 0.57,VDD2 1.21,VDD2H 1.21,TEMP 125,mos mos_ff,bjt bip_f,cap cap_f,diode dio_f,moscap_hv nmoscaphv_f,moscap nmoscap_f,mos_hv moshv_ff,mos_lvt moslvt_ff,mos_ulvt mosulvt_ff,mos_elvt moselvt_ff,res res_f,xType rcc,beol typical,scPvt ffg0p825v125c}
set cornerData(ssg0p675vn40c) {VDD 0.675,VDDQ 0.45,VDD2 0.945,VDD2H 0.945,TEMP -40,mos mos_ss,bjt bip_s,cap cap_s,diode dio_s,moscap_hv nmoscaphv_s,moscap nmoscap_s,mos_hv moshv_ss,mos_lvt moslvt_ss,mos_ulvt mosulvt_ss,mos_elvt moselvt_ss,res res_s,xType rcc,beol typical,scPvt ssg0p675vn40c}
set cornerData(ssg0p675v0c) {VDD 0.675,VDDQ 0.45,VDD2 0.945,VDD2H 0.945,TEMP 0,mos mos_ss,bjt bip_s,cap cap_s,diode dio_s,moscap_hv nmoscaphv_s,moscap nmoscap_s,mos_hv moshv_ss,mos_lvt moslvt_ss,mos_ulvt mosulvt_ss,mos_elvt moselvt_ss,res res_s,xType rcc,beol typical,scPvt ssg0p675v0c}
set cornerData(ssg0p675v125c) {VDD 0.675,VDDQ 0.45,VDD2 0.945,VDD2H 0.945,TEMP 125,mos mos_ss,bjt bip_s,cap cap_s,diode dio_s,moscap_hv nmoscaphv_s,moscap nmoscap_s,mos_hv moshv_ss,mos_lvt moslvt_ss,mos_ulvt mosulvt_ss,mos_elvt moselvt_ss,res res_s,xType rcc,beol typical,scPvt ssg0p675v125c}
set cornerData(tt0p75v25c) {VDD 0.75,VDDQ 0.5,VDD2 1.05,VDD2H 1.05,TEMP 25,mos mos_tt,bjt bip_t,cap cap_t,diode dio_t,moscap_hv nmoscaphv_t,moscap nmoscap_t,mos_hv moshv_tt,mos_lvt moslvt_tt,mos_ulvt mosulvt_tt,mos_elvt moselvt_tt,res res_t,xType rcc,beol typical,scPvt tt0p75v25c}
set pvtCorners {ffg0p825vn40c ffg0p825v0c ffg0p825v125c ssg0p675vn40c ssg0p675v0c ssg0p675v125c tt0p75v25c}
set modelLibs {mos bjt cap diode moscap_hv moscap mos_hv mos_lvt mos_ulvt mos_elvt res}

set supplyPins {VDD VDDQ VDD2 VDD2H}
set groundPins {VSS}
set pininfoRelatedPowerAuto {^VIO_ VDDQ}
set defaultRelatedPower VDD
set defaultRelatedGround VSS
##  Common nt source files. Probably under p4 control
set ntSourceDir $PROJ_HOME/design/macro/$cellName/nt
set ntConstraintsFile $ntSourceDir/constraints.tcl
set ntExceptionsFile $ntSourceDir/exceptions.tcl
set ntPrecheckFile $ntSourceDir/precheck.tcl
set ntPrecheckTopoFile $ntSourceDir/prechecktopo.tcl
set ntPrematchTopoFile $ntSourceDir/prematchtopo.tcl
set ntUserSettingFile $ntSourceDir/user_setting.tcl
set equivFile $ntSourceDir/$cellName.equiv
set pininfoFile $ntSourceDir/$cellName.pininfoNT
##  Munge config for fixing up non-pg lib.
##  These will default if not provided.
#set ntMungeConfig $ntSourceDir/$cellName.mungeCfg
#set ntMungeConfigPG $ntSourceDir/$cellName.pg.mungeCfg
#set scriptDir $PROJ_HOME/design/timing/nt/ntFiles
set scriptDir /remote/proj/lpddr54/d850-lpddr54-tsmc5ffp12/rel1.00_ew/design/timing/nt/ntFiles
#set modelDir  $PROJ_HOME/cad/models/hspice_mc
set modelDir /remote/proj/lpddr54/d850-lpddr54-tsmc5ffp12/rel1.00_ew/cad/models/hspice_mc

##  Assumed that for each of these, there will be a PVT.db

set stdCellLibPath /remote/proj/lpddr54/d850-lpddr54-tsmc5ffp12/stdcell/IRL90020_TSMC5FFP_6T_DDRPHY_Merged_Library_Ph1

# Path for preFinal, this needs to be updated as only 7 of 22 corners exist
lappend stdCellLibList $stdCellLibPath/ts05ncpllogl06hdl051f/liberty/logic_synth_nt/ts05ncpllogl06hdl051f
lappend stdCellLibList $stdCellLibPath/ts05ncpslogl06hdl051f/liberty/logic_synth_nt/ts05ncpslogl06hdl051f
lappend stdCellLibList $stdCellLibPath/ts05ncpvlogl06hdl051f/liberty/logic_synth_nt/ts05ncpvlogl06hdl051f
lappend stdCellLibList $stdCellLibPath/ts05ncpllogl06hdp051f/liberty/logic_synth_nt/ts05ncpllogl06hdp051f_udlvl
lappend stdCellLibList $stdCellLibPath/ts05ncpslogl06hdp051f/liberty/logic_synth_nt/ts05ncpslogl06hdp051f_udlvl
lappend stdCellLibList $stdCellLibPath/ts05ncpvlogl06hdp051f/liberty/logic_synth_nt/ts05ncpvlogl06hdp051f_udlvl

set mungeScript $MSIP_PROJ_ROOT/alpha/alpha_common/bin/Munge_nanotime.pl
set ntMungeConfigHdr $PROJ_HOME/design/timing/nt/ntFiles/ntMungeConfigHdr.txt
set extraDeviceModels $PROJ_HOME/design/timing/nt/ntFiles/extraDeviceModels.sp
set spiceNetlist $PROJ_HOME/design/$metalStack/netlist/$libName/$cellName/sim/${cellName}_$tech.sp
##  By default, pbsa is on for internal timing, off for etm
set ntEnablePbsa_internal true
set ntEnablePbsa_etm false
##  Used to fix value for oc_global_voltage in NT.  Typically VDD, unless there is no VDD.
set oc_global_supply VDD
## NT version (Issues in star 9001001873 and 9001010609 fixed in 2016.06-SP1 - updated 8/4/2016)
set ntVersion nt/2019.03-SP4
