{
  "Top": "hog_hls",
  "RtlTop": "hog_hls",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "artix7",
    "Device": "xc7a200t",
    "Package": "-sbg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "Args": {"image": {
      "index": "0",
      "type": {
        "kinds": ["pointer"],
        "dataType": "float",
        "dataWidth": "32",
        "interfaceRef": "m_axi_gmem"
      }
    }},
  "Return": {
    "dataType": "float",
    "dataWidth": "32",
    "interfaceRef": "s_axi_AXILiteS",
    "registerRefs": ["ap_return"]
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "792487",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "hog_hls",
    "Version": "1.0",
    "DisplayName": "Hog_hls",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/core.cpp"],
    "Vhdl": [
      "impl\/vhdl\/approximate_tan_inve.vhd",
      "impl\/vhdl\/approximate_tan_inve_mask_table1.vhd",
      "impl\/vhdl\/hog_hls_AXILiteS_s_axi.vhd",
      "impl\/vhdl\/hog_hls_block_r.vhd",
      "impl\/vhdl\/hog_hls_fadd_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/hog_hls_faddfsub_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/hog_hls_fcmp_32ns_32ns_1_2_1.vhd",
      "impl\/vhdl\/hog_hls_fdiv_32ns_32ns_32_16_1.vhd",
      "impl\/vhdl\/hog_hls_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/hog_hls_fsqrt_32ns_32ns_32_12_1.vhd",
      "impl\/vhdl\/hog_hls_fsub_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/hog_hls_g_row.vhd",
      "impl\/vhdl\/hog_hls_gmem_m_axi.vhd",
      "impl\/vhdl\/hog_hls_image_copy.vhd",
      "impl\/vhdl\/hog_hls_mac_muladd_2ns_6ns_11ns_11_1_1.vhd",
      "impl\/vhdl\/hog_hls_mac_muladd_6ns_2ns_11ns_11_1_1.vhd",
      "impl\/vhdl\/hog_hls_magnitude.vhd",
      "impl\/vhdl\/hog_hls_mul_mul_16ns_14ns_30_1_1.vhd",
      "impl\/vhdl\/hog_hls_mux_94_32_1_1.vhd",
      "impl\/vhdl\/hog_hls_mux_532_32_1_1.vhd",
      "impl\/vhdl\/hog_hls_normalized_blocks.vhd",
      "impl\/vhdl\/hog_hls_orientation_0.vhd",
      "impl\/vhdl\/hog_hls_orientation_histogra_8.vhd",
      "impl\/vhdl\/hog_hls_sitofp_32ns_32_6_1.vhd",
      "impl\/vhdl\/hog_hls_svm_coef_0.vhd",
      "impl\/vhdl\/hog_hls_svm_coef_1.vhd",
      "impl\/vhdl\/hog_hls_svm_coef_2.vhd",
      "impl\/vhdl\/hog_hls_svm_coef_3.vhd",
      "impl\/vhdl\/hog_hls_svm_coef_4.vhd",
      "impl\/vhdl\/hog_hls_svm_coef_5.vhd",
      "impl\/vhdl\/hog_hls_svm_coef_6.vhd",
      "impl\/vhdl\/hog_hls_svm_coef_7.vhd",
      "impl\/vhdl\/hog_hls_svm_coef_8.vhd",
      "impl\/vhdl\/hog_hls_urem_7ns_6ns_7_11_seq_1.vhd",
      "impl\/vhdl\/hog_hls_urem_14ns_5ns_4_18_1.vhd",
      "impl\/vhdl\/hog_hls.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/approximate_tan_inve.v",
      "impl\/verilog\/approximate_tan_inve_mask_table1.v",
      "impl\/verilog\/approximate_tan_inve_mask_table1_rom.dat",
      "impl\/verilog\/hog_hls_AXILiteS_s_axi.v",
      "impl\/verilog\/hog_hls_block_r.v",
      "impl\/verilog\/hog_hls_block_r_ram.dat",
      "impl\/verilog\/hog_hls_fadd_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/hog_hls_faddfsub_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/hog_hls_fcmp_32ns_32ns_1_2_1.v",
      "impl\/verilog\/hog_hls_fdiv_32ns_32ns_32_16_1.v",
      "impl\/verilog\/hog_hls_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/hog_hls_fsqrt_32ns_32ns_32_12_1.v",
      "impl\/verilog\/hog_hls_fsub_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/hog_hls_g_row.v",
      "impl\/verilog\/hog_hls_g_row_ram.dat",
      "impl\/verilog\/hog_hls_gmem_m_axi.v",
      "impl\/verilog\/hog_hls_image_copy.v",
      "impl\/verilog\/hog_hls_image_copy_ram.dat",
      "impl\/verilog\/hog_hls_mac_muladd_2ns_6ns_11ns_11_1_1.v",
      "impl\/verilog\/hog_hls_mac_muladd_6ns_2ns_11ns_11_1_1.v",
      "impl\/verilog\/hog_hls_magnitude.v",
      "impl\/verilog\/hog_hls_magnitude_ram.dat",
      "impl\/verilog\/hog_hls_mul_mul_16ns_14ns_30_1_1.v",
      "impl\/verilog\/hog_hls_mux_94_32_1_1.v",
      "impl\/verilog\/hog_hls_mux_532_32_1_1.v",
      "impl\/verilog\/hog_hls_normalized_blocks.v",
      "impl\/verilog\/hog_hls_normalized_blocks_ram.dat",
      "impl\/verilog\/hog_hls_orientation_0.v",
      "impl\/verilog\/hog_hls_orientation_0_ram.dat",
      "impl\/verilog\/hog_hls_orientation_histogra_8.v",
      "impl\/verilog\/hog_hls_orientation_histogra_8_ram.dat",
      "impl\/verilog\/hog_hls_sitofp_32ns_32_6_1.v",
      "impl\/verilog\/hog_hls_svm_coef_0.v",
      "impl\/verilog\/hog_hls_svm_coef_0_rom.dat",
      "impl\/verilog\/hog_hls_svm_coef_1.v",
      "impl\/verilog\/hog_hls_svm_coef_1_rom.dat",
      "impl\/verilog\/hog_hls_svm_coef_2.v",
      "impl\/verilog\/hog_hls_svm_coef_2_rom.dat",
      "impl\/verilog\/hog_hls_svm_coef_3.v",
      "impl\/verilog\/hog_hls_svm_coef_3_rom.dat",
      "impl\/verilog\/hog_hls_svm_coef_4.v",
      "impl\/verilog\/hog_hls_svm_coef_4_rom.dat",
      "impl\/verilog\/hog_hls_svm_coef_5.v",
      "impl\/verilog\/hog_hls_svm_coef_5_rom.dat",
      "impl\/verilog\/hog_hls_svm_coef_6.v",
      "impl\/verilog\/hog_hls_svm_coef_6_rom.dat",
      "impl\/verilog\/hog_hls_svm_coef_7.v",
      "impl\/verilog\/hog_hls_svm_coef_7_rom.dat",
      "impl\/verilog\/hog_hls_svm_coef_8.v",
      "impl\/verilog\/hog_hls_svm_coef_8_rom.dat",
      "impl\/verilog\/hog_hls_urem_7ns_6ns_7_11_seq_1.v",
      "impl\/verilog\/hog_hls_urem_14ns_5ns_4_18_1.v",
      "impl\/verilog\/hog_hls.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/hog_hls_v1_0\/data\/hog_hls.mdd",
      "impl\/misc\/drivers\/hog_hls_v1_0\/data\/hog_hls.tcl",
      "impl\/misc\/drivers\/hog_hls_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/hog_hls_v1_0\/src\/xhog_hls.c",
      "impl\/misc\/drivers\/hog_hls_v1_0\/src\/xhog_hls.h",
      "impl\/misc\/drivers\/hog_hls_v1_0\/src\/xhog_hls_hw.h",
      "impl\/misc\/drivers\/hog_hls_v1_0\/src\/xhog_hls_linux.c",
      "impl\/misc\/drivers\/hog_hls_v1_0\/src\/xhog_hls_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/hog_hls_ap_fadd_3_full_dsp_32_ip.tcl",
      "impl\/misc\/hog_hls_ap_faddfsub_3_full_dsp_32_ip.tcl",
      "impl\/misc\/hog_hls_ap_fcmp_0_no_dsp_32_ip.tcl",
      "impl\/misc\/hog_hls_ap_fdiv_14_no_dsp_32_ip.tcl",
      "impl\/misc\/hog_hls_ap_fmul_2_max_dsp_32_ip.tcl",
      "impl\/misc\/hog_hls_ap_fsqrt_10_no_dsp_32_ip.tcl",
      "impl\/misc\/hog_hls_ap_fsub_3_full_dsp_32_ip.tcl",
      "impl\/misc\/hog_hls_ap_sitofp_4_no_dsp_32_ip.tcl"
    ],
    "DesignXml": "\/mnt\/f\/2019pt1_vivado_WSL\/Vivado_projects\/HOG_SVM_with_pragmas2\/solution1\/.autopilot\/db\/hog_hls.design.xml",
    "DebugDir": "\/mnt\/f\/2019pt1_vivado_WSL\/Vivado_projects\/HOG_SVM_with_pragmas2\/solution1\/.debug",
    "ProtoInst": ["\/mnt\/f\/2019pt1_vivado_WSL\/Vivado_projects\/HOG_SVM_with_pragmas2\/solution1\/.debug\/hog_hls.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "hog_hls_ap_fadd_3_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name hog_hls_ap_fadd_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "hog_hls_ap_faddfsub_3_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name hog_hls_ap_faddfsub_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "hog_hls_ap_fcmp_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name hog_hls_ap_fcmp_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "name": "hog_hls_ap_fdiv_14_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 14 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name hog_hls_ap_fdiv_14_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "hog_hls_ap_fmul_2_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name hog_hls_ap_fmul_2_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "hog_hls_ap_fsqrt_10_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 10 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name hog_hls_ap_fsqrt_10_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "hog_hls_ap_fsub_3_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name hog_hls_ap_fsub_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "hog_hls_ap_sitofp_4_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name hog_hls_ap_sitofp_4_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "s_axi_AXILiteS m_axi_gmem",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}},
      "bundle_name": "AXILiteS",
      "bundle_role": "interrupt"
    },
    "m_axi_gmem": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_gmem",
      "data_width": "32",
      "param_prefix": "C_M_AXI_GMEM",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "1",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "1",
      "NUM_READ_OUTSTANDING": "16",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "16",
      "MAX_WRITE_BURST_LENGTH": "16",
      "offset_slave_name": "s_axi_AXILiteS",
      "port_width": {
        "ARADDR": "32",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "32",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "32",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "32",
        "WID": "1",
        "WSTRB": "4",
        "WUSER": "1"
      }
    },
    "s_axi_AXILiteS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_AXILiteS",
      "param_prefix": "C_S_AXI_AXILITES",
      "addr_bits": "5",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "ap_return",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of ap_return",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "ap_return",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of ap_return"
            }]
        },
        {
          "offset": "0x18",
          "name": "image_r",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of image_r",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "image_r",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of image_r"
            }]
        }
      ],
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "WDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "RDATA": {
          "Type": "real float",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "5",
        "AWADDR": "5",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_AXILiteS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_AXILiteS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_AXILiteS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_AXILiteS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_AXILiteS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_AXILiteS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "hog_hls",
      "Instances": [{
          "ModuleName": "approximate_tan_inve",
          "InstanceName": "grp_approximate_tan_inve_fu_1719"
        }]
    },
    "Info": {
      "approximate_tan_inve": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "hog_hls": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "approximate_tan_inve": {
        "Latency": {
          "LatencyBest": "75",
          "LatencyAvg": "75",
          "LatencyWorst": "75",
          "PipelineII": "1",
          "PipelineDepth": "76",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.387"
        },
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "16",
          "FF": "13013",
          "LUT": "14669",
          "URAM": "0"
        }
      },
      "hog_hls": {
        "Latency": {
          "LatencyBest": "792487",
          "LatencyAvg": "1022887",
          "LatencyWorst": "1253287",
          "PipelineIIMin": "792488",
          "PipelineIIMax": "1253288",
          "PipelineII": "792488 ~ 1253288",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.750"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "4000",
            "Latency": "56000",
            "PipelineII": "",
            "PipelineDepth": "14"
          },
          {
            "Name": "Loop 2",
            "TripCount": "100",
            "Latency": "100",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "Loop 3",
            "TripCount": "40",
            "Latency": "40",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "Loop 4",
            "TripCount": "38",
            "Latency": "30476",
            "PipelineII": "",
            "PipelineDepth": "802",
            "Loops": [{
                "Name": "Loop 4.1",
                "TripCount": "100",
                "Latency": "800",
                "PipelineII": "",
                "PipelineDepth": "8"
              }]
          },
          {
            "Name": "Loop 5",
            "TripCount": "40",
            "Latency": "31440",
            "PipelineII": "",
            "PipelineDepth": "786",
            "Loops": [{
                "Name": "Loop 5.1",
                "TripCount": "98",
                "Latency": "784",
                "PipelineII": "",
                "PipelineDepth": "8"
              }]
          },
          {
            "Name": "Loop 6",
            "TripCount": "40",
            "Latency": "432080",
            "PipelineII": "",
            "PipelineDepth": "10802",
            "Loops": [{
                "Name": "Loop 6.1",
                "TripCount": "100",
                "Latency": "10800",
                "PipelineII": "",
                "PipelineDepth": "108"
              }]
          },
          {
            "Name": "Loop 7",
            "TripCount": "9",
            "LatencyMin": "44883",
            "LatencyMax": "505683",
            "Latency": "44883 ~ 505683",
            "PipelineII": "",
            "PipelineDepthMin": "4987",
            "PipelineDepthMax": "56187",
            "PipelineDepth": "4987 ~ 56187",
            "Loops": [{
                "Name": "Loop 7.1",
                "TripCount": "8",
                "LatencyMin": "4976",
                "LatencyMax": "56176",
                "Latency": "4976 ~ 56176",
                "PipelineII": "",
                "PipelineDepthMin": "622",
                "PipelineDepthMax": "7022",
                "PipelineDepth": "622 ~ 7022",
                "Loops": [{
                    "Name": "Loop 7.1.1",
                    "TripCount": "20",
                    "LatencyMin": "620",
                    "LatencyMax": "7020",
                    "Latency": "620 ~ 7020",
                    "PipelineII": "",
                    "PipelineDepthMin": "31",
                    "PipelineDepthMax": "351",
                    "PipelineDepth": "31 ~ 351",
                    "Loops": [{
                        "Name": "Loop 7.1.1.1",
                        "TripCount": "4",
                        "LatencyMin": "12",
                        "LatencyMax": "332",
                        "Latency": "12 ~ 332",
                        "PipelineII": "",
                        "PipelineDepthMin": "3",
                        "PipelineDepthMax": "83",
                        "PipelineDepth": "3 ~ 83",
                        "Loops": [{
                            "Name": "Loop 7.1.1.1.1",
                            "TripCount": "4",
                            "Latency": "80",
                            "PipelineII": "",
                            "PipelineDepth": "20"
                          }]
                      }]
                  }]
              }]
          },
          {
            "Name": "Loop 8",
            "TripCount": "108",
            "Latency": "153684",
            "PipelineII": "",
            "PipelineDepth": "1423",
            "Loops": [
              {
                "Name": "Loop 8.1",
                "TripCount": "3",
                "Latency": "267",
                "PipelineII": "",
                "PipelineDepth": "89",
                "Loops": [{
                    "Name": "Loop 8.1.1",
                    "TripCount": "3",
                    "Latency": "87",
                    "PipelineII": "",
                    "PipelineDepth": "29",
                    "Loops": [{
                        "Name": "Loop 8.1.1.1",
                        "TripCount": "9",
                        "Latency": "27",
                        "PipelineII": "",
                        "PipelineDepth": "3"
                      }]
                  }]
              },
              {
                "Name": "Loop 8.2",
                "TripCount": "81",
                "Latency": "411",
                "PipelineII": "5",
                "PipelineDepth": "12"
              },
              {
                "Name": "Loop 8.3",
                "TripCount": "81",
                "Latency": "429",
                "PipelineII": "5",
                "PipelineDepth": "30"
              },
              {
                "Name": "Loop 8.4",
                "TripCount": "81",
                "Latency": "99",
                "PipelineII": "1",
                "PipelineDepth": "20"
              },
              {
                "Name": "Loop 8.5",
                "TripCount": "3",
                "Latency": "186",
                "PipelineII": "",
                "PipelineDepth": "62",
                "Loops": [{
                    "Name": "Loop 8.5.1",
                    "TripCount": "3",
                    "Latency": "60",
                    "PipelineII": "",
                    "PipelineDepth": "20",
                    "Loops": [{
                        "Name": "Loop 8.5.1.1",
                        "TripCount": "9",
                        "Latency": "18",
                        "PipelineII": "",
                        "PipelineDepth": "2"
                      }]
                  }]
              }
            ]
          },
          {
            "Name": "Loop 9",
            "TripCount": "8748",
            "Latency": "43765",
            "PipelineII": "5",
            "PipelineDepth": "31"
          }
        ],
        "Area": {
          "BRAM_18K": "105",
          "DSP48E": "28",
          "FF": "20293",
          "LUT": "25701",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "hog_hls",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2020-05-28 23:32:24 DST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1"
  }
}
