
---------- Begin Simulation Statistics ----------
final_tick                               537228339000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  90004                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739328                       # Number of bytes of host memory used
host_op_rate                                    90303                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6815.50                       # Real time elapsed on the host
host_tick_rate                               78824483                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613424598                       # Number of instructions simulated
sim_ops                                     615463392                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.537228                       # Number of seconds simulated
sim_ticks                                537228339000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.512184                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               77808315                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            88911408                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         11559600                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        118442780                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10421982                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10466898                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           44916                       # Number of indirect misses.
system.cpu0.branchPred.lookups              151775603                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1053124                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509416                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7123318                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138975340                       # Number of branches committed
system.cpu0.commit.bw_lim_events             18194551                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532476                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       35346096                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561810038                       # Number of instructions committed
system.cpu0.commit.committedOps             562320741                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    970274349                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.579548                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.396377                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    710853104     73.26%     73.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    150556547     15.52%     88.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     39503061      4.07%     92.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     32214481      3.32%     96.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     11022386      1.14%     97.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3734368      0.38%     97.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1574120      0.16%     97.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2621731      0.27%     98.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     18194551      1.88%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    970274349                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11672744                       # Number of function calls committed.
system.cpu0.commit.int_insts                543454100                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174763003                       # Number of loads committed
system.cpu0.commit.membars                    1019985                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019994      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311056972     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135934      0.74%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017777      0.18%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175272407     31.17%     87.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69817592     12.42%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        562320741                       # Class of committed instruction
system.cpu0.commit.refs                     245090034                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561810038                       # Number of Instructions Simulated
system.cpu0.committedOps                    562320741                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.890251                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.890251                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            112131131                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4441713                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77017077                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             615308169                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               417400599                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                440736341                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7130179                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              9325540                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2452967                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  151775603                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                113277658                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    560456165                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2823815                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          141                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     631312158                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  77                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          249                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               23133000                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.142920                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         407828085                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          88230297                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.594477                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         979851217                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.644816                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.877639                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               522179145     53.29%     53.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               346053587     35.32%     88.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                67217749      6.86%     95.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                33375511      3.41%     98.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 6117641      0.62%     99.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3736722      0.38%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  145476      0.01%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1021687      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3699      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           979851217                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      34                       # number of floating regfile writes
system.cpu0.idleCycles                       82110916                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7182197                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               143985688                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.557046                       # Inst execution rate
system.cpu0.iew.exec_refs                   262744995                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  72827621                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               87363837                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            189785305                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            513064                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4363977                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            74142367                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          597652624                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            189917374                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3261663                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            591561434                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                580109                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2746621                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7130179                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3973107                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       140110                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        10920313                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        29044                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7411                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2279637                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     15022302                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3815336                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7411                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       797018                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       6385179                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                246972277                       # num instructions consuming a value
system.cpu0.iew.wb_count                    585881937                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.849115                       # average fanout of values written-back
system.cpu0.iew.wb_producers                209707883                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.551698                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     585927007                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               720225599                       # number of integer regfile reads
system.cpu0.int_regfile_writes              373987870                       # number of integer regfile writes
system.cpu0.ipc                              0.529030                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.529030                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1021057      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            324192809     54.50%     54.67% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4140242      0.70%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018048      0.17%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           191427394     32.18%     87.72% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           73023480     12.28%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             15      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             594823098                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     71                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                139                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           68                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                71                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     893766                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001503                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 182376     20.41%     20.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     20.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     20.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     20.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     20.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     20.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     20.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     20.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     20.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     20.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     20.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     20.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     20.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     20.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     20.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     20.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     20.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     20.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     20.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     20.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     20.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     20.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     20.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     20.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     20.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     20.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     20.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     20.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     20.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     20.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     20.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     20.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     20.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     20.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     20.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     20.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     20.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     20.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     20.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     20.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     20.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     20.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     20.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                606441     67.85%     88.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               104946     11.74%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             594695736                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2170460294                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    585881869                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        632990913                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 596119342                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                594823098                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1533282                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       35331879                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            69255                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           806                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     13580718                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    979851217                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.607055                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.807253                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          541789577     55.29%     55.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          314062389     32.05%     87.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          100168949     10.22%     97.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           17923472      1.83%     99.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3547310      0.36%     99.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1891471      0.19%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             323740      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              91112      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              53197      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      979851217                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.560117                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          6842932                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1424624                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           189785305                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           74142367                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1066                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      1061962133                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12495060                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               94860405                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357827321                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3906786                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               426851864                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4343434                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 6903                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            742810674                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             609241182                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          390995889                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                433408411                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               9483826                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7130179                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             17413532                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                33168563                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       742810618                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        186826                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3232                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  7929020                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3231                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1549733557                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1204918393                       # The number of ROB writes
system.cpu0.timesIdled                       12626564                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1022                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            80.285162                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                2993132                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             3728126                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           393858                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          4960715                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            136691                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         140177                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3486                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5583708                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         8825                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509185                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           290685                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4420459                       # Number of branches committed
system.cpu1.commit.bw_lim_events               552481                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528240                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        2619139                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19248066                       # Number of instructions committed
system.cpu1.commit.committedOps              19757454                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    115082629                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.171681                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.834826                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    107148602     93.11%     93.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      3882691      3.37%     96.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1249059      1.09%     97.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1253617      1.09%     98.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       359252      0.31%     98.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       106767      0.09%     99.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       486017      0.42%     99.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        44143      0.04%     99.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       552481      0.48%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    115082629                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227611                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18556721                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5320881                       # Number of loads committed
system.cpu1.commit.membars                    1018439                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018439      5.15%      5.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11648825     58.96%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5830066     29.51%     93.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1259986      6.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19757454                       # Class of committed instruction
system.cpu1.commit.refs                       7090064                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19248066                       # Number of Instructions Simulated
system.cpu1.committedOps                     19757454                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.026771                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.026771                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            102153037                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               108711                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             2842702                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              23442338                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 3529308                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  8444123                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                291166                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               254671                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1182057                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5583708                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3222198                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    111600501                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                47214                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      23998609                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 788678                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.048134                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           3604826                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3129823                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.206878                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         115599691                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.212017                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.641938                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               100546333     86.98%     86.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 9050833      7.83%     94.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3500871      3.03%     97.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1780807      1.54%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  560453      0.48%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   90662      0.08%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   69300      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     311      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     121      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           115599691                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         403988                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              312933                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4806392                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.186278                       # Inst execution rate
system.cpu1.iew.exec_refs                     7759567                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1850057                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               87014418                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              5967577                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            510000                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           291448                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1919884                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           22372015                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5909510                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           266773                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             21608938                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                338178                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               875268                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                291166                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1871366                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        20747                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          145603                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4638                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          543                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1339                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       646696                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       150701                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           543                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        94145                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        218788                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 12611875                       # num instructions consuming a value
system.cpu1.iew.wb_count                     21338723                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.845418                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10662305                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.183949                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      21347550                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                26935719                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14310093                       # number of integer regfile writes
system.cpu1.ipc                              0.165926                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.165926                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018648      4.66%      4.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             13016213     59.50%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6485407     29.65%     93.80% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1355301      6.20%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              21875711                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     621094                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028392                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 138965     22.37%     22.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     22.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     22.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     22.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     22.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     22.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     22.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     22.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     22.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     22.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     22.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     22.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     22.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     22.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     22.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     22.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     22.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     22.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     22.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     22.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     22.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     22.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     22.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     22.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     22.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     22.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     22.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     22.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     22.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     22.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     22.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     22.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     22.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     22.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     22.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     22.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     22.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     22.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     22.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     22.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     22.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     22.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     22.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                422087     67.96%     90.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                60039      9.67%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              21478142                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         160009211                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     21338711                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         24986878                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  20843437                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 21875711                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1528578                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        2614560                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            37031                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           338                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1141117                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    115599691                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.189237                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.650551                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          102414901     88.59%     88.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8410773      7.28%     95.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2684546      2.32%     98.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             967773      0.84%     99.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             745020      0.64%     99.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             144622      0.13%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             161840      0.14%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              43431      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              26785      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      115599691                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.188578                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3284406                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          327137                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             5967577                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1919884                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    209                       # number of misc regfile reads
system.cpu1.numCycles                       116003679                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   958445252                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               92420315                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13168300                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3486967                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 4107708                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                570016                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 4627                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             28889102                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              23072021                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           15429926                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  8712115                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5791858                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                291166                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             10045651                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 2261626                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        28889090                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         22736                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               757                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  7134263                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           756                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   136905727                       # The number of ROB reads
system.cpu1.rob.rob_writes                   45271590                       # The number of ROB writes
system.cpu1.timesIdled                           8000                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            71.410157                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                2535047                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             3549981                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           429334                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4914886                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             98895                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         139798                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           40903                       # Number of indirect misses.
system.cpu2.branchPred.lookups                5360547                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2559                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509162                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           254611                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3647262                       # Number of branches committed
system.cpu2.commit.bw_lim_events               492538                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528176                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        3977328                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16505592                       # Number of instructions committed
system.cpu2.commit.committedOps              17014946                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    112546620                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.151181                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.788505                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    105738675     93.95%     93.95% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3327020      2.96%     96.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1077598      0.96%     97.86% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1098463      0.98%     98.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       265174      0.24%     99.08% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        83105      0.07%     99.15% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       427513      0.38%     99.53% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        36534      0.03%     99.56% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       492538      0.44%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    112546620                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              174077                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15893368                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4697254                       # Number of loads committed
system.cpu2.commit.membars                    1018405                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018405      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9796899     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5206416     30.60%     94.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        993088      5.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17014946                       # Class of committed instruction
system.cpu2.commit.refs                       6199516                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16505592                       # Number of Instructions Simulated
system.cpu2.committedOps                     17014946                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.870011                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.870011                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            101260767                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               177404                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             2334509                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              22335496                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 2967052                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  7633546                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                254925                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               322190                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1090032                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    5360547                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2826095                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    109606236                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                24390                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      24457641                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 859296                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.047274                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           3170417                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           2633942                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.215688                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         113206322                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.223024                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.696200                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                98423551     86.94%     86.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 8574503      7.57%     94.52% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3709853      3.28%     97.79% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1550446      1.37%     99.16% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  473803      0.42%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  138352      0.12%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  335629      0.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      50      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     135      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           113206322                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         187279                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              273906                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 4165523                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.165574                       # Inst execution rate
system.cpu2.iew.exec_refs                     6690159                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1524239                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               87953186                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              5741415                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            638125                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           291618                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1768554                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           20988102                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5165920                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           165267                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             18775025                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                440542                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               867160                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                254925                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              1909570                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        18690                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           98211                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         3177                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          165                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          589                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      1044161                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       266292                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           165                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        99076                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        174830                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 11046353                       # num instructions consuming a value
system.cpu2.iew.wb_count                     18581498                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.859856                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  9498278                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.163867                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      18586841                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                23297588                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12489240                       # number of integer regfile writes
system.cpu2.ipc                              0.145560                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.145560                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018615      5.38%      5.38% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             11193537     59.10%     64.48% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  45      0.00%     64.48% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   84      0.00%     64.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.48% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5707736     30.14%     94.61% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1020263      5.39%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18940292                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     589457                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.031122                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 130975     22.22%     22.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     22.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     22.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     22.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     22.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     22.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     22.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     22.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     22.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     22.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     22.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     22.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     22.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     22.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     22.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     22.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     22.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     22.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     22.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     22.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     22.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     22.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     22.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     22.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     22.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     22.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     22.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     22.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     22.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     22.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     22.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     22.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     22.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     22.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     22.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     22.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     22.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     22.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     22.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     22.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     22.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     22.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     22.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                409314     69.44%     91.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                49165      8.34%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              18511119                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         151718461                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     18581486                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         24961368                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  19090586                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 18940292                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1897516                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        3973155                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            42125                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        369340                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      2421954                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    113206322                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.167308                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.620925                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          101944654     90.05%     90.05% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7132182      6.30%     96.35% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2283225      2.02%     98.37% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             774349      0.68%     99.05% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             722547      0.64%     99.69% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             143148      0.13%     99.82% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             149758      0.13%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              37535      0.03%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              18924      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      113206322                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.167031                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3770309                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          443598                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             5741415                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1768554                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    210                       # number of misc regfile reads
system.cpu2.numCycles                       113393601                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   961055655                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               92731008                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11442248                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2929089                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3552856                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                579033                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 2300                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             26838406                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              21729606                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           14660431                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  7772550                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               5201621                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                254925                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              8871910                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 3218183                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        26838394                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         23073                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               765                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  6704909                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           762                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   133045225                       # The number of ROB reads
system.cpu2.rob.rob_writes                   42644581                       # The number of ROB writes
system.cpu2.timesIdled                           3601                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            73.710528                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                2253179                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             3056794                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           400803                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          3938429                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            111675                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         206281                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           94606                       # Number of indirect misses.
system.cpu3.branchPred.lookups                4428467                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1297                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509159                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           233242                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470658                       # Number of branches committed
system.cpu3.commit.bw_lim_events               413123                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528184                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        2567325                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15860902                       # Number of instructions committed
system.cpu3.commit.committedOps              16370251                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    107038327                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.152938                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.783248                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    100334087     93.74%     93.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3343441      3.12%     96.86% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1114839      1.04%     97.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       987474      0.92%     98.82% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       250389      0.23%     99.06% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        77896      0.07%     99.13% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       480856      0.45%     99.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        36222      0.03%     99.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       413123      0.39%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    107038327                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151220                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15255144                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568762                       # Number of loads committed
system.cpu3.commit.membars                    1018385                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018385      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9353963     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5077921     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919844      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16370251                       # Class of committed instruction
system.cpu3.commit.refs                       5997777                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15860902                       # Number of Instructions Simulated
system.cpu3.committedOps                     16370251                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.786460                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.786460                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             97352295                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               168362                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             2159930                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              20020592                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 2620096                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  6114126                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                233562                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               307625                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1184615                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    4428467                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2422701                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    104425965                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                20057                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      20561676                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 802246                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.041142                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           2677595                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           2364854                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.191024                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         107504694                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.196010                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.634051                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                94876948     88.25%     88.25% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 7436500      6.92%     95.17% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 2975419      2.77%     97.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1471801      1.37%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  561785      0.52%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   71680      0.07%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  110379      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      57      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     125      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           107504694                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         134684                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              250285                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3824348                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.168826                       # Inst execution rate
system.cpu3.iew.exec_refs                     6482247                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1442091                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               82450421                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              5033897                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            510050                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           286819                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1459441                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           18934422                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              5040156                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           290684                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             18172333                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                428616                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               830483                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                233562                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              1917339                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        17170                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           81510                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         2058                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          137                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          138                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       465135                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        30426                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           137                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        45508                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        204777                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 10798476                       # num instructions consuming a value
system.cpu3.iew.wb_count                     17993208                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.860136                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  9288155                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.167162                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      17998623                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                22260608                       # number of integer regfile reads
system.cpu3.int_regfile_writes               12318785                       # number of integer regfile writes
system.cpu3.ipc                              0.147352                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.147352                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018611      5.52%      5.52% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             10928478     59.19%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  46      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   84      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.71% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5579132     30.22%     94.93% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             936654      5.07%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              18463017                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     589638                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.031936                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 133632     22.66%     22.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     22.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     22.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     22.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     22.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     22.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     22.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     22.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     22.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     22.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     22.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     22.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     22.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     22.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     22.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     22.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     22.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     22.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     22.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     22.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     22.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     22.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     22.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     22.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     22.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     22.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     22.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     22.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     22.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     22.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     22.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     22.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     22.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     22.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     22.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     22.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     22.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     22.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     22.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     22.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     22.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     22.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     22.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                406584     68.95%     91.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                49419      8.38%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              18034029                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         145082460                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     17993196                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         21498684                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  17405892                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 18463017                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1528530                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        2564170                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            62121                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           346                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined       916664                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    107504694                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.171741                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.631044                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           96562828     89.82%     89.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            6923681      6.44%     96.26% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2217613      2.06%     98.33% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             728836      0.68%     99.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             736820      0.69%     99.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             121669      0.11%     99.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             154337      0.14%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              35325      0.03%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              23585      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      107504694                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.171527                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          3108284                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          296985                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             5033897                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1459441                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    226                       # number of misc regfile reads
system.cpu3.numCycles                       107639378                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   966809554                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               87625848                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11037000                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3321683                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3249599                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                664766                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1215                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             24039259                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              19532412                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           13507017                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  6345985                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               5878753                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                233562                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             10021793                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 2470017                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        24039247                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         27907                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               828                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  7280201                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           821                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   125561493                       # The number of ROB reads
system.cpu3.rob.rob_writes                   38342588                       # The number of ROB writes
system.cpu3.timesIdled                           2113                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2479906                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4917407                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       338513                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        53602                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     36004160                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2728142                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     72159717                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2781744                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 537228339000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             931565                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1616729                       # Transaction distribution
system.membus.trans_dist::CleanEvict           820673                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              859                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            532                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1546964                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1546924                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        931565                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            85                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7395896                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7395896                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    262093952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               262093952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1304                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2480005                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2480005    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2480005                       # Request fanout histogram
system.membus.respLayer1.occupancy        13286485750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         12096059503                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                245                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          123                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    3903500934.959350                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   22916371546.574242                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          120     97.56%     97.56% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.81%     98.37% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.81%     99.19% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.81%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        37500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 219955047500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            123                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    57097724000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 480130615000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 537228339000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2821255                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2821255                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2821255                       # number of overall hits
system.cpu2.icache.overall_hits::total        2821255                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         4840                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          4840                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         4840                       # number of overall misses
system.cpu2.icache.overall_misses::total         4840                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    204305500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    204305500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    204305500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    204305500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2826095                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2826095                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2826095                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2826095                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001713                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001713                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001713                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001713                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 42211.880165                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 42211.880165                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 42211.880165                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 42211.880165                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          114                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          114                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         4300                       # number of writebacks
system.cpu2.icache.writebacks::total             4300                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          508                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          508                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          508                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          508                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         4332                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         4332                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         4332                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         4332                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    180615000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    180615000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    180615000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    180615000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001533                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001533                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001533                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001533                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 41693.213296                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 41693.213296                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 41693.213296                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 41693.213296                       # average overall mshr miss latency
system.cpu2.icache.replacements                  4300                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2821255                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2821255                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         4840                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         4840                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    204305500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    204305500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2826095                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2826095                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001713                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001713                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 42211.880165                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 42211.880165                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          508                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          508                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         4332                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         4332                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    180615000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    180615000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001533                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001533                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 41693.213296                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 41693.213296                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 537228339000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.140719                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2581332                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             4300                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           600.309767                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        401000000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.140719                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.973147                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.973147                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          5656522                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         5656522                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 537228339000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4595328                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4595328                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4595328                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4595328                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1376845                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1376845                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1376845                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1376845                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 170775778129                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 170775778129                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 170775778129                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 170775778129                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5972173                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5972173                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5972173                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5972173                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.230543                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.230543                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.230543                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.230543                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 124034.134655                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 124034.134655                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 124034.134655                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 124034.134655                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1433975                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       122145                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            18423                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1655                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    77.836129                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    73.803625                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       549591                       # number of writebacks
system.cpu2.dcache.writebacks::total           549591                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1033370                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1033370                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1033370                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1033370                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       343475                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       343475                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       343475                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       343475                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  38157947636                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  38157947636                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  38157947636                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  38157947636                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.057513                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.057513                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.057513                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.057513                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 111093.813628                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 111093.813628                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 111093.813628                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 111093.813628                       # average overall mshr miss latency
system.cpu2.dcache.replacements                549591                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4153629                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4153629                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       825843                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       825843                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  82792683000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  82792683000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4979472                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4979472                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.165850                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.165850                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 100252.327622                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 100252.327622                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       658047                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       658047                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       167796                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       167796                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  17063426500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  17063426500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.033698                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.033698                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 101691.497414                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 101691.497414                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       441699                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        441699                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       551002                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       551002                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  87983095129                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  87983095129                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992701                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992701                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.555053                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.555053                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 159678.358933                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 159678.358933                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       375323                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       375323                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       175679                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       175679                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  21094521136                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  21094521136                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.176971                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.176971                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 120074.232754                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 120074.232754                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          305                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          305                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          193                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          193                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      3994000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      3994000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          498                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          498                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.387550                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.387550                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 20694.300518                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 20694.300518                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           94                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           94                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           99                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           99                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      2826500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      2826500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.198795                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.198795                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 28550.505051                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28550.505051                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          199                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          199                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          163                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          163                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1029500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1029500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          362                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          362                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.450276                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.450276                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6315.950920                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6315.950920                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          158                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          158                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       889500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       889500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.436464                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.436464                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5629.746835                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5629.746835                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       192500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       192500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       174500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       174500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       284575                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         284575                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       224587                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       224587                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  20914538000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  20914538000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509162                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509162                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.441091                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.441091                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 93124.437300                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 93124.437300                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       224587                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       224587                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  20689951000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  20689951000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.441091                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.441091                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 92124.437300                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 92124.437300                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 537228339000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.187637                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5447578                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           567932                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.591955                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        401011500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.187637                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.880864                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.880864                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13532351                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13532351                       # Number of data accesses
system.cpu3.numPwrStateTransitions                253                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          127                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    3803152870.078740                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   22558236231.461044                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          124     97.64%     97.64% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.79%     98.43% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.79%     99.21% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.79%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        26500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 219954472500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            127                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    54227924500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 483000414500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 537228339000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2419441                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2419441                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2419441                       # number of overall hits
system.cpu3.icache.overall_hits::total        2419441                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3260                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3260                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3260                       # number of overall misses
system.cpu3.icache.overall_misses::total         3260                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    162301499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    162301499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    162301499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    162301499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2422701                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2422701                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2422701                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2422701                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001346                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001346                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001346                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001346                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 49785.735890                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 49785.735890                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 49785.735890                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 49785.735890                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           66                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           33                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2805                       # number of writebacks
system.cpu3.icache.writebacks::total             2805                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          423                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          423                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          423                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          423                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2837                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2837                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2837                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2837                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    135222500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    135222500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    135222500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    135222500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001171                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001171                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001171                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001171                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 47663.905534                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 47663.905534                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 47663.905534                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 47663.905534                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2805                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2419441                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2419441                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3260                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3260                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    162301499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    162301499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2422701                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2422701                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001346                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001346                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 49785.735890                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 49785.735890                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          423                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          423                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2837                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2837                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    135222500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    135222500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001171                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001171                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 47663.905534                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 47663.905534                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 537228339000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.140357                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2306455                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2805                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           822.265597                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        408314000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.140357                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.973136                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.973136                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          4848239                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         4848239                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 537228339000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4458538                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4458538                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4458538                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4458538                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1342203                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1342203                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1342203                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1342203                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 179379857378                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 179379857378                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 179379857378                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 179379857378                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5800741                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5800741                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5800741                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5800741                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.231385                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.231385                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.231385                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.231385                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 133645.847445                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 133645.847445                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 133645.847445                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 133645.847445                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1437566                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       142492                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            16984                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1777                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    84.642369                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    80.186832                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       513122                       # number of writebacks
system.cpu3.dcache.writebacks::total           513122                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1020052                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1020052                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1020052                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1020052                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       322151                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       322151                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       322151                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       322151                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  36979472747                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  36979472747                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  36979472747                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  36979472747                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.055536                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.055536                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.055536                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.055536                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 114789.253322                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 114789.253322                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 114789.253322                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 114789.253322                       # average overall mshr miss latency
system.cpu3.dcache.replacements                513122                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4060208                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4060208                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       821091                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       821091                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  84827747500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  84827747500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4881299                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4881299                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.168212                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.168212                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 103311.018511                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 103311.018511                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       658823                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       658823                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       162268                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       162268                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  17197814000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  17197814000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.033243                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.033243                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 105984.014100                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 105984.014100                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       398330                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        398330                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       521112                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       521112                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  94552109878                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  94552109878                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919442                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919442                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.566770                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.566770                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 181442.971718                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 181442.971718                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       361229                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       361229                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       159883                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       159883                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  19781658747                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  19781658747                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.173891                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.173891                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 123725.841690                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 123725.841690                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          338                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          338                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          193                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          193                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      3501000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      3501000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          531                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          531                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.363465                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.363465                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 18139.896373                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 18139.896373                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           92                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           92                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          101                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          101                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      2366500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2366500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.190207                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.190207                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 23430.693069                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23430.693069                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          211                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          211                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          170                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          170                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       984000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       984000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          381                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          381                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.446194                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.446194                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  5788.235294                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5788.235294                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          161                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          161                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       845000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       845000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.422572                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.422572                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5248.447205                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5248.447205                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       266500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       266500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       244500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       244500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305608                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305608                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203551                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203551                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  19213889000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  19213889000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509159                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509159                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.399779                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.399779                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 94393.488610                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 94393.488610                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203551                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203551                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  19010338000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  19010338000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.399779                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.399779                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 93393.488610                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 93393.488610                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 537228339000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           29.100370                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5289723                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           525520                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.065693                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        408325500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    29.100370                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.909387                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.909387                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         13147168                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        13147168                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 34                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           17                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    367502264.705882                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   738809854.637852                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           17    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        21500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2651257000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             17                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   530980800500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6247538500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 537228339000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     96455861                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        96455861                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     96455861                       # number of overall hits
system.cpu0.icache.overall_hits::total       96455861                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     16821796                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      16821796                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     16821796                       # number of overall misses
system.cpu0.icache.overall_misses::total     16821796                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 220251895997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 220251895997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 220251895997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 220251895997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    113277657                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    113277657                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    113277657                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    113277657                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.148501                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.148501                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.148501                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.148501                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13093.244978                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13093.244978                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13093.244978                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13093.244978                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3433                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               58                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    59.189655                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     14824613                       # number of writebacks
system.cpu0.icache.writebacks::total         14824613                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1997149                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1997149                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1997149                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1997149                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     14824647                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     14824647                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     14824647                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     14824647                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 188804305999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 188804305999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 188804305999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 188804305999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.130870                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.130870                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.130870                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.130870                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12735.838229                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12735.838229                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12735.838229                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12735.838229                       # average overall mshr miss latency
system.cpu0.icache.replacements              14824613                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     96455861                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       96455861                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     16821796                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     16821796                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 220251895997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 220251895997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    113277657                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    113277657                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.148501                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.148501                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13093.244978                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13093.244978                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1997149                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1997149                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     14824647                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     14824647                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 188804305999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 188804305999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.130870                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.130870                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12735.838229                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12735.838229                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 537228339000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999885                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          111280323                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         14824613                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.506457                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999885                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999996                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        241379959                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       241379959                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 537228339000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    219343101                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       219343101                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    219343101                       # number of overall hits
system.cpu0.dcache.overall_hits::total      219343101                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     26413160                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      26413160                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     26413160                       # number of overall misses
system.cpu0.dcache.overall_misses::total     26413160                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 688413376726                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 688413376726                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 688413376726                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 688413376726                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    245756261                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    245756261                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    245756261                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    245756261                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.107477                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.107477                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.107477                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.107477                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 26063.272124                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26063.272124                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 26063.272124                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26063.272124                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7493363                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       203719                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           149339                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2760                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    50.176866                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    73.811232                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     19577641                       # number of writebacks
system.cpu0.dcache.writebacks::total         19577641                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      7005857                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      7005857                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      7005857                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      7005857                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     19407303                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     19407303                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     19407303                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     19407303                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 327620488001                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 327620488001                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 327620488001                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 327620488001                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.078970                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.078970                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.078970                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.078970                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16881.299169                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16881.299169                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16881.299169                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16881.299169                       # average overall mshr miss latency
system.cpu0.dcache.replacements              19577641                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    155577108                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      155577108                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     20363582                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     20363582                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 433560306000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 433560306000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    175940690                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    175940690                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.115741                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.115741                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 21290.964723                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 21290.964723                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4054602                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4054602                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     16308980                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     16308980                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 239749523500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 239749523500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.092696                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.092696                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14700.460942                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14700.460942                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     63765993                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      63765993                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      6049578                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      6049578                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 254853070726                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 254853070726                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69815571                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69815571                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.086651                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.086651                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 42127.412974                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 42127.412974                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2951255                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2951255                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3098323                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3098323                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  87870964501                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  87870964501                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.044379                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.044379                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 28360.814706                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28360.814706                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1331                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1331                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          802                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          802                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     55309500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     55309500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2133                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2133                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.375996                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.375996                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 68964.463840                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 68964.463840                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          773                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          773                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           29                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           29                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1208000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1208000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.013596                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.013596                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 41655.172414                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41655.172414                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1870                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1870                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          173                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          173                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1032500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1032500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2043                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2043                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.084679                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.084679                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5968.208092                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5968.208092                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          173                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          173                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       861500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       861500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.084679                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.084679                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4979.768786                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4979.768786                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        11500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        11500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         9500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         9500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       318155                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         318155                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191261                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191261                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  17357782000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  17357782000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509416                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509416                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.375451                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.375451                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 90754.424582                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 90754.424582                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191260                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191260                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  17166517000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  17166517000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.375450                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.375450                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 89754.872948                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 89754.872948                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 537228339000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.882028                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          239262811                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         19598348                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.208315                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.882028                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996313                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996313                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        512138086                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       512138086                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 537228339000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            14787750                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            18578637                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6430                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               66604                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                2792                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               60312                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1616                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               57928                       # number of demand (read+write) hits
system.l2.demand_hits::total                 33562069                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           14787750                       # number of overall hits
system.l2.overall_hits::.cpu0.data           18578637                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6430                       # number of overall hits
system.l2.overall_hits::.cpu1.data              66604                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               2792                       # number of overall hits
system.l2.overall_hits::.cpu2.data              60312                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1616                       # number of overall hits
system.l2.overall_hits::.cpu3.data              57928                       # number of overall hits
system.l2.overall_hits::total                33562069                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             36896                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            998418                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3004                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            494702                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1540                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            489728                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1221                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            455344                       # number of demand (read+write) misses
system.l2.demand_misses::total                2480853                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            36896                       # number of overall misses
system.l2.overall_misses::.cpu0.data           998418                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3004                       # number of overall misses
system.l2.overall_misses::.cpu1.data           494702                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1540                       # number of overall misses
system.l2.overall_misses::.cpu2.data           489728                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1221                       # number of overall misses
system.l2.overall_misses::.cpu3.data           455344                       # number of overall misses
system.l2.overall_misses::total               2480853                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3085634500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  99809672500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    278939000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  58320460499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    141311000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  56969086500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    111697000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  54237097499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     272953898498                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3085634500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  99809672500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    278939000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  58320460499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    141311000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  56969086500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    111697000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  54237097499                       # number of overall miss cycles
system.l2.overall_miss_latency::total    272953898498                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        14824646                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        19577055                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            9434                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          561306                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            4332                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          550040                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2837                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          513272                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             36042922                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       14824646                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       19577055                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           9434                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         561306                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           4332                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         550040                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2837                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         513272                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            36042922                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002489                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.050999                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.318423                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.881341                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.355494                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.890350                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.430384                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.887140                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.068831                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002489                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.050999                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.318423                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.881341                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.355494                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.890350                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.430384                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.887140                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.068831                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83630.596813                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 99967.821594                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92855.858855                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 117890.084332                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 91760.389610                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 116328.015756                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 91479.934480                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 119112.357907                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110024.212841                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83630.596813                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 99967.821594                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92855.858855                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 117890.084332                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 91760.389610                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 116328.015756                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 91479.934480                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 119112.357907                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110024.212841                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1616729                       # number of writebacks
system.l2.writebacks::total                   1616729                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             36                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            314                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            345                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            415                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            326                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            384                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            245                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            298                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2363                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            36                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           314                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           345                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           415                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           326                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           384                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           245                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           298                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2363                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        36860                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       998104                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2659                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       494287                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1214                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       489344                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          976                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       455046                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2478490                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        36860                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       998104                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2659                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       494287                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1214                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       489344                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          976                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       455046                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2478490                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2715329500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  89807814500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    227767000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  53349608999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    105790500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  52048803500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     84082000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  49666160999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 248005356998                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2715329500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  89807814500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    227767000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  53349608999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    105790500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  52048803500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     84082000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  49666160999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 248005356998                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002486                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.050983                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.281853                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.880602                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.280240                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.889652                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.344025                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.886559                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.068765                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002486                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.050983                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.281853                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.880602                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.280240                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.889652                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.344025                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.886559                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.068765                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73666.020076                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 89978.413572                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85658.894321                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 107932.454220                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 87142.092257                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 106364.446075                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 86149.590164                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 109145.363324                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 100063.085588                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73666.020076                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 89978.413572                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85658.894321                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 107932.454220                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 87142.092257                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 106364.446075                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 86149.590164                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 109145.363324                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 100063.085588                       # average overall mshr miss latency
system.l2.replacements                        5216685                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4994382                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4994382                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4994382                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4994382                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     30923121                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         30923121                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     30923121                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     30923121                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              36                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              39                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              34                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  116                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            36                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 80                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       422000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       451500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           43                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           46                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           54                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           53                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              196                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.837209                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.217391                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.277778                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.358491                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.408163                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 11722.222222                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1552.631579                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5643.750000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           36                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            80                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       725000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       206000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       300000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       379000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1610000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.837209                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.217391                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.277778                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.358491                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.408163                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20138.888889                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20600                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 19947.368421                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        20125                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data            13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            22                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            15                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 50                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               47                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           30                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             97                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.580645                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.266667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.375000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.484536                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           47                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       239500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       364500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       161000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       182000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       947000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.580645                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.266667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.375000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.484536                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19958.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20125                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20222.222222                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20148.936170                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2753390                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            28695                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            28177                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            29673                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2839935                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         519993                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         350652                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         354462                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         321817                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1546924                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  54616172000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  40756129000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  40644631000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  37717022499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  173733954499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3273383                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       379347                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       382639                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       351490                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4386859                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.158855                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.924357                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.926361                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.915579                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.352627                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 105032.513899                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 116229.563784                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 114665.693361                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 117200.217823                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 112309.301878                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       519993                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       350652                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       354462                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       321817                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1546924                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  49416242000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  37249609000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  37100011000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  34498852499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 158264714499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.158855                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.924357                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.926361                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.915579                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.352627                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 95032.513899                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 106229.563784                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 104665.693361                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 107200.217823                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 102309.301878                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      14787750                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6430                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          2792                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1616                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           14798588                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        36896                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3004                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1540                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1221                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            42661                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3085634500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    278939000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    141311000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    111697000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3617581500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     14824646                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         9434                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         4332                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2837                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       14841249                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002489                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.318423                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.355494                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.430384                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002874                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83630.596813                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92855.858855                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 91760.389610                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 91479.934480                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84798.328684                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           36                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          345                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          326                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          245                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           952                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        36860                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2659                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1214                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          976                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        41709                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2715329500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    227767000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    105790500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     84082000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3132969000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002486                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.281853                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.280240                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.344025                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002810                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73666.020076                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85658.894321                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 87142.092257                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 86149.590164                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75114.939222                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     15825247                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        37909                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        32135                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        28255                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          15923546                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       478425                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       144050                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       135266                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       133527                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          891268                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  45193500500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  17564331499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  16324455500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  16520075000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  95602362499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     16303672                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       181959                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       167401                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       161782                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      16814814                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.029345                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.791662                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.808036                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.825351                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.053005                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 94463.083033                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 121932.186734                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 120684.100217                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 123720.857954                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 107265.561536                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          314                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          415                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          384                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          298                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         1411                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       478111                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       143635                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       134882                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       133229                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       889857                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  40391572500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  16099999999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  14948792500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  15167308500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  86607673499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.029325                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.789381                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.805742                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.823509                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.052921                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 84481.579591                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 112089.671730                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 110828.668762                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 113843.896599                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 97327.630731                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 3                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           70                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            9                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            3                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            3                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              85                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           73                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            9                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            3                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            3                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            88                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.958904                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.965909                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           70                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            9                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           85                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1363000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       174500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        58000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        56500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1652000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.958904                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.965909                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19471.428571                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19388.888889                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19333.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 18833.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19435.294118                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 537228339000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999819                       # Cycle average of tags in use
system.l2.tags.total_refs                    71958089                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5216688                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.793826                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.383815                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.690176                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       27.872894                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.015772                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.007556                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.004833                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.974242                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.003117                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.047415                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.459122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.057659                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.435514                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000246                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.015743                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000076                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.015223                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000049                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.016366                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 580903208                       # Number of tag accesses
system.l2.tags.data_accesses                580903208                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 537228339000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2358976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      63878656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        170176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      31634368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         77696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      31318016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         62464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      29122944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          158623296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2358976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       170176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        77696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        62464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2669312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    103470656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       103470656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          36859                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         998104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2659                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         494287                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1214                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         489344                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            976                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         455046                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2478489                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1616729                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1616729                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4391012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        118904107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           316767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         58884399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           144624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         58295540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           116271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         54209620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             295262339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4391012                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       316767                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       144624                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       116271                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4968673                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      192600890                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            192600890                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      192600890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4391012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       118904107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          316767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        58884399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          144624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        58295540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          116271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        54209620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            487863229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1576911.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     36859.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    949312.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2659.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    488956.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1214.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    483043.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       976.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    448918.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002764997250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        97395                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        97395                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5247472                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1484794                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2478489                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1616729                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2478489                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1616729                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  66552                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 39818                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            109550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            107570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            122833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            181327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            228234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            175493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            165016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            141981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            235878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            171207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           154181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           132377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           138696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           119867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           115649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           112078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             72486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             68069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             66726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            112006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            130297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            117831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            102309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            172128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            135499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           111159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            95793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            91538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            82703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            77174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            74054                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  99925027750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                12059685000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            145148846500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     41429.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60179.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1109992                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  975242                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 46.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.85                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2478489                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1616729                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  885992                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  637578                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  408382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  199583                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   63042                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   40201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   39103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   40172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   34562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   30135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  15021                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   6754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2966                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2780                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  41475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  70702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  93462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 102315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 105057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 107417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 108684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 109369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 110686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 105968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 103491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 101598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  99409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  98163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 100338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1903581                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    134.107294                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    94.821636                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   176.917000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1277126     67.09%     67.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       414281     21.76%     88.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        83795      4.40%     93.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        39297      2.06%     95.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        20043      1.05%     96.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11956      0.63%     97.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         8206      0.43%     97.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5959      0.31%     97.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        42918      2.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1903581                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        97395                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.763427                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    206.907997                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        97390     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         97395                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        97395                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.190585                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.178804                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.645334                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            88753     91.13%     91.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              907      0.93%     92.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6077      6.24%     98.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1247      1.28%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              313      0.32%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               82      0.08%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               14      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         97395                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              154363968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4259328                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               100920448                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               158623296                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            103470656                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       287.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       187.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    295.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    192.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  537228249500                       # Total gap between requests
system.mem_ctrls.avgGap                     131184.29                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2358976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     60755968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       170176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     31293184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        77696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     30914752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        62464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     28730752                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    100920448                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4391011.844965237193                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 113091517.311040431261                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 316766.610482177115                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 58249317.335435651243                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 144623.792826386984                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 57544901.777789503336                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 116270.858153668625                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 53479591.291627675295                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 187853917.363804578781                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        36859                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       998104                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2659                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       494287                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1214                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       489344                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          976                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       455046                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1616729                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1189891000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  48688860000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    115753500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  32714316750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     54734750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  31631136000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     43122000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  30711032500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12897930715750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32282.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     48781.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43532.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     66184.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     45086.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     64639.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     44182.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     67489.95                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7977793.88                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    52.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7129582740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3789455505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8424721620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4385050560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     42408316080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     106801676340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     116357428800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       289296231645                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        538.497713                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 301183003250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17939220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 218106115750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6462014160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3434634390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8796508560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3846273480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     42408316080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     195923415870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      41307542880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       302178705420                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        562.477225                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 105332141500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17939220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 413956977500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                261                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          131                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3655214755.725191                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   22213980653.439240                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          128     97.71%     97.71% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.76%     98.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.76%     99.24% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.76%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        23000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 219955011500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            131                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    58395206000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 478833133000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 537228339000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3211412                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3211412                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3211412                       # number of overall hits
system.cpu1.icache.overall_hits::total        3211412                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        10786                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         10786                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        10786                       # number of overall misses
system.cpu1.icache.overall_misses::total        10786                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    423153999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    423153999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    423153999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    423153999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3222198                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3222198                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3222198                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3222198                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003347                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003347                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003347                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003347                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 39231.781847                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 39231.781847                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 39231.781847                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 39231.781847                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          169                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    56.333333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         9402                       # number of writebacks
system.cpu1.icache.writebacks::total             9402                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1352                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1352                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1352                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1352                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         9434                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         9434                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         9434                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         9434                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    366691000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    366691000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    366691000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    366691000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002928                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002928                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002928                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002928                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 38869.090524                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 38869.090524                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 38869.090524                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 38869.090524                       # average overall mshr miss latency
system.cpu1.icache.replacements                  9402                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3211412                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3211412                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        10786                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        10786                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    423153999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    423153999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3222198                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3222198                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003347                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003347                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 39231.781847                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 39231.781847                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1352                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1352                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         9434                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         9434                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    366691000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    366691000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002928                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002928                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 38869.090524                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 38869.090524                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 537228339000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.294566                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3053213                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             9402                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           324.740800                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        393447000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.294566                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.946705                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.946705                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          6453830                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         6453830                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 537228339000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5426319                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5426319                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5426319                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5426319                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1495135                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1495135                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1495135                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1495135                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 188537856173                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 188537856173                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 188537856173                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 188537856173                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6921454                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6921454                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6921454                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6921454                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.216015                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.216015                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.216015                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.216015                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 126100.891340                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 126100.891340                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 126100.891340                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 126100.891340                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1539017                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       106309                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            20668                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1531                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    74.463760                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    69.437622                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       561303                       # number of writebacks
system.cpu1.dcache.writebacks::total           561303                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1129598                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1129598                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1129598                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1129598                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       365537                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       365537                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       365537                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       365537                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  40621710509                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  40621710509                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  40621710509                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  40621710509                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.052812                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.052812                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.052812                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.052812                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 111128.861125                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 111128.861125                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 111128.861125                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 111128.861125                       # average overall mshr miss latency
system.cpu1.dcache.replacements                561303                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4761771                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4761771                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       900092                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       900092                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  90692351500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  90692351500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5661863                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5661863                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.158975                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.158975                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 100758.979638                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 100758.979638                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       717713                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       717713                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       182379                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       182379                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  18393966500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  18393966500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032212                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032212                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 100855.726262                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 100855.726262                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       664548                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        664548                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       595043                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       595043                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  97845504673                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  97845504673                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1259591                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1259591                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.472410                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.472410                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 164434.342851                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 164434.342851                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       411885                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       411885                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       183158                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       183158                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  22227744009                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  22227744009                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.145411                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.145411                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 121358.302717                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 121358.302717                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          299                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          299                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          212                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          212                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5668000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5668000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          511                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          511                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.414873                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.414873                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26735.849057                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26735.849057                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          106                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          106                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          106                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          106                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3065500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3065500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.207436                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.207436                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 28919.811321                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28919.811321                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          200                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          200                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          159                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          159                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1188500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1188500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          359                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          359                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.442897                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.442897                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7474.842767                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7474.842767                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          153                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          153                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1056500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1056500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.426184                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.426184                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6905.228758                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6905.228758                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       151500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       151500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       130500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       130500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       292339                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         292339                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       216846                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       216846                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  19917015500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  19917015500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509185                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509185                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425869                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425869                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 91848.664490                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 91848.664490                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       216846                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       216846                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  19700169500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  19700169500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425869                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425869                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 90848.664490                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 90848.664490                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 537228339000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.507646                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6300212                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           582249                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.820477                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        393458500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.507646                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.890864                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.890864                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15445294                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15445294                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 537228339000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          31658273                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6611111                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     31048364                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3599956                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             975                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           582                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1557                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           63                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           63                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4456985                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4456985                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      14841249                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     16817025                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           88                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           88                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     44473904                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     58753577                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        28270                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1705335                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        12964                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1668043                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         8479                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1552443                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             108203015                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1897552512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2505899712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1205504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     71846336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       552448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     70376064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       361088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     65689024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4613482688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5290349                       # Total snoops (count)
system.tol2bus.snoopTraffic                 108104256                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         41333656                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.081868                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.312678                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               38252125     92.54%     92.54% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2916605      7.06%     99.60% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  54725      0.13%     99.73% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  82942      0.20%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  27259      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           41333656                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        72122627454                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         852687820                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           6670554                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         789037929                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4384670                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       29398868112                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       22255101655                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         874186260                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          14337998                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1611666123000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  64365                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740352                       # Number of bytes of host memory used
host_op_rate                                    64429                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 38382.33                       # Real time elapsed on the host
host_tick_rate                               27993033                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2470472129                       # Number of instructions simulated
sim_ops                                    2472928802                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.074438                       # Number of seconds simulated
sim_ticks                                1074437784000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.415206                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               82945511                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            83433425                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          6512377                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         93862527                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            221577                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         240785                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           19208                       # Number of indirect misses.
system.cpu0.branchPred.lookups               99369703                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        12621                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        103525                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          6492448                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  62359923                       # Number of branches committed
system.cpu0.commit.bw_lim_events             16328837                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         321938                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      127394293                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           465594196                       # Number of instructions committed
system.cpu0.commit.committedOps             465697483                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2112087916                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.220492                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.122472                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1995556885     94.48%     94.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     42546725      2.01%     96.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     10147570      0.48%     96.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4805385      0.23%     97.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4722606      0.22%     97.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3009552      0.14%     97.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     20921909      0.99%     98.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     14048447      0.67%     99.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     16328837      0.77%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2112087916                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 159014983                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              399595                       # Number of function calls committed.
system.cpu0.commit.int_insts                381998710                       # Number of committed integer instructions.
system.cpu0.commit.loads                    123509043                       # Number of loads committed
system.cpu0.commit.membars                     202856                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       203867      0.04%      0.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       235028058     50.47%     50.51% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          14771      0.00%     50.51% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1994      0.00%     50.52% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd      58968287     12.66%     63.18% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     63.18% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      18361341      3.94%     67.12% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      4194927      0.90%     68.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       6071089      1.30%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc      6144147      1.32%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       70858420     15.22%     85.86% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        575390      0.12%     85.98% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead     52754148     11.33%     97.31% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     12520050      2.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        465697483                       # Class of committed instruction
system.cpu0.commit.refs                     136708008                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  465594196                       # Number of Instructions Simulated
system.cpu0.committedOps                    465697483                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.613570                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.613570                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1905980544                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                20149                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            72304954                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             643906471                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                52533991                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                130473726                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               6868584                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                32648                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             36162490                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   99369703                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 40479636                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2079060929                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               832692                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           98                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     737316736                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  89                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          386                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               13777144                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.046260                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          46069261                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          83167088                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.343249                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2132019335                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.345923                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.942868                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1707706710     80.10%     80.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               304034305     14.26%     94.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                22706031      1.07%     95.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                65828495      3.09%     98.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 3009472      0.14%     98.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  368806      0.02%     98.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                21873543      1.03%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 6475514      0.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   16459      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2132019335                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                180090177                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               158162897                       # number of floating regfile writes
system.cpu0.idleCycles                       16031942                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7529438                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                73614341                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.366856                       # Inst execution rate
system.cpu0.iew.exec_refs                   416914801                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  14255856                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              864373879                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            155838893                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            180501                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          8677568                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            16845748                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          592189684                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            402658945                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6447188                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            788024598                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               6649232                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            565030981                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               6868584                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            578596145                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     26700841                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          200037                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          500                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation       447122                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     32329850                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3646783                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents        447122                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      3496876                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4032562                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                414422965                       # num instructions consuming a value
system.cpu0.iew.wb_count                    517661197                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.840687                       # average fanout of values written-back
system.cpu0.iew.wb_producers                348400202                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.240991                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     519784388                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               814156187                       # number of integer regfile reads
system.cpu0.int_regfile_writes              274057467                       # number of integer regfile writes
system.cpu0.ipc                              0.216752                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.216752                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           209426      0.03%      0.03% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            271532074     34.18%     34.20% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               15184      0.00%     34.21% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1994      0.00%     34.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd           62641275      7.88%     42.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               1006      0.00%     42.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt           24047027      3.03%     45.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           4387413      0.55%     45.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              2      0.00%     45.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            6071089      0.76%     46.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc           6863336      0.86%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           247828340     31.19%     78.49% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             587974      0.07%     78.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      156677798     19.72%     98.29% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      13607847      1.71%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             794471785                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              321093714                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads          595660525                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    171612893                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         259493847                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   98807684                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.124369                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                3493713      3.54%      3.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     2      0.00%      3.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                30994      0.03%      3.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                30662      0.03%      3.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               29715      0.03%      3.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             29211986     29.56%     33.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc              114132      0.12%     33.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     33.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     33.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     33.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     33.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     33.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     33.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     33.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     33.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     33.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     33.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     33.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     33.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     33.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     33.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     33.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     33.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     33.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     33.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     33.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     33.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     33.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     33.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     33.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     33.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     33.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     33.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     33.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     33.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     33.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     33.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     33.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     33.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     33.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              48501263     49.09%     82.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                15785      0.02%     82.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         17377171     17.59%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite            2261      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             571976329                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3226078982                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    346048304                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        459634758                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 591686372                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                794471785                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             503312                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      126492204                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1968917                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        181374                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    103870497                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2132019335                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.372638                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.124006                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1831738635     85.92%     85.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          111621993      5.24%     91.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           57060891      2.68%     93.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           32908915      1.54%     95.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           53369018      2.50%     97.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           29120028      1.37%     99.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            7493963      0.35%     99.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            3685861      0.17%     99.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            5020031      0.24%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2132019335                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.369857                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          9312647                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5604263                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           155838893                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           16845748                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              182659942                       # number of misc regfile reads
system.cpu0.misc_regfile_writes              93740785                       # number of misc regfile writes
system.cpu0.numCycles                      2148051277                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      824367                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             1546509556                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            390297760                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              90733497                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                69305673                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             309729449                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              4485191                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            877322637                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             620763439                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          520306063                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                142049738                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1987609                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               6868584                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            366637741                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               130008308                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        246944919                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       630377718                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        648043                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             18289                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                222906815                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         17985                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2688784412                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1206139693                       # The number of ROB writes
system.cpu0.timesIdled                         164671                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 5495                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.576358                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               82578531                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            82929857                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          6404795                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         93229145                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            184602                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         190966                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            6364                       # Number of indirect misses.
system.cpu1.branchPred.lookups               98515371                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2830                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        101172                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          6393163                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  61975243                       # Number of branches committed
system.cpu1.commit.bw_lim_events             16123479                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         315974                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      125773355                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           463550867                       # Number of instructions committed
system.cpu1.commit.committedOps             463655735                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   2104189915                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.220349                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.123304                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1988807128     94.52%     94.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     41826987      1.99%     96.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9927487      0.47%     96.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4686525      0.22%     97.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      4670478      0.22%     97.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2970350      0.14%     97.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     20849662      0.99%     98.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     14327819      0.68%     99.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     16123479      0.77%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   2104189915                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 158540257                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              322290                       # Number of function calls committed.
system.cpu1.commit.int_insts                380382201                       # Number of committed integer instructions.
system.cpu1.commit.loads                    123183949                       # Number of loads committed
system.cpu1.commit.membars                     203857                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       203857      0.04%      0.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       234222460     50.52%     50.56% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            526      0.00%     50.56% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     50.56% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd      58863358     12.70%     63.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      18154442      3.92%     67.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult      4140240      0.89%     68.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       6071040      1.31%     69.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc      6041152      1.30%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       70431800     15.19%     85.87% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        256163      0.06%     85.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead     52853321     11.40%     97.32% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     12416704      2.68%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        463655735                       # Class of committed instruction
system.cpu1.commit.refs                     135957988                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  463550867                       # Number of Instructions Simulated
system.cpu1.committedOps                    463655735                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.586666                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.586666                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           1902514581                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                11752                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            71994631                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             639669616                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                49056524                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                129465900                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               6762314                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                29710                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             36053277                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   98515371                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 39492708                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   2074900018                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               799672                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     732149090                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               13547892                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.046335                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          42178632                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          82763133                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.344354                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        2123852596                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.344827                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.939361                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              1701338373     80.11%     80.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               303219934     14.28%     94.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                22377124      1.05%     95.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                65758945      3.10%     98.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2932939      0.14%     98.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  338580      0.02%     98.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                21525031      1.01%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 6358351      0.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3319      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          2123852596                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                179135510                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               157584492                       # number of floating regfile writes
system.cpu1.idleCycles                        2300612                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             7411250                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                73049699                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.368824                       # Inst execution rate
system.cpu1.iew.exec_refs                   415035451                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  13808331                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              861677040                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            155139535                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            172716                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          8548794                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            16346821                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          588536750                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            401227120                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          6355263                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            784176474                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               6653432                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            567991480                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               6762314                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            581515444                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     26586820                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          188520                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          152                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation       440796                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     31955586                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3572782                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents        440796                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      3433613                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       3977637                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                413105124                       # num instructions consuming a value
system.cpu1.iew.wb_count                    514746244                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.841108                       # average fanout of values written-back
system.cpu1.iew.wb_producers                347466148                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.242102                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     516840551                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               810404448                       # number of integer regfile reads
system.cpu1.int_regfile_writes              272652906                       # number of integer regfile writes
system.cpu1.ipc                              0.218023                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.218023                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           207736      0.03%      0.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            270172620     34.18%     34.20% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 528      0.00%     34.20% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     34.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd           62460734      7.90%     42.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     42.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt           23745611      3.00%     45.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult           4328503      0.55%     45.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     45.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            6071040      0.77%     46.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc           6745092      0.85%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     47.28% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           246585054     31.19%     78.47% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             261834      0.03%     78.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      156467389     19.79%     98.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      13484924      1.71%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             790531737                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              319997359                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads          593569868                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    170910425                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         257701623                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                   98576635                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.124697                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                3512350      3.56%      3.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                28979      0.03%      3.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                31462      0.03%      3.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               28897      0.03%      3.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      3.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             29167250     29.59%     33.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc              106914      0.11%     33.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     33.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     33.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     33.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     33.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     33.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     33.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     33.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     33.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     33.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     33.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     33.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     33.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     33.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     33.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     33.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     33.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     33.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     33.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     33.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     33.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     33.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     33.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     33.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     33.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     33.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     33.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     33.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     33.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     33.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     33.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     33.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     33.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     33.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              48370164     49.07%     82.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   55      0.00%     82.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         17328225     17.58%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite            2339      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             568903277                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        3211879163                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    343835819                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        456156537                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 588044640                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                790531737                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             492110                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      124881015                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1956326                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        176136                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    102834881                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   2123852596                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.372216                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.124830                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1825709824     85.96%     85.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          110582333      5.21%     91.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           56524354      2.66%     93.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           32605750      1.54%     95.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           53208694      2.51%     97.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           28943114      1.36%     99.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            7495366      0.35%     99.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            3704384      0.17%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            5078777      0.24%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     2123852596                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.371813                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          9169158                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         5510072                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           155139535                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           16346821                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              181767369                       # number of misc regfile reads
system.cpu1.misc_regfile_writes              93270232                       # number of misc regfile writes
system.cpu1.numCycles                      2126153208                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    22587835                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             1545749513                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            389019756                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              90465587                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                65773523                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             307581449                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              4410853                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            871945198                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             616772147                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          517470365                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                140993772                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1707374                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               6762314                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            364040953                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               128450609                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        245177872                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       626767326                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        532521                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             14577                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                222108088                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         14528                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  2677467758                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1198545810                       # The number of ROB writes
system.cpu1.timesIdled                          32663                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.611765                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               82676550                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            82998780                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          6427781                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         93376311                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            184195                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         191047                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            6852                       # Number of indirect misses.
system.cpu2.branchPred.lookups               98683481                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2766                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        101292                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          6415891                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  62018997                       # Number of branches committed
system.cpu2.commit.bw_lim_events             16123902                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         316247                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts      126235284                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           463864955                       # Number of instructions committed
system.cpu2.commit.committedOps             463969961                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples   2101903004                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.220738                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.123955                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0   1986291944     94.50%     94.50% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     41973857      2.00%     96.50% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      9971234      0.47%     96.97% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      4755040      0.23%     97.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      4641352      0.22%     97.42% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      2978215      0.14%     97.56% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6     20831403      0.99%     98.55% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7     14336057      0.68%     99.23% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8     16123902      0.77%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total   2101903004                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                 158716224                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              323066                       # Number of function calls committed.
system.cpu2.commit.int_insts                380571075                       # Number of committed integer instructions.
system.cpu2.commit.loads                    123251285                       # Number of loads committed
system.cpu2.commit.membars                     204356                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       204356      0.04%      0.04% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       234304992     50.50%     50.54% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            522      0.00%     50.54% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             672      0.00%     50.54% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd      58921179     12.70%     63.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt      18199388      3.92%     67.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult      4155612      0.90%     68.06% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     68.06% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv       6071040      1.31%     69.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc      6063632      1.31%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       70486388     15.19%     85.87% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        256807      0.06%     85.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead     52866189     11.39%     97.32% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite     12439184      2.68%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        463969961                       # Class of committed instruction
system.cpu2.commit.refs                     136048568                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  463864955                       # Number of Instructions Simulated
system.cpu2.committedOps                    463969961                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.579297                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.579297                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles           1900705875                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                11964                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            72068047                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             640635300                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                49185964                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                128816826                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               6787485                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                29695                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles             36141817                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   98683481                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 39653578                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                   2072488186                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               799795                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                     733399988                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles               13598750                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.046457                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          42350406                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          82860745                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.345263                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples        2121637967                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.345776                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.941004                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0              1698662922     80.06%     80.06% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1               303477652     14.30%     94.37% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                22403126      1.06%     95.42% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                65801770      3.10%     98.53% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 2943857      0.14%     98.66% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  339926      0.02%     98.68% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                21617853      1.02%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                 6387535      0.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    3326      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total          2121637967                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                179418697                       # number of floating regfile reads
system.cpu2.fp_regfile_writes               157786162                       # number of floating regfile writes
system.cpu2.idleCycles                        2537355                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             7438511                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                73137515                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.369366                       # Inst execution rate
system.cpu2.iew.exec_refs                   415059440                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                  13837264                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              858976985                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts            155318012                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            172683                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          8580988                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts            16386607                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          589312659                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts            401222176                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          6368918                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            784598895                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               6650397                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents            567911021                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               6787485                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles            581462452                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked     26597653                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          188961                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses          113                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation       443715                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     32066727                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      3589324                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents        443715                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect      3448628                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       3989883                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                413677076                       # num instructions consuming a value
system.cpu2.iew.wb_count                    515285688                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.841021                       # average fanout of values written-back
system.cpu2.iew.wb_producers                347911164                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.242582                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     517381467                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               810735912                       # number of integer regfile reads
system.cpu2.int_regfile_writes              272875826                       # number of integer regfile writes
system.cpu2.ipc                              0.218374                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.218374                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           207897      0.03%      0.03% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            270401125     34.19%     34.21% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 524      0.00%     34.21% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  672      0.00%     34.21% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd           62533100      7.91%     42.12% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     42.12% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt           23812581      3.01%     45.13% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult           4345334      0.55%     45.68% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     45.68% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv            6071040      0.77%     46.45% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc           6770704      0.86%     47.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     47.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     47.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     47.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     47.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     47.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     47.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     47.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     47.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     47.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     47.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     47.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     47.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     47.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     47.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     47.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     47.30% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           246623310     31.18%     78.48% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             262672      0.03%     78.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead      156426350     19.78%     98.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite      13512504      1.71%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             790967813                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses              320104035                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads          593844323                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses    171140972                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes         258269864                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                   98476741                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.124502                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                3518694      3.57%      3.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      3.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      3.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                29014      0.03%      3.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      3.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                28051      0.03%      3.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult               29258      0.03%      3.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      3.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv             29112104     29.56%     33.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc              107356      0.11%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     33.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead              48325520     49.07%     82.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  105      0.00%     82.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead         17324192     17.59%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite            2447      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             569132622                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        3210171582                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    344144716                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        456828792                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 588819988                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                790967813                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             492671                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined      125342698                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued          1965571                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        176424                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined    103179361                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples   2121637967                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.372810                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.125500                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0         1823259117     85.94%     85.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1          110663727      5.22%     91.15% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           56687526      2.67%     93.82% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3           32585676      1.54%     95.36% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           53184102      2.51%     97.87% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5           28945194      1.36%     99.23% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            7532958      0.36%     99.59% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7            3725456      0.18%     99.76% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8            5054211      0.24%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total     2121637967                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.372365                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          9197199                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         5532727                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads           155318012                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores           16386607                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads              182037933                       # number of misc regfile reads
system.cpu2.misc_regfile_writes              93410851                       # number of misc regfile writes
system.cpu2.numCycles                      2124175322                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    24565263                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles             1543492308                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            389267154                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents              90822634                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                65893034                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents             307826577                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents              4420579                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            873212240                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             617656477                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          518193490                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                140411136                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               1779328                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               6787485                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles            364534329                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps               128926336                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups        245737221                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       627475019                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles        519675                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             14233                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                222991476                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         14177                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                  2675958633                       # The number of ROB reads
system.cpu2.rob.rob_writes                 1200170299                       # The number of ROB writes
system.cpu2.timesIdled                          33102                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.617214                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               82583100                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            82900431                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          6402719                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         93243377                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            185313                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         191719                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            6406                       # Number of indirect misses.
system.cpu3.branchPred.lookups               98532237                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         2771                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        101099                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          6390558                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  62046770                       # Number of branches committed
system.cpu3.commit.bw_lim_events             16091981                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         315776                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts      125632496                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           464037513                       # Number of instructions committed
system.cpu3.commit.committedOps             464142231                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples   2104528415                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.220545                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.123753                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0   1989037763     94.51%     94.51% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     41848080      1.99%     96.50% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      9937233      0.47%     96.97% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      4697276      0.22%     97.20% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      4683243      0.22%     97.42% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5      2963569      0.14%     97.56% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6     20843698      0.99%     98.55% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7     14425572      0.69%     99.24% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8     16091981      0.76%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total   2104528415                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                 158655749                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              322397                       # Number of function calls committed.
system.cpu3.commit.int_insts                380819761                       # Number of committed integer instructions.
system.cpu3.commit.loads                    123326979                       # Number of loads committed
system.cpu3.commit.membars                     203597                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       203597      0.04%      0.04% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu       234526698     50.53%     50.57% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            568      0.00%     50.57% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             672      0.00%     50.57% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd      58929034     12.70%     63.27% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.27% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt      18143352      3.91%     67.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult      4135461      0.89%     68.07% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     68.07% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv       6071040      1.31%     69.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc      6035616      1.30%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       70498000     15.19%     85.87% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        256947      0.06%     85.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead     52930078     11.40%     97.33% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite     12411168      2.67%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        464142231                       # Class of committed instruction
system.cpu3.commit.refs                     136096193                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  464037513                       # Number of Instructions Simulated
system.cpu3.committedOps                    464142231                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.582605                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.582605                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles           1902925243                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                12267                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            72036166                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             639986506                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                49066130                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                129333476                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               6761453                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                31447                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles             36087866                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   98532237                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 39506677                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                   2075165034                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               799523                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                     732266447                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles               13547228                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.046335                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          42235510                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          82768413                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.344353                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples        2124174168                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.344828                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.939422                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0              1701610167     80.11%     80.11% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1               303257601     14.28%     94.38% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                22381151      1.05%     95.44% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                65757480      3.10%     98.53% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 2928637      0.14%     98.67% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  338566      0.02%     98.69% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                21530992      1.01%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                 6366505      0.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    3069      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total          2124174168                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                179210148                       # number of floating regfile reads
system.cpu3.fp_regfile_writes               157693634                       # number of floating regfile writes
system.cpu3.idleCycles                        2326360                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             7410555                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                73107501                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.368908                       # Inst execution rate
system.cpu3.iew.exec_refs                   415030227                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                  13800396                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              861121318                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts            155240913                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            172716                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          8565278                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts            16342839                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          588886117                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts            401229831                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          6349342                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            784482270                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               6672267                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents            567834101                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               6761453                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles            581382146                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked     26567985                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          188187                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses          138                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation       442756                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     31913934                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      3573625                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents        442756                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect      3438830                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       3971725                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                413309422                       # num instructions consuming a value
system.cpu3.iew.wb_count                    515197184                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.841422                       # average fanout of values written-back
system.cpu3.iew.wb_producers                347767812                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.242275                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     517289560                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               810815951                       # number of integer regfile reads
system.cpu3.int_regfile_writes              272943417                       # number of integer regfile writes
system.cpu3.ipc                              0.218217                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.218217                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           207516      0.03%      0.03% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            270450400     34.20%     34.22% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 573      0.00%     34.22% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  672      0.00%     34.22% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd           62519507      7.91%     42.13% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     42.13% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt           23732936      3.00%     45.13% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult           4324156      0.55%     45.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     45.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv            6071040      0.77%     46.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc           6736446      0.85%     47.30% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     47.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     47.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     47.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     47.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     47.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     47.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     47.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     47.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     47.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     47.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     47.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     47.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     47.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     47.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     47.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     47.30% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead           246614080     31.18%     78.48% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             262299      0.03%     78.51% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead      156435890     19.78%     98.30% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite      13476097      1.70%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             790831612                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses              319925834                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads          593488418                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses    171011650                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes         257761287                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                   98491448                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.124542                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                3513811      3.57%      3.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      3.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      3.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                28635      0.03%      3.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      3.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                30731      0.03%      3.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult               29013      0.03%      3.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      3.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv             29120786     29.57%     33.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc              106633      0.11%     33.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     33.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     33.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     33.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     33.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     33.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     33.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     33.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     33.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     33.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     33.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     33.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     33.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     33.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     33.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     33.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     33.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     33.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     33.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     33.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     33.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     33.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     33.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     33.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     33.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     33.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     33.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     33.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     33.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     33.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     33.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     33.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     33.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     33.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead              48347829     49.09%     82.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   46      0.00%     82.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead         17311527     17.58%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite            2437      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             569189710                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        3212786804                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    344185534                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        456311067                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 588394394                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                790831612                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             491723                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined      124743886                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued          1946382                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        175947                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined    102704047                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples   2124174168                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.372301                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.125032                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0         1825919692     85.96%     85.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1          110643934      5.21%     91.17% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           56568718      2.66%     93.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3           32574670      1.53%     95.36% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4           53193598      2.50%     97.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5           28973825      1.36%     99.23% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            7498001      0.35%     99.59% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7            3719131      0.18%     99.76% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8            5082599      0.24%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total     2124174168                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.371893                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          9169153                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         5510904                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads           155240913                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores           16342839                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads              181854699                       # number of misc regfile reads
system.cpu3.misc_regfile_writes              93314503                       # number of misc regfile writes
system.cpu3.numCycles                      2126500528                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    22240383                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles             1545483075                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            389439884                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents              90465109                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                65799658                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents             307614496                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents              4398563                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            872460255                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             617127746                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          517775972                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                140881486                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               2315270                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               6761453                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles            364706870                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps               128336088                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups        245283056                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       627177199                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles        541626                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             14585                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                222243484                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         14523                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                  2678181911                       # The number of ROB reads
system.cpu3.rob.rob_writes                 1199220561                       # The number of ROB writes
system.cpu3.timesIdled                          31541                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    125263434                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     239067763                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     21917259                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops     11703871                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    136831658                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    112599320                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    280160486                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      124303191                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1074437784000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          122949925                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4456349                       # Transaction distribution
system.membus.trans_dist::CleanEvict        109349025                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           203252                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           9168                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2100043                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2098308                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     122949926                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    364115996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              364115996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   8288293248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              8288293248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           195350                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         125262389                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               125262389    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           125262389                       # Request fanout histogram
system.membus.respLayer1.occupancy       644432209191                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             60.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        298855345376                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              27.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               3938                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         1970                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    6269598.984772                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   8063915.024427                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         1970    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     71206000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           1970                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   1062086674000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  12351110000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1074437784000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     39616157                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        39616157                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     39616157                       # number of overall hits
system.cpu2.icache.overall_hits::total       39616157                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        37421                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         37421                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        37421                       # number of overall misses
system.cpu2.icache.overall_misses::total        37421                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   2192580000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   2192580000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   2192580000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   2192580000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     39653578                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     39653578                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     39653578                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     39653578                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000944                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000944                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000944                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000944                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 58592.234307                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 58592.234307                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 58592.234307                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 58592.234307                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1264                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               43                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    29.395349                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        35765                       # number of writebacks
system.cpu2.icache.writebacks::total            35765                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1656                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1656                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1656                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1656                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        35765                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        35765                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        35765                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        35765                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   2085766000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   2085766000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   2085766000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   2085766000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000902                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000902                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000902                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000902                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 58318.635538                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 58318.635538                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 58318.635538                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 58318.635538                       # average overall mshr miss latency
system.cpu2.icache.replacements                 35765                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     39616157                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       39616157                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        37421                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        37421                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   2192580000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   2192580000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     39653578                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     39653578                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000944                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000944                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 58592.234307                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 58592.234307                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1656                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1656                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        35765                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        35765                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   2085766000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   2085766000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000902                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000902                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 58318.635538                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 58318.635538                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1074437784000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           39896177                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            35797                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1114.511747                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         79342921                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        79342921                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1074437784000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     70371057                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        70371057                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     70371057                       # number of overall hits
system.cpu2.dcache.overall_hits::total       70371057                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     82078293                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      82078293                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     82078293                       # number of overall misses
system.cpu2.dcache.overall_misses::total     82078293                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 6997589709060                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 6997589709060                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 6997589709060                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 6997589709060                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data    152449350                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    152449350                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data    152449350                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    152449350                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.538397                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.538397                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.538397                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.538397                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 85255.058960                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 85255.058960                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 85255.058960                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 85255.058960                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs   1449679957                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       375572                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs         26989494                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           5957                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    53.712750                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    63.047171                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     34834805                       # number of writebacks
system.cpu2.dcache.writebacks::total         34834805                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data     47167115                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     47167115                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data     47167115                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     47167115                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data     34911178                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     34911178                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data     34911178                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     34911178                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 3598862113722                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 3598862113722                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 3598862113722                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 3598862113722                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.229002                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.229002                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.229002                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.229002                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 103086.241138                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 103086.241138                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 103086.241138                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 103086.241138                       # average overall mshr miss latency
system.cpu2.dcache.replacements              34834798                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     62569401                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       62569401                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     77191016                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     77191016                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 6546321166500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 6546321166500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data    139760417                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    139760417                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.552310                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.552310                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 84806.775526                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 84806.775526                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data     42912071                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     42912071                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data     34278945                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total     34278945                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 3540905782500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 3540905782500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.245269                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.245269                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 103296.813321                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 103296.813321                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      7801656                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7801656                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      4887277                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      4887277                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 451268542560                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 451268542560                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data     12688933                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     12688933                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.385161                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.385161                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 92335.372552                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 92335.372552                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      4255044                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      4255044                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       632233                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       632233                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  57956331222                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  57956331222                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.049826                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.049826                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 91669.259944                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 91669.259944                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         6774                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         6774                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         2426                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         2426                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     89597500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     89597500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         9200                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         9200                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.263696                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.263696                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 36932.192910                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 36932.192910                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          571                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          571                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         1855                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1855                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     57046000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     57046000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.201630                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.201630                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 30752.560647                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30752.560647                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         3341                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         3341                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         3033                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         3033                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     25633500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     25633500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         6374                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         6374                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.475839                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.475839                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8451.533136                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8451.533136                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         2886                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         2886                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     23244500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     23244500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.452777                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.452777                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  8054.227304                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  8054.227304                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      6078000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      6078000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      5581000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      5581000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         2442                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           2442                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data        98850                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total        98850                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data   2182430499                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total   2182430499                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       101292                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       101292                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.975891                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.975891                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 22078.204340                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 22078.204340                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data           12                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total           12                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data        98838                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total        98838                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data   2083575499                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total   2083575499                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.975773                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.975773                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 21080.712874                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 21080.712874                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1074437784000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.886313                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          105446324                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         34959613                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             3.016233                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.886313                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.996447                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.996447                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        340092016                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       340092016                       # Number of data accesses
system.cpu3.numPwrStateTransitions               4140                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         2071                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    5402489.618542                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   7800612.331936                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         2071    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     71203500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           2071                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   1063249228000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  11188556000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1074437784000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     39468222                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        39468222                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     39468222                       # number of overall hits
system.cpu3.icache.overall_hits::total       39468222                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        38455                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         38455                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        38455                       # number of overall misses
system.cpu3.icache.overall_misses::total        38455                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   2104808000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   2104808000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   2104808000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   2104808000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     39506677                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     39506677                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     39506677                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     39506677                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000973                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000973                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000973                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000973                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 54734.312833                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 54734.312833                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 54734.312833                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 54734.312833                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1050                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               26                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    40.384615                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        36469                       # number of writebacks
system.cpu3.icache.writebacks::total            36469                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1986                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1986                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1986                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1986                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        36469                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        36469                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        36469                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        36469                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1974401000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1974401000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1974401000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1974401000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000923                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000923                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000923                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000923                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 54139.159286                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 54139.159286                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 54139.159286                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 54139.159286                       # average overall mshr miss latency
system.cpu3.icache.replacements                 36469                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     39468222                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       39468222                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        38455                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        38455                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   2104808000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   2104808000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     39506677                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     39506677                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000973                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000973                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 54734.312833                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 54734.312833                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1986                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1986                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        36469                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        36469                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1974401000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1974401000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000923                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000923                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 54139.159286                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 54139.159286                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1074437784000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           39620514                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            36501                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1085.463796                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         79049823                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        79049823                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1074437784000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     70472011                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        70472011                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     70472011                       # number of overall hits
system.cpu3.dcache.overall_hits::total       70472011                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     81953565                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      81953565                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     81953565                       # number of overall misses
system.cpu3.dcache.overall_misses::total     81953565                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 7049724413891                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 7049724413891                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 7049724413891                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 7049724413891                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data    152425576                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    152425576                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data    152425576                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    152425576                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.537663                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.537663                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.537663                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.537663                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 86020.960942                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 86020.960942                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 86020.960942                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 86020.960942                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs   1447515657                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       391293                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs         26959175                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           5957                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    53.692877                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    65.686251                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks     34816073                       # number of writebacks
system.cpu3.dcache.writebacks::total         34816073                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data     47059261                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     47059261                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data     47059261                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     47059261                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data     34894304                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     34894304                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data     34894304                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     34894304                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 3600631770980                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 3600631770980                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 3600631770980                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 3600631770980                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.228927                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.228927                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.228927                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.228927                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 103186.805817                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 103186.805817                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 103186.805817                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 103186.805817                       # average overall mshr miss latency
system.cpu3.dcache.replacements              34816066                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     62771100                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       62771100                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     76993522                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     76993522                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 6579435870500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 6579435870500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data    139764622                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    139764622                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.550880                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.550880                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 85454.408366                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 85454.408366                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data     42730964                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total     42730964                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data     34262558                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total     34262558                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 3540573428500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 3540573428500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.245145                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.245145                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 103336.517621                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 103336.517621                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      7700911                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7700911                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      4960043                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      4960043                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 470288543391                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 470288543391                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data     12660954                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     12660954                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.391759                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.391759                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 94815.416598                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 94815.416598                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      4328297                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      4328297                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       631746                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       631746                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  60058342480                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  60058342480                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.049897                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.049897                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 95067.230311                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 95067.230311                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         7177                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         7177                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         2358                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         2358                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     62171500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     62171500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         9535                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         9535                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.247299                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.247299                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 26366.200170                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 26366.200170                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          445                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          445                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         1913                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1913                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     47170500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     47170500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.200629                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.200629                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 24657.867224                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24657.867224                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         3117                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         3117                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         3301                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         3301                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     25014500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     25014500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         6418                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         6418                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.514335                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.514335                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7577.855195                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7577.855195                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         3128                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         3128                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     22409500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     22409500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.487379                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.487379                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7164.162404                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7164.162404                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      5924000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      5924000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      5401000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      5401000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         2330                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           2330                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data        98769                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total        98769                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data   2172562998                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total   2172562998                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       101099                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       101099                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.976953                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.976953                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 21996.405735                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 21996.405735                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data           13                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total           13                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data        98756                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total        98756                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data   2073793998                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total   2073793998                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.976825                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.976825                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 20999.169650                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 20999.169650                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1074437784000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.892460                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          105530037                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         34941385                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             3.020202                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.892460                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.996639                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.996639                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        340026617                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       340026617                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1516                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          758                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    544277.704485                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   470666.930047                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          758    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         7500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value      1710000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            758                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1074025221500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    412562500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1074437784000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     40311261                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        40311261                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     40311261                       # number of overall hits
system.cpu0.icache.overall_hits::total       40311261                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       168374                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        168374                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       168374                       # number of overall misses
system.cpu0.icache.overall_misses::total       168374                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  12113746998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  12113746998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  12113746998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  12113746998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     40479635                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     40479635                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     40479635                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     40479635                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004159                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004159                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004159                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004159                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 71945.472567                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 71945.472567                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 71945.472567                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 71945.472567                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         7670                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               94                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    81.595745                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       155026                       # number of writebacks
system.cpu0.icache.writebacks::total           155026                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        13346                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        13346                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        13346                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        13346                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       155028                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       155028                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       155028                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       155028                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  11165148498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  11165148498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  11165148498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  11165148498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003830                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003830                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003830                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003830                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 72020.206014                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 72020.206014                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 72020.206014                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 72020.206014                       # average overall mshr miss latency
system.cpu0.icache.replacements                155026                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     40311261                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       40311261                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       168374                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       168374                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  12113746998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  12113746998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     40479635                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     40479635                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004159                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004159                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 71945.472567                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 71945.472567                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        13346                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        13346                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       155028                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       155028                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  11165148498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  11165148498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003830                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003830                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 72020.206014                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 72020.206014                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1074437784000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           32.000000                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           40466472                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           155060                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           260.972991                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    32.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         81114298                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        81114298                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1074437784000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     71573682                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        71573682                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     71573682                       # number of overall hits
system.cpu0.dcache.overall_hits::total       71573682                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     81724550                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      81724550                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     81724550                       # number of overall misses
system.cpu0.dcache.overall_misses::total     81724550                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 7054691966922                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 7054691966922                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 7054691966922                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 7054691966922                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    153298232                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    153298232                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    153298232                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    153298232                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.533108                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.533108                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.533108                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.533108                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 86322.799782                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 86322.799782                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 86322.799782                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 86322.799782                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   1450033570                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       376956                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         27087730                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5851                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    53.531011                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    64.425910                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     34949715                       # number of writebacks
system.cpu0.dcache.writebacks::total         34949715                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     46685813                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     46685813                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     46685813                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     46685813                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     35038737                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     35038737                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     35038737                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     35038737                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 3613521925302                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 3613521925302                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 3613521925302                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 3613521925302                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.228566                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.228566                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.228566                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.228566                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 103129.342970                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 103129.342970                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 103129.342970                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 103129.342970                       # average overall mshr miss latency
system.cpu0.dcache.replacements              34949704                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     63360701                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       63360701                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     76851142                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     76851142                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 6612076823500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 6612076823500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    140211843                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    140211843                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.548107                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.548107                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 86037.456978                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 86037.456978                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     42476520                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     42476520                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     34374622                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     34374622                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 3553064860000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 3553064860000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.245162                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.245162                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 103363.023454                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 103363.023454                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      8212981                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       8212981                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      4873408                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      4873408                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 442615143422                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 442615143422                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     13086389                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     13086389                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.372403                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.372403                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 90822.509304                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 90822.509304                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4209293                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4209293                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       664115                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       664115                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  60457065302                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  60457065302                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.050749                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.050749                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 91034.030706                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 91034.030706                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         9324                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9324                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1424                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1424                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     60177000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     60177000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        10748                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        10748                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.132490                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.132490                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 42259.129213                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 42259.129213                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1053                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1053                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          371                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          371                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      2281500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2281500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.034518                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.034518                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  6149.595687                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6149.595687                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         6146                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         6146                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2814                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2814                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     19058000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     19058000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         8960                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         8960                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.314063                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.314063                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6772.565743                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6772.565743                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2679                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2679                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     16454000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     16454000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.298996                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.298996                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6141.843972                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6141.843972                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      1289500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1289500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      1214500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1214500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         4901                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           4901                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        98624                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        98624                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   2344272999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   2344272999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       103525                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       103525                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.952659                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.952659                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 23769.802472                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 23769.802472                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data           11                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total           11                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        98613                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        98613                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   2245620499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   2245620499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.952553                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.952553                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 22772.053370                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 22772.053370                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1074437784000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.929271                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          106783467                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         35083368                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             3.043706                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.929271                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997790                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997790                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        341926266                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       341926266                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1074437784000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               24385                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             3147815                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               16532                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             3135877                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               15161                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data             3138212                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               16961                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data             3124556                       # number of demand (read+write) hits
system.l2.demand_hits::total                 12619499                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              24385                       # number of overall hits
system.l2.overall_hits::.cpu0.data            3147815                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              16532                       # number of overall hits
system.l2.overall_hits::.cpu1.data            3135877                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              15161                       # number of overall hits
system.l2.overall_hits::.cpu2.data            3138212                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              16961                       # number of overall hits
system.l2.overall_hits::.cpu3.data            3124556                       # number of overall hits
system.l2.overall_hits::total                12619499                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            130640                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          31811709                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             19274                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          31703883                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             20604                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data          31697722                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             19508                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data          31691136                       # number of demand (read+write) misses
system.l2.demand_misses::total              127094476                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           130640                       # number of overall misses
system.l2.overall_misses::.cpu0.data         31811709                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            19274                       # number of overall misses
system.l2.overall_misses::.cpu1.data         31703883                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            20604                       # number of overall misses
system.l2.overall_misses::.cpu2.data         31697722                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            19508                       # number of overall misses
system.l2.overall_misses::.cpu3.data         31691136                       # number of overall misses
system.l2.overall_misses::total             127094476                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  10637550500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 3508574857718                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1690592500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 3494903809253                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1847012000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 3494045145208                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1714100500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 3495993922749                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     14009406990428                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  10637550500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 3508574857718                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1690592500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 3494903809253                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1847012000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 3494045145208                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1714100500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 3495993922749                       # number of overall miss cycles
system.l2.overall_miss_latency::total    14009406990428                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          155025                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        34959524                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           35806                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        34839760                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           35765                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data        34835934                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           36469                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data        34815692                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            139713975                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         155025                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       34959524                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          35806                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       34839760                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          35765                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data       34835934                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          36469                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data       34815692                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           139713975                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.842703                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.909958                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.538290                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.909991                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.576094                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.909915                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.534920                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.910254                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.909676                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.842703                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.909958                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.538290                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.909991                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.576094                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.909915                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.534920                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.910254                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.909676                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81426.442897                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 110291.932374                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87713.629760                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 110235.828503                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 89643.370219                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 110230.165600                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 87866.541932                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 110314.566280                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110228.291829                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81426.442897                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 110291.932374                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87713.629760                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 110235.828503                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 89643.370219                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 110230.165600                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 87866.541932                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 110314.566280                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110228.291829                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             4456349                       # number of writebacks
system.l2.writebacks::total                   4456349                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            731                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         507373                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           5798                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         507077                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           5261                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         507291                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           5420                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         506999                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             2045950                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           731                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        507373                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          5798                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        507077                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          5261                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        507291                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          5420                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        506999                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            2045950                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       129909                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     31304336                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        13476                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     31196806                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        15343                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data     31190431                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        14088                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data     31184137                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         125048526                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       129909                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     31304336                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        13476                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     31196806                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        15343                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data     31190431                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        14088                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data     31184137                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        125048526                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   9293376512                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 3164313957931                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1146357503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 3151682628948                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1311659502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 3150912551919                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst   1185706507                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 3152911478976                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 12632757717798                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   9293376512                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 3164313957931                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1146357503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 3151682628948                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1311659502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 3150912551919                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst   1185706507                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 3152911478976                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 12632757717798                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.837987                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.895445                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.376362                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.895437                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.428995                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.895352                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.386301                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.895692                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.895032                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.837987                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.895445                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.376362                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.895437                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.428995                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.895352                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.386301                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.895692                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.895032                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71537.587942                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 101082.289621                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85066.600104                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 101025.811070                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 85489.115688                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 101021.770168                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 84164.289253                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 101106.260500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 101022.843866                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71537.587942                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 101082.289621                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85066.600104                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 101025.811070                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 85489.115688                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 101021.770168                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 84164.289253                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 101106.260500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 101022.843866                       # average overall mshr miss latency
system.l2.replacements                      238097105                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5249719                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5249719                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5249719                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5249719                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    116180613                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        116180613                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    116180613                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    116180613                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data            7442                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            7747                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data            7932                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data            7712                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                30833                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          4336                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          4261                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          4192                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          4356                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              17145                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     60810000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     61564000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     60243000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data     60662000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    243279000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        11778                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        12008                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data        12124                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data        12068                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            47978                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.368144                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.354847                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.345760                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.360955                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.357351                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 14024.446494                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 14448.251584                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 14370.944656                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 13926.078972                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 14189.501312                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           79                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          120                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data          113                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data          112                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             424                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         4257                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         4141                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         4079                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         4244                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         16721                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     87694989                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     87676488                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     85722988                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     89017987                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    350112452                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.361437                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.344853                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.336440                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.351674                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.348514                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20600.185342                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21172.781454                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 21015.687178                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20975.020500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20938.487650                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            43                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           324                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           353                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           272                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                992                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          264                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          376                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          413                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          403                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1456                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1481000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1545000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      1549500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       932000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      5507500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          307                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          700                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          766                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          675                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           2448                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.859935                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.537143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.539164                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.597037                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.594771                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  5609.848485                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4109.042553                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  3751.815981                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  2312.655087                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3782.623626                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            8                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            8                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            8                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            26                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          256                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          368                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          405                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          401                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         1430                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      5664999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      7913500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      8573999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      8163500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     30315998                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.833876                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.525714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.528721                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.594074                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.584150                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 22128.902344                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21504.076087                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 21170.367901                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20357.855362                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21199.998601                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            98336                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            96936                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            97378                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            96504                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                389154                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         548101                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         517187                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         517073                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         516153                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2098514                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  59442018500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  56515104500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  56752536000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  58864405000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  231574064000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       646437                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       614123                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       614451                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       612657                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2487668                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.847880                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.842155                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.841520                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.842483                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.843567                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 108450.848475                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 109274.023709                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 109757.299259                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 114044.488747                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110351.450598                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data            3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data            5                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               11                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       548100                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       517184                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       517068                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       516151                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2098503                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  53961004005                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  51343152502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  51581804004                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  53702874501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 210588835012                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.847878                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.842151                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.841512                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.842480                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.843562                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 98451.019896                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 99274.441015                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 99758.260043                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 104044.890935                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 100351.934218                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         24385                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         16532                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         15161                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         16961                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              73039                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       130640                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        19274                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        20604                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        19508                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           190026                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  10637550500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1690592500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1847012000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1714100500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  15889255500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       155025                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        35806                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        35765                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        36469                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         263065                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.842703                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.538290                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.576094                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.534920                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.722354                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81426.442897                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87713.629760                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 89643.370219                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 87866.541932                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83616.218307                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          731                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         5798                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         5261                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         5420                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         17210                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       129909                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        13476                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        15343                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        14088                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       172816                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   9293376512                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1146357503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1311659502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst   1185706507                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  12937100024                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.837987                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.376362                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.428995                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.386301                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.656933                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71537.587942                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85066.600104                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 85489.115688                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 84164.289253                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74860.545459                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      3049479                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      3038941                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data      3040834                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data      3028052                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12157306                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     31263608                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     31186696                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data     31180649                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data     31174983                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       124805936                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 3449132839218                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 3438388704753                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 3437292609208                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 3437129517749                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 13761943670928                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     34313087                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     34225637                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data     34221483                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data     34203035                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     136963242                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.911128                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.911209                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.911143                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.911468                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.911237                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 110324.209516                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 110251.778667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 110238.007208                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 110252.811293                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110266.739804                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       507372                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       507074                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data       507286                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data       506997                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      2028729                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     30756236                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     30679622                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data     30673363                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data     30667986                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    122777207                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 3110352953926                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 3100339476446                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 3099330747915                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 3099208604475                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 12409231782762                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.896341                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.896393                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.896319                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.896645                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.896425                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 101129.180890                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 101055.334921                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 101043.069451                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 101056.802507                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 101071.135970                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1074437784000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   259137663                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 238097169                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.088369                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.168222                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.240022                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.261829                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.014427                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.095700                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.015504                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        8.091695                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.015819                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        8.096782                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.487003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.003750                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.129091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000225                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.126495                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.126433                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000247                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.126512                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2327655097                       # Number of tag accesses
system.l2.tags.data_accesses               2327655097                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1074437784000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       8314176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    2003472960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        862464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    1996591040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        981952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data    1996182848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        901632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data    1995779840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         8003086912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      8314176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       862464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       981952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       901632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      11060224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    285206336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       285206336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         129909                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       31304265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          13476                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       31196735                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          15343                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data       31190357                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          14088                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data       31184060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           125048233                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4456349                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4456349                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          7738164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1864670984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           802712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1858265848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           913922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       1857885936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           839166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       1857510849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7448627581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      7738164                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       802712                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       913922                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       839166                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         10293964                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      265447046                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            265447046                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      265447046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         7738164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1864670984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          802712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1858265848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          913922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      1857885936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          839166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      1857510849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7714074627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3410348.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    129910.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  31009948.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     13476.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  30904621.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     15343.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples  30893401.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     14088.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples  30894828.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002529886750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       213032                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       213032                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           173790419                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3220448                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   125048234                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4456349                       # Number of write requests accepted
system.mem_ctrls.readBursts                 125048234                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4456349                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1172619                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1046001                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           4127320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           4599376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           3856579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           3814443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3279197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2859196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2678468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2598339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          26304129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          18357677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         15229210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         11717069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          7893364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          6625729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          5452035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          4483484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            169841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            170370                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            169549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            252272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            206522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            217592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            260083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            258404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            272485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            213497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           232996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           214484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           254402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           178380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           169705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           169764                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 5109849003864                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               619378075000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            7432516785114                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     41249.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59999.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 94766370                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3074911                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.50                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.16                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             125048234                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4456349                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  902405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2181144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 4575267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 8577037                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                13775550                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                20501594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                19568803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                15443175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                13231671                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                10509935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                7404834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                4501941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1631248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 731461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 256887                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  82619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  73544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 121676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 157993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 184599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 202237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 213214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 221183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 227146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 232017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 239065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 239185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 232979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 230762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 229333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 227570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 227881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  57457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  31214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  17721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   7421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     29444671                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    276.664617                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   158.844585                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   319.932579                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     12841164     43.61%     43.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      7119446     24.18%     67.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      2406988      8.17%     75.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1334809      4.53%     80.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       906734      3.08%     83.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       680548      2.31%     85.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       528072      1.79%     87.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       439330      1.49%     89.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      3187580     10.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     29444671                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       213032                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     581.488373                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    154.397721                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1769.470847                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       191326     89.81%     89.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047         8889      4.17%     93.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071         3486      1.64%     95.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095         1889      0.89%     96.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119         1179      0.55%     97.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143         1434      0.67%     97.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167          977      0.46%     98.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191          589      0.28%     98.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215          573      0.27%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239          384      0.18%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263          478      0.22%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-12287          458      0.21%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-13311          471      0.22%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-14335          195      0.09%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-15359          112      0.05%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-16383          197      0.09%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407          159      0.07%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17408-18431           98      0.05%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455           81      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19456-20479           50      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-21503            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        213032                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       213032                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.008609                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.008075                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.137134                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           212078     99.55%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              248      0.12%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              568      0.27%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              106      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               28      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        213032                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             7928039360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                75047616                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               218262144                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              8003086976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            285206336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      7378.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       203.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   7448.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    265.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        59.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    57.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1074437850000                       # Total gap between requests
system.mem_ctrls.avgGap                       8296.52                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      8314240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   1984636672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       862464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   1977895744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       981952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data   1977177664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       901632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data   1977268992                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    218262144                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 7738223.770432854071                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1847139686.963950157166                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 802711.904628998134                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1840865775.062877178192                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 913921.694324927172                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1840197444.136049032211                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 839166.318819629378                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 1840282444.869790792465                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 203140793.492422461510                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       129910                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     31304265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        13476                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     31196735                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        15343                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data     31190357                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        14088                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data     31184060                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4456349                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3919253500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 1862564069963                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    581254000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 1854300933705                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    669215500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 1853857808965                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    595491500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 1856028757981                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 27011237066750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30168.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59498.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43132.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     59438.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     43616.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     59436.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     42269.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     59518.51                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6061293.02                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         147704751600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          78506925915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        685887656580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8903821860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     84814788240.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     487921116060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1703169120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1495442229375.000488                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1391.836970                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    603159000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  35877660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1037956965000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          62530256460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          33235600530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        198584227380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8898184260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     84814788240.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     485943182430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3368797440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       877375036740.000244                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        816.589895                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4828082749                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  35877660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1033732041251                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               4212                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2107                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5392612.244898                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   7763212.444675                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2107    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     71138000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2107                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   1063075550000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  11362234000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1074437784000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     39455028                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        39455028                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     39455028                       # number of overall hits
system.cpu1.icache.overall_hits::total       39455028                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37680                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         37680                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37680                       # number of overall misses
system.cpu1.icache.overall_misses::total        37680                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2066539000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2066539000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2066539000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2066539000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     39492708                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     39492708                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     39492708                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     39492708                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000954                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000954                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000954                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000954                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 54844.453291                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 54844.453291                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 54844.453291                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 54844.453291                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          555                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    32.647059                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        35806                       # number of writebacks
system.cpu1.icache.writebacks::total            35806                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1874                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1874                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1874                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1874                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        35806                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        35806                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        35806                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        35806                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1945362500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1945362500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1945362500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1945362500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000907                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000907                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000907                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000907                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 54330.628945                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 54330.628945                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 54330.628945                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 54330.628945                       # average overall mshr miss latency
system.cpu1.icache.replacements                 35806                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     39455028                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       39455028                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37680                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        37680                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2066539000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2066539000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     39492708                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     39492708                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000954                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000954                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 54844.453291                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 54844.453291                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1874                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1874                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        35806                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        35806                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1945362500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1945362500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000907                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000907                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 54330.628945                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 54330.628945                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1074437784000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           39658467                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            35838                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1106.603800                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         79021222                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        79021222                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1074437784000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     70501978                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        70501978                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     70501978                       # number of overall hits
system.cpu1.dcache.overall_hits::total       70501978                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     81786563                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      81786563                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     81786563                       # number of overall misses
system.cpu1.dcache.overall_misses::total     81786563                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 7012476959624                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 7012476959624                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 7012476959624                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 7012476959624                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    152288541                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    152288541                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    152288541                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    152288541                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.537050                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.537050                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.537050                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.537050                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 85741.186601                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 85741.186601                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 85741.186601                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 85741.186601                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   1446237544                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       375546                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         26977924                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           5883                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    53.608185                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    63.835798                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     34839652                       # number of writebacks
system.cpu1.dcache.writebacks::total         34839652                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     46870239                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     46870239                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     46870239                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     46870239                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     34916324                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     34916324                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     34916324                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     34916324                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 3599736755592                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 3599736755592                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 3599736755592                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 3599736755592                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.229277                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.229277                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.229277                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.229277                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 103096.097848                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 103096.097848                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 103096.097848                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 103096.097848                       # average overall mshr miss latency
system.cpu1.dcache.replacements              34839649                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     62699305                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       62699305                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     76923435                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     76923435                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 6572852890500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 6572852890500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    139622740                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    139622740                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.550938                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.550938                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 85446.689822                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 85446.689822                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     42639435                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     42639435                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     34284000                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     34284000                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 3542038755500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 3542038755500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.245547                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.245547                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 103314.629434                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 103314.629434                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      7802673                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7802673                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4863128                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4863128                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 439624069124                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 439624069124                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     12665801                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     12665801                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.383957                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.383957                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 90399.444375                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 90399.444375                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      4230804                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      4230804                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       632324                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       632324                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  57698000092                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  57698000092                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.049924                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.049924                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 91247.525148                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 91247.525148                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         7112                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         7112                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         2250                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         2250                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     65642000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     65642000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         9362                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9362                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.240333                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.240333                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 29174.222222                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 29174.222222                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          354                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          354                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         1896                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1896                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     50867000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     50867000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.202521                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.202521                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 26828.586498                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26828.586498                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         3064                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         3064                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         3263                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3263                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     25001500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     25001500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         6327                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         6327                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.515726                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.515726                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7662.120748                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7662.120748                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         3102                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         3102                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     22435500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     22435500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.490280                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.490280                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7232.591876                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7232.591876                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      6327000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      6327000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      5791000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      5791000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         2240                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           2240                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        98932                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        98932                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   2188051000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   2188051000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       101172                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       101172                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.977859                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.977859                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 22116.716533                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 22116.716533                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data           14                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total           14                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        98918                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        98918                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   2089109500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   2089109500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.977721                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.977721                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 21119.609171                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 21119.609171                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1074437784000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.894942                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          105583305                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         34964271                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.019749                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.894942                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.996717                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.996717                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        339775048                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       339775048                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1074437784000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         137466139                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           45                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9706068                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    134453132                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       233640756                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          233877                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         10164                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         244041                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq         1631                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp         1631                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2743806                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2743806                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        263069                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    137203116                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       465079                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    105066301                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       107418                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    104716949                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       107295                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side    104703179                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       109407                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side    104647286                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             419922914                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     19843200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4474185664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4583168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   4459474304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      4577920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   4458918976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      4668032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side   4456425536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            17882676800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       238788367                       # Total snoops (count)
system.tol2bus.snoopTraffic                 317055744                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        378554063                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.426427                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.598650                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              235215943     62.14%     62.14% # Request fanout histogram
system.tol2bus.snoop_fanout::1              128276777     33.89%     96.02% # Request fanout histogram
system.tol2bus.snoop_fanout::2               12460199      3.29%     99.31% # Request fanout histogram
system.tol2bus.snoop_fanout::3                2176096      0.57%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 425048      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          378554063                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       279788153359                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             26.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       52775156688                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          56358416                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       52748268421                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          57472278                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       52962352947                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         233053222                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       52782189182                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          56673764                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
