#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 15;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000201bb4871d0 .scope module, "testbench" "testbench" 2 72;
 .timescale -15 -15;
v00000201bb4f58b0_0 .var "A", 15 0;
v00000201bb4f67b0_0 .var "B", 15 0;
v00000201bb4f6c10_0 .var "Cin", 0 0;
v00000201bb4f6d50_0 .net "Sum", 31 0, L_00000201bb500ad0;  1 drivers
v00000201bb4f5d10_0 .var "end_time", 63 0;
v00000201bb4f56d0_0 .var "start_time", 63 0;
S_00000201bb1de9c0 .scope module, "dut" "RippleCarryAdder16" 2 88, 2 15 0, S_00000201bb4871d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 32 "Sum";
v00000201bb4f16e0_0 .net "A", 15 0, v00000201bb4f58b0_0;  1 drivers
v00000201bb4f63f0_0 .net "B", 15 0, v00000201bb4f67b0_0;  1 drivers
v00000201bb4f6850_0 .net "Cin", 0 0, v00000201bb4f6c10_0;  1 drivers
v00000201bb4f6df0_0 .net "Sum", 31 0, L_00000201bb500ad0;  alias, 1 drivers
L_00000201bb5022a8 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v00000201bb4f5e50_0 .net/2u *"_ivl_115", 14 0, L_00000201bb5022a8;  1 drivers
v00000201bb4f68f0_0 .net *"_ivl_118", 0 0, L_00000201bb500850;  1 drivers
v00000201bb4f5c70_0 .net "carry", 15 0, L_00000201bb500fd0;  1 drivers
v00000201bb4f5f90_0 .net "sum_internal", 15 0, L_00000201bb5000d0;  1 drivers
L_00000201bb4f65d0 .part v00000201bb4f58b0_0, 1, 1;
L_00000201bb4f62b0 .part v00000201bb4f67b0_0, 1, 1;
L_00000201bb4f5590 .part L_00000201bb500fd0, 0, 1;
L_00000201bb4f5630 .part v00000201bb4f58b0_0, 2, 1;
L_00000201bb4f5bd0 .part v00000201bb4f67b0_0, 2, 1;
L_00000201bb4f6670 .part L_00000201bb500fd0, 1, 1;
L_00000201bb4f6e90 .part v00000201bb4f58b0_0, 3, 1;
L_00000201bb4f6f30 .part v00000201bb4f67b0_0, 3, 1;
L_00000201bb4f6990 .part L_00000201bb500fd0, 2, 1;
L_00000201bb4f6030 .part v00000201bb4f58b0_0, 4, 1;
L_00000201bb4f6a30 .part v00000201bb4f67b0_0, 4, 1;
L_00000201bb4f6710 .part L_00000201bb500fd0, 3, 1;
L_00000201bb4f5770 .part v00000201bb4f58b0_0, 5, 1;
L_00000201bb4f60d0 .part v00000201bb4f67b0_0, 5, 1;
L_00000201bb4f5ef0 .part L_00000201bb500fd0, 4, 1;
L_00000201bb4f71b0 .part v00000201bb4f58b0_0, 6, 1;
L_00000201bb4f6210 .part v00000201bb4f67b0_0, 6, 1;
L_00000201bb4f6fd0 .part L_00000201bb500fd0, 5, 1;
L_00000201bb4f53b0 .part v00000201bb4f58b0_0, 7, 1;
L_00000201bb4f6170 .part v00000201bb4f67b0_0, 7, 1;
L_00000201bb4f6350 .part L_00000201bb500fd0, 6, 1;
L_00000201bb4f5db0 .part v00000201bb4f58b0_0, 8, 1;
L_00000201bb4f6cb0 .part v00000201bb4f67b0_0, 8, 1;
L_00000201bb4f5a90 .part L_00000201bb500fd0, 7, 1;
L_00000201bb4f7070 .part v00000201bb4f58b0_0, 9, 1;
L_00000201bb4f6490 .part v00000201bb4f67b0_0, 9, 1;
L_00000201bb4f6530 .part L_00000201bb500fd0, 8, 1;
L_00000201bb4f6ad0 .part v00000201bb4f58b0_0, 10, 1;
L_00000201bb4f6b70 .part v00000201bb4f67b0_0, 10, 1;
L_00000201bb4f7110 .part L_00000201bb500fd0, 9, 1;
L_00000201bb4f5310 .part v00000201bb4f58b0_0, 11, 1;
L_00000201bb4f5450 .part v00000201bb4f67b0_0, 11, 1;
L_00000201bb4f54f0 .part L_00000201bb500fd0, 10, 1;
L_00000201bb4f5810 .part v00000201bb4f58b0_0, 12, 1;
L_00000201bb4f5950 .part v00000201bb4f67b0_0, 12, 1;
L_00000201bb4f59f0 .part L_00000201bb500fd0, 11, 1;
L_00000201bb4f5b30 .part v00000201bb4f58b0_0, 13, 1;
L_00000201bb500f30 .part v00000201bb4f67b0_0, 13, 1;
L_00000201bb501c50 .part L_00000201bb500fd0, 12, 1;
L_00000201bb501750 .part v00000201bb4f58b0_0, 14, 1;
L_00000201bb500a30 .part v00000201bb4f67b0_0, 14, 1;
L_00000201bb501a70 .part L_00000201bb500fd0, 13, 1;
L_00000201bb5007b0 .part v00000201bb4f58b0_0, 15, 1;
L_00000201bb5005d0 .part v00000201bb4f67b0_0, 15, 1;
L_00000201bb500cb0 .part L_00000201bb500fd0, 14, 1;
L_00000201bb501b10 .part v00000201bb4f58b0_0, 0, 1;
L_00000201bb5016b0 .part v00000201bb4f67b0_0, 0, 1;
LS_00000201bb5000d0_0_0 .concat8 [ 1 1 1 1], L_00000201bb4fdf40, L_00000201bb488a20, L_00000201bb488d30, L_00000201bb4893c0;
LS_00000201bb5000d0_0_4 .concat8 [ 1 1 1 1], L_00000201bb4f7cc0, L_00000201bb4f78d0, L_00000201bb4f7a90, L_00000201bb4f75c0;
LS_00000201bb5000d0_0_8 .concat8 [ 1 1 1 1], L_00000201bb4f8120, L_00000201bb4f7630, L_00000201bb4fa490, L_00000201bb4fb220;
LS_00000201bb5000d0_0_12 .concat8 [ 1 1 1 1], L_00000201bb4fb140, L_00000201bb4fa6c0, L_00000201bb4fa420, L_00000201bb4fb060;
L_00000201bb5000d0 .concat8 [ 4 4 4 4], LS_00000201bb5000d0_0_0, LS_00000201bb5000d0_0_4, LS_00000201bb5000d0_0_8, LS_00000201bb5000d0_0_12;
LS_00000201bb500fd0_0_0 .concat8 [ 1 1 1 1], L_00000201bb4fe560, L_00000201bb488b70, L_00000201bb488be0, L_00000201bb4f7860;
LS_00000201bb500fd0_0_4 .concat8 [ 1 1 1 1], L_00000201bb4f7d30, L_00000201bb4f74e0, L_00000201bb4f8200, L_00000201bb4f80b0;
LS_00000201bb500fd0_0_8 .concat8 [ 1 1 1 1], L_00000201bb4f76a0, L_00000201bb4fa810, L_00000201bb4fac70, L_00000201bb4faa40;
LS_00000201bb500fd0_0_12 .concat8 [ 1 1 1 1], L_00000201bb4faf10, L_00000201bb4fa8f0, L_00000201bb4fae30, L_00000201bb4fe640;
L_00000201bb500fd0 .concat8 [ 4 4 4 4], LS_00000201bb500fd0_0_0, LS_00000201bb500fd0_0_4, LS_00000201bb500fd0_0_8, LS_00000201bb500fd0_0_12;
L_00000201bb500850 .part L_00000201bb500fd0, 15, 1;
L_00000201bb500ad0 .concat [ 16 1 15 0], L_00000201bb5000d0, L_00000201bb500850, L_00000201bb5022a8;
S_00000201bb1deb50 .scope module, "FA0" "FullAdder" 2 25, 2 6 0, S_00000201bb1de9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000201bb4fe480 .functor XOR 1, L_00000201bb501b10, L_00000201bb5016b0, C4<0>, C4<0>;
L_00000201bb4fdf40 .functor XOR 1, L_00000201bb4fe480, v00000201bb4f6c10_0, C4<0>, C4<0>;
L_00000201bb4fdc30 .functor AND 1, L_00000201bb501b10, L_00000201bb5016b0, C4<1>, C4<1>;
L_00000201bb4fd840 .functor XOR 1, L_00000201bb501b10, L_00000201bb5016b0, C4<0>, C4<0>;
L_00000201bb4fd920 .functor AND 1, v00000201bb4f6c10_0, L_00000201bb4fd840, C4<1>, C4<1>;
L_00000201bb4fe560 .functor OR 1, L_00000201bb4fdc30, L_00000201bb4fd920, C4<0>, C4<0>;
v00000201bb481cc0_0 .net "A", 0 0, L_00000201bb501b10;  1 drivers
v00000201bb481400_0 .net "B", 0 0, L_00000201bb5016b0;  1 drivers
v00000201bb481540_0 .net "Cin", 0 0, v00000201bb4f6c10_0;  alias, 1 drivers
v00000201bb481040_0 .net "Cout", 0 0, L_00000201bb4fe560;  1 drivers
v00000201bb480be0_0 .net "Sum", 0 0, L_00000201bb4fdf40;  1 drivers
v00000201bb481e00_0 .net *"_ivl_0", 0 0, L_00000201bb4fe480;  1 drivers
v00000201bb4815e0_0 .net *"_ivl_4", 0 0, L_00000201bb4fdc30;  1 drivers
v00000201bb480f00_0 .net *"_ivl_6", 0 0, L_00000201bb4fd840;  1 drivers
v00000201bb4817c0_0 .net *"_ivl_8", 0 0, L_00000201bb4fd920;  1 drivers
S_00000201bb1d6740 .scope generate, "ripple[1]" "ripple[1]" 2 33, 2 33 0, S_00000201bb1de9c0;
 .timescale 0 0;
P_00000201bb4907e0 .param/l "i" 0 2 33, +C4<01>;
S_00000201bb1d68d0 .scope module, "FA" "FullAdder" 2 34, 2 6 0, S_00000201bb1d6740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000201bb4895f0 .functor XOR 1, L_00000201bb4f65d0, L_00000201bb4f62b0, C4<0>, C4<0>;
L_00000201bb488a20 .functor XOR 1, L_00000201bb4895f0, L_00000201bb4f5590, C4<0>, C4<0>;
L_00000201bb489660 .functor AND 1, L_00000201bb4f65d0, L_00000201bb4f62b0, C4<1>, C4<1>;
L_00000201bb488e80 .functor XOR 1, L_00000201bb4f65d0, L_00000201bb4f62b0, C4<0>, C4<0>;
L_00000201bb488da0 .functor AND 1, L_00000201bb4f5590, L_00000201bb488e80, C4<1>, C4<1>;
L_00000201bb488b70 .functor OR 1, L_00000201bb489660, L_00000201bb488da0, C4<0>, C4<0>;
v00000201bb480640_0 .net "A", 0 0, L_00000201bb4f65d0;  1 drivers
v00000201bb480960_0 .net "B", 0 0, L_00000201bb4f62b0;  1 drivers
v00000201bb481860_0 .net "Cin", 0 0, L_00000201bb4f5590;  1 drivers
v00000201bb480fa0_0 .net "Cout", 0 0, L_00000201bb488b70;  1 drivers
v00000201bb481b80_0 .net "Sum", 0 0, L_00000201bb488a20;  1 drivers
v00000201bb481720_0 .net *"_ivl_0", 0 0, L_00000201bb4895f0;  1 drivers
v00000201bb481900_0 .net *"_ivl_4", 0 0, L_00000201bb489660;  1 drivers
v00000201bb481ae0_0 .net *"_ivl_6", 0 0, L_00000201bb488e80;  1 drivers
v00000201bb4819a0_0 .net *"_ivl_8", 0 0, L_00000201bb488da0;  1 drivers
S_00000201bb1d6a60 .scope generate, "ripple[2]" "ripple[2]" 2 33, 2 33 0, S_00000201bb1de9c0;
 .timescale 0 0;
P_00000201bb4902a0 .param/l "i" 0 2 33, +C4<010>;
S_00000201bb489820 .scope module, "FA" "FullAdder" 2 34, 2 6 0, S_00000201bb1d6a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000201bb4892e0 .functor XOR 1, L_00000201bb4f5630, L_00000201bb4f5bd0, C4<0>, C4<0>;
L_00000201bb488d30 .functor XOR 1, L_00000201bb4892e0, L_00000201bb4f6670, C4<0>, C4<0>;
L_00000201bb488fd0 .functor AND 1, L_00000201bb4f5630, L_00000201bb4f5bd0, C4<1>, C4<1>;
L_00000201bb488a90 .functor XOR 1, L_00000201bb4f5630, L_00000201bb4f5bd0, C4<0>, C4<0>;
L_00000201bb488cc0 .functor AND 1, L_00000201bb4f6670, L_00000201bb488a90, C4<1>, C4<1>;
L_00000201bb488be0 .functor OR 1, L_00000201bb488fd0, L_00000201bb488cc0, C4<0>, C4<0>;
v00000201bb4806e0_0 .net "A", 0 0, L_00000201bb4f5630;  1 drivers
v00000201bb480aa0_0 .net "B", 0 0, L_00000201bb4f5bd0;  1 drivers
v00000201bb480b40_0 .net "Cin", 0 0, L_00000201bb4f6670;  1 drivers
v00000201bb480c80_0 .net "Cout", 0 0, L_00000201bb488be0;  1 drivers
v00000201bb464e90_0 .net "Sum", 0 0, L_00000201bb488d30;  1 drivers
v00000201bb4643f0_0 .net *"_ivl_0", 0 0, L_00000201bb4892e0;  1 drivers
v00000201bb464490_0 .net *"_ivl_4", 0 0, L_00000201bb488fd0;  1 drivers
v00000201bb465750_0 .net *"_ivl_6", 0 0, L_00000201bb488a90;  1 drivers
v00000201bb466010_0 .net *"_ivl_8", 0 0, L_00000201bb488cc0;  1 drivers
S_00000201bb4899b0 .scope generate, "ripple[3]" "ripple[3]" 2 33, 2 33 0, S_00000201bb1de9c0;
 .timescale 0 0;
P_00000201bb48fc20 .param/l "i" 0 2 33, +C4<011>;
S_00000201bb489b40 .scope module, "FA" "FullAdder" 2 34, 2 6 0, S_00000201bb4899b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000201bb489350 .functor XOR 1, L_00000201bb4f6e90, L_00000201bb4f6f30, C4<0>, C4<0>;
L_00000201bb4893c0 .functor XOR 1, L_00000201bb489350, L_00000201bb4f6990, C4<0>, C4<0>;
L_00000201bb4894a0 .functor AND 1, L_00000201bb4f6e90, L_00000201bb4f6f30, C4<1>, C4<1>;
L_00000201bb489430 .functor XOR 1, L_00000201bb4f6e90, L_00000201bb4f6f30, C4<0>, C4<0>;
L_00000201bb488c50 .functor AND 1, L_00000201bb4f6990, L_00000201bb489430, C4<1>, C4<1>;
L_00000201bb4f7860 .functor OR 1, L_00000201bb4894a0, L_00000201bb488c50, C4<0>, C4<0>;
v00000201bb465390_0 .net "A", 0 0, L_00000201bb4f6e90;  1 drivers
v00000201bb465430_0 .net "B", 0 0, L_00000201bb4f6f30;  1 drivers
v00000201bb465b10_0 .net "Cin", 0 0, L_00000201bb4f6990;  1 drivers
v00000201bb465e30_0 .net "Cout", 0 0, L_00000201bb4f7860;  1 drivers
v00000201bb4645d0_0 .net "Sum", 0 0, L_00000201bb4893c0;  1 drivers
v00000201bb472200_0 .net *"_ivl_0", 0 0, L_00000201bb489350;  1 drivers
v00000201bb471da0_0 .net *"_ivl_4", 0 0, L_00000201bb4894a0;  1 drivers
v00000201bb4720c0_0 .net *"_ivl_6", 0 0, L_00000201bb489430;  1 drivers
v00000201bb471ee0_0 .net *"_ivl_8", 0 0, L_00000201bb488c50;  1 drivers
S_00000201bb492530 .scope generate, "ripple[4]" "ripple[4]" 2 33, 2 33 0, S_00000201bb1de9c0;
 .timescale 0 0;
P_00000201bb48fd20 .param/l "i" 0 2 33, +C4<0100>;
S_00000201bb4926c0 .scope module, "FA" "FullAdder" 2 34, 2 6 0, S_00000201bb492530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000201bb4f8040 .functor XOR 1, L_00000201bb4f6030, L_00000201bb4f6a30, C4<0>, C4<0>;
L_00000201bb4f7cc0 .functor XOR 1, L_00000201bb4f8040, L_00000201bb4f6710, C4<0>, C4<0>;
L_00000201bb4f79b0 .functor AND 1, L_00000201bb4f6030, L_00000201bb4f6a30, C4<1>, C4<1>;
L_00000201bb4f7ef0 .functor XOR 1, L_00000201bb4f6030, L_00000201bb4f6a30, C4<0>, C4<0>;
L_00000201bb4f7b00 .functor AND 1, L_00000201bb4f6710, L_00000201bb4f7ef0, C4<1>, C4<1>;
L_00000201bb4f7d30 .functor OR 1, L_00000201bb4f79b0, L_00000201bb4f7b00, C4<0>, C4<0>;
v00000201bb472700_0 .net "A", 0 0, L_00000201bb4f6030;  1 drivers
v00000201bb472980_0 .net "B", 0 0, L_00000201bb4f6a30;  1 drivers
v00000201bb472c00_0 .net "Cin", 0 0, L_00000201bb4f6710;  1 drivers
v00000201bb473100_0 .net "Cout", 0 0, L_00000201bb4f7d30;  1 drivers
v00000201bb4734c0_0 .net "Sum", 0 0, L_00000201bb4f7cc0;  1 drivers
v00000201bb45fa40_0 .net *"_ivl_0", 0 0, L_00000201bb4f8040;  1 drivers
v00000201bb45f360_0 .net *"_ivl_4", 0 0, L_00000201bb4f79b0;  1 drivers
v00000201bb45f680_0 .net *"_ivl_6", 0 0, L_00000201bb4f7ef0;  1 drivers
v00000201bb45f860_0 .net *"_ivl_8", 0 0, L_00000201bb4f7b00;  1 drivers
S_00000201bb492850 .scope generate, "ripple[5]" "ripple[5]" 2 33, 2 33 0, S_00000201bb1de9c0;
 .timescale 0 0;
P_00000201bb4906a0 .param/l "i" 0 2 33, +C4<0101>;
S_00000201bb4ecaa0 .scope module, "FA" "FullAdder" 2 34, 2 6 0, S_00000201bb492850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000201bb4f7be0 .functor XOR 1, L_00000201bb4f5770, L_00000201bb4f60d0, C4<0>, C4<0>;
L_00000201bb4f78d0 .functor XOR 1, L_00000201bb4f7be0, L_00000201bb4f5ef0, C4<0>, C4<0>;
L_00000201bb4f7a20 .functor AND 1, L_00000201bb4f5770, L_00000201bb4f60d0, C4<1>, C4<1>;
L_00000201bb4f7940 .functor XOR 1, L_00000201bb4f5770, L_00000201bb4f60d0, C4<0>, C4<0>;
L_00000201bb4f8190 .functor AND 1, L_00000201bb4f5ef0, L_00000201bb4f7940, C4<1>, C4<1>;
L_00000201bb4f74e0 .functor OR 1, L_00000201bb4f7a20, L_00000201bb4f8190, C4<0>, C4<0>;
v00000201bb4eea80_0 .net "A", 0 0, L_00000201bb4f5770;  1 drivers
v00000201bb4ee6c0_0 .net "B", 0 0, L_00000201bb4f60d0;  1 drivers
v00000201bb4ee260_0 .net "Cin", 0 0, L_00000201bb4f5ef0;  1 drivers
v00000201bb4ecdc0_0 .net "Cout", 0 0, L_00000201bb4f74e0;  1 drivers
v00000201bb4ee760_0 .net "Sum", 0 0, L_00000201bb4f78d0;  1 drivers
v00000201bb4ece60_0 .net *"_ivl_0", 0 0, L_00000201bb4f7be0;  1 drivers
v00000201bb4ee800_0 .net *"_ivl_4", 0 0, L_00000201bb4f7a20;  1 drivers
v00000201bb4ecf00_0 .net *"_ivl_6", 0 0, L_00000201bb4f7940;  1 drivers
v00000201bb4ed0e0_0 .net *"_ivl_8", 0 0, L_00000201bb4f8190;  1 drivers
S_00000201bb4eec40 .scope generate, "ripple[6]" "ripple[6]" 2 33, 2 33 0, S_00000201bb1de9c0;
 .timescale 0 0;
P_00000201bb4907a0 .param/l "i" 0 2 33, +C4<0110>;
S_00000201bb4eedd0 .scope module, "FA" "FullAdder" 2 34, 2 6 0, S_00000201bb4eec40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000201bb4f7710 .functor XOR 1, L_00000201bb4f71b0, L_00000201bb4f6210, C4<0>, C4<0>;
L_00000201bb4f7a90 .functor XOR 1, L_00000201bb4f7710, L_00000201bb4f6fd0, C4<0>, C4<0>;
L_00000201bb4f7b70 .functor AND 1, L_00000201bb4f71b0, L_00000201bb4f6210, C4<1>, C4<1>;
L_00000201bb4f7550 .functor XOR 1, L_00000201bb4f71b0, L_00000201bb4f6210, C4<0>, C4<0>;
L_00000201bb4f7c50 .functor AND 1, L_00000201bb4f6fd0, L_00000201bb4f7550, C4<1>, C4<1>;
L_00000201bb4f8200 .functor OR 1, L_00000201bb4f7b70, L_00000201bb4f7c50, C4<0>, C4<0>;
v00000201bb4ed5e0_0 .net "A", 0 0, L_00000201bb4f71b0;  1 drivers
v00000201bb4ecfa0_0 .net "B", 0 0, L_00000201bb4f6210;  1 drivers
v00000201bb4ee8a0_0 .net "Cin", 0 0, L_00000201bb4f6fd0;  1 drivers
v00000201bb4ed720_0 .net "Cout", 0 0, L_00000201bb4f8200;  1 drivers
v00000201bb4eeb20_0 .net "Sum", 0 0, L_00000201bb4f7a90;  1 drivers
v00000201bb4ed860_0 .net *"_ivl_0", 0 0, L_00000201bb4f7710;  1 drivers
v00000201bb4edfe0_0 .net *"_ivl_4", 0 0, L_00000201bb4f7b70;  1 drivers
v00000201bb4ecc80_0 .net *"_ivl_6", 0 0, L_00000201bb4f7550;  1 drivers
v00000201bb4ed040_0 .net *"_ivl_8", 0 0, L_00000201bb4f7c50;  1 drivers
S_00000201bb4eef60 .scope generate, "ripple[7]" "ripple[7]" 2 33, 2 33 0, S_00000201bb1de9c0;
 .timescale 0 0;
P_00000201bb4905a0 .param/l "i" 0 2 33, +C4<0111>;
S_00000201bb4ef0f0 .scope module, "FA" "FullAdder" 2 34, 2 6 0, S_00000201bb4eef60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000201bb4f7da0 .functor XOR 1, L_00000201bb4f53b0, L_00000201bb4f6170, C4<0>, C4<0>;
L_00000201bb4f75c0 .functor XOR 1, L_00000201bb4f7da0, L_00000201bb4f6350, C4<0>, C4<0>;
L_00000201bb4f7e10 .functor AND 1, L_00000201bb4f53b0, L_00000201bb4f6170, C4<1>, C4<1>;
L_00000201bb4f7e80 .functor XOR 1, L_00000201bb4f53b0, L_00000201bb4f6170, C4<0>, C4<0>;
L_00000201bb4f7f60 .functor AND 1, L_00000201bb4f6350, L_00000201bb4f7e80, C4<1>, C4<1>;
L_00000201bb4f80b0 .functor OR 1, L_00000201bb4f7e10, L_00000201bb4f7f60, C4<0>, C4<0>;
v00000201bb4ee300_0 .net "A", 0 0, L_00000201bb4f53b0;  1 drivers
v00000201bb4ee1c0_0 .net "B", 0 0, L_00000201bb4f6170;  1 drivers
v00000201bb4ee9e0_0 .net "Cin", 0 0, L_00000201bb4f6350;  1 drivers
v00000201bb4ed180_0 .net "Cout", 0 0, L_00000201bb4f80b0;  1 drivers
v00000201bb4ede00_0 .net "Sum", 0 0, L_00000201bb4f75c0;  1 drivers
v00000201bb4ed7c0_0 .net *"_ivl_0", 0 0, L_00000201bb4f7da0;  1 drivers
v00000201bb4ee080_0 .net *"_ivl_4", 0 0, L_00000201bb4f7e10;  1 drivers
v00000201bb4edc20_0 .net *"_ivl_6", 0 0, L_00000201bb4f7e80;  1 drivers
v00000201bb4ee940_0 .net *"_ivl_8", 0 0, L_00000201bb4f7f60;  1 drivers
S_00000201bb4efc30 .scope generate, "ripple[8]" "ripple[8]" 2 33, 2 33 0, S_00000201bb1de9c0;
 .timescale 0 0;
P_00000201bb490160 .param/l "i" 0 2 33, +C4<01000>;
S_00000201bb4ef2d0 .scope module, "FA" "FullAdder" 2 34, 2 6 0, S_00000201bb4efc30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000201bb4f7fd0 .functor XOR 1, L_00000201bb4f5db0, L_00000201bb4f6cb0, C4<0>, C4<0>;
L_00000201bb4f8120 .functor XOR 1, L_00000201bb4f7fd0, L_00000201bb4f5a90, C4<0>, C4<0>;
L_00000201bb4f7320 .functor AND 1, L_00000201bb4f5db0, L_00000201bb4f6cb0, C4<1>, C4<1>;
L_00000201bb4f7470 .functor XOR 1, L_00000201bb4f5db0, L_00000201bb4f6cb0, C4<0>, C4<0>;
L_00000201bb4f7390 .functor AND 1, L_00000201bb4f5a90, L_00000201bb4f7470, C4<1>, C4<1>;
L_00000201bb4f76a0 .functor OR 1, L_00000201bb4f7320, L_00000201bb4f7390, C4<0>, C4<0>;
v00000201bb4ed900_0 .net "A", 0 0, L_00000201bb4f5db0;  1 drivers
v00000201bb4ed220_0 .net "B", 0 0, L_00000201bb4f6cb0;  1 drivers
v00000201bb4ecd20_0 .net "Cin", 0 0, L_00000201bb4f5a90;  1 drivers
v00000201bb4ed2c0_0 .net "Cout", 0 0, L_00000201bb4f76a0;  1 drivers
v00000201bb4ee620_0 .net "Sum", 0 0, L_00000201bb4f8120;  1 drivers
v00000201bb4ed360_0 .net *"_ivl_0", 0 0, L_00000201bb4f7fd0;  1 drivers
v00000201bb4ed400_0 .net *"_ivl_4", 0 0, L_00000201bb4f7320;  1 drivers
v00000201bb4ed4a0_0 .net *"_ivl_6", 0 0, L_00000201bb4f7470;  1 drivers
v00000201bb4ed9a0_0 .net *"_ivl_8", 0 0, L_00000201bb4f7390;  1 drivers
S_00000201bb4efdc0 .scope generate, "ripple[9]" "ripple[9]" 2 33, 2 33 0, S_00000201bb1de9c0;
 .timescale 0 0;
P_00000201bb490860 .param/l "i" 0 2 33, +C4<01001>;
S_00000201bb4eff50 .scope module, "FA" "FullAdder" 2 34, 2 6 0, S_00000201bb4efdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000201bb4f7400 .functor XOR 1, L_00000201bb4f7070, L_00000201bb4f6490, C4<0>, C4<0>;
L_00000201bb4f7630 .functor XOR 1, L_00000201bb4f7400, L_00000201bb4f6530, C4<0>, C4<0>;
L_00000201bb4f7780 .functor AND 1, L_00000201bb4f7070, L_00000201bb4f6490, C4<1>, C4<1>;
L_00000201bb4f77f0 .functor XOR 1, L_00000201bb4f7070, L_00000201bb4f6490, C4<0>, C4<0>;
L_00000201bb4fa570 .functor AND 1, L_00000201bb4f6530, L_00000201bb4f77f0, C4<1>, C4<1>;
L_00000201bb4fa810 .functor OR 1, L_00000201bb4f7780, L_00000201bb4fa570, C4<0>, C4<0>;
v00000201bb4ed540_0 .net "A", 0 0, L_00000201bb4f7070;  1 drivers
v00000201bb4edea0_0 .net "B", 0 0, L_00000201bb4f6490;  1 drivers
v00000201bb4ee3a0_0 .net "Cin", 0 0, L_00000201bb4f6530;  1 drivers
v00000201bb4ed680_0 .net "Cout", 0 0, L_00000201bb4fa810;  1 drivers
v00000201bb4eda40_0 .net "Sum", 0 0, L_00000201bb4f7630;  1 drivers
v00000201bb4edae0_0 .net *"_ivl_0", 0 0, L_00000201bb4f7400;  1 drivers
v00000201bb4edb80_0 .net *"_ivl_4", 0 0, L_00000201bb4f7780;  1 drivers
v00000201bb4edcc0_0 .net *"_ivl_6", 0 0, L_00000201bb4f77f0;  1 drivers
v00000201bb4edd60_0 .net *"_ivl_8", 0 0, L_00000201bb4fa570;  1 drivers
S_00000201bb4efaa0 .scope generate, "ripple[10]" "ripple[10]" 2 33, 2 33 0, S_00000201bb1de9c0;
 .timescale 0 0;
P_00000201bb4903e0 .param/l "i" 0 2 33, +C4<01010>;
S_00000201bb4f00e0 .scope module, "FA" "FullAdder" 2 34, 2 6 0, S_00000201bb4efaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000201bb4fb1b0 .functor XOR 1, L_00000201bb4f6ad0, L_00000201bb4f6b70, C4<0>, C4<0>;
L_00000201bb4fa490 .functor XOR 1, L_00000201bb4fb1b0, L_00000201bb4f7110, C4<0>, C4<0>;
L_00000201bb4fa500 .functor AND 1, L_00000201bb4f6ad0, L_00000201bb4f6b70, C4<1>, C4<1>;
L_00000201bb4fa730 .functor XOR 1, L_00000201bb4f6ad0, L_00000201bb4f6b70, C4<0>, C4<0>;
L_00000201bb4fad50 .functor AND 1, L_00000201bb4f7110, L_00000201bb4fa730, C4<1>, C4<1>;
L_00000201bb4fac70 .functor OR 1, L_00000201bb4fa500, L_00000201bb4fad50, C4<0>, C4<0>;
v00000201bb4edf40_0 .net "A", 0 0, L_00000201bb4f6ad0;  1 drivers
v00000201bb4ee120_0 .net "B", 0 0, L_00000201bb4f6b70;  1 drivers
v00000201bb4ee440_0 .net "Cin", 0 0, L_00000201bb4f7110;  1 drivers
v00000201bb4ee4e0_0 .net "Cout", 0 0, L_00000201bb4fac70;  1 drivers
v00000201bb4ee580_0 .net "Sum", 0 0, L_00000201bb4fa490;  1 drivers
v00000201bb4f1fa0_0 .net *"_ivl_0", 0 0, L_00000201bb4fb1b0;  1 drivers
v00000201bb4f0a60_0 .net *"_ivl_4", 0 0, L_00000201bb4fa500;  1 drivers
v00000201bb4f15a0_0 .net *"_ivl_6", 0 0, L_00000201bb4fa730;  1 drivers
v00000201bb4f0420_0 .net *"_ivl_8", 0 0, L_00000201bb4fad50;  1 drivers
S_00000201bb4ef460 .scope generate, "ripple[11]" "ripple[11]" 2 33, 2 33 0, S_00000201bb1de9c0;
 .timescale 0 0;
P_00000201bb4903a0 .param/l "i" 0 2 33, +C4<01011>;
S_00000201bb4ef5f0 .scope module, "FA" "FullAdder" 2 34, 2 6 0, S_00000201bb4ef460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000201bb4fab20 .functor XOR 1, L_00000201bb4f5310, L_00000201bb4f5450, C4<0>, C4<0>;
L_00000201bb4fb220 .functor XOR 1, L_00000201bb4fab20, L_00000201bb4f54f0, C4<0>, C4<0>;
L_00000201bb4fa340 .functor AND 1, L_00000201bb4f5310, L_00000201bb4f5450, C4<1>, C4<1>;
L_00000201bb4fa960 .functor XOR 1, L_00000201bb4f5310, L_00000201bb4f5450, C4<0>, C4<0>;
L_00000201bb4faea0 .functor AND 1, L_00000201bb4f54f0, L_00000201bb4fa960, C4<1>, C4<1>;
L_00000201bb4faa40 .functor OR 1, L_00000201bb4fa340, L_00000201bb4faea0, C4<0>, C4<0>;
v00000201bb4f1f00_0 .net "A", 0 0, L_00000201bb4f5310;  1 drivers
v00000201bb4f13c0_0 .net "B", 0 0, L_00000201bb4f5450;  1 drivers
v00000201bb4f1960_0 .net "Cin", 0 0, L_00000201bb4f54f0;  1 drivers
v00000201bb4f04c0_0 .net "Cout", 0 0, L_00000201bb4faa40;  1 drivers
v00000201bb4f1820_0 .net "Sum", 0 0, L_00000201bb4fb220;  1 drivers
v00000201bb4f0920_0 .net *"_ivl_0", 0 0, L_00000201bb4fab20;  1 drivers
v00000201bb4f2180_0 .net *"_ivl_4", 0 0, L_00000201bb4fa340;  1 drivers
v00000201bb4f0ec0_0 .net *"_ivl_6", 0 0, L_00000201bb4fa960;  1 drivers
v00000201bb4f1640_0 .net *"_ivl_8", 0 0, L_00000201bb4faea0;  1 drivers
S_00000201bb4ef780 .scope generate, "ripple[12]" "ripple[12]" 2 33, 2 33 0, S_00000201bb1de9c0;
 .timescale 0 0;
P_00000201bb490760 .param/l "i" 0 2 33, +C4<01100>;
S_00000201bb4ef910 .scope module, "FA" "FullAdder" 2 34, 2 6 0, S_00000201bb4ef780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000201bb4faff0 .functor XOR 1, L_00000201bb4f5810, L_00000201bb4f5950, C4<0>, C4<0>;
L_00000201bb4fb140 .functor XOR 1, L_00000201bb4faff0, L_00000201bb4f59f0, C4<0>, C4<0>;
L_00000201bb4fa3b0 .functor AND 1, L_00000201bb4f5810, L_00000201bb4f5950, C4<1>, C4<1>;
L_00000201bb4fa5e0 .functor XOR 1, L_00000201bb4f5810, L_00000201bb4f5950, C4<0>, C4<0>;
L_00000201bb4fab90 .functor AND 1, L_00000201bb4f59f0, L_00000201bb4fa5e0, C4<1>, C4<1>;
L_00000201bb4faf10 .functor OR 1, L_00000201bb4fa3b0, L_00000201bb4fab90, C4<0>, C4<0>;
v00000201bb4f1dc0_0 .net "A", 0 0, L_00000201bb4f5810;  1 drivers
v00000201bb4f10a0_0 .net "B", 0 0, L_00000201bb4f5950;  1 drivers
v00000201bb4f0880_0 .net "Cin", 0 0, L_00000201bb4f59f0;  1 drivers
v00000201bb4f1aa0_0 .net "Cout", 0 0, L_00000201bb4faf10;  1 drivers
v00000201bb4f0e20_0 .net "Sum", 0 0, L_00000201bb4fb140;  1 drivers
v00000201bb4f1be0_0 .net *"_ivl_0", 0 0, L_00000201bb4faff0;  1 drivers
v00000201bb4f1d20_0 .net *"_ivl_4", 0 0, L_00000201bb4fa3b0;  1 drivers
v00000201bb4f0ce0_0 .net *"_ivl_6", 0 0, L_00000201bb4fa5e0;  1 drivers
v00000201bb4f1b40_0 .net *"_ivl_8", 0 0, L_00000201bb4fab90;  1 drivers
S_00000201bb4f4a70 .scope generate, "ripple[13]" "ripple[13]" 2 33, 2 33 0, S_00000201bb1de9c0;
 .timescale 0 0;
P_00000201bb4901e0 .param/l "i" 0 2 33, +C4<01101>;
S_00000201bb4f42a0 .scope module, "FA" "FullAdder" 2 34, 2 6 0, S_00000201bb4f4a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000201bb4fa650 .functor XOR 1, L_00000201bb4f5b30, L_00000201bb500f30, C4<0>, C4<0>;
L_00000201bb4fa6c0 .functor XOR 1, L_00000201bb4fa650, L_00000201bb501c50, C4<0>, C4<0>;
L_00000201bb4fadc0 .functor AND 1, L_00000201bb4f5b30, L_00000201bb500f30, C4<1>, C4<1>;
L_00000201bb4fa7a0 .functor XOR 1, L_00000201bb4f5b30, L_00000201bb500f30, C4<0>, C4<0>;
L_00000201bb4fa880 .functor AND 1, L_00000201bb501c50, L_00000201bb4fa7a0, C4<1>, C4<1>;
L_00000201bb4fa8f0 .functor OR 1, L_00000201bb4fadc0, L_00000201bb4fa880, C4<0>, C4<0>;
v00000201bb4f0560_0 .net "A", 0 0, L_00000201bb4f5b30;  1 drivers
v00000201bb4f02e0_0 .net "B", 0 0, L_00000201bb500f30;  1 drivers
v00000201bb4f06a0_0 .net "Cin", 0 0, L_00000201bb501c50;  1 drivers
v00000201bb4f0f60_0 .net "Cout", 0 0, L_00000201bb4fa8f0;  1 drivers
v00000201bb4f1c80_0 .net "Sum", 0 0, L_00000201bb4fa6c0;  1 drivers
v00000201bb4f07e0_0 .net *"_ivl_0", 0 0, L_00000201bb4fa650;  1 drivers
v00000201bb4f1a00_0 .net *"_ivl_4", 0 0, L_00000201bb4fadc0;  1 drivers
v00000201bb4f1e60_0 .net *"_ivl_6", 0 0, L_00000201bb4fa7a0;  1 drivers
v00000201bb4f09c0_0 .net *"_ivl_8", 0 0, L_00000201bb4fa880;  1 drivers
S_00000201bb4f4d90 .scope generate, "ripple[14]" "ripple[14]" 2 33, 2 33 0, S_00000201bb1de9c0;
 .timescale 0 0;
P_00000201bb490820 .param/l "i" 0 2 33, +C4<01110>;
S_00000201bb4f3300 .scope module, "FA" "FullAdder" 2 34, 2 6 0, S_00000201bb4f4d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000201bb4fa9d0 .functor XOR 1, L_00000201bb501750, L_00000201bb500a30, C4<0>, C4<0>;
L_00000201bb4fa420 .functor XOR 1, L_00000201bb4fa9d0, L_00000201bb501a70, C4<0>, C4<0>;
L_00000201bb4faab0 .functor AND 1, L_00000201bb501750, L_00000201bb500a30, C4<1>, C4<1>;
L_00000201bb4fac00 .functor XOR 1, L_00000201bb501750, L_00000201bb500a30, C4<0>, C4<0>;
L_00000201bb4face0 .functor AND 1, L_00000201bb501a70, L_00000201bb4fac00, C4<1>, C4<1>;
L_00000201bb4fae30 .functor OR 1, L_00000201bb4faab0, L_00000201bb4face0, C4<0>, C4<0>;
v00000201bb4f0380_0 .net "A", 0 0, L_00000201bb501750;  1 drivers
v00000201bb4f0b00_0 .net "B", 0 0, L_00000201bb500a30;  1 drivers
v00000201bb4f0ba0_0 .net "Cin", 0 0, L_00000201bb501a70;  1 drivers
v00000201bb4f18c0_0 .net "Cout", 0 0, L_00000201bb4fae30;  1 drivers
v00000201bb4f1280_0 .net "Sum", 0 0, L_00000201bb4fa420;  1 drivers
v00000201bb4f2040_0 .net *"_ivl_0", 0 0, L_00000201bb4fa9d0;  1 drivers
v00000201bb4f0d80_0 .net *"_ivl_4", 0 0, L_00000201bb4faab0;  1 drivers
v00000201bb4f0c40_0 .net *"_ivl_6", 0 0, L_00000201bb4fac00;  1 drivers
v00000201bb4f0600_0 .net *"_ivl_8", 0 0, L_00000201bb4face0;  1 drivers
S_00000201bb4f3f80 .scope generate, "ripple[15]" "ripple[15]" 2 33, 2 33 0, S_00000201bb1de9c0;
 .timescale 0 0;
P_00000201bb490320 .param/l "i" 0 2 33, +C4<01111>;
S_00000201bb4f4f20 .scope module, "FA" "FullAdder" 2 34, 2 6 0, S_00000201bb4f3f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_00000201bb4faf80 .functor XOR 1, L_00000201bb5007b0, L_00000201bb5005d0, C4<0>, C4<0>;
L_00000201bb4fb060 .functor XOR 1, L_00000201bb4faf80, L_00000201bb500cb0, C4<0>, C4<0>;
L_00000201bb4fb0d0 .functor AND 1, L_00000201bb5007b0, L_00000201bb5005d0, C4<1>, C4<1>;
L_00000201bb4fe4f0 .functor XOR 1, L_00000201bb5007b0, L_00000201bb5005d0, C4<0>, C4<0>;
L_00000201bb4fdd10 .functor AND 1, L_00000201bb500cb0, L_00000201bb4fe4f0, C4<1>, C4<1>;
L_00000201bb4fe640 .functor OR 1, L_00000201bb4fb0d0, L_00000201bb4fdd10, C4<0>, C4<0>;
v00000201bb4f1000_0 .net "A", 0 0, L_00000201bb5007b0;  1 drivers
v00000201bb4f20e0_0 .net "B", 0 0, L_00000201bb5005d0;  1 drivers
v00000201bb4f1140_0 .net "Cin", 0 0, L_00000201bb500cb0;  1 drivers
v00000201bb4f1780_0 .net "Cout", 0 0, L_00000201bb4fe640;  1 drivers
v00000201bb4f11e0_0 .net "Sum", 0 0, L_00000201bb4fb060;  1 drivers
v00000201bb4f1320_0 .net *"_ivl_0", 0 0, L_00000201bb4faf80;  1 drivers
v00000201bb4f0740_0 .net *"_ivl_4", 0 0, L_00000201bb4fb0d0;  1 drivers
v00000201bb4f1460_0 .net *"_ivl_6", 0 0, L_00000201bb4fe4f0;  1 drivers
v00000201bb4f1500_0 .net *"_ivl_8", 0 0, L_00000201bb4fdd10;  1 drivers
    .scope S_00000201bb4871d0;
T_0 ;
    %vpi_call 2 106 "$display", "===== RCA16 Test Cases =====" {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000201bb4f58b0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000201bb4f67b0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000201bb4f6c10_0, 0, 1;
    %vpi_func 2 110 "$time" 64 {0 0 0};
    %store/vec4 v00000201bb4f56d0_0, 0, 64;
    %delay 1, 0;
    %vpi_func 2 110 "$time" 64 {0 0 0};
    %store/vec4 v00000201bb4f5d10_0, 0, 64;
    %load/vec4 v00000201bb4f5d10_0;
    %load/vec4 v00000201bb4f56d0_0;
    %sub;
    %vpi_call 2 111 "$display", "Caso 1: A=%b, B=%b Cin=%b -> Sum=%b, delta_t=%0t", v00000201bb4f58b0_0, v00000201bb4f67b0_0, v00000201bb4f6c10_0, v00000201bb4f6d50_0, S<0,vec4,u64> {1 0 0};
    %pushi/vec4 1, 0, 16;
    %store/vec4 v00000201bb4f58b0_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v00000201bb4f67b0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000201bb4f6c10_0, 0, 1;
    %vpi_func 2 115 "$time" 64 {0 0 0};
    %store/vec4 v00000201bb4f56d0_0, 0, 64;
    %delay 1, 0;
    %vpi_func 2 115 "$time" 64 {0 0 0};
    %store/vec4 v00000201bb4f5d10_0, 0, 64;
    %load/vec4 v00000201bb4f5d10_0;
    %load/vec4 v00000201bb4f56d0_0;
    %sub;
    %vpi_call 2 116 "$display", "Caso 2: A=%b, B=%b Cin=%b -> Sum=%b,  delta_t=%0t", v00000201bb4f58b0_0, v00000201bb4f67b0_0, v00000201bb4f6c10_0, v00000201bb4f6d50_0, S<0,vec4,u64> {1 0 0};
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v00000201bb4f58b0_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v00000201bb4f67b0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000201bb4f6c10_0, 0, 1;
    %vpi_func 2 120 "$time" 64 {0 0 0};
    %store/vec4 v00000201bb4f56d0_0, 0, 64;
    %delay 1, 0;
    %vpi_func 2 120 "$time" 64 {0 0 0};
    %store/vec4 v00000201bb4f5d10_0, 0, 64;
    %load/vec4 v00000201bb4f5d10_0;
    %load/vec4 v00000201bb4f56d0_0;
    %sub;
    %vpi_call 2 121 "$display", "Caso 3: A=%b, B=%b Cin=%b -> Sum=%b, delta_t=%0t", v00000201bb4f58b0_0, v00000201bb4f67b0_0, v00000201bb4f6c10_0, v00000201bb4f6d50_0, S<0,vec4,u64> {1 0 0};
    %pushi/vec4 10, 0, 16;
    %store/vec4 v00000201bb4f58b0_0, 0, 16;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v00000201bb4f67b0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000201bb4f6c10_0, 0, 1;
    %vpi_func 2 125 "$time" 64 {0 0 0};
    %store/vec4 v00000201bb4f56d0_0, 0, 64;
    %delay 1, 0;
    %vpi_func 2 125 "$time" 64 {0 0 0};
    %store/vec4 v00000201bb4f5d10_0, 0, 64;
    %load/vec4 v00000201bb4f5d10_0;
    %load/vec4 v00000201bb4f56d0_0;
    %sub;
    %vpi_call 2 126 "$display", "Caso 4: A=%b, B=%b Cin=%b -> Sum=%b, delta_t=%0t", v00000201bb4f58b0_0, v00000201bb4f67b0_0, v00000201bb4f6c10_0, v00000201bb4f6d50_0, S<0,vec4,u64> {1 0 0};
    %pushi/vec4 32767, 0, 16;
    %store/vec4 v00000201bb4f58b0_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v00000201bb4f67b0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000201bb4f6c10_0, 0, 1;
    %vpi_func 2 130 "$time" 64 {0 0 0};
    %store/vec4 v00000201bb4f56d0_0, 0, 64;
    %delay 1, 0;
    %vpi_func 2 130 "$time" 64 {0 0 0};
    %store/vec4 v00000201bb4f5d10_0, 0, 64;
    %load/vec4 v00000201bb4f5d10_0;
    %load/vec4 v00000201bb4f56d0_0;
    %sub;
    %vpi_call 2 131 "$display", "Caso 5: A=%b, B=%b Cin=%b -> Sum=%b, delta_t=%0t", v00000201bb4f58b0_0, v00000201bb4f67b0_0, v00000201bb4f6c10_0, v00000201bb4f6d50_0, S<0,vec4,u64> {1 0 0};
    %pushi/vec4 61440, 0, 16;
    %store/vec4 v00000201bb4f58b0_0, 0, 16;
    %pushi/vec4 3855, 0, 16;
    %store/vec4 v00000201bb4f67b0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000201bb4f6c10_0, 0, 1;
    %vpi_func 2 135 "$time" 64 {0 0 0};
    %store/vec4 v00000201bb4f56d0_0, 0, 64;
    %delay 1, 0;
    %vpi_func 2 135 "$time" 64 {0 0 0};
    %store/vec4 v00000201bb4f5d10_0, 0, 64;
    %load/vec4 v00000201bb4f5d10_0;
    %load/vec4 v00000201bb4f56d0_0;
    %sub;
    %vpi_call 2 136 "$display", "Caso 6: A=%b, B=%b Cin=%b -> Sum=%b, delta_t=%0t", v00000201bb4f58b0_0, v00000201bb4f67b0_0, v00000201bb4f6c10_0, v00000201bb4f6d50_0, S<0,vec4,u64> {1 0 0};
    %pushi/vec4 5, 0, 16;
    %store/vec4 v00000201bb4f58b0_0, 0, 16;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v00000201bb4f67b0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000201bb4f6c10_0, 0, 1;
    %vpi_func 2 140 "$time" 64 {0 0 0};
    %store/vec4 v00000201bb4f56d0_0, 0, 64;
    %delay 1, 0;
    %vpi_func 2 140 "$time" 64 {0 0 0};
    %store/vec4 v00000201bb4f5d10_0, 0, 64;
    %load/vec4 v00000201bb4f5d10_0;
    %load/vec4 v00000201bb4f56d0_0;
    %sub;
    %vpi_call 2 141 "$display", "Caso 7: A=%b, B=%b Cin=%b -> Sum=%b, delta_t=%0t", v00000201bb4f58b0_0, v00000201bb4f67b0_0, v00000201bb4f6c10_0, v00000201bb4f6d50_0, S<0,vec4,u64> {1 0 0};
    %pushi/vec4 43690, 0, 16;
    %store/vec4 v00000201bb4f58b0_0, 0, 16;
    %pushi/vec4 21845, 0, 16;
    %store/vec4 v00000201bb4f67b0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000201bb4f6c10_0, 0, 1;
    %vpi_func 2 145 "$time" 64 {0 0 0};
    %store/vec4 v00000201bb4f56d0_0, 0, 64;
    %delay 1, 0;
    %vpi_func 2 145 "$time" 64 {0 0 0};
    %store/vec4 v00000201bb4f5d10_0, 0, 64;
    %load/vec4 v00000201bb4f5d10_0;
    %load/vec4 v00000201bb4f56d0_0;
    %sub;
    %vpi_call 2 146 "$display", "Caso 8: A=%b, B=%b Cin=%b -> Sum=%b, delta_t=%0t", v00000201bb4f58b0_0, v00000201bb4f67b0_0, v00000201bb4f6c10_0, v00000201bb4f6d50_0, S<0,vec4,u64> {1 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000201bb4f58b0_0, 0, 16;
    %pushi/vec4 21845, 0, 16;
    %store/vec4 v00000201bb4f67b0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000201bb4f6c10_0, 0, 1;
    %vpi_func 2 150 "$time" 64 {0 0 0};
    %store/vec4 v00000201bb4f56d0_0, 0, 64;
    %delay 1, 0;
    %vpi_func 2 150 "$time" 64 {0 0 0};
    %store/vec4 v00000201bb4f5d10_0, 0, 64;
    %load/vec4 v00000201bb4f5d10_0;
    %load/vec4 v00000201bb4f56d0_0;
    %sub;
    %vpi_call 2 151 "$display", "Caso 9: A=%b, B=%b Cin=%b -> Sum=%b, delta_t=%0t", v00000201bb4f58b0_0, v00000201bb4f67b0_0, v00000201bb4f6c10_0, v00000201bb4f6d50_0, S<0,vec4,u64> {1 0 0};
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v00000201bb4f58b0_0, 0, 16;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v00000201bb4f67b0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000201bb4f6c10_0, 0, 1;
    %vpi_func 2 155 "$time" 64 {0 0 0};
    %store/vec4 v00000201bb4f56d0_0, 0, 64;
    %delay 1, 0;
    %vpi_func 2 155 "$time" 64 {0 0 0};
    %store/vec4 v00000201bb4f5d10_0, 0, 64;
    %load/vec4 v00000201bb4f5d10_0;
    %load/vec4 v00000201bb4f56d0_0;
    %sub;
    %vpi_call 2 156 "$display", "Caso 10: A=%b, B=%b Cin=%b -> Sum=%b, delta_t=%0t", v00000201bb4f58b0_0, v00000201bb4f67b0_0, v00000201bb4f6c10_0, v00000201bb4f6d50_0, S<0,vec4,u64> {1 0 0};
    %vpi_call 2 160 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_00000201bb4871d0;
T_1 ;
    %vpi_call 2 164 "$dumpfile", "RCA.vcd" {0 0 0};
    %vpi_call 2 165 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000201bb4871d0 {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "RCA.v";
