-- Copyright (C) 1991-2012 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 12.0 Build 178 05/31/2012 SJ Full Version"

-- DATE "09/07/2014 16:27:18"

-- 
-- Device: Altera EP2C70F896I8 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	Mips IS
    PORT (
	Clk : IN std_logic;
	PC_Plus_4_IF : OUT std_logic_vector(31 DOWNTO 0);
	Instruction_IF : OUT std_logic_vector(31 DOWNTO 0);
	Next_PC_IF : OUT std_logic_vector(31 DOWNTO 0);
	Read_Data_1_ID : OUT std_logic_vector(31 DOWNTO 0);
	ALUOp_ID : OUT std_logic_vector(1 DOWNTO 0);
	ALUSrc_ID : OUT std_logic;
	Branch_ID : OUT std_logic;
	MemRead_ID : OUT std_logic;
	MemWrite_ID : OUT std_logic;
	MemtoReg_ID : OUT std_logic;
	Instruction_EX : OUT std_logic_vector(31 DOWNTO 0);
	ALU_Data_2_EX : OUT std_logic_vector(31 DOWNTO 0);
	ALU_Control_EX : OUT std_logic_vector(3 DOWNTO 0);
	ALU_Result_EX : OUT std_logic_vector(31 DOWNTO 0);
	Branch_Dest_EX : OUT std_logic_vector(31 DOWNTO 0);
	Write_Register_EX : OUT std_logic_vector(4 DOWNTO 0);
	Zero_EX : OUT std_logic;
	ALU_Result_MEM : OUT std_logic_vector(31 DOWNTO 0);
	Write_Data_MEM : OUT std_logic_vector(31 DOWNTO 0);
	Read_Data_MEM : OUT std_logic_vector(31 DOWNTO 0);
	PCSrc_MEM : OUT std_logic;
	Read_Data_WB : OUT std_logic_vector(31 DOWNTO 0);
	ALU_Result_WB : OUT std_logic_vector(31 DOWNTO 0);
	Write_Data_WB : OUT std_logic_vector(31 DOWNTO 0);
	Forward_A : OUT std_logic_vector(1 DOWNTO 0);
	Forward_B : OUT std_logic_vector(1 DOWNTO 0);
	Forward_MEM : OUT std_logic;
	Read_Data_forward_MEM_MEM : OUT std_logic_vector(31 DOWNTO 0);
	IF_ID_pipeline_stall : OUT std_logic;
	pc_stall : OUT std_logic;
	ID_Control_Noop : OUT std_logic;
	Forward_Reg_Delay : OUT std_logic_vector(1 DOWNTO 0)
	);
END Mips;

-- Design Ports Information
-- PC_Plus_4_IF[0]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[1]	=>  Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[2]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[3]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[4]	=>  Location: PIN_D27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[5]	=>  Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[6]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[7]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[8]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[9]	=>  Location: PIN_G27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[10]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[11]	=>  Location: PIN_M10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[12]	=>  Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[13]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[14]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[15]	=>  Location: PIN_H28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[16]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[17]	=>  Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[18]	=>  Location: PIN_G29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[19]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[20]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[21]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[22]	=>  Location: PIN_H30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[23]	=>  Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[24]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[25]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[26]	=>  Location: PIN_C27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[27]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[28]	=>  Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[29]	=>  Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[30]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[31]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[0]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[1]	=>  Location: PIN_M30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[2]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[3]	=>  Location: PIN_D29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[4]	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[5]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[6]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[7]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[8]	=>  Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[9]	=>  Location: PIN_AH4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[10]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[11]	=>  Location: PIN_AG2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[12]	=>  Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[13]	=>  Location: PIN_AK26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[14]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[15]	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[16]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[17]	=>  Location: PIN_C28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[18]	=>  Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[19]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[20]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[21]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[22]	=>  Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[23]	=>  Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[24]	=>  Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[25]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[26]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[27]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[28]	=>  Location: PIN_AJ3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[29]	=>  Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[30]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[31]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[0]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[1]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[2]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[3]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[4]	=>  Location: PIN_A28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[5]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[6]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[7]	=>  Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[8]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[9]	=>  Location: PIN_H27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[10]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[11]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[12]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[13]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[14]	=>  Location: PIN_B27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[15]	=>  Location: PIN_G28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[16]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[17]	=>  Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[18]	=>  Location: PIN_G30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[19]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[20]	=>  Location: PIN_L26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[21]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[22]	=>  Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[23]	=>  Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[24]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[25]	=>  Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[26]	=>  Location: PIN_B29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[27]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[28]	=>  Location: PIN_F30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[29]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[30]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[31]	=>  Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[0]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[1]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[2]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[3]	=>  Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[4]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[5]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[6]	=>  Location: PIN_M28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[7]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[8]	=>  Location: PIN_AJ28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[9]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[10]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[11]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[12]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[13]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[14]	=>  Location: PIN_AJ10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[15]	=>  Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[16]	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[17]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[18]	=>  Location: PIN_AA30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[19]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[20]	=>  Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[21]	=>  Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[22]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[23]	=>  Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[24]	=>  Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[25]	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[26]	=>  Location: PIN_AJ27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[27]	=>  Location: PIN_F29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[28]	=>  Location: PIN_AJ18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[29]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[30]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[31]	=>  Location: PIN_AH27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUOp_ID[0]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUOp_ID[1]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUSrc_ID	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_ID	=>  Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MemRead_ID	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MemWrite_ID	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MemtoReg_ID	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[0]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[1]	=>  Location: PIN_R23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[2]	=>  Location: PIN_N28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[3]	=>  Location: PIN_AH7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[4]	=>  Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[5]	=>  Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[6]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[7]	=>  Location: PIN_AF2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[8]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[9]	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[10]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[11]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[12]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[13]	=>  Location: PIN_C26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[14]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[15]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[16]	=>  Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[17]	=>  Location: PIN_AK7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[18]	=>  Location: PIN_B26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[19]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[20]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[21]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[22]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[23]	=>  Location: PIN_AJ5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[24]	=>  Location: PIN_AG8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[25]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[26]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[27]	=>  Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[28]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[29]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[30]	=>  Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[31]	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[0]	=>  Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[1]	=>  Location: PIN_U30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[2]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[3]	=>  Location: PIN_AK20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[4]	=>  Location: PIN_AH26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[5]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[6]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[7]	=>  Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[8]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[9]	=>  Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[10]	=>  Location: PIN_R26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[11]	=>  Location: PIN_AD28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[12]	=>  Location: PIN_P30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[13]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[14]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[15]	=>  Location: PIN_AK25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[16]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[17]	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[18]	=>  Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[19]	=>  Location: PIN_P27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[20]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[21]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[22]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[23]	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[24]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[25]	=>  Location: PIN_P29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[26]	=>  Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[27]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[28]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[29]	=>  Location: PIN_AJ26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[30]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[31]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Control_EX[0]	=>  Location: PIN_T26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Control_EX[1]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Control_EX[2]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Control_EX[3]	=>  Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[0]	=>  Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[1]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[2]	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[3]	=>  Location: PIN_V27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[4]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[5]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[6]	=>  Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[7]	=>  Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[8]	=>  Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[9]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[10]	=>  Location: PIN_M29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[11]	=>  Location: PIN_V28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[12]	=>  Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[13]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[14]	=>  Location: PIN_AJ7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[15]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[16]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[17]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[18]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[19]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[20]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[21]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[22]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[23]	=>  Location: PIN_V29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[24]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[25]	=>  Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[26]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[27]	=>  Location: PIN_AK24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[28]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[29]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[30]	=>  Location: PIN_AG29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[31]	=>  Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[0]	=>  Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[1]	=>  Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[2]	=>  Location: PIN_J30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[3]	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[4]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[5]	=>  Location: PIN_H29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[6]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[7]	=>  Location: PIN_K27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[8]	=>  Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[9]	=>  Location: PIN_M27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[10]	=>  Location: PIN_J29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[11]	=>  Location: PIN_M26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[12]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[13]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[14]	=>  Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[15]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[16]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[17]	=>  Location: PIN_K28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[18]	=>  Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[19]	=>  Location: PIN_A24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[20]	=>  Location: PIN_A25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[21]	=>  Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[22]	=>  Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[23]	=>  Location: PIN_H20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[24]	=>  Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[25]	=>  Location: PIN_L27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[26]	=>  Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[27]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[28]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[29]	=>  Location: PIN_K30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[30]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[31]	=>  Location: PIN_K29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Register_EX[0]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Register_EX[1]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Register_EX[2]	=>  Location: PIN_A26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Register_EX[3]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Register_EX[4]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Zero_EX	=>  Location: PIN_AA27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[0]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[1]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[2]	=>  Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[3]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[4]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[5]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[6]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[7]	=>  Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[8]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[9]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[10]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[11]	=>  Location: PIN_AC24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[12]	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[13]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[14]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[15]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[16]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[17]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[18]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[19]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[20]	=>  Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[21]	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[22]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[23]	=>  Location: PIN_AJ23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[24]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[25]	=>  Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[26]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[27]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[28]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[29]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[30]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[31]	=>  Location: PIN_AB29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[1]	=>  Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[2]	=>  Location: PIN_AG7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[3]	=>  Location: PIN_AD9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[4]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[5]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[6]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[7]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[8]	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[9]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[10]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[11]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[12]	=>  Location: PIN_C30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[13]	=>  Location: PIN_AC4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[14]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[15]	=>  Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[16]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[17]	=>  Location: PIN_AJ11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[18]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[19]	=>  Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[20]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[21]	=>  Location: PIN_D24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[22]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[23]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[24]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[25]	=>  Location: PIN_AJ9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[26]	=>  Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[27]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[28]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[29]	=>  Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[30]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[31]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[0]	=>  Location: PIN_N29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[1]	=>  Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[2]	=>  Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[3]	=>  Location: PIN_AK9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[4]	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[5]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[6]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[7]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[8]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[9]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[10]	=>  Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[11]	=>  Location: PIN_AK28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[12]	=>  Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[13]	=>  Location: PIN_AJ24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[14]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[15]	=>  Location: PIN_L29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[16]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[17]	=>  Location: PIN_AG10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[18]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[19]	=>  Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[20]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[21]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[22]	=>  Location: PIN_AJ15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[23]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[24]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[25]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[26]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[27]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[28]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[29]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[30]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[31]	=>  Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCSrc_MEM	=>  Location: PIN_Y8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[0]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[1]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[2]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[3]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[4]	=>  Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[5]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[6]	=>  Location: PIN_W28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[7]	=>  Location: PIN_AJ13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[8]	=>  Location: PIN_AJ12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[9]	=>  Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[10]	=>  Location: PIN_AK12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[11]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[12]	=>  Location: PIN_AH10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[13]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[14]	=>  Location: PIN_AK10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[15]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[16]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[17]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[18]	=>  Location: PIN_AK23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[19]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[20]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[21]	=>  Location: PIN_AJ25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[22]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[23]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[24]	=>  Location: PIN_P28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[25]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[26]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[27]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[28]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[29]	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[30]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[31]	=>  Location: PIN_B28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[0]	=>  Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[1]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[2]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[3]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[4]	=>  Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[5]	=>  Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[6]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[7]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[8]	=>  Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[9]	=>  Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[10]	=>  Location: PIN_R27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[11]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[12]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[13]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[14]	=>  Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[15]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[16]	=>  Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[17]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[18]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[19]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[20]	=>  Location: PIN_E30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[21]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[22]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[23]	=>  Location: PIN_L30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[24]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[25]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[26]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[27]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[28]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[29]	=>  Location: PIN_AE30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[30]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[31]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[0]	=>  Location: PIN_Y28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[1]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[2]	=>  Location: PIN_T28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[3]	=>  Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[4]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[5]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[6]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[7]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[8]	=>  Location: PIN_Y29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[9]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[10]	=>  Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[11]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[12]	=>  Location: PIN_AK17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[13]	=>  Location: PIN_AB30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[14]	=>  Location: PIN_W27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[15]	=>  Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[16]	=>  Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[17]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[18]	=>  Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[19]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[20]	=>  Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[21]	=>  Location: PIN_Y30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[22]	=>  Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[23]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[24]	=>  Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[25]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[26]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[27]	=>  Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[28]	=>  Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[29]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[30]	=>  Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[31]	=>  Location: PIN_AA29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Forward_A[0]	=>  Location: PIN_U29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Forward_A[1]	=>  Location: PIN_W29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Forward_B[0]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Forward_B[1]	=>  Location: PIN_W30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Forward_MEM	=>  Location: PIN_AG5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[0]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[1]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[2]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[3]	=>  Location: PIN_AK6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[4]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[5]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[6]	=>  Location: PIN_L28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[7]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[8]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[9]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[10]	=>  Location: PIN_AK8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[11]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[12]	=>  Location: PIN_E29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[13]	=>  Location: PIN_AD1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[14]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[15]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[16]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[17]	=>  Location: PIN_AK11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[18]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[19]	=>  Location: PIN_C29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[20]	=>  Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[21]	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[22]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[23]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[24]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[25]	=>  Location: PIN_AF12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[26]	=>  Location: PIN_AG9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[27]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[28]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[29]	=>  Location: PIN_AJ8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[30]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_forward_MEM_MEM[31]	=>  Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IF_ID_pipeline_stall	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pc_stall	=>  Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ID_Control_Noop	=>  Location: PIN_AG24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Forward_Reg_Delay[0]	=>  Location: PIN_T27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Forward_Reg_Delay[1]	=>  Location: PIN_T29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Clk	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF Mips IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_Clk : std_logic;
SIGNAL ww_PC_Plus_4_IF : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Instruction_IF : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Next_PC_IF : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Read_Data_1_ID : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_ALUOp_ID : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_ALUSrc_ID : std_logic;
SIGNAL ww_Branch_ID : std_logic;
SIGNAL ww_MemRead_ID : std_logic;
SIGNAL ww_MemWrite_ID : std_logic;
SIGNAL ww_MemtoReg_ID : std_logic;
SIGNAL ww_Instruction_EX : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_ALU_Data_2_EX : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_ALU_Control_EX : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_ALU_Result_EX : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Branch_Dest_EX : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Write_Register_EX : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_Zero_EX : std_logic;
SIGNAL ww_ALU_Result_MEM : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Write_Data_MEM : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Read_Data_MEM : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_PCSrc_MEM : std_logic;
SIGNAL ww_Read_Data_WB : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_ALU_Result_WB : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Write_Data_WB : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Forward_A : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_Forward_B : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_Forward_MEM : std_logic;
SIGNAL ww_Read_Data_forward_MEM_MEM : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_IF_ID_pipeline_stall : std_logic;
SIGNAL ww_pc_stall : std_logic;
SIGNAL ww_ID_Control_Noop : std_logic;
SIGNAL ww_Forward_Reg_Delay : std_logic_vector(1 DOWNTO 0);
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \Clk~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \EX_ALU|LessThan0~1_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~3_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~5_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~7_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~9_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~11_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~13_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~15_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~17_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~19_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~21_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~23_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~25_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~27_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~29_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~31_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~33_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~35_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~37_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~39_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~41_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~43_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~45_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~47_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~49_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~51_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~53_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~55_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~57_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~59_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~61_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~62_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~71_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~85_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~94_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~100_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~102_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~104_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~108_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~112_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~114_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~118_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~120_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a30\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a28\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Read_Data_2_EX[0]~0_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Read_Data_2_EX[5]~5_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Read_Data_2_EX[10]~10_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Read_Data_2_EX[14]~14_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Read_Data_2_EX[15]~15_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Read_Data_2_EX[16]~16_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Read_Data_2_EX[17]~17_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Read_Data_2_EX[20]~20_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Read_Data_2_EX[23]~23_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Read_Data_2_EX[25]~25_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Read_Data_2_EX[26]~26_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Read_Data_2_EX[27]~27_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Read_Data_2_EX[29]~29_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Read_Data_2_EX[30]~30_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9~portbdataout\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27~portbdataout\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28\ : std_logic;
SIGNAL \IF_Instruction_Memory|memory~3_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Forward_Reg_Delay[0]~2_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[7]~14_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[9]~18_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[10]~20_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[21]~42_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[22]~44_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[29]~58_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Equal9~0_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Forward_B[0]~3_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux21~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux17~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux15~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux14~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux11~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux5~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux4~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux2~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux1~0_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Forward_A[0]~2_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Forward_A[0]~4_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux3~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux6~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux7~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux7~1_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux8~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux11~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux14~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux14~1_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux18~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux19~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux26~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux26~1_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux28~0_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~56_combout\ : std_logic;
SIGNAL \EX_ALU|Mux29~0_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~59_combout\ : std_logic;
SIGNAL \EX_ALU|Mux26~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux21~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux19~0_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~81_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~84_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~87_combout\ : std_logic;
SIGNAL \EX_ALU|Mux13~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux8~0_combout\ : std_logic;
SIGNAL \EX_ALU|Equal0~2_combout\ : std_logic;
SIGNAL \EX_ALU|Equal0~3_combout\ : std_logic;
SIGNAL \EX_ALU|Equal0~4_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Forward_A[0]~6_combout\ : std_logic;
SIGNAL \ID_Registers|always2~0_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|always0~5_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~8_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~9_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~10_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~28_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~29_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~30_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~31_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~38_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~40_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~41_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~44_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~46_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~47_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~48_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~49_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~52_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~53_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~54_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~56_combout\ : std_logic;
SIGNAL \EX_ALU|ALU_Result_EX~2_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~124_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~125_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~126_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~128_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~129_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~130_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~131_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~132_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~133_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~135_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~136_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~138_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~139_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~140_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~142_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~144_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~145_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~146_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~147_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~148_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[2]~1\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[3]~2_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[3]~3\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[4]~5\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[5]~6_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[5]~7\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[6]~8_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[6]~9\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[7]~10_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[7]~11\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[8]~12_combout\ : std_logic;
SIGNAL \IF_Instruction_Memory|memory~0_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[8]~13\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[9]~15\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[10]~16_combout\ : std_logic;
SIGNAL \IF_Instruction_Memory|memory~4_combout\ : std_logic;
SIGNAL \IF_Instruction_Memory|memory~1_combout\ : std_logic;
SIGNAL \IF_Instruction_Memory|memory~2_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Equal9~1_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Equal9~2_combout\ : std_logic;
SIGNAL \IF_Instruction_Memory|memory~13_combout\ : std_logic;
SIGNAL \ID_Control|Decoder0~1_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|MemRead_EX~regout\ : std_logic;
SIGNAL \IF_Instruction_Memory|memory~11_combout\ : std_logic;
SIGNAL \IF_Instruction_Memory|memory~12_combout\ : std_logic;
SIGNAL \IF_Instruction_Memory|memory~8_combout\ : std_logic;
SIGNAL \IF_Instruction_Memory|memory~9_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Equal8~0_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Equal8~1_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|ID_Control_Noop~combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[2]~0_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[4]~4_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[9]~14_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[10]~17\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[11]~18_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[11]~19\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[12]~20_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[12]~21\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[13]~22_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[13]~23\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[14]~24_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[14]~25\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[15]~26_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[15]~27\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[16]~28_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[16]~29\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[17]~30_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[17]~31\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[18]~32_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[18]~33\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[19]~34_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[19]~35\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[20]~36_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[20]~37\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[21]~38_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[21]~39\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[22]~40_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[22]~41\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[23]~42_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[23]~43\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[24]~44_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[24]~45\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[25]~46_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[25]~47\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[26]~48_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[26]~49\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[27]~50_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[27]~51\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[28]~52_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[28]~53\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[29]~54_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[29]~55\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[30]~56_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[30]~57\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[31]~58_combout\ : std_logic;
SIGNAL \IF_Instruction_Memory|memory~5_combout\ : std_logic;
SIGNAL \IF_Instruction_Memory|memory~6_combout\ : std_logic;
SIGNAL \IF_Instruction_Memory|memory~7_combout\ : std_logic;
SIGNAL \IF_Instruction_Memory|memory~10_combout\ : std_logic;
SIGNAL \EX_MEM_Pipeline_Stage|Instruction_MEM[16]~feeder_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Equal10~0_combout\ : std_logic;
SIGNAL \EX_MEM_Pipeline_Stage|MemRead_MEM~regout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Equal10~1_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0_bypass[12]~feeder_combout\ : std_logic;
SIGNAL \ID_Control|Decoder0~0_combout\ : std_logic;
SIGNAL \EX_Dest_Mux|Write_Register_EX[0]~0_combout\ : std_logic;
SIGNAL \ID_Registers|register~0_combout\ : std_logic;
SIGNAL \ID_Registers|register~1_combout\ : std_logic;
SIGNAL \ID_Registers|register~combout\ : std_logic;
SIGNAL \ID_Control|ALUSrc_ID~0_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|ALUSrc_EX~0_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ : std_logic;
SIGNAL \EX_ALU_Control|ALU_Control_EX~2_combout\ : std_logic;
SIGNAL \EX_ALU_Control|ALU_Control_EX[2]~3_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~51_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~53_cout\ : std_logic;
SIGNAL \EX_ALU|Add0~54_combout\ : std_logic;
SIGNAL \EX_ALU_Control|ALU_Control_EX[1]~1_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout\ : std_logic;
SIGNAL \ID_Control|RegWrite_ID~2_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|RegWrite_EX~regout\ : std_logic;
SIGNAL \EX_MEM_Pipeline_Stage|RegWrite_MEM~regout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Forward_A[1]~0_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Instruction_EX[22]~feeder_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Equal1~0_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Forward_A[1]~1_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux31~0_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|RegWrite_WB~regout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Forward_B[0]~5_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Forward_A[0]~3_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Forward_A[0]~5_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux31~1_combout\ : std_logic;
SIGNAL \EX_ALU|Mux31~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux31~1_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|ALU_Result_WB[0]~feeder_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|ALU_Result_WB[7]~feeder_combout\ : std_logic;
SIGNAL \EX_ALU_Control|WideOr0~0_combout\ : std_logic;
SIGNAL \EX_ALU_Control|ALU_Control_EX[0]~0_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Forward_B[0]~6_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Forward_B[0]~7_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Forward_B[1]~0_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Forward_B[1]~1_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Forward_B[0]~4_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Forward_B[0]~8_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|ALU_Result_WB[26]~feeder_combout\ : std_logic;
SIGNAL \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Forward_B[1]~2_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux5~1_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|ID_Control_Noop~_wirecell_combout\ : std_logic;
SIGNAL \Clk~combout\ : std_logic;
SIGNAL \Clk~clkctrl_outclk\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux31~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux31~1_combout\ : std_logic;
SIGNAL \ID_Registers|register~2_combout\ : std_logic;
SIGNAL \ID_Registers|register~3_combout\ : std_logic;
SIGNAL \ID_Registers|register~5\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~66_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux28~1_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~55\ : std_logic;
SIGNAL \EX_ALU|Add0~58\ : std_logic;
SIGNAL \EX_ALU|Add0~61\ : std_logic;
SIGNAL \EX_ALU|Add0~63\ : std_logic;
SIGNAL \EX_ALU|Add0~64_combout\ : std_logic;
SIGNAL \EX_ALU|Mux27~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux27~1_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[6]~12_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[6]~13_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux25~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux25~1_combout\ : std_logic;
SIGNAL \EX_ALU|Mux25~0_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~68\ : std_logic;
SIGNAL \EX_ALU|Add0~69_combout\ : std_logic;
SIGNAL \EX_ALU|Mux25~1_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|ALU_Result_WB[6]~feeder_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|ALU_Result_WB[8]~feeder_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux1~1_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~55_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux4~1_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux3~1_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[9]~19_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux22~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux22~1_combout\ : std_logic;
SIGNAL \EX_ALU|Mux22~0_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[10]~21_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux21~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux21~1_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~76\ : std_logic;
SIGNAL \EX_ALU|Add0~77_combout\ : std_logic;
SIGNAL \EX_ALU|Mux21~1_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|ALU_Result_WB[10]~feeder_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[11]~22_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[11]~23_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux20~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux20~1_combout\ : std_logic;
SIGNAL \EX_ALU|Mux20~0_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~78\ : std_logic;
SIGNAL \EX_ALU|Add0~79_combout\ : std_logic;
SIGNAL \EX_ALU|Mux20~1_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|ALU_Result_WB[11]~feeder_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux18~1_combout\ : std_logic;
SIGNAL \EX_ALU|Mux18~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux18~1_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|ALU_Result_WB[13]~feeder_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux15~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux15~1_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux15~1_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[16]~16_combout\ : std_logic;
SIGNAL \EX_ALU|Mux15~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux17~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux19~1_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~80\ : std_logic;
SIGNAL \EX_ALU|Add0~83\ : std_logic;
SIGNAL \EX_ALU|Add0~86\ : std_logic;
SIGNAL \EX_ALU|Add0~88_combout\ : std_logic;
SIGNAL \EX_ALU|Mux17~1_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux17~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux17~1_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~89\ : std_logic;
SIGNAL \EX_ALU|Add0~91\ : std_logic;
SIGNAL \EX_ALU|Add0~92_combout\ : std_logic;
SIGNAL \EX_ALU|Mux15~1_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|ALU_Result_WB[16]~feeder_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~32_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~33_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux14~1_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[17]~17_combout\ : std_logic;
SIGNAL \EX_ALU|Mux14~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux14~1_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|ALU_Result_WB[17]~feeder_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~34_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~35_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux11~1_combout\ : std_logic;
SIGNAL \EX_ALU|Mux11~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux11~1_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|ALU_Result_WB[20]~feeder_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[22]~45_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux9~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux9~1_combout\ : std_logic;
SIGNAL \EX_ALU|Mux9~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux9~1_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|ALU_Result_WB[22]~feeder_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~45_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux8~1_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[21]~43_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux10~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux10~1_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~137_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~134_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~93\ : std_logic;
SIGNAL \EX_ALU|Add0~95\ : std_logic;
SIGNAL \EX_ALU|Add0~97\ : std_logic;
SIGNAL \EX_ALU|Add0~99\ : std_logic;
SIGNAL \EX_ALU|Add0~101\ : std_logic;
SIGNAL \EX_ALU|Add0~103\ : std_logic;
SIGNAL \EX_ALU|Add0~105\ : std_logic;
SIGNAL \EX_ALU|Add0~106_combout\ : std_logic;
SIGNAL \EX_ALU|Mux8~1_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Read_Data_2_EX[18]~18_combout\ : std_logic;
SIGNAL \ID_Registers|Equal1~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux13~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux13~1_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux2~1_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[29]~29_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[29]~59_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux2~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux2~1_combout\ : std_logic;
SIGNAL \EX_ALU|Mux2~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux2~1_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|ALU_Result_WB[29]~feeder_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[31]~62_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[31]~63_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux0~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux0~1_combout\ : std_logic;
SIGNAL \EX_ALU|Mux0~0_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~117\ : std_logic;
SIGNAL \EX_ALU|Add0~119\ : std_logic;
SIGNAL \EX_ALU|Add0~121\ : std_logic;
SIGNAL \EX_ALU|Add0~122_combout\ : std_logic;
SIGNAL \EX_ALU|Mux0~1_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|ALU_Result_WB[31]~feeder_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Read_Data_2_EX[31]~31_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux0~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux0~1_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~58_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~59_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Read_Data_2_EX[19]~19_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux12~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux12~1_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux11~1_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Read_Data_2_EX[22]~22_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux9~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux9~1_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux8~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux8~1_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux6~1_combout\ : std_logic;
SIGNAL \EX_ALU|Mux6~0_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~141_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~107\ : std_logic;
SIGNAL \EX_ALU|Add0~109\ : std_logic;
SIGNAL \EX_ALU|Add0~110_combout\ : std_logic;
SIGNAL \EX_ALU|Mux6~1_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux6~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux6~1_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~50_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~51_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|ALU_Result_WB[25]~feeder_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Read_Data_2_EX[24]~24_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux7~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux7~1_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[24]~24_combout\ : std_logic;
SIGNAL \EX_ALU|Mux7~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux7~1_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|ALU_Result_WB[24]~feeder_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Read_Data_2_EX[21]~21_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux10~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux10~1_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[21]~21_combout\ : std_logic;
SIGNAL \EX_ALU|Mux10~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux10~1_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|ALU_Result_WB[21]~feeder_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~42_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~43_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[19]~38_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[19]~39_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux12~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux12~1_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~98_combout\ : std_logic;
SIGNAL \EX_ALU|Mux12~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux12~1_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|ALU_Result_WB[19]~feeder_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~39_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[18]~36_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[18]~37_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux13~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux13~1_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~96_combout\ : std_logic;
SIGNAL \EX_ALU|Mux13~1_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|ALU_Result_WB[18]~feeder_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18~portbdataout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~36_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~37_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[15]~30_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[15]~31_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux16~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux16~1_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux16~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux16~1_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[15]~15_combout\ : std_logic;
SIGNAL \EX_ALU|Mux16~0_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~90_combout\ : std_logic;
SIGNAL \EX_ALU|Mux16~1_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|ALU_Result_WB[15]~feeder_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Read_Data_2_EX[9]~9_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux22~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux22~1_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux21~1_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Read_Data_2_EX[11]~11_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux20~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux20~1_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Read_Data_2_EX[12]~12_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux19~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux19~1_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Read_Data_2_EX[13]~13_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux18~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux18~1_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux17~1_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~24_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~25_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Read_Data_2_EX[7]~7_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux24~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux24~1_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~127_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~70\ : std_logic;
SIGNAL \EX_ALU|Add0~72\ : std_logic;
SIGNAL \EX_ALU|Add0~74\ : std_logic;
SIGNAL \EX_ALU|Add0~75_combout\ : std_logic;
SIGNAL \EX_ALU|Mux22~1_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|ALU_Result_WB[9]~feeder_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~18_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~19_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[27]~54_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[27]~55_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[27]~27_combout\ : std_logic;
SIGNAL \EX_ALU|Mux4~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux4~1_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux4~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux4~1_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~143_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~111\ : std_logic;
SIGNAL \EX_ALU|Add0~113\ : std_logic;
SIGNAL \EX_ALU|Add0~115\ : std_logic;
SIGNAL \EX_ALU|Add0~116_combout\ : std_logic;
SIGNAL \EX_ALU|Mux3~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux3~1_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|ALU_Result_WB[28]~feeder_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~57_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Read_Data_2_EX[28]~28_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux3~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux3~1_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a30\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~60_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~61_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|ALU_Result_WB[30]~feeder_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux1~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux1~1_combout\ : std_logic;
SIGNAL \EX_ALU|Mux1~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux1~1_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|always0~4_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Read_Data_2_EX[8]~8_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux23~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux23~1_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~16_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~17_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[8]~16_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[8]~17_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux23~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux23~1_combout\ : std_logic;
SIGNAL \EX_ALU|Mux23~0_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~73_combout\ : std_logic;
SIGNAL \EX_ALU|Mux23~1_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Read_Data_2_EX[1]~1_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux30~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux30~1_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Read_Data_2_EX[2]~2_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux29~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux29~1_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Read_Data_2_EX[4]~4_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux27~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux27~1_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux26~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux26~1_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Read_Data_2_EX[6]~6_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux25~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux25~1_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~12_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~13_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[4]~8_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[4]~9_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux27~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux27~1_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~65\ : std_logic;
SIGNAL \EX_ALU|Add0~67_combout\ : std_logic;
SIGNAL \EX_ALU|Mux26~1_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|ALU_Result_WB[5]~feeder_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~11_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Read_Data_2_EX[3]~3_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux28~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_B|Mux28~1_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[3]~3_combout\ : std_logic;
SIGNAL \EX_ALU|Mux28~0_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~62_combout\ : std_logic;
SIGNAL \EX_ALU|Mux28~1_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|ALU_Result_WB[3]~feeder_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[2]~4_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[2]~5_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux29~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux29~1_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~60_combout\ : std_logic;
SIGNAL \EX_ALU|Mux29~1_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~4_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~5_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|ALU_Result_WB[2]~feeder_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[1]~2_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[1]~3_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux30~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux30~1_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~57_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[1]~1_combout\ : std_logic;
SIGNAL \EX_ALU|Mux30~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux30~1_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|ALU_Result_WB[1]~feeder_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[26]~52_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[26]~53_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux5~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux5~1_combout\ : std_logic;
SIGNAL \EX_ALU|Mux5~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux5~1_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|always0~8_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|always0~6_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|always0~7_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|always0~9_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~14_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~15_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[7]~15_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux24~0_combout\ : std_logic;
SIGNAL \Data_forwarding_mux_A|Mux24~1_combout\ : std_logic;
SIGNAL \EX_ALU|Mux24~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux24~1_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|always0~2_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|always0~1_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~82_combout\ : std_logic;
SIGNAL \EX_ALU|Mux19~1_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|always0~0_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|always0~3_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~0_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~1_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[0]~0_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[0]~1_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[3]~6_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[3]~7_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[5]~10_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[5]~11_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[12]~24_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[12]~25_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[13]~26_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[13]~27_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[14]~28_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[14]~29_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[16]~32_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[16]~33_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[17]~34_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[17]~35_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[20]~40_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[20]~41_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[23]~46_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[23]~47_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[24]~48_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[24]~49_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[25]~50_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[25]~51_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a28\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[28]~56_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[28]~57_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a30\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[30]~60_combout\ : std_logic;
SIGNAL \ID_Registers|Read_Data_1_ID[30]~61_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Instruction_EX[0]~feeder_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Instruction_EX[5]~feeder_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Instruction_EX[26]~feeder_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Instruction_EX[27]~feeder_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Instruction_EX[31]~feeder_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[2]~2_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[4]~4_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[5]~5_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[6]~6_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[7]~7_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[8]~8_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[9]~9_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[10]~10_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[11]~11_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[12]~12_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[13]~13_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[14]~14_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[18]~18_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[19]~19_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[20]~20_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[22]~22_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[23]~23_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[25]~25_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[26]~26_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[28]~28_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[30]~30_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout\ : std_logic;
SIGNAL \EX_PC_Add|Add0~0_combout\ : std_logic;
SIGNAL \EX_PC_Add|Add0~1\ : std_logic;
SIGNAL \EX_PC_Add|Add0~2_combout\ : std_logic;
SIGNAL \EX_PC_Add|Add0~3\ : std_logic;
SIGNAL \EX_PC_Add|Add0~4_combout\ : std_logic;
SIGNAL \EX_PC_Add|Add0~5\ : std_logic;
SIGNAL \EX_PC_Add|Add0~6_combout\ : std_logic;
SIGNAL \EX_PC_Add|Add0~7\ : std_logic;
SIGNAL \EX_PC_Add|Add0~8_combout\ : std_logic;
SIGNAL \EX_PC_Add|Add0~9\ : std_logic;
SIGNAL \EX_PC_Add|Add0~10_combout\ : std_logic;
SIGNAL \EX_PC_Add|Add0~11\ : std_logic;
SIGNAL \EX_PC_Add|Add0~12_combout\ : std_logic;
SIGNAL \EX_PC_Add|Add0~13\ : std_logic;
SIGNAL \EX_PC_Add|Add0~14_combout\ : std_logic;
SIGNAL \EX_PC_Add|Add0~15\ : std_logic;
SIGNAL \EX_PC_Add|Add0~16_combout\ : std_logic;
SIGNAL \EX_PC_Add|Add0~17\ : std_logic;
SIGNAL \EX_PC_Add|Add0~18_combout\ : std_logic;
SIGNAL \EX_PC_Add|Add0~19\ : std_logic;
SIGNAL \EX_PC_Add|Add0~20_combout\ : std_logic;
SIGNAL \EX_PC_Add|Add0~21\ : std_logic;
SIGNAL \EX_PC_Add|Add0~22_combout\ : std_logic;
SIGNAL \EX_PC_Add|Add0~23\ : std_logic;
SIGNAL \EX_PC_Add|Add0~24_combout\ : std_logic;
SIGNAL \EX_PC_Add|Add0~25\ : std_logic;
SIGNAL \EX_PC_Add|Add0~26_combout\ : std_logic;
SIGNAL \EX_PC_Add|Add0~27\ : std_logic;
SIGNAL \EX_PC_Add|Add0~28_combout\ : std_logic;
SIGNAL \EX_PC_Add|Add0~29\ : std_logic;
SIGNAL \EX_PC_Add|Add0~30_combout\ : std_logic;
SIGNAL \EX_PC_Add|Add0~31\ : std_logic;
SIGNAL \EX_PC_Add|Add0~32_combout\ : std_logic;
SIGNAL \EX_PC_Add|Add0~33\ : std_logic;
SIGNAL \EX_PC_Add|Add0~34_combout\ : std_logic;
SIGNAL \EX_PC_Add|Add0~35\ : std_logic;
SIGNAL \EX_PC_Add|Add0~36_combout\ : std_logic;
SIGNAL \EX_PC_Add|Add0~37\ : std_logic;
SIGNAL \EX_PC_Add|Add0~38_combout\ : std_logic;
SIGNAL \EX_PC_Add|Add0~39\ : std_logic;
SIGNAL \EX_PC_Add|Add0~40_combout\ : std_logic;
SIGNAL \EX_PC_Add|Add0~41\ : std_logic;
SIGNAL \EX_PC_Add|Add0~42_combout\ : std_logic;
SIGNAL \EX_PC_Add|Add0~43\ : std_logic;
SIGNAL \EX_PC_Add|Add0~44_combout\ : std_logic;
SIGNAL \EX_PC_Add|Add0~45\ : std_logic;
SIGNAL \EX_PC_Add|Add0~46_combout\ : std_logic;
SIGNAL \EX_PC_Add|Add0~47\ : std_logic;
SIGNAL \EX_PC_Add|Add0~48_combout\ : std_logic;
SIGNAL \EX_PC_Add|Add0~49\ : std_logic;
SIGNAL \EX_PC_Add|Add0~50_combout\ : std_logic;
SIGNAL \EX_PC_Add|Add0~51\ : std_logic;
SIGNAL \EX_PC_Add|Add0~52_combout\ : std_logic;
SIGNAL \EX_PC_Add|Add0~53\ : std_logic;
SIGNAL \EX_PC_Add|Add0~54_combout\ : std_logic;
SIGNAL \EX_PC_Add|Add0~55\ : std_logic;
SIGNAL \EX_PC_Add|Add0~56_combout\ : std_logic;
SIGNAL \EX_PC_Add|Add0~57\ : std_logic;
SIGNAL \EX_PC_Add|Add0~58_combout\ : std_logic;
SIGNAL \EX_ALU|Equal0~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux30~2_combout\ : std_logic;
SIGNAL \EX_ALU|Equal0~6_combout\ : std_logic;
SIGNAL \EX_ALU|Equal0~7_combout\ : std_logic;
SIGNAL \EX_ALU|Equal0~8_combout\ : std_logic;
SIGNAL \EX_ALU|Equal0~9_combout\ : std_logic;
SIGNAL \EX_ALU|Equal0~10_combout\ : std_logic;
SIGNAL \EX_ALU|Equal0~1_combout\ : std_logic;
SIGNAL \EX_ALU|Equal0~5_combout\ : std_logic;
SIGNAL \EX_ALU|Equal0~11_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~2_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~3_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~6_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~7_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~20_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~21_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~22_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~23_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~26_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~27_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~62_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|Read_Data_MEM~63_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|ALU_Result_WB[4]~feeder_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|ALU_Result_WB[12]~feeder_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|ALU_Result_WB[14]~feeder_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|ALU_Result_WB[27]~feeder_combout\ : std_logic;
SIGNAL \EX_MEM_Pipeline_Stage|Write_Register_MEM\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \EX_MEM_Pipeline_Stage|Write_Data_MEM\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \EX_MEM_Pipeline_Stage|Instruction_MEM\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \EX_MEM_Pipeline_Stage|ALU_Result_MEM\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \MEM_Data_Memory|Read_Data_MEM\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \MEM_WB_Pipeline_Stage|Write_Register_WB\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \MEM_WB_Pipeline_Stage|Read_Data_WB\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \MEM_WB_Pipeline_Stage|Instruction_WB\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \MEM_WB_Pipeline_Stage|ALU_Result_WB\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \MEM_Data_Memory|Data_Memory_rtl_0_bypass\ : std_logic_vector(0 TO 82);
SIGNAL \ID_Registers|register_rtl_0_bypass\ : std_logic_vector(0 TO 74);
SIGNAL \IF_PC_Reg|PC_IF\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \IF_ID_Pipeline_Stage|Instruction_ID\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ID_EX_Pipeline_Stage|Read_Data_2_EX\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ID_EX_Pipeline_Stage|Read_Data_1_EX\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ID_EX_Pipeline_Stage|PC_Plus_4_EX\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ID_EX_Pipeline_Stage|Instruction_EX\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ID_EX_Pipeline_Stage|ALUOp_EX\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Data_Forwarding_unit|ALT_INV_ID_Control_Noop~_wirecell_combout\ : std_logic;
SIGNAL \Data_Forwarding_unit|ALT_INV_ID_Control_Noop~combout\ : std_logic;
SIGNAL \ID_Control|ALT_INV_ALUSrc_ID~0_combout\ : std_logic;

BEGIN

ww_Clk <= Clk;
PC_Plus_4_IF <= ww_PC_Plus_4_IF;
Instruction_IF <= ww_Instruction_IF;
Next_PC_IF <= ww_Next_PC_IF;
Read_Data_1_ID <= ww_Read_Data_1_ID;
ALUOp_ID <= ww_ALUOp_ID;
ALUSrc_ID <= ww_ALUSrc_ID;
Branch_ID <= ww_Branch_ID;
MemRead_ID <= ww_MemRead_ID;
MemWrite_ID <= ww_MemWrite_ID;
MemtoReg_ID <= ww_MemtoReg_ID;
Instruction_EX <= ww_Instruction_EX;
ALU_Data_2_EX <= ww_ALU_Data_2_EX;
ALU_Control_EX <= ww_ALU_Control_EX;
ALU_Result_EX <= ww_ALU_Result_EX;
Branch_Dest_EX <= ww_Branch_Dest_EX;
Write_Register_EX <= ww_Write_Register_EX;
Zero_EX <= ww_Zero_EX;
ALU_Result_MEM <= ww_ALU_Result_MEM;
Write_Data_MEM <= ww_Write_Data_MEM;
Read_Data_MEM <= ww_Read_Data_MEM;
PCSrc_MEM <= ww_PCSrc_MEM;
Read_Data_WB <= ww_Read_Data_WB;
ALU_Result_WB <= ww_ALU_Result_WB;
Write_Data_WB <= ww_Write_Data_WB;
Forward_A <= ww_Forward_A;
Forward_B <= ww_Forward_B;
Forward_MEM <= ww_Forward_MEM;
Read_Data_forward_MEM_MEM <= ww_Read_Data_forward_MEM_MEM;
IF_ID_pipeline_stall <= ww_IF_ID_pipeline_stall;
pc_stall <= ww_pc_stall;
ID_Control_Noop <= ww_ID_Control_Noop;
Forward_Reg_Delay <= ww_Forward_Reg_Delay;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout\ & 
\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout\ & 
\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout\ & 
\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout\ & 
\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout\ & 
\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout\ & 
\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout\);

\ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\MEM_WB_Pipeline_Stage|Instruction_WB\(14) & \MEM_WB_Pipeline_Stage|Instruction_WB\(13) & \MEM_WB_Pipeline_Stage|Instruction_WB\(12) & 
\MEM_WB_Pipeline_Stage|Write_Register_WB\(0));

\ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \IF_Instruction_Memory|memory~13_combout\ & \IF_Instruction_Memory|memory~9_combout\);

\ID_Registers|register_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a1\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a2\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a3\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a4\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a5\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a6\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a7\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a8\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a9\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a10\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a11\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a12\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a13\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a14\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a15\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a16\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a17\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a18\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a19\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a20\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a21\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a22\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a23\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a24\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a25\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a26\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a27\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a28\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a29\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a30\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a31\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout\ & 
\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout\ & 
\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout\ & 
\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout\ & 
\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout\ & 
\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout\ & 
\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout\);

\ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\MEM_WB_Pipeline_Stage|Instruction_WB\(14) & \MEM_WB_Pipeline_Stage|Instruction_WB\(13) & \MEM_WB_Pipeline_Stage|Instruction_WB\(12) & 
\MEM_WB_Pipeline_Stage|Write_Register_WB\(0));

\ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\IF_Instruction_Memory|memory~2_combout\ & \IF_Instruction_Memory|memory~4_combout\ & \IF_Instruction_Memory|memory~10_combout\ & \IF_Instruction_Memory|memory~12_combout\);

\ID_Registers|register_rtl_1|auto_generated|ram_block1a0~portbdataout\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a1\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a2\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a3\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a4\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a5\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a6\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a7\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a8\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a9\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a10\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a11\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a12\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a13\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a14\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a15\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a16\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a17\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a18\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a19\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a20\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a21\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a22\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a23\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a24\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a25\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a26\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a27\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a28\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a29\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a30\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a31\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\EX_MEM_Pipeline_Stage|Write_Data_MEM\(8) & \EX_MEM_Pipeline_Stage|Write_Data_MEM\(7) & \EX_MEM_Pipeline_Stage|Write_Data_MEM\(6) & 
\EX_MEM_Pipeline_Stage|Write_Data_MEM\(5) & \EX_MEM_Pipeline_Stage|Write_Data_MEM\(4) & \EX_MEM_Pipeline_Stage|Write_Data_MEM\(3) & \EX_MEM_Pipeline_Stage|Write_Data_MEM\(2) & \EX_MEM_Pipeline_Stage|Write_Data_MEM\(1) & 
\EX_MEM_Pipeline_Stage|Write_Data_MEM\(0));

\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(8) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(7) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(6) & 
\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(5) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(4) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(3) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(2) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(1) & 
\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(0));

\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\EX_ALU|Mux23~1_combout\ & \EX_ALU|Mux24~1_combout\ & \EX_ALU|Mux25~1_combout\ & \EX_ALU|Mux26~1_combout\ & \EX_ALU|Mux27~1_combout\ & \EX_ALU|Mux28~1_combout\ & 
\EX_ALU|Mux29~1_combout\ & \EX_ALU|Mux30~1_combout\ & \EX_ALU|Mux31~1_combout\);

\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a1\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a3\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a4\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a5\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a6\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a7\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);

\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\ <= (\EX_MEM_Pipeline_Stage|Write_Data_MEM\(17) & \EX_MEM_Pipeline_Stage|Write_Data_MEM\(16) & \EX_MEM_Pipeline_Stage|Write_Data_MEM\(15) & 
\EX_MEM_Pipeline_Stage|Write_Data_MEM\(14) & \EX_MEM_Pipeline_Stage|Write_Data_MEM\(13) & \EX_MEM_Pipeline_Stage|Write_Data_MEM\(12) & \EX_MEM_Pipeline_Stage|Write_Data_MEM\(11) & \EX_MEM_Pipeline_Stage|Write_Data_MEM\(10) & 
\EX_MEM_Pipeline_Stage|Write_Data_MEM\(9));

\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(8) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(7) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(6) & 
\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(5) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(4) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(3) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(2) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(1) & 
\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(0));

\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (\EX_ALU|Mux23~1_combout\ & \EX_ALU|Mux24~1_combout\ & \EX_ALU|Mux25~1_combout\ & \EX_ALU|Mux26~1_combout\ & \EX_ALU|Mux27~1_combout\ & \EX_ALU|Mux28~1_combout\ & 
\EX_ALU|Mux29~1_combout\ & \EX_ALU|Mux30~1_combout\ & \EX_ALU|Mux31~1_combout\);

\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9~portbdataout\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(1);
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a11\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(2);
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a12\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(3);
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a13\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(4);
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a14\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(5);
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a15\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(6);
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(7);
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a17\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(8);

\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\ <= (\EX_MEM_Pipeline_Stage|Write_Data_MEM\(26) & \EX_MEM_Pipeline_Stage|Write_Data_MEM\(25) & \EX_MEM_Pipeline_Stage|Write_Data_MEM\(24) & 
\EX_MEM_Pipeline_Stage|Write_Data_MEM\(23) & \EX_MEM_Pipeline_Stage|Write_Data_MEM\(22) & \EX_MEM_Pipeline_Stage|Write_Data_MEM\(21) & \EX_MEM_Pipeline_Stage|Write_Data_MEM\(20) & \EX_MEM_Pipeline_Stage|Write_Data_MEM\(19) & 
\EX_MEM_Pipeline_Stage|Write_Data_MEM\(18));

\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(8) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(7) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(6) & 
\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(5) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(4) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(3) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(2) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(1) & 
\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(0));

\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ <= (\EX_ALU|Mux23~1_combout\ & \EX_ALU|Mux24~1_combout\ & \EX_ALU|Mux25~1_combout\ & \EX_ALU|Mux26~1_combout\ & \EX_ALU|Mux27~1_combout\ & \EX_ALU|Mux28~1_combout\ & 
\EX_ALU|Mux29~1_combout\ & \EX_ALU|Mux30~1_combout\ & \EX_ALU|Mux31~1_combout\);

\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18~portbdataout\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(0);
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a19\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(1);
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(2);
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a21\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(3);
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a22\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(4);
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a23\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(5);
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(6);
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a25\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(7);
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a26\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(8);

\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\ <= (\EX_MEM_Pipeline_Stage|Write_Data_MEM\(31) & \EX_MEM_Pipeline_Stage|Write_Data_MEM\(30) & \EX_MEM_Pipeline_Stage|Write_Data_MEM\(29) & 
\EX_MEM_Pipeline_Stage|Write_Data_MEM\(28) & \EX_MEM_Pipeline_Stage|Write_Data_MEM\(27));

\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(8) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(7) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(6) & 
\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(5) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(4) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(3) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(2) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(1) & 
\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(0));

\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\ <= (\EX_ALU|Mux23~1_combout\ & \EX_ALU|Mux24~1_combout\ & \EX_ALU|Mux25~1_combout\ & \EX_ALU|Mux26~1_combout\ & \EX_ALU|Mux27~1_combout\ & \EX_ALU|Mux28~1_combout\ & 
\EX_ALU|Mux29~1_combout\ & \EX_ALU|Mux30~1_combout\ & \EX_ALU|Mux31~1_combout\);

\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27~portbdataout\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\(0);
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\(1);
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a29\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\(2);
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a30\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\(3);
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a31\ <= \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\(4);

\Clk~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \Clk~combout\);

\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \EX_MEM_Pipeline_Stage|MemRead_MEM~regout\);
\Data_Forwarding_unit|ALT_INV_ID_Control_Noop~_wirecell_combout\ <= NOT \Data_Forwarding_unit|ID_Control_Noop~_wirecell_combout\;
\Data_Forwarding_unit|ALT_INV_ID_Control_Noop~combout\ <= NOT \Data_Forwarding_unit|ID_Control_Noop~combout\;
\ID_Control|ALT_INV_ALUSrc_ID~0_combout\ <= NOT \ID_Control|ALUSrc_ID~0_combout\;

-- Location: M4K_X64_Y23
\ID_Registers|register_rtl_0|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"00000015000000140000001300000012000000110000001000000009000000080000000700000006000000050000000400000003000000020000000100000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Mips.ram0_ID_Registers_ada8f4a0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ID_Registers:ID_Registers|altsyncram:register_rtl_0|altsyncram_6li1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 4,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 32,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 15,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 4,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 32,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \ID_Registers|always2~0_combout\,
	portbrewe => VCC,
	portbaddrstall => \Data_Forwarding_unit|ALT_INV_ID_Control_Noop~_wirecell_combout\,
	clk0 => \Clk~clkctrl_outclk\,
	portadatain => \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCFF_X65_Y23_N17
\ID_EX_Pipeline_Stage|Read_Data_2_EX[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Read_Data_2_EX[0]~0_combout\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout\,
	sload => \ID_Registers|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(0));

-- Location: LCFF_X58_Y23_N9
\ID_EX_Pipeline_Stage|Read_Data_2_EX[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Read_Data_2_EX[5]~5_combout\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout\,
	sload => \ID_Registers|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(5));

-- Location: LCFF_X62_Y24_N1
\ID_EX_Pipeline_Stage|Read_Data_2_EX[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Read_Data_2_EX[10]~10_combout\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout\,
	sload => \ID_Registers|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(10));

-- Location: LCFF_X58_Y22_N9
\ID_EX_Pipeline_Stage|Read_Data_2_EX[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Read_Data_2_EX[14]~14_combout\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout\,
	sload => \ID_Registers|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(14));

-- Location: LCFF_X60_Y23_N17
\ID_EX_Pipeline_Stage|Read_Data_2_EX[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Read_Data_2_EX[15]~15_combout\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout\,
	sload => \ID_Registers|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(15));

-- Location: LCFF_X67_Y21_N9
\ID_EX_Pipeline_Stage|Read_Data_2_EX[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Read_Data_2_EX[16]~16_combout\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout\,
	sload => \ID_Registers|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(16));

-- Location: LCFF_X58_Y21_N17
\ID_EX_Pipeline_Stage|Read_Data_2_EX[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Read_Data_2_EX[17]~17_combout\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout\,
	sload => \ID_Registers|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(17));

-- Location: LCFF_X61_Y24_N9
\ID_EX_Pipeline_Stage|Read_Data_2_EX[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Read_Data_2_EX[20]~20_combout\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout\,
	sload => \ID_Registers|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(20));

-- Location: LCFF_X66_Y23_N3
\ID_EX_Pipeline_Stage|Read_Data_2_EX[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Read_Data_2_EX[23]~23_combout\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout\,
	sload => \ID_Registers|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(23));

-- Location: LCFF_X66_Y21_N25
\ID_EX_Pipeline_Stage|Read_Data_2_EX[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Read_Data_2_EX[25]~25_combout\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout\,
	sload => \ID_Registers|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(25));

-- Location: LCFF_X65_Y22_N17
\ID_EX_Pipeline_Stage|Read_Data_2_EX[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Read_Data_2_EX[26]~26_combout\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout\,
	sload => \ID_Registers|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(26));

-- Location: LCFF_X66_Y21_N19
\ID_EX_Pipeline_Stage|Read_Data_2_EX[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Read_Data_2_EX[27]~27_combout\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout\,
	sload => \ID_Registers|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(27));

-- Location: LCFF_X65_Y20_N17
\ID_EX_Pipeline_Stage|Read_Data_2_EX[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Read_Data_2_EX[29]~29_combout\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout\,
	sload => \ID_Registers|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(29));

-- Location: LCFF_X60_Y21_N9
\ID_EX_Pipeline_Stage|Read_Data_2_EX[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Read_Data_2_EX[30]~30_combout\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout\,
	sload => \ID_Registers|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(30));

-- Location: LCCOMB_X63_Y23_N0
\EX_ALU|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~1_cout\ = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout\ & !\Data_forwarding_mux_A|Mux31~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout\,
	datab => \Data_forwarding_mux_A|Mux31~1_combout\,
	datad => VCC,
	cout => \EX_ALU|LessThan0~1_cout\);

-- Location: LCCOMB_X63_Y23_N2
\EX_ALU|LessThan0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~3_cout\ = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[1]~1_combout\ & (\Data_forwarding_mux_A|Mux30~1_combout\ & !\EX_ALU|LessThan0~1_cout\)) # (!\EX_ALU_Mux|ALU_Data_2_EX[1]~1_combout\ & ((\Data_forwarding_mux_A|Mux30~1_combout\) # 
-- (!\EX_ALU|LessThan0~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[1]~1_combout\,
	datab => \Data_forwarding_mux_A|Mux30~1_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~1_cout\,
	cout => \EX_ALU|LessThan0~3_cout\);

-- Location: LCCOMB_X63_Y23_N4
\EX_ALU|LessThan0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~5_cout\ = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[2]~2_combout\ & ((!\EX_ALU|LessThan0~3_cout\) # (!\Data_forwarding_mux_A|Mux29~1_combout\))) # (!\EX_ALU_Mux|ALU_Data_2_EX[2]~2_combout\ & (!\Data_forwarding_mux_A|Mux29~1_combout\ & 
-- !\EX_ALU|LessThan0~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[2]~2_combout\,
	datab => \Data_forwarding_mux_A|Mux29~1_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~3_cout\,
	cout => \EX_ALU|LessThan0~5_cout\);

-- Location: LCCOMB_X63_Y23_N6
\EX_ALU|LessThan0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~7_cout\ = CARRY((\Data_forwarding_mux_A|Mux28~1_combout\ & ((!\EX_ALU|LessThan0~5_cout\) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~3_combout\))) # (!\Data_forwarding_mux_A|Mux28~1_combout\ & (!\EX_ALU_Mux|ALU_Data_2_EX[3]~3_combout\ & 
-- !\EX_ALU|LessThan0~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux28~1_combout\,
	datab => \EX_ALU_Mux|ALU_Data_2_EX[3]~3_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~5_cout\,
	cout => \EX_ALU|LessThan0~7_cout\);

-- Location: LCCOMB_X63_Y23_N8
\EX_ALU|LessThan0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~9_cout\ = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[4]~4_combout\ & ((!\EX_ALU|LessThan0~7_cout\) # (!\Data_forwarding_mux_A|Mux27~1_combout\))) # (!\EX_ALU_Mux|ALU_Data_2_EX[4]~4_combout\ & (!\Data_forwarding_mux_A|Mux27~1_combout\ & 
-- !\EX_ALU|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[4]~4_combout\,
	datab => \Data_forwarding_mux_A|Mux27~1_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~7_cout\,
	cout => \EX_ALU|LessThan0~9_cout\);

-- Location: LCCOMB_X63_Y23_N10
\EX_ALU|LessThan0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~11_cout\ = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[5]~5_combout\ & (\Data_forwarding_mux_A|Mux26~1_combout\ & !\EX_ALU|LessThan0~9_cout\)) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~5_combout\ & ((\Data_forwarding_mux_A|Mux26~1_combout\) # 
-- (!\EX_ALU|LessThan0~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[5]~5_combout\,
	datab => \Data_forwarding_mux_A|Mux26~1_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~9_cout\,
	cout => \EX_ALU|LessThan0~11_cout\);

-- Location: LCCOMB_X63_Y23_N12
\EX_ALU|LessThan0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~13_cout\ = CARRY((\Data_forwarding_mux_A|Mux25~1_combout\ & (\EX_ALU_Mux|ALU_Data_2_EX[6]~6_combout\ & !\EX_ALU|LessThan0~11_cout\)) # (!\Data_forwarding_mux_A|Mux25~1_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[6]~6_combout\) # 
-- (!\EX_ALU|LessThan0~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux25~1_combout\,
	datab => \EX_ALU_Mux|ALU_Data_2_EX[6]~6_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~11_cout\,
	cout => \EX_ALU|LessThan0~13_cout\);

-- Location: LCCOMB_X63_Y23_N14
\EX_ALU|LessThan0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~15_cout\ = CARRY((\Data_forwarding_mux_A|Mux24~1_combout\ & ((!\EX_ALU|LessThan0~13_cout\) # (!\EX_ALU_Mux|ALU_Data_2_EX[7]~7_combout\))) # (!\Data_forwarding_mux_A|Mux24~1_combout\ & (!\EX_ALU_Mux|ALU_Data_2_EX[7]~7_combout\ & 
-- !\EX_ALU|LessThan0~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux24~1_combout\,
	datab => \EX_ALU_Mux|ALU_Data_2_EX[7]~7_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~13_cout\,
	cout => \EX_ALU|LessThan0~15_cout\);

-- Location: LCCOMB_X63_Y23_N16
\EX_ALU|LessThan0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~17_cout\ = CARRY((\Data_forwarding_mux_A|Mux23~1_combout\ & (\EX_ALU_Mux|ALU_Data_2_EX[8]~8_combout\ & !\EX_ALU|LessThan0~15_cout\)) # (!\Data_forwarding_mux_A|Mux23~1_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[8]~8_combout\) # 
-- (!\EX_ALU|LessThan0~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux23~1_combout\,
	datab => \EX_ALU_Mux|ALU_Data_2_EX[8]~8_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~15_cout\,
	cout => \EX_ALU|LessThan0~17_cout\);

-- Location: LCCOMB_X63_Y23_N18
\EX_ALU|LessThan0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~19_cout\ = CARRY((\Data_forwarding_mux_A|Mux22~1_combout\ & ((!\EX_ALU|LessThan0~17_cout\) # (!\EX_ALU_Mux|ALU_Data_2_EX[9]~9_combout\))) # (!\Data_forwarding_mux_A|Mux22~1_combout\ & (!\EX_ALU_Mux|ALU_Data_2_EX[9]~9_combout\ & 
-- !\EX_ALU|LessThan0~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux22~1_combout\,
	datab => \EX_ALU_Mux|ALU_Data_2_EX[9]~9_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~17_cout\,
	cout => \EX_ALU|LessThan0~19_cout\);

-- Location: LCCOMB_X63_Y23_N20
\EX_ALU|LessThan0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~21_cout\ = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[10]~10_combout\ & ((!\EX_ALU|LessThan0~19_cout\) # (!\Data_forwarding_mux_A|Mux21~1_combout\))) # (!\EX_ALU_Mux|ALU_Data_2_EX[10]~10_combout\ & (!\Data_forwarding_mux_A|Mux21~1_combout\ & 
-- !\EX_ALU|LessThan0~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[10]~10_combout\,
	datab => \Data_forwarding_mux_A|Mux21~1_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~19_cout\,
	cout => \EX_ALU|LessThan0~21_cout\);

-- Location: LCCOMB_X63_Y23_N22
\EX_ALU|LessThan0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~23_cout\ = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[11]~11_combout\ & (\Data_forwarding_mux_A|Mux20~1_combout\ & !\EX_ALU|LessThan0~21_cout\)) # (!\EX_ALU_Mux|ALU_Data_2_EX[11]~11_combout\ & ((\Data_forwarding_mux_A|Mux20~1_combout\) # 
-- (!\EX_ALU|LessThan0~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[11]~11_combout\,
	datab => \Data_forwarding_mux_A|Mux20~1_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~21_cout\,
	cout => \EX_ALU|LessThan0~23_cout\);

-- Location: LCCOMB_X63_Y23_N24
\EX_ALU|LessThan0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~25_cout\ = CARRY((\Data_forwarding_mux_A|Mux19~1_combout\ & (\EX_ALU_Mux|ALU_Data_2_EX[12]~12_combout\ & !\EX_ALU|LessThan0~23_cout\)) # (!\Data_forwarding_mux_A|Mux19~1_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[12]~12_combout\) # 
-- (!\EX_ALU|LessThan0~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux19~1_combout\,
	datab => \EX_ALU_Mux|ALU_Data_2_EX[12]~12_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~23_cout\,
	cout => \EX_ALU|LessThan0~25_cout\);

-- Location: LCCOMB_X63_Y23_N26
\EX_ALU|LessThan0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~27_cout\ = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[13]~13_combout\ & (\Data_forwarding_mux_A|Mux18~1_combout\ & !\EX_ALU|LessThan0~25_cout\)) # (!\EX_ALU_Mux|ALU_Data_2_EX[13]~13_combout\ & ((\Data_forwarding_mux_A|Mux18~1_combout\) # 
-- (!\EX_ALU|LessThan0~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[13]~13_combout\,
	datab => \Data_forwarding_mux_A|Mux18~1_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~25_cout\,
	cout => \EX_ALU|LessThan0~27_cout\);

-- Location: LCCOMB_X63_Y23_N28
\EX_ALU|LessThan0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~29_cout\ = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[14]~14_combout\ & ((!\EX_ALU|LessThan0~27_cout\) # (!\Data_forwarding_mux_A|Mux17~1_combout\))) # (!\EX_ALU_Mux|ALU_Data_2_EX[14]~14_combout\ & (!\Data_forwarding_mux_A|Mux17~1_combout\ & 
-- !\EX_ALU|LessThan0~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[14]~14_combout\,
	datab => \Data_forwarding_mux_A|Mux17~1_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~27_cout\,
	cout => \EX_ALU|LessThan0~29_cout\);

-- Location: LCCOMB_X63_Y23_N30
\EX_ALU|LessThan0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~31_cout\ = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[15]~15_combout\ & (\Data_forwarding_mux_A|Mux16~1_combout\ & !\EX_ALU|LessThan0~29_cout\)) # (!\EX_ALU_Mux|ALU_Data_2_EX[15]~15_combout\ & ((\Data_forwarding_mux_A|Mux16~1_combout\) # 
-- (!\EX_ALU|LessThan0~29_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[15]~15_combout\,
	datab => \Data_forwarding_mux_A|Mux16~1_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~29_cout\,
	cout => \EX_ALU|LessThan0~31_cout\);

-- Location: LCCOMB_X63_Y22_N0
\EX_ALU|LessThan0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~33_cout\ = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[16]~16_combout\ & ((!\EX_ALU|LessThan0~31_cout\) # (!\Data_forwarding_mux_A|Mux15~1_combout\))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~16_combout\ & (!\Data_forwarding_mux_A|Mux15~1_combout\ & 
-- !\EX_ALU|LessThan0~31_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[16]~16_combout\,
	datab => \Data_forwarding_mux_A|Mux15~1_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~31_cout\,
	cout => \EX_ALU|LessThan0~33_cout\);

-- Location: LCCOMB_X63_Y22_N2
\EX_ALU|LessThan0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~35_cout\ = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[17]~17_combout\ & (\Data_forwarding_mux_A|Mux14~1_combout\ & !\EX_ALU|LessThan0~33_cout\)) # (!\EX_ALU_Mux|ALU_Data_2_EX[17]~17_combout\ & ((\Data_forwarding_mux_A|Mux14~1_combout\) # 
-- (!\EX_ALU|LessThan0~33_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[17]~17_combout\,
	datab => \Data_forwarding_mux_A|Mux14~1_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~33_cout\,
	cout => \EX_ALU|LessThan0~35_cout\);

-- Location: LCCOMB_X63_Y22_N4
\EX_ALU|LessThan0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~37_cout\ = CARRY((\Data_forwarding_mux_A|Mux13~1_combout\ & (\EX_ALU_Mux|ALU_Data_2_EX[18]~18_combout\ & !\EX_ALU|LessThan0~35_cout\)) # (!\Data_forwarding_mux_A|Mux13~1_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[18]~18_combout\) # 
-- (!\EX_ALU|LessThan0~35_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux13~1_combout\,
	datab => \EX_ALU_Mux|ALU_Data_2_EX[18]~18_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~35_cout\,
	cout => \EX_ALU|LessThan0~37_cout\);

-- Location: LCCOMB_X63_Y22_N6
\EX_ALU|LessThan0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~39_cout\ = CARRY((\Data_forwarding_mux_A|Mux12~1_combout\ & ((!\EX_ALU|LessThan0~37_cout\) # (!\EX_ALU_Mux|ALU_Data_2_EX[19]~19_combout\))) # (!\Data_forwarding_mux_A|Mux12~1_combout\ & (!\EX_ALU_Mux|ALU_Data_2_EX[19]~19_combout\ & 
-- !\EX_ALU|LessThan0~37_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux12~1_combout\,
	datab => \EX_ALU_Mux|ALU_Data_2_EX[19]~19_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~37_cout\,
	cout => \EX_ALU|LessThan0~39_cout\);

-- Location: LCCOMB_X63_Y22_N8
\EX_ALU|LessThan0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~41_cout\ = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[20]~20_combout\ & ((!\EX_ALU|LessThan0~39_cout\) # (!\Data_forwarding_mux_A|Mux11~1_combout\))) # (!\EX_ALU_Mux|ALU_Data_2_EX[20]~20_combout\ & (!\Data_forwarding_mux_A|Mux11~1_combout\ & 
-- !\EX_ALU|LessThan0~39_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[20]~20_combout\,
	datab => \Data_forwarding_mux_A|Mux11~1_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~39_cout\,
	cout => \EX_ALU|LessThan0~41_cout\);

-- Location: LCCOMB_X63_Y22_N10
\EX_ALU|LessThan0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~43_cout\ = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[21]~21_combout\ & (\Data_forwarding_mux_A|Mux10~1_combout\ & !\EX_ALU|LessThan0~41_cout\)) # (!\EX_ALU_Mux|ALU_Data_2_EX[21]~21_combout\ & ((\Data_forwarding_mux_A|Mux10~1_combout\) # 
-- (!\EX_ALU|LessThan0~41_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[21]~21_combout\,
	datab => \Data_forwarding_mux_A|Mux10~1_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~41_cout\,
	cout => \EX_ALU|LessThan0~43_cout\);

-- Location: LCCOMB_X63_Y22_N12
\EX_ALU|LessThan0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~45_cout\ = CARRY((\Data_forwarding_mux_A|Mux9~1_combout\ & (\EX_ALU_Mux|ALU_Data_2_EX[22]~22_combout\ & !\EX_ALU|LessThan0~43_cout\)) # (!\Data_forwarding_mux_A|Mux9~1_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[22]~22_combout\) # 
-- (!\EX_ALU|LessThan0~43_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux9~1_combout\,
	datab => \EX_ALU_Mux|ALU_Data_2_EX[22]~22_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~43_cout\,
	cout => \EX_ALU|LessThan0~45_cout\);

-- Location: LCCOMB_X63_Y22_N14
\EX_ALU|LessThan0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~47_cout\ = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[23]~23_combout\ & (\Data_forwarding_mux_A|Mux8~1_combout\ & !\EX_ALU|LessThan0~45_cout\)) # (!\EX_ALU_Mux|ALU_Data_2_EX[23]~23_combout\ & ((\Data_forwarding_mux_A|Mux8~1_combout\) # 
-- (!\EX_ALU|LessThan0~45_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[23]~23_combout\,
	datab => \Data_forwarding_mux_A|Mux8~1_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~45_cout\,
	cout => \EX_ALU|LessThan0~47_cout\);

-- Location: LCCOMB_X63_Y22_N16
\EX_ALU|LessThan0~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~49_cout\ = CARRY((\Data_forwarding_mux_A|Mux7~1_combout\ & (\EX_ALU_Mux|ALU_Data_2_EX[24]~24_combout\ & !\EX_ALU|LessThan0~47_cout\)) # (!\Data_forwarding_mux_A|Mux7~1_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[24]~24_combout\) # 
-- (!\EX_ALU|LessThan0~47_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux7~1_combout\,
	datab => \EX_ALU_Mux|ALU_Data_2_EX[24]~24_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~47_cout\,
	cout => \EX_ALU|LessThan0~49_cout\);

-- Location: LCCOMB_X63_Y22_N18
\EX_ALU|LessThan0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~51_cout\ = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[25]~25_combout\ & (\Data_forwarding_mux_A|Mux6~1_combout\ & !\EX_ALU|LessThan0~49_cout\)) # (!\EX_ALU_Mux|ALU_Data_2_EX[25]~25_combout\ & ((\Data_forwarding_mux_A|Mux6~1_combout\) # 
-- (!\EX_ALU|LessThan0~49_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[25]~25_combout\,
	datab => \Data_forwarding_mux_A|Mux6~1_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~49_cout\,
	cout => \EX_ALU|LessThan0~51_cout\);

-- Location: LCCOMB_X63_Y22_N20
\EX_ALU|LessThan0~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~53_cout\ = CARRY((\Data_forwarding_mux_A|Mux5~1_combout\ & (\EX_ALU_Mux|ALU_Data_2_EX[26]~26_combout\ & !\EX_ALU|LessThan0~51_cout\)) # (!\Data_forwarding_mux_A|Mux5~1_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[26]~26_combout\) # 
-- (!\EX_ALU|LessThan0~51_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux5~1_combout\,
	datab => \EX_ALU_Mux|ALU_Data_2_EX[26]~26_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~51_cout\,
	cout => \EX_ALU|LessThan0~53_cout\);

-- Location: LCCOMB_X63_Y22_N22
\EX_ALU|LessThan0~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~55_cout\ = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[27]~27_combout\ & (\Data_forwarding_mux_A|Mux4~1_combout\ & !\EX_ALU|LessThan0~53_cout\)) # (!\EX_ALU_Mux|ALU_Data_2_EX[27]~27_combout\ & ((\Data_forwarding_mux_A|Mux4~1_combout\) # 
-- (!\EX_ALU|LessThan0~53_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[27]~27_combout\,
	datab => \Data_forwarding_mux_A|Mux4~1_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~53_cout\,
	cout => \EX_ALU|LessThan0~55_cout\);

-- Location: LCCOMB_X63_Y22_N24
\EX_ALU|LessThan0~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~57_cout\ = CARRY((\Data_forwarding_mux_A|Mux3~1_combout\ & (\EX_ALU_Mux|ALU_Data_2_EX[28]~28_combout\ & !\EX_ALU|LessThan0~55_cout\)) # (!\Data_forwarding_mux_A|Mux3~1_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[28]~28_combout\) # 
-- (!\EX_ALU|LessThan0~55_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux3~1_combout\,
	datab => \EX_ALU_Mux|ALU_Data_2_EX[28]~28_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~55_cout\,
	cout => \EX_ALU|LessThan0~57_cout\);

-- Location: LCCOMB_X63_Y22_N26
\EX_ALU|LessThan0~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~59_cout\ = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[29]~29_combout\ & (\Data_forwarding_mux_A|Mux2~1_combout\ & !\EX_ALU|LessThan0~57_cout\)) # (!\EX_ALU_Mux|ALU_Data_2_EX[29]~29_combout\ & ((\Data_forwarding_mux_A|Mux2~1_combout\) # 
-- (!\EX_ALU|LessThan0~57_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[29]~29_combout\,
	datab => \Data_forwarding_mux_A|Mux2~1_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~57_cout\,
	cout => \EX_ALU|LessThan0~59_cout\);

-- Location: LCCOMB_X63_Y22_N28
\EX_ALU|LessThan0~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~61_cout\ = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[30]~30_combout\ & ((!\EX_ALU|LessThan0~59_cout\) # (!\Data_forwarding_mux_A|Mux1~1_combout\))) # (!\EX_ALU_Mux|ALU_Data_2_EX[30]~30_combout\ & (!\Data_forwarding_mux_A|Mux1~1_combout\ & 
-- !\EX_ALU|LessThan0~59_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[30]~30_combout\,
	datab => \Data_forwarding_mux_A|Mux1~1_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~59_cout\,
	cout => \EX_ALU|LessThan0~61_cout\);

-- Location: LCCOMB_X63_Y22_N30
\EX_ALU|LessThan0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~62_combout\ = (\Data_forwarding_mux_A|Mux0~1_combout\ & (\EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout\ & \EX_ALU|LessThan0~61_cout\)) # (!\Data_forwarding_mux_A|Mux0~1_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout\) # 
-- (\EX_ALU|LessThan0~61_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011010100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux0~1_combout\,
	datab => \EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout\,
	cin => \EX_ALU|LessThan0~61_cout\,
	combout => \EX_ALU|LessThan0~62_combout\);

-- Location: LCCOMB_X62_Y22_N0
\EX_ALU|Add0~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~71_combout\ = ((\Data_forwarding_mux_A|Mux24~1_combout\ $ (\EX_ALU|Add0~127_combout\ $ (!\EX_ALU|Add0~70\)))) # (GND)
-- \EX_ALU|Add0~72\ = CARRY((\Data_forwarding_mux_A|Mux24~1_combout\ & ((\EX_ALU|Add0~127_combout\) # (!\EX_ALU|Add0~70\))) # (!\Data_forwarding_mux_A|Mux24~1_combout\ & (\EX_ALU|Add0~127_combout\ & !\EX_ALU|Add0~70\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux24~1_combout\,
	datab => \EX_ALU|Add0~127_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~70\,
	combout => \EX_ALU|Add0~71_combout\,
	cout => \EX_ALU|Add0~72\);

-- Location: LCCOMB_X62_Y22_N12
\EX_ALU|Add0~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~85_combout\ = ((\EX_ALU|Add0~84_combout\ $ (\Data_forwarding_mux_A|Mux18~1_combout\ $ (!\EX_ALU|Add0~83\)))) # (GND)
-- \EX_ALU|Add0~86\ = CARRY((\EX_ALU|Add0~84_combout\ & ((\Data_forwarding_mux_A|Mux18~1_combout\) # (!\EX_ALU|Add0~83\))) # (!\EX_ALU|Add0~84_combout\ & (\Data_forwarding_mux_A|Mux18~1_combout\ & !\EX_ALU|Add0~83\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~84_combout\,
	datab => \Data_forwarding_mux_A|Mux18~1_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~83\,
	combout => \EX_ALU|Add0~85_combout\,
	cout => \EX_ALU|Add0~86\);

-- Location: LCCOMB_X62_Y22_N20
\EX_ALU|Add0~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~94_combout\ = ((\Data_forwarding_mux_A|Mux14~1_combout\ $ (\EX_ALU|Add0~134_combout\ $ (!\EX_ALU|Add0~93\)))) # (GND)
-- \EX_ALU|Add0~95\ = CARRY((\Data_forwarding_mux_A|Mux14~1_combout\ & ((\EX_ALU|Add0~134_combout\) # (!\EX_ALU|Add0~93\))) # (!\Data_forwarding_mux_A|Mux14~1_combout\ & (\EX_ALU|Add0~134_combout\ & !\EX_ALU|Add0~93\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux14~1_combout\,
	datab => \EX_ALU|Add0~134_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~93\,
	combout => \EX_ALU|Add0~94_combout\,
	cout => \EX_ALU|Add0~95\);

-- Location: LCCOMB_X62_Y22_N26
\EX_ALU|Add0~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~100_combout\ = (\Data_forwarding_mux_A|Mux11~1_combout\ & ((\EX_ALU|Add0~137_combout\ & (\EX_ALU|Add0~99\ & VCC)) # (!\EX_ALU|Add0~137_combout\ & (!\EX_ALU|Add0~99\)))) # (!\Data_forwarding_mux_A|Mux11~1_combout\ & ((\EX_ALU|Add0~137_combout\ 
-- & (!\EX_ALU|Add0~99\)) # (!\EX_ALU|Add0~137_combout\ & ((\EX_ALU|Add0~99\) # (GND)))))
-- \EX_ALU|Add0~101\ = CARRY((\Data_forwarding_mux_A|Mux11~1_combout\ & (!\EX_ALU|Add0~137_combout\ & !\EX_ALU|Add0~99\)) # (!\Data_forwarding_mux_A|Mux11~1_combout\ & ((!\EX_ALU|Add0~99\) # (!\EX_ALU|Add0~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux11~1_combout\,
	datab => \EX_ALU|Add0~137_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~99\,
	combout => \EX_ALU|Add0~100_combout\,
	cout => \EX_ALU|Add0~101\);

-- Location: LCCOMB_X62_Y22_N28
\EX_ALU|Add0~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~102_combout\ = ((\EX_ALU|Add0~138_combout\ $ (\Data_forwarding_mux_A|Mux10~1_combout\ $ (!\EX_ALU|Add0~101\)))) # (GND)
-- \EX_ALU|Add0~103\ = CARRY((\EX_ALU|Add0~138_combout\ & ((\Data_forwarding_mux_A|Mux10~1_combout\) # (!\EX_ALU|Add0~101\))) # (!\EX_ALU|Add0~138_combout\ & (\Data_forwarding_mux_A|Mux10~1_combout\ & !\EX_ALU|Add0~101\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~138_combout\,
	datab => \Data_forwarding_mux_A|Mux10~1_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~101\,
	combout => \EX_ALU|Add0~102_combout\,
	cout => \EX_ALU|Add0~103\);

-- Location: LCCOMB_X62_Y22_N30
\EX_ALU|Add0~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~104_combout\ = (\EX_ALU|Add0~139_combout\ & ((\Data_forwarding_mux_A|Mux9~1_combout\ & (\EX_ALU|Add0~103\ & VCC)) # (!\Data_forwarding_mux_A|Mux9~1_combout\ & (!\EX_ALU|Add0~103\)))) # (!\EX_ALU|Add0~139_combout\ & 
-- ((\Data_forwarding_mux_A|Mux9~1_combout\ & (!\EX_ALU|Add0~103\)) # (!\Data_forwarding_mux_A|Mux9~1_combout\ & ((\EX_ALU|Add0~103\) # (GND)))))
-- \EX_ALU|Add0~105\ = CARRY((\EX_ALU|Add0~139_combout\ & (!\Data_forwarding_mux_A|Mux9~1_combout\ & !\EX_ALU|Add0~103\)) # (!\EX_ALU|Add0~139_combout\ & ((!\EX_ALU|Add0~103\) # (!\Data_forwarding_mux_A|Mux9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~139_combout\,
	datab => \Data_forwarding_mux_A|Mux9~1_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~103\,
	combout => \EX_ALU|Add0~104_combout\,
	cout => \EX_ALU|Add0~105\);

-- Location: LCCOMB_X62_Y21_N2
\EX_ALU|Add0~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~108_combout\ = (\Data_forwarding_mux_A|Mux7~1_combout\ & ((\EX_ALU|Add0~141_combout\ & (\EX_ALU|Add0~107\ & VCC)) # (!\EX_ALU|Add0~141_combout\ & (!\EX_ALU|Add0~107\)))) # (!\Data_forwarding_mux_A|Mux7~1_combout\ & ((\EX_ALU|Add0~141_combout\ 
-- & (!\EX_ALU|Add0~107\)) # (!\EX_ALU|Add0~141_combout\ & ((\EX_ALU|Add0~107\) # (GND)))))
-- \EX_ALU|Add0~109\ = CARRY((\Data_forwarding_mux_A|Mux7~1_combout\ & (!\EX_ALU|Add0~141_combout\ & !\EX_ALU|Add0~107\)) # (!\Data_forwarding_mux_A|Mux7~1_combout\ & ((!\EX_ALU|Add0~107\) # (!\EX_ALU|Add0~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux7~1_combout\,
	datab => \EX_ALU|Add0~141_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~107\,
	combout => \EX_ALU|Add0~108_combout\,
	cout => \EX_ALU|Add0~109\);

-- Location: LCCOMB_X62_Y21_N6
\EX_ALU|Add0~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~112_combout\ = (\Data_forwarding_mux_A|Mux5~1_combout\ & ((\EX_ALU|Add0~143_combout\ & (\EX_ALU|Add0~111\ & VCC)) # (!\EX_ALU|Add0~143_combout\ & (!\EX_ALU|Add0~111\)))) # (!\Data_forwarding_mux_A|Mux5~1_combout\ & ((\EX_ALU|Add0~143_combout\ 
-- & (!\EX_ALU|Add0~111\)) # (!\EX_ALU|Add0~143_combout\ & ((\EX_ALU|Add0~111\) # (GND)))))
-- \EX_ALU|Add0~113\ = CARRY((\Data_forwarding_mux_A|Mux5~1_combout\ & (!\EX_ALU|Add0~143_combout\ & !\EX_ALU|Add0~111\)) # (!\Data_forwarding_mux_A|Mux5~1_combout\ & ((!\EX_ALU|Add0~111\) # (!\EX_ALU|Add0~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux5~1_combout\,
	datab => \EX_ALU|Add0~143_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~111\,
	combout => \EX_ALU|Add0~112_combout\,
	cout => \EX_ALU|Add0~113\);

-- Location: LCCOMB_X62_Y21_N8
\EX_ALU|Add0~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~114_combout\ = ((\EX_ALU|Add0~144_combout\ $ (\Data_forwarding_mux_A|Mux4~1_combout\ $ (!\EX_ALU|Add0~113\)))) # (GND)
-- \EX_ALU|Add0~115\ = CARRY((\EX_ALU|Add0~144_combout\ & ((\Data_forwarding_mux_A|Mux4~1_combout\) # (!\EX_ALU|Add0~113\))) # (!\EX_ALU|Add0~144_combout\ & (\Data_forwarding_mux_A|Mux4~1_combout\ & !\EX_ALU|Add0~113\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~144_combout\,
	datab => \Data_forwarding_mux_A|Mux4~1_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~113\,
	combout => \EX_ALU|Add0~114_combout\,
	cout => \EX_ALU|Add0~115\);

-- Location: LCCOMB_X62_Y21_N12
\EX_ALU|Add0~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~118_combout\ = ((\EX_ALU|Add0~146_combout\ $ (\Data_forwarding_mux_A|Mux2~1_combout\ $ (!\EX_ALU|Add0~117\)))) # (GND)
-- \EX_ALU|Add0~119\ = CARRY((\EX_ALU|Add0~146_combout\ & ((\Data_forwarding_mux_A|Mux2~1_combout\) # (!\EX_ALU|Add0~117\))) # (!\EX_ALU|Add0~146_combout\ & (\Data_forwarding_mux_A|Mux2~1_combout\ & !\EX_ALU|Add0~117\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~146_combout\,
	datab => \Data_forwarding_mux_A|Mux2~1_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~117\,
	combout => \EX_ALU|Add0~118_combout\,
	cout => \EX_ALU|Add0~119\);

-- Location: LCCOMB_X62_Y21_N14
\EX_ALU|Add0~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~120_combout\ = (\EX_ALU|Add0~147_combout\ & ((\Data_forwarding_mux_A|Mux1~1_combout\ & (\EX_ALU|Add0~119\ & VCC)) # (!\Data_forwarding_mux_A|Mux1~1_combout\ & (!\EX_ALU|Add0~119\)))) # (!\EX_ALU|Add0~147_combout\ & 
-- ((\Data_forwarding_mux_A|Mux1~1_combout\ & (!\EX_ALU|Add0~119\)) # (!\Data_forwarding_mux_A|Mux1~1_combout\ & ((\EX_ALU|Add0~119\) # (GND)))))
-- \EX_ALU|Add0~121\ = CARRY((\EX_ALU|Add0~147_combout\ & (!\Data_forwarding_mux_A|Mux1~1_combout\ & !\EX_ALU|Add0~119\)) # (!\EX_ALU|Add0~147_combout\ & ((!\EX_ALU|Add0~119\) # (!\Data_forwarding_mux_A|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~147_combout\,
	datab => \Data_forwarding_mux_A|Mux1~1_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~119\,
	combout => \EX_ALU|Add0~120_combout\,
	cout => \EX_ALU|Add0~121\);

-- Location: M4K_X64_Y22
\ID_Registers|register_rtl_1|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"00000015000000140000001300000012000000110000001000000009000000080000000700000006000000050000000400000003000000020000000100000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Mips.ram0_ID_Registers_ada8f4a0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ID_Registers:ID_Registers|altsyncram:register_rtl_1|altsyncram_6li1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 4,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 32,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 15,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 4,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 32,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \ID_Registers|always2~0_combout\,
	portbrewe => VCC,
	portbaddrstall => \Data_Forwarding_unit|ALT_INV_ID_Control_Noop~_wirecell_combout\,
	clk0 => \Clk~clkctrl_outclk\,
	portadatain => \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X65_Y23_N16
\ID_EX_Pipeline_Stage|Read_Data_2_EX[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Read_Data_2_EX[0]~0_combout\ = (\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_0_bypass\(11)))) # (!\ID_Registers|register~5\ & (\ID_Registers|register_rtl_1|auto_generated|ram_block1a0~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_1|auto_generated|ram_block1a0~portbdataout\,
	datab => \ID_Registers|register_rtl_0_bypass\(11),
	datad => \ID_Registers|register~5\,
	combout => \ID_EX_Pipeline_Stage|Read_Data_2_EX[0]~0_combout\);

-- Location: LCCOMB_X58_Y23_N8
\ID_EX_Pipeline_Stage|Read_Data_2_EX[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Read_Data_2_EX[5]~5_combout\ = (\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_0_bypass\(21)))) # (!\ID_Registers|register~5\ & (\ID_Registers|register_rtl_1|auto_generated|ram_block1a5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register~5\,
	datab => \ID_Registers|register_rtl_1|auto_generated|ram_block1a5\,
	datad => \ID_Registers|register_rtl_0_bypass\(21),
	combout => \ID_EX_Pipeline_Stage|Read_Data_2_EX[5]~5_combout\);

-- Location: LCCOMB_X62_Y24_N0
\ID_EX_Pipeline_Stage|Read_Data_2_EX[10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Read_Data_2_EX[10]~10_combout\ = (\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_0_bypass\(31)))) # (!\ID_Registers|register~5\ & (\ID_Registers|register_rtl_1|auto_generated|ram_block1a10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_1|auto_generated|ram_block1a10\,
	datab => \ID_Registers|register_rtl_0_bypass\(31),
	datad => \ID_Registers|register~5\,
	combout => \ID_EX_Pipeline_Stage|Read_Data_2_EX[10]~10_combout\);

-- Location: LCCOMB_X58_Y22_N8
\ID_EX_Pipeline_Stage|Read_Data_2_EX[14]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Read_Data_2_EX[14]~14_combout\ = (\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_0_bypass\(39)))) # (!\ID_Registers|register~5\ & (\ID_Registers|register_rtl_1|auto_generated|ram_block1a14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register~5\,
	datab => \ID_Registers|register_rtl_1|auto_generated|ram_block1a14\,
	datad => \ID_Registers|register_rtl_0_bypass\(39),
	combout => \ID_EX_Pipeline_Stage|Read_Data_2_EX[14]~14_combout\);

-- Location: LCCOMB_X60_Y23_N16
\ID_EX_Pipeline_Stage|Read_Data_2_EX[15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Read_Data_2_EX[15]~15_combout\ = (\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_0_bypass\(41)))) # (!\ID_Registers|register~5\ & (\ID_Registers|register_rtl_1|auto_generated|ram_block1a15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_1|auto_generated|ram_block1a15\,
	datab => \ID_Registers|register_rtl_0_bypass\(41),
	datad => \ID_Registers|register~5\,
	combout => \ID_EX_Pipeline_Stage|Read_Data_2_EX[15]~15_combout\);

-- Location: LCCOMB_X67_Y21_N8
\ID_EX_Pipeline_Stage|Read_Data_2_EX[16]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Read_Data_2_EX[16]~16_combout\ = (\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_0_bypass\(43)))) # (!\ID_Registers|register~5\ & (\ID_Registers|register_rtl_1|auto_generated|ram_block1a16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register~5\,
	datab => \ID_Registers|register_rtl_1|auto_generated|ram_block1a16\,
	datad => \ID_Registers|register_rtl_0_bypass\(43),
	combout => \ID_EX_Pipeline_Stage|Read_Data_2_EX[16]~16_combout\);

-- Location: LCCOMB_X58_Y21_N16
\ID_EX_Pipeline_Stage|Read_Data_2_EX[17]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Read_Data_2_EX[17]~17_combout\ = (\ID_Registers|register~5\ & (\ID_Registers|register_rtl_0_bypass\(45))) # (!\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(45),
	datab => \ID_Registers|register_rtl_1|auto_generated|ram_block1a17\,
	datad => \ID_Registers|register~5\,
	combout => \ID_EX_Pipeline_Stage|Read_Data_2_EX[17]~17_combout\);

-- Location: LCCOMB_X61_Y24_N8
\ID_EX_Pipeline_Stage|Read_Data_2_EX[20]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Read_Data_2_EX[20]~20_combout\ = (\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_0_bypass\(51)))) # (!\ID_Registers|register~5\ & (\ID_Registers|register_rtl_1|auto_generated|ram_block1a20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register~5\,
	datab => \ID_Registers|register_rtl_1|auto_generated|ram_block1a20\,
	datad => \ID_Registers|register_rtl_0_bypass\(51),
	combout => \ID_EX_Pipeline_Stage|Read_Data_2_EX[20]~20_combout\);

-- Location: LCCOMB_X66_Y23_N2
\ID_EX_Pipeline_Stage|Read_Data_2_EX[23]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Read_Data_2_EX[23]~23_combout\ = (\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_0_bypass\(57)))) # (!\ID_Registers|register~5\ & (\ID_Registers|register_rtl_1|auto_generated|ram_block1a23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_1|auto_generated|ram_block1a23\,
	datab => \ID_Registers|register~5\,
	datad => \ID_Registers|register_rtl_0_bypass\(57),
	combout => \ID_EX_Pipeline_Stage|Read_Data_2_EX[23]~23_combout\);

-- Location: LCCOMB_X66_Y21_N24
\ID_EX_Pipeline_Stage|Read_Data_2_EX[25]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Read_Data_2_EX[25]~25_combout\ = (\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_0_bypass\(61)))) # (!\ID_Registers|register~5\ & (\ID_Registers|register_rtl_1|auto_generated|ram_block1a25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_1|auto_generated|ram_block1a25\,
	datab => \ID_Registers|register~5\,
	datad => \ID_Registers|register_rtl_0_bypass\(61),
	combout => \ID_EX_Pipeline_Stage|Read_Data_2_EX[25]~25_combout\);

-- Location: LCCOMB_X65_Y22_N16
\ID_EX_Pipeline_Stage|Read_Data_2_EX[26]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Read_Data_2_EX[26]~26_combout\ = (\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_0_bypass\(63)))) # (!\ID_Registers|register~5\ & (\ID_Registers|register_rtl_1|auto_generated|ram_block1a26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register~5\,
	datab => \ID_Registers|register_rtl_1|auto_generated|ram_block1a26\,
	datad => \ID_Registers|register_rtl_0_bypass\(63),
	combout => \ID_EX_Pipeline_Stage|Read_Data_2_EX[26]~26_combout\);

-- Location: LCCOMB_X66_Y21_N18
\ID_EX_Pipeline_Stage|Read_Data_2_EX[27]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Read_Data_2_EX[27]~27_combout\ = (\ID_Registers|register~5\ & (\ID_Registers|register_rtl_0_bypass\(65))) # (!\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(65),
	datab => \ID_Registers|register~5\,
	datad => \ID_Registers|register_rtl_1|auto_generated|ram_block1a27\,
	combout => \ID_EX_Pipeline_Stage|Read_Data_2_EX[27]~27_combout\);

-- Location: LCCOMB_X65_Y20_N16
\ID_EX_Pipeline_Stage|Read_Data_2_EX[29]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Read_Data_2_EX[29]~29_combout\ = (\ID_Registers|register~5\ & (\ID_Registers|register_rtl_0_bypass\(69))) # (!\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(69),
	datab => \ID_Registers|register_rtl_1|auto_generated|ram_block1a29\,
	datad => \ID_Registers|register~5\,
	combout => \ID_EX_Pipeline_Stage|Read_Data_2_EX[29]~29_combout\);

-- Location: LCCOMB_X60_Y21_N8
\ID_EX_Pipeline_Stage|Read_Data_2_EX[30]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Read_Data_2_EX[30]~30_combout\ = (\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_0_bypass\(71)))) # (!\ID_Registers|register~5\ & (\ID_Registers|register_rtl_1|auto_generated|ram_block1a30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_1|auto_generated|ram_block1a30\,
	datab => \ID_Registers|register_rtl_0_bypass\(71),
	datad => \ID_Registers|register~5\,
	combout => \ID_EX_Pipeline_Stage|Read_Data_2_EX[30]~30_combout\);

-- Location: M4K_X55_Y21
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"46321ABADDA99F435EC69FF7680C5A08A2CDB9A70C068A22BA3823956C4FC60AED679F10B581D67C20942F005F2526AE01C64DB1662E67986333C5E19521B1DF8A2B44A20DAD828791080BD04464456E2286BB3CFF1F0F1596F9482506631D63C02F3713A10D7E1FE6442B5379D51EBC990D87DA375415E836829BF8C254ED93AC218FAE7060F1376E6E27D6C4E29C8070E4F83D2ABD48B2573940790A81E57DC9DAEF4B638463AAF77BA1F2EB6FABECE38B3112C118173D64328B265332B1872BAE7B7255827537ED0B6F1F53B707A8D05C2EE02B03206EA3E37519950BD0A568A96E07B2701DE2D6A95F7931EE854D9D22A942078689709A2600CD4C21ED8597C740ECD630C1B9D29F0F338EA7A994C6E954F7479008DB26EE0B8CB497ACC00B504ECE780AF5DEBC5552425B7DCCA13B137831132EB1D2C0F28D3730607106",
	mem_init0 => X"7DFB66E5280438C1C3F4B1783C632C2F4B898FCC5FF772E60CA3C07296C466000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000401208038180A04018080200",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Mips.ram0_MEM_Data_Memory_3250c012.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_kng1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 9,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => VCC,
	clk0 => \Clk~clkctrl_outclk\,
	portadatain => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M4K_X55_Y20
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"FF80001FFFF80001FF007FFFFFF007FFFE00FFFFFFFFF007FFFE00000000000007FC01FFFF8000000FFFFC0000000000000FF803FE00FF803FFFFFFFFFFFFF00003FE00FF803FE00FF8000000FF803FE0000003FFFFFF803FFFF00003FFFF007FC00000000001FFFF8000000007FFFE00FF8000000FFFFC00000000001FFFF803FE00FFFFC0000FFFFC0000007FC0000FF80001FF0000001FFFF80001FFFF803FE00FFFFFFE00007FFFE00FF803FFFFFFFFC01FFFFFFC01FFFF80001FF00003FFFF007FC01FF007FFFE00007FFFE00FFFFC0000007FC0000007FFFE00007FC0000000000000007FFFE00007FFFE000000001FFFF800000000000000000003FE00FFFFC01FFFF803FFFFFF80001FF007FC0000FF800000000003FFFFFFFFFFFFFFFFFC0000FFFFC0000FFFFFFFFFFFFFC01FFFFFFFFE00FF803FFFFFF80000000",
	mem_init0 => X"07FFFE00FF803FFFF007FFFFFFFFFFC0000007FC01FFFFFFFFFFFFFFFC01FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Mips.ram0_MEM_Data_Memory_3250c012.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_kng1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 9,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => VCC,
	clk0 => \Clk~clkctrl_outclk\,
	portadatain => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: M4K_X55_Y22
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"FF80001FFFF80001FF007FFFFFF007FFFE00FFFFFFFFF007FFFE00000000000007FC01FFFF8000000FFFFC0000000000000FF803FE00FF803FFFFFFFFFFFFF00003FE00FF803FE00FF8000000FF803FE0000003FFFFFF803FFFF00003FFFF007FC00000000001FFFF8000000007FFFE00FF8000000FFFFC00000000001FFFF803FE00FFFFC0000FFFFC0000007FC0000FF80001FF0000001FFFF80001FFFF803FE00FFFFFFE00007FFFE00FF803FFFFFFFFC01FFFFFFC01FFFF80001FF00003FFFF007FC01FF007FFFE00007FFFE00FFFFC0000007FC0000007FFFE00007FC0000000000000007FFFE00007FFFE000000001FFFF800000000000000000003FE00FFFFC01FFFF803FFFFFF80001FF007FC0000FF800000000003FFFFFFFFFFFFFFFFFC0000FFFFC0000FFFFFFFFFFFFFC01FFFFFFFFE00FF803FFFFFF80000000",
	mem_init0 => X"07FFFE00FF803FFFF007FFFFFFFFFFC0000007FC01FFFFFFFFFFFFFFFC01FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Mips.ram0_MEM_Data_Memory_3250c012.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_kng1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 9,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 18,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => VCC,
	clk0 => \Clk~clkctrl_outclk\,
	portadatain => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\);

-- Location: M4K_X55_Y23
\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"F801FF801F07FFF07FE0FFFFF07FE00000007C1FF8000FFC0000000F83E0F83FFFFFFF003E0F83E0F8000F83E0003FFF83FF003FF07C000001FF800007FE0F80",
	mem_init0 => X"00FFC000001FF83E0FFC00FFC0007C00F801F0001FF801FF83E0FFFE007FE0F83FFFFC1FFFC1FF801F003FF07C1F07FE007FE0FFC0007C0007FE007C000000007FE007FE00001FF800000000003E0FFC1FF83FFF801F07C00F8000003FFFFFFFFFC00FFC00FFFFFFFC1FFFFE0F83FFF800007FE0F83FF07FFFFFC0007C1FFFFFFFFC1F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Mips.ram0_MEM_Data_Memory_3250c012.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_kng1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 5,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 9,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 5,
	port_b_first_address => 0,
	port_b_first_bit_number => 27,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => VCC,
	clk0 => \Clk~clkctrl_outclk\,
	portadatain => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X65_Y25_N28
\IF_Instruction_Memory|memory~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_Instruction_Memory|memory~3_combout\ = (!\IF_PC_Reg|PC_IF\(4) & \IF_PC_Reg|PC_IF\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(4),
	datac => \IF_PC_Reg|PC_IF\(3),
	combout => \IF_Instruction_Memory|memory~3_combout\);

-- Location: LCFF_X65_Y24_N21
\ID_Registers|register_rtl_0_bypass[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(0));

-- Location: LCCOMB_X65_Y24_N14
\Data_Forwarding_unit|Forward_Reg_Delay[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\ = (\ID_Registers|register_rtl_0_bypass\(2) & ((\MEM_WB_Pipeline_Stage|Instruction_WB\(12) $ (\ID_Registers|register_rtl_0_bypass\(4))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB\(16)))) # 
-- (!\ID_Registers|register_rtl_0_bypass\(2) & ((\MEM_WB_Pipeline_Stage|Instruction_WB\(16)) # (\MEM_WB_Pipeline_Stage|Instruction_WB\(12) $ (\ID_Registers|register_rtl_0_bypass\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(2),
	datab => \MEM_WB_Pipeline_Stage|Instruction_WB\(16),
	datac => \MEM_WB_Pipeline_Stage|Instruction_WB\(12),
	datad => \ID_Registers|register_rtl_0_bypass\(4),
	combout => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\);

-- Location: LCCOMB_X65_Y24_N16
\Data_Forwarding_unit|Forward_Reg_Delay[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Forward_Reg_Delay[0]~2_combout\ = (\MEM_WB_Pipeline_Stage|Instruction_WB\(14)) # ((\Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\) # (\MEM_WB_Pipeline_Stage|Instruction_WB\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|Instruction_WB\(14),
	datac => \Data_Forwarding_unit|Forward_Reg_Delay[0]~1_combout\,
	datad => \MEM_WB_Pipeline_Stage|Instruction_WB\(13),
	combout => \Data_Forwarding_unit|Forward_Reg_Delay[0]~2_combout\);

-- Location: LCCOMB_X59_Y22_N12
\ID_Registers|Read_Data_1_ID[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[7]~14_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(25))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register_rtl_0_bypass\(25),
	datac => \ID_Registers|register_rtl_0|auto_generated|ram_block1a7\,
	datad => \ID_Registers|register~combout\,
	combout => \ID_Registers|Read_Data_1_ID[7]~14_combout\);

-- Location: LCCOMB_X67_Y20_N12
\ID_Registers|Read_Data_1_ID[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[9]~18_combout\ = (\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0_bypass\(29)))) # (!\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0|auto_generated|ram_block1a9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register_rtl_0|auto_generated|ram_block1a9\,
	datac => \ID_Registers|register~combout\,
	datad => \ID_Registers|register_rtl_0_bypass\(29),
	combout => \ID_Registers|Read_Data_1_ID[9]~18_combout\);

-- Location: LCFF_X62_Y24_N3
\ID_Registers|register_rtl_0_bypass[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(31));

-- Location: LCCOMB_X62_Y24_N28
\ID_Registers|Read_Data_1_ID[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[10]~20_combout\ = (\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0_bypass\(31)))) # (!\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0|auto_generated|ram_block1a10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0|auto_generated|ram_block1a10\,
	datab => \ID_Registers|register~combout\,
	datad => \ID_Registers|register_rtl_0_bypass\(31),
	combout => \ID_Registers|Read_Data_1_ID[10]~20_combout\);

-- Location: LCFF_X61_Y22_N11
\ID_Registers|register_rtl_0_bypass[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(49));

-- Location: LCCOMB_X66_Y22_N20
\ID_Registers|Read_Data_1_ID[21]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[21]~42_combout\ = (\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0_bypass\(53)))) # (!\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0|auto_generated|ram_block1a21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register~combout\,
	datac => \ID_Registers|register_rtl_0|auto_generated|ram_block1a21\,
	datad => \ID_Registers|register_rtl_0_bypass\(53),
	combout => \ID_Registers|Read_Data_1_ID[21]~42_combout\);

-- Location: LCFF_X66_Y23_N17
\ID_Registers|register_rtl_0_bypass[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(55));

-- Location: LCCOMB_X67_Y23_N10
\ID_Registers|Read_Data_1_ID[22]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[22]~44_combout\ = (\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0_bypass\(55)))) # (!\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0|auto_generated|ram_block1a22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register_rtl_0|auto_generated|ram_block1a22\,
	datac => \ID_Registers|register~combout\,
	datad => \ID_Registers|register_rtl_0_bypass\(55),
	combout => \ID_Registers|Read_Data_1_ID[22]~44_combout\);

-- Location: LCFF_X65_Y20_N11
\ID_Registers|register_rtl_0_bypass[69]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(69));

-- Location: LCCOMB_X65_Y20_N20
\ID_Registers|Read_Data_1_ID[29]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[29]~58_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(69))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(69),
	datac => \ID_Registers|register_rtl_0|auto_generated|ram_block1a29\,
	datad => \ID_Registers|register~combout\,
	combout => \ID_Registers|Read_Data_1_ID[29]~58_combout\);

-- Location: LCCOMB_X65_Y24_N10
\Data_Forwarding_unit|Equal9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Equal9~0_combout\ = (\IF_ID_Pipeline_Stage|Instruction_ID\(17) & (\ID_EX_Pipeline_Stage|Instruction_EX\(17) & (\ID_EX_Pipeline_Stage|Instruction_EX\(16) $ (!\IF_ID_Pipeline_Stage|Instruction_ID\(16))))) # 
-- (!\IF_ID_Pipeline_Stage|Instruction_ID\(17) & (!\ID_EX_Pipeline_Stage|Instruction_EX\(17) & (\ID_EX_Pipeline_Stage|Instruction_EX\(16) $ (!\IF_ID_Pipeline_Stage|Instruction_ID\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipeline_Stage|Instruction_ID\(17),
	datab => \ID_EX_Pipeline_Stage|Instruction_EX\(16),
	datac => \ID_EX_Pipeline_Stage|Instruction_EX\(17),
	datad => \IF_ID_Pipeline_Stage|Instruction_ID\(16),
	combout => \Data_Forwarding_unit|Equal9~0_combout\);

-- Location: LCCOMB_X66_Y24_N16
\Data_Forwarding_unit|Forward_B[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Forward_B[0]~3_combout\ = (\MEM_WB_Pipeline_Stage|Instruction_WB\(12) & (\ID_EX_Pipeline_Stage|Instruction_EX\(17) & (\ID_EX_Pipeline_Stage|Instruction_EX\(18) $ (!\MEM_WB_Pipeline_Stage|Instruction_WB\(13))))) # 
-- (!\MEM_WB_Pipeline_Stage|Instruction_WB\(12) & (!\ID_EX_Pipeline_Stage|Instruction_EX\(17) & (\ID_EX_Pipeline_Stage|Instruction_EX\(18) $ (!\MEM_WB_Pipeline_Stage|Instruction_WB\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|Instruction_WB\(12),
	datab => \ID_EX_Pipeline_Stage|Instruction_EX\(18),
	datac => \ID_EX_Pipeline_Stage|Instruction_EX\(17),
	datad => \MEM_WB_Pipeline_Stage|Instruction_WB\(13),
	combout => \Data_Forwarding_unit|Forward_B[0]~3_combout\);

-- Location: LCCOMB_X62_Y24_N10
\Data_forwarding_mux_B|Mux21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux21~0_combout\ = (\Data_Forwarding_unit|Forward_B[1]~2_combout\ & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(10)))) # (!\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_2_EX\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	datab => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(10),
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(10),
	combout => \Data_forwarding_mux_B|Mux21~0_combout\);

-- Location: LCCOMB_X58_Y22_N4
\Data_forwarding_mux_B|Mux17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux17~0_combout\ = (\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(14))) # (!\Data_Forwarding_unit|Forward_B[1]~2_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(14),
	datac => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(14),
	datad => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	combout => \Data_forwarding_mux_B|Mux17~0_combout\);

-- Location: LCCOMB_X60_Y23_N10
\Data_forwarding_mux_B|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux15~0_combout\ = (\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(16))) # (!\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (((!\Data_Forwarding_unit|Forward_B[0]~8_combout\ & 
-- \ID_EX_Pipeline_Stage|Read_Data_2_EX\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(16),
	datab => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	datac => \Data_Forwarding_unit|Forward_B[0]~8_combout\,
	datad => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(16),
	combout => \Data_forwarding_mux_B|Mux15~0_combout\);

-- Location: LCCOMB_X58_Y21_N22
\Data_forwarding_mux_B|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux14~0_combout\ = (\Data_Forwarding_unit|Forward_B[1]~2_combout\ & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(17)))) # (!\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_2_EX\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	datac => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(17),
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(17),
	combout => \Data_forwarding_mux_B|Mux14~0_combout\);

-- Location: LCCOMB_X61_Y24_N2
\Data_forwarding_mux_B|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux11~0_combout\ = (\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(20))) # (!\Data_Forwarding_unit|Forward_B[1]~2_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(20),
	datac => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(20),
	datad => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	combout => \Data_forwarding_mux_B|Mux11~0_combout\);

-- Location: LCCOMB_X65_Y22_N12
\Data_forwarding_mux_B|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux5~0_combout\ = (\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(26))))) # (!\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_2_EX\(26) & 
-- ((!\Data_Forwarding_unit|Forward_B[0]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(26),
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(26),
	datac => \Data_Forwarding_unit|Forward_B[0]~8_combout\,
	datad => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	combout => \Data_forwarding_mux_B|Mux5~0_combout\);

-- Location: LCCOMB_X65_Y22_N2
\Data_forwarding_mux_B|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux4~0_combout\ = (\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(27))) # (!\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (((\ID_EX_Pipeline_Stage|Read_Data_2_EX\(27) & 
-- !\Data_Forwarding_unit|Forward_B[0]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(27),
	datab => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(27),
	datac => \Data_Forwarding_unit|Forward_B[0]~8_combout\,
	datad => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	combout => \Data_forwarding_mux_B|Mux4~0_combout\);

-- Location: LCCOMB_X65_Y20_N18
\Data_forwarding_mux_B|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux2~0_combout\ = (\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(29))))) # (!\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_2_EX\(29) & 
-- ((!\Data_Forwarding_unit|Forward_B[0]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(29),
	datab => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(29),
	datad => \Data_Forwarding_unit|Forward_B[0]~8_combout\,
	combout => \Data_forwarding_mux_B|Mux2~0_combout\);

-- Location: LCCOMB_X60_Y21_N24
\Data_forwarding_mux_B|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux1~0_combout\ = (\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(30))) # (!\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (((\ID_EX_Pipeline_Stage|Read_Data_2_EX\(30) & 
-- !\Data_Forwarding_unit|Forward_B[0]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(30),
	datab => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(30),
	datac => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	datad => \Data_Forwarding_unit|Forward_B[0]~8_combout\,
	combout => \Data_forwarding_mux_B|Mux1~0_combout\);

-- Location: LCCOMB_X66_Y24_N10
\Data_Forwarding_unit|Forward_A[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Forward_A[0]~2_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\ID_EX_Pipeline_Stage|Instruction_EX\(21) $ (!\MEM_WB_Pipeline_Stage|Instruction_WB\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Instruction_EX\(21),
	datab => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	datac => \MEM_WB_Pipeline_Stage|Instruction_WB\(16),
	combout => \Data_Forwarding_unit|Forward_A[0]~2_combout\);

-- Location: LCCOMB_X67_Y24_N16
\Data_Forwarding_unit|Forward_A[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Forward_A[0]~4_combout\ = (!\MEM_WB_Pipeline_Stage|Instruction_WB\(13) & (!\MEM_WB_Pipeline_Stage|Instruction_WB\(14) & (\MEM_WB_Pipeline_Stage|Instruction_WB\(12) $ (!\ID_EX_Pipeline_Stage|Instruction_EX\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|Instruction_WB\(12),
	datab => \ID_EX_Pipeline_Stage|Instruction_EX\(22),
	datac => \MEM_WB_Pipeline_Stage|Instruction_WB\(13),
	datad => \MEM_WB_Pipeline_Stage|Instruction_WB\(14),
	combout => \Data_Forwarding_unit|Forward_A[0]~4_combout\);

-- Location: LCFF_X60_Y21_N11
\ID_EX_Pipeline_Stage|Read_Data_1_EX[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|Read_Data_1_ID[30]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(30));

-- Location: LCFF_X61_Y21_N3
\ID_EX_Pipeline_Stage|Read_Data_1_EX[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|Read_Data_1_ID[28]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(28));

-- Location: LCCOMB_X61_Y21_N16
\Data_forwarding_mux_A|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux3~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(28))) # (!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(28) & 
-- !\Data_Forwarding_unit|Forward_A[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(28),
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(28),
	datac => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	datad => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	combout => \Data_forwarding_mux_A|Mux3~0_combout\);

-- Location: LCFF_X67_Y23_N23
\ID_EX_Pipeline_Stage|Read_Data_1_EX[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|Read_Data_1_ID[25]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(25));

-- Location: LCCOMB_X66_Y21_N20
\Data_forwarding_mux_A|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux6~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(25))) # (!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(25),
	datac => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	datad => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(25),
	combout => \Data_forwarding_mux_A|Mux6~0_combout\);

-- Location: LCFF_X67_Y23_N27
\ID_EX_Pipeline_Stage|Read_Data_1_EX[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|Read_Data_1_ID[24]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(24));

-- Location: LCCOMB_X62_Y21_N26
\Data_forwarding_mux_A|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux7~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~1_combout\ & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(24)))) # (!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(24),
	datac => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(24),
	combout => \Data_forwarding_mux_A|Mux7~0_combout\);

-- Location: LCCOMB_X62_Y21_N20
\Data_forwarding_mux_A|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux7~1_combout\ = (\Data_Forwarding_unit|Forward_A[0]~5_combout\ & ((\Data_Forwarding_unit|Forward_A[1]~1_combout\ & ((\Data_forwarding_mux_A|Mux7~0_combout\))) # (!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & 
-- (\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout\)))) # (!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & (((\Data_forwarding_mux_A|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	datab => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout\,
	datad => \Data_forwarding_mux_A|Mux7~0_combout\,
	combout => \Data_forwarding_mux_A|Mux7~1_combout\);

-- Location: LCFF_X67_Y23_N17
\ID_EX_Pipeline_Stage|Read_Data_1_EX[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|Read_Data_1_ID[23]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(23));

-- Location: LCCOMB_X65_Y21_N6
\Data_forwarding_mux_A|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux8~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(23))) # (!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(23),
	datad => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(23),
	combout => \Data_forwarding_mux_A|Mux8~0_combout\);

-- Location: LCFF_X61_Y24_N25
\ID_EX_Pipeline_Stage|Read_Data_1_EX[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|Read_Data_1_ID[20]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(20));

-- Location: LCCOMB_X61_Y24_N10
\Data_forwarding_mux_A|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux11~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(20))) # (!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (((!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & 
-- \ID_EX_Pipeline_Stage|Read_Data_1_EX\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(20),
	datab => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	datac => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(20),
	datad => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	combout => \Data_forwarding_mux_A|Mux11~0_combout\);

-- Location: LCFF_X58_Y21_N3
\ID_EX_Pipeline_Stage|Read_Data_1_EX[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|Read_Data_1_ID[17]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(17));

-- Location: LCCOMB_X58_Y21_N10
\Data_forwarding_mux_A|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux14~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~1_combout\ & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(17)))) # (!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(17),
	datac => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(17),
	combout => \Data_forwarding_mux_A|Mux14~0_combout\);

-- Location: LCCOMB_X58_Y21_N12
\Data_forwarding_mux_A|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux14~1_combout\ = (\Data_Forwarding_unit|Forward_A[0]~5_combout\ & ((\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (\Data_forwarding_mux_A|Mux14~0_combout\)) # (!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & 
-- ((\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout\))))) # (!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & (\Data_forwarding_mux_A|Mux14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	datab => \Data_forwarding_mux_A|Mux14~0_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout\,
	datad => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	combout => \Data_forwarding_mux_A|Mux14~1_combout\);

-- Location: LCFF_X67_Y20_N21
\ID_EX_Pipeline_Stage|Read_Data_1_EX[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|Read_Data_1_ID[16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(16));

-- Location: LCFF_X58_Y22_N11
\ID_EX_Pipeline_Stage|Read_Data_1_EX[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|Read_Data_1_ID[14]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(14));

-- Location: LCFF_X67_Y20_N19
\ID_EX_Pipeline_Stage|Read_Data_1_EX[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|Read_Data_1_ID[13]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(13));

-- Location: LCCOMB_X67_Y20_N16
\Data_forwarding_mux_A|Mux18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux18~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~1_combout\ & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(13)))) # (!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(13),
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(13),
	datad => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	combout => \Data_forwarding_mux_A|Mux18~0_combout\);

-- Location: LCFF_X59_Y21_N3
\ID_EX_Pipeline_Stage|Read_Data_1_EX[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|Read_Data_1_ID[12]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(12));

-- Location: LCCOMB_X59_Y21_N16
\Data_forwarding_mux_A|Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux19~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~1_combout\ & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(12)))) # (!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(12),
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(12),
	datad => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	combout => \Data_forwarding_mux_A|Mux19~0_combout\);

-- Location: LCFF_X58_Y23_N19
\ID_EX_Pipeline_Stage|Read_Data_1_EX[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|Read_Data_1_ID[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(5));

-- Location: LCCOMB_X58_Y23_N4
\Data_forwarding_mux_A|Mux26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux26~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~1_combout\ & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(5)))) # (!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(5),
	datac => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(5),
	combout => \Data_forwarding_mux_A|Mux26~0_combout\);

-- Location: LCCOMB_X58_Y23_N6
\Data_forwarding_mux_A|Mux26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux26~1_combout\ = (\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (((\Data_forwarding_mux_A|Mux26~0_combout\)))) # (!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & ((\Data_Forwarding_unit|Forward_A[0]~5_combout\ & 
-- (\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout\)) # (!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & ((\Data_forwarding_mux_A|Mux26~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout\,
	datab => \Data_forwarding_mux_A|Mux26~0_combout\,
	datac => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	datad => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	combout => \Data_forwarding_mux_A|Mux26~1_combout\);

-- Location: LCFF_X61_Y23_N31
\ID_EX_Pipeline_Stage|Read_Data_1_EX[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|Read_Data_1_ID[3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(3));

-- Location: LCCOMB_X61_Y23_N20
\Data_forwarding_mux_A|Mux28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux28~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~1_combout\ & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(3)))) # (!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(3),
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(3),
	combout => \Data_forwarding_mux_A|Mux28~0_combout\);

-- Location: LCCOMB_X59_Y23_N26
\EX_ALU|Add0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~56_combout\ = \EX_ALU_Control|ALU_Control_EX[2]~3_combout\ $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(1))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & 
-- ((\Data_forwarding_mux_B|Mux30~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[2]~3_combout\,
	datab => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(1),
	datac => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datad => \Data_forwarding_mux_B|Mux30~1_combout\,
	combout => \EX_ALU|Add0~56_combout\);

-- Location: LCCOMB_X63_Y24_N24
\EX_ALU|Mux29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux29~0_combout\ = (!\EX_ALU_Control|ALU_Control_EX[1]~1_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[2]~2_combout\ & ((\EX_ALU_Control|ALU_Control_EX[0]~0_combout\) # (\Data_forwarding_mux_A|Mux29~1_combout\))) # 
-- (!\EX_ALU_Mux|ALU_Data_2_EX[2]~2_combout\ & (\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & \Data_forwarding_mux_A|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[2]~2_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datac => \Data_forwarding_mux_A|Mux29~1_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	combout => \EX_ALU|Mux29~0_combout\);

-- Location: LCCOMB_X59_Y23_N4
\EX_ALU|Add0~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~59_combout\ = \EX_ALU_Control|ALU_Control_EX[2]~3_combout\ $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2)))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & 
-- (\Data_forwarding_mux_B|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[2]~3_combout\,
	datab => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datac => \Data_forwarding_mux_B|Mux29~1_combout\,
	datad => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2),
	combout => \EX_ALU|Add0~59_combout\);

-- Location: LCCOMB_X58_Y23_N16
\EX_ALU|Mux26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux26~0_combout\ = (!\EX_ALU_Control|ALU_Control_EX[1]~1_combout\ & ((\Data_forwarding_mux_A|Mux26~1_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[5]~5_combout\) # (\EX_ALU_Control|ALU_Control_EX[0]~0_combout\))) # 
-- (!\Data_forwarding_mux_A|Mux26~1_combout\ & (\EX_ALU_Mux|ALU_Data_2_EX[5]~5_combout\ & \EX_ALU_Control|ALU_Control_EX[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux26~1_combout\,
	datab => \EX_ALU_Mux|ALU_Data_2_EX[5]~5_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	combout => \EX_ALU|Mux26~0_combout\);

-- Location: LCCOMB_X62_Y24_N22
\EX_ALU|Mux21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux21~0_combout\ = (\Data_forwarding_mux_A|Mux21~1_combout\ & ((\EX_ALU_Control|ALU_Control_EX[0]~0_combout\) # ((\Data_forwarding_mux_B|Mux21~1_combout\ & !\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\)))) # (!\Data_forwarding_mux_A|Mux21~1_combout\ & 
-- (\Data_forwarding_mux_B|Mux21~1_combout\ & (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & \EX_ALU_Control|ALU_Control_EX[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux21~1_combout\,
	datab => \Data_forwarding_mux_B|Mux21~1_combout\,
	datac => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datad => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	combout => \EX_ALU|Mux21~0_combout\);

-- Location: LCCOMB_X59_Y21_N12
\EX_ALU|Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux19~0_combout\ = (!\EX_ALU_Control|ALU_Control_EX[1]~1_combout\ & ((\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[12]~12_combout\) # (\Data_forwarding_mux_A|Mux19~1_combout\))) # 
-- (!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & (\EX_ALU_Mux|ALU_Data_2_EX[12]~12_combout\ & \Data_forwarding_mux_A|Mux19~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datab => \EX_ALU_Mux|ALU_Data_2_EX[12]~12_combout\,
	datac => \Data_forwarding_mux_A|Mux19~1_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	combout => \EX_ALU|Mux19~0_combout\);

-- Location: LCCOMB_X58_Y23_N20
\EX_ALU|Add0~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~81_combout\ = \EX_ALU_Control|ALU_Control_EX[2]~3_combout\ $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & ((\ID_EX_Pipeline_Stage|Instruction_EX\(17)))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & 
-- (\Data_forwarding_mux_B|Mux19~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_B|Mux19~1_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[2]~3_combout\,
	datac => \ID_EX_Pipeline_Stage|Instruction_EX\(17),
	datad => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	combout => \EX_ALU|Add0~81_combout\);

-- Location: LCCOMB_X65_Y24_N2
\EX_ALU|Add0~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~84_combout\ = \EX_ALU_Control|ALU_Control_EX[2]~3_combout\ $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & (\ID_EX_Pipeline_Stage|Instruction_EX\(18))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & 
-- ((\Data_forwarding_mux_B|Mux18~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[2]~3_combout\,
	datab => \ID_EX_Pipeline_Stage|Instruction_EX\(18),
	datac => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datad => \Data_forwarding_mux_B|Mux18~1_combout\,
	combout => \EX_ALU|Add0~84_combout\);

-- Location: LCCOMB_X58_Y22_N20
\EX_ALU|Add0~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~87_combout\ = \EX_ALU_Control|ALU_Control_EX[2]~3_combout\ $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & (\ID_EX_Pipeline_Stage|Instruction_EX\(19))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & 
-- ((\Data_forwarding_mux_B|Mux17~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Instruction_EX\(19),
	datab => \Data_forwarding_mux_B|Mux17~1_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[2]~3_combout\,
	datad => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	combout => \EX_ALU|Add0~87_combout\);

-- Location: LCCOMB_X60_Y22_N10
\EX_ALU|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux13~0_combout\ = (!\EX_ALU_Control|ALU_Control_EX[1]~1_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[18]~18_combout\ & ((\Data_forwarding_mux_A|Mux13~1_combout\) # (\EX_ALU_Control|ALU_Control_EX[0]~0_combout\))) # 
-- (!\EX_ALU_Mux|ALU_Data_2_EX[18]~18_combout\ & (\Data_forwarding_mux_A|Mux13~1_combout\ & \EX_ALU_Control|ALU_Control_EX[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[18]~18_combout\,
	datab => \Data_forwarding_mux_A|Mux13~1_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	combout => \EX_ALU|Mux13~0_combout\);

-- Location: LCCOMB_X65_Y21_N10
\EX_ALU|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux8~0_combout\ = (\Data_forwarding_mux_A|Mux8~1_combout\ & ((\EX_ALU_Control|ALU_Control_EX[0]~0_combout\) # ((\Data_forwarding_mux_B|Mux8~1_combout\ & !\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\)))) # (!\Data_forwarding_mux_A|Mux8~1_combout\ & 
-- (\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & (\Data_forwarding_mux_B|Mux8~1_combout\ & !\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux8~1_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datac => \Data_forwarding_mux_B|Mux8~1_combout\,
	datad => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	combout => \EX_ALU|Mux8~0_combout\);

-- Location: LCCOMB_X58_Y20_N0
\EX_ALU|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Equal0~2_combout\ = (!\EX_ALU|Mux19~1_combout\ & (!\EX_ALU|Mux30~1_combout\ & (!\EX_ALU|Mux26~1_combout\ & !\EX_ALU|Mux29~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux19~1_combout\,
	datab => \EX_ALU|Mux30~1_combout\,
	datac => \EX_ALU|Mux26~1_combout\,
	datad => \EX_ALU|Mux29~1_combout\,
	combout => \EX_ALU|Equal0~2_combout\);

-- Location: LCCOMB_X59_Y22_N18
\EX_ALU|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Equal0~3_combout\ = (!\EX_ALU|Mux18~1_combout\ & (!\EX_ALU|Mux17~0_combout\ & ((!\EX_ALU|Add0~88_combout\) # (!\EX_ALU|Mux30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux18~1_combout\,
	datab => \EX_ALU|Mux30~2_combout\,
	datac => \EX_ALU|Add0~88_combout\,
	datad => \EX_ALU|Mux17~0_combout\,
	combout => \EX_ALU|Equal0~3_combout\);

-- Location: LCCOMB_X58_Y21_N18
\EX_ALU|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Equal0~4_combout\ = (!\EX_ALU|Mux28~1_combout\ & (!\EX_ALU|Mux27~1_combout\ & (\EX_ALU|Equal0~2_combout\ & \EX_ALU|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux28~1_combout\,
	datab => \EX_ALU|Mux27~1_combout\,
	datac => \EX_ALU|Equal0~2_combout\,
	datad => \EX_ALU|Equal0~3_combout\,
	combout => \EX_ALU|Equal0~4_combout\);

-- Location: LCCOMB_X67_Y24_N10
\Data_Forwarding_unit|Forward_A[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Forward_A[0]~6_combout\ = (!\MEM_WB_Pipeline_Stage|Instruction_WB\(13) & !\MEM_WB_Pipeline_Stage|Instruction_WB\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MEM_WB_Pipeline_Stage|Instruction_WB\(13),
	datad => \MEM_WB_Pipeline_Stage|Instruction_WB\(14),
	combout => \Data_Forwarding_unit|Forward_A[0]~6_combout\);

-- Location: LCCOMB_X65_Y24_N20
\ID_Registers|always2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|always2~0_combout\ = (\MEM_WB_Pipeline_Stage|RegWrite_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Instruction_WB\(12)) # ((\MEM_WB_Pipeline_Stage|Write_Register_WB\(0)) # (!\Data_Forwarding_unit|Forward_A[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|Instruction_WB\(12),
	datab => \MEM_WB_Pipeline_Stage|RegWrite_WB~regout\,
	datac => \MEM_WB_Pipeline_Stage|Write_Register_WB\(0),
	datad => \Data_Forwarding_unit|Forward_A[0]~6_combout\,
	combout => \ID_Registers|always2~0_combout\);

-- Location: LCCOMB_X60_Y23_N12
\MEM_Data_Memory|always0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|always0~5_combout\ = (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(14)) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(15)) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(16)) # (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(14),
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(15),
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(16),
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(13),
	combout => \MEM_Data_Memory|always0~5_combout\);

-- Location: LCFF_X56_Y21_N17
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(27));

-- Location: LCCOMB_X56_Y21_N16
\MEM_Data_Memory|Read_Data_MEM~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~8_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a4\)) # (!\ID_Registers|register_rtl_0_bypass\(12) & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a4\,
	datac => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(27),
	datad => \ID_Registers|register_rtl_0_bypass\(12),
	combout => \MEM_Data_Memory|Read_Data_MEM~8_combout\);

-- Location: LCCOMB_X62_Y20_N6
\MEM_Data_Memory|Read_Data_MEM~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~9_combout\ = (\MEM_Data_Memory|Read_Data_MEM~8_combout\ & (!\MEM_Data_Memory|always0~9_combout\ & (!\MEM_Data_Memory|always0~4_combout\ & !\MEM_Data_Memory|always0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Read_Data_MEM~8_combout\,
	datab => \MEM_Data_Memory|always0~9_combout\,
	datac => \MEM_Data_Memory|always0~4_combout\,
	datad => \MEM_Data_Memory|always0~3_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~9_combout\);

-- Location: LCFF_X56_Y21_N19
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(29));

-- Location: LCCOMB_X56_Y21_N18
\MEM_Data_Memory|Read_Data_MEM~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~10_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a5\)) # (!\ID_Registers|register_rtl_0_bypass\(12) & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a5\,
	datac => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(29),
	datad => \ID_Registers|register_rtl_0_bypass\(12),
	combout => \MEM_Data_Memory|Read_Data_MEM~10_combout\);

-- Location: LCFF_X56_Y22_N9
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(47));

-- Location: LCCOMB_X56_Y22_N8
\MEM_Data_Memory|Read_Data_MEM~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~28_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a14\)) # (!\ID_Registers|register_rtl_0_bypass\(12) & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(47))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a14\,
	datac => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(47),
	datad => \ID_Registers|register_rtl_0_bypass\(12),
	combout => \MEM_Data_Memory|Read_Data_MEM~28_combout\);

-- Location: LCCOMB_X58_Y22_N6
\MEM_Data_Memory|Read_Data_MEM~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~29_combout\ = (!\MEM_Data_Memory|always0~9_combout\ & (\MEM_Data_Memory|Read_Data_MEM~28_combout\ & (!\MEM_Data_Memory|always0~3_combout\ & !\MEM_Data_Memory|always0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|always0~9_combout\,
	datab => \MEM_Data_Memory|Read_Data_MEM~28_combout\,
	datac => \MEM_Data_Memory|always0~3_combout\,
	datad => \MEM_Data_Memory|always0~4_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~29_combout\);

-- Location: LCFF_X56_Y22_N27
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(49));

-- Location: LCCOMB_X56_Y22_N26
\MEM_Data_Memory|Read_Data_MEM~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~30_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a15\)) # (!\ID_Registers|register_rtl_0_bypass\(12) & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(49))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a15\,
	datac => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(49),
	datad => \ID_Registers|register_rtl_0_bypass\(12),
	combout => \MEM_Data_Memory|Read_Data_MEM~30_combout\);

-- Location: LCCOMB_X57_Y21_N16
\MEM_Data_Memory|Read_Data_MEM~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~31_combout\ = (!\MEM_Data_Memory|always0~4_combout\ & (!\MEM_Data_Memory|always0~9_combout\ & (!\MEM_Data_Memory|always0~3_combout\ & \MEM_Data_Memory|Read_Data_MEM~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|always0~4_combout\,
	datab => \MEM_Data_Memory|always0~9_combout\,
	datac => \MEM_Data_Memory|always0~3_combout\,
	datad => \MEM_Data_Memory|Read_Data_MEM~30_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~31_combout\);

-- Location: LCFF_X56_Y22_N3
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(57));

-- Location: LCCOMB_X56_Y22_N2
\MEM_Data_Memory|Read_Data_MEM~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~38_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a19\)) # (!\ID_Registers|register_rtl_0_bypass\(12) & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(57))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a19\,
	datac => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(57),
	datad => \ID_Registers|register_rtl_0_bypass\(12),
	combout => \MEM_Data_Memory|Read_Data_MEM~38_combout\);

-- Location: LCFF_X56_Y22_N5
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(59));

-- Location: LCCOMB_X56_Y22_N4
\MEM_Data_Memory|Read_Data_MEM~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~40_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20\)) # (!\ID_Registers|register_rtl_0_bypass\(12) & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(59))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20\,
	datac => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(59),
	datad => \ID_Registers|register_rtl_0_bypass\(12),
	combout => \MEM_Data_Memory|Read_Data_MEM~40_combout\);

-- Location: LCCOMB_X57_Y22_N12
\MEM_Data_Memory|Read_Data_MEM~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~41_combout\ = (!\MEM_Data_Memory|always0~4_combout\ & (!\MEM_Data_Memory|always0~9_combout\ & (\MEM_Data_Memory|Read_Data_MEM~40_combout\ & !\MEM_Data_Memory|always0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|always0~4_combout\,
	datab => \MEM_Data_Memory|always0~9_combout\,
	datac => \MEM_Data_Memory|Read_Data_MEM~40_combout\,
	datad => \MEM_Data_Memory|always0~3_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~41_combout\);

-- Location: LCFF_X56_Y22_N1
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(63));

-- Location: LCCOMB_X56_Y22_N0
\MEM_Data_Memory|Read_Data_MEM~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~44_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a22\)) # (!\ID_Registers|register_rtl_0_bypass\(12) & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(63))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a22\,
	datac => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(63),
	datad => \ID_Registers|register_rtl_0_bypass\(12),
	combout => \MEM_Data_Memory|Read_Data_MEM~44_combout\);

-- Location: LCFF_X56_Y22_N19
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[65]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(65));

-- Location: LCCOMB_X56_Y22_N18
\MEM_Data_Memory|Read_Data_MEM~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~46_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a23\)) # (!\ID_Registers|register_rtl_0_bypass\(12) & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(65))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a23\,
	datac => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(65),
	datad => \ID_Registers|register_rtl_0_bypass\(12),
	combout => \MEM_Data_Memory|Read_Data_MEM~46_combout\);

-- Location: LCCOMB_X57_Y22_N10
\MEM_Data_Memory|Read_Data_MEM~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~47_combout\ = (!\MEM_Data_Memory|always0~4_combout\ & (\MEM_Data_Memory|Read_Data_MEM~46_combout\ & (!\MEM_Data_Memory|always0~9_combout\ & !\MEM_Data_Memory|always0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|always0~4_combout\,
	datab => \MEM_Data_Memory|Read_Data_MEM~46_combout\,
	datac => \MEM_Data_Memory|always0~9_combout\,
	datad => \MEM_Data_Memory|always0~3_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~47_combout\);

-- Location: LCFF_X56_Y22_N29
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[67]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(67));

-- Location: LCCOMB_X56_Y22_N28
\MEM_Data_Memory|Read_Data_MEM~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~48_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24\)) # (!\ID_Registers|register_rtl_0_bypass\(12) & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(67))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24\,
	datac => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(67),
	datad => \ID_Registers|register_rtl_0_bypass\(12),
	combout => \MEM_Data_Memory|Read_Data_MEM~48_combout\);

-- Location: LCCOMB_X57_Y22_N4
\MEM_Data_Memory|Read_Data_MEM~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~49_combout\ = (!\MEM_Data_Memory|always0~4_combout\ & (\MEM_Data_Memory|Read_Data_MEM~48_combout\ & (!\MEM_Data_Memory|always0~9_combout\ & !\MEM_Data_Memory|always0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|always0~4_combout\,
	datab => \MEM_Data_Memory|Read_Data_MEM~48_combout\,
	datac => \MEM_Data_Memory|always0~9_combout\,
	datad => \MEM_Data_Memory|always0~3_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~49_combout\);

-- Location: LCFF_X56_Y22_N25
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[71]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(71));

-- Location: LCCOMB_X56_Y22_N24
\MEM_Data_Memory|Read_Data_MEM~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~52_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a26\)) # (!\ID_Registers|register_rtl_0_bypass\(12) & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(71))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a26\,
	datac => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(71),
	datad => \ID_Registers|register_rtl_0_bypass\(12),
	combout => \MEM_Data_Memory|Read_Data_MEM~52_combout\);

-- Location: LCCOMB_X57_Y22_N8
\MEM_Data_Memory|Read_Data_MEM~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~53_combout\ = (!\MEM_Data_Memory|always0~4_combout\ & (\MEM_Data_Memory|Read_Data_MEM~52_combout\ & (!\MEM_Data_Memory|always0~9_combout\ & !\MEM_Data_Memory|always0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|always0~4_combout\,
	datab => \MEM_Data_Memory|Read_Data_MEM~52_combout\,
	datac => \MEM_Data_Memory|always0~9_combout\,
	datad => \MEM_Data_Memory|always0~3_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~53_combout\);

-- Location: LCFF_X56_Y22_N11
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[73]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(27),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(73));

-- Location: LCCOMB_X56_Y22_N10
\MEM_Data_Memory|Read_Data_MEM~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~54_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27~portbdataout\)) # (!\ID_Registers|register_rtl_0_bypass\(12) & 
-- ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(73))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27~portbdataout\,
	datac => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(73),
	datad => \ID_Registers|register_rtl_0_bypass\(12),
	combout => \MEM_Data_Memory|Read_Data_MEM~54_combout\);

-- Location: LCFF_X56_Y23_N9
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[75]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(28),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(75));

-- Location: LCCOMB_X56_Y23_N8
\MEM_Data_Memory|Read_Data_MEM~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~56_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28\)) # (!\ID_Registers|register_rtl_0_bypass\(12) & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(75))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28\,
	datab => \ID_Registers|register_rtl_0_bypass\(12),
	datac => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(75),
	combout => \MEM_Data_Memory|Read_Data_MEM~56_combout\);

-- Location: LCCOMB_X62_Y23_N6
\EX_ALU|ALU_Result_EX~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|ALU_Result_EX~2_combout\ = \Data_forwarding_mux_A|Mux0~1_combout\ $ (\EX_ALU|LessThan0~62_combout\ $ (((\Data_forwarding_mux_B|Mux0~1_combout\ & !\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux0~1_combout\,
	datab => \Data_forwarding_mux_B|Mux0~1_combout\,
	datac => \EX_ALU|LessThan0~62_combout\,
	datad => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	combout => \EX_ALU|ALU_Result_EX~2_combout\);

-- Location: LCCOMB_X61_Y23_N2
\EX_ALU|Add0~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~124_combout\ = (\EX_ALU_Control|ALU_Control_EX~2_combout\ & (\ID_EX_Pipeline_Stage|ALUOp_EX\(1) $ (((\Data_forwarding_mux_B|Mux28~1_combout\ & !\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\))))) # (!\EX_ALU_Control|ALU_Control_EX~2_combout\ & 
-- (((\Data_forwarding_mux_B|Mux28~1_combout\ & !\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX~2_combout\,
	datab => \ID_EX_Pipeline_Stage|ALUOp_EX\(1),
	datac => \Data_forwarding_mux_B|Mux28~1_combout\,
	datad => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	combout => \EX_ALU|Add0~124_combout\);

-- Location: LCCOMB_X61_Y23_N12
\EX_ALU|Add0~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~125_combout\ = (\EX_ALU_Control|ALU_Control_EX~2_combout\ & (\ID_EX_Pipeline_Stage|ALUOp_EX\(1) $ (((\Data_forwarding_mux_B|Mux27~1_combout\ & !\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\))))) # (!\EX_ALU_Control|ALU_Control_EX~2_combout\ & 
-- (\Data_forwarding_mux_B|Mux27~1_combout\ & (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX~2_combout\,
	datab => \Data_forwarding_mux_B|Mux27~1_combout\,
	datac => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datad => \ID_EX_Pipeline_Stage|ALUOp_EX\(1),
	combout => \EX_ALU|Add0~125_combout\);

-- Location: LCCOMB_X61_Y22_N4
\EX_ALU|Add0~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~126_combout\ = (\ID_EX_Pipeline_Stage|ALUOp_EX\(1) & (\EX_ALU_Control|ALU_Control_EX~2_combout\ $ (((!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & \Data_forwarding_mux_B|Mux25~1_combout\))))) # (!\ID_EX_Pipeline_Stage|ALUOp_EX\(1) & 
-- (((!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & \Data_forwarding_mux_B|Mux25~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|ALUOp_EX\(1),
	datab => \EX_ALU_Control|ALU_Control_EX~2_combout\,
	datac => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datad => \Data_forwarding_mux_B|Mux25~1_combout\,
	combout => \EX_ALU|Add0~126_combout\);

-- Location: LCCOMB_X63_Y20_N12
\EX_ALU|Add0~128\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~128_combout\ = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & (\ID_EX_Pipeline_Stage|ALUOp_EX\(1) & (\EX_ALU_Control|ALU_Control_EX~2_combout\))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & (\Data_forwarding_mux_B|Mux23~1_combout\ $ 
-- (((\ID_EX_Pipeline_Stage|ALUOp_EX\(1) & \EX_ALU_Control|ALU_Control_EX~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datab => \ID_EX_Pipeline_Stage|ALUOp_EX\(1),
	datac => \EX_ALU_Control|ALU_Control_EX~2_combout\,
	datad => \Data_forwarding_mux_B|Mux23~1_combout\,
	combout => \EX_ALU|Add0~128_combout\);

-- Location: LCCOMB_X63_Y20_N30
\EX_ALU|Add0~129\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~129_combout\ = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & (\EX_ALU_Control|ALU_Control_EX~2_combout\ & ((\ID_EX_Pipeline_Stage|ALUOp_EX\(1))))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & (\Data_forwarding_mux_B|Mux22~1_combout\ $ 
-- (((\EX_ALU_Control|ALU_Control_EX~2_combout\ & \ID_EX_Pipeline_Stage|ALUOp_EX\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datab => \EX_ALU_Control|ALU_Control_EX~2_combout\,
	datac => \Data_forwarding_mux_B|Mux22~1_combout\,
	datad => \ID_EX_Pipeline_Stage|ALUOp_EX\(1),
	combout => \EX_ALU|Add0~129_combout\);

-- Location: LCCOMB_X62_Y24_N24
\EX_ALU|Add0~130\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~130_combout\ = (\ID_EX_Pipeline_Stage|ALUOp_EX\(1) & (\EX_ALU_Control|ALU_Control_EX~2_combout\ $ (((\Data_forwarding_mux_B|Mux21~1_combout\ & !\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\))))) # (!\ID_EX_Pipeline_Stage|ALUOp_EX\(1) & 
-- (\Data_forwarding_mux_B|Mux21~1_combout\ & (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|ALUOp_EX\(1),
	datab => \Data_forwarding_mux_B|Mux21~1_combout\,
	datac => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datad => \EX_ALU_Control|ALU_Control_EX~2_combout\,
	combout => \EX_ALU|Add0~130_combout\);

-- Location: LCCOMB_X62_Y24_N18
\EX_ALU|Add0~131\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~131_combout\ = (\ID_EX_Pipeline_Stage|ALUOp_EX\(1) & (\EX_ALU_Control|ALU_Control_EX~2_combout\ $ (((\Data_forwarding_mux_B|Mux20~1_combout\ & !\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\))))) # (!\ID_EX_Pipeline_Stage|ALUOp_EX\(1) & 
-- (\Data_forwarding_mux_B|Mux20~1_combout\ & (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|ALUOp_EX\(1),
	datab => \Data_forwarding_mux_B|Mux20~1_combout\,
	datac => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datad => \EX_ALU_Control|ALU_Control_EX~2_combout\,
	combout => \EX_ALU|Add0~131_combout\);

-- Location: LCCOMB_X60_Y23_N30
\EX_ALU|Add0~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~132_combout\ = (\EX_ALU_Control|ALU_Control_EX~2_combout\ & (\ID_EX_Pipeline_Stage|ALUOp_EX\(1) $ (((!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & \Data_forwarding_mux_B|Mux16~1_combout\))))) # (!\EX_ALU_Control|ALU_Control_EX~2_combout\ & 
-- (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & ((\Data_forwarding_mux_B|Mux16~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX~2_combout\,
	datab => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datac => \ID_EX_Pipeline_Stage|ALUOp_EX\(1),
	datad => \Data_forwarding_mux_B|Mux16~1_combout\,
	combout => \EX_ALU|Add0~132_combout\);

-- Location: LCCOMB_X61_Y23_N14
\EX_ALU|Add0~133\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~133_combout\ = (\EX_ALU_Control|ALU_Control_EX~2_combout\ & (\ID_EX_Pipeline_Stage|ALUOp_EX\(1) $ (((\Data_forwarding_mux_B|Mux15~1_combout\ & !\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\))))) # (!\EX_ALU_Control|ALU_Control_EX~2_combout\ & 
-- (((\Data_forwarding_mux_B|Mux15~1_combout\ & !\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX~2_combout\,
	datab => \ID_EX_Pipeline_Stage|ALUOp_EX\(1),
	datac => \Data_forwarding_mux_B|Mux15~1_combout\,
	datad => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	combout => \EX_ALU|Add0~133_combout\);

-- Location: LCCOMB_X60_Y22_N14
\EX_ALU|Add0~135\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~135_combout\ = (\Data_forwarding_mux_B|Mux13~1_combout\ & (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ $ (((!\EX_ALU_Control|ALU_Control_EX~2_combout\) # (!\ID_EX_Pipeline_Stage|ALUOp_EX\(1)))))) # (!\Data_forwarding_mux_B|Mux13~1_combout\ & 
-- (\ID_EX_Pipeline_Stage|ALUOp_EX\(1) & (\EX_ALU_Control|ALU_Control_EX~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_B|Mux13~1_combout\,
	datab => \ID_EX_Pipeline_Stage|ALUOp_EX\(1),
	datac => \EX_ALU_Control|ALU_Control_EX~2_combout\,
	datad => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	combout => \EX_ALU|Add0~135_combout\);

-- Location: LCCOMB_X61_Y22_N14
\EX_ALU|Add0~136\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~136_combout\ = (\Data_forwarding_mux_B|Mux12~1_combout\ & (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ $ (((!\ID_EX_Pipeline_Stage|ALUOp_EX\(1)) # (!\EX_ALU_Control|ALU_Control_EX~2_combout\))))) # (!\Data_forwarding_mux_B|Mux12~1_combout\ & 
-- (\EX_ALU_Control|ALU_Control_EX~2_combout\ & ((\ID_EX_Pipeline_Stage|ALUOp_EX\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_B|Mux12~1_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX~2_combout\,
	datac => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datad => \ID_EX_Pipeline_Stage|ALUOp_EX\(1),
	combout => \EX_ALU|Add0~136_combout\);

-- Location: LCCOMB_X66_Y22_N6
\EX_ALU|Add0~138\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~138_combout\ = (\ID_EX_Pipeline_Stage|ALUOp_EX\(1) & (\EX_ALU_Control|ALU_Control_EX~2_combout\ $ (((!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & \Data_forwarding_mux_B|Mux10~1_combout\))))) # (!\ID_EX_Pipeline_Stage|ALUOp_EX\(1) & 
-- (((!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & \Data_forwarding_mux_B|Mux10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|ALUOp_EX\(1),
	datab => \EX_ALU_Control|ALU_Control_EX~2_combout\,
	datac => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datad => \Data_forwarding_mux_B|Mux10~1_combout\,
	combout => \EX_ALU|Add0~138_combout\);

-- Location: LCCOMB_X62_Y24_N6
\EX_ALU|Add0~139\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~139_combout\ = (\ID_EX_Pipeline_Stage|ALUOp_EX\(1) & (\EX_ALU_Control|ALU_Control_EX~2_combout\ $ (((!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & \Data_forwarding_mux_B|Mux9~1_combout\))))) # (!\ID_EX_Pipeline_Stage|ALUOp_EX\(1) & 
-- (((!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & \Data_forwarding_mux_B|Mux9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|ALUOp_EX\(1),
	datab => \EX_ALU_Control|ALU_Control_EX~2_combout\,
	datac => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datad => \Data_forwarding_mux_B|Mux9~1_combout\,
	combout => \EX_ALU|Add0~139_combout\);

-- Location: LCCOMB_X61_Y24_N16
\EX_ALU|Add0~140\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~140_combout\ = (\EX_ALU_Control|ALU_Control_EX~2_combout\ & (\ID_EX_Pipeline_Stage|ALUOp_EX\(1) $ (((!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & \Data_forwarding_mux_B|Mux8~1_combout\))))) # (!\EX_ALU_Control|ALU_Control_EX~2_combout\ & 
-- (((!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & \Data_forwarding_mux_B|Mux8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX~2_combout\,
	datab => \ID_EX_Pipeline_Stage|ALUOp_EX\(1),
	datac => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datad => \Data_forwarding_mux_B|Mux8~1_combout\,
	combout => \EX_ALU|Add0~140_combout\);

-- Location: LCCOMB_X61_Y24_N26
\EX_ALU|Add0~142\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~142_combout\ = (\EX_ALU_Control|ALU_Control_EX~2_combout\ & (\ID_EX_Pipeline_Stage|ALUOp_EX\(1) $ (((!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & \Data_forwarding_mux_B|Mux6~1_combout\))))) # (!\EX_ALU_Control|ALU_Control_EX~2_combout\ & 
-- (((!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & \Data_forwarding_mux_B|Mux6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX~2_combout\,
	datab => \ID_EX_Pipeline_Stage|ALUOp_EX\(1),
	datac => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datad => \Data_forwarding_mux_B|Mux6~1_combout\,
	combout => \EX_ALU|Add0~142_combout\);

-- Location: LCCOMB_X61_Y24_N12
\EX_ALU|Add0~144\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~144_combout\ = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & (\ID_EX_Pipeline_Stage|ALUOp_EX\(1) & ((\EX_ALU_Control|ALU_Control_EX~2_combout\)))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & (\Data_forwarding_mux_B|Mux4~1_combout\ $ 
-- (((\ID_EX_Pipeline_Stage|ALUOp_EX\(1) & \EX_ALU_Control|ALU_Control_EX~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datab => \ID_EX_Pipeline_Stage|ALUOp_EX\(1),
	datac => \Data_forwarding_mux_B|Mux4~1_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX~2_combout\,
	combout => \EX_ALU|Add0~144_combout\);

-- Location: LCCOMB_X61_Y24_N14
\EX_ALU|Add0~145\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~145_combout\ = (\EX_ALU_Control|ALU_Control_EX~2_combout\ & (\ID_EX_Pipeline_Stage|ALUOp_EX\(1) $ (((!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & \Data_forwarding_mux_B|Mux3~1_combout\))))) # (!\EX_ALU_Control|ALU_Control_EX~2_combout\ & 
-- (((!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & \Data_forwarding_mux_B|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX~2_combout\,
	datab => \ID_EX_Pipeline_Stage|ALUOp_EX\(1),
	datac => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datad => \Data_forwarding_mux_B|Mux3~1_combout\,
	combout => \EX_ALU|Add0~145_combout\);

-- Location: LCCOMB_X65_Y20_N6
\EX_ALU|Add0~146\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~146_combout\ = (\Data_forwarding_mux_B|Mux2~1_combout\ & (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ $ (((!\ID_EX_Pipeline_Stage|ALUOp_EX\(1)) # (!\EX_ALU_Control|ALU_Control_EX~2_combout\))))) # (!\Data_forwarding_mux_B|Mux2~1_combout\ & 
-- (\EX_ALU_Control|ALU_Control_EX~2_combout\ & (\ID_EX_Pipeline_Stage|ALUOp_EX\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_B|Mux2~1_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX~2_combout\,
	datac => \ID_EX_Pipeline_Stage|ALUOp_EX\(1),
	datad => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	combout => \EX_ALU|Add0~146_combout\);

-- Location: LCCOMB_X60_Y21_N30
\EX_ALU|Add0~147\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~147_combout\ = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & (((\EX_ALU_Control|ALU_Control_EX~2_combout\ & \ID_EX_Pipeline_Stage|ALUOp_EX\(1))))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & (\Data_forwarding_mux_B|Mux1~1_combout\ $ 
-- (((\EX_ALU_Control|ALU_Control_EX~2_combout\ & \ID_EX_Pipeline_Stage|ALUOp_EX\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datab => \Data_forwarding_mux_B|Mux1~1_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX~2_combout\,
	datad => \ID_EX_Pipeline_Stage|ALUOp_EX\(1),
	combout => \EX_ALU|Add0~147_combout\);

-- Location: LCCOMB_X65_Y21_N30
\EX_ALU|Add0~148\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~148_combout\ = (\Data_forwarding_mux_B|Mux0~1_combout\ & (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ $ (((!\EX_ALU_Control|ALU_Control_EX~2_combout\) # (!\ID_EX_Pipeline_Stage|ALUOp_EX\(1)))))) # (!\Data_forwarding_mux_B|Mux0~1_combout\ & 
-- (\ID_EX_Pipeline_Stage|ALUOp_EX\(1) & (\EX_ALU_Control|ALU_Control_EX~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_B|Mux0~1_combout\,
	datab => \ID_EX_Pipeline_Stage|ALUOp_EX\(1),
	datac => \EX_ALU_Control|ALU_Control_EX~2_combout\,
	datad => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	combout => \EX_ALU|Add0~148_combout\);

-- Location: LCCOMB_X66_Y36_N2
\IF_PC_Add|PC_Plus_4_IF[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[2]~0_combout\ = \IF_PC_Reg|PC_IF\(2) $ (VCC)
-- \IF_PC_Add|PC_Plus_4_IF[2]~1\ = CARRY(\IF_PC_Reg|PC_IF\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(2),
	datad => VCC,
	combout => \IF_PC_Add|PC_Plus_4_IF[2]~0_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[2]~1\);

-- Location: LCCOMB_X66_Y36_N4
\IF_PC_Add|PC_Plus_4_IF[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[3]~2_combout\ = (\IF_PC_Reg|PC_IF\(3) & (!\IF_PC_Add|PC_Plus_4_IF[2]~1\)) # (!\IF_PC_Reg|PC_IF\(3) & ((\IF_PC_Add|PC_Plus_4_IF[2]~1\) # (GND)))
-- \IF_PC_Add|PC_Plus_4_IF[3]~3\ = CARRY((!\IF_PC_Add|PC_Plus_4_IF[2]~1\) # (!\IF_PC_Reg|PC_IF\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(3),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[2]~1\,
	combout => \IF_PC_Add|PC_Plus_4_IF[3]~2_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[3]~3\);

-- Location: LCFF_X66_Y36_N5
\IF_PC_Reg|PC_IF[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[3]~2_combout\,
	ena => \Data_Forwarding_unit|ALT_INV_ID_Control_Noop~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(3));

-- Location: LCCOMB_X66_Y36_N6
\IF_PC_Add|PC_Plus_4_IF[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[4]~4_combout\ = (\IF_PC_Reg|PC_IF\(4) & (\IF_PC_Add|PC_Plus_4_IF[3]~3\ $ (GND))) # (!\IF_PC_Reg|PC_IF\(4) & (!\IF_PC_Add|PC_Plus_4_IF[3]~3\ & VCC))
-- \IF_PC_Add|PC_Plus_4_IF[4]~5\ = CARRY((\IF_PC_Reg|PC_IF\(4) & !\IF_PC_Add|PC_Plus_4_IF[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(4),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[3]~3\,
	combout => \IF_PC_Add|PC_Plus_4_IF[4]~4_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[4]~5\);

-- Location: LCCOMB_X66_Y36_N8
\IF_PC_Add|PC_Plus_4_IF[5]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[5]~6_combout\ = (\IF_PC_Reg|PC_IF\(5) & (!\IF_PC_Add|PC_Plus_4_IF[4]~5\)) # (!\IF_PC_Reg|PC_IF\(5) & ((\IF_PC_Add|PC_Plus_4_IF[4]~5\) # (GND)))
-- \IF_PC_Add|PC_Plus_4_IF[5]~7\ = CARRY((!\IF_PC_Add|PC_Plus_4_IF[4]~5\) # (!\IF_PC_Reg|PC_IF\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(5),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[4]~5\,
	combout => \IF_PC_Add|PC_Plus_4_IF[5]~6_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[5]~7\);

-- Location: LCFF_X66_Y36_N9
\IF_PC_Reg|PC_IF[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[5]~6_combout\,
	ena => \Data_Forwarding_unit|ALT_INV_ID_Control_Noop~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(5));

-- Location: LCCOMB_X66_Y36_N10
\IF_PC_Add|PC_Plus_4_IF[6]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[6]~8_combout\ = (\IF_PC_Reg|PC_IF\(6) & (\IF_PC_Add|PC_Plus_4_IF[5]~7\ $ (GND))) # (!\IF_PC_Reg|PC_IF\(6) & (!\IF_PC_Add|PC_Plus_4_IF[5]~7\ & VCC))
-- \IF_PC_Add|PC_Plus_4_IF[6]~9\ = CARRY((\IF_PC_Reg|PC_IF\(6) & !\IF_PC_Add|PC_Plus_4_IF[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(6),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[5]~7\,
	combout => \IF_PC_Add|PC_Plus_4_IF[6]~8_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[6]~9\);

-- Location: LCFF_X66_Y36_N11
\IF_PC_Reg|PC_IF[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[6]~8_combout\,
	ena => \Data_Forwarding_unit|ALT_INV_ID_Control_Noop~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(6));

-- Location: LCCOMB_X66_Y36_N12
\IF_PC_Add|PC_Plus_4_IF[7]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[7]~10_combout\ = (\IF_PC_Reg|PC_IF\(7) & (!\IF_PC_Add|PC_Plus_4_IF[6]~9\)) # (!\IF_PC_Reg|PC_IF\(7) & ((\IF_PC_Add|PC_Plus_4_IF[6]~9\) # (GND)))
-- \IF_PC_Add|PC_Plus_4_IF[7]~11\ = CARRY((!\IF_PC_Add|PC_Plus_4_IF[6]~9\) # (!\IF_PC_Reg|PC_IF\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(7),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[6]~9\,
	combout => \IF_PC_Add|PC_Plus_4_IF[7]~10_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[7]~11\);

-- Location: LCFF_X66_Y36_N13
\IF_PC_Reg|PC_IF[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[7]~10_combout\,
	ena => \Data_Forwarding_unit|ALT_INV_ID_Control_Noop~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(7));

-- Location: LCCOMB_X66_Y36_N14
\IF_PC_Add|PC_Plus_4_IF[8]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[8]~12_combout\ = (\IF_PC_Reg|PC_IF\(8) & (\IF_PC_Add|PC_Plus_4_IF[7]~11\ $ (GND))) # (!\IF_PC_Reg|PC_IF\(8) & (!\IF_PC_Add|PC_Plus_4_IF[7]~11\ & VCC))
-- \IF_PC_Add|PC_Plus_4_IF[8]~13\ = CARRY((\IF_PC_Reg|PC_IF\(8) & !\IF_PC_Add|PC_Plus_4_IF[7]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(8),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[7]~11\,
	combout => \IF_PC_Add|PC_Plus_4_IF[8]~12_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[8]~13\);

-- Location: LCFF_X66_Y36_N15
\IF_PC_Reg|PC_IF[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[8]~12_combout\,
	ena => \Data_Forwarding_unit|ALT_INV_ID_Control_Noop~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(8));

-- Location: LCCOMB_X66_Y36_N0
\IF_Instruction_Memory|memory~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_Instruction_Memory|memory~0_combout\ = (!\IF_PC_Reg|PC_IF\(9) & (!\IF_PC_Reg|PC_IF\(7) & (!\IF_PC_Reg|PC_IF\(8) & !\IF_PC_Reg|PC_IF\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(9),
	datab => \IF_PC_Reg|PC_IF\(7),
	datac => \IF_PC_Reg|PC_IF\(8),
	datad => \IF_PC_Reg|PC_IF\(6),
	combout => \IF_Instruction_Memory|memory~0_combout\);

-- Location: LCCOMB_X66_Y36_N16
\IF_PC_Add|PC_Plus_4_IF[9]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[9]~14_combout\ = (\IF_PC_Reg|PC_IF\(9) & (!\IF_PC_Add|PC_Plus_4_IF[8]~13\)) # (!\IF_PC_Reg|PC_IF\(9) & ((\IF_PC_Add|PC_Plus_4_IF[8]~13\) # (GND)))
-- \IF_PC_Add|PC_Plus_4_IF[9]~15\ = CARRY((!\IF_PC_Add|PC_Plus_4_IF[8]~13\) # (!\IF_PC_Reg|PC_IF\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(9),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[8]~13\,
	combout => \IF_PC_Add|PC_Plus_4_IF[9]~14_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[9]~15\);

-- Location: LCCOMB_X66_Y36_N18
\IF_PC_Add|PC_Plus_4_IF[10]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[10]~16_combout\ = (\IF_PC_Reg|PC_IF\(10) & (\IF_PC_Add|PC_Plus_4_IF[9]~15\ $ (GND))) # (!\IF_PC_Reg|PC_IF\(10) & (!\IF_PC_Add|PC_Plus_4_IF[9]~15\ & VCC))
-- \IF_PC_Add|PC_Plus_4_IF[10]~17\ = CARRY((\IF_PC_Reg|PC_IF\(10) & !\IF_PC_Add|PC_Plus_4_IF[9]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(10),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[9]~15\,
	combout => \IF_PC_Add|PC_Plus_4_IF[10]~16_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[10]~17\);

-- Location: LCFF_X66_Y36_N19
\IF_PC_Reg|PC_IF[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[10]~16_combout\,
	ena => \Data_Forwarding_unit|ALT_INV_ID_Control_Noop~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(10));

-- Location: LCCOMB_X65_Y25_N14
\IF_Instruction_Memory|memory~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_Instruction_Memory|memory~4_combout\ = (\IF_Instruction_Memory|memory~3_combout\ & (\IF_Instruction_Memory|memory~0_combout\ & (!\IF_PC_Reg|PC_IF\(5) & !\IF_PC_Reg|PC_IF\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_Instruction_Memory|memory~3_combout\,
	datab => \IF_Instruction_Memory|memory~0_combout\,
	datac => \IF_PC_Reg|PC_IF\(5),
	datad => \IF_PC_Reg|PC_IF\(10),
	combout => \IF_Instruction_Memory|memory~4_combout\);

-- Location: LCFF_X65_Y25_N15
\IF_ID_Pipeline_Stage|Instruction_ID[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_Instruction_Memory|memory~4_combout\,
	ena => \Data_Forwarding_unit|ALT_INV_ID_Control_Noop~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|Instruction_ID\(18));

-- Location: LCFF_X65_Y24_N19
\ID_EX_Pipeline_Stage|Instruction_EX[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_ID_Pipeline_Stage|Instruction_ID\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Instruction_EX\(18));

-- Location: LCCOMB_X65_Y25_N16
\IF_Instruction_Memory|memory~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_Instruction_Memory|memory~1_combout\ = (!\IF_PC_Reg|PC_IF\(10) & (!\IF_PC_Reg|PC_IF\(5) & (\IF_Instruction_Memory|memory~0_combout\ & !\IF_PC_Reg|PC_IF\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(10),
	datab => \IF_PC_Reg|PC_IF\(5),
	datac => \IF_Instruction_Memory|memory~0_combout\,
	datad => \IF_PC_Reg|PC_IF\(3),
	combout => \IF_Instruction_Memory|memory~1_combout\);

-- Location: LCCOMB_X65_Y25_N26
\IF_Instruction_Memory|memory~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_Instruction_Memory|memory~2_combout\ = (\IF_PC_Reg|PC_IF\(4) & (\IF_Instruction_Memory|memory~1_combout\ & !\IF_PC_Reg|PC_IF\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(4),
	datac => \IF_Instruction_Memory|memory~1_combout\,
	datad => \IF_PC_Reg|PC_IF\(2),
	combout => \IF_Instruction_Memory|memory~2_combout\);

-- Location: LCFF_X65_Y25_N27
\IF_ID_Pipeline_Stage|Instruction_ID[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_Instruction_Memory|memory~2_combout\,
	ena => \Data_Forwarding_unit|ALT_INV_ID_Control_Noop~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|Instruction_ID\(19));

-- Location: LCFF_X66_Y24_N7
\ID_EX_Pipeline_Stage|Instruction_EX[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_ID_Pipeline_Stage|Instruction_ID\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Instruction_EX\(19));

-- Location: LCCOMB_X65_Y24_N0
\Data_Forwarding_unit|Equal9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Equal9~1_combout\ = (\IF_ID_Pipeline_Stage|Instruction_ID\(19) & (\ID_EX_Pipeline_Stage|Instruction_EX\(19) & (\ID_EX_Pipeline_Stage|Instruction_EX\(18) $ (!\IF_ID_Pipeline_Stage|Instruction_ID\(18))))) # 
-- (!\IF_ID_Pipeline_Stage|Instruction_ID\(19) & (!\ID_EX_Pipeline_Stage|Instruction_EX\(19) & (\ID_EX_Pipeline_Stage|Instruction_EX\(18) $ (!\IF_ID_Pipeline_Stage|Instruction_ID\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipeline_Stage|Instruction_ID\(19),
	datab => \ID_EX_Pipeline_Stage|Instruction_EX\(18),
	datac => \ID_EX_Pipeline_Stage|Instruction_EX\(19),
	datad => \IF_ID_Pipeline_Stage|Instruction_ID\(18),
	combout => \Data_Forwarding_unit|Equal9~1_combout\);

-- Location: LCCOMB_X65_Y25_N18
\Data_Forwarding_unit|Equal9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Equal9~2_combout\ = (\Data_Forwarding_unit|Equal9~0_combout\ & \Data_Forwarding_unit|Equal9~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Equal9~0_combout\,
	datad => \Data_Forwarding_unit|Equal9~1_combout\,
	combout => \Data_Forwarding_unit|Equal9~2_combout\);

-- Location: LCCOMB_X65_Y25_N0
\IF_Instruction_Memory|memory~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_Instruction_Memory|memory~13_combout\ = (!\IF_PC_Reg|PC_IF\(4) & (\IF_Instruction_Memory|memory~1_combout\ & \IF_PC_Reg|PC_IF\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(4),
	datac => \IF_Instruction_Memory|memory~1_combout\,
	datad => \IF_PC_Reg|PC_IF\(2),
	combout => \IF_Instruction_Memory|memory~13_combout\);

-- Location: LCFF_X65_Y25_N1
\ID_Registers|register_rtl_0_bypass[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_Instruction_Memory|memory~13_combout\,
	ena => \Data_Forwarding_unit|ALT_INV_ID_Control_Noop~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(4));

-- Location: LCCOMB_X65_Y25_N4
\ID_Control|Decoder0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Control|Decoder0~1_combout\ = (\ID_Registers|register_rtl_0_bypass\(4) & (((!\Data_Forwarding_unit|Equal8~1_combout\ & !\Data_Forwarding_unit|Equal9~2_combout\)) # (!\ID_EX_Pipeline_Stage|MemRead_EX~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Equal8~1_combout\,
	datab => \Data_Forwarding_unit|Equal9~2_combout\,
	datac => \ID_EX_Pipeline_Stage|MemRead_EX~regout\,
	datad => \ID_Registers|register_rtl_0_bypass\(4),
	combout => \ID_Control|Decoder0~1_combout\);

-- Location: LCFF_X65_Y25_N5
\ID_EX_Pipeline_Stage|MemRead_EX\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Control|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|MemRead_EX~regout\);

-- Location: LCCOMB_X63_Y25_N18
\IF_Instruction_Memory|memory~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_Instruction_Memory|memory~11_combout\ = (!\IF_PC_Reg|PC_IF\(5) & (\IF_PC_Reg|PC_IF\(4) $ (((\IF_PC_Reg|PC_IF\(2)) # (\IF_PC_Reg|PC_IF\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(4),
	datab => \IF_PC_Reg|PC_IF\(2),
	datac => \IF_PC_Reg|PC_IF\(5),
	datad => \IF_PC_Reg|PC_IF\(3),
	combout => \IF_Instruction_Memory|memory~11_combout\);

-- Location: LCCOMB_X63_Y25_N14
\IF_Instruction_Memory|memory~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_Instruction_Memory|memory~12_combout\ = (\IF_Instruction_Memory|memory~11_combout\ & (\IF_Instruction_Memory|memory~0_combout\ & !\IF_PC_Reg|PC_IF\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_Instruction_Memory|memory~11_combout\,
	datac => \IF_Instruction_Memory|memory~0_combout\,
	datad => \IF_PC_Reg|PC_IF\(10),
	combout => \IF_Instruction_Memory|memory~12_combout\);

-- Location: LCFF_X63_Y25_N15
\IF_ID_Pipeline_Stage|Instruction_ID[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_Instruction_Memory|memory~12_combout\,
	ena => \Data_Forwarding_unit|ALT_INV_ID_Control_Noop~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|Instruction_ID\(16));

-- Location: LCFF_X66_Y24_N3
\ID_EX_Pipeline_Stage|Instruction_EX[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_ID_Pipeline_Stage|Instruction_ID\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Instruction_EX\(16));

-- Location: LCCOMB_X63_Y25_N28
\IF_Instruction_Memory|memory~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_Instruction_Memory|memory~8_combout\ = (!\IF_PC_Reg|PC_IF\(5) & ((\IF_PC_Reg|PC_IF\(4) & (!\IF_PC_Reg|PC_IF\(2) & !\IF_PC_Reg|PC_IF\(3))) # (!\IF_PC_Reg|PC_IF\(4) & ((\IF_PC_Reg|PC_IF\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(4),
	datab => \IF_PC_Reg|PC_IF\(2),
	datac => \IF_PC_Reg|PC_IF\(5),
	datad => \IF_PC_Reg|PC_IF\(3),
	combout => \IF_Instruction_Memory|memory~8_combout\);

-- Location: LCCOMB_X63_Y25_N30
\IF_Instruction_Memory|memory~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_Instruction_Memory|memory~9_combout\ = (\IF_Instruction_Memory|memory~8_combout\ & (\IF_Instruction_Memory|memory~0_combout\ & !\IF_PC_Reg|PC_IF\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_Instruction_Memory|memory~8_combout\,
	datac => \IF_Instruction_Memory|memory~0_combout\,
	datad => \IF_PC_Reg|PC_IF\(10),
	combout => \IF_Instruction_Memory|memory~9_combout\);

-- Location: LCFF_X63_Y25_N31
\ID_Registers|register_rtl_0_bypass[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_Instruction_Memory|memory~9_combout\,
	ena => \Data_Forwarding_unit|ALT_INV_ID_Control_Noop~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(2));

-- Location: LCCOMB_X65_Y24_N30
\Data_Forwarding_unit|Equal8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Equal8~0_combout\ = (\ID_EX_Pipeline_Stage|Instruction_EX\(17) & (\ID_Registers|register_rtl_0_bypass\(4) & (\ID_EX_Pipeline_Stage|Instruction_EX\(16) $ (!\ID_Registers|register_rtl_0_bypass\(2))))) # 
-- (!\ID_EX_Pipeline_Stage|Instruction_EX\(17) & (!\ID_Registers|register_rtl_0_bypass\(4) & (\ID_EX_Pipeline_Stage|Instruction_EX\(16) $ (!\ID_Registers|register_rtl_0_bypass\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Instruction_EX\(17),
	datab => \ID_Registers|register_rtl_0_bypass\(4),
	datac => \ID_EX_Pipeline_Stage|Instruction_EX\(16),
	datad => \ID_Registers|register_rtl_0_bypass\(2),
	combout => \Data_Forwarding_unit|Equal8~0_combout\);

-- Location: LCCOMB_X65_Y24_N8
\Data_Forwarding_unit|Equal8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Equal8~1_combout\ = (!\ID_EX_Pipeline_Stage|Instruction_EX\(19) & (!\ID_EX_Pipeline_Stage|Instruction_EX\(18) & \Data_Forwarding_unit|Equal8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Instruction_EX\(19),
	datab => \ID_EX_Pipeline_Stage|Instruction_EX\(18),
	datac => \Data_Forwarding_unit|Equal8~0_combout\,
	combout => \Data_Forwarding_unit|Equal8~1_combout\);

-- Location: LCCOMB_X65_Y25_N10
\Data_Forwarding_unit|ID_Control_Noop\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|ID_Control_Noop~combout\ = (\ID_EX_Pipeline_Stage|MemRead_EX~regout\ & ((\Data_Forwarding_unit|Equal8~1_combout\) # ((\Data_Forwarding_unit|Equal9~0_combout\ & \Data_Forwarding_unit|Equal9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Equal9~0_combout\,
	datab => \Data_Forwarding_unit|Equal9~1_combout\,
	datac => \ID_EX_Pipeline_Stage|MemRead_EX~regout\,
	datad => \Data_Forwarding_unit|Equal8~1_combout\,
	combout => \Data_Forwarding_unit|ID_Control_Noop~combout\);

-- Location: LCFF_X66_Y36_N3
\IF_PC_Reg|PC_IF[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[2]~0_combout\,
	ena => \Data_Forwarding_unit|ALT_INV_ID_Control_Noop~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(2));

-- Location: LCFF_X66_Y36_N7
\IF_PC_Reg|PC_IF[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[4]~4_combout\,
	ena => \Data_Forwarding_unit|ALT_INV_ID_Control_Noop~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(4));

-- Location: LCFF_X66_Y36_N17
\IF_PC_Reg|PC_IF[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[9]~14_combout\,
	ena => \Data_Forwarding_unit|ALT_INV_ID_Control_Noop~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(9));

-- Location: LCFF_X66_Y36_N21
\IF_PC_Reg|PC_IF[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[11]~18_combout\,
	ena => \Data_Forwarding_unit|ALT_INV_ID_Control_Noop~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(11));

-- Location: LCCOMB_X66_Y36_N20
\IF_PC_Add|PC_Plus_4_IF[11]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[11]~18_combout\ = (\IF_PC_Reg|PC_IF\(11) & (!\IF_PC_Add|PC_Plus_4_IF[10]~17\)) # (!\IF_PC_Reg|PC_IF\(11) & ((\IF_PC_Add|PC_Plus_4_IF[10]~17\) # (GND)))
-- \IF_PC_Add|PC_Plus_4_IF[11]~19\ = CARRY((!\IF_PC_Add|PC_Plus_4_IF[10]~17\) # (!\IF_PC_Reg|PC_IF\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(11),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[10]~17\,
	combout => \IF_PC_Add|PC_Plus_4_IF[11]~18_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[11]~19\);

-- Location: LCFF_X66_Y36_N23
\IF_PC_Reg|PC_IF[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[12]~20_combout\,
	ena => \Data_Forwarding_unit|ALT_INV_ID_Control_Noop~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(12));

-- Location: LCCOMB_X66_Y36_N22
\IF_PC_Add|PC_Plus_4_IF[12]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[12]~20_combout\ = (\IF_PC_Reg|PC_IF\(12) & (\IF_PC_Add|PC_Plus_4_IF[11]~19\ $ (GND))) # (!\IF_PC_Reg|PC_IF\(12) & (!\IF_PC_Add|PC_Plus_4_IF[11]~19\ & VCC))
-- \IF_PC_Add|PC_Plus_4_IF[12]~21\ = CARRY((\IF_PC_Reg|PC_IF\(12) & !\IF_PC_Add|PC_Plus_4_IF[11]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(12),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[11]~19\,
	combout => \IF_PC_Add|PC_Plus_4_IF[12]~20_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[12]~21\);

-- Location: LCFF_X66_Y36_N25
\IF_PC_Reg|PC_IF[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[13]~22_combout\,
	ena => \Data_Forwarding_unit|ALT_INV_ID_Control_Noop~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(13));

-- Location: LCCOMB_X66_Y36_N24
\IF_PC_Add|PC_Plus_4_IF[13]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[13]~22_combout\ = (\IF_PC_Reg|PC_IF\(13) & (!\IF_PC_Add|PC_Plus_4_IF[12]~21\)) # (!\IF_PC_Reg|PC_IF\(13) & ((\IF_PC_Add|PC_Plus_4_IF[12]~21\) # (GND)))
-- \IF_PC_Add|PC_Plus_4_IF[13]~23\ = CARRY((!\IF_PC_Add|PC_Plus_4_IF[12]~21\) # (!\IF_PC_Reg|PC_IF\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(13),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[12]~21\,
	combout => \IF_PC_Add|PC_Plus_4_IF[13]~22_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[13]~23\);

-- Location: LCFF_X66_Y36_N27
\IF_PC_Reg|PC_IF[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[14]~24_combout\,
	ena => \Data_Forwarding_unit|ALT_INV_ID_Control_Noop~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(14));

-- Location: LCCOMB_X66_Y36_N26
\IF_PC_Add|PC_Plus_4_IF[14]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[14]~24_combout\ = (\IF_PC_Reg|PC_IF\(14) & (\IF_PC_Add|PC_Plus_4_IF[13]~23\ $ (GND))) # (!\IF_PC_Reg|PC_IF\(14) & (!\IF_PC_Add|PC_Plus_4_IF[13]~23\ & VCC))
-- \IF_PC_Add|PC_Plus_4_IF[14]~25\ = CARRY((\IF_PC_Reg|PC_IF\(14) & !\IF_PC_Add|PC_Plus_4_IF[13]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(14),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[13]~23\,
	combout => \IF_PC_Add|PC_Plus_4_IF[14]~24_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[14]~25\);

-- Location: LCFF_X66_Y36_N29
\IF_PC_Reg|PC_IF[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[15]~26_combout\,
	ena => \Data_Forwarding_unit|ALT_INV_ID_Control_Noop~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(15));

-- Location: LCCOMB_X66_Y36_N28
\IF_PC_Add|PC_Plus_4_IF[15]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[15]~26_combout\ = (\IF_PC_Reg|PC_IF\(15) & (!\IF_PC_Add|PC_Plus_4_IF[14]~25\)) # (!\IF_PC_Reg|PC_IF\(15) & ((\IF_PC_Add|PC_Plus_4_IF[14]~25\) # (GND)))
-- \IF_PC_Add|PC_Plus_4_IF[15]~27\ = CARRY((!\IF_PC_Add|PC_Plus_4_IF[14]~25\) # (!\IF_PC_Reg|PC_IF\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(15),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[14]~25\,
	combout => \IF_PC_Add|PC_Plus_4_IF[15]~26_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[15]~27\);

-- Location: LCFF_X66_Y36_N31
\IF_PC_Reg|PC_IF[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[16]~28_combout\,
	ena => \Data_Forwarding_unit|ALT_INV_ID_Control_Noop~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(16));

-- Location: LCCOMB_X66_Y36_N30
\IF_PC_Add|PC_Plus_4_IF[16]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[16]~28_combout\ = (\IF_PC_Reg|PC_IF\(16) & (\IF_PC_Add|PC_Plus_4_IF[15]~27\ $ (GND))) # (!\IF_PC_Reg|PC_IF\(16) & (!\IF_PC_Add|PC_Plus_4_IF[15]~27\ & VCC))
-- \IF_PC_Add|PC_Plus_4_IF[16]~29\ = CARRY((\IF_PC_Reg|PC_IF\(16) & !\IF_PC_Add|PC_Plus_4_IF[15]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(16),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[15]~27\,
	combout => \IF_PC_Add|PC_Plus_4_IF[16]~28_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[16]~29\);

-- Location: LCFF_X66_Y35_N1
\IF_PC_Reg|PC_IF[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[17]~30_combout\,
	ena => \Data_Forwarding_unit|ALT_INV_ID_Control_Noop~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(17));

-- Location: LCCOMB_X66_Y35_N0
\IF_PC_Add|PC_Plus_4_IF[17]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[17]~30_combout\ = (\IF_PC_Reg|PC_IF\(17) & (!\IF_PC_Add|PC_Plus_4_IF[16]~29\)) # (!\IF_PC_Reg|PC_IF\(17) & ((\IF_PC_Add|PC_Plus_4_IF[16]~29\) # (GND)))
-- \IF_PC_Add|PC_Plus_4_IF[17]~31\ = CARRY((!\IF_PC_Add|PC_Plus_4_IF[16]~29\) # (!\IF_PC_Reg|PC_IF\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(17),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[16]~29\,
	combout => \IF_PC_Add|PC_Plus_4_IF[17]~30_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[17]~31\);

-- Location: LCFF_X66_Y35_N3
\IF_PC_Reg|PC_IF[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[18]~32_combout\,
	ena => \Data_Forwarding_unit|ALT_INV_ID_Control_Noop~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(18));

-- Location: LCCOMB_X66_Y35_N2
\IF_PC_Add|PC_Plus_4_IF[18]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[18]~32_combout\ = (\IF_PC_Reg|PC_IF\(18) & (\IF_PC_Add|PC_Plus_4_IF[17]~31\ $ (GND))) # (!\IF_PC_Reg|PC_IF\(18) & (!\IF_PC_Add|PC_Plus_4_IF[17]~31\ & VCC))
-- \IF_PC_Add|PC_Plus_4_IF[18]~33\ = CARRY((\IF_PC_Reg|PC_IF\(18) & !\IF_PC_Add|PC_Plus_4_IF[17]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(18),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[17]~31\,
	combout => \IF_PC_Add|PC_Plus_4_IF[18]~32_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[18]~33\);

-- Location: LCFF_X66_Y35_N5
\IF_PC_Reg|PC_IF[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[19]~34_combout\,
	ena => \Data_Forwarding_unit|ALT_INV_ID_Control_Noop~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(19));

-- Location: LCCOMB_X66_Y35_N4
\IF_PC_Add|PC_Plus_4_IF[19]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[19]~34_combout\ = (\IF_PC_Reg|PC_IF\(19) & (!\IF_PC_Add|PC_Plus_4_IF[18]~33\)) # (!\IF_PC_Reg|PC_IF\(19) & ((\IF_PC_Add|PC_Plus_4_IF[18]~33\) # (GND)))
-- \IF_PC_Add|PC_Plus_4_IF[19]~35\ = CARRY((!\IF_PC_Add|PC_Plus_4_IF[18]~33\) # (!\IF_PC_Reg|PC_IF\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(19),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[18]~33\,
	combout => \IF_PC_Add|PC_Plus_4_IF[19]~34_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[19]~35\);

-- Location: LCFF_X66_Y35_N7
\IF_PC_Reg|PC_IF[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[20]~36_combout\,
	ena => \Data_Forwarding_unit|ALT_INV_ID_Control_Noop~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(20));

-- Location: LCCOMB_X66_Y35_N6
\IF_PC_Add|PC_Plus_4_IF[20]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[20]~36_combout\ = (\IF_PC_Reg|PC_IF\(20) & (\IF_PC_Add|PC_Plus_4_IF[19]~35\ $ (GND))) # (!\IF_PC_Reg|PC_IF\(20) & (!\IF_PC_Add|PC_Plus_4_IF[19]~35\ & VCC))
-- \IF_PC_Add|PC_Plus_4_IF[20]~37\ = CARRY((\IF_PC_Reg|PC_IF\(20) & !\IF_PC_Add|PC_Plus_4_IF[19]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(20),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[19]~35\,
	combout => \IF_PC_Add|PC_Plus_4_IF[20]~36_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[20]~37\);

-- Location: LCFF_X66_Y35_N9
\IF_PC_Reg|PC_IF[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[21]~38_combout\,
	ena => \Data_Forwarding_unit|ALT_INV_ID_Control_Noop~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(21));

-- Location: LCCOMB_X66_Y35_N8
\IF_PC_Add|PC_Plus_4_IF[21]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[21]~38_combout\ = (\IF_PC_Reg|PC_IF\(21) & (!\IF_PC_Add|PC_Plus_4_IF[20]~37\)) # (!\IF_PC_Reg|PC_IF\(21) & ((\IF_PC_Add|PC_Plus_4_IF[20]~37\) # (GND)))
-- \IF_PC_Add|PC_Plus_4_IF[21]~39\ = CARRY((!\IF_PC_Add|PC_Plus_4_IF[20]~37\) # (!\IF_PC_Reg|PC_IF\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(21),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[20]~37\,
	combout => \IF_PC_Add|PC_Plus_4_IF[21]~38_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[21]~39\);

-- Location: LCFF_X66_Y35_N11
\IF_PC_Reg|PC_IF[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[22]~40_combout\,
	ena => \Data_Forwarding_unit|ALT_INV_ID_Control_Noop~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(22));

-- Location: LCCOMB_X66_Y35_N10
\IF_PC_Add|PC_Plus_4_IF[22]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[22]~40_combout\ = (\IF_PC_Reg|PC_IF\(22) & (\IF_PC_Add|PC_Plus_4_IF[21]~39\ $ (GND))) # (!\IF_PC_Reg|PC_IF\(22) & (!\IF_PC_Add|PC_Plus_4_IF[21]~39\ & VCC))
-- \IF_PC_Add|PC_Plus_4_IF[22]~41\ = CARRY((\IF_PC_Reg|PC_IF\(22) & !\IF_PC_Add|PC_Plus_4_IF[21]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(22),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[21]~39\,
	combout => \IF_PC_Add|PC_Plus_4_IF[22]~40_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[22]~41\);

-- Location: LCFF_X66_Y35_N13
\IF_PC_Reg|PC_IF[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[23]~42_combout\,
	ena => \Data_Forwarding_unit|ALT_INV_ID_Control_Noop~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(23));

-- Location: LCCOMB_X66_Y35_N12
\IF_PC_Add|PC_Plus_4_IF[23]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[23]~42_combout\ = (\IF_PC_Reg|PC_IF\(23) & (!\IF_PC_Add|PC_Plus_4_IF[22]~41\)) # (!\IF_PC_Reg|PC_IF\(23) & ((\IF_PC_Add|PC_Plus_4_IF[22]~41\) # (GND)))
-- \IF_PC_Add|PC_Plus_4_IF[23]~43\ = CARRY((!\IF_PC_Add|PC_Plus_4_IF[22]~41\) # (!\IF_PC_Reg|PC_IF\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(23),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[22]~41\,
	combout => \IF_PC_Add|PC_Plus_4_IF[23]~42_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[23]~43\);

-- Location: LCFF_X66_Y35_N15
\IF_PC_Reg|PC_IF[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[24]~44_combout\,
	ena => \Data_Forwarding_unit|ALT_INV_ID_Control_Noop~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(24));

-- Location: LCCOMB_X66_Y35_N14
\IF_PC_Add|PC_Plus_4_IF[24]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[24]~44_combout\ = (\IF_PC_Reg|PC_IF\(24) & (\IF_PC_Add|PC_Plus_4_IF[23]~43\ $ (GND))) # (!\IF_PC_Reg|PC_IF\(24) & (!\IF_PC_Add|PC_Plus_4_IF[23]~43\ & VCC))
-- \IF_PC_Add|PC_Plus_4_IF[24]~45\ = CARRY((\IF_PC_Reg|PC_IF\(24) & !\IF_PC_Add|PC_Plus_4_IF[23]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(24),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[23]~43\,
	combout => \IF_PC_Add|PC_Plus_4_IF[24]~44_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[24]~45\);

-- Location: LCFF_X66_Y35_N17
\IF_PC_Reg|PC_IF[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[25]~46_combout\,
	ena => \Data_Forwarding_unit|ALT_INV_ID_Control_Noop~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(25));

-- Location: LCCOMB_X66_Y35_N16
\IF_PC_Add|PC_Plus_4_IF[25]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[25]~46_combout\ = (\IF_PC_Reg|PC_IF\(25) & (!\IF_PC_Add|PC_Plus_4_IF[24]~45\)) # (!\IF_PC_Reg|PC_IF\(25) & ((\IF_PC_Add|PC_Plus_4_IF[24]~45\) # (GND)))
-- \IF_PC_Add|PC_Plus_4_IF[25]~47\ = CARRY((!\IF_PC_Add|PC_Plus_4_IF[24]~45\) # (!\IF_PC_Reg|PC_IF\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(25),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[24]~45\,
	combout => \IF_PC_Add|PC_Plus_4_IF[25]~46_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[25]~47\);

-- Location: LCFF_X66_Y35_N19
\IF_PC_Reg|PC_IF[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[26]~48_combout\,
	ena => \Data_Forwarding_unit|ALT_INV_ID_Control_Noop~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(26));

-- Location: LCCOMB_X66_Y35_N18
\IF_PC_Add|PC_Plus_4_IF[26]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[26]~48_combout\ = (\IF_PC_Reg|PC_IF\(26) & (\IF_PC_Add|PC_Plus_4_IF[25]~47\ $ (GND))) # (!\IF_PC_Reg|PC_IF\(26) & (!\IF_PC_Add|PC_Plus_4_IF[25]~47\ & VCC))
-- \IF_PC_Add|PC_Plus_4_IF[26]~49\ = CARRY((\IF_PC_Reg|PC_IF\(26) & !\IF_PC_Add|PC_Plus_4_IF[25]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(26),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[25]~47\,
	combout => \IF_PC_Add|PC_Plus_4_IF[26]~48_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[26]~49\);

-- Location: LCFF_X66_Y35_N21
\IF_PC_Reg|PC_IF[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[27]~50_combout\,
	ena => \Data_Forwarding_unit|ALT_INV_ID_Control_Noop~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(27));

-- Location: LCCOMB_X66_Y35_N20
\IF_PC_Add|PC_Plus_4_IF[27]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[27]~50_combout\ = (\IF_PC_Reg|PC_IF\(27) & (!\IF_PC_Add|PC_Plus_4_IF[26]~49\)) # (!\IF_PC_Reg|PC_IF\(27) & ((\IF_PC_Add|PC_Plus_4_IF[26]~49\) # (GND)))
-- \IF_PC_Add|PC_Plus_4_IF[27]~51\ = CARRY((!\IF_PC_Add|PC_Plus_4_IF[26]~49\) # (!\IF_PC_Reg|PC_IF\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(27),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[26]~49\,
	combout => \IF_PC_Add|PC_Plus_4_IF[27]~50_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[27]~51\);

-- Location: LCFF_X66_Y35_N23
\IF_PC_Reg|PC_IF[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[28]~52_combout\,
	ena => \Data_Forwarding_unit|ALT_INV_ID_Control_Noop~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(28));

-- Location: LCCOMB_X66_Y35_N22
\IF_PC_Add|PC_Plus_4_IF[28]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[28]~52_combout\ = (\IF_PC_Reg|PC_IF\(28) & (\IF_PC_Add|PC_Plus_4_IF[27]~51\ $ (GND))) # (!\IF_PC_Reg|PC_IF\(28) & (!\IF_PC_Add|PC_Plus_4_IF[27]~51\ & VCC))
-- \IF_PC_Add|PC_Plus_4_IF[28]~53\ = CARRY((\IF_PC_Reg|PC_IF\(28) & !\IF_PC_Add|PC_Plus_4_IF[27]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(28),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[27]~51\,
	combout => \IF_PC_Add|PC_Plus_4_IF[28]~52_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[28]~53\);

-- Location: LCFF_X66_Y35_N25
\IF_PC_Reg|PC_IF[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[29]~54_combout\,
	ena => \Data_Forwarding_unit|ALT_INV_ID_Control_Noop~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(29));

-- Location: LCCOMB_X66_Y35_N24
\IF_PC_Add|PC_Plus_4_IF[29]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[29]~54_combout\ = (\IF_PC_Reg|PC_IF\(29) & (!\IF_PC_Add|PC_Plus_4_IF[28]~53\)) # (!\IF_PC_Reg|PC_IF\(29) & ((\IF_PC_Add|PC_Plus_4_IF[28]~53\) # (GND)))
-- \IF_PC_Add|PC_Plus_4_IF[29]~55\ = CARRY((!\IF_PC_Add|PC_Plus_4_IF[28]~53\) # (!\IF_PC_Reg|PC_IF\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(29),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[28]~53\,
	combout => \IF_PC_Add|PC_Plus_4_IF[29]~54_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[29]~55\);

-- Location: LCFF_X66_Y35_N27
\IF_PC_Reg|PC_IF[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[30]~56_combout\,
	ena => \Data_Forwarding_unit|ALT_INV_ID_Control_Noop~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(30));

-- Location: LCCOMB_X66_Y35_N26
\IF_PC_Add|PC_Plus_4_IF[30]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[30]~56_combout\ = (\IF_PC_Reg|PC_IF\(30) & (\IF_PC_Add|PC_Plus_4_IF[29]~55\ $ (GND))) # (!\IF_PC_Reg|PC_IF\(30) & (!\IF_PC_Add|PC_Plus_4_IF[29]~55\ & VCC))
-- \IF_PC_Add|PC_Plus_4_IF[30]~57\ = CARRY((\IF_PC_Reg|PC_IF\(30) & !\IF_PC_Add|PC_Plus_4_IF[29]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(30),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[29]~55\,
	combout => \IF_PC_Add|PC_Plus_4_IF[30]~56_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[30]~57\);

-- Location: LCFF_X66_Y35_N29
\IF_PC_Reg|PC_IF[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[31]~58_combout\,
	ena => \Data_Forwarding_unit|ALT_INV_ID_Control_Noop~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(31));

-- Location: LCCOMB_X66_Y35_N28
\IF_PC_Add|PC_Plus_4_IF[31]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[31]~58_combout\ = \IF_PC_Add|PC_Plus_4_IF[30]~57\ $ (\IF_PC_Reg|PC_IF\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \IF_PC_Reg|PC_IF\(31),
	cin => \IF_PC_Add|PC_Plus_4_IF[30]~57\,
	combout => \IF_PC_Add|PC_Plus_4_IF[31]~58_combout\);

-- Location: LCCOMB_X63_Y25_N20
\IF_Instruction_Memory|memory~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_Instruction_Memory|memory~5_combout\ = (!\IF_PC_Reg|PC_IF\(2) & \IF_Instruction_Memory|memory~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(2),
	datad => \IF_Instruction_Memory|memory~4_combout\,
	combout => \IF_Instruction_Memory|memory~5_combout\);

-- Location: LCCOMB_X63_Y24_N18
\IF_Instruction_Memory|memory~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_Instruction_Memory|memory~6_combout\ = (!\IF_PC_Reg|PC_IF\(5) & ((\IF_PC_Reg|PC_IF\(4) & (!\IF_PC_Reg|PC_IF\(3) & !\IF_PC_Reg|PC_IF\(2))) # (!\IF_PC_Reg|PC_IF\(4) & ((\IF_PC_Reg|PC_IF\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(4),
	datab => \IF_PC_Reg|PC_IF\(3),
	datac => \IF_PC_Reg|PC_IF\(5),
	datad => \IF_PC_Reg|PC_IF\(2),
	combout => \IF_Instruction_Memory|memory~6_combout\);

-- Location: LCCOMB_X63_Y24_N8
\IF_Instruction_Memory|memory~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_Instruction_Memory|memory~7_combout\ = (\IF_Instruction_Memory|memory~0_combout\ & (!\IF_PC_Reg|PC_IF\(10) & \IF_Instruction_Memory|memory~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_Instruction_Memory|memory~0_combout\,
	datac => \IF_PC_Reg|PC_IF\(10),
	datad => \IF_Instruction_Memory|memory~6_combout\,
	combout => \IF_Instruction_Memory|memory~7_combout\);

-- Location: LCCOMB_X63_Y25_N4
\IF_Instruction_Memory|memory~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_Instruction_Memory|memory~10_combout\ = (\IF_PC_Reg|PC_IF\(2) & \IF_Instruction_Memory|memory~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(2),
	datad => \IF_Instruction_Memory|memory~4_combout\,
	combout => \IF_Instruction_Memory|memory~10_combout\);

-- Location: LCFF_X63_Y25_N5
\IF_ID_Pipeline_Stage|Instruction_ID[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_Instruction_Memory|memory~10_combout\,
	ena => \Data_Forwarding_unit|ALT_INV_ID_Control_Noop~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|Instruction_ID\(17));

-- Location: LCFF_X66_Y24_N17
\ID_EX_Pipeline_Stage|Instruction_EX[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_ID_Pipeline_Stage|Instruction_ID\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Instruction_EX\(17));

-- Location: LCFF_X66_Y24_N15
\EX_MEM_Pipeline_Stage|Instruction_MEM[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_EX_Pipeline_Stage|Instruction_EX\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Instruction_MEM\(12));

-- Location: LCFF_X65_Y24_N15
\MEM_WB_Pipeline_Stage|Instruction_WB[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Instruction_MEM\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Instruction_WB\(12));

-- Location: LCCOMB_X66_Y25_N20
\EX_MEM_Pipeline_Stage|Instruction_MEM[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_MEM_Pipeline_Stage|Instruction_MEM[16]~feeder_combout\ = \ID_EX_Pipeline_Stage|Instruction_EX\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ID_EX_Pipeline_Stage|Instruction_EX\(16),
	combout => \EX_MEM_Pipeline_Stage|Instruction_MEM[16]~feeder_combout\);

-- Location: LCFF_X66_Y25_N21
\EX_MEM_Pipeline_Stage|Instruction_MEM[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_MEM_Pipeline_Stage|Instruction_MEM[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Instruction_MEM\(16));

-- Location: LCFF_X66_Y24_N11
\MEM_WB_Pipeline_Stage|Instruction_WB[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Instruction_MEM\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Instruction_WB\(16));

-- Location: LCCOMB_X65_Y24_N26
\Data_Forwarding_unit|Equal10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Equal10~0_combout\ = (\IF_ID_Pipeline_Stage|Instruction_ID\(17) & (\MEM_WB_Pipeline_Stage|Instruction_WB\(12) & (\MEM_WB_Pipeline_Stage|Instruction_WB\(16) $ (!\IF_ID_Pipeline_Stage|Instruction_ID\(16))))) # 
-- (!\IF_ID_Pipeline_Stage|Instruction_ID\(17) & (!\MEM_WB_Pipeline_Stage|Instruction_WB\(12) & (\MEM_WB_Pipeline_Stage|Instruction_WB\(16) $ (!\IF_ID_Pipeline_Stage|Instruction_ID\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipeline_Stage|Instruction_ID\(17),
	datab => \MEM_WB_Pipeline_Stage|Instruction_WB\(12),
	datac => \MEM_WB_Pipeline_Stage|Instruction_WB\(16),
	datad => \IF_ID_Pipeline_Stage|Instruction_ID\(16),
	combout => \Data_Forwarding_unit|Equal10~0_combout\);

-- Location: LCFF_X1_Y25_N17
\EX_MEM_Pipeline_Stage|MemRead_MEM\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~combout\,
	sdata => \ID_EX_Pipeline_Stage|MemRead_EX~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|MemRead_MEM~regout\);

-- Location: LCFF_X67_Y23_N25
\MEM_WB_Pipeline_Stage|MemtoReg_WB\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|MemRead_MEM~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\);

-- Location: LCFF_X66_Y24_N23
\EX_MEM_Pipeline_Stage|Instruction_MEM[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_EX_Pipeline_Stage|Instruction_EX\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Instruction_MEM\(14));

-- Location: LCFF_X66_Y24_N21
\MEM_WB_Pipeline_Stage|Instruction_WB[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Instruction_MEM\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Instruction_WB\(14));

-- Location: LCFF_X66_Y24_N19
\EX_MEM_Pipeline_Stage|Instruction_MEM[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_EX_Pipeline_Stage|Instruction_EX\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Instruction_MEM\(13));

-- Location: LCFF_X67_Y24_N17
\MEM_WB_Pipeline_Stage|Instruction_WB[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Instruction_MEM\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Instruction_WB\(13));

-- Location: LCCOMB_X65_Y24_N24
\Data_Forwarding_unit|Equal10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Equal10~1_combout\ = (\IF_ID_Pipeline_Stage|Instruction_ID\(19) & (\MEM_WB_Pipeline_Stage|Instruction_WB\(14) & (\IF_ID_Pipeline_Stage|Instruction_ID\(18) $ (!\MEM_WB_Pipeline_Stage|Instruction_WB\(13))))) # 
-- (!\IF_ID_Pipeline_Stage|Instruction_ID\(19) & (!\MEM_WB_Pipeline_Stage|Instruction_WB\(14) & (\IF_ID_Pipeline_Stage|Instruction_ID\(18) $ (!\MEM_WB_Pipeline_Stage|Instruction_WB\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipeline_Stage|Instruction_ID\(19),
	datab => \IF_ID_Pipeline_Stage|Instruction_ID\(18),
	datac => \MEM_WB_Pipeline_Stage|Instruction_WB\(14),
	datad => \MEM_WB_Pipeline_Stage|Instruction_WB\(13),
	combout => \Data_Forwarding_unit|Equal10~1_combout\);

-- Location: LCCOMB_X65_Y23_N6
\Data_Forwarding_unit|Forward_Reg_Delay[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\Data_Forwarding_unit|Forward_Reg_Delay[0]~2_combout\) # ((\Data_Forwarding_unit|Equal10~0_combout\ & \Data_Forwarding_unit|Equal10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_Reg_Delay[0]~2_combout\,
	datab => \Data_Forwarding_unit|Equal10~0_combout\,
	datac => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	datad => \Data_Forwarding_unit|Equal10~1_combout\,
	combout => \Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\);

-- Location: LCCOMB_X58_Y24_N16
\ID_Registers|register_rtl_0_bypass[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register_rtl_0_bypass[12]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \ID_Registers|register_rtl_0_bypass[12]~feeder_combout\);

-- Location: LCFF_X58_Y24_N17
\ID_Registers|register_rtl_0_bypass[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|register_rtl_0_bypass[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(12));

-- Location: LCFF_X65_Y24_N29
\ID_Registers|register_rtl_0_bypass[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \MEM_WB_Pipeline_Stage|Instruction_WB\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(3));

-- Location: LCCOMB_X65_Y25_N30
\ID_Control|Decoder0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Control|Decoder0~0_combout\ = (!\ID_Registers|register_rtl_0_bypass\(4) & (((!\Data_Forwarding_unit|Equal8~1_combout\ & !\Data_Forwarding_unit|Equal9~2_combout\)) # (!\ID_EX_Pipeline_Stage|MemRead_EX~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Equal8~1_combout\,
	datab => \Data_Forwarding_unit|Equal9~2_combout\,
	datac => \ID_EX_Pipeline_Stage|MemRead_EX~regout\,
	datad => \ID_Registers|register_rtl_0_bypass\(4),
	combout => \ID_Control|Decoder0~0_combout\);

-- Location: LCFF_X65_Y25_N31
\ID_EX_Pipeline_Stage|ALUOp_EX[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Control|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|ALUOp_EX\(1));

-- Location: LCCOMB_X66_Y25_N24
\EX_Dest_Mux|Write_Register_EX[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_Dest_Mux|Write_Register_EX[0]~0_combout\ = (!\ID_EX_Pipeline_Stage|ALUOp_EX\(1) & \ID_EX_Pipeline_Stage|Instruction_EX\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ID_EX_Pipeline_Stage|ALUOp_EX\(1),
	datad => \ID_EX_Pipeline_Stage|Instruction_EX\(16),
	combout => \EX_Dest_Mux|Write_Register_EX[0]~0_combout\);

-- Location: LCFF_X66_Y25_N25
\EX_MEM_Pipeline_Stage|Write_Register_MEM[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_Dest_Mux|Write_Register_EX[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Register_MEM\(0));

-- Location: LCFF_X66_Y25_N27
\MEM_WB_Pipeline_Stage|Write_Register_WB[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Register_MEM\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Write_Register_WB\(0));

-- Location: LCFF_X65_Y24_N13
\ID_Registers|register_rtl_0_bypass[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \MEM_WB_Pipeline_Stage|Write_Register_WB\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(1));

-- Location: LCCOMB_X65_Y24_N12
\ID_Registers|register~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~0_combout\ = (\ID_Registers|register_rtl_0_bypass\(2) & (\ID_Registers|register_rtl_0_bypass\(1) & (\ID_Registers|register_rtl_0_bypass\(3) $ (!\ID_Registers|register_rtl_0_bypass\(4))))) # (!\ID_Registers|register_rtl_0_bypass\(2) 
-- & (!\ID_Registers|register_rtl_0_bypass\(1) & (\ID_Registers|register_rtl_0_bypass\(3) $ (!\ID_Registers|register_rtl_0_bypass\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(2),
	datab => \ID_Registers|register_rtl_0_bypass\(3),
	datac => \ID_Registers|register_rtl_0_bypass\(1),
	datad => \ID_Registers|register_rtl_0_bypass\(4),
	combout => \ID_Registers|register~0_combout\);

-- Location: LCFF_X65_Y24_N5
\ID_Registers|register_rtl_0_bypass[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \MEM_WB_Pipeline_Stage|Instruction_WB\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(7));

-- Location: LCFF_X65_Y24_N23
\ID_Registers|register_rtl_0_bypass[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \MEM_WB_Pipeline_Stage|Instruction_WB\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(5));

-- Location: LCCOMB_X65_Y24_N22
\ID_Registers|register~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~1_combout\ = (\ID_Registers|register_rtl_0_bypass\(0) & (!\ID_Registers|register_rtl_0_bypass\(7) & !\ID_Registers|register_rtl_0_bypass\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(0),
	datab => \ID_Registers|register_rtl_0_bypass\(7),
	datac => \ID_Registers|register_rtl_0_bypass\(5),
	combout => \ID_Registers|register~1_combout\);

-- Location: LCCOMB_X65_Y21_N2
\ID_Registers|register\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~combout\ = ((\ID_Registers|register~0_combout\ & \ID_Registers|register~1_combout\)) # (!\ID_Registers|register_rtl_0_bypass\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register_rtl_0_bypass\(12),
	datac => \ID_Registers|register~0_combout\,
	datad => \ID_Registers|register~1_combout\,
	combout => \ID_Registers|register~combout\);

-- Location: LCCOMB_X65_Y25_N8
\ID_Control|ALUSrc_ID~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Control|ALUSrc_ID~0_combout\ = ((\ID_EX_Pipeline_Stage|MemRead_EX~regout\ & ((\Data_Forwarding_unit|Equal8~1_combout\) # (\Data_Forwarding_unit|Equal9~2_combout\)))) # (!\ID_Registers|register_rtl_0_bypass\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Equal8~1_combout\,
	datab => \Data_Forwarding_unit|Equal9~2_combout\,
	datac => \ID_EX_Pipeline_Stage|MemRead_EX~regout\,
	datad => \ID_Registers|register_rtl_0_bypass\(4),
	combout => \ID_Control|ALUSrc_ID~0_combout\);

-- Location: LCCOMB_X65_Y25_N24
\ID_EX_Pipeline_Stage|ALUSrc_EX~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|ALUSrc_EX~0_combout\ = !\ID_Control|ALUSrc_ID~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ID_Control|ALUSrc_ID~0_combout\,
	combout => \ID_EX_Pipeline_Stage|ALUSrc_EX~0_combout\);

-- Location: LCFF_X65_Y25_N25
\ID_EX_Pipeline_Stage|ALUSrc_EX\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|ALUSrc_EX~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\);

-- Location: LCFF_X63_Y24_N9
\IF_ID_Pipeline_Stage|Instruction_ID[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_Instruction_Memory|memory~7_combout\,
	ena => \Data_Forwarding_unit|ALT_INV_ID_Control_Noop~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|Instruction_ID\(2));

-- Location: LCFF_X63_Y24_N17
\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_ID_Pipeline_Stage|Instruction_ID\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2));

-- Location: LCFF_X63_Y25_N21
\IF_ID_Pipeline_Stage|Instruction_ID[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_Instruction_Memory|memory~5_combout\,
	ena => \Data_Forwarding_unit|ALT_INV_ID_Control_Noop~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|Instruction_ID\(1));

-- Location: LCFF_X63_Y25_N25
\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_ID_Pipeline_Stage|Instruction_ID\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(1));

-- Location: LCFF_X66_Y24_N31
\ID_EX_Pipeline_Stage|Instruction_EX[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|register_rtl_0_bypass\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Instruction_EX\(21));

-- Location: LCCOMB_X63_Y25_N24
\EX_ALU_Control|ALU_Control_EX~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Control|ALU_Control_EX~2_combout\ = (!\ID_EX_Pipeline_Stage|Instruction_EX\(19) & (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2) & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(1) & \ID_EX_Pipeline_Stage|Instruction_EX\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Instruction_EX\(19),
	datab => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2),
	datac => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(1),
	datad => \ID_EX_Pipeline_Stage|Instruction_EX\(21),
	combout => \EX_ALU_Control|ALU_Control_EX~2_combout\);

-- Location: LCCOMB_X63_Y25_N22
\EX_ALU_Control|ALU_Control_EX[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Control|ALU_Control_EX[2]~3_combout\ = (\ID_EX_Pipeline_Stage|ALUOp_EX\(1) & \EX_ALU_Control|ALU_Control_EX~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|ALUOp_EX\(1),
	datac => \EX_ALU_Control|ALU_Control_EX~2_combout\,
	combout => \EX_ALU_Control|ALU_Control_EX[2]~3_combout\);

-- Location: LCCOMB_X62_Y23_N2
\EX_ALU|Add0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~51_combout\ = \EX_ALU_Control|ALU_Control_EX[2]~3_combout\ $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & ((\ID_EX_Pipeline_Stage|Instruction_EX\(19)))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & 
-- (\Data_forwarding_mux_B|Mux31~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_B|Mux31~1_combout\,
	datab => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datac => \ID_EX_Pipeline_Stage|Instruction_EX\(19),
	datad => \EX_ALU_Control|ALU_Control_EX[2]~3_combout\,
	combout => \EX_ALU|Add0~51_combout\);

-- Location: LCCOMB_X62_Y23_N16
\EX_ALU|Add0~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~53_cout\ = CARRY((\EX_ALU_Control|ALU_Control_EX~2_combout\ & \ID_EX_Pipeline_Stage|ALUOp_EX\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX~2_combout\,
	datab => \ID_EX_Pipeline_Stage|ALUOp_EX\(1),
	datad => VCC,
	cout => \EX_ALU|Add0~53_cout\);

-- Location: LCCOMB_X62_Y23_N18
\EX_ALU|Add0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~54_combout\ = (\Data_forwarding_mux_A|Mux31~1_combout\ & ((\EX_ALU|Add0~51_combout\ & (\EX_ALU|Add0~53_cout\ & VCC)) # (!\EX_ALU|Add0~51_combout\ & (!\EX_ALU|Add0~53_cout\)))) # (!\Data_forwarding_mux_A|Mux31~1_combout\ & 
-- ((\EX_ALU|Add0~51_combout\ & (!\EX_ALU|Add0~53_cout\)) # (!\EX_ALU|Add0~51_combout\ & ((\EX_ALU|Add0~53_cout\) # (GND)))))
-- \EX_ALU|Add0~55\ = CARRY((\Data_forwarding_mux_A|Mux31~1_combout\ & (!\EX_ALU|Add0~51_combout\ & !\EX_ALU|Add0~53_cout\)) # (!\Data_forwarding_mux_A|Mux31~1_combout\ & ((!\EX_ALU|Add0~53_cout\) # (!\EX_ALU|Add0~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux31~1_combout\,
	datab => \EX_ALU|Add0~51_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~53_cout\,
	combout => \EX_ALU|Add0~54_combout\,
	cout => \EX_ALU|Add0~55\);

-- Location: LCCOMB_X63_Y25_N16
\EX_ALU_Control|ALU_Control_EX[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Control|ALU_Control_EX[1]~1_combout\ = ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(1)) # ((!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2)) # (!\ID_EX_Pipeline_Stage|ALUOp_EX\(1)))) # (!\ID_EX_Pipeline_Stage|Instruction_EX\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Instruction_EX\(21),
	datab => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(1),
	datac => \ID_EX_Pipeline_Stage|ALUOp_EX\(1),
	datad => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2),
	combout => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\);

-- Location: LCCOMB_X62_Y23_N12
\EX_ALU_Mux|ALU_Data_2_EX[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout\ = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & ((\ID_EX_Pipeline_Stage|Instruction_EX\(19)))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & (\Data_forwarding_mux_B|Mux31~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_B|Mux31~1_combout\,
	datac => \ID_EX_Pipeline_Stage|Instruction_EX\(19),
	datad => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout\);

-- Location: LCFF_X65_Y23_N9
\ID_EX_Pipeline_Stage|Read_Data_1_EX[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|Read_Data_1_ID[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(0));

-- Location: LCCOMB_X65_Y25_N20
\ID_Control|RegWrite_ID~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Control|RegWrite_ID~2_combout\ = ((!\Data_Forwarding_unit|Equal8~1_combout\ & ((!\Data_Forwarding_unit|Equal9~1_combout\) # (!\Data_Forwarding_unit|Equal9~0_combout\)))) # (!\ID_EX_Pipeline_Stage|MemRead_EX~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Equal9~0_combout\,
	datab => \Data_Forwarding_unit|Equal9~1_combout\,
	datac => \ID_EX_Pipeline_Stage|MemRead_EX~regout\,
	datad => \Data_Forwarding_unit|Equal8~1_combout\,
	combout => \ID_Control|RegWrite_ID~2_combout\);

-- Location: LCFF_X65_Y25_N21
\ID_EX_Pipeline_Stage|RegWrite_EX\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Control|RegWrite_ID~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|RegWrite_EX~regout\);

-- Location: LCFF_X66_Y24_N5
\EX_MEM_Pipeline_Stage|RegWrite_MEM\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_EX_Pipeline_Stage|RegWrite_EX~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|RegWrite_MEM~regout\);

-- Location: LCCOMB_X66_Y24_N4
\Data_Forwarding_unit|Forward_A[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Forward_A[1]~0_combout\ = (\EX_MEM_Pipeline_Stage|RegWrite_MEM~regout\ & ((\EX_MEM_Pipeline_Stage|Instruction_MEM\(14)) # ((\EX_MEM_Pipeline_Stage|Instruction_MEM\(13)) # (\EX_MEM_Pipeline_Stage|Instruction_MEM\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|Instruction_MEM\(14),
	datab => \EX_MEM_Pipeline_Stage|Instruction_MEM\(13),
	datac => \EX_MEM_Pipeline_Stage|RegWrite_MEM~regout\,
	datad => \EX_MEM_Pipeline_Stage|Instruction_MEM\(12),
	combout => \Data_Forwarding_unit|Forward_A[1]~0_combout\);

-- Location: LCCOMB_X66_Y24_N28
\ID_EX_Pipeline_Stage|Instruction_EX[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Instruction_EX[22]~feeder_combout\ = \ID_Registers|register_rtl_0_bypass\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ID_Registers|register_rtl_0_bypass\(4),
	combout => \ID_EX_Pipeline_Stage|Instruction_EX[22]~feeder_combout\);

-- Location: LCFF_X66_Y24_N29
\ID_EX_Pipeline_Stage|Instruction_EX[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Instruction_EX[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Instruction_EX\(22));

-- Location: LCCOMB_X66_Y24_N18
\Data_Forwarding_unit|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Equal1~0_combout\ = (!\EX_MEM_Pipeline_Stage|Instruction_MEM\(14) & (!\EX_MEM_Pipeline_Stage|Instruction_MEM\(13) & (\ID_EX_Pipeline_Stage|Instruction_EX\(22) $ (!\EX_MEM_Pipeline_Stage|Instruction_MEM\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|Instruction_MEM\(14),
	datab => \ID_EX_Pipeline_Stage|Instruction_EX\(22),
	datac => \EX_MEM_Pipeline_Stage|Instruction_MEM\(13),
	datad => \EX_MEM_Pipeline_Stage|Instruction_MEM\(12),
	combout => \Data_Forwarding_unit|Equal1~0_combout\);

-- Location: LCCOMB_X66_Y24_N12
\Data_Forwarding_unit|Forward_A[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Forward_A[1]~1_combout\ = (!\ID_EX_Pipeline_Stage|Instruction_EX\(21) & (\Data_Forwarding_unit|Forward_A[1]~0_combout\ & \Data_Forwarding_unit|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Instruction_EX\(21),
	datab => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	datad => \Data_Forwarding_unit|Equal1~0_combout\,
	combout => \Data_Forwarding_unit|Forward_A[1]~1_combout\);

-- Location: LCCOMB_X65_Y23_N24
\Data_forwarding_mux_A|Mux31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux31~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~1_combout\ & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(0)))) # (!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(0),
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(0),
	datad => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	combout => \Data_forwarding_mux_A|Mux31~0_combout\);

-- Location: LCFF_X69_Y24_N9
\MEM_WB_Pipeline_Stage|RegWrite_WB\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|RegWrite_MEM~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|RegWrite_WB~regout\);

-- Location: LCCOMB_X66_Y24_N22
\Data_Forwarding_unit|Forward_B[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Forward_B[0]~5_combout\ = (\MEM_WB_Pipeline_Stage|RegWrite_WB~regout\ & ((\EX_MEM_Pipeline_Stage|Instruction_MEM\(12)) # ((\EX_MEM_Pipeline_Stage|Instruction_MEM\(13)) # (\EX_MEM_Pipeline_Stage|Instruction_MEM\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|Instruction_MEM\(12),
	datab => \EX_MEM_Pipeline_Stage|Instruction_MEM\(13),
	datac => \EX_MEM_Pipeline_Stage|Instruction_MEM\(14),
	datad => \MEM_WB_Pipeline_Stage|RegWrite_WB~regout\,
	combout => \Data_Forwarding_unit|Forward_B[0]~5_combout\);

-- Location: LCCOMB_X66_Y24_N0
\Data_Forwarding_unit|Forward_A[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Forward_A[0]~3_combout\ = (\Data_Forwarding_unit|Forward_A[0]~2_combout\) # ((\Data_Forwarding_unit|Forward_B[0]~5_combout\ & (!\ID_EX_Pipeline_Stage|Instruction_EX\(21) & !\Data_Forwarding_unit|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_A[0]~2_combout\,
	datab => \Data_Forwarding_unit|Forward_B[0]~5_combout\,
	datac => \ID_EX_Pipeline_Stage|Instruction_EX\(21),
	datad => \Data_Forwarding_unit|Equal1~0_combout\,
	combout => \Data_Forwarding_unit|Forward_A[0]~3_combout\);

-- Location: LCCOMB_X66_Y24_N26
\Data_Forwarding_unit|Forward_A[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Forward_A[0]~5_combout\ = (\Data_Forwarding_unit|Forward_A[0]~4_combout\ & (\Data_Forwarding_unit|Forward_A[0]~3_combout\ & !\Data_Forwarding_unit|Forward_A[1]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_A[0]~4_combout\,
	datac => \Data_Forwarding_unit|Forward_A[0]~3_combout\,
	datad => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	combout => \Data_Forwarding_unit|Forward_A[0]~5_combout\);

-- Location: LCCOMB_X65_Y23_N10
\Data_forwarding_mux_A|Mux31~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux31~1_combout\ = (\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (((\Data_forwarding_mux_A|Mux31~0_combout\)))) # (!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & ((\Data_Forwarding_unit|Forward_A[0]~5_combout\ & 
-- (\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout\)) # (!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & ((\Data_forwarding_mux_A|Mux31~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout\,
	datac => \Data_forwarding_mux_A|Mux31~0_combout\,
	datad => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	combout => \Data_forwarding_mux_A|Mux31~1_combout\);

-- Location: LCCOMB_X62_Y23_N4
\EX_ALU|Mux31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux31~0_combout\ = (\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & ((\EX_ALU_Control|ALU_Control_EX[1]~1_combout\) # ((\EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout\) # (\Data_forwarding_mux_A|Mux31~1_combout\)))) # 
-- (!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & (!\EX_ALU_Control|ALU_Control_EX[1]~1_combout\ & (\EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout\ & \Data_forwarding_mux_A|Mux31~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	datac => \EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout\,
	datad => \Data_forwarding_mux_A|Mux31~1_combout\,
	combout => \EX_ALU|Mux31~0_combout\);

-- Location: LCCOMB_X62_Y23_N0
\EX_ALU|Mux31~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux31~1_combout\ = (\EX_ALU|Mux31~0_combout\ & (((!\EX_ALU_Control|ALU_Control_EX[1]~1_combout\)) # (!\EX_ALU|ALU_Result_EX~2_combout\))) # (!\EX_ALU|Mux31~0_combout\ & (((\EX_ALU|Add0~54_combout\ & \EX_ALU_Control|ALU_Control_EX[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|ALU_Result_EX~2_combout\,
	datab => \EX_ALU|Add0~54_combout\,
	datac => \EX_ALU|Mux31~0_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	combout => \EX_ALU|Mux31~1_combout\);

-- Location: LCFF_X62_Y23_N1
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux31~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(0));

-- Location: LCCOMB_X65_Y23_N20
\MEM_WB_Pipeline_Stage|ALU_Result_WB[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|ALU_Result_WB[0]~feeder_combout\ = \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(0),
	combout => \MEM_WB_Pipeline_Stage|ALU_Result_WB[0]~feeder_combout\);

-- Location: LCFF_X65_Y23_N21
\MEM_WB_Pipeline_Stage|ALU_Result_WB[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(0));

-- Location: LCCOMB_X59_Y20_N0
\MEM_WB_Pipeline_Stage|ALU_Result_WB[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|ALU_Result_WB[7]~feeder_combout\ = \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(7),
	combout => \MEM_WB_Pipeline_Stage|ALU_Result_WB[7]~feeder_combout\);

-- Location: LCFF_X59_Y20_N1
\MEM_WB_Pipeline_Stage|ALU_Result_WB[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(7));

-- Location: LCCOMB_X63_Y25_N0
\EX_ALU_Control|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Control|WideOr0~0_combout\ = (\ID_EX_Pipeline_Stage|Instruction_EX\(21) & (!\ID_EX_Pipeline_Stage|Instruction_EX\(19) & ((!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2)) # (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Instruction_EX\(21),
	datab => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(1),
	datac => \ID_EX_Pipeline_Stage|Instruction_EX\(19),
	datad => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2),
	combout => \EX_ALU_Control|WideOr0~0_combout\);

-- Location: LCCOMB_X63_Y25_N12
\EX_ALU_Control|ALU_Control_EX[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Control|ALU_Control_EX[0]~0_combout\ = (\ID_EX_Pipeline_Stage|ALUOp_EX\(1) & !\EX_ALU_Control|WideOr0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|ALUOp_EX\(1),
	datad => \EX_ALU_Control|WideOr0~0_combout\,
	combout => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\);

-- Location: LCCOMB_X66_Y24_N30
\Data_Forwarding_unit|Forward_B[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Forward_B[0]~6_combout\ = (\Data_Forwarding_unit|Forward_B[0]~5_combout\ & ((\ID_EX_Pipeline_Stage|Instruction_EX\(21)) # (!\Data_Forwarding_unit|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Data_Forwarding_unit|Forward_B[0]~5_combout\,
	datac => \ID_EX_Pipeline_Stage|Instruction_EX\(21),
	datad => \Data_Forwarding_unit|Equal1~0_combout\,
	combout => \Data_Forwarding_unit|Forward_B[0]~6_combout\);

-- Location: LCCOMB_X66_Y24_N2
\Data_Forwarding_unit|Forward_B[0]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Forward_B[0]~7_combout\ = (\ID_EX_Pipeline_Stage|Instruction_EX\(16) & (\MEM_WB_Pipeline_Stage|Instruction_WB\(16) & (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\))) # (!\ID_EX_Pipeline_Stage|Instruction_EX\(16) & 
-- ((\Data_Forwarding_unit|Forward_B[0]~6_combout\) # ((!\MEM_WB_Pipeline_Stage|Instruction_WB\(16) & \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|Instruction_WB\(16),
	datab => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	datac => \ID_EX_Pipeline_Stage|Instruction_EX\(16),
	datad => \Data_Forwarding_unit|Forward_B[0]~6_combout\,
	combout => \Data_Forwarding_unit|Forward_B[0]~7_combout\);

-- Location: LCCOMB_X66_Y24_N14
\Data_Forwarding_unit|Forward_B[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Forward_B[1]~0_combout\ = (\ID_EX_Pipeline_Stage|Instruction_EX\(17) & (\EX_MEM_Pipeline_Stage|Instruction_MEM\(12) & (\ID_EX_Pipeline_Stage|Instruction_EX\(18) $ (!\EX_MEM_Pipeline_Stage|Instruction_MEM\(13))))) # 
-- (!\ID_EX_Pipeline_Stage|Instruction_EX\(17) & (!\EX_MEM_Pipeline_Stage|Instruction_MEM\(12) & (\ID_EX_Pipeline_Stage|Instruction_EX\(18) $ (!\EX_MEM_Pipeline_Stage|Instruction_MEM\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Instruction_EX\(17),
	datab => \ID_EX_Pipeline_Stage|Instruction_EX\(18),
	datac => \EX_MEM_Pipeline_Stage|Instruction_MEM\(12),
	datad => \EX_MEM_Pipeline_Stage|Instruction_MEM\(13),
	combout => \Data_Forwarding_unit|Forward_B[1]~0_combout\);

-- Location: LCCOMB_X66_Y24_N6
\Data_Forwarding_unit|Forward_B[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Forward_B[1]~1_combout\ = (!\ID_EX_Pipeline_Stage|Instruction_EX\(16) & (\EX_MEM_Pipeline_Stage|Instruction_MEM\(14) $ (!\ID_EX_Pipeline_Stage|Instruction_EX\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|Instruction_MEM\(14),
	datac => \ID_EX_Pipeline_Stage|Instruction_EX\(19),
	datad => \ID_EX_Pipeline_Stage|Instruction_EX\(16),
	combout => \Data_Forwarding_unit|Forward_B[1]~1_combout\);

-- Location: LCCOMB_X66_Y24_N24
\Data_Forwarding_unit|Forward_B[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Forward_B[0]~4_combout\ = (\Data_Forwarding_unit|Forward_B[0]~3_combout\ & (((!\Data_Forwarding_unit|Forward_B[1]~1_combout\) # (!\Data_Forwarding_unit|Forward_A[1]~0_combout\)) # (!\Data_Forwarding_unit|Forward_B[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_B[0]~3_combout\,
	datab => \Data_Forwarding_unit|Forward_B[1]~0_combout\,
	datac => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	datad => \Data_Forwarding_unit|Forward_B[1]~1_combout\,
	combout => \Data_Forwarding_unit|Forward_B[0]~4_combout\);

-- Location: LCCOMB_X66_Y24_N20
\Data_Forwarding_unit|Forward_B[0]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Forward_B[0]~8_combout\ = (\Data_Forwarding_unit|Forward_B[0]~7_combout\ & (\Data_Forwarding_unit|Forward_B[0]~4_combout\ & (\ID_EX_Pipeline_Stage|Instruction_EX\(19) $ (!\MEM_WB_Pipeline_Stage|Instruction_WB\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Instruction_EX\(19),
	datab => \Data_Forwarding_unit|Forward_B[0]~7_combout\,
	datac => \MEM_WB_Pipeline_Stage|Instruction_WB\(14),
	datad => \Data_Forwarding_unit|Forward_B[0]~4_combout\,
	combout => \Data_Forwarding_unit|Forward_B[0]~8_combout\);

-- Location: LCCOMB_X65_Y22_N22
\MEM_WB_Pipeline_Stage|ALU_Result_WB[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|ALU_Result_WB[26]~feeder_combout\ = \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(26),
	combout => \MEM_WB_Pipeline_Stage|ALU_Result_WB[26]~feeder_combout\);

-- Location: LCFF_X65_Y22_N23
\MEM_WB_Pipeline_Stage|ALU_Result_WB[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(26));

-- Location: CLKCTRL_G1
\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\);

-- Location: LCCOMB_X49_Y22_N24
\MEM_Data_Memory|Read_Data_MEM[26]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(26) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM~53_combout\)) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Read_Data_MEM~53_combout\,
	datac => \MEM_Data_Memory|Read_Data_MEM\(26),
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(26));

-- Location: LCFF_X49_Y22_N25
\MEM_WB_Pipeline_Stage|Read_Data_WB[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(26));

-- Location: LCCOMB_X65_Y22_N10
\WB_MemtoReg_Mux|Write_Data_WB[26]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Read_Data_WB\(26)))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(26),
	datac => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	datad => \MEM_WB_Pipeline_Stage|Read_Data_WB\(26),
	combout => \WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout\);

-- Location: LCCOMB_X66_Y24_N8
\Data_Forwarding_unit|Forward_B[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Forward_B[1]~2_combout\ = (\Data_Forwarding_unit|Forward_A[1]~0_combout\ & (\Data_Forwarding_unit|Forward_B[1]~0_combout\ & \Data_Forwarding_unit|Forward_B[1]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Data_Forwarding_unit|Forward_A[1]~0_combout\,
	datac => \Data_Forwarding_unit|Forward_B[1]~0_combout\,
	datad => \Data_Forwarding_unit|Forward_B[1]~1_combout\,
	combout => \Data_Forwarding_unit|Forward_B[1]~2_combout\);

-- Location: LCCOMB_X65_Y22_N30
\Data_forwarding_mux_B|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux5~1_combout\ = (\Data_forwarding_mux_B|Mux5~0_combout\) # ((\Data_Forwarding_unit|Forward_B[0]~8_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout\ & !\Data_Forwarding_unit|Forward_B[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_B|Mux5~0_combout\,
	datab => \Data_Forwarding_unit|Forward_B[0]~8_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout\,
	datad => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	combout => \Data_forwarding_mux_B|Mux5~1_combout\);

-- Location: LCCOMB_X65_Y25_N22
\Data_Forwarding_unit|ID_Control_Noop~_wirecell\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|ID_Control_Noop~_wirecell_combout\ = !\Data_Forwarding_unit|ID_Control_Noop~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Data_Forwarding_unit|ID_Control_Noop~combout\,
	combout => \Data_Forwarding_unit|ID_Control_Noop~_wirecell_combout\);

-- Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\Clk~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_Clk,
	combout => \Clk~combout\);

-- Location: CLKCTRL_G3
\Clk~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \Clk~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \Clk~clkctrl_outclk\);

-- Location: LCCOMB_X62_Y25_N16
\~GND\ : cycloneii_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCFF_X59_Y23_N19
\ID_Registers|register_rtl_0_bypass[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(13));

-- Location: LCCOMB_X65_Y23_N22
\Data_forwarding_mux_B|Mux31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux31~0_combout\ = (\Data_Forwarding_unit|Forward_B[1]~2_combout\ & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(0)))) # (!\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_2_EX\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(0),
	datab => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(0),
	combout => \Data_forwarding_mux_B|Mux31~0_combout\);

-- Location: LCCOMB_X62_Y23_N10
\Data_forwarding_mux_B|Mux31~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux31~1_combout\ = (\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (((\Data_forwarding_mux_B|Mux31~0_combout\)))) # (!\Data_Forwarding_unit|Forward_B[1]~2_combout\ & ((\Data_Forwarding_unit|Forward_B[0]~8_combout\ & 
-- (\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout\)) # (!\Data_Forwarding_unit|Forward_B[0]~8_combout\ & ((\Data_forwarding_mux_B|Mux31~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout\,
	datac => \Data_forwarding_mux_B|Mux31~0_combout\,
	datad => \Data_Forwarding_unit|Forward_B[0]~8_combout\,
	combout => \Data_forwarding_mux_B|Mux31~1_combout\);

-- Location: LCFF_X62_Y23_N11
\EX_MEM_Pipeline_Stage|Write_Data_MEM[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \Data_forwarding_mux_B|Mux31~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(0));

-- Location: LCCOMB_X65_Y24_N28
\ID_Registers|register~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~2_combout\ = (\IF_ID_Pipeline_Stage|Instruction_ID\(17) & (\ID_Registers|register_rtl_0_bypass\(3) & (\IF_ID_Pipeline_Stage|Instruction_ID\(16) $ (!\ID_Registers|register_rtl_0_bypass\(1))))) # 
-- (!\IF_ID_Pipeline_Stage|Instruction_ID\(17) & (!\ID_Registers|register_rtl_0_bypass\(3) & (\IF_ID_Pipeline_Stage|Instruction_ID\(16) $ (!\ID_Registers|register_rtl_0_bypass\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipeline_Stage|Instruction_ID\(17),
	datab => \IF_ID_Pipeline_Stage|Instruction_ID\(16),
	datac => \ID_Registers|register_rtl_0_bypass\(3),
	datad => \ID_Registers|register_rtl_0_bypass\(1),
	combout => \ID_Registers|register~2_combout\);

-- Location: LCCOMB_X65_Y24_N4
\ID_Registers|register~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~3_combout\ = (\IF_ID_Pipeline_Stage|Instruction_ID\(19) & (\ID_Registers|register_rtl_0_bypass\(7) & (\IF_ID_Pipeline_Stage|Instruction_ID\(18) $ (!\ID_Registers|register_rtl_0_bypass\(5))))) # 
-- (!\IF_ID_Pipeline_Stage|Instruction_ID\(19) & (!\ID_Registers|register_rtl_0_bypass\(7) & (\IF_ID_Pipeline_Stage|Instruction_ID\(18) $ (!\ID_Registers|register_rtl_0_bypass\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipeline_Stage|Instruction_ID\(19),
	datab => \IF_ID_Pipeline_Stage|Instruction_ID\(18),
	datac => \ID_Registers|register_rtl_0_bypass\(7),
	datad => \ID_Registers|register_rtl_0_bypass\(5),
	combout => \ID_Registers|register~3_combout\);

-- Location: LCCOMB_X65_Y24_N6
\ID_Registers|register~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~5\ = ((\ID_Registers|register_rtl_0_bypass\(0) & (\ID_Registers|register~2_combout\ & \ID_Registers|register~3_combout\))) # (!\ID_Registers|register_rtl_0_bypass\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(0),
	datab => \ID_Registers|register_rtl_0_bypass\(12),
	datac => \ID_Registers|register~2_combout\,
	datad => \ID_Registers|register~3_combout\,
	combout => \ID_Registers|register~5\);

-- Location: LCCOMB_X62_Y20_N24
\MEM_Data_Memory|Read_Data_MEM[4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(4) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM~9_combout\)) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Read_Data_MEM~9_combout\,
	datac => \MEM_Data_Memory|Read_Data_MEM\(4),
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(4));

-- Location: LCFF_X62_Y20_N25
\MEM_WB_Pipeline_Stage|Read_Data_WB[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(4));

-- Location: LCCOMB_X62_Y20_N12
\WB_MemtoReg_Mux|Write_Data_WB[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Read_Data_WB\(4)))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(4),
	datac => \MEM_WB_Pipeline_Stage|Read_Data_WB\(4),
	datad => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	combout => \WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout\);

-- Location: LCCOMB_X58_Y23_N10
\EX_ALU|Add0~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~66_combout\ = \EX_ALU_Control|ALU_Control_EX[2]~3_combout\ $ (((\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & ((\ID_EX_Pipeline_Stage|Instruction_EX\(21)))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & 
-- (\Data_forwarding_mux_B|Mux26~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_B|Mux26~1_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[2]~3_combout\,
	datac => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datad => \ID_EX_Pipeline_Stage|Instruction_EX\(21),
	combout => \EX_ALU|Add0~66_combout\);

-- Location: LCCOMB_X61_Y23_N6
\Data_forwarding_mux_A|Mux28~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux28~1_combout\ = (\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (\Data_forwarding_mux_A|Mux28~0_combout\)) # (!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & ((\Data_Forwarding_unit|Forward_A[0]~5_combout\ & 
-- ((\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout\))) # (!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & (\Data_forwarding_mux_A|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux28~0_combout\,
	datab => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout\,
	datad => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	combout => \Data_forwarding_mux_A|Mux28~1_combout\);

-- Location: LCCOMB_X62_Y23_N20
\EX_ALU|Add0~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~57_combout\ = ((\EX_ALU|Add0~56_combout\ $ (\Data_forwarding_mux_A|Mux30~1_combout\ $ (!\EX_ALU|Add0~55\)))) # (GND)
-- \EX_ALU|Add0~58\ = CARRY((\EX_ALU|Add0~56_combout\ & ((\Data_forwarding_mux_A|Mux30~1_combout\) # (!\EX_ALU|Add0~55\))) # (!\EX_ALU|Add0~56_combout\ & (\Data_forwarding_mux_A|Mux30~1_combout\ & !\EX_ALU|Add0~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~56_combout\,
	datab => \Data_forwarding_mux_A|Mux30~1_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~55\,
	combout => \EX_ALU|Add0~57_combout\,
	cout => \EX_ALU|Add0~58\);

-- Location: LCCOMB_X62_Y23_N22
\EX_ALU|Add0~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~60_combout\ = (\EX_ALU|Add0~59_combout\ & ((\Data_forwarding_mux_A|Mux29~1_combout\ & (\EX_ALU|Add0~58\ & VCC)) # (!\Data_forwarding_mux_A|Mux29~1_combout\ & (!\EX_ALU|Add0~58\)))) # (!\EX_ALU|Add0~59_combout\ & 
-- ((\Data_forwarding_mux_A|Mux29~1_combout\ & (!\EX_ALU|Add0~58\)) # (!\Data_forwarding_mux_A|Mux29~1_combout\ & ((\EX_ALU|Add0~58\) # (GND)))))
-- \EX_ALU|Add0~61\ = CARRY((\EX_ALU|Add0~59_combout\ & (!\Data_forwarding_mux_A|Mux29~1_combout\ & !\EX_ALU|Add0~58\)) # (!\EX_ALU|Add0~59_combout\ & ((!\EX_ALU|Add0~58\) # (!\Data_forwarding_mux_A|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~59_combout\,
	datab => \Data_forwarding_mux_A|Mux29~1_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~58\,
	combout => \EX_ALU|Add0~60_combout\,
	cout => \EX_ALU|Add0~61\);

-- Location: LCCOMB_X62_Y23_N24
\EX_ALU|Add0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~62_combout\ = ((\EX_ALU|Add0~124_combout\ $ (\Data_forwarding_mux_A|Mux28~1_combout\ $ (!\EX_ALU|Add0~61\)))) # (GND)
-- \EX_ALU|Add0~63\ = CARRY((\EX_ALU|Add0~124_combout\ & ((\Data_forwarding_mux_A|Mux28~1_combout\) # (!\EX_ALU|Add0~61\))) # (!\EX_ALU|Add0~124_combout\ & (\Data_forwarding_mux_A|Mux28~1_combout\ & !\EX_ALU|Add0~61\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~124_combout\,
	datab => \Data_forwarding_mux_A|Mux28~1_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~61\,
	combout => \EX_ALU|Add0~62_combout\,
	cout => \EX_ALU|Add0~63\);

-- Location: LCCOMB_X62_Y23_N26
\EX_ALU|Add0~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~64_combout\ = (\EX_ALU|Add0~125_combout\ & ((\Data_forwarding_mux_A|Mux27~1_combout\ & (\EX_ALU|Add0~63\ & VCC)) # (!\Data_forwarding_mux_A|Mux27~1_combout\ & (!\EX_ALU|Add0~63\)))) # (!\EX_ALU|Add0~125_combout\ & 
-- ((\Data_forwarding_mux_A|Mux27~1_combout\ & (!\EX_ALU|Add0~63\)) # (!\Data_forwarding_mux_A|Mux27~1_combout\ & ((\EX_ALU|Add0~63\) # (GND)))))
-- \EX_ALU|Add0~65\ = CARRY((\EX_ALU|Add0~125_combout\ & (!\Data_forwarding_mux_A|Mux27~1_combout\ & !\EX_ALU|Add0~63\)) # (!\EX_ALU|Add0~125_combout\ & ((!\EX_ALU|Add0~63\) # (!\Data_forwarding_mux_A|Mux27~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~125_combout\,
	datab => \Data_forwarding_mux_A|Mux27~1_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~63\,
	combout => \EX_ALU|Add0~64_combout\,
	cout => \EX_ALU|Add0~65\);

-- Location: LCCOMB_X62_Y20_N18
\EX_ALU|Mux27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux27~0_combout\ = (!\EX_ALU_Control|ALU_Control_EX[1]~1_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[4]~4_combout\ & ((\EX_ALU_Control|ALU_Control_EX[0]~0_combout\) # (\Data_forwarding_mux_A|Mux27~1_combout\))) # 
-- (!\EX_ALU_Mux|ALU_Data_2_EX[4]~4_combout\ & (\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & \Data_forwarding_mux_A|Mux27~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[4]~4_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datac => \Data_forwarding_mux_A|Mux27~1_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	combout => \EX_ALU|Mux27~0_combout\);

-- Location: LCCOMB_X62_Y23_N14
\EX_ALU|Mux27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux27~1_combout\ = (\EX_ALU|Mux27~0_combout\) # ((!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & (\EX_ALU|Add0~64_combout\ & \EX_ALU_Control|ALU_Control_EX[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datab => \EX_ALU|Add0~64_combout\,
	datac => \EX_ALU|Mux27~0_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	combout => \EX_ALU|Mux27~1_combout\);

-- Location: LCFF_X62_Y23_N15
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux27~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(4));

-- Location: LCCOMB_X67_Y23_N24
\Data_Forwarding_unit|Forward_Reg_Delay[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((!\Data_Forwarding_unit|Equal10~1_combout\) # (!\Data_Forwarding_unit|Equal10~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Equal10~0_combout\,
	datac => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	datad => \Data_Forwarding_unit|Equal10~1_combout\,
	combout => \Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\);

-- Location: LCFF_X66_Y23_N21
\ID_Registers|register_rtl_0_bypass[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(23));

-- Location: LCCOMB_X65_Y23_N18
\ID_Registers|Read_Data_1_ID[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[6]~12_combout\ = (\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0_bypass\(23)))) # (!\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0|auto_generated|ram_block1a6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0|auto_generated|ram_block1a6\,
	datab => \ID_Registers|register~combout\,
	datad => \ID_Registers|register_rtl_0_bypass\(23),
	combout => \ID_Registers|Read_Data_1_ID[6]~12_combout\);

-- Location: LCCOMB_X65_Y23_N12
\ID_Registers|Read_Data_1_ID[6]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[6]~13_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & (((\ID_Registers|Read_Data_1_ID[6]~12_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & 
-- ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout\)) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & ((\ID_Registers|Read_Data_1_ID[6]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\,
	datab => \Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout\,
	datad => \ID_Registers|Read_Data_1_ID[6]~12_combout\,
	combout => \ID_Registers|Read_Data_1_ID[6]~13_combout\);

-- Location: LCFF_X65_Y23_N13
\ID_EX_Pipeline_Stage|Read_Data_1_EX[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|Read_Data_1_ID[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(6));

-- Location: LCCOMB_X66_Y23_N12
\Data_forwarding_mux_A|Mux25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux25~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(6))))) # (!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & 
-- ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(6),
	datac => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	datad => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(6),
	combout => \Data_forwarding_mux_A|Mux25~0_combout\);

-- Location: LCCOMB_X61_Y22_N24
\Data_forwarding_mux_A|Mux25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux25~1_combout\ = (\Data_forwarding_mux_A|Mux25~0_combout\) # ((!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout\ & \Data_Forwarding_unit|Forward_A[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	datab => \Data_forwarding_mux_A|Mux25~0_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout\,
	datad => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	combout => \Data_forwarding_mux_A|Mux25~1_combout\);

-- Location: LCCOMB_X63_Y25_N6
\EX_ALU|Mux25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux25~0_combout\ = (!\EX_ALU_Control|ALU_Control_EX[1]~1_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[6]~6_combout\ & ((\EX_ALU_Control|ALU_Control_EX[0]~0_combout\) # (\Data_forwarding_mux_A|Mux25~1_combout\))) # 
-- (!\EX_ALU_Mux|ALU_Data_2_EX[6]~6_combout\ & (\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & \Data_forwarding_mux_A|Mux25~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[6]~6_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datac => \Data_forwarding_mux_A|Mux25~1_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	combout => \EX_ALU|Mux25~0_combout\);

-- Location: LCCOMB_X62_Y23_N28
\EX_ALU|Add0~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~67_combout\ = ((\Data_forwarding_mux_A|Mux26~1_combout\ $ (\EX_ALU|Add0~66_combout\ $ (!\EX_ALU|Add0~65\)))) # (GND)
-- \EX_ALU|Add0~68\ = CARRY((\Data_forwarding_mux_A|Mux26~1_combout\ & ((\EX_ALU|Add0~66_combout\) # (!\EX_ALU|Add0~65\))) # (!\Data_forwarding_mux_A|Mux26~1_combout\ & (\EX_ALU|Add0~66_combout\ & !\EX_ALU|Add0~65\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux26~1_combout\,
	datab => \EX_ALU|Add0~66_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~65\,
	combout => \EX_ALU|Add0~67_combout\,
	cout => \EX_ALU|Add0~68\);

-- Location: LCCOMB_X62_Y23_N30
\EX_ALU|Add0~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~69_combout\ = (\EX_ALU|Add0~126_combout\ & ((\Data_forwarding_mux_A|Mux25~1_combout\ & (\EX_ALU|Add0~68\ & VCC)) # (!\Data_forwarding_mux_A|Mux25~1_combout\ & (!\EX_ALU|Add0~68\)))) # (!\EX_ALU|Add0~126_combout\ & 
-- ((\Data_forwarding_mux_A|Mux25~1_combout\ & (!\EX_ALU|Add0~68\)) # (!\Data_forwarding_mux_A|Mux25~1_combout\ & ((\EX_ALU|Add0~68\) # (GND)))))
-- \EX_ALU|Add0~70\ = CARRY((\EX_ALU|Add0~126_combout\ & (!\Data_forwarding_mux_A|Mux25~1_combout\ & !\EX_ALU|Add0~68\)) # (!\EX_ALU|Add0~126_combout\ & ((!\EX_ALU|Add0~68\) # (!\Data_forwarding_mux_A|Mux25~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~126_combout\,
	datab => \Data_forwarding_mux_A|Mux25~1_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~68\,
	combout => \EX_ALU|Add0~69_combout\,
	cout => \EX_ALU|Add0~70\);

-- Location: LCCOMB_X62_Y23_N8
\EX_ALU|Mux25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux25~1_combout\ = (\EX_ALU|Mux25~0_combout\) # ((!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & (\EX_ALU|Add0~69_combout\ & \EX_ALU_Control|ALU_Control_EX[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datab => \EX_ALU|Mux25~0_combout\,
	datac => \EX_ALU|Add0~69_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	combout => \EX_ALU|Mux25~1_combout\);

-- Location: LCFF_X62_Y23_N9
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux25~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(6));

-- Location: LCCOMB_X66_Y23_N14
\MEM_WB_Pipeline_Stage|ALU_Result_WB[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|ALU_Result_WB[6]~feeder_combout\ = \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(6),
	combout => \MEM_WB_Pipeline_Stage|ALU_Result_WB[6]~feeder_combout\);

-- Location: LCFF_X66_Y23_N15
\MEM_WB_Pipeline_Stage|ALU_Result_WB[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(6));

-- Location: LCCOMB_X66_Y20_N8
\MEM_WB_Pipeline_Stage|ALU_Result_WB[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|ALU_Result_WB[8]~feeder_combout\ = \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(8),
	combout => \MEM_WB_Pipeline_Stage|ALU_Result_WB[8]~feeder_combout\);

-- Location: LCFF_X66_Y20_N9
\MEM_WB_Pipeline_Stage|ALU_Result_WB[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(8));

-- Location: LCCOMB_X60_Y21_N18
\Data_forwarding_mux_B|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux1~1_combout\ = (\Data_forwarding_mux_B|Mux1~0_combout\) # ((!\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout\ & \Data_Forwarding_unit|Forward_B[0]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_B|Mux1~0_combout\,
	datab => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout\,
	datad => \Data_Forwarding_unit|Forward_B[0]~8_combout\,
	combout => \Data_forwarding_mux_B|Mux1~1_combout\);

-- Location: LCFF_X60_Y21_N19
\EX_MEM_Pipeline_Stage|Write_Data_MEM[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \Data_forwarding_mux_B|Mux1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(30));

-- Location: LCFF_X56_Y23_N21
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[79]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(30),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(79));

-- Location: LCCOMB_X57_Y22_N18
\MEM_Data_Memory|Read_Data_MEM~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~55_combout\ = (\MEM_Data_Memory|Read_Data_MEM~54_combout\ & (!\MEM_Data_Memory|always0~3_combout\ & (!\MEM_Data_Memory|always0~4_combout\ & !\MEM_Data_Memory|always0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Read_Data_MEM~54_combout\,
	datab => \MEM_Data_Memory|always0~3_combout\,
	datac => \MEM_Data_Memory|always0~4_combout\,
	datad => \MEM_Data_Memory|always0~9_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~55_combout\);

-- Location: LCCOMB_X66_Y23_N0
\MEM_Data_Memory|Read_Data_MEM[27]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(27) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM~55_combout\))) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Read_Data_MEM\(27),
	datac => \MEM_Data_Memory|Read_Data_MEM~55_combout\,
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(27));

-- Location: LCFF_X66_Y23_N1
\MEM_WB_Pipeline_Stage|Read_Data_WB[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(27));

-- Location: LCCOMB_X66_Y23_N6
\WB_MemtoReg_Mux|Write_Data_WB[27]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Read_Data_WB\(27)))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(27),
	datac => \MEM_WB_Pipeline_Stage|Read_Data_WB\(27),
	datad => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	combout => \WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout\);

-- Location: LCCOMB_X65_Y22_N20
\Data_forwarding_mux_B|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux4~1_combout\ = (\Data_forwarding_mux_B|Mux4~0_combout\) # ((\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout\ & (\Data_Forwarding_unit|Forward_B[0]~8_combout\ & !\Data_Forwarding_unit|Forward_B[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_B|Mux4~0_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout\,
	datac => \Data_Forwarding_unit|Forward_B[0]~8_combout\,
	datad => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	combout => \Data_forwarding_mux_B|Mux4~1_combout\);

-- Location: LCFF_X65_Y22_N21
\EX_MEM_Pipeline_Stage|Write_Data_MEM[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \Data_forwarding_mux_B|Mux4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(27));

-- Location: LCCOMB_X61_Y21_N26
\Data_forwarding_mux_A|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux3~1_combout\ = (\Data_forwarding_mux_A|Mux3~0_combout\) # ((\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout\ & (\Data_Forwarding_unit|Forward_A[0]~5_combout\ & !\Data_Forwarding_unit|Forward_A[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux3~0_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout\,
	datac => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	datad => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	combout => \Data_forwarding_mux_A|Mux3~1_combout\);

-- Location: LCFF_X66_Y23_N7
\ID_Registers|register_rtl_0_bypass[65]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(65));

-- Location: LCCOMB_X67_Y20_N8
\ID_Registers|Read_Data_1_ID[9]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[9]~19_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & (\ID_Registers|Read_Data_1_ID[9]~18_combout\)) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & 
-- ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & ((\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout\))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & (\ID_Registers|Read_Data_1_ID[9]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|Read_Data_1_ID[9]~18_combout\,
	datab => \Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\,
	datac => \Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\,
	datad => \WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout\,
	combout => \ID_Registers|Read_Data_1_ID[9]~19_combout\);

-- Location: LCFF_X67_Y20_N9
\ID_EX_Pipeline_Stage|Read_Data_1_EX[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|Read_Data_1_ID[9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(9));

-- Location: LCCOMB_X67_Y20_N4
\Data_forwarding_mux_A|Mux22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux22~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(9))) # (!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(9),
	datac => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(9),
	datad => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	combout => \Data_forwarding_mux_A|Mux22~0_combout\);

-- Location: LCCOMB_X63_Y20_N20
\Data_forwarding_mux_A|Mux22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux22~1_combout\ = (\Data_Forwarding_unit|Forward_A[0]~5_combout\ & ((\Data_Forwarding_unit|Forward_A[1]~1_combout\ & ((\Data_forwarding_mux_A|Mux22~0_combout\))) # (!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & 
-- (\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout\)))) # (!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & (((\Data_forwarding_mux_A|Mux22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout\,
	datab => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	datac => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	datad => \Data_forwarding_mux_A|Mux22~0_combout\,
	combout => \Data_forwarding_mux_A|Mux22~1_combout\);

-- Location: LCCOMB_X62_Y20_N28
\EX_ALU|Mux22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux22~0_combout\ = (\Data_forwarding_mux_A|Mux22~1_combout\ & ((\EX_ALU_Control|ALU_Control_EX[0]~0_combout\) # ((\Data_forwarding_mux_B|Mux22~1_combout\ & !\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\)))) # (!\Data_forwarding_mux_A|Mux22~1_combout\ & 
-- (\Data_forwarding_mux_B|Mux22~1_combout\ & (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & \EX_ALU_Control|ALU_Control_EX[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_B|Mux22~1_combout\,
	datab => \Data_forwarding_mux_A|Mux22~1_combout\,
	datac => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datad => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	combout => \EX_ALU|Mux22~0_combout\);

-- Location: LCFF_X59_Y22_N3
\ID_Registers|register_rtl_0_bypass[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(25));

-- Location: LCCOMB_X62_Y24_N16
\ID_Registers|Read_Data_1_ID[10]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[10]~21_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & (\ID_Registers|Read_Data_1_ID[10]~20_combout\)) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & 
-- ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & ((\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout\))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & (\ID_Registers|Read_Data_1_ID[10]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|Read_Data_1_ID[10]~20_combout\,
	datab => \Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout\,
	datad => \Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\,
	combout => \ID_Registers|Read_Data_1_ID[10]~21_combout\);

-- Location: LCFF_X62_Y24_N17
\ID_EX_Pipeline_Stage|Read_Data_1_EX[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|Read_Data_1_ID[10]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(10));

-- Location: LCCOMB_X62_Y24_N26
\Data_forwarding_mux_A|Mux21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux21~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(10))) # (!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(10),
	datac => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(10),
	datad => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	combout => \Data_forwarding_mux_A|Mux21~0_combout\);

-- Location: LCCOMB_X62_Y24_N12
\Data_forwarding_mux_A|Mux21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux21~1_combout\ = (\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (\Data_forwarding_mux_A|Mux21~0_combout\)) # (!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & ((\Data_Forwarding_unit|Forward_A[0]~5_combout\ & 
-- ((\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout\))) # (!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & (\Data_forwarding_mux_A|Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	datab => \Data_forwarding_mux_A|Mux21~0_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout\,
	datad => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	combout => \Data_forwarding_mux_A|Mux21~1_combout\);

-- Location: LCCOMB_X62_Y22_N4
\EX_ALU|Add0~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~75_combout\ = ((\EX_ALU|Add0~129_combout\ $ (\Data_forwarding_mux_A|Mux22~1_combout\ $ (!\EX_ALU|Add0~74\)))) # (GND)
-- \EX_ALU|Add0~76\ = CARRY((\EX_ALU|Add0~129_combout\ & ((\Data_forwarding_mux_A|Mux22~1_combout\) # (!\EX_ALU|Add0~74\))) # (!\EX_ALU|Add0~129_combout\ & (\Data_forwarding_mux_A|Mux22~1_combout\ & !\EX_ALU|Add0~74\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~129_combout\,
	datab => \Data_forwarding_mux_A|Mux22~1_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~74\,
	combout => \EX_ALU|Add0~75_combout\,
	cout => \EX_ALU|Add0~76\);

-- Location: LCCOMB_X62_Y22_N6
\EX_ALU|Add0~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~77_combout\ = (\EX_ALU|Add0~130_combout\ & ((\Data_forwarding_mux_A|Mux21~1_combout\ & (\EX_ALU|Add0~76\ & VCC)) # (!\Data_forwarding_mux_A|Mux21~1_combout\ & (!\EX_ALU|Add0~76\)))) # (!\EX_ALU|Add0~130_combout\ & 
-- ((\Data_forwarding_mux_A|Mux21~1_combout\ & (!\EX_ALU|Add0~76\)) # (!\Data_forwarding_mux_A|Mux21~1_combout\ & ((\EX_ALU|Add0~76\) # (GND)))))
-- \EX_ALU|Add0~78\ = CARRY((\EX_ALU|Add0~130_combout\ & (!\Data_forwarding_mux_A|Mux21~1_combout\ & !\EX_ALU|Add0~76\)) # (!\EX_ALU|Add0~130_combout\ & ((!\EX_ALU|Add0~76\) # (!\Data_forwarding_mux_A|Mux21~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~130_combout\,
	datab => \Data_forwarding_mux_A|Mux21~1_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~76\,
	combout => \EX_ALU|Add0~77_combout\,
	cout => \EX_ALU|Add0~78\);

-- Location: LCCOMB_X63_Y25_N10
\EX_ALU|Mux21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux21~1_combout\ = (\EX_ALU_Control|ALU_Control_EX[1]~1_combout\ & (((!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & \EX_ALU|Add0~77_combout\)))) # (!\EX_ALU_Control|ALU_Control_EX[1]~1_combout\ & (\EX_ALU|Mux21~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux21~0_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datac => \EX_ALU|Add0~77_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	combout => \EX_ALU|Mux21~1_combout\);

-- Location: LCFF_X63_Y25_N11
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux21~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(10));

-- Location: LCCOMB_X62_Y24_N30
\MEM_WB_Pipeline_Stage|ALU_Result_WB[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|ALU_Result_WB[10]~feeder_combout\ = \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(10),
	combout => \MEM_WB_Pipeline_Stage|ALU_Result_WB[10]~feeder_combout\);

-- Location: LCFF_X62_Y24_N31
\MEM_WB_Pipeline_Stage|ALU_Result_WB[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(10));

-- Location: LCCOMB_X62_Y24_N2
\WB_MemtoReg_Mux|Write_Data_WB[10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|Read_Data_WB\(10))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|Read_Data_WB\(10),
	datab => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(10),
	datad => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	combout => \WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout\);

-- Location: LCFF_X63_Y21_N3
\ID_Registers|register_rtl_0_bypass[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(33));

-- Location: LCCOMB_X63_Y21_N28
\ID_Registers|Read_Data_1_ID[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[11]~22_combout\ = (\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0_bypass\(33)))) # (!\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0|auto_generated|ram_block1a11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0|auto_generated|ram_block1a11\,
	datac => \ID_Registers|register~combout\,
	datad => \ID_Registers|register_rtl_0_bypass\(33),
	combout => \ID_Registers|Read_Data_1_ID[11]~22_combout\);

-- Location: LCCOMB_X63_Y21_N26
\ID_Registers|Read_Data_1_ID[11]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[11]~23_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & (((\ID_Registers|Read_Data_1_ID[11]~22_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & 
-- ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout\)) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & ((\ID_Registers|Read_Data_1_ID[11]~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout\,
	datac => \Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\,
	datad => \ID_Registers|Read_Data_1_ID[11]~22_combout\,
	combout => \ID_Registers|Read_Data_1_ID[11]~23_combout\);

-- Location: LCFF_X63_Y21_N27
\ID_EX_Pipeline_Stage|Read_Data_1_EX[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|Read_Data_1_ID[11]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(11));

-- Location: LCCOMB_X63_Y21_N4
\Data_forwarding_mux_A|Mux20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux20~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(11))) # (!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(11) & 
-- !\Data_Forwarding_unit|Forward_A[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(11),
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(11),
	datac => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	datad => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	combout => \Data_forwarding_mux_A|Mux20~0_combout\);

-- Location: LCCOMB_X63_Y21_N6
\Data_forwarding_mux_A|Mux20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux20~1_combout\ = (\Data_forwarding_mux_A|Mux20~0_combout\) # ((\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout\ & (!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & \Data_Forwarding_unit|Forward_A[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout\,
	datab => \Data_forwarding_mux_A|Mux20~0_combout\,
	datac => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	datad => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	combout => \Data_forwarding_mux_A|Mux20~1_combout\);

-- Location: LCCOMB_X63_Y21_N24
\EX_ALU|Mux20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux20~0_combout\ = (!\EX_ALU_Control|ALU_Control_EX[1]~1_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[11]~11_combout\ & ((\EX_ALU_Control|ALU_Control_EX[0]~0_combout\) # (\Data_forwarding_mux_A|Mux20~1_combout\))) # 
-- (!\EX_ALU_Mux|ALU_Data_2_EX[11]~11_combout\ & (\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & \Data_forwarding_mux_A|Mux20~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[11]~11_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datad => \Data_forwarding_mux_A|Mux20~1_combout\,
	combout => \EX_ALU|Mux20~0_combout\);

-- Location: LCCOMB_X62_Y22_N8
\EX_ALU|Add0~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~79_combout\ = ((\EX_ALU|Add0~131_combout\ $ (\Data_forwarding_mux_A|Mux20~1_combout\ $ (!\EX_ALU|Add0~78\)))) # (GND)
-- \EX_ALU|Add0~80\ = CARRY((\EX_ALU|Add0~131_combout\ & ((\Data_forwarding_mux_A|Mux20~1_combout\) # (!\EX_ALU|Add0~78\))) # (!\EX_ALU|Add0~131_combout\ & (\Data_forwarding_mux_A|Mux20~1_combout\ & !\EX_ALU|Add0~78\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~131_combout\,
	datab => \Data_forwarding_mux_A|Mux20~1_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~78\,
	combout => \EX_ALU|Add0~79_combout\,
	cout => \EX_ALU|Add0~80\);

-- Location: LCCOMB_X63_Y21_N20
\EX_ALU|Mux20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux20~1_combout\ = (\EX_ALU|Mux20~0_combout\) # ((!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & (\EX_ALU_Control|ALU_Control_EX[1]~1_combout\ & \EX_ALU|Add0~79_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	datac => \EX_ALU|Mux20~0_combout\,
	datad => \EX_ALU|Add0~79_combout\,
	combout => \EX_ALU|Mux20~1_combout\);

-- Location: LCFF_X63_Y21_N21
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux20~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(11));

-- Location: LCCOMB_X63_Y21_N16
\MEM_WB_Pipeline_Stage|ALU_Result_WB[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|ALU_Result_WB[11]~feeder_combout\ = \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(11),
	combout => \MEM_WB_Pipeline_Stage|ALU_Result_WB[11]~feeder_combout\);

-- Location: LCFF_X63_Y21_N17
\MEM_WB_Pipeline_Stage|ALU_Result_WB[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(11));

-- Location: LCCOMB_X63_Y21_N2
\WB_MemtoReg_Mux|Write_Data_WB[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|Read_Data_WB\(11))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|Read_Data_WB\(11),
	datac => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(11),
	datad => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	combout => \WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout\);

-- Location: LCCOMB_X67_Y20_N10
\Data_forwarding_mux_A|Mux18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux18~1_combout\ = (\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (\Data_forwarding_mux_A|Mux18~0_combout\)) # (!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & ((\Data_Forwarding_unit|Forward_A[0]~5_combout\ & 
-- ((\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout\))) # (!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & (\Data_forwarding_mux_A|Mux18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux18~0_combout\,
	datab => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	datac => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	datad => \WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout\,
	combout => \Data_forwarding_mux_A|Mux18~1_combout\);

-- Location: LCCOMB_X67_Y20_N22
\EX_ALU|Mux18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux18~0_combout\ = (!\EX_ALU_Control|ALU_Control_EX[1]~1_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[13]~13_combout\ & ((\EX_ALU_Control|ALU_Control_EX[0]~0_combout\) # (\Data_forwarding_mux_A|Mux18~1_combout\))) # 
-- (!\EX_ALU_Mux|ALU_Data_2_EX[13]~13_combout\ & (\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & \Data_forwarding_mux_A|Mux18~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[13]~13_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	datad => \Data_forwarding_mux_A|Mux18~1_combout\,
	combout => \EX_ALU|Mux18~0_combout\);

-- Location: LCCOMB_X67_Y20_N6
\EX_ALU|Mux18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux18~1_combout\ = (\EX_ALU|Mux18~0_combout\) # ((\EX_ALU|Add0~85_combout\ & (!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & \EX_ALU_Control|ALU_Control_EX[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~85_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	datad => \EX_ALU|Mux18~0_combout\,
	combout => \EX_ALU|Mux18~1_combout\);

-- Location: LCFF_X67_Y20_N7
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux18~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(13));

-- Location: LCCOMB_X67_Y20_N24
\MEM_WB_Pipeline_Stage|ALU_Result_WB[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|ALU_Result_WB[13]~feeder_combout\ = \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(13),
	combout => \MEM_WB_Pipeline_Stage|ALU_Result_WB[13]~feeder_combout\);

-- Location: LCFF_X67_Y20_N25
\MEM_WB_Pipeline_Stage|ALU_Result_WB[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(13));

-- Location: LCCOMB_X67_Y20_N26
\WB_MemtoReg_Mux|Write_Data_WB[13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|Read_Data_WB\(13))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|Read_Data_WB\(13),
	datac => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(13),
	datad => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	combout => \WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout\);

-- Location: LCCOMB_X58_Y22_N14
\MEM_Data_Memory|Read_Data_MEM[14]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(14) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM~29_combout\)) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Read_Data_MEM~29_combout\,
	datac => \MEM_Data_Memory|Read_Data_MEM\(14),
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(14));

-- Location: LCFF_X58_Y22_N15
\MEM_WB_Pipeline_Stage|Read_Data_WB[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(14));

-- Location: LCCOMB_X58_Y22_N18
\WB_MemtoReg_Mux|Write_Data_WB[14]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Read_Data_WB\(14)))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(14),
	datab => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	datad => \MEM_WB_Pipeline_Stage|Read_Data_WB\(14),
	combout => \WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout\);

-- Location: LCFF_X60_Y23_N3
\ID_Registers|register_rtl_0_bypass[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(41));

-- Location: LCCOMB_X67_Y21_N22
\Data_forwarding_mux_A|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux15~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(16))))) # (!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(16) & 
-- ((!\Data_Forwarding_unit|Forward_A[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(16),
	datab => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(16),
	datad => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	combout => \Data_forwarding_mux_A|Mux15~0_combout\);

-- Location: LCCOMB_X67_Y21_N16
\Data_forwarding_mux_A|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux15~1_combout\ = (\Data_forwarding_mux_A|Mux15~0_combout\) # ((\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout\ & (!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & \Data_Forwarding_unit|Forward_A[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout\,
	datab => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	datac => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	datad => \Data_forwarding_mux_A|Mux15~0_combout\,
	combout => \Data_forwarding_mux_A|Mux15~1_combout\);

-- Location: LCCOMB_X60_Y23_N20
\Data_forwarding_mux_B|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux15~1_combout\ = (\Data_forwarding_mux_B|Mux15~0_combout\) # ((!\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (\Data_Forwarding_unit|Forward_B[0]~8_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_B|Mux15~0_combout\,
	datab => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	datac => \Data_Forwarding_unit|Forward_B[0]~8_combout\,
	datad => \WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout\,
	combout => \Data_forwarding_mux_B|Mux15~1_combout\);

-- Location: LCCOMB_X61_Y23_N18
\EX_ALU_Mux|ALU_Data_2_EX[16]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[16]~16_combout\ = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & \Data_forwarding_mux_B|Mux15~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datac => \Data_forwarding_mux_B|Mux15~1_combout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[16]~16_combout\);

-- Location: LCCOMB_X67_Y21_N10
\EX_ALU|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux15~0_combout\ = (!\EX_ALU_Control|ALU_Control_EX[1]~1_combout\ & ((\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & ((\Data_forwarding_mux_A|Mux15~1_combout\) # (\EX_ALU_Mux|ALU_Data_2_EX[16]~16_combout\))) # 
-- (!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & (\Data_forwarding_mux_A|Mux15~1_combout\ & \EX_ALU_Mux|ALU_Data_2_EX[16]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	datac => \Data_forwarding_mux_A|Mux15~1_combout\,
	datad => \EX_ALU_Mux|ALU_Data_2_EX[16]~16_combout\,
	combout => \EX_ALU|Mux15~0_combout\);

-- Location: LCCOMB_X58_Y22_N26
\EX_ALU|Mux17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux17~0_combout\ = (!\EX_ALU_Control|ALU_Control_EX[1]~1_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[14]~14_combout\ & ((\Data_forwarding_mux_A|Mux17~1_combout\) # (\EX_ALU_Control|ALU_Control_EX[0]~0_combout\))) # 
-- (!\EX_ALU_Mux|ALU_Data_2_EX[14]~14_combout\ & (\Data_forwarding_mux_A|Mux17~1_combout\ & \EX_ALU_Control|ALU_Control_EX[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[14]~14_combout\,
	datab => \Data_forwarding_mux_A|Mux17~1_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	combout => \EX_ALU|Mux17~0_combout\);

-- Location: LCCOMB_X59_Y21_N26
\Data_forwarding_mux_A|Mux19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux19~1_combout\ = (\Data_Forwarding_unit|Forward_A[0]~5_combout\ & ((\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (\Data_forwarding_mux_A|Mux19~0_combout\)) # (!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & 
-- ((\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout\))))) # (!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & (\Data_forwarding_mux_A|Mux19~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux19~0_combout\,
	datab => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout\,
	datad => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	combout => \Data_forwarding_mux_A|Mux19~1_combout\);

-- Location: LCCOMB_X62_Y22_N10
\EX_ALU|Add0~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~82_combout\ = (\EX_ALU|Add0~81_combout\ & ((\Data_forwarding_mux_A|Mux19~1_combout\ & (\EX_ALU|Add0~80\ & VCC)) # (!\Data_forwarding_mux_A|Mux19~1_combout\ & (!\EX_ALU|Add0~80\)))) # (!\EX_ALU|Add0~81_combout\ & 
-- ((\Data_forwarding_mux_A|Mux19~1_combout\ & (!\EX_ALU|Add0~80\)) # (!\Data_forwarding_mux_A|Mux19~1_combout\ & ((\EX_ALU|Add0~80\) # (GND)))))
-- \EX_ALU|Add0~83\ = CARRY((\EX_ALU|Add0~81_combout\ & (!\Data_forwarding_mux_A|Mux19~1_combout\ & !\EX_ALU|Add0~80\)) # (!\EX_ALU|Add0~81_combout\ & ((!\EX_ALU|Add0~80\) # (!\Data_forwarding_mux_A|Mux19~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~81_combout\,
	datab => \Data_forwarding_mux_A|Mux19~1_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~80\,
	combout => \EX_ALU|Add0~82_combout\,
	cout => \EX_ALU|Add0~83\);

-- Location: LCCOMB_X62_Y22_N14
\EX_ALU|Add0~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~88_combout\ = (\EX_ALU|Add0~87_combout\ & ((\Data_forwarding_mux_A|Mux17~1_combout\ & (\EX_ALU|Add0~86\ & VCC)) # (!\Data_forwarding_mux_A|Mux17~1_combout\ & (!\EX_ALU|Add0~86\)))) # (!\EX_ALU|Add0~87_combout\ & 
-- ((\Data_forwarding_mux_A|Mux17~1_combout\ & (!\EX_ALU|Add0~86\)) # (!\Data_forwarding_mux_A|Mux17~1_combout\ & ((\EX_ALU|Add0~86\) # (GND)))))
-- \EX_ALU|Add0~89\ = CARRY((\EX_ALU|Add0~87_combout\ & (!\Data_forwarding_mux_A|Mux17~1_combout\ & !\EX_ALU|Add0~86\)) # (!\EX_ALU|Add0~87_combout\ & ((!\EX_ALU|Add0~86\) # (!\Data_forwarding_mux_A|Mux17~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~87_combout\,
	datab => \Data_forwarding_mux_A|Mux17~1_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~86\,
	combout => \EX_ALU|Add0~88_combout\,
	cout => \EX_ALU|Add0~89\);

-- Location: LCCOMB_X59_Y22_N24
\EX_ALU|Mux17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux17~1_combout\ = (\EX_ALU|Mux17~0_combout\) # ((!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & (\EX_ALU|Add0~88_combout\ & \EX_ALU_Control|ALU_Control_EX[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datab => \EX_ALU|Mux17~0_combout\,
	datac => \EX_ALU|Add0~88_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	combout => \EX_ALU|Mux17~1_combout\);

-- Location: LCFF_X59_Y22_N25
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux17~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(14));

-- Location: LCCOMB_X58_Y22_N30
\Data_forwarding_mux_A|Mux17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux17~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~1_combout\ & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(14)))) # (!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(14),
	datac => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(14),
	combout => \Data_forwarding_mux_A|Mux17~0_combout\);

-- Location: LCCOMB_X58_Y22_N0
\Data_forwarding_mux_A|Mux17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux17~1_combout\ = (\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (((\Data_forwarding_mux_A|Mux17~0_combout\)))) # (!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & ((\Data_Forwarding_unit|Forward_A[0]~5_combout\ & 
-- (\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout\)) # (!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & ((\Data_forwarding_mux_A|Mux17~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout\,
	datac => \Data_forwarding_mux_A|Mux17~0_combout\,
	datad => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	combout => \Data_forwarding_mux_A|Mux17~1_combout\);

-- Location: LCCOMB_X62_Y22_N16
\EX_ALU|Add0~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~90_combout\ = ((\EX_ALU|Add0~132_combout\ $ (\Data_forwarding_mux_A|Mux16~1_combout\ $ (!\EX_ALU|Add0~89\)))) # (GND)
-- \EX_ALU|Add0~91\ = CARRY((\EX_ALU|Add0~132_combout\ & ((\Data_forwarding_mux_A|Mux16~1_combout\) # (!\EX_ALU|Add0~89\))) # (!\EX_ALU|Add0~132_combout\ & (\Data_forwarding_mux_A|Mux16~1_combout\ & !\EX_ALU|Add0~89\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~132_combout\,
	datab => \Data_forwarding_mux_A|Mux16~1_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~89\,
	combout => \EX_ALU|Add0~90_combout\,
	cout => \EX_ALU|Add0~91\);

-- Location: LCCOMB_X62_Y22_N18
\EX_ALU|Add0~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~92_combout\ = (\EX_ALU|Add0~133_combout\ & ((\Data_forwarding_mux_A|Mux15~1_combout\ & (\EX_ALU|Add0~91\ & VCC)) # (!\Data_forwarding_mux_A|Mux15~1_combout\ & (!\EX_ALU|Add0~91\)))) # (!\EX_ALU|Add0~133_combout\ & 
-- ((\Data_forwarding_mux_A|Mux15~1_combout\ & (!\EX_ALU|Add0~91\)) # (!\Data_forwarding_mux_A|Mux15~1_combout\ & ((\EX_ALU|Add0~91\) # (GND)))))
-- \EX_ALU|Add0~93\ = CARRY((\EX_ALU|Add0~133_combout\ & (!\Data_forwarding_mux_A|Mux15~1_combout\ & !\EX_ALU|Add0~91\)) # (!\EX_ALU|Add0~133_combout\ & ((!\EX_ALU|Add0~91\) # (!\Data_forwarding_mux_A|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~133_combout\,
	datab => \Data_forwarding_mux_A|Mux15~1_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~91\,
	combout => \EX_ALU|Add0~92_combout\,
	cout => \EX_ALU|Add0~93\);

-- Location: LCCOMB_X67_Y21_N18
\EX_ALU|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux15~1_combout\ = (\EX_ALU|Mux15~0_combout\) # ((!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & (\EX_ALU_Control|ALU_Control_EX[1]~1_combout\ & \EX_ALU|Add0~92_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datab => \EX_ALU|Mux15~0_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	datad => \EX_ALU|Add0~92_combout\,
	combout => \EX_ALU|Mux15~1_combout\);

-- Location: LCFF_X67_Y21_N19
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux15~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(16));

-- Location: LCCOMB_X67_Y21_N0
\MEM_WB_Pipeline_Stage|ALU_Result_WB[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|ALU_Result_WB[16]~feeder_combout\ = \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(16),
	combout => \MEM_WB_Pipeline_Stage|ALU_Result_WB[16]~feeder_combout\);

-- Location: LCFF_X67_Y21_N1
\MEM_WB_Pipeline_Stage|ALU_Result_WB[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(16));

-- Location: LCFF_X60_Y23_N21
\EX_MEM_Pipeline_Stage|Write_Data_MEM[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \Data_forwarding_mux_B|Mux15~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(16));

-- Location: LCFF_X56_Y22_N13
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(51));

-- Location: LCCOMB_X56_Y22_N12
\MEM_Data_Memory|Read_Data_MEM~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~32_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16\)) # (!\ID_Registers|register_rtl_0_bypass\(12) & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(51))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16\,
	datac => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(51),
	datad => \ID_Registers|register_rtl_0_bypass\(12),
	combout => \MEM_Data_Memory|Read_Data_MEM~32_combout\);

-- Location: LCCOMB_X57_Y21_N2
\MEM_Data_Memory|Read_Data_MEM~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~33_combout\ = (!\MEM_Data_Memory|always0~4_combout\ & (!\MEM_Data_Memory|always0~9_combout\ & (!\MEM_Data_Memory|always0~3_combout\ & \MEM_Data_Memory|Read_Data_MEM~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|always0~4_combout\,
	datab => \MEM_Data_Memory|always0~9_combout\,
	datac => \MEM_Data_Memory|always0~3_combout\,
	datad => \MEM_Data_Memory|Read_Data_MEM~32_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~33_combout\);

-- Location: LCCOMB_X67_Y21_N14
\MEM_Data_Memory|Read_Data_MEM[16]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(16) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM~33_combout\)) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Read_Data_MEM~33_combout\,
	datac => \MEM_Data_Memory|Read_Data_MEM\(16),
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(16));

-- Location: LCFF_X67_Y21_N15
\MEM_WB_Pipeline_Stage|Read_Data_WB[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(16));

-- Location: LCCOMB_X67_Y21_N2
\WB_MemtoReg_Mux|Write_Data_WB[16]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Read_Data_WB\(16)))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(16),
	datac => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	datad => \MEM_WB_Pipeline_Stage|Read_Data_WB\(16),
	combout => \WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout\);

-- Location: LCCOMB_X58_Y22_N2
\Data_forwarding_mux_B|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux14~1_combout\ = (\Data_Forwarding_unit|Forward_B[0]~8_combout\ & ((\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (\Data_forwarding_mux_B|Mux14~0_combout\)) # (!\Data_Forwarding_unit|Forward_B[1]~2_combout\ & 
-- ((\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout\))))) # (!\Data_Forwarding_unit|Forward_B[0]~8_combout\ & (\Data_forwarding_mux_B|Mux14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_B|Mux14~0_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout\,
	datac => \Data_Forwarding_unit|Forward_B[0]~8_combout\,
	datad => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	combout => \Data_forwarding_mux_B|Mux14~1_combout\);

-- Location: LCCOMB_X58_Y22_N12
\EX_ALU_Mux|ALU_Data_2_EX[17]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[17]~17_combout\ = (\Data_forwarding_mux_B|Mux14~1_combout\ & !\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Data_forwarding_mux_B|Mux14~1_combout\,
	datad => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[17]~17_combout\);

-- Location: LCCOMB_X58_Y21_N30
\EX_ALU|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux14~0_combout\ = (!\EX_ALU_Control|ALU_Control_EX[1]~1_combout\ & ((\Data_forwarding_mux_A|Mux14~1_combout\ & ((\EX_ALU_Control|ALU_Control_EX[0]~0_combout\) # (\EX_ALU_Mux|ALU_Data_2_EX[17]~17_combout\))) # 
-- (!\Data_forwarding_mux_A|Mux14~1_combout\ & (\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & \EX_ALU_Mux|ALU_Data_2_EX[17]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux14~1_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	datad => \EX_ALU_Mux|ALU_Data_2_EX[17]~17_combout\,
	combout => \EX_ALU|Mux14~0_combout\);

-- Location: LCCOMB_X58_Y21_N20
\EX_ALU|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux14~1_combout\ = (\EX_ALU|Mux14~0_combout\) # ((\EX_ALU|Add0~94_combout\ & (!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & \EX_ALU_Control|ALU_Control_EX[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~94_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	datad => \EX_ALU|Mux14~0_combout\,
	combout => \EX_ALU|Mux14~1_combout\);

-- Location: LCFF_X58_Y21_N21
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux14~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(17));

-- Location: LCCOMB_X58_Y21_N8
\MEM_WB_Pipeline_Stage|ALU_Result_WB[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|ALU_Result_WB[17]~feeder_combout\ = \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(17),
	combout => \MEM_WB_Pipeline_Stage|ALU_Result_WB[17]~feeder_combout\);

-- Location: LCFF_X58_Y21_N9
\MEM_WB_Pipeline_Stage|ALU_Result_WB[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(17));

-- Location: LCFF_X58_Y22_N3
\EX_MEM_Pipeline_Stage|Write_Data_MEM[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \Data_forwarding_mux_B|Mux14~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(17));

-- Location: LCFF_X56_Y22_N15
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(53));

-- Location: LCCOMB_X56_Y22_N14
\MEM_Data_Memory|Read_Data_MEM~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~34_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a17\)) # (!\ID_Registers|register_rtl_0_bypass\(12) & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(53))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a17\,
	datac => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(53),
	datad => \ID_Registers|register_rtl_0_bypass\(12),
	combout => \MEM_Data_Memory|Read_Data_MEM~34_combout\);

-- Location: LCCOMB_X57_Y21_N28
\MEM_Data_Memory|Read_Data_MEM~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~35_combout\ = (!\MEM_Data_Memory|always0~4_combout\ & (!\MEM_Data_Memory|always0~9_combout\ & (!\MEM_Data_Memory|always0~3_combout\ & \MEM_Data_Memory|Read_Data_MEM~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|always0~4_combout\,
	datab => \MEM_Data_Memory|always0~9_combout\,
	datac => \MEM_Data_Memory|always0~3_combout\,
	datad => \MEM_Data_Memory|Read_Data_MEM~34_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~35_combout\);

-- Location: LCCOMB_X58_Y21_N14
\MEM_Data_Memory|Read_Data_MEM[17]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(17) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM~35_combout\)) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Read_Data_MEM~35_combout\,
	datac => \MEM_Data_Memory|Read_Data_MEM\(17),
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(17));

-- Location: LCFF_X58_Y21_N15
\MEM_WB_Pipeline_Stage|Read_Data_WB[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(17));

-- Location: LCCOMB_X58_Y21_N26
\WB_MemtoReg_Mux|Write_Data_WB[17]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Read_Data_WB\(17)))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	datac => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(17),
	datad => \MEM_WB_Pipeline_Stage|Read_Data_WB\(17),
	combout => \WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout\);

-- Location: LCFF_X60_Y22_N19
\ID_Registers|register_rtl_0_bypass[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(47));

-- Location: LCCOMB_X61_Y24_N28
\Data_forwarding_mux_A|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux11~1_combout\ = (\Data_forwarding_mux_A|Mux11~0_combout\) # ((\Data_Forwarding_unit|Forward_A[0]~5_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout\ & !\Data_Forwarding_unit|Forward_A[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux11~0_combout\,
	datab => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout\,
	datad => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	combout => \Data_forwarding_mux_A|Mux11~1_combout\);

-- Location: LCCOMB_X63_Y25_N26
\EX_ALU|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux11~0_combout\ = (!\EX_ALU_Control|ALU_Control_EX[1]~1_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[20]~20_combout\ & ((\EX_ALU_Control|ALU_Control_EX[0]~0_combout\) # (\Data_forwarding_mux_A|Mux11~1_combout\))) # 
-- (!\EX_ALU_Mux|ALU_Data_2_EX[20]~20_combout\ & (\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & \Data_forwarding_mux_A|Mux11~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[20]~20_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datac => \Data_forwarding_mux_A|Mux11~1_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	combout => \EX_ALU|Mux11~0_combout\);

-- Location: LCCOMB_X63_Y25_N8
\EX_ALU|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux11~1_combout\ = (\EX_ALU|Mux11~0_combout\) # ((\EX_ALU|Add0~100_combout\ & (\EX_ALU_Control|ALU_Control_EX[1]~1_combout\ & !\EX_ALU_Control|ALU_Control_EX[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~100_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datad => \EX_ALU|Mux11~0_combout\,
	combout => \EX_ALU|Mux11~1_combout\);

-- Location: LCFF_X63_Y25_N9
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux11~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(20));

-- Location: LCCOMB_X61_Y24_N30
\MEM_WB_Pipeline_Stage|ALU_Result_WB[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|ALU_Result_WB[20]~feeder_combout\ = \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(20),
	combout => \MEM_WB_Pipeline_Stage|ALU_Result_WB[20]~feeder_combout\);

-- Location: LCFF_X61_Y24_N31
\MEM_WB_Pipeline_Stage|ALU_Result_WB[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(20));

-- Location: LCCOMB_X57_Y22_N2
\MEM_Data_Memory|Read_Data_MEM[20]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(20) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM~41_combout\)) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Read_Data_MEM~41_combout\,
	datac => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	datad => \MEM_Data_Memory|Read_Data_MEM\(20),
	combout => \MEM_Data_Memory|Read_Data_MEM\(20));

-- Location: LCFF_X57_Y22_N3
\MEM_WB_Pipeline_Stage|Read_Data_WB[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(20));

-- Location: LCCOMB_X61_Y24_N18
\WB_MemtoReg_Mux|Write_Data_WB[20]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Read_Data_WB\(20)))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(20),
	datac => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	datad => \MEM_WB_Pipeline_Stage|Read_Data_WB\(20),
	combout => \WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout\);

-- Location: LCCOMB_X67_Y23_N28
\ID_Registers|Read_Data_1_ID[22]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[22]~45_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & (\ID_Registers|Read_Data_1_ID[22]~44_combout\)) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & 
-- ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & ((\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout\))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & (\ID_Registers|Read_Data_1_ID[22]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|Read_Data_1_ID[22]~44_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout\,
	datac => \Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\,
	datad => \Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\,
	combout => \ID_Registers|Read_Data_1_ID[22]~45_combout\);

-- Location: LCFF_X67_Y23_N29
\ID_EX_Pipeline_Stage|Read_Data_1_EX[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|Read_Data_1_ID[22]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(22));

-- Location: LCCOMB_X66_Y23_N8
\Data_forwarding_mux_A|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux9~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~1_combout\ & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(22)))) # (!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(22),
	datac => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(22),
	combout => \Data_forwarding_mux_A|Mux9~0_combout\);

-- Location: LCCOMB_X66_Y23_N26
\Data_forwarding_mux_A|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux9~1_combout\ = (\Data_Forwarding_unit|Forward_A[0]~5_combout\ & ((\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (\Data_forwarding_mux_A|Mux9~0_combout\)) # (!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & 
-- ((\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout\))))) # (!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & (\Data_forwarding_mux_A|Mux9~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	datab => \Data_forwarding_mux_A|Mux9~0_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout\,
	datad => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	combout => \Data_forwarding_mux_A|Mux9~1_combout\);

-- Location: LCCOMB_X66_Y23_N30
\EX_ALU|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux9~0_combout\ = (!\EX_ALU_Control|ALU_Control_EX[1]~1_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[22]~22_combout\ & ((\EX_ALU_Control|ALU_Control_EX[0]~0_combout\) # (\Data_forwarding_mux_A|Mux9~1_combout\))) # 
-- (!\EX_ALU_Mux|ALU_Data_2_EX[22]~22_combout\ & (\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & \Data_forwarding_mux_A|Mux9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[22]~22_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	datad => \Data_forwarding_mux_A|Mux9~1_combout\,
	combout => \EX_ALU|Mux9~0_combout\);

-- Location: LCCOMB_X66_Y23_N28
\EX_ALU|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux9~1_combout\ = (\EX_ALU|Mux9~0_combout\) # ((\EX_ALU|Add0~104_combout\ & (!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & \EX_ALU_Control|ALU_Control_EX[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~104_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	datad => \EX_ALU|Mux9~0_combout\,
	combout => \EX_ALU|Mux9~1_combout\);

-- Location: LCFF_X66_Y23_N29
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux9~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(22));

-- Location: LCCOMB_X66_Y23_N18
\MEM_WB_Pipeline_Stage|ALU_Result_WB[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|ALU_Result_WB[22]~feeder_combout\ = \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(22),
	combout => \MEM_WB_Pipeline_Stage|ALU_Result_WB[22]~feeder_combout\);

-- Location: LCFF_X66_Y23_N19
\MEM_WB_Pipeline_Stage|ALU_Result_WB[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(22));

-- Location: LCCOMB_X57_Y22_N0
\MEM_Data_Memory|Read_Data_MEM~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~45_combout\ = (\MEM_Data_Memory|Read_Data_MEM~44_combout\ & (!\MEM_Data_Memory|always0~3_combout\ & (!\MEM_Data_Memory|always0~4_combout\ & !\MEM_Data_Memory|always0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Read_Data_MEM~44_combout\,
	datab => \MEM_Data_Memory|always0~3_combout\,
	datac => \MEM_Data_Memory|always0~4_combout\,
	datad => \MEM_Data_Memory|always0~9_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~45_combout\);

-- Location: LCCOMB_X57_Y22_N6
\MEM_Data_Memory|Read_Data_MEM[22]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(22) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM~45_combout\))) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Read_Data_MEM\(22),
	datab => \MEM_Data_Memory|Read_Data_MEM~45_combout\,
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(22));

-- Location: LCFF_X57_Y22_N7
\MEM_WB_Pipeline_Stage|Read_Data_WB[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(22));

-- Location: LCCOMB_X66_Y23_N16
\WB_MemtoReg_Mux|Write_Data_WB[22]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Read_Data_WB\(22)))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(22),
	datac => \MEM_WB_Pipeline_Stage|Read_Data_WB\(22),
	datad => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	combout => \WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout\);

-- Location: LCCOMB_X65_Y21_N0
\Data_forwarding_mux_A|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux8~1_combout\ = (\Data_Forwarding_unit|Forward_A[0]~5_combout\ & ((\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (\Data_forwarding_mux_A|Mux8~0_combout\)) # (!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & 
-- ((\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout\))))) # (!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & (\Data_forwarding_mux_A|Mux8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux8~0_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout\,
	datac => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	datad => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	combout => \Data_forwarding_mux_A|Mux8~1_combout\);

-- Location: LCCOMB_X66_Y22_N16
\ID_Registers|Read_Data_1_ID[21]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[21]~43_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & ((\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & (\ID_Registers|Read_Data_1_ID[21]~42_combout\)) # 
-- (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & ((\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout\))))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & (\ID_Registers|Read_Data_1_ID[21]~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|Read_Data_1_ID[21]~42_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout\,
	datac => \Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\,
	datad => \Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\,
	combout => \ID_Registers|Read_Data_1_ID[21]~43_combout\);

-- Location: LCFF_X66_Y22_N17
\ID_EX_Pipeline_Stage|Read_Data_1_EX[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|Read_Data_1_ID[21]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(21));

-- Location: LCCOMB_X66_Y22_N14
\Data_forwarding_mux_A|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux10~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(21))) # (!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(21),
	datac => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(21),
	datad => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	combout => \Data_forwarding_mux_A|Mux10~0_combout\);

-- Location: LCCOMB_X66_Y22_N0
\Data_forwarding_mux_A|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux10~1_combout\ = (\Data_Forwarding_unit|Forward_A[0]~5_combout\ & ((\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (\Data_forwarding_mux_A|Mux10~0_combout\)) # (!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & 
-- ((\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout\))))) # (!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & (\Data_forwarding_mux_A|Mux10~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	datab => \Data_forwarding_mux_A|Mux10~0_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout\,
	datad => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	combout => \Data_forwarding_mux_A|Mux10~1_combout\);

-- Location: LCCOMB_X61_Y24_N6
\EX_ALU|Add0~137\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~137_combout\ = (\Data_forwarding_mux_B|Mux11~1_combout\ & (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ $ (((!\EX_ALU_Control|ALU_Control_EX~2_combout\) # (!\ID_EX_Pipeline_Stage|ALUOp_EX\(1)))))) # (!\Data_forwarding_mux_B|Mux11~1_combout\ & 
-- (\ID_EX_Pipeline_Stage|ALUOp_EX\(1) & ((\EX_ALU_Control|ALU_Control_EX~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_B|Mux11~1_combout\,
	datab => \ID_EX_Pipeline_Stage|ALUOp_EX\(1),
	datac => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datad => \EX_ALU_Control|ALU_Control_EX~2_combout\,
	combout => \EX_ALU|Add0~137_combout\);

-- Location: LCCOMB_X62_Y24_N20
\EX_ALU|Add0~134\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~134_combout\ = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & (\EX_ALU_Control|ALU_Control_EX~2_combout\ & ((\ID_EX_Pipeline_Stage|ALUOp_EX\(1))))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & (\Data_forwarding_mux_B|Mux14~1_combout\ $ 
-- (((\EX_ALU_Control|ALU_Control_EX~2_combout\ & \ID_EX_Pipeline_Stage|ALUOp_EX\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datab => \EX_ALU_Control|ALU_Control_EX~2_combout\,
	datac => \Data_forwarding_mux_B|Mux14~1_combout\,
	datad => \ID_EX_Pipeline_Stage|ALUOp_EX\(1),
	combout => \EX_ALU|Add0~134_combout\);

-- Location: LCCOMB_X62_Y22_N22
\EX_ALU|Add0~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~96_combout\ = (\EX_ALU|Add0~135_combout\ & ((\Data_forwarding_mux_A|Mux13~1_combout\ & (\EX_ALU|Add0~95\ & VCC)) # (!\Data_forwarding_mux_A|Mux13~1_combout\ & (!\EX_ALU|Add0~95\)))) # (!\EX_ALU|Add0~135_combout\ & 
-- ((\Data_forwarding_mux_A|Mux13~1_combout\ & (!\EX_ALU|Add0~95\)) # (!\Data_forwarding_mux_A|Mux13~1_combout\ & ((\EX_ALU|Add0~95\) # (GND)))))
-- \EX_ALU|Add0~97\ = CARRY((\EX_ALU|Add0~135_combout\ & (!\Data_forwarding_mux_A|Mux13~1_combout\ & !\EX_ALU|Add0~95\)) # (!\EX_ALU|Add0~135_combout\ & ((!\EX_ALU|Add0~95\) # (!\Data_forwarding_mux_A|Mux13~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~135_combout\,
	datab => \Data_forwarding_mux_A|Mux13~1_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~95\,
	combout => \EX_ALU|Add0~96_combout\,
	cout => \EX_ALU|Add0~97\);

-- Location: LCCOMB_X62_Y22_N24
\EX_ALU|Add0~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~98_combout\ = ((\EX_ALU|Add0~136_combout\ $ (\Data_forwarding_mux_A|Mux12~1_combout\ $ (!\EX_ALU|Add0~97\)))) # (GND)
-- \EX_ALU|Add0~99\ = CARRY((\EX_ALU|Add0~136_combout\ & ((\Data_forwarding_mux_A|Mux12~1_combout\) # (!\EX_ALU|Add0~97\))) # (!\EX_ALU|Add0~136_combout\ & (\Data_forwarding_mux_A|Mux12~1_combout\ & !\EX_ALU|Add0~97\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~136_combout\,
	datab => \Data_forwarding_mux_A|Mux12~1_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~97\,
	combout => \EX_ALU|Add0~98_combout\,
	cout => \EX_ALU|Add0~99\);

-- Location: LCCOMB_X62_Y21_N0
\EX_ALU|Add0~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~106_combout\ = ((\EX_ALU|Add0~140_combout\ $ (\Data_forwarding_mux_A|Mux8~1_combout\ $ (!\EX_ALU|Add0~105\)))) # (GND)
-- \EX_ALU|Add0~107\ = CARRY((\EX_ALU|Add0~140_combout\ & ((\Data_forwarding_mux_A|Mux8~1_combout\) # (!\EX_ALU|Add0~105\))) # (!\EX_ALU|Add0~140_combout\ & (\Data_forwarding_mux_A|Mux8~1_combout\ & !\EX_ALU|Add0~105\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~140_combout\,
	datab => \Data_forwarding_mux_A|Mux8~1_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~105\,
	combout => \EX_ALU|Add0~106_combout\,
	cout => \EX_ALU|Add0~107\);

-- Location: LCCOMB_X65_Y21_N14
\EX_ALU|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux8~1_combout\ = (\EX_ALU_Control|ALU_Control_EX[1]~1_combout\ & (((\EX_ALU|Add0~106_combout\ & !\EX_ALU_Control|ALU_Control_EX[0]~0_combout\)))) # (!\EX_ALU_Control|ALU_Control_EX[1]~1_combout\ & (\EX_ALU|Mux8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux8~0_combout\,
	datab => \EX_ALU|Add0~106_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	combout => \EX_ALU|Mux8~1_combout\);

-- Location: LCFF_X65_Y21_N15
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(23));

-- Location: LCFF_X67_Y22_N25
\MEM_WB_Pipeline_Stage|ALU_Result_WB[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(23));

-- Location: LCCOMB_X57_Y22_N24
\MEM_Data_Memory|Read_Data_MEM[23]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(23) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM~47_combout\)) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Read_Data_MEM~47_combout\,
	datac => \MEM_Data_Memory|Read_Data_MEM\(23),
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(23));

-- Location: LCFF_X57_Y22_N25
\MEM_WB_Pipeline_Stage|Read_Data_WB[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(23));

-- Location: LCCOMB_X66_Y23_N4
\WB_MemtoReg_Mux|Write_Data_WB[23]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Read_Data_WB\(23)))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(23),
	datac => \MEM_WB_Pipeline_Stage|Read_Data_WB\(23),
	datad => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	combout => \WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout\);

-- Location: LCCOMB_X60_Y22_N16
\ID_EX_Pipeline_Stage|Read_Data_2_EX[18]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Read_Data_2_EX[18]~18_combout\ = (\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_0_bypass\(47)))) # (!\ID_Registers|register~5\ & (\ID_Registers|register_rtl_1|auto_generated|ram_block1a18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_1|auto_generated|ram_block1a18\,
	datab => \ID_Registers|register_rtl_0_bypass\(47),
	datad => \ID_Registers|register~5\,
	combout => \ID_EX_Pipeline_Stage|Read_Data_2_EX[18]~18_combout\);

-- Location: LCCOMB_X65_Y23_N4
\ID_Registers|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Equal1~0_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\Data_Forwarding_unit|Equal10~0_combout\ & \Data_Forwarding_unit|Equal10~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	datab => \Data_Forwarding_unit|Equal10~0_combout\,
	datad => \Data_Forwarding_unit|Equal10~1_combout\,
	combout => \ID_Registers|Equal1~0_combout\);

-- Location: LCFF_X60_Y22_N17
\ID_EX_Pipeline_Stage|Read_Data_2_EX[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Read_Data_2_EX[18]~18_combout\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout\,
	sload => \ID_Registers|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(18));

-- Location: LCCOMB_X60_Y22_N20
\Data_forwarding_mux_B|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux13~0_combout\ = (\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(18))))) # (!\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (!\Data_Forwarding_unit|Forward_B[0]~8_combout\ & 
-- ((\ID_EX_Pipeline_Stage|Read_Data_2_EX\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_B[0]~8_combout\,
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(18),
	datac => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(18),
	datad => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	combout => \Data_forwarding_mux_B|Mux13~0_combout\);

-- Location: LCCOMB_X60_Y22_N6
\Data_forwarding_mux_B|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux13~1_combout\ = (\Data_forwarding_mux_B|Mux13~0_combout\) # ((\Data_Forwarding_unit|Forward_B[0]~8_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout\ & !\Data_Forwarding_unit|Forward_B[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_B[0]~8_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout\,
	datac => \Data_forwarding_mux_B|Mux13~0_combout\,
	datad => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	combout => \Data_forwarding_mux_B|Mux13~1_combout\);

-- Location: LCFF_X60_Y22_N7
\EX_MEM_Pipeline_Stage|Write_Data_MEM[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \Data_forwarding_mux_B|Mux13~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(18));

-- Location: LCCOMB_X65_Y20_N12
\Data_forwarding_mux_B|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux2~1_combout\ = (\Data_forwarding_mux_B|Mux2~0_combout\) # ((\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout\ & (!\Data_Forwarding_unit|Forward_B[1]~2_combout\ & \Data_Forwarding_unit|Forward_B[0]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_B|Mux2~0_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout\,
	datac => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	datad => \Data_Forwarding_unit|Forward_B[0]~8_combout\,
	combout => \Data_forwarding_mux_B|Mux2~1_combout\);

-- Location: LCCOMB_X65_Y20_N22
\EX_ALU_Mux|ALU_Data_2_EX[29]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[29]~29_combout\ = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & \Data_forwarding_mux_B|Mux2~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datad => \Data_forwarding_mux_B|Mux2~1_combout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[29]~29_combout\);

-- Location: LCCOMB_X65_Y20_N8
\ID_Registers|Read_Data_1_ID[29]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[29]~59_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & (\ID_Registers|Read_Data_1_ID[29]~58_combout\)) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & 
-- ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & ((\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout\))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & (\ID_Registers|Read_Data_1_ID[29]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|Read_Data_1_ID[29]~58_combout\,
	datab => \Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout\,
	datad => \Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\,
	combout => \ID_Registers|Read_Data_1_ID[29]~59_combout\);

-- Location: LCFF_X65_Y20_N9
\ID_EX_Pipeline_Stage|Read_Data_1_EX[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|Read_Data_1_ID[29]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(29));

-- Location: LCCOMB_X65_Y20_N14
\Data_forwarding_mux_A|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux2~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(29))))) # (!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & 
-- (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(29),
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(29),
	datad => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	combout => \Data_forwarding_mux_A|Mux2~0_combout\);

-- Location: LCCOMB_X65_Y20_N0
\Data_forwarding_mux_A|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux2~1_combout\ = (\Data_forwarding_mux_A|Mux2~0_combout\) # ((\Data_Forwarding_unit|Forward_A[0]~5_combout\ & (!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	datab => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout\,
	datad => \Data_forwarding_mux_A|Mux2~0_combout\,
	combout => \Data_forwarding_mux_A|Mux2~1_combout\);

-- Location: LCCOMB_X65_Y20_N2
\EX_ALU|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux2~0_combout\ = (!\EX_ALU_Control|ALU_Control_EX[1]~1_combout\ & ((\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[29]~29_combout\) # (\Data_forwarding_mux_A|Mux2~1_combout\))) # 
-- (!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & (\EX_ALU_Mux|ALU_Data_2_EX[29]~29_combout\ & \Data_forwarding_mux_A|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datab => \EX_ALU_Mux|ALU_Data_2_EX[29]~29_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	datad => \Data_forwarding_mux_A|Mux2~1_combout\,
	combout => \EX_ALU|Mux2~0_combout\);

-- Location: LCCOMB_X58_Y21_N0
\EX_ALU|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux2~1_combout\ = (\EX_ALU|Mux2~0_combout\) # ((\EX_ALU|Add0~118_combout\ & (!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & \EX_ALU_Control|ALU_Control_EX[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~118_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	datad => \EX_ALU|Mux2~0_combout\,
	combout => \EX_ALU|Mux2~1_combout\);

-- Location: LCFF_X58_Y21_N1
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(29));

-- Location: LCCOMB_X65_Y20_N30
\MEM_WB_Pipeline_Stage|ALU_Result_WB[29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|ALU_Result_WB[29]~feeder_combout\ = \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(29),
	combout => \MEM_WB_Pipeline_Stage|ALU_Result_WB[29]~feeder_combout\);

-- Location: LCFF_X65_Y20_N31
\MEM_WB_Pipeline_Stage|ALU_Result_WB[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB[29]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(29));

-- Location: LCFF_X65_Y20_N13
\EX_MEM_Pipeline_Stage|Write_Data_MEM[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \Data_forwarding_mux_B|Mux2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(29));

-- Location: LCFF_X56_Y23_N27
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[77]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(29),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(77));

-- Location: LCCOMB_X65_Y21_N22
\ID_Registers|Read_Data_1_ID[31]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[31]~62_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(73))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register_rtl_0_bypass\(73),
	datac => \ID_Registers|register_rtl_0|auto_generated|ram_block1a31\,
	datad => \ID_Registers|register~combout\,
	combout => \ID_Registers|Read_Data_1_ID[31]~62_combout\);

-- Location: LCCOMB_X65_Y21_N12
\ID_Registers|Read_Data_1_ID[31]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[31]~63_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & (((\ID_Registers|Read_Data_1_ID[31]~62_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & 
-- ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout\)) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & ((\ID_Registers|Read_Data_1_ID[31]~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout\,
	datab => \ID_Registers|Read_Data_1_ID[31]~62_combout\,
	datac => \Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\,
	datad => \Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\,
	combout => \ID_Registers|Read_Data_1_ID[31]~63_combout\);

-- Location: LCFF_X65_Y21_N13
\ID_EX_Pipeline_Stage|Read_Data_1_EX[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|Read_Data_1_ID[31]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(31));

-- Location: LCCOMB_X65_Y21_N26
\Data_forwarding_mux_A|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux0~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(31))) # (!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (((!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & 
-- \ID_EX_Pipeline_Stage|Read_Data_1_EX\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(31),
	datab => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	datac => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	datad => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(31),
	combout => \Data_forwarding_mux_A|Mux0~0_combout\);

-- Location: LCCOMB_X65_Y21_N28
\Data_forwarding_mux_A|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux0~1_combout\ = (\Data_forwarding_mux_A|Mux0~0_combout\) # ((\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout\ & (\Data_Forwarding_unit|Forward_A[0]~5_combout\ & !\Data_Forwarding_unit|Forward_A[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout\,
	datab => \Data_forwarding_mux_A|Mux0~0_combout\,
	datac => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	datad => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	combout => \Data_forwarding_mux_A|Mux0~1_combout\);

-- Location: LCCOMB_X65_Y21_N20
\EX_ALU|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux0~0_combout\ = (!\EX_ALU_Control|ALU_Control_EX[1]~1_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout\ & ((\EX_ALU_Control|ALU_Control_EX[0]~0_combout\) # (\Data_forwarding_mux_A|Mux0~1_combout\))) # 
-- (!\EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout\ & (\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & \Data_forwarding_mux_A|Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	datad => \Data_forwarding_mux_A|Mux0~1_combout\,
	combout => \EX_ALU|Mux0~0_combout\);

-- Location: LCCOMB_X62_Y21_N10
\EX_ALU|Add0~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~116_combout\ = (\EX_ALU|Add0~145_combout\ & ((\Data_forwarding_mux_A|Mux3~1_combout\ & (\EX_ALU|Add0~115\ & VCC)) # (!\Data_forwarding_mux_A|Mux3~1_combout\ & (!\EX_ALU|Add0~115\)))) # (!\EX_ALU|Add0~145_combout\ & 
-- ((\Data_forwarding_mux_A|Mux3~1_combout\ & (!\EX_ALU|Add0~115\)) # (!\Data_forwarding_mux_A|Mux3~1_combout\ & ((\EX_ALU|Add0~115\) # (GND)))))
-- \EX_ALU|Add0~117\ = CARRY((\EX_ALU|Add0~145_combout\ & (!\Data_forwarding_mux_A|Mux3~1_combout\ & !\EX_ALU|Add0~115\)) # (!\EX_ALU|Add0~145_combout\ & ((!\EX_ALU|Add0~115\) # (!\Data_forwarding_mux_A|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~145_combout\,
	datab => \Data_forwarding_mux_A|Mux3~1_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~115\,
	combout => \EX_ALU|Add0~116_combout\,
	cout => \EX_ALU|Add0~117\);

-- Location: LCCOMB_X62_Y21_N16
\EX_ALU|Add0~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~122_combout\ = \EX_ALU|Add0~148_combout\ $ (\Data_forwarding_mux_A|Mux0~1_combout\ $ (!\EX_ALU|Add0~121\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~148_combout\,
	datab => \Data_forwarding_mux_A|Mux0~1_combout\,
	cin => \EX_ALU|Add0~121\,
	combout => \EX_ALU|Add0~122_combout\);

-- Location: LCCOMB_X67_Y21_N20
\EX_ALU|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux0~1_combout\ = (\EX_ALU|Mux0~0_combout\) # ((!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & (\EX_ALU_Control|ALU_Control_EX[1]~1_combout\ & \EX_ALU|Add0~122_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datab => \EX_ALU|Mux0~0_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	datad => \EX_ALU|Add0~122_combout\,
	combout => \EX_ALU|Mux0~1_combout\);

-- Location: LCFF_X67_Y21_N21
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(31));

-- Location: LCCOMB_X65_Y21_N18
\MEM_WB_Pipeline_Stage|ALU_Result_WB[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|ALU_Result_WB[31]~feeder_combout\ = \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(31),
	combout => \MEM_WB_Pipeline_Stage|ALU_Result_WB[31]~feeder_combout\);

-- Location: LCFF_X65_Y21_N19
\MEM_WB_Pipeline_Stage|ALU_Result_WB[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB[31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(31));

-- Location: LCCOMB_X65_Y21_N4
\WB_MemtoReg_Mux|Write_Data_WB[31]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|Read_Data_WB\(31))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|Read_Data_WB\(31),
	datac => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	datad => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(31),
	combout => \WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout\);

-- Location: LCFF_X65_Y21_N5
\ID_Registers|register_rtl_0_bypass[73]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(73));

-- Location: LCCOMB_X65_Y21_N16
\ID_EX_Pipeline_Stage|Read_Data_2_EX[31]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Read_Data_2_EX[31]~31_combout\ = (\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_0_bypass\(73)))) # (!\ID_Registers|register~5\ & (\ID_Registers|register_rtl_1|auto_generated|ram_block1a31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_1|auto_generated|ram_block1a31\,
	datab => \ID_Registers|register_rtl_0_bypass\(73),
	datad => \ID_Registers|register~5\,
	combout => \ID_EX_Pipeline_Stage|Read_Data_2_EX[31]~31_combout\);

-- Location: LCFF_X65_Y21_N17
\ID_EX_Pipeline_Stage|Read_Data_2_EX[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Read_Data_2_EX[31]~31_combout\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout\,
	sload => \ID_Registers|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(31));

-- Location: LCCOMB_X65_Y20_N24
\Data_forwarding_mux_B|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux0~0_combout\ = (\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(31))) # (!\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (((\ID_EX_Pipeline_Stage|Read_Data_2_EX\(31) & 
-- !\Data_Forwarding_unit|Forward_B[0]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(31),
	datab => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	datac => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(31),
	datad => \Data_Forwarding_unit|Forward_B[0]~8_combout\,
	combout => \Data_forwarding_mux_B|Mux0~0_combout\);

-- Location: LCCOMB_X65_Y20_N26
\Data_forwarding_mux_B|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux0~1_combout\ = (\Data_forwarding_mux_B|Mux0~0_combout\) # ((\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout\ & (\Data_Forwarding_unit|Forward_B[0]~8_combout\ & !\Data_Forwarding_unit|Forward_B[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout\,
	datab => \Data_Forwarding_unit|Forward_B[0]~8_combout\,
	datac => \Data_forwarding_mux_B|Mux0~0_combout\,
	datad => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	combout => \Data_forwarding_mux_B|Mux0~1_combout\);

-- Location: LCFF_X65_Y20_N27
\EX_MEM_Pipeline_Stage|Write_Data_MEM[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \Data_forwarding_mux_B|Mux0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(31));

-- Location: LCCOMB_X56_Y23_N26
\MEM_Data_Memory|Read_Data_MEM~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~58_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a29\))) # (!\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(77)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register_rtl_0_bypass\(12),
	datac => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(77),
	datad => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a29\,
	combout => \MEM_Data_Memory|Read_Data_MEM~58_combout\);

-- Location: LCCOMB_X57_Y22_N28
\MEM_Data_Memory|Read_Data_MEM~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~59_combout\ = (!\MEM_Data_Memory|always0~4_combout\ & (!\MEM_Data_Memory|always0~9_combout\ & (\MEM_Data_Memory|Read_Data_MEM~58_combout\ & !\MEM_Data_Memory|always0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|always0~4_combout\,
	datab => \MEM_Data_Memory|always0~9_combout\,
	datac => \MEM_Data_Memory|Read_Data_MEM~58_combout\,
	datad => \MEM_Data_Memory|always0~3_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~59_combout\);

-- Location: LCCOMB_X50_Y21_N16
\MEM_Data_Memory|Read_Data_MEM[29]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(29) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM~59_combout\)) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Read_Data_MEM~59_combout\,
	datac => \MEM_Data_Memory|Read_Data_MEM\(29),
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(29));

-- Location: LCFF_X50_Y21_N17
\MEM_WB_Pipeline_Stage|Read_Data_WB[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(29));

-- Location: LCCOMB_X65_Y20_N10
\WB_MemtoReg_Mux|Write_Data_WB[29]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Read_Data_WB\(29)))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(29),
	datac => \MEM_WB_Pipeline_Stage|Read_Data_WB\(29),
	datad => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	combout => \WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout\);

-- Location: LCCOMB_X61_Y22_N8
\ID_EX_Pipeline_Stage|Read_Data_2_EX[19]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Read_Data_2_EX[19]~19_combout\ = (\ID_Registers|register~5\ & (\ID_Registers|register_rtl_0_bypass\(49))) # (!\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(49),
	datab => \ID_Registers|register_rtl_1|auto_generated|ram_block1a19\,
	datad => \ID_Registers|register~5\,
	combout => \ID_EX_Pipeline_Stage|Read_Data_2_EX[19]~19_combout\);

-- Location: LCFF_X61_Y22_N9
\ID_EX_Pipeline_Stage|Read_Data_2_EX[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Read_Data_2_EX[19]~19_combout\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout\,
	sload => \ID_Registers|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(19));

-- Location: LCCOMB_X60_Y22_N26
\Data_forwarding_mux_B|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux12~0_combout\ = (\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(19))))) # (!\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (!\Data_Forwarding_unit|Forward_B[0]~8_combout\ & 
-- (\ID_EX_Pipeline_Stage|Read_Data_2_EX\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_B[0]~8_combout\,
	datab => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(19),
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(19),
	datad => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	combout => \Data_forwarding_mux_B|Mux12~0_combout\);

-- Location: LCCOMB_X60_Y22_N12
\Data_forwarding_mux_B|Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux12~1_combout\ = (\Data_forwarding_mux_B|Mux12~0_combout\) # ((\Data_Forwarding_unit|Forward_B[0]~8_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout\ & !\Data_Forwarding_unit|Forward_B[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_B[0]~8_combout\,
	datab => \Data_forwarding_mux_B|Mux12~0_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout\,
	datad => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	combout => \Data_forwarding_mux_B|Mux12~1_combout\);

-- Location: LCFF_X60_Y22_N13
\EX_MEM_Pipeline_Stage|Write_Data_MEM[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \Data_forwarding_mux_B|Mux12~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(19));

-- Location: LCCOMB_X61_Y24_N20
\Data_forwarding_mux_B|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux11~1_combout\ = (\Data_Forwarding_unit|Forward_B[0]~8_combout\ & ((\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (\Data_forwarding_mux_B|Mux11~0_combout\)) # (!\Data_Forwarding_unit|Forward_B[1]~2_combout\ & 
-- ((\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout\))))) # (!\Data_Forwarding_unit|Forward_B[0]~8_combout\ & (\Data_forwarding_mux_B|Mux11~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_B|Mux11~0_combout\,
	datab => \Data_Forwarding_unit|Forward_B[0]~8_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout\,
	datad => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	combout => \Data_forwarding_mux_B|Mux11~1_combout\);

-- Location: LCFF_X61_Y24_N21
\EX_MEM_Pipeline_Stage|Write_Data_MEM[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \Data_forwarding_mux_B|Mux11~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(20));

-- Location: LCFF_X66_Y22_N31
\EX_MEM_Pipeline_Stage|Write_Data_MEM[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \Data_forwarding_mux_B|Mux10~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(21));

-- Location: LCCOMB_X66_Y23_N24
\ID_EX_Pipeline_Stage|Read_Data_2_EX[22]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Read_Data_2_EX[22]~22_combout\ = (\ID_Registers|register~5\ & (\ID_Registers|register_rtl_0_bypass\(55))) # (!\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(55),
	datab => \ID_Registers|register_rtl_1|auto_generated|ram_block1a22\,
	datad => \ID_Registers|register~5\,
	combout => \ID_EX_Pipeline_Stage|Read_Data_2_EX[22]~22_combout\);

-- Location: LCFF_X66_Y23_N25
\ID_EX_Pipeline_Stage|Read_Data_2_EX[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Read_Data_2_EX[22]~22_combout\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout\,
	sload => \ID_Registers|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(22));

-- Location: LCCOMB_X66_Y22_N2
\Data_forwarding_mux_B|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux9~0_combout\ = (\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(22))))) # (!\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (!\Data_Forwarding_unit|Forward_B[0]~8_combout\ & 
-- (\ID_EX_Pipeline_Stage|Read_Data_2_EX\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_B[0]~8_combout\,
	datab => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(22),
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(22),
	datad => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	combout => \Data_forwarding_mux_B|Mux9~0_combout\);

-- Location: LCCOMB_X66_Y22_N28
\Data_forwarding_mux_B|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux9~1_combout\ = (\Data_forwarding_mux_B|Mux9~0_combout\) # ((\Data_Forwarding_unit|Forward_B[0]~8_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout\ & !\Data_Forwarding_unit|Forward_B[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_B[0]~8_combout\,
	datab => \Data_forwarding_mux_B|Mux9~0_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout\,
	datad => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	combout => \Data_forwarding_mux_B|Mux9~1_combout\);

-- Location: LCFF_X66_Y22_N29
\EX_MEM_Pipeline_Stage|Write_Data_MEM[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \Data_forwarding_mux_B|Mux9~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(22));

-- Location: LCCOMB_X65_Y21_N24
\Data_forwarding_mux_B|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux8~0_combout\ = (\Data_Forwarding_unit|Forward_B[1]~2_combout\ & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(23)))) # (!\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_2_EX\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(23),
	datab => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(23),
	combout => \Data_forwarding_mux_B|Mux8~0_combout\);

-- Location: LCCOMB_X61_Y21_N4
\Data_forwarding_mux_B|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux8~1_combout\ = (\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (((\Data_forwarding_mux_B|Mux8~0_combout\)))) # (!\Data_Forwarding_unit|Forward_B[1]~2_combout\ & ((\Data_Forwarding_unit|Forward_B[0]~8_combout\ & 
-- (\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout\)) # (!\Data_Forwarding_unit|Forward_B[0]~8_combout\ & ((\Data_forwarding_mux_B|Mux8~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout\,
	datab => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	datac => \Data_forwarding_mux_B|Mux8~0_combout\,
	datad => \Data_Forwarding_unit|Forward_B[0]~8_combout\,
	combout => \Data_forwarding_mux_B|Mux8~1_combout\);

-- Location: LCFF_X61_Y21_N5
\EX_MEM_Pipeline_Stage|Write_Data_MEM[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \Data_forwarding_mux_B|Mux8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(23));

-- Location: LCFF_X62_Y21_N31
\EX_MEM_Pipeline_Stage|Write_Data_MEM[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \Data_forwarding_mux_B|Mux7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(24));

-- Location: LCCOMB_X66_Y21_N14
\Data_forwarding_mux_A|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux6~1_combout\ = (\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (\Data_forwarding_mux_A|Mux6~0_combout\)) # (!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & ((\Data_Forwarding_unit|Forward_A[0]~5_combout\ & 
-- ((\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout\))) # (!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & (\Data_forwarding_mux_A|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux6~0_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout\,
	datac => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	datad => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	combout => \Data_forwarding_mux_A|Mux6~1_combout\);

-- Location: LCCOMB_X66_Y21_N8
\EX_ALU|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux6~0_combout\ = (!\EX_ALU_Control|ALU_Control_EX[1]~1_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[25]~25_combout\ & ((\Data_forwarding_mux_A|Mux6~1_combout\) # (\EX_ALU_Control|ALU_Control_EX[0]~0_combout\))) # 
-- (!\EX_ALU_Mux|ALU_Data_2_EX[25]~25_combout\ & (\Data_forwarding_mux_A|Mux6~1_combout\ & \EX_ALU_Control|ALU_Control_EX[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[25]~25_combout\,
	datab => \Data_forwarding_mux_A|Mux6~1_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	combout => \EX_ALU|Mux6~0_combout\);

-- Location: LCCOMB_X62_Y21_N22
\EX_ALU|Add0~141\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~141_combout\ = (\EX_ALU_Control|ALU_Control_EX~2_combout\ & (\ID_EX_Pipeline_Stage|ALUOp_EX\(1) $ (((\Data_forwarding_mux_B|Mux7~1_combout\ & !\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\))))) # (!\EX_ALU_Control|ALU_Control_EX~2_combout\ & 
-- (\Data_forwarding_mux_B|Mux7~1_combout\ & ((!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX~2_combout\,
	datab => \Data_forwarding_mux_B|Mux7~1_combout\,
	datac => \ID_EX_Pipeline_Stage|ALUOp_EX\(1),
	datad => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	combout => \EX_ALU|Add0~141_combout\);

-- Location: LCCOMB_X62_Y21_N4
\EX_ALU|Add0~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~110_combout\ = ((\EX_ALU|Add0~142_combout\ $ (\Data_forwarding_mux_A|Mux6~1_combout\ $ (!\EX_ALU|Add0~109\)))) # (GND)
-- \EX_ALU|Add0~111\ = CARRY((\EX_ALU|Add0~142_combout\ & ((\Data_forwarding_mux_A|Mux6~1_combout\) # (!\EX_ALU|Add0~109\))) # (!\EX_ALU|Add0~142_combout\ & (\Data_forwarding_mux_A|Mux6~1_combout\ & !\EX_ALU|Add0~109\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~142_combout\,
	datab => \Data_forwarding_mux_A|Mux6~1_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~109\,
	combout => \EX_ALU|Add0~110_combout\,
	cout => \EX_ALU|Add0~111\);

-- Location: LCCOMB_X66_Y21_N10
\EX_ALU|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux6~1_combout\ = (\EX_ALU|Mux6~0_combout\) # ((!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & (\EX_ALU_Control|ALU_Control_EX[1]~1_combout\ & \EX_ALU|Add0~110_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datab => \EX_ALU|Mux6~0_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	datad => \EX_ALU|Add0~110_combout\,
	combout => \EX_ALU|Mux6~1_combout\);

-- Location: LCFF_X66_Y21_N11
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux6~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(25));

-- Location: LCCOMB_X66_Y21_N4
\Data_forwarding_mux_B|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux6~0_combout\ = (\Data_Forwarding_unit|Forward_B[1]~2_combout\ & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(25)))) # (!\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_2_EX\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(25),
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(25),
	datac => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	combout => \Data_forwarding_mux_B|Mux6~0_combout\);

-- Location: LCCOMB_X60_Y21_N12
\Data_forwarding_mux_B|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux6~1_combout\ = (\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (((\Data_forwarding_mux_B|Mux6~0_combout\)))) # (!\Data_Forwarding_unit|Forward_B[1]~2_combout\ & ((\Data_Forwarding_unit|Forward_B[0]~8_combout\ & 
-- (\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout\)) # (!\Data_Forwarding_unit|Forward_B[0]~8_combout\ & ((\Data_forwarding_mux_B|Mux6~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout\,
	datab => \Data_forwarding_mux_B|Mux6~0_combout\,
	datac => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	datad => \Data_Forwarding_unit|Forward_B[0]~8_combout\,
	combout => \Data_forwarding_mux_B|Mux6~1_combout\);

-- Location: LCFF_X60_Y21_N13
\EX_MEM_Pipeline_Stage|Write_Data_MEM[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \Data_forwarding_mux_B|Mux6~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(25));

-- Location: LCFF_X65_Y22_N31
\EX_MEM_Pipeline_Stage|Write_Data_MEM[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \Data_forwarding_mux_B|Mux5~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(26));

-- Location: LCFF_X56_Y22_N23
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[69]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(69));

-- Location: LCCOMB_X56_Y22_N22
\MEM_Data_Memory|Read_Data_MEM~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~50_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a25\)) # (!\ID_Registers|register_rtl_0_bypass\(12) & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(69))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a25\,
	datac => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(69),
	datad => \ID_Registers|register_rtl_0_bypass\(12),
	combout => \MEM_Data_Memory|Read_Data_MEM~50_combout\);

-- Location: LCCOMB_X57_Y22_N22
\MEM_Data_Memory|Read_Data_MEM~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~51_combout\ = (!\MEM_Data_Memory|always0~4_combout\ & (\MEM_Data_Memory|Read_Data_MEM~50_combout\ & (!\MEM_Data_Memory|always0~9_combout\ & !\MEM_Data_Memory|always0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|always0~4_combout\,
	datab => \MEM_Data_Memory|Read_Data_MEM~50_combout\,
	datac => \MEM_Data_Memory|always0~9_combout\,
	datad => \MEM_Data_Memory|always0~3_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~51_combout\);

-- Location: LCCOMB_X66_Y21_N30
\MEM_Data_Memory|Read_Data_MEM[25]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(25) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM~51_combout\))) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Read_Data_MEM\(25),
	datac => \MEM_Data_Memory|Read_Data_MEM~51_combout\,
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(25));

-- Location: LCFF_X66_Y21_N31
\MEM_WB_Pipeline_Stage|Read_Data_WB[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(25));

-- Location: LCCOMB_X66_Y21_N16
\MEM_WB_Pipeline_Stage|ALU_Result_WB[25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|ALU_Result_WB[25]~feeder_combout\ = \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(25),
	combout => \MEM_WB_Pipeline_Stage|ALU_Result_WB[25]~feeder_combout\);

-- Location: LCFF_X66_Y21_N17
\MEM_WB_Pipeline_Stage|ALU_Result_WB[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB[25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(25));

-- Location: LCCOMB_X66_Y21_N28
\WB_MemtoReg_Mux|Write_Data_WB[25]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|Read_Data_WB\(25))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB_Pipeline_Stage|Read_Data_WB\(25),
	datac => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(25),
	datad => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	combout => \WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout\);

-- Location: LCCOMB_X62_Y21_N18
\ID_EX_Pipeline_Stage|Read_Data_2_EX[24]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Read_Data_2_EX[24]~24_combout\ = (\ID_Registers|register~5\ & (\ID_Registers|register_rtl_0_bypass\(59))) # (!\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a24\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(59),
	datab => \ID_Registers|register~5\,
	datad => \ID_Registers|register_rtl_1|auto_generated|ram_block1a24\,
	combout => \ID_EX_Pipeline_Stage|Read_Data_2_EX[24]~24_combout\);

-- Location: LCFF_X62_Y21_N19
\ID_EX_Pipeline_Stage|Read_Data_2_EX[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Read_Data_2_EX[24]~24_combout\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout\,
	sload => \ID_Registers|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(24));

-- Location: LCCOMB_X62_Y21_N28
\Data_forwarding_mux_B|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux7~0_combout\ = (\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(24))))) # (!\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (!\Data_Forwarding_unit|Forward_B[0]~8_combout\ & 
-- ((\ID_EX_Pipeline_Stage|Read_Data_2_EX\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	datab => \Data_Forwarding_unit|Forward_B[0]~8_combout\,
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(24),
	datad => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(24),
	combout => \Data_forwarding_mux_B|Mux7~0_combout\);

-- Location: LCCOMB_X62_Y21_N30
\Data_forwarding_mux_B|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux7~1_combout\ = (\Data_forwarding_mux_B|Mux7~0_combout\) # ((!\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout\ & \Data_Forwarding_unit|Forward_B[0]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	datab => \Data_forwarding_mux_B|Mux7~0_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout\,
	datad => \Data_Forwarding_unit|Forward_B[0]~8_combout\,
	combout => \Data_forwarding_mux_B|Mux7~1_combout\);

-- Location: LCCOMB_X62_Y21_N24
\EX_ALU_Mux|ALU_Data_2_EX[24]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[24]~24_combout\ = (\Data_forwarding_mux_B|Mux7~1_combout\ & !\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Data_forwarding_mux_B|Mux7~1_combout\,
	datad => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[24]~24_combout\);

-- Location: LCCOMB_X67_Y23_N30
\EX_ALU|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux7~0_combout\ = (!\EX_ALU_Control|ALU_Control_EX[1]~1_combout\ & ((\Data_forwarding_mux_A|Mux7~1_combout\ & ((\EX_ALU_Control|ALU_Control_EX[0]~0_combout\) # (\EX_ALU_Mux|ALU_Data_2_EX[24]~24_combout\))) # 
-- (!\Data_forwarding_mux_A|Mux7~1_combout\ & (\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & \EX_ALU_Mux|ALU_Data_2_EX[24]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux7~1_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	datad => \EX_ALU_Mux|ALU_Data_2_EX[24]~24_combout\,
	combout => \EX_ALU|Mux7~0_combout\);

-- Location: LCCOMB_X67_Y23_N12
\EX_ALU|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux7~1_combout\ = (\EX_ALU|Mux7~0_combout\) # ((\EX_ALU|Add0~108_combout\ & (!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & \EX_ALU_Control|ALU_Control_EX[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~108_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	datad => \EX_ALU|Mux7~0_combout\,
	combout => \EX_ALU|Mux7~1_combout\);

-- Location: LCFF_X67_Y23_N13
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(24));

-- Location: LCCOMB_X67_Y23_N0
\MEM_WB_Pipeline_Stage|ALU_Result_WB[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|ALU_Result_WB[24]~feeder_combout\ = \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(24),
	combout => \MEM_WB_Pipeline_Stage|ALU_Result_WB[24]~feeder_combout\);

-- Location: LCFF_X67_Y23_N1
\MEM_WB_Pipeline_Stage|ALU_Result_WB[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(24));

-- Location: LCCOMB_X67_Y23_N14
\MEM_Data_Memory|Read_Data_MEM[24]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(24) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM~49_combout\)) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Read_Data_MEM~49_combout\,
	datac => \MEM_Data_Memory|Read_Data_MEM\(24),
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(24));

-- Location: LCFF_X67_Y23_N15
\MEM_WB_Pipeline_Stage|Read_Data_WB[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(24));

-- Location: LCCOMB_X67_Y23_N2
\WB_MemtoReg_Mux|Write_Data_WB[24]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Read_Data_WB\(24)))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(24),
	datac => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	datad => \MEM_WB_Pipeline_Stage|Read_Data_WB\(24),
	combout => \WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout\);

-- Location: LCFF_X66_Y22_N11
\ID_Registers|register_rtl_0_bypass[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(53));

-- Location: LCCOMB_X66_Y22_N24
\ID_EX_Pipeline_Stage|Read_Data_2_EX[21]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Read_Data_2_EX[21]~21_combout\ = (\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_0_bypass\(53)))) # (!\ID_Registers|register~5\ & (\ID_Registers|register_rtl_1|auto_generated|ram_block1a21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register~5\,
	datab => \ID_Registers|register_rtl_1|auto_generated|ram_block1a21\,
	datad => \ID_Registers|register_rtl_0_bypass\(53),
	combout => \ID_EX_Pipeline_Stage|Read_Data_2_EX[21]~21_combout\);

-- Location: LCFF_X66_Y22_N25
\ID_EX_Pipeline_Stage|Read_Data_2_EX[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Read_Data_2_EX[21]~21_combout\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout\,
	sload => \ID_Registers|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(21));

-- Location: LCCOMB_X66_Y22_N4
\Data_forwarding_mux_B|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux10~0_combout\ = (\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(21))))) # (!\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (!\Data_Forwarding_unit|Forward_B[0]~8_combout\ & 
-- ((\ID_EX_Pipeline_Stage|Read_Data_2_EX\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_B[0]~8_combout\,
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(21),
	datac => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(21),
	datad => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	combout => \Data_forwarding_mux_B|Mux10~0_combout\);

-- Location: LCCOMB_X66_Y22_N30
\Data_forwarding_mux_B|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux10~1_combout\ = (\Data_forwarding_mux_B|Mux10~0_combout\) # ((\Data_Forwarding_unit|Forward_B[0]~8_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout\ & !\Data_Forwarding_unit|Forward_B[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_B[0]~8_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout\,
	datac => \Data_forwarding_mux_B|Mux10~0_combout\,
	datad => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	combout => \Data_forwarding_mux_B|Mux10~1_combout\);

-- Location: LCCOMB_X66_Y22_N8
\EX_ALU_Mux|ALU_Data_2_EX[21]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[21]~21_combout\ = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & \Data_forwarding_mux_B|Mux10~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datad => \Data_forwarding_mux_B|Mux10~1_combout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[21]~21_combout\);

-- Location: LCCOMB_X66_Y22_N26
\EX_ALU|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux10~0_combout\ = (!\EX_ALU_Control|ALU_Control_EX[1]~1_combout\ & ((\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[21]~21_combout\) # (\Data_forwarding_mux_A|Mux10~1_combout\))) # 
-- (!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & (\EX_ALU_Mux|ALU_Data_2_EX[21]~21_combout\ & \Data_forwarding_mux_A|Mux10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	datac => \EX_ALU_Mux|ALU_Data_2_EX[21]~21_combout\,
	datad => \Data_forwarding_mux_A|Mux10~1_combout\,
	combout => \EX_ALU|Mux10~0_combout\);

-- Location: LCCOMB_X66_Y22_N18
\EX_ALU|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux10~1_combout\ = (\EX_ALU|Mux10~0_combout\) # ((\EX_ALU|Add0~102_combout\ & (\EX_ALU_Control|ALU_Control_EX[1]~1_combout\ & !\EX_ALU_Control|ALU_Control_EX[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~102_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	datac => \EX_ALU|Mux10~0_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	combout => \EX_ALU|Mux10~1_combout\);

-- Location: LCFF_X66_Y22_N19
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux10~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(21));

-- Location: LCCOMB_X66_Y22_N22
\MEM_WB_Pipeline_Stage|ALU_Result_WB[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|ALU_Result_WB[21]~feeder_combout\ = \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(21),
	combout => \MEM_WB_Pipeline_Stage|ALU_Result_WB[21]~feeder_combout\);

-- Location: LCFF_X66_Y22_N23
\MEM_WB_Pipeline_Stage|ALU_Result_WB[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(21));

-- Location: LCFF_X56_Y22_N31
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(61));

-- Location: LCCOMB_X56_Y22_N30
\MEM_Data_Memory|Read_Data_MEM~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~42_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a21\)) # (!\ID_Registers|register_rtl_0_bypass\(12) & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(61))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a21\,
	datac => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(61),
	datad => \ID_Registers|register_rtl_0_bypass\(12),
	combout => \MEM_Data_Memory|Read_Data_MEM~42_combout\);

-- Location: LCCOMB_X57_Y22_N30
\MEM_Data_Memory|Read_Data_MEM~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~43_combout\ = (!\MEM_Data_Memory|always0~4_combout\ & (!\MEM_Data_Memory|always0~9_combout\ & (\MEM_Data_Memory|Read_Data_MEM~42_combout\ & !\MEM_Data_Memory|always0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|always0~4_combout\,
	datab => \MEM_Data_Memory|always0~9_combout\,
	datac => \MEM_Data_Memory|Read_Data_MEM~42_combout\,
	datad => \MEM_Data_Memory|always0~3_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~43_combout\);

-- Location: LCCOMB_X57_Y22_N20
\MEM_Data_Memory|Read_Data_MEM[21]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(21) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM~43_combout\)) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Read_Data_MEM~43_combout\,
	datac => \MEM_Data_Memory|Read_Data_MEM\(21),
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(21));

-- Location: LCFF_X57_Y22_N21
\MEM_WB_Pipeline_Stage|Read_Data_WB[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(21));

-- Location: LCCOMB_X66_Y22_N10
\WB_MemtoReg_Mux|Write_Data_WB[21]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Read_Data_WB\(21)))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(21),
	datac => \MEM_WB_Pipeline_Stage|Read_Data_WB\(21),
	datad => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	combout => \WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout\);

-- Location: LCCOMB_X61_Y22_N12
\ID_Registers|Read_Data_1_ID[19]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[19]~38_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(49))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(49),
	datac => \ID_Registers|register_rtl_0|auto_generated|ram_block1a19\,
	datad => \ID_Registers|register~combout\,
	combout => \ID_Registers|Read_Data_1_ID[19]~38_combout\);

-- Location: LCCOMB_X61_Y22_N16
\ID_Registers|Read_Data_1_ID[19]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[19]~39_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & (((\ID_Registers|Read_Data_1_ID[19]~38_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & 
-- ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout\)) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & ((\ID_Registers|Read_Data_1_ID[19]~38_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\,
	datab => \Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout\,
	datad => \ID_Registers|Read_Data_1_ID[19]~38_combout\,
	combout => \ID_Registers|Read_Data_1_ID[19]~39_combout\);

-- Location: LCFF_X61_Y22_N17
\ID_EX_Pipeline_Stage|Read_Data_1_EX[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|Read_Data_1_ID[19]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(19));

-- Location: LCCOMB_X61_Y22_N20
\Data_forwarding_mux_A|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux12~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(19))) # (!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(19) & 
-- !\Data_Forwarding_unit|Forward_A[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(19),
	datac => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(19),
	datad => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	combout => \Data_forwarding_mux_A|Mux12~0_combout\);

-- Location: LCCOMB_X61_Y22_N22
\Data_forwarding_mux_A|Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux12~1_combout\ = (\Data_forwarding_mux_A|Mux12~0_combout\) # ((!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout\ & \Data_Forwarding_unit|Forward_A[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout\,
	datac => \Data_forwarding_mux_A|Mux12~0_combout\,
	datad => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	combout => \Data_forwarding_mux_A|Mux12~1_combout\);

-- Location: LCCOMB_X61_Y22_N2
\EX_ALU|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux12~0_combout\ = (\Data_forwarding_mux_A|Mux12~1_combout\ & ((\EX_ALU_Control|ALU_Control_EX[0]~0_combout\) # ((\Data_forwarding_mux_B|Mux12~1_combout\ & !\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\)))) # (!\Data_forwarding_mux_A|Mux12~1_combout\ & 
-- (\Data_forwarding_mux_B|Mux12~1_combout\ & (\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & !\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_B|Mux12~1_combout\,
	datab => \Data_forwarding_mux_A|Mux12~1_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datad => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	combout => \EX_ALU|Mux12~0_combout\);

-- Location: LCCOMB_X61_Y22_N0
\EX_ALU|Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux12~1_combout\ = (\EX_ALU_Control|ALU_Control_EX[1]~1_combout\ & (!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & (\EX_ALU|Add0~98_combout\))) # (!\EX_ALU_Control|ALU_Control_EX[1]~1_combout\ & (((\EX_ALU|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datab => \EX_ALU|Add0~98_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	datad => \EX_ALU|Mux12~0_combout\,
	combout => \EX_ALU|Mux12~1_combout\);

-- Location: LCFF_X61_Y22_N1
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux12~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(19));

-- Location: LCCOMB_X61_Y22_N30
\MEM_WB_Pipeline_Stage|ALU_Result_WB[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|ALU_Result_WB[19]~feeder_combout\ = \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(19),
	combout => \MEM_WB_Pipeline_Stage|ALU_Result_WB[19]~feeder_combout\);

-- Location: LCFF_X61_Y22_N31
\MEM_WB_Pipeline_Stage|ALU_Result_WB[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(19));

-- Location: LCCOMB_X57_Y22_N26
\MEM_Data_Memory|Read_Data_MEM~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~39_combout\ = (\MEM_Data_Memory|Read_Data_MEM~38_combout\ & (!\MEM_Data_Memory|always0~3_combout\ & (!\MEM_Data_Memory|always0~4_combout\ & !\MEM_Data_Memory|always0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Read_Data_MEM~38_combout\,
	datab => \MEM_Data_Memory|always0~3_combout\,
	datac => \MEM_Data_Memory|always0~4_combout\,
	datad => \MEM_Data_Memory|always0~9_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~39_combout\);

-- Location: LCCOMB_X57_Y22_N16
\MEM_Data_Memory|Read_Data_MEM[19]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(19) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM~39_combout\)) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Read_Data_MEM~39_combout\,
	datac => \MEM_Data_Memory|Read_Data_MEM\(19),
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(19));

-- Location: LCFF_X57_Y22_N17
\MEM_WB_Pipeline_Stage|Read_Data_WB[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(19));

-- Location: LCCOMB_X61_Y22_N10
\WB_MemtoReg_Mux|Write_Data_WB[19]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Read_Data_WB\(19)))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(19),
	datac => \MEM_WB_Pipeline_Stage|Read_Data_WB\(19),
	datad => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	combout => \WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout\);

-- Location: LCCOMB_X60_Y22_N28
\ID_Registers|Read_Data_1_ID[18]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[18]~36_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(47))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register_rtl_0_bypass\(47),
	datac => \ID_Registers|register_rtl_0|auto_generated|ram_block1a18\,
	datad => \ID_Registers|register~combout\,
	combout => \ID_Registers|Read_Data_1_ID[18]~36_combout\);

-- Location: LCCOMB_X60_Y22_N8
\ID_Registers|Read_Data_1_ID[18]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[18]~37_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & (\ID_Registers|Read_Data_1_ID[18]~36_combout\)) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & 
-- ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & ((\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout\))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & (\ID_Registers|Read_Data_1_ID[18]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\,
	datab => \ID_Registers|Read_Data_1_ID[18]~36_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout\,
	datad => \Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\,
	combout => \ID_Registers|Read_Data_1_ID[18]~37_combout\);

-- Location: LCFF_X60_Y22_N9
\ID_EX_Pipeline_Stage|Read_Data_1_EX[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|Read_Data_1_ID[18]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(18));

-- Location: LCCOMB_X60_Y22_N30
\Data_forwarding_mux_A|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux13~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(18))) # (!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (((!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & 
-- \ID_EX_Pipeline_Stage|Read_Data_1_EX\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(18),
	datab => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	datac => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(18),
	datad => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	combout => \Data_forwarding_mux_A|Mux13~0_combout\);

-- Location: LCCOMB_X60_Y22_N0
\Data_forwarding_mux_A|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux13~1_combout\ = (\Data_forwarding_mux_A|Mux13~0_combout\) # ((\Data_Forwarding_unit|Forward_A[0]~5_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout\ & !\Data_Forwarding_unit|Forward_A[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout\,
	datac => \Data_forwarding_mux_A|Mux13~0_combout\,
	datad => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	combout => \Data_forwarding_mux_A|Mux13~1_combout\);

-- Location: LCCOMB_X60_Y22_N2
\EX_ALU|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux13~1_combout\ = (\EX_ALU|Mux13~0_combout\) # ((!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & (\EX_ALU|Add0~96_combout\ & \EX_ALU_Control|ALU_Control_EX[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux13~0_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datac => \EX_ALU|Add0~96_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	combout => \EX_ALU|Mux13~1_combout\);

-- Location: LCFF_X60_Y22_N3
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux13~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(18));

-- Location: LCCOMB_X60_Y22_N22
\MEM_WB_Pipeline_Stage|ALU_Result_WB[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|ALU_Result_WB[18]~feeder_combout\ = \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(18),
	combout => \MEM_WB_Pipeline_Stage|ALU_Result_WB[18]~feeder_combout\);

-- Location: LCFF_X60_Y22_N23
\MEM_WB_Pipeline_Stage|ALU_Result_WB[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(18));

-- Location: LCFF_X56_Y22_N17
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(55));

-- Location: LCCOMB_X56_Y22_N16
\MEM_Data_Memory|Read_Data_MEM~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~36_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18~portbdataout\)) # (!\ID_Registers|register_rtl_0_bypass\(12) & 
-- ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(55))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18~portbdataout\,
	datac => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(55),
	datad => \ID_Registers|register_rtl_0_bypass\(12),
	combout => \MEM_Data_Memory|Read_Data_MEM~36_combout\);

-- Location: LCCOMB_X57_Y21_N22
\MEM_Data_Memory|Read_Data_MEM~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~37_combout\ = (!\MEM_Data_Memory|always0~3_combout\ & (!\MEM_Data_Memory|always0~9_combout\ & (!\MEM_Data_Memory|always0~4_combout\ & \MEM_Data_Memory|Read_Data_MEM~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|always0~3_combout\,
	datab => \MEM_Data_Memory|always0~9_combout\,
	datac => \MEM_Data_Memory|always0~4_combout\,
	datad => \MEM_Data_Memory|Read_Data_MEM~36_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~37_combout\);

-- Location: LCCOMB_X68_Y21_N0
\MEM_Data_Memory|Read_Data_MEM[18]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(18) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM~37_combout\)) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Read_Data_MEM~37_combout\,
	datac => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	datad => \MEM_Data_Memory|Read_Data_MEM\(18),
	combout => \MEM_Data_Memory|Read_Data_MEM\(18));

-- Location: LCFF_X68_Y21_N1
\MEM_WB_Pipeline_Stage|Read_Data_WB[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(18));

-- Location: LCCOMB_X60_Y22_N18
\WB_MemtoReg_Mux|Write_Data_WB[18]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Read_Data_WB\(18)))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(18),
	datac => \MEM_WB_Pipeline_Stage|Read_Data_WB\(18),
	datad => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	combout => \WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout\);

-- Location: LCCOMB_X60_Y23_N28
\ID_Registers|Read_Data_1_ID[15]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[15]~30_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(41))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register_rtl_0_bypass\(41),
	datac => \ID_Registers|register_rtl_0|auto_generated|ram_block1a15\,
	datad => \ID_Registers|register~combout\,
	combout => \ID_Registers|Read_Data_1_ID[15]~30_combout\);

-- Location: LCCOMB_X60_Y23_N24
\ID_Registers|Read_Data_1_ID[15]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[15]~31_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & (\ID_Registers|Read_Data_1_ID[15]~30_combout\)) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & 
-- ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & ((\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout\))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & (\ID_Registers|Read_Data_1_ID[15]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\,
	datab => \ID_Registers|Read_Data_1_ID[15]~30_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout\,
	datad => \Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\,
	combout => \ID_Registers|Read_Data_1_ID[15]~31_combout\);

-- Location: LCFF_X60_Y23_N25
\ID_EX_Pipeline_Stage|Read_Data_1_EX[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|Read_Data_1_ID[15]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(15));

-- Location: LCCOMB_X60_Y23_N22
\Data_forwarding_mux_A|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux16~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(15))))) # (!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & 
-- ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(15),
	datac => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(15),
	datad => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	combout => \Data_forwarding_mux_A|Mux16~0_combout\);

-- Location: LCCOMB_X60_Y23_N0
\Data_forwarding_mux_A|Mux16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux16~1_combout\ = (\Data_forwarding_mux_A|Mux16~0_combout\) # ((\Data_Forwarding_unit|Forward_A[0]~5_combout\ & (!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	datab => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout\,
	datad => \Data_forwarding_mux_A|Mux16~0_combout\,
	combout => \Data_forwarding_mux_A|Mux16~1_combout\);

-- Location: LCCOMB_X60_Y23_N4
\Data_forwarding_mux_B|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux16~0_combout\ = (\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(15))))) # (!\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_2_EX\(15) & 
-- ((!\Data_Forwarding_unit|Forward_B[0]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(15),
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(15),
	datac => \Data_Forwarding_unit|Forward_B[0]~8_combout\,
	datad => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	combout => \Data_forwarding_mux_B|Mux16~0_combout\);

-- Location: LCCOMB_X60_Y23_N6
\Data_forwarding_mux_B|Mux16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux16~1_combout\ = (\Data_forwarding_mux_B|Mux16~0_combout\) # ((\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout\ & (\Data_Forwarding_unit|Forward_B[0]~8_combout\ & !\Data_Forwarding_unit|Forward_B[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout\,
	datab => \Data_forwarding_mux_B|Mux16~0_combout\,
	datac => \Data_Forwarding_unit|Forward_B[0]~8_combout\,
	datad => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	combout => \Data_forwarding_mux_B|Mux16~1_combout\);

-- Location: LCCOMB_X60_Y23_N8
\EX_ALU_Mux|ALU_Data_2_EX[15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[15]~15_combout\ = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & \Data_forwarding_mux_B|Mux16~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datad => \Data_forwarding_mux_B|Mux16~1_combout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[15]~15_combout\);

-- Location: LCCOMB_X60_Y23_N26
\EX_ALU|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux16~0_combout\ = (!\EX_ALU_Control|ALU_Control_EX[1]~1_combout\ & ((\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & ((\Data_forwarding_mux_A|Mux16~1_combout\) # (\EX_ALU_Mux|ALU_Data_2_EX[15]~15_combout\))) # 
-- (!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & (\Data_forwarding_mux_A|Mux16~1_combout\ & \EX_ALU_Mux|ALU_Data_2_EX[15]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datab => \Data_forwarding_mux_A|Mux16~1_combout\,
	datac => \EX_ALU_Mux|ALU_Data_2_EX[15]~15_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	combout => \EX_ALU|Mux16~0_combout\);

-- Location: LCCOMB_X60_Y23_N18
\EX_ALU|Mux16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux16~1_combout\ = (\EX_ALU|Mux16~0_combout\) # ((!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & (\EX_ALU|Add0~90_combout\ & \EX_ALU_Control|ALU_Control_EX[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datab => \EX_ALU|Mux16~0_combout\,
	datac => \EX_ALU|Add0~90_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	combout => \EX_ALU|Mux16~1_combout\);

-- Location: LCFF_X60_Y23_N19
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux16~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(15));

-- Location: LCCOMB_X60_Y23_N14
\MEM_WB_Pipeline_Stage|ALU_Result_WB[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|ALU_Result_WB[15]~feeder_combout\ = \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(15),
	combout => \MEM_WB_Pipeline_Stage|ALU_Result_WB[15]~feeder_combout\);

-- Location: LCFF_X60_Y23_N15
\MEM_WB_Pipeline_Stage|ALU_Result_WB[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(15));

-- Location: LCCOMB_X68_Y23_N8
\MEM_Data_Memory|Read_Data_MEM[15]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(15) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM~31_combout\)) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Read_Data_MEM~31_combout\,
	datac => \MEM_Data_Memory|Read_Data_MEM\(15),
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(15));

-- Location: LCFF_X68_Y23_N9
\MEM_WB_Pipeline_Stage|Read_Data_WB[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(15));

-- Location: LCCOMB_X60_Y23_N2
\WB_MemtoReg_Mux|Write_Data_WB[15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Read_Data_WB\(15)))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(15),
	datac => \MEM_WB_Pipeline_Stage|Read_Data_WB\(15),
	datad => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	combout => \WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout\);

-- Location: LCFF_X67_Y20_N3
\ID_Registers|register_rtl_0_bypass[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(29));

-- Location: LCCOMB_X62_Y20_N26
\ID_EX_Pipeline_Stage|Read_Data_2_EX[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Read_Data_2_EX[9]~9_combout\ = (\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_0_bypass\(29)))) # (!\ID_Registers|register~5\ & (\ID_Registers|register_rtl_1|auto_generated|ram_block1a9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register~5\,
	datab => \ID_Registers|register_rtl_1|auto_generated|ram_block1a9\,
	datad => \ID_Registers|register_rtl_0_bypass\(29),
	combout => \ID_EX_Pipeline_Stage|Read_Data_2_EX[9]~9_combout\);

-- Location: LCFF_X62_Y20_N27
\ID_EX_Pipeline_Stage|Read_Data_2_EX[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Read_Data_2_EX[9]~9_combout\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout\,
	sload => \ID_Registers|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(9));

-- Location: LCCOMB_X62_Y20_N4
\Data_forwarding_mux_B|Mux22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux22~0_combout\ = (\Data_Forwarding_unit|Forward_B[1]~2_combout\ & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(9)))) # (!\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_2_EX\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	datab => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(9),
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(9),
	combout => \Data_forwarding_mux_B|Mux22~0_combout\);

-- Location: LCCOMB_X63_Y20_N16
\Data_forwarding_mux_B|Mux22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux22~1_combout\ = (\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (\Data_forwarding_mux_B|Mux22~0_combout\)) # (!\Data_Forwarding_unit|Forward_B[1]~2_combout\ & ((\Data_Forwarding_unit|Forward_B[0]~8_combout\ & 
-- ((\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout\))) # (!\Data_Forwarding_unit|Forward_B[0]~8_combout\ & (\Data_forwarding_mux_B|Mux22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	datab => \Data_forwarding_mux_B|Mux22~0_combout\,
	datac => \Data_Forwarding_unit|Forward_B[0]~8_combout\,
	datad => \WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout\,
	combout => \Data_forwarding_mux_B|Mux22~1_combout\);

-- Location: LCFF_X63_Y20_N17
\EX_MEM_Pipeline_Stage|Write_Data_MEM[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \Data_forwarding_mux_B|Mux22~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(9));

-- Location: LCCOMB_X62_Y24_N4
\Data_forwarding_mux_B|Mux21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux21~1_combout\ = (\Data_Forwarding_unit|Forward_B[0]~8_combout\ & ((\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (\Data_forwarding_mux_B|Mux21~0_combout\)) # (!\Data_Forwarding_unit|Forward_B[1]~2_combout\ & 
-- ((\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout\))))) # (!\Data_Forwarding_unit|Forward_B[0]~8_combout\ & (\Data_forwarding_mux_B|Mux21~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_B|Mux21~0_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout\,
	datac => \Data_Forwarding_unit|Forward_B[0]~8_combout\,
	datad => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	combout => \Data_forwarding_mux_B|Mux21~1_combout\);

-- Location: LCFF_X62_Y24_N5
\EX_MEM_Pipeline_Stage|Write_Data_MEM[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \Data_forwarding_mux_B|Mux21~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(10));

-- Location: LCCOMB_X63_Y21_N0
\ID_EX_Pipeline_Stage|Read_Data_2_EX[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Read_Data_2_EX[11]~11_combout\ = (\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_0_bypass\(33)))) # (!\ID_Registers|register~5\ & (\ID_Registers|register_rtl_1|auto_generated|ram_block1a11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_1|auto_generated|ram_block1a11\,
	datab => \ID_Registers|register_rtl_0_bypass\(33),
	datad => \ID_Registers|register~5\,
	combout => \ID_EX_Pipeline_Stage|Read_Data_2_EX[11]~11_combout\);

-- Location: LCFF_X63_Y21_N1
\ID_EX_Pipeline_Stage|Read_Data_2_EX[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Read_Data_2_EX[11]~11_combout\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout\,
	sload => \ID_Registers|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(11));

-- Location: LCCOMB_X63_Y21_N30
\Data_forwarding_mux_B|Mux20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux20~0_combout\ = (\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(11))) # (!\Data_Forwarding_unit|Forward_B[1]~2_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(11),
	datac => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	datad => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(11),
	combout => \Data_forwarding_mux_B|Mux20~0_combout\);

-- Location: LCCOMB_X63_Y21_N8
\Data_forwarding_mux_B|Mux20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux20~1_combout\ = (\Data_Forwarding_unit|Forward_B[0]~8_combout\ & ((\Data_Forwarding_unit|Forward_B[1]~2_combout\ & ((\Data_forwarding_mux_B|Mux20~0_combout\))) # (!\Data_Forwarding_unit|Forward_B[1]~2_combout\ & 
-- (\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout\)))) # (!\Data_Forwarding_unit|Forward_B[0]~8_combout\ & (((\Data_forwarding_mux_B|Mux20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_B[0]~8_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout\,
	datac => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	datad => \Data_forwarding_mux_B|Mux20~0_combout\,
	combout => \Data_forwarding_mux_B|Mux20~1_combout\);

-- Location: LCFF_X63_Y21_N9
\EX_MEM_Pipeline_Stage|Write_Data_MEM[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \Data_forwarding_mux_B|Mux20~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(11));

-- Location: LCCOMB_X59_Y21_N8
\ID_EX_Pipeline_Stage|Read_Data_2_EX[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Read_Data_2_EX[12]~12_combout\ = (\ID_Registers|register~5\ & (\ID_Registers|register_rtl_0_bypass\(35))) # (!\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a12\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(35),
	datab => \ID_Registers|register_rtl_1|auto_generated|ram_block1a12\,
	datad => \ID_Registers|register~5\,
	combout => \ID_EX_Pipeline_Stage|Read_Data_2_EX[12]~12_combout\);

-- Location: LCFF_X59_Y21_N9
\ID_EX_Pipeline_Stage|Read_Data_2_EX[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Read_Data_2_EX[12]~12_combout\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout\,
	sload => \ID_Registers|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(12));

-- Location: LCCOMB_X59_Y21_N22
\Data_forwarding_mux_B|Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux19~0_combout\ = (\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(12))) # (!\Data_Forwarding_unit|Forward_B[1]~2_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(12),
	datab => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(12),
	datad => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	combout => \Data_forwarding_mux_B|Mux19~0_combout\);

-- Location: LCCOMB_X59_Y21_N0
\Data_forwarding_mux_B|Mux19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux19~1_combout\ = (\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (((\Data_forwarding_mux_B|Mux19~0_combout\)))) # (!\Data_Forwarding_unit|Forward_B[1]~2_combout\ & ((\Data_Forwarding_unit|Forward_B[0]~8_combout\ & 
-- (\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout\)) # (!\Data_Forwarding_unit|Forward_B[0]~8_combout\ & ((\Data_forwarding_mux_B|Mux19~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	datab => \Data_Forwarding_unit|Forward_B[0]~8_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout\,
	datad => \Data_forwarding_mux_B|Mux19~0_combout\,
	combout => \Data_forwarding_mux_B|Mux19~1_combout\);

-- Location: LCFF_X59_Y21_N1
\EX_MEM_Pipeline_Stage|Write_Data_MEM[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \Data_forwarding_mux_B|Mux19~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(12));

-- Location: LCFF_X67_Y20_N27
\ID_Registers|register_rtl_0_bypass[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(37));

-- Location: LCCOMB_X67_Y20_N0
\ID_EX_Pipeline_Stage|Read_Data_2_EX[13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Read_Data_2_EX[13]~13_combout\ = (\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_0_bypass\(37)))) # (!\ID_Registers|register~5\ & (\ID_Registers|register_rtl_1|auto_generated|ram_block1a13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_1|auto_generated|ram_block1a13\,
	datab => \ID_Registers|register~5\,
	datad => \ID_Registers|register_rtl_0_bypass\(37),
	combout => \ID_EX_Pipeline_Stage|Read_Data_2_EX[13]~13_combout\);

-- Location: LCFF_X67_Y20_N1
\ID_EX_Pipeline_Stage|Read_Data_2_EX[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Read_Data_2_EX[13]~13_combout\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout\,
	sload => \ID_Registers|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(13));

-- Location: LCCOMB_X59_Y21_N4
\Data_forwarding_mux_B|Mux18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux18~0_combout\ = (\Data_Forwarding_unit|Forward_B[1]~2_combout\ & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(13)))) # (!\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_2_EX\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(13),
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(13),
	datad => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	combout => \Data_forwarding_mux_B|Mux18~0_combout\);

-- Location: LCCOMB_X59_Y21_N30
\Data_forwarding_mux_B|Mux18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux18~1_combout\ = (\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (((\Data_forwarding_mux_B|Mux18~0_combout\)))) # (!\Data_Forwarding_unit|Forward_B[1]~2_combout\ & ((\Data_Forwarding_unit|Forward_B[0]~8_combout\ & 
-- ((\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout\))) # (!\Data_Forwarding_unit|Forward_B[0]~8_combout\ & (\Data_forwarding_mux_B|Mux18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	datab => \Data_Forwarding_unit|Forward_B[0]~8_combout\,
	datac => \Data_forwarding_mux_B|Mux18~0_combout\,
	datad => \WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout\,
	combout => \Data_forwarding_mux_B|Mux18~1_combout\);

-- Location: LCFF_X59_Y21_N31
\EX_MEM_Pipeline_Stage|Write_Data_MEM[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \Data_forwarding_mux_B|Mux18~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(13));

-- Location: LCCOMB_X58_Y22_N22
\Data_forwarding_mux_B|Mux17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux17~1_combout\ = (\Data_Forwarding_unit|Forward_B[0]~8_combout\ & ((\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (\Data_forwarding_mux_B|Mux17~0_combout\)) # (!\Data_Forwarding_unit|Forward_B[1]~2_combout\ & 
-- ((\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout\))))) # (!\Data_Forwarding_unit|Forward_B[0]~8_combout\ & (\Data_forwarding_mux_B|Mux17~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_B|Mux17~0_combout\,
	datab => \Data_Forwarding_unit|Forward_B[0]~8_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout\,
	datad => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	combout => \Data_forwarding_mux_B|Mux17~1_combout\);

-- Location: LCFF_X58_Y22_N23
\EX_MEM_Pipeline_Stage|Write_Data_MEM[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \Data_forwarding_mux_B|Mux17~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(14));

-- Location: LCFF_X60_Y23_N7
\EX_MEM_Pipeline_Stage|Write_Data_MEM[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \Data_forwarding_mux_B|Mux16~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(15));

-- Location: LCFF_X56_Y21_N1
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(43));

-- Location: LCCOMB_X56_Y21_N0
\MEM_Data_Memory|Read_Data_MEM~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~24_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a12\)) # (!\ID_Registers|register_rtl_0_bypass\(12) & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a12\,
	datac => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(43),
	datad => \ID_Registers|register_rtl_0_bypass\(12),
	combout => \MEM_Data_Memory|Read_Data_MEM~24_combout\);

-- Location: LCCOMB_X59_Y21_N14
\MEM_Data_Memory|Read_Data_MEM~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~25_combout\ = (!\MEM_Data_Memory|always0~3_combout\ & (!\MEM_Data_Memory|always0~9_combout\ & (\MEM_Data_Memory|Read_Data_MEM~24_combout\ & !\MEM_Data_Memory|always0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|always0~3_combout\,
	datab => \MEM_Data_Memory|always0~9_combout\,
	datac => \MEM_Data_Memory|Read_Data_MEM~24_combout\,
	datad => \MEM_Data_Memory|always0~4_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~25_combout\);

-- Location: LCCOMB_X59_Y21_N6
\MEM_Data_Memory|Read_Data_MEM[12]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(12) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM~25_combout\)) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Read_Data_MEM~25_combout\,
	datac => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	datad => \MEM_Data_Memory|Read_Data_MEM\(12),
	combout => \MEM_Data_Memory|Read_Data_MEM\(12));

-- Location: LCFF_X59_Y21_N7
\MEM_WB_Pipeline_Stage|Read_Data_WB[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(12));

-- Location: LCCOMB_X59_Y21_N10
\WB_MemtoReg_Mux|Write_Data_WB[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Read_Data_WB\(12)))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(12),
	datab => \MEM_WB_Pipeline_Stage|Read_Data_WB\(12),
	datad => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	combout => \WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout\);

-- Location: LCCOMB_X59_Y22_N16
\ID_EX_Pipeline_Stage|Read_Data_2_EX[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Read_Data_2_EX[7]~7_combout\ = (\ID_Registers|register~5\ & (\ID_Registers|register_rtl_0_bypass\(25))) # (!\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register~5\,
	datab => \ID_Registers|register_rtl_0_bypass\(25),
	datad => \ID_Registers|register_rtl_1|auto_generated|ram_block1a7\,
	combout => \ID_EX_Pipeline_Stage|Read_Data_2_EX[7]~7_combout\);

-- Location: LCFF_X59_Y22_N17
\ID_EX_Pipeline_Stage|Read_Data_2_EX[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Read_Data_2_EX[7]~7_combout\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout\,
	sload => \ID_Registers|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(7));

-- Location: LCCOMB_X59_Y22_N26
\Data_forwarding_mux_B|Mux24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux24~0_combout\ = (\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(7))) # (!\Data_Forwarding_unit|Forward_B[1]~2_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(7),
	datac => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(7),
	datad => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	combout => \Data_forwarding_mux_B|Mux24~0_combout\);

-- Location: LCCOMB_X59_Y22_N4
\Data_forwarding_mux_B|Mux24~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux24~1_combout\ = (\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (\Data_forwarding_mux_B|Mux24~0_combout\)) # (!\Data_Forwarding_unit|Forward_B[1]~2_combout\ & ((\Data_Forwarding_unit|Forward_B[0]~8_combout\ & 
-- ((\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout\))) # (!\Data_Forwarding_unit|Forward_B[0]~8_combout\ & (\Data_forwarding_mux_B|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	datab => \Data_forwarding_mux_B|Mux24~0_combout\,
	datac => \Data_Forwarding_unit|Forward_B[0]~8_combout\,
	datad => \WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout\,
	combout => \Data_forwarding_mux_B|Mux24~1_combout\);

-- Location: LCCOMB_X59_Y22_N22
\EX_ALU|Add0~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~127_combout\ = (\EX_ALU_Control|ALU_Control_EX~2_combout\ & (\ID_EX_Pipeline_Stage|ALUOp_EX\(1) $ (((\Data_forwarding_mux_B|Mux24~1_combout\ & !\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\))))) # (!\EX_ALU_Control|ALU_Control_EX~2_combout\ & 
-- (((\Data_forwarding_mux_B|Mux24~1_combout\ & !\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX~2_combout\,
	datab => \ID_EX_Pipeline_Stage|ALUOp_EX\(1),
	datac => \Data_forwarding_mux_B|Mux24~1_combout\,
	datad => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	combout => \EX_ALU|Add0~127_combout\);

-- Location: LCCOMB_X62_Y22_N2
\EX_ALU|Add0~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~73_combout\ = (\EX_ALU|Add0~128_combout\ & ((\Data_forwarding_mux_A|Mux23~1_combout\ & (\EX_ALU|Add0~72\ & VCC)) # (!\Data_forwarding_mux_A|Mux23~1_combout\ & (!\EX_ALU|Add0~72\)))) # (!\EX_ALU|Add0~128_combout\ & 
-- ((\Data_forwarding_mux_A|Mux23~1_combout\ & (!\EX_ALU|Add0~72\)) # (!\Data_forwarding_mux_A|Mux23~1_combout\ & ((\EX_ALU|Add0~72\) # (GND)))))
-- \EX_ALU|Add0~74\ = CARRY((\EX_ALU|Add0~128_combout\ & (!\Data_forwarding_mux_A|Mux23~1_combout\ & !\EX_ALU|Add0~72\)) # (!\EX_ALU|Add0~128_combout\ & ((!\EX_ALU|Add0~72\) # (!\Data_forwarding_mux_A|Mux23~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~128_combout\,
	datab => \Data_forwarding_mux_A|Mux23~1_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~72\,
	combout => \EX_ALU|Add0~73_combout\,
	cout => \EX_ALU|Add0~74\);

-- Location: LCCOMB_X62_Y20_N2
\EX_ALU|Mux22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux22~1_combout\ = (\EX_ALU_Control|ALU_Control_EX[1]~1_combout\ & (((\EX_ALU|Add0~75_combout\ & !\EX_ALU_Control|ALU_Control_EX[0]~0_combout\)))) # (!\EX_ALU_Control|ALU_Control_EX[1]~1_combout\ & (\EX_ALU|Mux22~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	datab => \EX_ALU|Mux22~0_combout\,
	datac => \EX_ALU|Add0~75_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	combout => \EX_ALU|Mux22~1_combout\);

-- Location: LCFF_X62_Y20_N3
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux22~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(9));

-- Location: LCCOMB_X67_Y20_N30
\MEM_WB_Pipeline_Stage|ALU_Result_WB[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|ALU_Result_WB[9]~feeder_combout\ = \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(9),
	combout => \MEM_WB_Pipeline_Stage|ALU_Result_WB[9]~feeder_combout\);

-- Location: LCFF_X67_Y20_N31
\MEM_WB_Pipeline_Stage|ALU_Result_WB[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(9));

-- Location: LCFF_X56_Y21_N11
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(37));

-- Location: LCCOMB_X56_Y21_N10
\MEM_Data_Memory|Read_Data_MEM~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~18_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9~portbdataout\)) # (!\ID_Registers|register_rtl_0_bypass\(12) & 
-- ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(37))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9~portbdataout\,
	datac => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(37),
	datad => \ID_Registers|register_rtl_0_bypass\(12),
	combout => \MEM_Data_Memory|Read_Data_MEM~18_combout\);

-- Location: LCCOMB_X57_Y21_N26
\MEM_Data_Memory|Read_Data_MEM~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~19_combout\ = (!\MEM_Data_Memory|always0~3_combout\ & (!\MEM_Data_Memory|always0~9_combout\ & (!\MEM_Data_Memory|always0~4_combout\ & \MEM_Data_Memory|Read_Data_MEM~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|always0~3_combout\,
	datab => \MEM_Data_Memory|always0~9_combout\,
	datac => \MEM_Data_Memory|always0~4_combout\,
	datad => \MEM_Data_Memory|Read_Data_MEM~18_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~19_combout\);

-- Location: LCCOMB_X57_Y21_N0
\MEM_Data_Memory|Read_Data_MEM[9]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(9) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM~19_combout\)) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Read_Data_MEM~19_combout\,
	datac => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	datad => \MEM_Data_Memory|Read_Data_MEM\(9),
	combout => \MEM_Data_Memory|Read_Data_MEM\(9));

-- Location: LCFF_X57_Y21_N1
\MEM_WB_Pipeline_Stage|Read_Data_WB[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(9));

-- Location: LCCOMB_X67_Y20_N2
\WB_MemtoReg_Mux|Write_Data_WB[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Read_Data_WB\(9)))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(9),
	datac => \MEM_WB_Pipeline_Stage|Read_Data_WB\(9),
	datad => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	combout => \WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout\);

-- Location: LCCOMB_X67_Y23_N8
\ID_Registers|Read_Data_1_ID[27]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[27]~54_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(65))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register~combout\,
	datab => \ID_Registers|register_rtl_0_bypass\(65),
	datad => \ID_Registers|register_rtl_0|auto_generated|ram_block1a27\,
	combout => \ID_Registers|Read_Data_1_ID[27]~54_combout\);

-- Location: LCCOMB_X67_Y23_N18
\ID_Registers|Read_Data_1_ID[27]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[27]~55_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & (((\ID_Registers|Read_Data_1_ID[27]~54_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & 
-- ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout\)) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & ((\ID_Registers|Read_Data_1_ID[27]~54_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout\,
	datab => \ID_Registers|Read_Data_1_ID[27]~54_combout\,
	datac => \Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\,
	datad => \Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\,
	combout => \ID_Registers|Read_Data_1_ID[27]~55_combout\);

-- Location: LCFF_X67_Y23_N19
\ID_EX_Pipeline_Stage|Read_Data_1_EX[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|Read_Data_1_ID[27]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(27));

-- Location: LCCOMB_X61_Y24_N0
\EX_ALU_Mux|ALU_Data_2_EX[27]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[27]~27_combout\ = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & \Data_forwarding_mux_B|Mux4~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datac => \Data_forwarding_mux_B|Mux4~1_combout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[27]~27_combout\);

-- Location: LCCOMB_X66_Y21_N2
\EX_ALU|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux4~0_combout\ = (!\EX_ALU_Control|ALU_Control_EX[1]~1_combout\ & ((\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[27]~27_combout\) # (\Data_forwarding_mux_A|Mux4~1_combout\))) # 
-- (!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & (\EX_ALU_Mux|ALU_Data_2_EX[27]~27_combout\ & \Data_forwarding_mux_A|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datab => \EX_ALU_Mux|ALU_Data_2_EX[27]~27_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	datad => \Data_forwarding_mux_A|Mux4~1_combout\,
	combout => \EX_ALU|Mux4~0_combout\);

-- Location: LCCOMB_X66_Y21_N0
\EX_ALU|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux4~1_combout\ = (\EX_ALU|Mux4~0_combout\) # ((\EX_ALU|Add0~114_combout\ & (\EX_ALU_Control|ALU_Control_EX[1]~1_combout\ & !\EX_ALU_Control|ALU_Control_EX[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~114_combout\,
	datab => \EX_ALU|Mux4~0_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	combout => \EX_ALU|Mux4~1_combout\);

-- Location: LCFF_X66_Y21_N1
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(27));

-- Location: LCCOMB_X66_Y23_N22
\Data_forwarding_mux_A|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux4~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(27))))) # (!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(27) & 
-- ((!\Data_Forwarding_unit|Forward_A[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(27),
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(27),
	datad => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	combout => \Data_forwarding_mux_A|Mux4~0_combout\);

-- Location: LCCOMB_X66_Y21_N26
\Data_forwarding_mux_A|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux4~1_combout\ = (\Data_forwarding_mux_A|Mux4~0_combout\) # ((!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout\ & \Data_Forwarding_unit|Forward_A[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout\,
	datac => \Data_forwarding_mux_A|Mux4~0_combout\,
	datad => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	combout => \Data_forwarding_mux_A|Mux4~1_combout\);

-- Location: LCCOMB_X65_Y22_N6
\EX_ALU|Add0~143\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~143_combout\ = (\EX_ALU_Control|ALU_Control_EX~2_combout\ & (\ID_EX_Pipeline_Stage|ALUOp_EX\(1) $ (((\Data_forwarding_mux_B|Mux5~1_combout\ & !\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\))))) # (!\EX_ALU_Control|ALU_Control_EX~2_combout\ & 
-- (\Data_forwarding_mux_B|Mux5~1_combout\ & (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX~2_combout\,
	datab => \Data_forwarding_mux_B|Mux5~1_combout\,
	datac => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datad => \ID_EX_Pipeline_Stage|ALUOp_EX\(1),
	combout => \EX_ALU|Add0~143_combout\);

-- Location: LCCOMB_X61_Y21_N12
\EX_ALU|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux3~0_combout\ = (!\EX_ALU_Control|ALU_Control_EX[1]~1_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[28]~28_combout\ & ((\Data_forwarding_mux_A|Mux3~1_combout\) # (\EX_ALU_Control|ALU_Control_EX[0]~0_combout\))) # 
-- (!\EX_ALU_Mux|ALU_Data_2_EX[28]~28_combout\ & (\Data_forwarding_mux_A|Mux3~1_combout\ & \EX_ALU_Control|ALU_Control_EX[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[28]~28_combout\,
	datab => \Data_forwarding_mux_A|Mux3~1_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	combout => \EX_ALU|Mux3~0_combout\);

-- Location: LCCOMB_X61_Y21_N24
\EX_ALU|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux3~1_combout\ = (\EX_ALU|Mux3~0_combout\) # ((!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & (\EX_ALU|Add0~116_combout\ & \EX_ALU_Control|ALU_Control_EX[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datab => \EX_ALU|Add0~116_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	datad => \EX_ALU|Mux3~0_combout\,
	combout => \EX_ALU|Mux3~1_combout\);

-- Location: LCFF_X61_Y21_N25
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(28));

-- Location: LCCOMB_X61_Y21_N0
\MEM_WB_Pipeline_Stage|ALU_Result_WB[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|ALU_Result_WB[28]~feeder_combout\ = \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(28),
	combout => \MEM_WB_Pipeline_Stage|ALU_Result_WB[28]~feeder_combout\);

-- Location: LCFF_X61_Y21_N1
\MEM_WB_Pipeline_Stage|ALU_Result_WB[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB[28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(28));

-- Location: LCCOMB_X61_Y21_N14
\MEM_Data_Memory|Read_Data_MEM~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~57_combout\ = (\MEM_Data_Memory|Read_Data_MEM~56_combout\ & (!\MEM_Data_Memory|always0~3_combout\ & (!\MEM_Data_Memory|always0~9_combout\ & !\MEM_Data_Memory|always0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Read_Data_MEM~56_combout\,
	datab => \MEM_Data_Memory|always0~3_combout\,
	datac => \MEM_Data_Memory|always0~9_combout\,
	datad => \MEM_Data_Memory|always0~4_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~57_combout\);

-- Location: LCCOMB_X61_Y21_N22
\MEM_Data_Memory|Read_Data_MEM[28]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(28) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM~57_combout\))) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Read_Data_MEM\(28),
	datac => \MEM_Data_Memory|Read_Data_MEM~57_combout\,
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(28));

-- Location: LCFF_X61_Y21_N23
\MEM_WB_Pipeline_Stage|Read_Data_WB[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(28));

-- Location: LCCOMB_X61_Y21_N18
\WB_MemtoReg_Mux|Write_Data_WB[28]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Read_Data_WB\(28)))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(28),
	datac => \MEM_WB_Pipeline_Stage|Read_Data_WB\(28),
	datad => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	combout => \WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout\);

-- Location: LCFF_X61_Y21_N19
\ID_Registers|register_rtl_0_bypass[67]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(67));

-- Location: LCCOMB_X61_Y21_N8
\ID_EX_Pipeline_Stage|Read_Data_2_EX[28]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Read_Data_2_EX[28]~28_combout\ = (\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_0_bypass\(67)))) # (!\ID_Registers|register~5\ & (\ID_Registers|register_rtl_1|auto_generated|ram_block1a28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_1|auto_generated|ram_block1a28\,
	datab => \ID_Registers|register_rtl_0_bypass\(67),
	datad => \ID_Registers|register~5\,
	combout => \ID_EX_Pipeline_Stage|Read_Data_2_EX[28]~28_combout\);

-- Location: LCFF_X61_Y21_N9
\ID_EX_Pipeline_Stage|Read_Data_2_EX[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Read_Data_2_EX[28]~28_combout\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout\,
	sload => \ID_Registers|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(28));

-- Location: LCCOMB_X61_Y21_N10
\Data_forwarding_mux_B|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux3~0_combout\ = (\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(28))) # (!\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (((\ID_EX_Pipeline_Stage|Read_Data_2_EX\(28) & 
-- !\Data_Forwarding_unit|Forward_B[0]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(28),
	datab => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	datac => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(28),
	datad => \Data_Forwarding_unit|Forward_B[0]~8_combout\,
	combout => \Data_forwarding_mux_B|Mux3~0_combout\);

-- Location: LCCOMB_X61_Y21_N28
\Data_forwarding_mux_B|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux3~1_combout\ = (\Data_forwarding_mux_B|Mux3~0_combout\) # ((\Data_Forwarding_unit|Forward_B[0]~8_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout\ & !\Data_Forwarding_unit|Forward_B[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_B[0]~8_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout\,
	datac => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	datad => \Data_forwarding_mux_B|Mux3~0_combout\,
	combout => \Data_forwarding_mux_B|Mux3~1_combout\);

-- Location: LCFF_X61_Y21_N29
\EX_MEM_Pipeline_Stage|Write_Data_MEM[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \Data_forwarding_mux_B|Mux3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(28));

-- Location: LCCOMB_X56_Y23_N20
\MEM_Data_Memory|Read_Data_MEM~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~60_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a30\))) # (!\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(79)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register_rtl_0_bypass\(12),
	datac => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(79),
	datad => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a30\,
	combout => \MEM_Data_Memory|Read_Data_MEM~60_combout\);

-- Location: LCCOMB_X60_Y21_N28
\MEM_Data_Memory|Read_Data_MEM~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~61_combout\ = (!\MEM_Data_Memory|always0~3_combout\ & (!\MEM_Data_Memory|always0~9_combout\ & (!\MEM_Data_Memory|always0~4_combout\ & \MEM_Data_Memory|Read_Data_MEM~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|always0~3_combout\,
	datab => \MEM_Data_Memory|always0~9_combout\,
	datac => \MEM_Data_Memory|always0~4_combout\,
	datad => \MEM_Data_Memory|Read_Data_MEM~60_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~61_combout\);

-- Location: LCCOMB_X60_Y21_N14
\MEM_Data_Memory|Read_Data_MEM[30]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(30) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM~61_combout\)) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Read_Data_MEM~61_combout\,
	datac => \MEM_Data_Memory|Read_Data_MEM\(30),
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(30));

-- Location: LCFF_X60_Y21_N15
\MEM_WB_Pipeline_Stage|Read_Data_WB[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(30));

-- Location: LCCOMB_X60_Y21_N16
\MEM_WB_Pipeline_Stage|ALU_Result_WB[30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|ALU_Result_WB[30]~feeder_combout\ = \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(30),
	combout => \MEM_WB_Pipeline_Stage|ALU_Result_WB[30]~feeder_combout\);

-- Location: LCFF_X60_Y21_N17
\MEM_WB_Pipeline_Stage|ALU_Result_WB[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB[30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(30));

-- Location: LCCOMB_X60_Y21_N26
\WB_MemtoReg_Mux|Write_Data_WB[30]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|Read_Data_WB\(30))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB_Pipeline_Stage|Read_Data_WB\(30),
	datac => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(30),
	datad => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	combout => \WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout\);

-- Location: LCCOMB_X60_Y21_N22
\Data_forwarding_mux_A|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux1~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~1_combout\ & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(30)))) # (!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(30),
	datab => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(30),
	combout => \Data_forwarding_mux_A|Mux1~0_combout\);

-- Location: LCCOMB_X60_Y21_N0
\Data_forwarding_mux_A|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux1~1_combout\ = (\Data_Forwarding_unit|Forward_A[0]~5_combout\ & ((\Data_Forwarding_unit|Forward_A[1]~1_combout\ & ((\Data_forwarding_mux_A|Mux1~0_combout\))) # (!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & 
-- (\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout\)))) # (!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & (((\Data_forwarding_mux_A|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout\,
	datac => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	datad => \Data_forwarding_mux_A|Mux1~0_combout\,
	combout => \Data_forwarding_mux_A|Mux1~1_combout\);

-- Location: LCCOMB_X60_Y21_N2
\EX_ALU|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux1~0_combout\ = (!\EX_ALU_Control|ALU_Control_EX[1]~1_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[30]~30_combout\ & ((\EX_ALU_Control|ALU_Control_EX[0]~0_combout\) # (\Data_forwarding_mux_A|Mux1~1_combout\))) # 
-- (!\EX_ALU_Mux|ALU_Data_2_EX[30]~30_combout\ & (\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & \Data_forwarding_mux_A|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[30]~30_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datad => \Data_forwarding_mux_A|Mux1~1_combout\,
	combout => \EX_ALU|Mux1~0_combout\);

-- Location: LCCOMB_X60_Y21_N6
\EX_ALU|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux1~1_combout\ = (\EX_ALU|Mux1~0_combout\) # ((\EX_ALU|Add0~120_combout\ & (\EX_ALU_Control|ALU_Control_EX[1]~1_combout\ & !\EX_ALU_Control|ALU_Control_EX[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~120_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datad => \EX_ALU|Mux1~0_combout\,
	combout => \EX_ALU|Mux1~1_combout\);

-- Location: LCFF_X60_Y21_N7
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(30));

-- Location: LCCOMB_X65_Y20_N4
\MEM_Data_Memory|always0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|always0~4_combout\ = (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(30)) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(29)) # (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(30),
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(29),
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(31),
	combout => \MEM_Data_Memory|always0~4_combout\);

-- Location: LCFF_X63_Y20_N27
\ID_Registers|register_rtl_0_bypass[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(27));

-- Location: LCCOMB_X63_Y20_N8
\ID_EX_Pipeline_Stage|Read_Data_2_EX[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Read_Data_2_EX[8]~8_combout\ = (\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_0_bypass\(27)))) # (!\ID_Registers|register~5\ & (\ID_Registers|register_rtl_1|auto_generated|ram_block1a8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register~5\,
	datab => \ID_Registers|register_rtl_1|auto_generated|ram_block1a8\,
	datad => \ID_Registers|register_rtl_0_bypass\(27),
	combout => \ID_EX_Pipeline_Stage|Read_Data_2_EX[8]~8_combout\);

-- Location: LCFF_X63_Y20_N9
\ID_EX_Pipeline_Stage|Read_Data_2_EX[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Read_Data_2_EX[8]~8_combout\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout\,
	sload => \ID_Registers|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(8));

-- Location: LCCOMB_X63_Y20_N2
\Data_forwarding_mux_B|Mux23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux23~0_combout\ = (\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(8))) # (!\Data_Forwarding_unit|Forward_B[1]~2_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(8),
	datab => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(8),
	datad => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	combout => \Data_forwarding_mux_B|Mux23~0_combout\);

-- Location: LCCOMB_X63_Y20_N28
\Data_forwarding_mux_B|Mux23~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux23~1_combout\ = (\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (((\Data_forwarding_mux_B|Mux23~0_combout\)))) # (!\Data_Forwarding_unit|Forward_B[1]~2_combout\ & ((\Data_Forwarding_unit|Forward_B[0]~8_combout\ & 
-- (\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout\)) # (!\Data_Forwarding_unit|Forward_B[0]~8_combout\ & ((\Data_forwarding_mux_B|Mux23~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout\,
	datac => \Data_Forwarding_unit|Forward_B[0]~8_combout\,
	datad => \Data_forwarding_mux_B|Mux23~0_combout\,
	combout => \Data_forwarding_mux_B|Mux23~1_combout\);

-- Location: LCFF_X63_Y20_N29
\EX_MEM_Pipeline_Stage|Write_Data_MEM[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \Data_forwarding_mux_B|Mux23~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(8));

-- Location: LCFF_X56_Y21_N9
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(35));

-- Location: LCCOMB_X56_Y21_N8
\MEM_Data_Memory|Read_Data_MEM~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~16_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8\)) # (!\ID_Registers|register_rtl_0_bypass\(12) & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(35))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8\,
	datac => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(35),
	datad => \ID_Registers|register_rtl_0_bypass\(12),
	combout => \MEM_Data_Memory|Read_Data_MEM~16_combout\);

-- Location: LCCOMB_X57_Y21_N8
\MEM_Data_Memory|Read_Data_MEM~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~17_combout\ = (!\MEM_Data_Memory|always0~3_combout\ & (!\MEM_Data_Memory|always0~9_combout\ & (!\MEM_Data_Memory|always0~4_combout\ & \MEM_Data_Memory|Read_Data_MEM~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|always0~3_combout\,
	datab => \MEM_Data_Memory|always0~9_combout\,
	datac => \MEM_Data_Memory|always0~4_combout\,
	datad => \MEM_Data_Memory|Read_Data_MEM~16_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~17_combout\);

-- Location: LCCOMB_X57_Y21_N14
\MEM_Data_Memory|Read_Data_MEM[8]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(8) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM~17_combout\)) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Read_Data_MEM~17_combout\,
	datac => \MEM_Data_Memory|Read_Data_MEM\(8),
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(8));

-- Location: LCFF_X57_Y21_N15
\MEM_WB_Pipeline_Stage|Read_Data_WB[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(8));

-- Location: LCCOMB_X63_Y20_N26
\WB_MemtoReg_Mux|Write_Data_WB[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Read_Data_WB\(8)))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(8),
	datac => \MEM_WB_Pipeline_Stage|Read_Data_WB\(8),
	datad => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	combout => \WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout\);

-- Location: LCCOMB_X63_Y20_N4
\ID_Registers|Read_Data_1_ID[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[8]~16_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(27))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a8\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register_rtl_0_bypass\(27),
	datac => \ID_Registers|register_rtl_0|auto_generated|ram_block1a8\,
	datad => \ID_Registers|register~combout\,
	combout => \ID_Registers|Read_Data_1_ID[8]~16_combout\);

-- Location: LCCOMB_X63_Y20_N14
\ID_Registers|Read_Data_1_ID[8]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[8]~17_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & (((\ID_Registers|Read_Data_1_ID[8]~16_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & 
-- ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout\)) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & ((\ID_Registers|Read_Data_1_ID[8]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout\,
	datab => \Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\,
	datac => \ID_Registers|Read_Data_1_ID[8]~16_combout\,
	datad => \Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\,
	combout => \ID_Registers|Read_Data_1_ID[8]~17_combout\);

-- Location: LCFF_X63_Y20_N15
\ID_EX_Pipeline_Stage|Read_Data_1_EX[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|Read_Data_1_ID[8]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(8));

-- Location: LCCOMB_X63_Y20_N22
\Data_forwarding_mux_A|Mux23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux23~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~1_combout\ & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(8)))) # (!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(8),
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(8),
	datad => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	combout => \Data_forwarding_mux_A|Mux23~0_combout\);

-- Location: LCCOMB_X63_Y20_N0
\Data_forwarding_mux_A|Mux23~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux23~1_combout\ = (\Data_Forwarding_unit|Forward_A[0]~5_combout\ & ((\Data_Forwarding_unit|Forward_A[1]~1_combout\ & ((\Data_forwarding_mux_A|Mux23~0_combout\))) # (!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & 
-- (\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout\)))) # (!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & (((\Data_forwarding_mux_A|Mux23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout\,
	datac => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	datad => \Data_forwarding_mux_A|Mux23~0_combout\,
	combout => \Data_forwarding_mux_A|Mux23~1_combout\);

-- Location: LCCOMB_X63_Y20_N18
\EX_ALU|Mux23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux23~0_combout\ = (!\EX_ALU_Control|ALU_Control_EX[1]~1_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[8]~8_combout\ & ((\Data_forwarding_mux_A|Mux23~1_combout\) # (\EX_ALU_Control|ALU_Control_EX[0]~0_combout\))) # 
-- (!\EX_ALU_Mux|ALU_Data_2_EX[8]~8_combout\ & (\Data_forwarding_mux_A|Mux23~1_combout\ & \EX_ALU_Control|ALU_Control_EX[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[8]~8_combout\,
	datab => \Data_forwarding_mux_A|Mux23~1_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	combout => \EX_ALU|Mux23~0_combout\);

-- Location: LCCOMB_X63_Y20_N24
\EX_ALU|Mux23~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux23~1_combout\ = (\EX_ALU|Mux23~0_combout\) # ((\EX_ALU_Control|ALU_Control_EX[1]~1_combout\ & (\EX_ALU|Add0~73_combout\ & !\EX_ALU_Control|ALU_Control_EX[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	datab => \EX_ALU|Mux23~0_combout\,
	datac => \EX_ALU|Add0~73_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	combout => \EX_ALU|Mux23~1_combout\);

-- Location: LCFF_X63_Y20_N25
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux23~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(8));

-- Location: LCCOMB_X59_Y23_N8
\ID_EX_Pipeline_Stage|Read_Data_2_EX[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Read_Data_2_EX[1]~1_combout\ = (\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_0_bypass\(13)))) # (!\ID_Registers|register~5\ & (\ID_Registers|register_rtl_1|auto_generated|ram_block1a1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_1|auto_generated|ram_block1a1\,
	datab => \ID_Registers|register_rtl_0_bypass\(13),
	datad => \ID_Registers|register~5\,
	combout => \ID_EX_Pipeline_Stage|Read_Data_2_EX[1]~1_combout\);

-- Location: LCFF_X59_Y23_N9
\ID_EX_Pipeline_Stage|Read_Data_2_EX[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Read_Data_2_EX[1]~1_combout\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout\,
	sload => \ID_Registers|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(1));

-- Location: LCCOMB_X59_Y23_N30
\Data_forwarding_mux_B|Mux30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux30~0_combout\ = (\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(1))) # (!\Data_Forwarding_unit|Forward_B[1]~2_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(1),
	datab => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(1),
	datac => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	combout => \Data_forwarding_mux_B|Mux30~0_combout\);

-- Location: LCCOMB_X59_Y23_N0
\Data_forwarding_mux_B|Mux30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux30~1_combout\ = (\Data_Forwarding_unit|Forward_B[0]~8_combout\ & ((\Data_Forwarding_unit|Forward_B[1]~2_combout\ & ((\Data_forwarding_mux_B|Mux30~0_combout\))) # (!\Data_Forwarding_unit|Forward_B[1]~2_combout\ & 
-- (\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout\)))) # (!\Data_Forwarding_unit|Forward_B[0]~8_combout\ & (((\Data_forwarding_mux_B|Mux30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_B[0]~8_combout\,
	datab => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout\,
	datad => \Data_forwarding_mux_B|Mux30~0_combout\,
	combout => \Data_forwarding_mux_B|Mux30~1_combout\);

-- Location: LCFF_X59_Y23_N1
\EX_MEM_Pipeline_Stage|Write_Data_MEM[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \Data_forwarding_mux_B|Mux30~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(1));

-- Location: LCFF_X63_Y24_N13
\ID_Registers|register_rtl_0_bypass[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(15));

-- Location: LCCOMB_X65_Y23_N2
\ID_EX_Pipeline_Stage|Read_Data_2_EX[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Read_Data_2_EX[2]~2_combout\ = (\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_0_bypass\(15)))) # (!\ID_Registers|register~5\ & (\ID_Registers|register_rtl_1|auto_generated|ram_block1a2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_1|auto_generated|ram_block1a2\,
	datab => \ID_Registers|register_rtl_0_bypass\(15),
	datad => \ID_Registers|register~5\,
	combout => \ID_EX_Pipeline_Stage|Read_Data_2_EX[2]~2_combout\);

-- Location: LCFF_X65_Y23_N3
\ID_EX_Pipeline_Stage|Read_Data_2_EX[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Read_Data_2_EX[2]~2_combout\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout\,
	sload => \ID_Registers|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(2));

-- Location: LCCOMB_X63_Y24_N20
\Data_forwarding_mux_B|Mux29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux29~0_combout\ = (\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(2))) # (!\Data_Forwarding_unit|Forward_B[1]~2_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(2),
	datab => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	datac => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(2),
	combout => \Data_forwarding_mux_B|Mux29~0_combout\);

-- Location: LCCOMB_X63_Y24_N30
\Data_forwarding_mux_B|Mux29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux29~1_combout\ = (\Data_Forwarding_unit|Forward_B[0]~8_combout\ & ((\Data_Forwarding_unit|Forward_B[1]~2_combout\ & ((\Data_forwarding_mux_B|Mux29~0_combout\))) # (!\Data_Forwarding_unit|Forward_B[1]~2_combout\ & 
-- (\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout\)))) # (!\Data_Forwarding_unit|Forward_B[0]~8_combout\ & (((\Data_forwarding_mux_B|Mux29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_B[0]~8_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout\,
	datac => \Data_forwarding_mux_B|Mux29~0_combout\,
	datad => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	combout => \Data_forwarding_mux_B|Mux29~1_combout\);

-- Location: LCFF_X63_Y24_N31
\EX_MEM_Pipeline_Stage|Write_Data_MEM[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \Data_forwarding_mux_B|Mux29~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(2));

-- Location: LCFF_X61_Y23_N5
\EX_MEM_Pipeline_Stage|Write_Data_MEM[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \Data_forwarding_mux_B|Mux28~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(3));

-- Location: LCFF_X62_Y20_N13
\ID_Registers|register_rtl_0_bypass[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(19));

-- Location: LCCOMB_X62_Y20_N0
\ID_EX_Pipeline_Stage|Read_Data_2_EX[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Read_Data_2_EX[4]~4_combout\ = (\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_0_bypass\(19)))) # (!\ID_Registers|register~5\ & (\ID_Registers|register_rtl_1|auto_generated|ram_block1a4\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register~5\,
	datab => \ID_Registers|register_rtl_1|auto_generated|ram_block1a4\,
	datad => \ID_Registers|register_rtl_0_bypass\(19),
	combout => \ID_EX_Pipeline_Stage|Read_Data_2_EX[4]~4_combout\);

-- Location: LCFF_X62_Y20_N1
\ID_EX_Pipeline_Stage|Read_Data_2_EX[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Read_Data_2_EX[4]~4_combout\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout\,
	sload => \ID_Registers|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(4));

-- Location: LCCOMB_X62_Y20_N30
\Data_forwarding_mux_B|Mux27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux27~0_combout\ = (\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(4))) # (!\Data_Forwarding_unit|Forward_B[1]~2_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(4),
	datad => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(4),
	combout => \Data_forwarding_mux_B|Mux27~0_combout\);

-- Location: LCCOMB_X61_Y23_N0
\Data_forwarding_mux_B|Mux27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux27~1_combout\ = (\Data_Forwarding_unit|Forward_B[0]~8_combout\ & ((\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (\Data_forwarding_mux_B|Mux27~0_combout\)) # (!\Data_Forwarding_unit|Forward_B[1]~2_combout\ & 
-- ((\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout\))))) # (!\Data_Forwarding_unit|Forward_B[0]~8_combout\ & (\Data_forwarding_mux_B|Mux27~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_B[0]~8_combout\,
	datab => \Data_forwarding_mux_B|Mux27~0_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout\,
	datad => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	combout => \Data_forwarding_mux_B|Mux27~1_combout\);

-- Location: LCFF_X61_Y23_N1
\EX_MEM_Pipeline_Stage|Write_Data_MEM[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \Data_forwarding_mux_B|Mux27~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(4));

-- Location: LCCOMB_X58_Y23_N30
\Data_forwarding_mux_B|Mux26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux26~0_combout\ = (\Data_Forwarding_unit|Forward_B[1]~2_combout\ & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(5)))) # (!\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_2_EX\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(5),
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(5),
	datac => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	combout => \Data_forwarding_mux_B|Mux26~0_combout\);

-- Location: LCCOMB_X58_Y23_N24
\Data_forwarding_mux_B|Mux26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux26~1_combout\ = (\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (((\Data_forwarding_mux_B|Mux26~0_combout\)))) # (!\Data_Forwarding_unit|Forward_B[1]~2_combout\ & ((\Data_Forwarding_unit|Forward_B[0]~8_combout\ & 
-- (\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout\)) # (!\Data_Forwarding_unit|Forward_B[0]~8_combout\ & ((\Data_forwarding_mux_B|Mux26~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout\,
	datab => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	datac => \Data_Forwarding_unit|Forward_B[0]~8_combout\,
	datad => \Data_forwarding_mux_B|Mux26~0_combout\,
	combout => \Data_forwarding_mux_B|Mux26~1_combout\);

-- Location: LCFF_X58_Y23_N25
\EX_MEM_Pipeline_Stage|Write_Data_MEM[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \Data_forwarding_mux_B|Mux26~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(5));

-- Location: LCCOMB_X65_Y23_N28
\ID_EX_Pipeline_Stage|Read_Data_2_EX[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Read_Data_2_EX[6]~6_combout\ = (\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_0_bypass\(23)))) # (!\ID_Registers|register~5\ & (\ID_Registers|register_rtl_1|auto_generated|ram_block1a6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_1|auto_generated|ram_block1a6\,
	datab => \ID_Registers|register~5\,
	datad => \ID_Registers|register_rtl_0_bypass\(23),
	combout => \ID_EX_Pipeline_Stage|Read_Data_2_EX[6]~6_combout\);

-- Location: LCFF_X65_Y23_N29
\ID_EX_Pipeline_Stage|Read_Data_2_EX[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Read_Data_2_EX[6]~6_combout\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout\,
	sload => \ID_Registers|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(6));

-- Location: LCCOMB_X61_Y22_N18
\Data_forwarding_mux_B|Mux25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux25~0_combout\ = (\Data_Forwarding_unit|Forward_B[1]~2_combout\ & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(6)))) # (!\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_2_EX\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(6),
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(6),
	datad => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	combout => \Data_forwarding_mux_B|Mux25~0_combout\);

-- Location: LCCOMB_X61_Y22_N28
\Data_forwarding_mux_B|Mux25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux25~1_combout\ = (\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (((\Data_forwarding_mux_B|Mux25~0_combout\)))) # (!\Data_Forwarding_unit|Forward_B[1]~2_combout\ & ((\Data_Forwarding_unit|Forward_B[0]~8_combout\ & 
-- (\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout\)) # (!\Data_Forwarding_unit|Forward_B[0]~8_combout\ & ((\Data_forwarding_mux_B|Mux25~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout\,
	datac => \Data_Forwarding_unit|Forward_B[0]~8_combout\,
	datad => \Data_forwarding_mux_B|Mux25~0_combout\,
	combout => \Data_forwarding_mux_B|Mux25~1_combout\);

-- Location: LCFF_X61_Y22_N29
\EX_MEM_Pipeline_Stage|Write_Data_MEM[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \Data_forwarding_mux_B|Mux25~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(6));

-- Location: LCFF_X59_Y22_N5
\EX_MEM_Pipeline_Stage|Write_Data_MEM[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \Data_forwarding_mux_B|Mux24~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(7));

-- Location: LCFF_X56_Y21_N29
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(31));

-- Location: LCCOMB_X56_Y21_N28
\MEM_Data_Memory|Read_Data_MEM~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~12_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a6\)) # (!\ID_Registers|register_rtl_0_bypass\(12) & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a6\,
	datac => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(31),
	datad => \ID_Registers|register_rtl_0_bypass\(12),
	combout => \MEM_Data_Memory|Read_Data_MEM~12_combout\);

-- Location: LCCOMB_X57_Y21_N20
\MEM_Data_Memory|Read_Data_MEM~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~13_combout\ = (!\MEM_Data_Memory|always0~4_combout\ & (!\MEM_Data_Memory|always0~9_combout\ & (!\MEM_Data_Memory|always0~3_combout\ & \MEM_Data_Memory|Read_Data_MEM~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|always0~4_combout\,
	datab => \MEM_Data_Memory|always0~9_combout\,
	datac => \MEM_Data_Memory|always0~3_combout\,
	datad => \MEM_Data_Memory|Read_Data_MEM~12_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~13_combout\);

-- Location: LCCOMB_X57_Y21_N18
\MEM_Data_Memory|Read_Data_MEM[6]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(6) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM~13_combout\))) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Read_Data_MEM\(6),
	datac => \MEM_Data_Memory|Read_Data_MEM~13_combout\,
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(6));

-- Location: LCFF_X57_Y21_N19
\MEM_WB_Pipeline_Stage|Read_Data_WB[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(6));

-- Location: LCCOMB_X66_Y23_N20
\WB_MemtoReg_Mux|Write_Data_WB[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Read_Data_WB\(6)))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(6),
	datac => \MEM_WB_Pipeline_Stage|Read_Data_WB\(6),
	datad => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	combout => \WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout\);

-- Location: LCCOMB_X62_Y20_N22
\ID_Registers|Read_Data_1_ID[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[4]~8_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(19))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(19),
	datab => \ID_Registers|register_rtl_0|auto_generated|ram_block1a4\,
	datad => \ID_Registers|register~combout\,
	combout => \ID_Registers|Read_Data_1_ID[4]~8_combout\);

-- Location: LCCOMB_X62_Y20_N20
\ID_Registers|Read_Data_1_ID[4]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[4]~9_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & (\ID_Registers|Read_Data_1_ID[4]~8_combout\)) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & 
-- ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & ((\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout\))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & (\ID_Registers|Read_Data_1_ID[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\,
	datab => \ID_Registers|Read_Data_1_ID[4]~8_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout\,
	datad => \Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\,
	combout => \ID_Registers|Read_Data_1_ID[4]~9_combout\);

-- Location: LCFF_X62_Y20_N21
\ID_EX_Pipeline_Stage|Read_Data_1_EX[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|Read_Data_1_ID[4]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(4));

-- Location: LCCOMB_X62_Y20_N14
\Data_forwarding_mux_A|Mux27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux27~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(4))) # (!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(4),
	datac => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(4),
	datad => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	combout => \Data_forwarding_mux_A|Mux27~0_combout\);

-- Location: LCCOMB_X62_Y20_N8
\Data_forwarding_mux_A|Mux27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux27~1_combout\ = (\Data_Forwarding_unit|Forward_A[0]~5_combout\ & ((\Data_Forwarding_unit|Forward_A[1]~1_combout\ & ((\Data_forwarding_mux_A|Mux27~0_combout\))) # (!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & 
-- (\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout\)))) # (!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & (((\Data_forwarding_mux_A|Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout\,
	datac => \Data_forwarding_mux_A|Mux27~0_combout\,
	datad => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	combout => \Data_forwarding_mux_A|Mux27~1_combout\);

-- Location: LCCOMB_X58_Y23_N28
\EX_ALU|Mux26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux26~1_combout\ = (\EX_ALU|Mux26~0_combout\) # ((\EX_ALU|Add0~67_combout\ & (!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & \EX_ALU_Control|ALU_Control_EX[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux26~0_combout\,
	datab => \EX_ALU|Add0~67_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	combout => \EX_ALU|Mux26~1_combout\);

-- Location: LCFF_X58_Y23_N29
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux26~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(5));

-- Location: LCCOMB_X58_Y23_N0
\MEM_WB_Pipeline_Stage|ALU_Result_WB[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|ALU_Result_WB[5]~feeder_combout\ = \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(5),
	combout => \MEM_WB_Pipeline_Stage|ALU_Result_WB[5]~feeder_combout\);

-- Location: LCFF_X58_Y23_N1
\MEM_WB_Pipeline_Stage|ALU_Result_WB[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(5));

-- Location: LCCOMB_X58_Y23_N22
\MEM_Data_Memory|Read_Data_MEM~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~11_combout\ = (\MEM_Data_Memory|Read_Data_MEM~10_combout\ & (!\MEM_Data_Memory|always0~9_combout\ & (!\MEM_Data_Memory|always0~3_combout\ & !\MEM_Data_Memory|always0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Read_Data_MEM~10_combout\,
	datab => \MEM_Data_Memory|always0~9_combout\,
	datac => \MEM_Data_Memory|always0~3_combout\,
	datad => \MEM_Data_Memory|always0~4_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~11_combout\);

-- Location: LCCOMB_X58_Y23_N14
\MEM_Data_Memory|Read_Data_MEM[5]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(5) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM~11_combout\)) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Read_Data_MEM~11_combout\,
	datac => \MEM_Data_Memory|Read_Data_MEM\(5),
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(5));

-- Location: LCFF_X58_Y23_N15
\MEM_WB_Pipeline_Stage|Read_Data_WB[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(5));

-- Location: LCCOMB_X58_Y23_N26
\WB_MemtoReg_Mux|Write_Data_WB[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Read_Data_WB\(5)))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	datab => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(5),
	datad => \MEM_WB_Pipeline_Stage|Read_Data_WB\(5),
	combout => \WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout\);

-- Location: LCCOMB_X61_Y23_N16
\ID_EX_Pipeline_Stage|Read_Data_2_EX[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Read_Data_2_EX[3]~3_combout\ = (\ID_Registers|register~5\ & (\ID_Registers|register_rtl_0_bypass\(17))) # (!\ID_Registers|register~5\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(17),
	datab => \ID_Registers|register~5\,
	datad => \ID_Registers|register_rtl_1|auto_generated|ram_block1a3\,
	combout => \ID_EX_Pipeline_Stage|Read_Data_2_EX[3]~3_combout\);

-- Location: LCFF_X61_Y23_N17
\ID_EX_Pipeline_Stage|Read_Data_2_EX[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Read_Data_2_EX[3]~3_combout\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout\,
	sload => \ID_Registers|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(3));

-- Location: LCCOMB_X61_Y23_N26
\Data_forwarding_mux_B|Mux28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux28~0_combout\ = (\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(3))) # (!\Data_Forwarding_unit|Forward_B[1]~2_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(3),
	datac => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(3),
	datad => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	combout => \Data_forwarding_mux_B|Mux28~0_combout\);

-- Location: LCCOMB_X61_Y23_N4
\Data_forwarding_mux_B|Mux28~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_B|Mux28~1_combout\ = (\Data_Forwarding_unit|Forward_B[1]~2_combout\ & (((\Data_forwarding_mux_B|Mux28~0_combout\)))) # (!\Data_Forwarding_unit|Forward_B[1]~2_combout\ & ((\Data_Forwarding_unit|Forward_B[0]~8_combout\ & 
-- (\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout\)) # (!\Data_Forwarding_unit|Forward_B[0]~8_combout\ & ((\Data_forwarding_mux_B|Mux28~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	datab => \Data_Forwarding_unit|Forward_B[0]~8_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout\,
	datad => \Data_forwarding_mux_B|Mux28~0_combout\,
	combout => \Data_forwarding_mux_B|Mux28~1_combout\);

-- Location: LCCOMB_X61_Y23_N22
\EX_ALU_Mux|ALU_Data_2_EX[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[3]~3_combout\ = (\Data_forwarding_mux_B|Mux28~1_combout\ & !\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Data_forwarding_mux_B|Mux28~1_combout\,
	datac => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[3]~3_combout\);

-- Location: LCCOMB_X61_Y23_N8
\EX_ALU|Mux28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux28~0_combout\ = (!\EX_ALU_Control|ALU_Control_EX[1]~1_combout\ & ((\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[3]~3_combout\) # (\Data_forwarding_mux_A|Mux28~1_combout\))) # 
-- (!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & (\EX_ALU_Mux|ALU_Data_2_EX[3]~3_combout\ & \Data_forwarding_mux_A|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datab => \EX_ALU_Mux|ALU_Data_2_EX[3]~3_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	datad => \Data_forwarding_mux_A|Mux28~1_combout\,
	combout => \EX_ALU|Mux28~0_combout\);

-- Location: LCCOMB_X61_Y23_N24
\EX_ALU|Mux28~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux28~1_combout\ = (\EX_ALU|Mux28~0_combout\) # ((!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & (\EX_ALU_Control|ALU_Control_EX[1]~1_combout\ & \EX_ALU|Add0~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datab => \EX_ALU|Mux28~0_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	datad => \EX_ALU|Add0~62_combout\,
	combout => \EX_ALU|Mux28~1_combout\);

-- Location: LCFF_X61_Y23_N25
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux28~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(3));

-- Location: LCCOMB_X61_Y20_N8
\MEM_WB_Pipeline_Stage|ALU_Result_WB[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|ALU_Result_WB[3]~feeder_combout\ = \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(3),
	combout => \MEM_WB_Pipeline_Stage|ALU_Result_WB[3]~feeder_combout\);

-- Location: LCFF_X61_Y20_N9
\MEM_WB_Pipeline_Stage|ALU_Result_WB[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(3));

-- Location: LCCOMB_X61_Y23_N10
\WB_MemtoReg_Mux|Write_Data_WB[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|Read_Data_WB\(3))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|Read_Data_WB\(3),
	datab => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(3),
	datad => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	combout => \WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout\);

-- Location: LCCOMB_X63_Y24_N26
\ID_Registers|Read_Data_1_ID[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[2]~4_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(15))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(15),
	datab => \ID_Registers|register_rtl_0|auto_generated|ram_block1a2\,
	datad => \ID_Registers|register~combout\,
	combout => \ID_Registers|Read_Data_1_ID[2]~4_combout\);

-- Location: LCCOMB_X63_Y24_N14
\ID_Registers|Read_Data_1_ID[2]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[2]~5_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & (\ID_Registers|Read_Data_1_ID[2]~4_combout\)) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & 
-- ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & ((\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout\))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & (\ID_Registers|Read_Data_1_ID[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\,
	datab => \ID_Registers|Read_Data_1_ID[2]~4_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout\,
	datad => \Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\,
	combout => \ID_Registers|Read_Data_1_ID[2]~5_combout\);

-- Location: LCFF_X63_Y24_N15
\ID_EX_Pipeline_Stage|Read_Data_1_EX[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|Read_Data_1_ID[2]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(2));

-- Location: LCCOMB_X63_Y24_N2
\Data_forwarding_mux_A|Mux29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux29~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(2))) # (!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (((!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & 
-- \ID_EX_Pipeline_Stage|Read_Data_1_EX\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(2),
	datab => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	datac => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(2),
	datad => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	combout => \Data_forwarding_mux_A|Mux29~0_combout\);

-- Location: LCCOMB_X63_Y24_N22
\Data_forwarding_mux_A|Mux29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux29~1_combout\ = (\Data_forwarding_mux_A|Mux29~0_combout\) # ((!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout\ & \Data_Forwarding_unit|Forward_A[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	datab => \Data_forwarding_mux_A|Mux29~0_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout\,
	datad => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	combout => \Data_forwarding_mux_A|Mux29~1_combout\);

-- Location: LCCOMB_X63_Y24_N6
\EX_ALU|Mux29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux29~1_combout\ = (\EX_ALU|Mux29~0_combout\) # ((\EX_ALU_Control|ALU_Control_EX[1]~1_combout\ & (\EX_ALU|Add0~60_combout\ & !\EX_ALU_Control|ALU_Control_EX[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux29~0_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	datac => \EX_ALU|Add0~60_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	combout => \EX_ALU|Mux29~1_combout\);

-- Location: LCFF_X63_Y24_N7
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux29~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(2));

-- Location: LCFF_X56_Y21_N13
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(23));

-- Location: LCCOMB_X56_Y21_N12
\MEM_Data_Memory|Read_Data_MEM~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~4_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2\)) # (!\ID_Registers|register_rtl_0_bypass\(12) & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2\,
	datac => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(23),
	datad => \ID_Registers|register_rtl_0_bypass\(12),
	combout => \MEM_Data_Memory|Read_Data_MEM~4_combout\);

-- Location: LCCOMB_X63_Y24_N0
\MEM_Data_Memory|Read_Data_MEM~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~5_combout\ = (!\MEM_Data_Memory|always0~4_combout\ & (!\MEM_Data_Memory|always0~9_combout\ & (!\MEM_Data_Memory|always0~3_combout\ & \MEM_Data_Memory|Read_Data_MEM~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|always0~4_combout\,
	datab => \MEM_Data_Memory|always0~9_combout\,
	datac => \MEM_Data_Memory|always0~3_combout\,
	datad => \MEM_Data_Memory|Read_Data_MEM~4_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~5_combout\);

-- Location: LCCOMB_X63_Y24_N10
\MEM_Data_Memory|Read_Data_MEM[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(2) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM~5_combout\))) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Read_Data_MEM\(2),
	datab => \MEM_Data_Memory|Read_Data_MEM~5_combout\,
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(2));

-- Location: LCFF_X63_Y24_N11
\MEM_WB_Pipeline_Stage|Read_Data_WB[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(2));

-- Location: LCCOMB_X63_Y24_N4
\MEM_WB_Pipeline_Stage|ALU_Result_WB[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|ALU_Result_WB[2]~feeder_combout\ = \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(2),
	combout => \MEM_WB_Pipeline_Stage|ALU_Result_WB[2]~feeder_combout\);

-- Location: LCFF_X63_Y24_N5
\MEM_WB_Pipeline_Stage|ALU_Result_WB[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(2));

-- Location: LCCOMB_X63_Y24_N12
\WB_MemtoReg_Mux|Write_Data_WB[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|Read_Data_WB\(2))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB_Pipeline_Stage|Read_Data_WB\(2),
	datac => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(2),
	datad => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	combout => \WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout\);

-- Location: LCCOMB_X59_Y23_N28
\ID_Registers|Read_Data_1_ID[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[1]~2_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(13))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register_rtl_0_bypass\(13),
	datac => \ID_Registers|register_rtl_0|auto_generated|ram_block1a1\,
	datad => \ID_Registers|register~combout\,
	combout => \ID_Registers|Read_Data_1_ID[1]~2_combout\);

-- Location: LCCOMB_X59_Y23_N2
\ID_Registers|Read_Data_1_ID[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[1]~3_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & (\ID_Registers|Read_Data_1_ID[1]~2_combout\)) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & 
-- ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & ((\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout\))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & (\ID_Registers|Read_Data_1_ID[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\,
	datab => \ID_Registers|Read_Data_1_ID[1]~2_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout\,
	datad => \Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\,
	combout => \ID_Registers|Read_Data_1_ID[1]~3_combout\);

-- Location: LCFF_X59_Y23_N3
\ID_EX_Pipeline_Stage|Read_Data_1_EX[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|Read_Data_1_ID[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(1));

-- Location: LCCOMB_X59_Y23_N20
\Data_forwarding_mux_A|Mux30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux30~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(1))) # (!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(1),
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(1),
	datad => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	combout => \Data_forwarding_mux_A|Mux30~0_combout\);

-- Location: LCCOMB_X59_Y23_N6
\Data_forwarding_mux_A|Mux30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux30~1_combout\ = (\Data_Forwarding_unit|Forward_A[0]~5_combout\ & ((\Data_Forwarding_unit|Forward_A[1]~1_combout\ & ((\Data_forwarding_mux_A|Mux30~0_combout\))) # (!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & 
-- (\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout\)))) # (!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & (((\Data_forwarding_mux_A|Mux30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout\,
	datab => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	datac => \Data_forwarding_mux_A|Mux30~0_combout\,
	datad => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	combout => \Data_forwarding_mux_A|Mux30~1_combout\);

-- Location: LCCOMB_X59_Y23_N10
\EX_ALU_Mux|ALU_Data_2_EX[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[1]~1_combout\ = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(1))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & ((\Data_forwarding_mux_B|Mux30~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(1),
	datac => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datad => \Data_forwarding_mux_B|Mux30~1_combout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[1]~1_combout\);

-- Location: LCCOMB_X59_Y23_N16
\EX_ALU|Mux30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux30~0_combout\ = (!\EX_ALU_Control|ALU_Control_EX[1]~1_combout\ & ((\Data_forwarding_mux_A|Mux30~1_combout\ & ((\EX_ALU_Control|ALU_Control_EX[0]~0_combout\) # (\EX_ALU_Mux|ALU_Data_2_EX[1]~1_combout\))) # 
-- (!\Data_forwarding_mux_A|Mux30~1_combout\ & (\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & \EX_ALU_Mux|ALU_Data_2_EX[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_A|Mux30~1_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	datad => \EX_ALU_Mux|ALU_Data_2_EX[1]~1_combout\,
	combout => \EX_ALU|Mux30~0_combout\);

-- Location: LCCOMB_X59_Y23_N12
\EX_ALU|Mux30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux30~1_combout\ = (\EX_ALU|Mux30~0_combout\) # ((\EX_ALU_Control|ALU_Control_EX[1]~1_combout\ & (\EX_ALU|Add0~57_combout\ & !\EX_ALU_Control|ALU_Control_EX[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	datab => \EX_ALU|Add0~57_combout\,
	datac => \EX_ALU|Mux30~0_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	combout => \EX_ALU|Mux30~1_combout\);

-- Location: LCFF_X59_Y23_N13
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux30~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(1));

-- Location: LCCOMB_X59_Y23_N24
\MEM_WB_Pipeline_Stage|ALU_Result_WB[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|ALU_Result_WB[1]~feeder_combout\ = \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(1),
	combout => \MEM_WB_Pipeline_Stage|ALU_Result_WB[1]~feeder_combout\);

-- Location: LCFF_X59_Y23_N25
\MEM_WB_Pipeline_Stage|ALU_Result_WB[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(1));

-- Location: LCCOMB_X59_Y23_N18
\WB_MemtoReg_Mux|Write_Data_WB[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|Read_Data_WB\(1))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|Read_Data_WB\(1),
	datac => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(1),
	datad => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	combout => \WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout\);

-- Location: LCFF_X65_Y22_N11
\ID_Registers|register_rtl_0_bypass[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(63));

-- Location: LCCOMB_X65_Y22_N28
\ID_Registers|Read_Data_1_ID[26]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[26]~52_combout\ = (\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0_bypass\(63)))) # (!\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0|auto_generated|ram_block1a26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register~combout\,
	datac => \ID_Registers|register_rtl_0|auto_generated|ram_block1a26\,
	datad => \ID_Registers|register_rtl_0_bypass\(63),
	combout => \ID_Registers|Read_Data_1_ID[26]~52_combout\);

-- Location: LCCOMB_X65_Y22_N8
\ID_Registers|Read_Data_1_ID[26]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[26]~53_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & (\ID_Registers|Read_Data_1_ID[26]~52_combout\)) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & 
-- ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & ((\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout\))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & (\ID_Registers|Read_Data_1_ID[26]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\,
	datab => \ID_Registers|Read_Data_1_ID[26]~52_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout\,
	datad => \Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\,
	combout => \ID_Registers|Read_Data_1_ID[26]~53_combout\);

-- Location: LCFF_X65_Y22_N9
\ID_EX_Pipeline_Stage|Read_Data_1_EX[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|Read_Data_1_ID[26]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(26));

-- Location: LCCOMB_X65_Y22_N14
\Data_forwarding_mux_A|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux5~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(26))) # (!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(26),
	datac => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(26),
	datad => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	combout => \Data_forwarding_mux_A|Mux5~0_combout\);

-- Location: LCCOMB_X65_Y22_N0
\Data_forwarding_mux_A|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux5~1_combout\ = (\Data_Forwarding_unit|Forward_A[0]~5_combout\ & ((\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (\Data_forwarding_mux_A|Mux5~0_combout\)) # (!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & 
-- ((\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout\))))) # (!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & (\Data_forwarding_mux_A|Mux5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	datab => \Data_forwarding_mux_A|Mux5~0_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout\,
	datad => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	combout => \Data_forwarding_mux_A|Mux5~1_combout\);

-- Location: LCCOMB_X65_Y22_N26
\EX_ALU|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux5~0_combout\ = (\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & ((\Data_forwarding_mux_A|Mux5~1_combout\) # ((\Data_forwarding_mux_B|Mux5~1_combout\ & !\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\)))) # (!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ 
-- & (\Data_forwarding_mux_B|Mux5~1_combout\ & (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & \Data_forwarding_mux_A|Mux5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datab => \Data_forwarding_mux_B|Mux5~1_combout\,
	datac => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datad => \Data_forwarding_mux_A|Mux5~1_combout\,
	combout => \EX_ALU|Mux5~0_combout\);

-- Location: LCCOMB_X65_Y22_N18
\EX_ALU|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux5~1_combout\ = (\EX_ALU_Control|ALU_Control_EX[1]~1_combout\ & (\EX_ALU|Add0~112_combout\ & (!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\))) # (!\EX_ALU_Control|ALU_Control_EX[1]~1_combout\ & (((\EX_ALU|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~112_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	datad => \EX_ALU|Mux5~0_combout\,
	combout => \EX_ALU|Mux5~1_combout\);

-- Location: LCFF_X65_Y22_N19
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux5~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(26));

-- Location: LCCOMB_X65_Y22_N4
\MEM_Data_Memory|always0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|always0~8_combout\ = (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(28)) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(26)) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(25)) # (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(28),
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(26),
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(25),
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(27),
	combout => \MEM_Data_Memory|always0~8_combout\);

-- Location: LCCOMB_X60_Y22_N4
\MEM_Data_Memory|always0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|always0~6_combout\ = (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(17)) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(18)) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(19)) # (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(17),
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(18),
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(19),
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(20),
	combout => \MEM_Data_Memory|always0~6_combout\);

-- Location: LCCOMB_X66_Y22_N12
\MEM_Data_Memory|always0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|always0~7_combout\ = (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(24)) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(23)) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(22)) # (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(24),
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(23),
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(22),
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(21),
	combout => \MEM_Data_Memory|always0~7_combout\);

-- Location: LCCOMB_X60_Y24_N16
\MEM_Data_Memory|always0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|always0~9_combout\ = (\MEM_Data_Memory|always0~5_combout\) # ((\MEM_Data_Memory|always0~8_combout\) # ((\MEM_Data_Memory|always0~6_combout\) # (\MEM_Data_Memory|always0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|always0~5_combout\,
	datab => \MEM_Data_Memory|always0~8_combout\,
	datac => \MEM_Data_Memory|always0~6_combout\,
	datad => \MEM_Data_Memory|always0~7_combout\,
	combout => \MEM_Data_Memory|always0~9_combout\);

-- Location: LCFF_X56_Y21_N15
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(33));

-- Location: LCCOMB_X56_Y21_N14
\MEM_Data_Memory|Read_Data_MEM~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~14_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a7\)) # (!\ID_Registers|register_rtl_0_bypass\(12) & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(33))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a7\,
	datac => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(33),
	datad => \ID_Registers|register_rtl_0_bypass\(12),
	combout => \MEM_Data_Memory|Read_Data_MEM~14_combout\);

-- Location: LCCOMB_X57_Y21_N30
\MEM_Data_Memory|Read_Data_MEM~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~15_combout\ = (!\MEM_Data_Memory|always0~3_combout\ & (!\MEM_Data_Memory|always0~9_combout\ & (!\MEM_Data_Memory|always0~4_combout\ & \MEM_Data_Memory|Read_Data_MEM~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|always0~3_combout\,
	datab => \MEM_Data_Memory|always0~9_combout\,
	datac => \MEM_Data_Memory|always0~4_combout\,
	datad => \MEM_Data_Memory|Read_Data_MEM~14_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~15_combout\);

-- Location: LCCOMB_X57_Y21_N12
\MEM_Data_Memory|Read_Data_MEM[7]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(7) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM~15_combout\)) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Read_Data_MEM~15_combout\,
	datac => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	datad => \MEM_Data_Memory|Read_Data_MEM\(7),
	combout => \MEM_Data_Memory|Read_Data_MEM\(7));

-- Location: LCFF_X57_Y21_N13
\MEM_WB_Pipeline_Stage|Read_Data_WB[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(7));

-- Location: LCCOMB_X59_Y22_N2
\WB_MemtoReg_Mux|Write_Data_WB[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Read_Data_WB\(7)))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	datab => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(7),
	datad => \MEM_WB_Pipeline_Stage|Read_Data_WB\(7),
	combout => \WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout\);

-- Location: LCCOMB_X59_Y22_N14
\ID_Registers|Read_Data_1_ID[7]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[7]~15_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & (\ID_Registers|Read_Data_1_ID[7]~14_combout\)) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & 
-- ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & ((\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout\))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & (\ID_Registers|Read_Data_1_ID[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|Read_Data_1_ID[7]~14_combout\,
	datab => \Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout\,
	datad => \Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\,
	combout => \ID_Registers|Read_Data_1_ID[7]~15_combout\);

-- Location: LCFF_X59_Y22_N15
\ID_EX_Pipeline_Stage|Read_Data_1_EX[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|Read_Data_1_ID[7]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(7));

-- Location: LCCOMB_X59_Y22_N10
\Data_forwarding_mux_A|Mux24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux24~0_combout\ = (\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(7))))) # (!\Data_Forwarding_unit|Forward_A[1]~1_combout\ & (!\Data_Forwarding_unit|Forward_A[0]~5_combout\ & 
-- (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(7),
	datac => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(7),
	combout => \Data_forwarding_mux_A|Mux24~0_combout\);

-- Location: LCCOMB_X59_Y22_N28
\Data_forwarding_mux_A|Mux24~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Data_forwarding_mux_A|Mux24~1_combout\ = (\Data_forwarding_mux_A|Mux24~0_combout\) # ((\Data_Forwarding_unit|Forward_A[0]~5_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout\ & !\Data_Forwarding_unit|Forward_A[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout\,
	datac => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	datad => \Data_forwarding_mux_A|Mux24~0_combout\,
	combout => \Data_forwarding_mux_A|Mux24~1_combout\);

-- Location: LCCOMB_X59_Y22_N30
\EX_ALU|Mux24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux24~0_combout\ = (!\EX_ALU_Control|ALU_Control_EX[1]~1_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[7]~7_combout\ & ((\Data_forwarding_mux_A|Mux24~1_combout\) # (\EX_ALU_Control|ALU_Control_EX[0]~0_combout\))) # 
-- (!\EX_ALU_Mux|ALU_Data_2_EX[7]~7_combout\ & (\Data_forwarding_mux_A|Mux24~1_combout\ & \EX_ALU_Control|ALU_Control_EX[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[7]~7_combout\,
	datab => \Data_forwarding_mux_A|Mux24~1_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	combout => \EX_ALU|Mux24~0_combout\);

-- Location: LCCOMB_X59_Y22_N0
\EX_ALU|Mux24~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux24~1_combout\ = (\EX_ALU|Mux24~0_combout\) # ((\EX_ALU|Add0~71_combout\ & (!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & \EX_ALU_Control|ALU_Control_EX[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~71_combout\,
	datab => \EX_ALU|Mux24~0_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	combout => \EX_ALU|Mux24~1_combout\);

-- Location: LCFF_X59_Y22_N1
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux24~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(7));

-- Location: LCCOMB_X59_Y20_N18
\MEM_Data_Memory|always0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|always0~2_combout\ = (!\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(4) & (!\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(7) & (!\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(5) & !\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(4),
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(7),
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(5),
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(6),
	combout => \MEM_Data_Memory|always0~2_combout\);

-- Location: LCCOMB_X61_Y20_N10
\MEM_Data_Memory|always0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|always0~1_combout\ = (!\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(1) & (!\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(0) & (!\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(2) & !\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(1),
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(0),
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(2),
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(3),
	combout => \MEM_Data_Memory|always0~1_combout\);

-- Location: LCCOMB_X59_Y21_N20
\EX_ALU|Mux19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux19~1_combout\ = (\EX_ALU|Mux19~0_combout\) # ((\EX_ALU_Control|ALU_Control_EX[1]~1_combout\ & (\EX_ALU|Add0~82_combout\ & !\EX_ALU_Control|ALU_Control_EX[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux19~0_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	datac => \EX_ALU|Add0~82_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	combout => \EX_ALU|Mux19~1_combout\);

-- Location: LCFF_X59_Y21_N21
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux19~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(12));

-- Location: LCCOMB_X63_Y21_N18
\MEM_Data_Memory|always0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|always0~0_combout\ = (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(11)) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(12)) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(9)) # (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(11),
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(12),
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(9),
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(10),
	combout => \MEM_Data_Memory|always0~0_combout\);

-- Location: LCCOMB_X63_Y21_N12
\MEM_Data_Memory|always0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|always0~3_combout\ = (\MEM_Data_Memory|always0~0_combout\) # ((!\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(8) & (\MEM_Data_Memory|always0~2_combout\ & \MEM_Data_Memory|always0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(8),
	datab => \MEM_Data_Memory|always0~2_combout\,
	datac => \MEM_Data_Memory|always0~1_combout\,
	datad => \MEM_Data_Memory|always0~0_combout\,
	combout => \MEM_Data_Memory|always0~3_combout\);

-- Location: LCFF_X56_Y21_N25
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(19));

-- Location: LCCOMB_X56_Y21_N24
\MEM_Data_Memory|Read_Data_MEM~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~0_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0~portbdataout\)) # (!\ID_Registers|register_rtl_0_bypass\(12) & 
-- ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	datac => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(19),
	datad => \ID_Registers|register_rtl_0_bypass\(12),
	combout => \MEM_Data_Memory|Read_Data_MEM~0_combout\);

-- Location: LCCOMB_X65_Y23_N30
\MEM_Data_Memory|Read_Data_MEM~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~1_combout\ = (!\MEM_Data_Memory|always0~9_combout\ & (!\MEM_Data_Memory|always0~3_combout\ & (\MEM_Data_Memory|Read_Data_MEM~0_combout\ & !\MEM_Data_Memory|always0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|always0~9_combout\,
	datab => \MEM_Data_Memory|always0~3_combout\,
	datac => \MEM_Data_Memory|Read_Data_MEM~0_combout\,
	datad => \MEM_Data_Memory|always0~4_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~1_combout\);

-- Location: LCCOMB_X65_Y23_N26
\MEM_Data_Memory|Read_Data_MEM[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(0) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM~1_combout\)) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Read_Data_MEM~1_combout\,
	datac => \MEM_Data_Memory|Read_Data_MEM\(0),
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(0));

-- Location: LCFF_X65_Y23_N27
\MEM_WB_Pipeline_Stage|Read_Data_WB[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(0));

-- Location: LCCOMB_X65_Y23_N14
\WB_MemtoReg_Mux|Write_Data_WB[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Read_Data_WB\(0)))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	datac => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(0),
	datad => \MEM_WB_Pipeline_Stage|Read_Data_WB\(0),
	combout => \WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout\);

-- Location: LCFF_X65_Y23_N15
\ID_Registers|register_rtl_0_bypass[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(11));

-- Location: LCCOMB_X65_Y23_N0
\ID_Registers|Read_Data_1_ID[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[0]~0_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(11))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a0~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register~combout\,
	datac => \ID_Registers|register_rtl_0_bypass\(11),
	datad => \ID_Registers|register_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	combout => \ID_Registers|Read_Data_1_ID[0]~0_combout\);

-- Location: LCCOMB_X65_Y23_N8
\ID_Registers|Read_Data_1_ID[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[0]~1_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & (\ID_Registers|Read_Data_1_ID[0]~0_combout\)) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & 
-- ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & ((\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout\))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & (\ID_Registers|Read_Data_1_ID[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\,
	datab => \ID_Registers|Read_Data_1_ID[0]~0_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout\,
	datad => \Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\,
	combout => \ID_Registers|Read_Data_1_ID[0]~1_combout\);

-- Location: LCFF_X61_Y23_N11
\ID_Registers|register_rtl_0_bypass[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(17));

-- Location: LCCOMB_X61_Y23_N28
\ID_Registers|Read_Data_1_ID[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[3]~6_combout\ = (\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0_bypass\(17)))) # (!\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0|auto_generated|ram_block1a3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register_rtl_0|auto_generated|ram_block1a3\,
	datac => \ID_Registers|register~combout\,
	datad => \ID_Registers|register_rtl_0_bypass\(17),
	combout => \ID_Registers|Read_Data_1_ID[3]~6_combout\);

-- Location: LCCOMB_X61_Y23_N30
\ID_Registers|Read_Data_1_ID[3]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[3]~7_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & ((\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & ((\ID_Registers|Read_Data_1_ID[3]~6_combout\))) # 
-- (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & (((\ID_Registers|Read_Data_1_ID[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout\,
	datac => \Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\,
	datad => \ID_Registers|Read_Data_1_ID[3]~6_combout\,
	combout => \ID_Registers|Read_Data_1_ID[3]~7_combout\);

-- Location: LCFF_X58_Y23_N27
\ID_Registers|register_rtl_0_bypass[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(21));

-- Location: LCCOMB_X58_Y23_N12
\ID_Registers|Read_Data_1_ID[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[5]~10_combout\ = (\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0_bypass\(21)))) # (!\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0|auto_generated|ram_block1a5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0|auto_generated|ram_block1a5\,
	datac => \ID_Registers|register~combout\,
	datad => \ID_Registers|register_rtl_0_bypass\(21),
	combout => \ID_Registers|Read_Data_1_ID[5]~10_combout\);

-- Location: LCCOMB_X58_Y23_N18
\ID_Registers|Read_Data_1_ID[5]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[5]~11_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & (\ID_Registers|Read_Data_1_ID[5]~10_combout\)) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & 
-- ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & ((\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout\))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & (\ID_Registers|Read_Data_1_ID[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|Read_Data_1_ID[5]~10_combout\,
	datab => \Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout\,
	datad => \Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\,
	combout => \ID_Registers|Read_Data_1_ID[5]~11_combout\);

-- Location: LCFF_X59_Y21_N11
\ID_Registers|register_rtl_0_bypass[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(35));

-- Location: LCCOMB_X59_Y21_N28
\ID_Registers|Read_Data_1_ID[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[12]~24_combout\ = (\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0_bypass\(35)))) # (!\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0|auto_generated|ram_block1a12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register~combout\,
	datab => \ID_Registers|register_rtl_0|auto_generated|ram_block1a12\,
	datad => \ID_Registers|register_rtl_0_bypass\(35),
	combout => \ID_Registers|Read_Data_1_ID[12]~24_combout\);

-- Location: LCCOMB_X59_Y21_N2
\ID_Registers|Read_Data_1_ID[12]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[12]~25_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & ((\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & ((\ID_Registers|Read_Data_1_ID[12]~24_combout\))) # 
-- (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & (((\ID_Registers|Read_Data_1_ID[12]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout\,
	datac => \Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\,
	datad => \ID_Registers|Read_Data_1_ID[12]~24_combout\,
	combout => \ID_Registers|Read_Data_1_ID[12]~25_combout\);

-- Location: LCCOMB_X67_Y20_N28
\ID_Registers|Read_Data_1_ID[13]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[13]~26_combout\ = (\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0_bypass\(37)))) # (!\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0|auto_generated|ram_block1a13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register~combout\,
	datac => \ID_Registers|register_rtl_0|auto_generated|ram_block1a13\,
	datad => \ID_Registers|register_rtl_0_bypass\(37),
	combout => \ID_Registers|Read_Data_1_ID[13]~26_combout\);

-- Location: LCCOMB_X67_Y20_N18
\ID_Registers|Read_Data_1_ID[13]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[13]~27_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & ((\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & ((\ID_Registers|Read_Data_1_ID[13]~26_combout\))) # 
-- (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & (((\ID_Registers|Read_Data_1_ID[13]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\,
	datab => \Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout\,
	datad => \ID_Registers|Read_Data_1_ID[13]~26_combout\,
	combout => \ID_Registers|Read_Data_1_ID[13]~27_combout\);

-- Location: LCFF_X58_Y22_N19
\ID_Registers|register_rtl_0_bypass[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(39));

-- Location: LCCOMB_X58_Y22_N28
\ID_Registers|Read_Data_1_ID[14]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[14]~28_combout\ = (\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0_bypass\(39)))) # (!\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0|auto_generated|ram_block1a14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0|auto_generated|ram_block1a14\,
	datab => \ID_Registers|register~combout\,
	datad => \ID_Registers|register_rtl_0_bypass\(39),
	combout => \ID_Registers|Read_Data_1_ID[14]~28_combout\);

-- Location: LCCOMB_X58_Y22_N10
\ID_Registers|Read_Data_1_ID[14]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[14]~29_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & (\ID_Registers|Read_Data_1_ID[14]~28_combout\)) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & 
-- ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & ((\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout\))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & (\ID_Registers|Read_Data_1_ID[14]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\,
	datab => \ID_Registers|Read_Data_1_ID[14]~28_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout\,
	datad => \Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\,
	combout => \ID_Registers|Read_Data_1_ID[14]~29_combout\);

-- Location: LCFF_X67_Y21_N3
\ID_Registers|register_rtl_0_bypass[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(43));

-- Location: LCCOMB_X67_Y21_N28
\ID_Registers|Read_Data_1_ID[16]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[16]~32_combout\ = (\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0_bypass\(43)))) # (!\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0|auto_generated|ram_block1a16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register~combout\,
	datac => \ID_Registers|register_rtl_0|auto_generated|ram_block1a16\,
	datad => \ID_Registers|register_rtl_0_bypass\(43),
	combout => \ID_Registers|Read_Data_1_ID[16]~32_combout\);

-- Location: LCCOMB_X67_Y20_N20
\ID_Registers|Read_Data_1_ID[16]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[16]~33_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & ((\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & ((\ID_Registers|Read_Data_1_ID[16]~32_combout\))) # 
-- (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & (((\ID_Registers|Read_Data_1_ID[16]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout\,
	datac => \ID_Registers|Read_Data_1_ID[16]~32_combout\,
	datad => \Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\,
	combout => \ID_Registers|Read_Data_1_ID[16]~33_combout\);

-- Location: LCFF_X58_Y21_N27
\ID_Registers|register_rtl_0_bypass[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(45));

-- Location: LCCOMB_X58_Y21_N4
\ID_Registers|Read_Data_1_ID[17]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[17]~34_combout\ = (\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0_bypass\(45)))) # (!\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0|auto_generated|ram_block1a17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register~combout\,
	datac => \ID_Registers|register_rtl_0|auto_generated|ram_block1a17\,
	datad => \ID_Registers|register_rtl_0_bypass\(45),
	combout => \ID_Registers|Read_Data_1_ID[17]~34_combout\);

-- Location: LCCOMB_X58_Y21_N2
\ID_Registers|Read_Data_1_ID[17]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[17]~35_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & (\ID_Registers|Read_Data_1_ID[17]~34_combout\)) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & 
-- ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & ((\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout\))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & (\ID_Registers|Read_Data_1_ID[17]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\,
	datab => \ID_Registers|Read_Data_1_ID[17]~34_combout\,
	datac => \Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\,
	datad => \WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout\,
	combout => \ID_Registers|Read_Data_1_ID[17]~35_combout\);

-- Location: LCFF_X61_Y24_N19
\ID_Registers|register_rtl_0_bypass[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(51));

-- Location: LCCOMB_X61_Y24_N4
\ID_Registers|Read_Data_1_ID[20]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[20]~40_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(51))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a20\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register~combout\,
	datab => \ID_Registers|register_rtl_0_bypass\(51),
	datac => \ID_Registers|register_rtl_0|auto_generated|ram_block1a20\,
	combout => \ID_Registers|Read_Data_1_ID[20]~40_combout\);

-- Location: LCCOMB_X61_Y24_N24
\ID_Registers|Read_Data_1_ID[20]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[20]~41_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & (((\ID_Registers|Read_Data_1_ID[20]~40_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & 
-- ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout\)) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & ((\ID_Registers|Read_Data_1_ID[20]~40_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout\,
	datab => \ID_Registers|Read_Data_1_ID[20]~40_combout\,
	datac => \Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\,
	datad => \Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\,
	combout => \ID_Registers|Read_Data_1_ID[20]~41_combout\);

-- Location: LCFF_X66_Y23_N5
\ID_Registers|register_rtl_0_bypass[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(57));

-- Location: LCCOMB_X67_Y23_N6
\ID_Registers|Read_Data_1_ID[23]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[23]~46_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(57))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register~combout\,
	datab => \ID_Registers|register_rtl_0_bypass\(57),
	datad => \ID_Registers|register_rtl_0|auto_generated|ram_block1a23\,
	combout => \ID_Registers|Read_Data_1_ID[23]~46_combout\);

-- Location: LCCOMB_X67_Y23_N16
\ID_Registers|Read_Data_1_ID[23]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[23]~47_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & (((\ID_Registers|Read_Data_1_ID[23]~46_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & 
-- ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout\)) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & ((\ID_Registers|Read_Data_1_ID[23]~46_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout\,
	datab => \ID_Registers|Read_Data_1_ID[23]~46_combout\,
	datac => \Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\,
	datad => \Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\,
	combout => \ID_Registers|Read_Data_1_ID[23]~47_combout\);

-- Location: LCFF_X67_Y23_N3
\ID_Registers|register_rtl_0_bypass[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(59));

-- Location: LCCOMB_X67_Y23_N20
\ID_Registers|Read_Data_1_ID[24]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[24]~48_combout\ = (\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0_bypass\(59)))) # (!\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0|auto_generated|ram_block1a24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register~combout\,
	datab => \ID_Registers|register_rtl_0|auto_generated|ram_block1a24\,
	datad => \ID_Registers|register_rtl_0_bypass\(59),
	combout => \ID_Registers|Read_Data_1_ID[24]~48_combout\);

-- Location: LCCOMB_X67_Y23_N26
\ID_Registers|Read_Data_1_ID[24]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[24]~49_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & ((\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & (\ID_Registers|Read_Data_1_ID[24]~48_combout\)) # 
-- (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & ((\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout\))))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & (\ID_Registers|Read_Data_1_ID[24]~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|Read_Data_1_ID[24]~48_combout\,
	datab => \Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\,
	datac => \Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\,
	datad => \WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout\,
	combout => \ID_Registers|Read_Data_1_ID[24]~49_combout\);

-- Location: LCFF_X66_Y21_N29
\ID_Registers|register_rtl_0_bypass[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(61));

-- Location: LCCOMB_X67_Y23_N4
\ID_Registers|Read_Data_1_ID[25]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[25]~50_combout\ = (\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0_bypass\(61)))) # (!\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0|auto_generated|ram_block1a25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register~combout\,
	datab => \ID_Registers|register_rtl_0|auto_generated|ram_block1a25\,
	datad => \ID_Registers|register_rtl_0_bypass\(61),
	combout => \ID_Registers|Read_Data_1_ID[25]~50_combout\);

-- Location: LCCOMB_X67_Y23_N22
\ID_Registers|Read_Data_1_ID[25]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[25]~51_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & (((\ID_Registers|Read_Data_1_ID[25]~50_combout\)))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & 
-- ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & (\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout\)) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & ((\ID_Registers|Read_Data_1_ID[25]~50_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\,
	datab => \WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout\,
	datac => \ID_Registers|Read_Data_1_ID[25]~50_combout\,
	datad => \Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\,
	combout => \ID_Registers|Read_Data_1_ID[25]~51_combout\);

-- Location: LCCOMB_X61_Y21_N20
\ID_Registers|Read_Data_1_ID[28]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[28]~56_combout\ = (\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0_bypass\(67)))) # (!\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0|auto_generated|ram_block1a28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register~combout\,
	datac => \ID_Registers|register_rtl_0|auto_generated|ram_block1a28\,
	datad => \ID_Registers|register_rtl_0_bypass\(67),
	combout => \ID_Registers|Read_Data_1_ID[28]~56_combout\);

-- Location: LCCOMB_X61_Y21_N2
\ID_Registers|Read_Data_1_ID[28]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[28]~57_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & (\ID_Registers|Read_Data_1_ID[28]~56_combout\)) # (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & 
-- ((\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & ((\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout\))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & (\ID_Registers|Read_Data_1_ID[28]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|Read_Data_1_ID[28]~56_combout\,
	datab => \Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\,
	datac => \Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\,
	datad => \WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout\,
	combout => \ID_Registers|Read_Data_1_ID[28]~57_combout\);

-- Location: LCFF_X60_Y21_N27
\ID_Registers|register_rtl_0_bypass[71]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(71));

-- Location: LCCOMB_X60_Y21_N20
\ID_Registers|Read_Data_1_ID[30]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[30]~60_combout\ = (\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0_bypass\(71)))) # (!\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0|auto_generated|ram_block1a30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register~combout\,
	datac => \ID_Registers|register_rtl_0|auto_generated|ram_block1a30\,
	datad => \ID_Registers|register_rtl_0_bypass\(71),
	combout => \ID_Registers|Read_Data_1_ID[30]~60_combout\);

-- Location: LCCOMB_X60_Y21_N10
\ID_Registers|Read_Data_1_ID[30]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|Read_Data_1_ID[30]~61_combout\ = (\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & ((\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & (\ID_Registers|Read_Data_1_ID[30]~60_combout\)) # 
-- (!\Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\ & ((\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout\))))) # (!\Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\ & (\ID_Registers|Read_Data_1_ID[30]~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\,
	datab => \ID_Registers|Read_Data_1_ID[30]~60_combout\,
	datac => \WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout\,
	datad => \Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\,
	combout => \ID_Registers|Read_Data_1_ID[30]~61_combout\);

-- Location: LCCOMB_X65_Y26_N24
\ID_EX_Pipeline_Stage|Instruction_EX[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Instruction_EX[0]~feeder_combout\ = \IF_ID_Pipeline_Stage|Instruction_ID\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID_Pipeline_Stage|Instruction_ID\(19),
	combout => \ID_EX_Pipeline_Stage|Instruction_EX[0]~feeder_combout\);

-- Location: LCFF_X65_Y26_N25
\ID_EX_Pipeline_Stage|Instruction_EX[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Instruction_EX[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Instruction_EX\(0));

-- Location: LCFF_X63_Y25_N3
\ID_EX_Pipeline_Stage|Instruction_EX[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_ID_Pipeline_Stage|Instruction_ID\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Instruction_EX\(1));

-- Location: LCFF_X63_Y24_N29
\ID_EX_Pipeline_Stage|Instruction_EX[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_ID_Pipeline_Stage|Instruction_ID\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Instruction_EX\(2));

-- Location: LCCOMB_X70_Y24_N16
\ID_EX_Pipeline_Stage|Instruction_EX[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Instruction_EX[5]~feeder_combout\ = \ID_Registers|register_rtl_0_bypass\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ID_Registers|register_rtl_0_bypass\(2),
	combout => \ID_EX_Pipeline_Stage|Instruction_EX[5]~feeder_combout\);

-- Location: LCFF_X70_Y24_N17
\ID_EX_Pipeline_Stage|Instruction_EX[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Instruction_EX[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Instruction_EX\(5));

-- Location: LCCOMB_X65_Y25_N2
\ID_EX_Pipeline_Stage|Instruction_EX[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Instruction_EX[26]~feeder_combout\ = \ID_Registers|register_rtl_0_bypass\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ID_Registers|register_rtl_0_bypass\(4),
	combout => \ID_EX_Pipeline_Stage|Instruction_EX[26]~feeder_combout\);

-- Location: LCFF_X65_Y25_N3
\ID_EX_Pipeline_Stage|Instruction_EX[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Instruction_EX[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Instruction_EX\(26));

-- Location: LCCOMB_X65_Y25_N12
\ID_EX_Pipeline_Stage|Instruction_EX[27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Instruction_EX[27]~feeder_combout\ = \ID_Registers|register_rtl_0_bypass\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ID_Registers|register_rtl_0_bypass\(4),
	combout => \ID_EX_Pipeline_Stage|Instruction_EX[27]~feeder_combout\);

-- Location: LCFF_X65_Y25_N13
\ID_EX_Pipeline_Stage|Instruction_EX[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Instruction_EX[27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Instruction_EX\(27));

-- Location: LCCOMB_X65_Y25_N6
\ID_EX_Pipeline_Stage|Instruction_EX[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Instruction_EX[31]~feeder_combout\ = \ID_Registers|register_rtl_0_bypass\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ID_Registers|register_rtl_0_bypass\(4),
	combout => \ID_EX_Pipeline_Stage|Instruction_EX[31]~feeder_combout\);

-- Location: LCFF_X65_Y25_N7
\ID_EX_Pipeline_Stage|Instruction_EX[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Instruction_EX[31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Instruction_EX\(31));

-- Location: LCCOMB_X63_Y24_N16
\EX_ALU_Mux|ALU_Data_2_EX[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[2]~2_combout\ = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2)))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & (\Data_forwarding_mux_B|Mux29~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datab => \Data_forwarding_mux_B|Mux29~1_combout\,
	datac => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2),
	combout => \EX_ALU_Mux|ALU_Data_2_EX[2]~2_combout\);

-- Location: LCCOMB_X62_Y20_N16
\EX_ALU_Mux|ALU_Data_2_EX[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[4]~4_combout\ = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & \Data_forwarding_mux_B|Mux27~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datad => \Data_forwarding_mux_B|Mux27~1_combout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[4]~4_combout\);

-- Location: LCCOMB_X58_Y23_N2
\EX_ALU_Mux|ALU_Data_2_EX[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[5]~5_combout\ = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & ((\ID_EX_Pipeline_Stage|Instruction_EX\(21)))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & (\Data_forwarding_mux_B|Mux26~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_B|Mux26~1_combout\,
	datab => \ID_EX_Pipeline_Stage|Instruction_EX\(21),
	datad => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[5]~5_combout\);

-- Location: LCCOMB_X61_Y22_N6
\EX_ALU_Mux|ALU_Data_2_EX[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[6]~6_combout\ = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & \Data_forwarding_mux_B|Mux25~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datad => \Data_forwarding_mux_B|Mux25~1_combout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[6]~6_combout\);

-- Location: LCCOMB_X59_Y22_N6
\EX_ALU_Mux|ALU_Data_2_EX[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[7]~7_combout\ = (\Data_forwarding_mux_B|Mux24~1_combout\ & !\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Data_forwarding_mux_B|Mux24~1_combout\,
	datad => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[7]~7_combout\);

-- Location: LCCOMB_X63_Y20_N6
\EX_ALU_Mux|ALU_Data_2_EX[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[8]~8_combout\ = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & \Data_forwarding_mux_B|Mux23~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datad => \Data_forwarding_mux_B|Mux23~1_combout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[8]~8_combout\);

-- Location: LCCOMB_X63_Y20_N10
\EX_ALU_Mux|ALU_Data_2_EX[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[9]~9_combout\ = (\Data_forwarding_mux_B|Mux22~1_combout\ & !\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_B|Mux22~1_combout\,
	datad => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[9]~9_combout\);

-- Location: LCCOMB_X62_Y24_N14
\EX_ALU_Mux|ALU_Data_2_EX[10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[10]~10_combout\ = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & \Data_forwarding_mux_B|Mux21~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datac => \Data_forwarding_mux_B|Mux21~1_combout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[10]~10_combout\);

-- Location: LCCOMB_X63_Y21_N10
\EX_ALU_Mux|ALU_Data_2_EX[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[11]~11_combout\ = (\Data_forwarding_mux_B|Mux20~1_combout\ & !\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Data_forwarding_mux_B|Mux20~1_combout\,
	datad => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[11]~11_combout\);

-- Location: LCCOMB_X59_Y21_N18
\EX_ALU_Mux|ALU_Data_2_EX[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[12]~12_combout\ = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & ((\ID_EX_Pipeline_Stage|Instruction_EX\(17)))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & (\Data_forwarding_mux_B|Mux19~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Data_forwarding_mux_B|Mux19~1_combout\,
	datac => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datad => \ID_EX_Pipeline_Stage|Instruction_EX\(17),
	combout => \EX_ALU_Mux|ALU_Data_2_EX[12]~12_combout\);

-- Location: LCCOMB_X65_Y24_N18
\EX_ALU_Mux|ALU_Data_2_EX[13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[13]~13_combout\ = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & (\ID_EX_Pipeline_Stage|Instruction_EX\(18))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & ((\Data_forwarding_mux_B|Mux18~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datac => \ID_EX_Pipeline_Stage|Instruction_EX\(18),
	datad => \Data_forwarding_mux_B|Mux18~1_combout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[13]~13_combout\);

-- Location: LCCOMB_X58_Y22_N16
\EX_ALU_Mux|ALU_Data_2_EX[14]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[14]~14_combout\ = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & ((\ID_EX_Pipeline_Stage|Instruction_EX\(19)))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & (\Data_forwarding_mux_B|Mux17~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Data_forwarding_mux_B|Mux17~1_combout\,
	datac => \ID_EX_Pipeline_Stage|Instruction_EX\(19),
	datad => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[14]~14_combout\);

-- Location: LCCOMB_X60_Y22_N24
\EX_ALU_Mux|ALU_Data_2_EX[18]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[18]~18_combout\ = (\Data_forwarding_mux_B|Mux13~1_combout\ & !\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_B|Mux13~1_combout\,
	datad => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[18]~18_combout\);

-- Location: LCCOMB_X61_Y22_N26
\EX_ALU_Mux|ALU_Data_2_EX[19]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[19]~19_combout\ = (\Data_forwarding_mux_B|Mux12~1_combout\ & !\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_forwarding_mux_B|Mux12~1_combout\,
	datac => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[19]~19_combout\);

-- Location: LCCOMB_X61_Y24_N22
\EX_ALU_Mux|ALU_Data_2_EX[20]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[20]~20_combout\ = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & \Data_forwarding_mux_B|Mux11~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datac => \Data_forwarding_mux_B|Mux11~1_combout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[20]~20_combout\);

-- Location: LCCOMB_X62_Y24_N8
\EX_ALU_Mux|ALU_Data_2_EX[22]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[22]~22_combout\ = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & \Data_forwarding_mux_B|Mux9~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datad => \Data_forwarding_mux_B|Mux9~1_combout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[22]~22_combout\);

-- Location: LCCOMB_X61_Y21_N30
\EX_ALU_Mux|ALU_Data_2_EX[23]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[23]~23_combout\ = (\Data_forwarding_mux_B|Mux8~1_combout\ & !\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Data_forwarding_mux_B|Mux8~1_combout\,
	datad => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[23]~23_combout\);

-- Location: LCCOMB_X66_Y21_N22
\EX_ALU_Mux|ALU_Data_2_EX[25]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[25]~25_combout\ = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & \Data_forwarding_mux_B|Mux6~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datad => \Data_forwarding_mux_B|Mux6~1_combout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[25]~25_combout\);

-- Location: LCCOMB_X65_Y22_N24
\EX_ALU_Mux|ALU_Data_2_EX[26]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[26]~26_combout\ = (\Data_forwarding_mux_B|Mux5~1_combout\ & !\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Data_forwarding_mux_B|Mux5~1_combout\,
	datac => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[26]~26_combout\);

-- Location: LCCOMB_X61_Y21_N6
\EX_ALU_Mux|ALU_Data_2_EX[28]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[28]~28_combout\ = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & \Data_forwarding_mux_B|Mux3~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datad => \Data_forwarding_mux_B|Mux3~1_combout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[28]~28_combout\);

-- Location: LCCOMB_X60_Y21_N4
\EX_ALU_Mux|ALU_Data_2_EX[30]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[30]~30_combout\ = (\Data_forwarding_mux_B|Mux1~1_combout\ & !\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Data_forwarding_mux_B|Mux1~1_combout\,
	datad => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[30]~30_combout\);

-- Location: LCCOMB_X65_Y20_N28
\EX_ALU_Mux|ALU_Data_2_EX[31]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout\ = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & \Data_forwarding_mux_B|Mux0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datad => \Data_forwarding_mux_B|Mux0~1_combout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout\);

-- Location: LCFF_X67_Y36_N3
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_PC_Reg|PC_IF\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(2));

-- Location: LCCOMB_X67_Y36_N2
\EX_PC_Add|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Add0~0_combout\ = (\ID_EX_Pipeline_Stage|Instruction_EX\(19) & (\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(2) $ (VCC))) # (!\ID_EX_Pipeline_Stage|Instruction_EX\(19) & (\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(2) & VCC))
-- \EX_PC_Add|Add0~1\ = CARRY((\ID_EX_Pipeline_Stage|Instruction_EX\(19) & \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Instruction_EX\(19),
	datab => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(2),
	datad => VCC,
	combout => \EX_PC_Add|Add0~0_combout\,
	cout => \EX_PC_Add|Add0~1\);

-- Location: LCFF_X67_Y36_N5
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_PC_Reg|PC_IF\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(3));

-- Location: LCCOMB_X67_Y36_N4
\EX_PC_Add|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Add0~2_combout\ = (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(1) & ((\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(3) & (\EX_PC_Add|Add0~1\ & VCC)) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(3) & (!\EX_PC_Add|Add0~1\)))) # 
-- (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(1) & ((\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(3) & (!\EX_PC_Add|Add0~1\)) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(3) & ((\EX_PC_Add|Add0~1\) # (GND)))))
-- \EX_PC_Add|Add0~3\ = CARRY((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(1) & (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(3) & !\EX_PC_Add|Add0~1\)) # (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(1) & ((!\EX_PC_Add|Add0~1\) # 
-- (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(1),
	datab => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(3),
	datad => VCC,
	cin => \EX_PC_Add|Add0~1\,
	combout => \EX_PC_Add|Add0~2_combout\,
	cout => \EX_PC_Add|Add0~3\);

-- Location: LCFF_X67_Y36_N7
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_PC_Reg|PC_IF\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(4));

-- Location: LCCOMB_X67_Y36_N6
\EX_PC_Add|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Add0~4_combout\ = ((\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(4) $ (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2) $ (!\EX_PC_Add|Add0~3\)))) # (GND)
-- \EX_PC_Add|Add0~5\ = CARRY((\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(4) & ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2)) # (!\EX_PC_Add|Add0~3\))) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(4) & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2) & 
-- !\EX_PC_Add|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(4),
	datab => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2),
	datad => VCC,
	cin => \EX_PC_Add|Add0~3\,
	combout => \EX_PC_Add|Add0~4_combout\,
	cout => \EX_PC_Add|Add0~5\);

-- Location: LCFF_X67_Y36_N9
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_PC_Reg|PC_IF\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(5));

-- Location: LCCOMB_X67_Y36_N8
\EX_PC_Add|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Add0~6_combout\ = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(5) & (!\EX_PC_Add|Add0~5\)) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(5) & ((\EX_PC_Add|Add0~5\) # (GND)))
-- \EX_PC_Add|Add0~7\ = CARRY((!\EX_PC_Add|Add0~5\) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(5),
	datad => VCC,
	cin => \EX_PC_Add|Add0~5\,
	combout => \EX_PC_Add|Add0~6_combout\,
	cout => \EX_PC_Add|Add0~7\);

-- Location: LCFF_X67_Y36_N11
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_PC_Reg|PC_IF\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(6));

-- Location: LCCOMB_X67_Y36_N10
\EX_PC_Add|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Add0~8_combout\ = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(6) & (\EX_PC_Add|Add0~7\ $ (GND))) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(6) & (!\EX_PC_Add|Add0~7\ & VCC))
-- \EX_PC_Add|Add0~9\ = CARRY((\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(6) & !\EX_PC_Add|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(6),
	datad => VCC,
	cin => \EX_PC_Add|Add0~7\,
	combout => \EX_PC_Add|Add0~8_combout\,
	cout => \EX_PC_Add|Add0~9\);

-- Location: LCFF_X67_Y36_N13
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_PC_Reg|PC_IF\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(7));

-- Location: LCCOMB_X67_Y36_N12
\EX_PC_Add|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Add0~10_combout\ = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(7) & ((\ID_EX_Pipeline_Stage|Instruction_EX\(21) & (\EX_PC_Add|Add0~9\ & VCC)) # (!\ID_EX_Pipeline_Stage|Instruction_EX\(21) & (!\EX_PC_Add|Add0~9\)))) # 
-- (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(7) & ((\ID_EX_Pipeline_Stage|Instruction_EX\(21) & (!\EX_PC_Add|Add0~9\)) # (!\ID_EX_Pipeline_Stage|Instruction_EX\(21) & ((\EX_PC_Add|Add0~9\) # (GND)))))
-- \EX_PC_Add|Add0~11\ = CARRY((\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(7) & (!\ID_EX_Pipeline_Stage|Instruction_EX\(21) & !\EX_PC_Add|Add0~9\)) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(7) & ((!\EX_PC_Add|Add0~9\) # (!\ID_EX_Pipeline_Stage|Instruction_EX\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(7),
	datab => \ID_EX_Pipeline_Stage|Instruction_EX\(21),
	datad => VCC,
	cin => \EX_PC_Add|Add0~9\,
	combout => \EX_PC_Add|Add0~10_combout\,
	cout => \EX_PC_Add|Add0~11\);

-- Location: LCFF_X67_Y36_N15
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_PC_Reg|PC_IF\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(8));

-- Location: LCCOMB_X67_Y36_N14
\EX_PC_Add|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Add0~12_combout\ = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(8) & (\EX_PC_Add|Add0~11\ $ (GND))) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(8) & (!\EX_PC_Add|Add0~11\ & VCC))
-- \EX_PC_Add|Add0~13\ = CARRY((\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(8) & !\EX_PC_Add|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(8),
	datad => VCC,
	cin => \EX_PC_Add|Add0~11\,
	combout => \EX_PC_Add|Add0~12_combout\,
	cout => \EX_PC_Add|Add0~13\);

-- Location: LCFF_X67_Y36_N17
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_PC_Reg|PC_IF\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(9));

-- Location: LCCOMB_X67_Y36_N16
\EX_PC_Add|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Add0~14_combout\ = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(9) & (!\EX_PC_Add|Add0~13\)) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(9) & ((\EX_PC_Add|Add0~13\) # (GND)))
-- \EX_PC_Add|Add0~15\ = CARRY((!\EX_PC_Add|Add0~13\) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(9),
	datad => VCC,
	cin => \EX_PC_Add|Add0~13\,
	combout => \EX_PC_Add|Add0~14_combout\,
	cout => \EX_PC_Add|Add0~15\);

-- Location: LCFF_X67_Y36_N19
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_PC_Reg|PC_IF\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(10));

-- Location: LCCOMB_X67_Y36_N18
\EX_PC_Add|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Add0~16_combout\ = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(10) & (\EX_PC_Add|Add0~15\ $ (GND))) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(10) & (!\EX_PC_Add|Add0~15\ & VCC))
-- \EX_PC_Add|Add0~17\ = CARRY((\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(10) & !\EX_PC_Add|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(10),
	datad => VCC,
	cin => \EX_PC_Add|Add0~15\,
	combout => \EX_PC_Add|Add0~16_combout\,
	cout => \EX_PC_Add|Add0~17\);

-- Location: LCFF_X67_Y36_N21
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_PC_Reg|PC_IF\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(11));

-- Location: LCCOMB_X67_Y36_N20
\EX_PC_Add|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Add0~18_combout\ = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(11) & (!\EX_PC_Add|Add0~17\)) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(11) & ((\EX_PC_Add|Add0~17\) # (GND)))
-- \EX_PC_Add|Add0~19\ = CARRY((!\EX_PC_Add|Add0~17\) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(11),
	datad => VCC,
	cin => \EX_PC_Add|Add0~17\,
	combout => \EX_PC_Add|Add0~18_combout\,
	cout => \EX_PC_Add|Add0~19\);

-- Location: LCFF_X67_Y36_N23
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_PC_Reg|PC_IF\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(12));

-- Location: LCCOMB_X67_Y36_N22
\EX_PC_Add|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Add0~20_combout\ = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(12) & (\EX_PC_Add|Add0~19\ $ (GND))) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(12) & (!\EX_PC_Add|Add0~19\ & VCC))
-- \EX_PC_Add|Add0~21\ = CARRY((\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(12) & !\EX_PC_Add|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(12),
	datad => VCC,
	cin => \EX_PC_Add|Add0~19\,
	combout => \EX_PC_Add|Add0~20_combout\,
	cout => \EX_PC_Add|Add0~21\);

-- Location: LCFF_X67_Y36_N25
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_PC_Reg|PC_IF\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(13));

-- Location: LCCOMB_X67_Y36_N24
\EX_PC_Add|Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Add0~22_combout\ = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(13) & (!\EX_PC_Add|Add0~21\)) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(13) & ((\EX_PC_Add|Add0~21\) # (GND)))
-- \EX_PC_Add|Add0~23\ = CARRY((!\EX_PC_Add|Add0~21\) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(13),
	datad => VCC,
	cin => \EX_PC_Add|Add0~21\,
	combout => \EX_PC_Add|Add0~22_combout\,
	cout => \EX_PC_Add|Add0~23\);

-- Location: LCFF_X67_Y36_N27
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_PC_Reg|PC_IF\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(14));

-- Location: LCCOMB_X67_Y36_N26
\EX_PC_Add|Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Add0~24_combout\ = ((\ID_EX_Pipeline_Stage|Instruction_EX\(17) $ (\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(14) $ (!\EX_PC_Add|Add0~23\)))) # (GND)
-- \EX_PC_Add|Add0~25\ = CARRY((\ID_EX_Pipeline_Stage|Instruction_EX\(17) & ((\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(14)) # (!\EX_PC_Add|Add0~23\))) # (!\ID_EX_Pipeline_Stage|Instruction_EX\(17) & (\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(14) & 
-- !\EX_PC_Add|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Instruction_EX\(17),
	datab => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(14),
	datad => VCC,
	cin => \EX_PC_Add|Add0~23\,
	combout => \EX_PC_Add|Add0~24_combout\,
	cout => \EX_PC_Add|Add0~25\);

-- Location: LCFF_X67_Y36_N29
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_PC_Reg|PC_IF\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(15));

-- Location: LCCOMB_X67_Y36_N28
\EX_PC_Add|Add0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Add0~26_combout\ = (\ID_EX_Pipeline_Stage|Instruction_EX\(18) & ((\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(15) & (\EX_PC_Add|Add0~25\ & VCC)) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(15) & (!\EX_PC_Add|Add0~25\)))) # 
-- (!\ID_EX_Pipeline_Stage|Instruction_EX\(18) & ((\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(15) & (!\EX_PC_Add|Add0~25\)) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(15) & ((\EX_PC_Add|Add0~25\) # (GND)))))
-- \EX_PC_Add|Add0~27\ = CARRY((\ID_EX_Pipeline_Stage|Instruction_EX\(18) & (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(15) & !\EX_PC_Add|Add0~25\)) # (!\ID_EX_Pipeline_Stage|Instruction_EX\(18) & ((!\EX_PC_Add|Add0~25\) # 
-- (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Instruction_EX\(18),
	datab => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(15),
	datad => VCC,
	cin => \EX_PC_Add|Add0~25\,
	combout => \EX_PC_Add|Add0~26_combout\,
	cout => \EX_PC_Add|Add0~27\);

-- Location: LCFF_X67_Y36_N31
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_PC_Reg|PC_IF\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(16));

-- Location: LCCOMB_X67_Y36_N30
\EX_PC_Add|Add0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Add0~28_combout\ = ((\ID_EX_Pipeline_Stage|Instruction_EX\(19) $ (\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(16) $ (!\EX_PC_Add|Add0~27\)))) # (GND)
-- \EX_PC_Add|Add0~29\ = CARRY((\ID_EX_Pipeline_Stage|Instruction_EX\(19) & ((\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(16)) # (!\EX_PC_Add|Add0~27\))) # (!\ID_EX_Pipeline_Stage|Instruction_EX\(19) & (\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(16) & 
-- !\EX_PC_Add|Add0~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Instruction_EX\(19),
	datab => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(16),
	datad => VCC,
	cin => \EX_PC_Add|Add0~27\,
	combout => \EX_PC_Add|Add0~28_combout\,
	cout => \EX_PC_Add|Add0~29\);

-- Location: LCFF_X67_Y35_N1
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_PC_Reg|PC_IF\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(17));

-- Location: LCCOMB_X67_Y35_N0
\EX_PC_Add|Add0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Add0~30_combout\ = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(17) & (!\EX_PC_Add|Add0~29\)) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(17) & ((\EX_PC_Add|Add0~29\) # (GND)))
-- \EX_PC_Add|Add0~31\ = CARRY((!\EX_PC_Add|Add0~29\) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(17),
	datad => VCC,
	cin => \EX_PC_Add|Add0~29\,
	combout => \EX_PC_Add|Add0~30_combout\,
	cout => \EX_PC_Add|Add0~31\);

-- Location: LCFF_X67_Y35_N3
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_PC_Reg|PC_IF\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(18));

-- Location: LCCOMB_X67_Y35_N2
\EX_PC_Add|Add0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Add0~32_combout\ = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(18) & (\EX_PC_Add|Add0~31\ $ (GND))) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(18) & (!\EX_PC_Add|Add0~31\ & VCC))
-- \EX_PC_Add|Add0~33\ = CARRY((\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(18) & !\EX_PC_Add|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(18),
	datad => VCC,
	cin => \EX_PC_Add|Add0~31\,
	combout => \EX_PC_Add|Add0~32_combout\,
	cout => \EX_PC_Add|Add0~33\);

-- Location: LCFF_X67_Y35_N5
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_PC_Reg|PC_IF\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(19));

-- Location: LCCOMB_X67_Y35_N4
\EX_PC_Add|Add0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Add0~34_combout\ = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(19) & (!\EX_PC_Add|Add0~33\)) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(19) & ((\EX_PC_Add|Add0~33\) # (GND)))
-- \EX_PC_Add|Add0~35\ = CARRY((!\EX_PC_Add|Add0~33\) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(19),
	datad => VCC,
	cin => \EX_PC_Add|Add0~33\,
	combout => \EX_PC_Add|Add0~34_combout\,
	cout => \EX_PC_Add|Add0~35\);

-- Location: LCFF_X67_Y35_N7
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_PC_Reg|PC_IF\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(20));

-- Location: LCCOMB_X67_Y35_N6
\EX_PC_Add|Add0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Add0~36_combout\ = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(20) & (\EX_PC_Add|Add0~35\ $ (GND))) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(20) & (!\EX_PC_Add|Add0~35\ & VCC))
-- \EX_PC_Add|Add0~37\ = CARRY((\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(20) & !\EX_PC_Add|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(20),
	datad => VCC,
	cin => \EX_PC_Add|Add0~35\,
	combout => \EX_PC_Add|Add0~36_combout\,
	cout => \EX_PC_Add|Add0~37\);

-- Location: LCFF_X67_Y35_N9
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_PC_Reg|PC_IF\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(21));

-- Location: LCCOMB_X67_Y35_N8
\EX_PC_Add|Add0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Add0~38_combout\ = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(21) & (!\EX_PC_Add|Add0~37\)) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(21) & ((\EX_PC_Add|Add0~37\) # (GND)))
-- \EX_PC_Add|Add0~39\ = CARRY((!\EX_PC_Add|Add0~37\) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(21),
	datad => VCC,
	cin => \EX_PC_Add|Add0~37\,
	combout => \EX_PC_Add|Add0~38_combout\,
	cout => \EX_PC_Add|Add0~39\);

-- Location: LCFF_X67_Y35_N11
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_PC_Reg|PC_IF\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(22));

-- Location: LCCOMB_X67_Y35_N10
\EX_PC_Add|Add0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Add0~40_combout\ = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(22) & (\EX_PC_Add|Add0~39\ $ (GND))) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(22) & (!\EX_PC_Add|Add0~39\ & VCC))
-- \EX_PC_Add|Add0~41\ = CARRY((\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(22) & !\EX_PC_Add|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(22),
	datad => VCC,
	cin => \EX_PC_Add|Add0~39\,
	combout => \EX_PC_Add|Add0~40_combout\,
	cout => \EX_PC_Add|Add0~41\);

-- Location: LCFF_X67_Y35_N13
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_PC_Reg|PC_IF\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(23));

-- Location: LCCOMB_X67_Y35_N12
\EX_PC_Add|Add0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Add0~42_combout\ = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(23) & (!\EX_PC_Add|Add0~41\)) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(23) & ((\EX_PC_Add|Add0~41\) # (GND)))
-- \EX_PC_Add|Add0~43\ = CARRY((!\EX_PC_Add|Add0~41\) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(23),
	datad => VCC,
	cin => \EX_PC_Add|Add0~41\,
	combout => \EX_PC_Add|Add0~42_combout\,
	cout => \EX_PC_Add|Add0~43\);

-- Location: LCFF_X67_Y35_N15
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_PC_Reg|PC_IF\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(24));

-- Location: LCCOMB_X67_Y35_N14
\EX_PC_Add|Add0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Add0~44_combout\ = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(24) & (\EX_PC_Add|Add0~43\ $ (GND))) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(24) & (!\EX_PC_Add|Add0~43\ & VCC))
-- \EX_PC_Add|Add0~45\ = CARRY((\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(24) & !\EX_PC_Add|Add0~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(24),
	datad => VCC,
	cin => \EX_PC_Add|Add0~43\,
	combout => \EX_PC_Add|Add0~44_combout\,
	cout => \EX_PC_Add|Add0~45\);

-- Location: LCFF_X67_Y35_N17
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_PC_Reg|PC_IF\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(25));

-- Location: LCCOMB_X67_Y35_N16
\EX_PC_Add|Add0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Add0~46_combout\ = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(25) & (!\EX_PC_Add|Add0~45\)) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(25) & ((\EX_PC_Add|Add0~45\) # (GND)))
-- \EX_PC_Add|Add0~47\ = CARRY((!\EX_PC_Add|Add0~45\) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(25),
	datad => VCC,
	cin => \EX_PC_Add|Add0~45\,
	combout => \EX_PC_Add|Add0~46_combout\,
	cout => \EX_PC_Add|Add0~47\);

-- Location: LCFF_X67_Y35_N19
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_PC_Reg|PC_IF\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(26));

-- Location: LCCOMB_X67_Y35_N18
\EX_PC_Add|Add0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Add0~48_combout\ = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(26) & (\EX_PC_Add|Add0~47\ $ (GND))) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(26) & (!\EX_PC_Add|Add0~47\ & VCC))
-- \EX_PC_Add|Add0~49\ = CARRY((\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(26) & !\EX_PC_Add|Add0~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(26),
	datad => VCC,
	cin => \EX_PC_Add|Add0~47\,
	combout => \EX_PC_Add|Add0~48_combout\,
	cout => \EX_PC_Add|Add0~49\);

-- Location: LCFF_X67_Y35_N21
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_PC_Reg|PC_IF\(27),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(27));

-- Location: LCCOMB_X67_Y35_N20
\EX_PC_Add|Add0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Add0~50_combout\ = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(27) & (!\EX_PC_Add|Add0~49\)) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(27) & ((\EX_PC_Add|Add0~49\) # (GND)))
-- \EX_PC_Add|Add0~51\ = CARRY((!\EX_PC_Add|Add0~49\) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(27),
	datad => VCC,
	cin => \EX_PC_Add|Add0~49\,
	combout => \EX_PC_Add|Add0~50_combout\,
	cout => \EX_PC_Add|Add0~51\);

-- Location: LCFF_X67_Y35_N23
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_PC_Reg|PC_IF\(28),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(28));

-- Location: LCCOMB_X67_Y35_N22
\EX_PC_Add|Add0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Add0~52_combout\ = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(28) & (\EX_PC_Add|Add0~51\ $ (GND))) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(28) & (!\EX_PC_Add|Add0~51\ & VCC))
-- \EX_PC_Add|Add0~53\ = CARRY((\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(28) & !\EX_PC_Add|Add0~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(28),
	datad => VCC,
	cin => \EX_PC_Add|Add0~51\,
	combout => \EX_PC_Add|Add0~52_combout\,
	cout => \EX_PC_Add|Add0~53\);

-- Location: LCFF_X67_Y35_N25
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_PC_Reg|PC_IF\(29),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(29));

-- Location: LCCOMB_X67_Y35_N24
\EX_PC_Add|Add0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Add0~54_combout\ = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(29) & (!\EX_PC_Add|Add0~53\)) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(29) & ((\EX_PC_Add|Add0~53\) # (GND)))
-- \EX_PC_Add|Add0~55\ = CARRY((!\EX_PC_Add|Add0~53\) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(29),
	datad => VCC,
	cin => \EX_PC_Add|Add0~53\,
	combout => \EX_PC_Add|Add0~54_combout\,
	cout => \EX_PC_Add|Add0~55\);

-- Location: LCFF_X67_Y35_N27
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_PC_Reg|PC_IF\(30),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(30));

-- Location: LCCOMB_X67_Y35_N26
\EX_PC_Add|Add0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Add0~56_combout\ = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(30) & (\EX_PC_Add|Add0~55\ $ (GND))) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(30) & (!\EX_PC_Add|Add0~55\ & VCC))
-- \EX_PC_Add|Add0~57\ = CARRY((\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(30) & !\EX_PC_Add|Add0~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(30),
	datad => VCC,
	cin => \EX_PC_Add|Add0~55\,
	combout => \EX_PC_Add|Add0~56_combout\,
	cout => \EX_PC_Add|Add0~57\);

-- Location: LCFF_X67_Y35_N29
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_PC_Reg|PC_IF\(31),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(31));

-- Location: LCCOMB_X67_Y35_N28
\EX_PC_Add|Add0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Add0~58_combout\ = \EX_PC_Add|Add0~57\ $ (\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(31),
	cin => \EX_PC_Add|Add0~57\,
	combout => \EX_PC_Add|Add0~58_combout\);

-- Location: LCCOMB_X66_Y21_N12
\EX_ALU|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Equal0~0_combout\ = (!\EX_ALU|Mux6~1_combout\ & (!\EX_ALU|Mux4~1_combout\ & (!\EX_ALU|Mux5~1_combout\ & !\EX_ALU|Mux3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux6~1_combout\,
	datab => \EX_ALU|Mux4~1_combout\,
	datac => \EX_ALU|Mux5~1_combout\,
	datad => \EX_ALU|Mux3~1_combout\,
	combout => \EX_ALU|Equal0~0_combout\);

-- Location: LCCOMB_X59_Y22_N8
\EX_ALU|Mux30~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux30~2_combout\ = (\EX_ALU_Control|ALU_Control_EX[1]~1_combout\ & ((\EX_ALU_Control|WideOr0~0_combout\) # (!\ID_EX_Pipeline_Stage|ALUOp_EX\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|ALUOp_EX\(1),
	datac => \EX_ALU_Control|WideOr0~0_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	combout => \EX_ALU|Mux30~2_combout\);

-- Location: LCCOMB_X59_Y22_N20
\EX_ALU|Equal0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Equal0~6_combout\ = (!\EX_ALU|Mux24~0_combout\ & (!\EX_ALU|Mux25~1_combout\ & ((!\EX_ALU|Mux30~2_combout\) # (!\EX_ALU|Add0~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~71_combout\,
	datab => \EX_ALU|Mux24~0_combout\,
	datac => \EX_ALU|Mux30~2_combout\,
	datad => \EX_ALU|Mux25~1_combout\,
	combout => \EX_ALU|Equal0~6_combout\);

-- Location: LCCOMB_X67_Y21_N12
\EX_ALU|Equal0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Equal0~7_combout\ = (!\EX_ALU|Mux16~1_combout\ & (!\EX_ALU|Mux20~1_combout\ & (!\EX_ALU|Mux21~1_combout\ & !\EX_ALU|Mux15~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux16~1_combout\,
	datab => \EX_ALU|Mux20~1_combout\,
	datac => \EX_ALU|Mux21~1_combout\,
	datad => \EX_ALU|Mux15~1_combout\,
	combout => \EX_ALU|Equal0~7_combout\);

-- Location: LCCOMB_X67_Y21_N30
\EX_ALU|Equal0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Equal0~8_combout\ = (!\EX_ALU|Mux23~1_combout\ & (\EX_ALU|Equal0~6_combout\ & (!\EX_ALU|Mux22~1_combout\ & \EX_ALU|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux23~1_combout\,
	datab => \EX_ALU|Equal0~6_combout\,
	datac => \EX_ALU|Mux22~1_combout\,
	datad => \EX_ALU|Equal0~7_combout\,
	combout => \EX_ALU|Equal0~8_combout\);

-- Location: LCCOMB_X67_Y21_N24
\EX_ALU|Equal0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Equal0~9_combout\ = (!\EX_ALU|Mux8~1_combout\ & (!\EX_ALU|Mux10~1_combout\ & (!\EX_ALU|Mux9~1_combout\ & !\EX_ALU|Mux7~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux8~1_combout\,
	datab => \EX_ALU|Mux10~1_combout\,
	datac => \EX_ALU|Mux9~1_combout\,
	datad => \EX_ALU|Mux7~1_combout\,
	combout => \EX_ALU|Equal0~9_combout\);

-- Location: LCCOMB_X67_Y21_N26
\EX_ALU|Equal0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Equal0~10_combout\ = (!\EX_ALU|Mux0~1_combout\ & (\EX_ALU|Equal0~8_combout\ & \EX_ALU|Equal0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux0~1_combout\,
	datab => \EX_ALU|Equal0~8_combout\,
	datac => \EX_ALU|Equal0~9_combout\,
	combout => \EX_ALU|Equal0~10_combout\);

-- Location: LCCOMB_X58_Y21_N24
\EX_ALU|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Equal0~1_combout\ = (!\EX_ALU|Mux14~1_combout\ & (!\EX_ALU|Mux13~1_combout\ & (!\EX_ALU|Mux12~1_combout\ & !\EX_ALU|Mux11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux14~1_combout\,
	datab => \EX_ALU|Mux13~1_combout\,
	datac => \EX_ALU|Mux12~1_combout\,
	datad => \EX_ALU|Mux11~1_combout\,
	combout => \EX_ALU|Equal0~1_combout\);

-- Location: LCCOMB_X58_Y21_N28
\EX_ALU|Equal0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Equal0~5_combout\ = (\EX_ALU|Equal0~4_combout\ & (!\EX_ALU|Mux1~1_combout\ & (\EX_ALU|Equal0~1_combout\ & !\EX_ALU|Mux2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Equal0~4_combout\,
	datab => \EX_ALU|Mux1~1_combout\,
	datac => \EX_ALU|Equal0~1_combout\,
	datad => \EX_ALU|Mux2~1_combout\,
	combout => \EX_ALU|Equal0~5_combout\);

-- Location: LCCOMB_X66_Y21_N6
\EX_ALU|Equal0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Equal0~11_combout\ = (\EX_ALU|Equal0~0_combout\ & (!\EX_ALU|Mux31~1_combout\ & (\EX_ALU|Equal0~10_combout\ & \EX_ALU|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Equal0~0_combout\,
	datab => \EX_ALU|Mux31~1_combout\,
	datac => \EX_ALU|Equal0~10_combout\,
	datad => \EX_ALU|Equal0~5_combout\,
	combout => \EX_ALU|Equal0~11_combout\);

-- Location: LCFF_X56_Y21_N27
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(21));

-- Location: LCCOMB_X56_Y21_N26
\MEM_Data_Memory|Read_Data_MEM~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~2_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a1\)) # (!\ID_Registers|register_rtl_0_bypass\(12) & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a1\,
	datac => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(21),
	datad => \ID_Registers|register_rtl_0_bypass\(12),
	combout => \MEM_Data_Memory|Read_Data_MEM~2_combout\);

-- Location: LCCOMB_X59_Y23_N22
\MEM_Data_Memory|Read_Data_MEM~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~3_combout\ = (!\MEM_Data_Memory|always0~9_combout\ & (\MEM_Data_Memory|Read_Data_MEM~2_combout\ & (!\MEM_Data_Memory|always0~4_combout\ & !\MEM_Data_Memory|always0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|always0~9_combout\,
	datab => \MEM_Data_Memory|Read_Data_MEM~2_combout\,
	datac => \MEM_Data_Memory|always0~4_combout\,
	datad => \MEM_Data_Memory|always0~3_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~3_combout\);

-- Location: LCCOMB_X59_Y23_N14
\MEM_Data_Memory|Read_Data_MEM[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(1) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM~3_combout\)) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Read_Data_MEM~3_combout\,
	datac => \MEM_Data_Memory|Read_Data_MEM\(1),
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(1));

-- Location: LCFF_X56_Y21_N31
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(25));

-- Location: LCCOMB_X56_Y21_N30
\MEM_Data_Memory|Read_Data_MEM~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~6_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a3\)) # (!\ID_Registers|register_rtl_0_bypass\(12) & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a3\,
	datac => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(25),
	datad => \ID_Registers|register_rtl_0_bypass\(12),
	combout => \MEM_Data_Memory|Read_Data_MEM~6_combout\);

-- Location: LCCOMB_X57_Y21_N10
\MEM_Data_Memory|Read_Data_MEM~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~7_combout\ = (!\MEM_Data_Memory|always0~3_combout\ & (!\MEM_Data_Memory|always0~9_combout\ & (!\MEM_Data_Memory|always0~4_combout\ & \MEM_Data_Memory|Read_Data_MEM~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|always0~3_combout\,
	datab => \MEM_Data_Memory|always0~9_combout\,
	datac => \MEM_Data_Memory|always0~4_combout\,
	datad => \MEM_Data_Memory|Read_Data_MEM~6_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~7_combout\);

-- Location: LCCOMB_X57_Y21_N24
\MEM_Data_Memory|Read_Data_MEM[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(3) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM~7_combout\)) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Read_Data_MEM~7_combout\,
	datac => \MEM_Data_Memory|Read_Data_MEM\(3),
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(3));

-- Location: LCFF_X56_Y21_N5
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(39));

-- Location: LCCOMB_X56_Y21_N4
\MEM_Data_Memory|Read_Data_MEM~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~20_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10\)) # (!\ID_Registers|register_rtl_0_bypass\(12) & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(39))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10\,
	datac => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(39),
	datad => \ID_Registers|register_rtl_0_bypass\(12),
	combout => \MEM_Data_Memory|Read_Data_MEM~20_combout\);

-- Location: LCCOMB_X57_Y21_N4
\MEM_Data_Memory|Read_Data_MEM~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~21_combout\ = (!\MEM_Data_Memory|always0~3_combout\ & (\MEM_Data_Memory|Read_Data_MEM~20_combout\ & (!\MEM_Data_Memory|always0~4_combout\ & !\MEM_Data_Memory|always0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|always0~3_combout\,
	datab => \MEM_Data_Memory|Read_Data_MEM~20_combout\,
	datac => \MEM_Data_Memory|always0~4_combout\,
	datad => \MEM_Data_Memory|always0~9_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~21_combout\);

-- Location: LCCOMB_X49_Y21_N16
\MEM_Data_Memory|Read_Data_MEM[10]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(10) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM~21_combout\)) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Read_Data_MEM~21_combout\,
	datac => \MEM_Data_Memory|Read_Data_MEM\(10),
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(10));

-- Location: LCFF_X56_Y21_N23
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(41));

-- Location: LCCOMB_X56_Y21_N22
\MEM_Data_Memory|Read_Data_MEM~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~22_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a11\)) # (!\ID_Registers|register_rtl_0_bypass\(12) & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(41))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a11\,
	datac => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(41),
	datad => \ID_Registers|register_rtl_0_bypass\(12),
	combout => \MEM_Data_Memory|Read_Data_MEM~22_combout\);

-- Location: LCCOMB_X63_Y21_N22
\MEM_Data_Memory|Read_Data_MEM~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~23_combout\ = (!\MEM_Data_Memory|always0~3_combout\ & (!\MEM_Data_Memory|always0~9_combout\ & (!\MEM_Data_Memory|always0~4_combout\ & \MEM_Data_Memory|Read_Data_MEM~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|always0~3_combout\,
	datab => \MEM_Data_Memory|always0~9_combout\,
	datac => \MEM_Data_Memory|always0~4_combout\,
	datad => \MEM_Data_Memory|Read_Data_MEM~22_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~23_combout\);

-- Location: LCCOMB_X63_Y21_N14
\MEM_Data_Memory|Read_Data_MEM[11]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(11) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM~23_combout\)) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Read_Data_MEM~23_combout\,
	datac => \MEM_Data_Memory|Read_Data_MEM\(11),
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(11));

-- Location: LCFF_X56_Y21_N3
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(45));

-- Location: LCCOMB_X56_Y21_N2
\MEM_Data_Memory|Read_Data_MEM~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~26_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a13\)) # (!\ID_Registers|register_rtl_0_bypass\(12) & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(45))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a13\,
	datac => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(45),
	datad => \ID_Registers|register_rtl_0_bypass\(12),
	combout => \MEM_Data_Memory|Read_Data_MEM~26_combout\);

-- Location: LCCOMB_X57_Y21_N6
\MEM_Data_Memory|Read_Data_MEM~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~27_combout\ = (!\MEM_Data_Memory|always0~3_combout\ & (!\MEM_Data_Memory|always0~9_combout\ & (!\MEM_Data_Memory|always0~4_combout\ & \MEM_Data_Memory|Read_Data_MEM~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|always0~3_combout\,
	datab => \MEM_Data_Memory|always0~9_combout\,
	datac => \MEM_Data_Memory|always0~4_combout\,
	datad => \MEM_Data_Memory|Read_Data_MEM~26_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~27_combout\);

-- Location: LCCOMB_X67_Y20_N14
\MEM_Data_Memory|Read_Data_MEM[13]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(13) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM~27_combout\)) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Read_Data_MEM~27_combout\,
	datac => \MEM_Data_Memory|Read_Data_MEM\(13),
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(13));

-- Location: LCFF_X56_Y23_N7
\MEM_Data_Memory|Data_Memory_rtl_0_bypass[81]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(31),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(81));

-- Location: LCCOMB_X56_Y23_N6
\MEM_Data_Memory|Read_Data_MEM~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~62_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a31\))) # (!\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass\(81)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register_rtl_0_bypass\(12),
	datac => \MEM_Data_Memory|Data_Memory_rtl_0_bypass\(81),
	datad => \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a31\,
	combout => \MEM_Data_Memory|Read_Data_MEM~62_combout\);

-- Location: LCCOMB_X57_Y22_N14
\MEM_Data_Memory|Read_Data_MEM~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM~63_combout\ = (!\MEM_Data_Memory|always0~4_combout\ & (!\MEM_Data_Memory|always0~9_combout\ & (\MEM_Data_Memory|Read_Data_MEM~62_combout\ & !\MEM_Data_Memory|always0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|always0~4_combout\,
	datab => \MEM_Data_Memory|always0~9_combout\,
	datac => \MEM_Data_Memory|Read_Data_MEM~62_combout\,
	datad => \MEM_Data_Memory|always0~3_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM~63_combout\);

-- Location: LCCOMB_X65_Y21_N8
\MEM_Data_Memory|Read_Data_MEM[31]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(31) = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM~63_combout\)) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\) & ((\MEM_Data_Memory|Read_Data_MEM\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Read_Data_MEM~63_combout\,
	datac => \MEM_Data_Memory|Read_Data_MEM\(31),
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(31));

-- Location: LCFF_X59_Y23_N15
\MEM_WB_Pipeline_Stage|Read_Data_WB[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(1));

-- Location: LCFF_X57_Y21_N25
\MEM_WB_Pipeline_Stage|Read_Data_WB[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(3));

-- Location: LCFF_X49_Y21_N17
\MEM_WB_Pipeline_Stage|Read_Data_WB[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(10));

-- Location: LCFF_X63_Y21_N15
\MEM_WB_Pipeline_Stage|Read_Data_WB[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(11));

-- Location: LCFF_X67_Y20_N15
\MEM_WB_Pipeline_Stage|Read_Data_WB[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(13));

-- Location: LCFF_X65_Y21_N9
\MEM_WB_Pipeline_Stage|Read_Data_WB[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(31));

-- Location: LCCOMB_X62_Y20_N10
\MEM_WB_Pipeline_Stage|ALU_Result_WB[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|ALU_Result_WB[4]~feeder_combout\ = \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(4),
	combout => \MEM_WB_Pipeline_Stage|ALU_Result_WB[4]~feeder_combout\);

-- Location: LCFF_X62_Y20_N11
\MEM_WB_Pipeline_Stage|ALU_Result_WB[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(4));

-- Location: LCCOMB_X59_Y21_N24
\MEM_WB_Pipeline_Stage|ALU_Result_WB[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|ALU_Result_WB[12]~feeder_combout\ = \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(12),
	combout => \MEM_WB_Pipeline_Stage|ALU_Result_WB[12]~feeder_combout\);

-- Location: LCFF_X59_Y21_N25
\MEM_WB_Pipeline_Stage|ALU_Result_WB[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(12));

-- Location: LCCOMB_X58_Y22_N24
\MEM_WB_Pipeline_Stage|ALU_Result_WB[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|ALU_Result_WB[14]~feeder_combout\ = \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(14),
	combout => \MEM_WB_Pipeline_Stage|ALU_Result_WB[14]~feeder_combout\);

-- Location: LCFF_X58_Y22_N25
\MEM_WB_Pipeline_Stage|ALU_Result_WB[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(14));

-- Location: LCCOMB_X66_Y23_N10
\MEM_WB_Pipeline_Stage|ALU_Result_WB[27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|ALU_Result_WB[27]~feeder_combout\ = \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(27),
	combout => \MEM_WB_Pipeline_Stage|ALU_Result_WB[27]~feeder_combout\);

-- Location: LCFF_X66_Y23_N11
\MEM_WB_Pipeline_Stage|ALU_Result_WB[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB[27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(27));

-- Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(0));

-- Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(1));

-- Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(2));

-- Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(3));

-- Location: PIN_D27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(4));

-- Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[5]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(5));

-- Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[6]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(6));

-- Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(7));

-- Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[8]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(8));

-- Location: PIN_G27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[9]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(9));

-- Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[10]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(10));

-- Location: PIN_M10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[11]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(11));

-- Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[12]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(12));

-- Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[13]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(13));

-- Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[14]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(14));

-- Location: PIN_H28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[15]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(15));

-- Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[16]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(16));

-- Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[17]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(17));

-- Location: PIN_G29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[18]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(18));

-- Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[19]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(19));

-- Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[20]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(20));

-- Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[21]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(21));

-- Location: PIN_H30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[22]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(22));

-- Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[23]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(23));

-- Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[24]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(24));

-- Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[25]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(25));

-- Location: PIN_C27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[26]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(26));

-- Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[27]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(27));

-- Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[28]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(28));

-- Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[29]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(29));

-- Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[30]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(30));

-- Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[31]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(31));

-- Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_Instruction_Memory|memory~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(0));

-- Location: PIN_M30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_Instruction_Memory|memory~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(1));

-- Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_Instruction_Memory|memory~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(2));

-- Location: PIN_D29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(3));

-- Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(4));

-- Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_Instruction_Memory|memory~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(5));

-- Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(6));

-- Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(7));

-- Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(8));

-- Location: PIN_AH4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(9));

-- Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(10));

-- Location: PIN_AG2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(11));

-- Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_Instruction_Memory|memory~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(12));

-- Location: PIN_AK26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_Instruction_Memory|memory~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(13));

-- Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_Instruction_Memory|memory~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(14));

-- Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(15));

-- Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_Instruction_Memory|memory~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(16));

-- Location: PIN_C28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_Instruction_Memory|memory~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(17));

-- Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_Instruction_Memory|memory~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(18));

-- Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_Instruction_Memory|memory~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(19));

-- Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(20));

-- Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_Instruction_Memory|memory~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(21));

-- Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_Instruction_Memory|memory~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(22));

-- Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(23));

-- Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(24));

-- Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(25));

-- Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_Instruction_Memory|memory~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(26));

-- Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_Instruction_Memory|memory~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(27));

-- Location: PIN_AJ3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(28));

-- Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(29));

-- Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(30));

-- Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_Instruction_Memory|memory~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(31));

-- Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(0));

-- Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(1));

-- Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(2));

-- Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(3));

-- Location: PIN_A28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(4));

-- Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[5]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(5));

-- Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[6]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(6));

-- Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(7));

-- Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[8]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(8));

-- Location: PIN_H27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[9]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(9));

-- Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[10]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(10));

-- Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[11]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(11));

-- Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[12]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(12));

-- Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[13]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(13));

-- Location: PIN_B27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[14]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(14));

-- Location: PIN_G28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[15]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(15));

-- Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[16]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(16));

-- Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[17]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(17));

-- Location: PIN_G30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[18]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(18));

-- Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[19]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(19));

-- Location: PIN_L26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[20]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(20));

-- Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[21]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(21));

-- Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[22]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(22));

-- Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[23]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(23));

-- Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[24]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(24));

-- Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[25]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(25));

-- Location: PIN_B29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[26]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(26));

-- Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[27]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(27));

-- Location: PIN_F30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[28]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(28));

-- Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[29]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(29));

-- Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[30]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(30));

-- Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[31]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(31));

-- Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(0));

-- Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(1));

-- Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[2]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(2));

-- Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(3));

-- Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[4]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(4));

-- Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(5));

-- Location: PIN_M28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(6));

-- Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[7]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(7));

-- Location: PIN_AJ28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[8]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(8));

-- Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(9));

-- Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[10]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(10));

-- Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[11]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(11));

-- Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[12]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(12));

-- Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[13]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(13));

-- Location: PIN_AJ10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[14]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(14));

-- Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[15]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(15));

-- Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(16));

-- Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[17]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(17));

-- Location: PIN_AA30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[18]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(18));

-- Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[19]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(19));

-- Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[20]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(20));

-- Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[21]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(21));

-- Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[22]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(22));

-- Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[23]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(23));

-- Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[24]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(24));

-- Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[25]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(25));

-- Location: PIN_AJ27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[26]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(26));

-- Location: PIN_F29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[27]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(27));

-- Location: PIN_AJ18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[28]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(28));

-- Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[29]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(29));

-- Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[30]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(30));

-- Location: PIN_AH27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|Read_Data_1_ID[31]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(31));

-- Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUOp_ID[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUOp_ID(0));

-- Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUOp_ID[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Control|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUOp_ID(1));

-- Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUSrc_ID~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Control|ALT_INV_ALUSrc_ID~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUSrc_ID);

-- Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_ID~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_ID);

-- Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MemRead_ID~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Control|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MemRead_ID);

-- Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MemWrite_ID~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MemWrite_ID);

-- Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MemtoReg_ID~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Control|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MemtoReg_ID);

-- Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(0));

-- Location: PIN_R23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(1));

-- Location: PIN_N28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(2));

-- Location: PIN_AH7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(3));

-- Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(4));

-- Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(5));

-- Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(6));

-- Location: PIN_AF2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(7));

-- Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(8));

-- Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(9));

-- Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(10));

-- Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(11));

-- Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(12));

-- Location: PIN_C26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(13));

-- Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(14));

-- Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(15));

-- Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(16));

-- Location: PIN_AK7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(17));

-- Location: PIN_B26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(18));

-- Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(19));

-- Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(20));

-- Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(21));

-- Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(22));

-- Location: PIN_AJ5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(23));

-- Location: PIN_AG8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(24));

-- Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(25));

-- Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(26));

-- Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(27));

-- Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(28));

-- Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(29));

-- Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(30));

-- Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(31));

-- Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(0));

-- Location: PIN_U30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(1));

-- Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(2));

-- Location: PIN_AK20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(3));

-- Location: PIN_AH26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(4));

-- Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(5));

-- Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(6));

-- Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(7));

-- Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(8));

-- Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[9]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(9));

-- Location: PIN_R26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(10));

-- Location: PIN_AD28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[11]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(11));

-- Location: PIN_P30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[12]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(12));

-- Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(13));

-- Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(14));

-- Location: PIN_AK25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(15));

-- Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[16]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(16));

-- Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[17]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(17));

-- Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[18]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(18));

-- Location: PIN_P27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[19]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(19));

-- Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[20]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(20));

-- Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[21]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(21));

-- Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[22]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(22));

-- Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[23]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(23));

-- Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[24]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(24));

-- Location: PIN_P29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[25]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(25));

-- Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[26]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(26));

-- Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[27]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(27));

-- Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[28]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(28));

-- Location: PIN_AJ26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[29]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(29));

-- Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[30]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(30));

-- Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(31));

-- Location: PIN_T26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Control_EX[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Control_EX(0));

-- Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Control_EX[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Control_EX(1));

-- Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Control_EX[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Control|ALU_Control_EX[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Control_EX(2));

-- Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Control_EX[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Control_EX(3));

-- Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux31~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(0));

-- Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux30~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(1));

-- Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux29~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(2));

-- Location: PIN_V27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux28~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(3));

-- Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux27~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(4));

-- Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux26~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(5));

-- Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux25~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(6));

-- Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux24~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(7));

-- Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux23~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(8));

-- Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux22~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(9));

-- Location: PIN_M29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux21~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(10));

-- Location: PIN_V28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux20~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(11));

-- Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux19~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(12));

-- Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux18~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(13));

-- Location: PIN_AJ7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux17~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(14));

-- Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux16~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(15));

-- Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux15~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(16));

-- Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux14~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(17));

-- Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux13~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(18));

-- Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux12~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(19));

-- Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux11~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(20));

-- Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux10~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(21));

-- Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux9~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(22));

-- Location: PIN_V29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(23));

-- Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(24));

-- Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux6~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(25));

-- Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux5~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(26));

-- Location: PIN_AK24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(27));

-- Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(28));

-- Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(29));

-- Location: PIN_AG29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(30));

-- Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(31));

-- Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(0));

-- Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(1));

-- Location: PIN_J30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Add0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(2));

-- Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Add0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(3));

-- Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Add0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(4));

-- Location: PIN_H29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Add0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(5));

-- Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Add0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(6));

-- Location: PIN_K27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Add0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(7));

-- Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Add0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(8));

-- Location: PIN_M27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Add0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(9));

-- Location: PIN_J29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Add0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(10));

-- Location: PIN_M26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Add0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(11));

-- Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Add0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(12));

-- Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Add0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(13));

-- Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Add0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(14));

-- Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Add0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(15));

-- Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Add0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(16));

-- Location: PIN_K28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Add0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(17));

-- Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Add0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(18));

-- Location: PIN_A24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Add0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(19));

-- Location: PIN_A25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Add0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(20));

-- Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Add0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(21));

-- Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Add0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(22));

-- Location: PIN_H20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Add0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(23));

-- Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Add0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(24));

-- Location: PIN_L27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Add0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(25));

-- Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Add0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(26));

-- Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Add0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(27));

-- Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Add0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(28));

-- Location: PIN_K30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Add0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(29));

-- Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Add0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(30));

-- Location: PIN_K29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Add0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(31));

-- Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Register_EX[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_Dest_Mux|Write_Register_EX[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Register_EX(0));

-- Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Register_EX[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Register_EX(1));

-- Location: PIN_A26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Register_EX[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Register_EX(2));

-- Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Register_EX[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Register_EX(3));

-- Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Register_EX[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Register_EX(4));

-- Location: PIN_AA27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Zero_EX~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Equal0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Zero_EX);

-- Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(0));

-- Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(1));

-- Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(2));

-- Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(3));

-- Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(4));

-- Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(5));

-- Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(6));

-- Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(7));

-- Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(8));

-- Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(9));

-- Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(10));

-- Location: PIN_AC24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(11));

-- Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(12));

-- Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(13));

-- Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(14));

-- Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(15));

-- Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(16));

-- Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(17));

-- Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(18));

-- Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(19));

-- Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(20));

-- Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(21));

-- Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(22));

-- Location: PIN_AJ23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(23));

-- Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(24));

-- Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(25));

-- Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(26));

-- Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(27));

-- Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(28));

-- Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(29));

-- Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(30));

-- Location: PIN_AB29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(31));

-- Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(0));

-- Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(1));

-- Location: PIN_AG7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(2));

-- Location: PIN_AD9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(3));

-- Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(4));

-- Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(5));

-- Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(6));

-- Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(7));

-- Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(8));

-- Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(9));

-- Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(10));

-- Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(11));

-- Location: PIN_C30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(12));

-- Location: PIN_AC4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(13));

-- Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(14));

-- Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(15));

-- Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(16));

-- Location: PIN_AJ11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(17));

-- Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(18));

-- Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(19));

-- Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(20));

-- Location: PIN_D24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(21));

-- Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(22));

-- Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(23));

-- Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(24));

-- Location: PIN_AJ9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(25));

-- Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(26));

-- Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(27));

-- Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(28));

-- Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(29));

-- Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(30));

-- Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(31));

-- Location: PIN_N29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(0));

-- Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(1));

-- Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(2));

-- Location: PIN_AK9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(3));

-- Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(4));

-- Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(5));

-- Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(6));

-- Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(7));

-- Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(8));

-- Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(9));

-- Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(10));

-- Location: PIN_AK28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(11));

-- Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(12));

-- Location: PIN_AJ24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(13));

-- Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(14));

-- Location: PIN_L29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(15));

-- Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(16));

-- Location: PIN_AG10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(17));

-- Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(18));

-- Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(19));

-- Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(20));

-- Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(21));

-- Location: PIN_AJ15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(22));

-- Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(23));

-- Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(24));

-- Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(25));

-- Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(26));

-- Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(27));

-- Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(28));

-- Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(29));

-- Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(30));

-- Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(31));

-- Location: PIN_Y8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCSrc_MEM~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCSrc_MEM);

-- Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(0));

-- Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(1));

-- Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(2));

-- Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(3));

-- Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(4));

-- Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(5));

-- Location: PIN_W28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(6));

-- Location: PIN_AJ13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(7));

-- Location: PIN_AJ12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(8));

-- Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(9));

-- Location: PIN_AK12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(10));

-- Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(11));

-- Location: PIN_AH10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(12));

-- Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(13));

-- Location: PIN_AK10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(14));

-- Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(15));

-- Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(16));

-- Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(17));

-- Location: PIN_AK23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(18));

-- Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(19));

-- Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(20));

-- Location: PIN_AJ25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(21));

-- Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(22));

-- Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(23));

-- Location: PIN_P28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(24));

-- Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(25));

-- Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(26));

-- Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(27));

-- Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(28));

-- Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(29));

-- Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(30));

-- Location: PIN_B28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(31));

-- Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(0));

-- Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(1));

-- Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(2));

-- Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(3));

-- Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(4));

-- Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(5));

-- Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(6));

-- Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(7));

-- Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(8));

-- Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(9));

-- Location: PIN_R27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(10));

-- Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(11));

-- Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(12));

-- Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(13));

-- Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(14));

-- Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(15));

-- Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(16));

-- Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(17));

-- Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(18));

-- Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(19));

-- Location: PIN_E30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(20));

-- Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(21));

-- Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(22));

-- Location: PIN_L30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(23));

-- Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(24));

-- Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(25));

-- Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(26));

-- Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(27));

-- Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(28));

-- Location: PIN_AE30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(29));

-- Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(30));

-- Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(31));

-- Location: PIN_Y28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(0));

-- Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(1));

-- Location: PIN_T28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(2));

-- Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(3));

-- Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(4));

-- Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(5));

-- Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(6));

-- Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(7));

-- Location: PIN_Y29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(8));

-- Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(9));

-- Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(10));

-- Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(11));

-- Location: PIN_AK17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(12));

-- Location: PIN_AB30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(13));

-- Location: PIN_W27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(14));

-- Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(15));

-- Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(16));

-- Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(17));

-- Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(18));

-- Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(19));

-- Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(20));

-- Location: PIN_Y30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(21));

-- Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(22));

-- Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(23));

-- Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(24));

-- Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(25));

-- Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(26));

-- Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(27));

-- Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(28));

-- Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(29));

-- Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(30));

-- Location: PIN_AA29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(31));

-- Location: PIN_U29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Forward_A[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Data_Forwarding_unit|Forward_A[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Forward_A(0));

-- Location: PIN_W29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Forward_A[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Data_Forwarding_unit|Forward_A[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Forward_A(1));

-- Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Forward_B[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Data_Forwarding_unit|Forward_B[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Forward_B(0));

-- Location: PIN_W30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Forward_B[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Data_Forwarding_unit|Forward_B[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Forward_B(1));

-- Location: PIN_AG5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Forward_MEM~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Forward_MEM);

-- Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(0));

-- Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(1));

-- Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(2));

-- Location: PIN_AK6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(3));

-- Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(4));

-- Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(5));

-- Location: PIN_L28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(6));

-- Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(7));

-- Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(8));

-- Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(9));

-- Location: PIN_AK8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(10));

-- Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(11));

-- Location: PIN_E29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(12));

-- Location: PIN_AD1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(13));

-- Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(14));

-- Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(15));

-- Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(16));

-- Location: PIN_AK11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(17));

-- Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(18));

-- Location: PIN_C29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(19));

-- Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(20));

-- Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(21));

-- Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(22));

-- Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(23));

-- Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(24));

-- Location: PIN_AF12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(25));

-- Location: PIN_AG9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(26));

-- Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(27));

-- Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(28));

-- Location: PIN_AJ8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(29));

-- Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(30));

-- Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_forward_MEM_MEM[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_forward_MEM_MEM(31));

-- Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IF_ID_pipeline_stall~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Data_Forwarding_unit|ID_Control_Noop~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IF_ID_pipeline_stall);

-- Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\pc_stall~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Data_Forwarding_unit|ID_Control_Noop~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc_stall);

-- Location: PIN_AG24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ID_Control_Noop~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Data_Forwarding_unit|ID_Control_Noop~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ID_Control_Noop);

-- Location: PIN_T27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Forward_Reg_Delay[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Data_Forwarding_unit|Forward_Reg_Delay[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Forward_Reg_Delay(0));

-- Location: PIN_T29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Forward_Reg_Delay[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Data_Forwarding_unit|Forward_Reg_Delay[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Forward_Reg_Delay(1));
END structure;


