<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>RTL interface classes &mdash; TheSyDeKick 1.8_RC documentation</title>
      <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../_static/css/theme.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
        <script src="../_static/jquery.js"></script>
        <script src="../_static/underscore.js"></script>
        <script src="../_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script src="../_static/doctools.js"></script>
    <script src="../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="Spice simulator interface classess" href="../spice/sections.html" />
    <link rel="prev" title="Thesdk core classes" href="../thesdk/sections.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
            <a href="../index.html" class="icon icon-home"> TheSyDeKick
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../introduction.html">Introduction to TheSyDeKick template</a></li>
<li class="toctree-l1"><a class="reference internal" href="../thesdk/sections.html">Thesdk core classes</a></li>
<li class="toctree-l1 current"><a class="current reference internal" href="#">RTL interface classes</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#rtl-package">RTL package</a></li>
<li class="toctree-l2"><a class="reference internal" href="#rtl-iofile-module">RTL IOfile module</a></li>
<li class="toctree-l2"><a class="reference internal" href="#testbench">Testbench</a></li>
<li class="toctree-l2"><a class="reference internal" href="#module">Module</a></li>
<li class="toctree-l2"><a class="reference internal" href="#entity">Entity</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../spice/sections.html">Spice simulator interface classess</a></li>
<li class="toctree-l1"><a class="reference internal" href="../inverter/sections.html">Inverter class</a></li>
<li class="toctree-l1"><a class="reference internal" href="../inverter_testbench/sections.html">Inverter testbench class</a></li>
<li class="toctree-l1"><a class="reference internal" href="../documentation_instructions.html">Documentation instructions</a></li>
<li class="toctree-l1"><a class="reference internal" href="../indices_and_tables.html">Indices and tables</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">TheSyDeKick</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../index.html" class="icon icon-home"></a> &raquo;</li>
      <li>RTL interface classes</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../_sources/rtl/sections.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="module-rtl">
<span id="rtl-interface-classes"></span><h1>RTL interface classes<a class="headerlink" href="#module-rtl" title="Permalink to this heading"></a></h1>
<section id="rtl-package">
<h2>RTL package<a class="headerlink" href="#rtl-package" title="Permalink to this heading"></a></h2>
<p>Simulation interface package for The System Development Kit</p>
<p>Provides utilities to import verilog modules and VHDL entities to
python environment and sutomatically generate testbenches for the
most common simulation cases.</p>
<p>Initially written by Marko Kosunen, 2017</p>
<dl class="py class">
<dt class="sig sig-object py" id="rtl.rtl">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">rtl.</span></span><span class="sig-name descname"><span class="pre">rtl</span></span><a class="reference internal" href="../_modules/rtl.html#rtl"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.rtl" title="Permalink to this definition"></a></dt>
<dd><p>Adding this class as a superclass enforces the definitions
for rtl simulations in the subclasses.</p>
<dl class="py method">
<dt class="sig sig-object py" id="rtl.rtl.connect_inputs">
<span class="sig-name descname"><span class="pre">connect_inputs</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl.html#rtl.connect_inputs"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.rtl.connect_inputs" title="Permalink to this definition"></a></dt>
<dd><p>Assigns all IOS.Members[name].Data to
self.iofile_bundle.Members[ioname].Data</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="rtl.rtl.connect_outputs">
<span class="sig-name descname"><span class="pre">connect_outputs</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl.html#rtl.connect_outputs"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.rtl.connect_outputs" title="Permalink to this definition"></a></dt>
<dd><p>Connects the ouput data from files to corresponding output IOs</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="rtl.rtl.copy_rtl_sources">
<span class="sig-name descname"><span class="pre">copy_rtl_sources</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl.html#rtl.copy_rtl_sources"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.rtl.copy_rtl_sources" title="Permalink to this definition"></a></dt>
<dd><p>Copy rtl sources to self.rtlsimpath</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="rtl.rtl.create_connectors">
<span class="sig-name descname"><span class="pre">create_connectors</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl.html#rtl.create_connectors"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.rtl.create_connectors" title="Permalink to this definition"></a></dt>
<dd><p>Cretes verilog connector definitions from
1) From a iofile that is provided in the Data
attribute of an IO.
2) IOS of the verilog DUT</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="rtl.rtl.delete_rtlsimpath">
<span class="sig-name descname"><span class="pre">delete_rtlsimpath</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl.html#rtl.delete_rtlsimpath"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.rtl.delete_rtlsimpath" title="Permalink to this definition"></a></dt>
<dd><p>Deletes all files in rtlsimpath</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="rtl.rtl.delete_rtlworkpath">
<span class="sig-name descname"><span class="pre">delete_rtlworkpath</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl.html#rtl.delete_rtlworkpath"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.rtl.delete_rtlworkpath" title="Permalink to this definition"></a></dt>
<dd><p>Deletes compilation directory
Not a deleter decorator, because does not delete
the property.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="rtl.rtl.execute_rtl_sim">
<span class="sig-name descname"><span class="pre">execute_rtl_sim</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl.html#rtl.execute_rtl_sim"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.rtl.execute_rtl_sim" title="Permalink to this definition"></a></dt>
<dd><p>Runs the rtl simulation in external simulator</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="rtl.rtl.format_ios">
<span class="sig-name descname"><span class="pre">format_ios</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl.html#rtl.format_ios"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.rtl.format_ios" title="Permalink to this definition"></a></dt>
<dd><p>Verilog module does not contain information if
the bus is signed or not.
Prior to writing output file, the type of the
connecting wire defines how the bus values are interpreted.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl.interactive_control_contents">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">interactive_control_contents</span></span><a class="headerlink" href="#rtl.rtl.interactive_control_contents" title="Permalink to this definition"></a></dt>
<dd><p>Content of the interactive rtl control file (.do -file).</p>
<p>If this property is set, a new dofile gets written to the simulation
path. This takes precedence over the file pointed by
<cite>interactive_controlfile</cite>.</p>
<p>For example, the contents can be defined in the top testbench as:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="bp">self</span><span class="o">.</span><span class="n">interactive_control_contents</span><span class="o">=</span><span class="s2">&quot;&quot;&quot;</span>
<span class="s2">    add wave -position insertpoint </span><span class="se">\</span>
<span class="s2">    sim/:tb_inverter:A </span><span class="se">\</span>
<span class="s2">    sim/:tb_inverter:clock </span><span class="se">\</span>
<span class="s2">    sim/:tb_inverter:Z</span>
<span class="s2">    run -all</span>
<span class="s2">    wave zoom full</span>
<span class="s2">&quot;&quot;&quot;</span>
</pre></div>
</div>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl.interactive_controlfile">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">interactive_controlfile</span></span><a class="headerlink" href="#rtl.rtl.interactive_controlfile" title="Permalink to this definition"></a></dt>
<dd><p>Path to interactive rtl control file (.do -file).</p>
<p>The content of the file can be defined in <cite>interactive_control</cite>. If the
content is not set in <cite>interactive_control</cite> -property, the do-file is
read from this file path. Default path is
<cite>./interactive_control_files/modelsim/dofile.do</cite>.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl.interactive_rtl">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">interactive_rtl</span></span><a class="headerlink" href="#rtl.rtl.interactive_rtl" title="Permalink to this definition"></a></dt>
<dd><p>True | False (default)</p>
<p>Launch simulator in local machine with GUI.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl.name">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">name</span></span><a class="headerlink" href="#rtl.rtl.name" title="Permalink to this definition"></a></dt>
<dd><p>Name of the entity
Extracted from the _classfile attribute</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl.preserve_rtlfiles">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">preserve_rtlfiles</span></span><a class="headerlink" href="#rtl.rtl.preserve_rtlfiles" title="Permalink to this definition"></a></dt>
<dd><p>True | False (default)</p>
<p>If True, do not delete testbench and copy of DUT after simulations. Useful for
debugging testbench generation.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="rtl.rtl.read_outfile">
<span class="sig-name descname"><span class="pre">read_outfile</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl.html#rtl.read_outfile"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.rtl.read_outfile" title="Permalink to this definition"></a></dt>
<dd><p>Reads the oputput files</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl.rtl_timescale">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">rtl_timescale</span></span><a class="headerlink" href="#rtl.rtl.rtl_timescale" title="Permalink to this definition"></a></dt>
<dd><p>Defines the rtl timescale. Default ‘1ps’</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl.rtlcmd">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">rtlcmd</span></span><a class="headerlink" href="#rtl.rtl.rtlcmd" title="Permalink to this definition"></a></dt>
<dd><p>Command used for simulation invocation
Compiled from various parameters. See source for details.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl.rtlmisc">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">rtlmisc</span></span><a class="headerlink" href="#rtl.rtl.rtlmisc" title="Permalink to this definition"></a></dt>
<dd><p>List&lt;String&gt;</p>
<p>List of manual commands to be pasted to the testbench. The strings are
pasted to their own lines (no linebreaks needed), and the syntax is
unchanged.</p>
<p>Example: creating a custm clock:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="bp">self</span><span class="o">.</span><span class="n">rtlmisc</span> <span class="o">=</span> <span class="p">[]</span>
<span class="bp">self</span><span class="o">.</span><span class="n">rtlmisc</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="s1">&#39;reg clock2;&#39;</span><span class="p">)</span>
<span class="bp">self</span><span class="o">.</span><span class="n">rtlmisc</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="s1">&#39;initial clock2=&#39;</span><span class="n">b0</span><span class="p">;</span><span class="s1">&#39;)</span>
<span class="bp">self</span><span class="o">.</span><span class="n">rtlmisc</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="s1">&#39;always #(c_Ts2/2.0) clock2 = !clock2;&#39;</span><span class="p">)</span>
</pre></div>
</div>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl.rtlparameters">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">rtlparameters</span></span><a class="headerlink" href="#rtl.rtl.rtlparameters" title="Permalink to this definition"></a></dt>
<dd><p>Dictionary of parameters passed to the simulator
during the simulation invocation</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl.rtlsimpath">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">rtlsimpath</span></span><a class="headerlink" href="#rtl.rtl.rtlsimpath" title="Permalink to this definition"></a></dt>
<dd><p>HDL source directory for rtl simulations
self.simpath + ‘/rtl’</p>
<dl class="field-list simple">
<dt class="field-odd">Return type</dt>
<dd class="field-odd"><p>self.simpath + ‘/rtl’</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl.rtlworkpath">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">rtlworkpath</span></span><a class="headerlink" href="#rtl.rtl.rtlworkpath" title="Permalink to this definition"></a></dt>
<dd><p>Work library directory for rtl compilations
self.simpath +’/work’</p>
<dl class="field-list simple">
<dt class="field-odd">Return type</dt>
<dd class="field-odd"><p>self.simpath +’/work’</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="rtl.rtl.run_rtl">
<span class="sig-name descname"><span class="pre">run_rtl</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl.html#rtl.run_rtl"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.rtl.run_rtl" title="Permalink to this definition"></a></dt>
<dd><ol class="arabic simple">
<li><p>Copies rtl sources to a temporary simulation directory</p></li>
<li><p>Creates a testbench</p></li>
<li><p>Defines the contens of the testbench</p></li>
<li><p>Creates connectors</p></li>
<li><p>Connects inputs</p></li>
<li><p>Defines IO conditions</p></li>
<li><p>Defines IO formats in testbench</p></li>
<li><p>Generates testbench contents</p></li>
<li><p>Exports the testbench to file</p></li>
<li><p>Writes input files</p></li>
<li><p>Executes the simulation</p></li>
<li><p>Read outputfiles</p></li>
<li><p>Connects the outputs</p></li>
<li><p>Cleans up the intermediate files</p></li>
</ol>
<p>You should overload this method while creating the simulation
and debugging the testbench.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl.simdut">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">simdut</span></span><a class="headerlink" href="#rtl.rtl.simdut" title="Permalink to this definition"></a></dt>
<dd><p>Source file for Device Under Test in simulations directory</p>
<dl class="field-list simple">
<dt class="field-odd">Returns</dt>
<dd class="field-odd"><p><ul class="simple">
<li><p><em>self.rtlsimpath + self.name + self.vlogext for ‘sv’ model</em></p></li>
<li><p><em>self.rtlsimpath + self.name + ‘.vhd’ for ‘vhdl’ model</em></p></li>
</ul>
</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl.simtb">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">simtb</span></span><a class="headerlink" href="#rtl.rtl.simtb" title="Permalink to this definition"></a></dt>
<dd><p>Verilog testbench source file in simulations directory</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl.verilog_submission">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">verilog_submission</span></span><a class="headerlink" href="#rtl.rtl.verilog_submission" title="Permalink to this definition"></a></dt>
<dd><p>Defines verilog submission prefix from thesdk.GLOBALS[‘LSFSUBMISSION’]</p>
<p>Usually something like ‘bsub -K’</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl.vhdlentityfiles">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">vhdlentityfiles</span></span><a class="headerlink" href="#rtl.rtl.vhdlentityfiles" title="Permalink to this definition"></a></dt>
<dd><p>List of VHDL entity files to be compiled in addition to DUT</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl.vhdlsrc">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">vhdlsrc</span></span><a class="headerlink" href="#rtl.rtl.vhdlsrc" title="Permalink to this definition"></a></dt>
<dd><p>VHDL source file
self.vhdlsrcpath/self.name.sv’</p>
<dl class="field-list simple">
<dt class="field-odd">Return type</dt>
<dd class="field-odd"><p>self.vhdlsrcpath + ‘/’ + self.name + ‘.vhd’</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl.vhdlsrcpath">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">vhdlsrcpath</span></span><a class="headerlink" href="#rtl.rtl.vhdlsrcpath" title="Permalink to this definition"></a></dt>
<dd><p>VHDL search path
self.entitypath/vhdl</p>
<dl class="field-list simple">
<dt class="field-odd">Return type</dt>
<dd class="field-odd"><p>self.entitypath/vhdl</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl.vlogext">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">vlogext</span></span><a class="headerlink" href="#rtl.rtl.vlogext" title="Permalink to this definition"></a></dt>
<dd><p>File extension for verilog files</p>
<p>Default is ‘.sv’, but this can be overridden to support, e.g.
generators like Chisel that always use the ‘.v’ prefix.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl.vlogmodulefiles">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">vlogmodulefiles</span></span><a class="headerlink" href="#rtl.rtl.vlogmodulefiles" title="Permalink to this definition"></a></dt>
<dd><p>List of verilog modules to be compiled in addition of DUT</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl.vlogsrc">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">vlogsrc</span></span><a class="headerlink" href="#rtl.rtl.vlogsrc" title="Permalink to this definition"></a></dt>
<dd><p>Verilog source file
self.vlogsrcpath/self.name.sv</p>
<dl class="field-list simple">
<dt class="field-odd">Return type</dt>
<dd class="field-odd"><p>self.vlogsrcpath + ‘/’ + self.name + self.vlogext</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl.vlogsrcpath">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">vlogsrcpath</span></span><a class="headerlink" href="#rtl.rtl.vlogsrcpath" title="Permalink to this definition"></a></dt>
<dd><p>Search path for the verilogfiles
self.entitypath/sv</p>
<dl class="field-list simple">
<dt class="field-odd">Return type</dt>
<dd class="field-odd"><p>self.entitypath/sv</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="rtl.rtl.write_infile">
<span class="sig-name descname"><span class="pre">write_infile</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl.html#rtl.write_infile"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.rtl.write_infile" title="Permalink to this definition"></a></dt>
<dd><p>Writes the input files</p>
</dd></dl>

</dd></dl>

</section>
<span class="target" id="module-rtl.rtl_iofile"></span><section id="rtl-iofile-module">
<h2>RTL IOfile module<a class="headerlink" href="#rtl-iofile-module" title="Permalink to this heading"></a></h2>
<p>Provides verilog- file-io related attributes and methods
for TheSyDeKick RTL intereface.</p>
<p>Initially written by Marko Kosunen, <a class="reference external" href="mailto:marko&#46;kosunen&#37;&#52;&#48;aalto&#46;fi">marko<span>&#46;</span>kosunen<span>&#64;</span>aalto<span>&#46;</span>fi</a>,
Yue Dai, 2018</p>
<dl class="py class">
<dt class="sig sig-object py" id="rtl.rtl_iofile.rtl_iofile">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">rtl.rtl_iofile.</span></span><span class="sig-name descname"><span class="pre">rtl_iofile</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">parent</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl/rtl_iofile.html#rtl_iofile"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.rtl_iofile.rtl_iofile" title="Permalink to this definition"></a></dt>
<dd><p>Class to provide file IO for verilog simulations. When created,
adds a rtl_iofile object to the parents iofile_bundle attribute.
Accessible as self.iofile_bundle.Members[‘name’].</p>
<p>Provides methods and attributes that can be used to construct sections
in Verilog testbenches, like file io routines, file open and close routines,
file io routines, file io format strings and read/write conditions.</p>
<p class="rubric">Example</p>
<dl class="simple">
<dt>Initiated in parent as:</dt><dd><p>_=rtl_iofile(self,name=’foobar’)</p>
</dd>
</dl>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>parent</strong> (<a class="reference external" href="https://docs.python.org/3/library/functions.html#object" title="(in Python v3.10)"><em>object</em></a>) – The parent object initializing the
rtl_iofile instance. Default None</p></li>
<li><p><strong>**kwargs</strong> – <dl>
<dt>name<span class="classifier">str</span></dt><dd><p>Name of the file. Appended with
random string during the simulation.</p>
</dd>
<dt>param<span class="classifier">str,  -g <cite>‘g_file_’</cite></span></dt><dd><p>The string defining the testbench parameter to be be
passed to the simulator at command line. Sets the paramname attribute.</p>
</dd>
<dt>ioformat<span class="classifier">str, %d</span></dt><dd><p>sets the ioformat attribute.</p>
</dd>
</dl>
</p></li>
</ul>
</dd>
</dl>
<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl_iofile.rtl_iofile.Data">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">Data</span></span><a class="headerlink" href="#rtl.rtl_iofile.rtl_iofile.Data" title="Permalink to this definition"></a></dt>
<dd><p>Data value of this IO</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl_iofile.rtl_iofile.DictData">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">DictData</span></span><a class="headerlink" href="#rtl.rtl_iofile.rtl_iofile.DictData" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="rtl.rtl_iofile.rtl_iofile.connector_datamap">
<span class="sig-name descname"><span class="pre">connector_datamap</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl/rtl_iofile.html#rtl_iofile.connector_datamap"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.rtl_iofile.rtl_iofile.connector_datamap" title="Permalink to this definition"></a></dt>
<dd><p>Verilog_connectors is an ordered list. Order defines the assumed order of columns in the
file to be read or written.
This datamap provides {‘name’ : index } dictionary to assing data to
correct columns. Less use for data files, more for controls</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl_iofile.rtl_iofile.file">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">file</span></span><a class="headerlink" href="#rtl.rtl_iofile.rtl_iofile.file" title="Permalink to this definition"></a></dt>
<dd><p>Name of the IO file to be read or written.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl_iofile.rtl_iofile.ioformat">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ioformat</span></span><a class="headerlink" href="#rtl.rtl_iofile.rtl_iofile.ioformat" title="Permalink to this definition"></a></dt>
<dd><p>Formatting string for verilog file reading
Default %d, i.e. content of the file is single column of
integers.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl_iofile.rtl_iofile.rtlparam">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">rtlparam</span></span><a class="headerlink" href="#rtl.rtl_iofile.rtl_iofile.rtlparam" title="Permalink to this definition"></a></dt>
<dd><p>Extracts the parameter name and value from simparam attribute.
Used to construct the parameter definitions for Verilog testbench.</p>
<p>Default {‘g_file_&lt;self.name&gt;’, self.file }</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="rtl.rtl_iofile.rtl_iofile.set_control_data">
<span class="sig-name descname"><span class="pre">set_control_data</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl/rtl_iofile.html#rtl_iofile.set_control_data"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.rtl_iofile.rtl_iofile.set_control_data" title="Permalink to this definition"></a></dt>
<dd><p>Method to define event based data value with name, time, and value.
Uses a python dictionary instead of a numpy array for more efficient insertions.
The ‘time’ column acts as the dictionary key, the remaining columns are stored as the value.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><p><strong>**kwargs</strong> – time: int, 0
name: str
val: type undefined
init: int, 0
vector of values to initialize the data. lenght should correpond to <cite>self.verilog_connectors+1</cite></p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl_iofile.rtl_iofile.simparam">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">simparam</span></span><a class="headerlink" href="#rtl.rtl_iofile.rtl_iofile.simparam" title="Permalink to this definition"></a></dt>
<dd><p>String definition for parameter to be passed to the simulator
as a command line argument</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl_iofile.rtl_iofile.verilog_connectors">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">verilog_connectors</span></span><a class="headerlink" href="#rtl.rtl_iofile.rtl_iofile.verilog_connectors" title="Permalink to this definition"></a></dt>
<dd><p>List for verilog connectors.
These are the verilog signals/regs associated with this file</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl_iofile.rtl_iofile.verilog_ctstamp">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">verilog_ctstamp</span></span><a class="headerlink" href="#rtl.rtl_iofile.rtl_iofile.verilog_ctstamp" title="Permalink to this definition"></a></dt>
<dd><p>Current time stamp variable name to be used in verilog testbench.
Used in event type file IO.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl_iofile.rtl_iofile.verilog_fclose">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">verilog_fclose</span></span><a class="headerlink" href="#rtl.rtl_iofile.rtl_iofile.verilog_fclose" title="Permalink to this definition"></a></dt>
<dd><p>Verilog file close routine sting.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl_iofile.rtl_iofile.verilog_fopen">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">verilog_fopen</span></span><a class="headerlink" href="#rtl.rtl_iofile.rtl_iofile.verilog_fopen" title="Permalink to this definition"></a></dt>
<dd><p>Verilog file open routine string.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl_iofile.rtl_iofile.verilog_fptr">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">verilog_fptr</span></span><a class="headerlink" href="#rtl.rtl_iofile.rtl_iofile.verilog_fptr" title="Permalink to this definition"></a></dt>
<dd><p>Verilog file pointer name.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl_iofile.rtl_iofile.verilog_io">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">verilog_io</span></span><a class="headerlink" href="#rtl.rtl_iofile.rtl_iofile.verilog_io" title="Permalink to this definition"></a></dt>
<dd><p>Verilog  write/read construct for file IO depending on the direction and file type (event/sample).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns</dt>
<dd class="field-odd"><p>Verilog code for file IO to read/write the IO file.</p>
</dd>
<dt class="field-even">Return type</dt>
<dd class="field-even"><p><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.10)">str</a></p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl_iofile.rtl_iofile.verilog_io_condition">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">verilog_io_condition</span></span><a class="headerlink" href="#rtl.rtl_iofile.rtl_iofile.verilog_io_condition" title="Permalink to this definition"></a></dt>
<dd><p>Verilog condition string that must be true in ordedr to file IO read/write to occur.</p>
<p>Default for output file: <cite>~$isunknown(connector.name)</cite> for all connectors of the file.
Default for input file: <cite>‘1’</cite>
file is always read with rising edge of the clock or in the time of an event defined in the file.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="rtl.rtl_iofile.rtl_iofile.verilog_io_condition_append">
<span class="sig-name descname"><span class="pre">verilog_io_condition_append</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl/rtl_iofile.html#rtl_iofile.verilog_io_condition_append"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.rtl_iofile.rtl_iofile.verilog_io_condition_append" title="Permalink to this definition"></a></dt>
<dd><p>Append new condition string to <cite>verilog_io_condition</cite></p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><p><strong>**kwargs</strong> – cond : str</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl_iofile.rtl_iofile.verilog_io_sync">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">verilog_io_sync</span></span><a class="headerlink" href="#rtl.rtl_iofile.rtl_iofile.verilog_io_sync" title="Permalink to this definition"></a></dt>
<dd><p>File io synchronization condition for sample type input.
Default: <cite>&#64;(posedge clock)</cite></p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl_iofile.rtl_iofile.verilog_ptstamp">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">verilog_ptstamp</span></span><a class="headerlink" href="#rtl.rtl_iofile.rtl_iofile.verilog_ptstamp" title="Permalink to this definition"></a></dt>
<dd><p>Past time stamp variable for verilog testbench. Used in event type file IO.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl_iofile.rtl_iofile.verilog_stat">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">verilog_stat</span></span><a class="headerlink" href="#rtl.rtl_iofile.rtl_iofile.verilog_stat" title="Permalink to this definition"></a></dt>
<dd><p>Status variable name to be used in verilog testbench.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl_iofile.rtl_iofile.verilog_statdef">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">verilog_statdef</span></span><a class="headerlink" href="#rtl.rtl_iofile.rtl_iofile.verilog_statdef" title="Permalink to this definition"></a></dt>
<dd><p>Verilog file read status integer variable definitions and initializations strings.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.rtl_iofile.rtl_iofile.verilog_tdiff">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">verilog_tdiff</span></span><a class="headerlink" href="#rtl.rtl_iofile.rtl_iofile.verilog_tdiff" title="Permalink to this definition"></a></dt>
<dd><p>Verilog time differencec variable. Used in event based file IO.
‘</p>
</dd></dl>

</dd></dl>

</section>
<span class="target" id="module-rtl.testbench"></span><section id="testbench">
<h2>Testbench<a class="headerlink" href="#testbench" title="Permalink to this heading"></a></h2>
<p>Verilog testbench utility mmodule for TheSyDeKick. Contains attributes annd methods to import DUT as <cite>verilog_module</cite>
instance, parse its IO and parameter definitions and construct a structured testbench with clock and file IO.</p>
<p>Utilizes logging method from thesdk.
Extendsd <cite>verilog_module</cite> with additional properties.</p>
<p>Initially written by Marko Kosunen 20190108, <a class="reference external" href="mailto:marko&#46;kosunen&#37;&#52;&#48;aalto&#46;fi">marko<span>&#46;</span>kosunen<span>&#64;</span>aalto<span>&#46;</span>fi</a></p>
<dl class="py class">
<dt class="sig sig-object py" id="rtl.testbench.testbench">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">rtl.testbench.</span></span><span class="sig-name descname"><span class="pre">testbench</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">parent</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl/testbench.html#testbench"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.testbench.testbench" title="Permalink to this definition"></a></dt>
<dd><p>Testbench class. Extends <cite>verilog_module</cite></p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>parent</strong> (<a class="reference external" href="https://docs.python.org/3/library/functions.html#object" title="(in Python v3.10)"><em>object</em></a><em>, </em><em>None</em><em> (</em><em>mandatory to define</em><em>)</em><em>. TheSyDeKick parent entity object for this testbench.</em>) – </p></li>
<li><p><strong>**kwargs</strong> – None</p></li>
</ul>
</dd>
</dl>
<dl class="py method">
<dt class="sig sig-object py" id="rtl.testbench.testbench.assignments">
<span class="sig-name descname"><span class="pre">assignments</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl/testbench.html#testbench.assignments"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.testbench.testbench.assignments" title="Permalink to this definition"></a></dt>
<dd><p>Wire assingment strings</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.testbench.testbench.clock_definition">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">clock_definition</span></span><a class="headerlink" href="#rtl.testbench.testbench.clock_definition" title="Permalink to this definition"></a></dt>
<dd><p>Clock definition string</p>
<p>Todo
Create append mechanism to add more clocks.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="rtl.testbench.testbench.connect_inputs">
<span class="sig-name descname"><span class="pre">connect_inputs</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl/testbench.html#testbench.connect_inputs"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.testbench.testbench.connect_inputs" title="Permalink to this definition"></a></dt>
<dd><p>Define connections to DUT inputs.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.testbench.testbench.connector_definitions">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">connector_definitions</span></span><a class="headerlink" href="#rtl.testbench.testbench.connector_definitions" title="Permalink to this definition"></a></dt>
<dd><p>Verilog register and wire definition strings</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="rtl.testbench.testbench.define_testbench">
<span class="sig-name descname"><span class="pre">define_testbench</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl/testbench.html#testbench.define_testbench"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.testbench.testbench.define_testbench" title="Permalink to this definition"></a></dt>
<dd><p>Defines the tb connectivity, creates reset and clock, and initializes them to zero</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.testbench.testbench.dut_instance">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">dut_instance</span></span><a class="headerlink" href="#rtl.testbench.testbench.dut_instance" title="Permalink to this definition"></a></dt>
<dd><p>RTL module parsed from the verilog or VHDL file of the parent depending on <cite>parent.model</cite></p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.testbench.testbench.file">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">file</span></span><a class="headerlink" href="#rtl.testbench.testbench.file" title="Permalink to this definition"></a></dt>
<dd><p>Path to the testbench file</p>
<p>Default: <cite>self.parent.vlogsrcpath + ‘/tb_’ + self.parent.name + ‘.sv’</cite></p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="rtl.testbench.testbench.generate_contents">
<span class="sig-name descname"><span class="pre">generate_contents</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl/testbench.html#testbench.generate_contents"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.testbench.testbench.generate_contents" title="Permalink to this definition"></a></dt>
<dd><p>This is the method to generate testbench contents. Override if needed
Contents of the testbench is constructed from attributes in the
following order</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>   <span class="bp">self</span><span class="o">.</span><span class="n">parameter_definitions</span>
   <span class="bp">self</span><span class="o">.</span><span class="n">connector_definitions</span>
   <span class="bp">self</span><span class="o">.</span><span class="n">assignments</span><span class="p">()</span>
   <span class="bp">self</span><span class="o">.</span><span class="n">iofile_definitions</span>
   <span class="n">sefl</span><span class="o">.</span><span class="n">misccmd</span>
   <span class="bp">self</span><span class="o">.</span><span class="n">dut_instance</span><span class="o">.</span><span class="n">instance</span>
   <span class="bp">self</span><span class="o">.</span><span class="n">verilog_instance_members</span><span class="o">.</span><span class="n">items</span><span class="p">()</span><span class="o">.</span><span class="n">instance</span> <span class="p">(</span><span class="k">for</span> <span class="nb">all</span> <span class="n">members</span><span class="p">)</span>
   <span class="bp">self</span><span class="o">.</span><span class="n">connectors</span><span class="o">.</span><span class="n">verilog_inits</span><span class="p">()</span>
   <span class="bp">self</span><span class="o">.</span><span class="n">iofiles</span><span class="o">.</span><span class="n">Members</span><span class="o">.</span><span class="n">items</span><span class="p">()</span><span class="o">.</span><span class="n">verilog_io</span> <span class="p">(</span><span class="k">for</span> <span class="nb">all</span> <span class="n">members</span><span class="p">)</span>
   <span class="bp">self</span><span class="o">.</span><span class="n">iofile</span><span class="o">.</span><span class="n">close</span> <span class="p">(</span><span class="k">for</span> <span class="nb">all</span> <span class="n">members</span><span class="p">)</span>

<span class="n">Addtional</span> <span class="n">code</span> <span class="n">may</span> <span class="n">be</span> <span class="n">currently</span> <span class="n">injected</span> <span class="n">by</span> <span class="n">appending</span> <span class="n">desired</span>
<span class="n">strings</span> <span class="p">(</span><span class="n">Verilog</span> <span class="n">sytax</span><span class="p">)</span> <span class="n">to</span> <span class="n">the</span> <span class="n">relevant</span> <span class="n">string</span> <span class="n">attributes</span><span class="o">.</span>
</pre></div>
</div>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.testbench.testbench.iofile_close">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">iofile_close</span></span><a class="headerlink" href="#rtl.testbench.testbench.iofile_close" title="Permalink to this definition"></a></dt>
<dd><p>File close procedure for all IO files.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.testbench.testbench.iofile_definitions">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">iofile_definitions</span></span><a class="headerlink" href="#rtl.testbench.testbench.iofile_definitions" title="Permalink to this definition"></a></dt>
<dd><p>IOfile definition strings</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.testbench.testbench.misccmd">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">misccmd</span></span><a class="headerlink" href="#rtl.testbench.testbench.misccmd" title="Permalink to this definition"></a></dt>
<dd><p>String</p>
<p>Miscellaneous command string corresponding to self.rtlmisc -list in
the parent entity.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.testbench.testbench.parameter_definitions">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">parameter_definitions</span></span><a class="headerlink" href="#rtl.testbench.testbench.parameter_definitions" title="Permalink to this definition"></a></dt>
<dd><p>Parameter  and variable definition strins of the testbench</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="rtl.testbench.testbench.verilog_instance_add">
<span class="sig-name descname"><span class="pre">verilog_instance_add</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl/testbench.html#testbench.verilog_instance_add"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.testbench.testbench.verilog_instance_add" title="Permalink to this definition"></a></dt>
<dd><p>Add verilog instance to the Bundle fro a file</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><p><strong>**kwargs</strong> – <dl class="simple">
<dt>name<span class="classifier">str</span></dt><dd><p>name of the module</p>
</dd>
<dt>file :</dt><dd><p>File defining the module</p>
</dd>
</dl>
</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.testbench.testbench.verilog_instances">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">verilog_instances</span></span><a class="headerlink" href="#rtl.testbench.testbench.verilog_instances" title="Permalink to this definition"></a></dt>
<dd><p>Verilog instances Bundle to be added to tesbench</p>
<p>Todo
Need to handle VHDL instance too.</p>
</dd></dl>

</dd></dl>

</section>
<span class="target" id="module-rtl.module"></span><section id="module">
<h2>Module<a class="headerlink" href="#module" title="Permalink to this heading"></a></h2>
<p>Verilog module import features for RTL simulation package of
The System Development Kit.</p>
<p>Provides utilities to import Verilog modules to
python environment.</p>
<p>Initially written by Marko Kosunen, 2017
Last modification by Okko Järvinen, 28.10.2021 07:55</p>
<dl class="py class">
<dt class="sig sig-object py" id="rtl.module.verilog_module">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">rtl.module.</span></span><span class="sig-name descname"><span class="pre">verilog_module</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl/module.html#verilog_module"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.module.verilog_module" title="Permalink to this definition"></a></dt>
<dd><p>Objective:</p>
<ol class="arabic simple">
<li><ol class="loweralpha simple">
<li><p>Collect IO’s to database</p></li>
<li><p>collect parameters to dict</p></li>
</ol>
</li>
<li><p>Reconstruct the module definition</p></li>
<li><ol class="loweralpha simple">
<li><p>Implement methods provide sinal connections</p></li>
<li><p>Implement methods to provide parameter assingments</p></li>
</ol>
</li>
<li><p>Create a method to create assigned module            definition, where signals are
a) assigned by name
b) to arbitrary name vector.</p></li>
<li><p>Add contents, if required, and include that to definition</p></li>
</ol>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><p><strong>**kwargs</strong> – <dl class="simple">
<dt>file: str</dt><dd><p>Verilog file containing the module</p>
</dd>
<dt>name: str</dt><dd><p>Name of the module</p>
</dd>
<dt>instname: str, self.name</dt><dd><p>Name of the instance</p>
</dd>
</dl>
</p>
</dd>
</dl>
<dl class="py property">
<dt class="sig sig-object py" id="rtl.module.verilog_module.contents">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">contents</span></span><a class="headerlink" href="#rtl.module.verilog_module.contents" title="Permalink to this definition"></a></dt>
<dd><p>Contents of the module. String containing the Verilog code after
the module definition.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.module.verilog_module.definition">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">definition</span></span><a class="headerlink" href="#rtl.module.verilog_module.definition" title="Permalink to this definition"></a></dt>
<dd><p>Module definition part extracted for the file. Contains parameters and
IO definitions.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="rtl.module.verilog_module.export">
<span class="sig-name descname"><span class="pre">export</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl/module.html#verilog_module.export"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.module.verilog_module.export" title="Permalink to this definition"></a></dt>
<dd><p>Method to export the module to a given file.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><p><strong>**kwargs</strong> – force: Bool</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.module.verilog_module.instance">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">instance</span></span><a class="headerlink" href="#rtl.module.verilog_module.instance" title="Permalink to this definition"></a></dt>
<dd><p>Instantioation string of the module. Can be used inside of the other modules.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.module.verilog_module.instname">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">instname</span></span><a class="headerlink" href="#rtl.module.verilog_module.instname" title="Permalink to this definition"></a></dt>
<dd><p>Name of the instance, when instantiated inside other module.</p>
<p>Default: <cite>self.name_DUT</cite></p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.module.verilog_module.io_signals">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">io_signals</span></span><a class="headerlink" href="#rtl.module.verilog_module.io_signals" title="Permalink to this definition"></a></dt>
<dd><p>Bundle containing the signal connectors for IO connections.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.module.verilog_module.ios">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ios</span></span><a class="headerlink" href="#rtl.module.verilog_module.ios" title="Permalink to this definition"></a></dt>
<dd><p>Verilog connector bundle containing connectors for all module IOS.
All the IOs are connected to signal connectors that
have the same name than the IOs. This is due to fact the we have decided
that all signals are connectors.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.module.verilog_module.name">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">name</span></span><a class="headerlink" href="#rtl.module.verilog_module.name" title="Permalink to this definition"></a></dt>
<dd><p>Name of the module. Derived from the file name.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.module.verilog_module.parameters">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">parameters</span></span><a class="headerlink" href="#rtl.module.verilog_module.parameters" title="Permalink to this definition"></a></dt>
<dd><p>Parameters of the verilog module. Bundle of values of type string.</p>
</dd></dl>

</dd></dl>

</section>
<span class="target" id="module-rtl.entity"></span><section id="entity">
<h2>Entity<a class="headerlink" href="#entity" title="Permalink to this heading"></a></h2>
<p>VHDL import features for RTL simulation package of The System Development Kit</p>
<p>Provides utilities to import VHDL entities to
python environment. Imported VHDL entities will be instantiated as verilog modules,
and are intended to be simulated within verilog testbench with simulator supporting
cross language compilations.</p>
<p>Initially written by Marko Kosunen, 2017</p>
<p>Transferred from VHL package in Dec 2019</p>
<p>Last modification by Marko Kosunen, <a class="reference external" href="mailto:marko&#46;kosunen&#37;&#52;&#48;aalto&#46;fi">marko<span>&#46;</span>kosunen<span>&#64;</span>aalto<span>&#46;</span>fi</a>, 21.01.2020 19:27</p>
<dl class="py class">
<dt class="sig sig-object py" id="rtl.entity.vhdl_entity">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">rtl.entity.</span></span><span class="sig-name descname"><span class="pre">vhdl_entity</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="reference internal" href="../_modules/rtl/entity.html#vhdl_entity"><span class="viewcode-link"><span class="pre">[source]</span></span></a><a class="headerlink" href="#rtl.entity.vhdl_entity" title="Permalink to this definition"></a></dt>
<dd><p>Executes init of verilog_module, thus having the same attributes and
parameters.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><p><strong>**kwargs</strong> – See module module</p>
</dd>
</dl>
<dl class="py property">
<dt class="sig sig-object py" id="rtl.entity.vhdl_entity.contents">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">contents</span></span><a class="headerlink" href="#rtl.entity.vhdl_entity.contents" title="Permalink to this definition"></a></dt>
<dd><p>Contents is extracted. We do not know what to do with it yet.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.entity.vhdl_entity.ios">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">ios</span></span><a class="headerlink" href="#rtl.entity.vhdl_entity.ios" title="Permalink to this definition"></a></dt>
<dd><p>Verilog connector bundle containing connectors for all module IOS.
All the IOs are connected to signal connectors that
have the same name than the IOs. This is due to fact the we have decided
that all signals are connectors.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="rtl.entity.vhdl_entity.parameters">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">parameters</span></span><a class="headerlink" href="#rtl.entity.vhdl_entity.parameters" title="Permalink to this definition"></a></dt>
<dd><p>Verilog parameters extracted from generics of the VHDL entity</p>
</dd></dl>

</dd></dl>

</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="../thesdk/sections.html" class="btn btn-neutral float-left" title="Thesdk core classes" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="../spice/sections.html" class="btn btn-neutral float-right" title="Spice simulator interface classess" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2019 TheSyDeKick Community.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>