verilog work "C:/Users/benja/Documents/mojo/1d/FPGA-7up-Game/work/planAhead/counter/counter.srcs/sources_1/imports/verilog/zvnvalues_15.v"
verilog work "C:/Users/benja/Documents/mojo/1d/FPGA-7up-Game/work/planAhead/counter/counter.srcs/sources_1/imports/verilog/shifter_13.v"
verilog work "C:/Users/benja/Documents/mojo/1d/FPGA-7up-Game/work/planAhead/counter/counter.srcs/sources_1/imports/verilog/seven_seg_8.v"
verilog work "C:/Users/benja/Documents/mojo/1d/FPGA-7up-Game/work/planAhead/counter/counter.srcs/sources_1/imports/verilog/decoder_9.v"
verilog work "C:/Users/benja/Documents/mojo/1d/FPGA-7up-Game/work/planAhead/counter/counter.srcs/sources_1/imports/verilog/decimal_counter_10.v"
verilog work "C:/Users/benja/Documents/mojo/1d/FPGA-7up-Game/work/planAhead/counter/counter.srcs/sources_1/imports/verilog/counter_7.v"
verilog work "C:/Users/benja/Documents/mojo/1d/FPGA-7up-Game/work/planAhead/counter/counter.srcs/sources_1/imports/verilog/compare_12.v"
verilog work "C:/Users/benja/Documents/mojo/1d/FPGA-7up-Game/work/planAhead/counter/counter.srcs/sources_1/imports/verilog/boolean_14.v"
verilog work "C:/Users/benja/Documents/mojo/1d/FPGA-7up-Game/work/planAhead/counter/counter.srcs/sources_1/imports/verilog/adder_11.v"
verilog work "C:/Users/benja/Documents/mojo/1d/FPGA-7up-Game/work/planAhead/counter/counter.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "C:/Users/benja/Documents/mojo/1d/FPGA-7up-Game/work/planAhead/counter/counter.srcs/sources_1/imports/verilog/multi_seven_seg_3.v"
verilog work "C:/Users/benja/Documents/mojo/1d/FPGA-7up-Game/work/planAhead/counter/counter.srcs/sources_1/imports/verilog/multi_dec_ctr_4.v"
verilog work "C:/Users/benja/Documents/mojo/1d/FPGA-7up-Game/work/planAhead/counter/counter.srcs/sources_1/imports/verilog/edge_detector_2.v"
verilog work "C:/Users/benja/Documents/mojo/1d/FPGA-7up-Game/work/planAhead/counter/counter.srcs/sources_1/imports/verilog/counter_5.v"
verilog work "C:/Users/benja/Documents/mojo/1d/FPGA-7up-Game/work/planAhead/counter/counter.srcs/sources_1/imports/verilog/alu_6.v"
verilog work "C:/Users/benja/Documents/mojo/1d/FPGA-7up-Game/work/planAhead/counter/counter.srcs/sources_1/imports/verilog/mojo_top_0.v"
