Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,21
design__inferred_latch__count,0
design__instance__count,1676
design__instance__area,14237.4
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,27
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,12
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0008576454711146653
power__switching__total,0.0006766667356714606
power__leakage__total,1.4082356614153468E-8
power__total,0.0015343263512477279
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.26715416746093873
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.2671447305649625
timing__hold__ws__corner:nom_tt_025C_1v80,0.3199327004987899
timing__setup__ws__corner:nom_tt_025C_1v80,11.410896550636885
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.319933
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,12.560124
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,92
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,12
design__max_cap_violation__count__corner:nom_ss_100C_1v60,5
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.2738620241431326
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.27380018471891204
timing__hold__ws__corner:nom_ss_100C_1v60,0.9020172641905658
timing__setup__ws__corner:nom_ss_100C_1v60,4.75096775368236
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.902017
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,4.750968
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,12
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,12
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.26365047002958414
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.2636405057776563
timing__hold__ws__corner:nom_ff_n40C_1v95,0.10813522605640222
timing__setup__ws__corner:nom_ff_n40C_1v95,11.482328302061495
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.108135
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,15.266164
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,119
design__max_fanout_violation__count,12
design__max_cap_violation__count,8
clock__skew__worst_hold,-0.2616765489471255
clock__skew__worst_setup,0.2616715529433734
timing__hold__ws,0.10655099326660819
timing__setup__ws,4.536692927512759
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.106551
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,4.536693
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,1676
design__instance__area__stdcell,14237.4
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.863223
design__instance__utilization__stdcell,0.863223
design__instance__count__class:buffer,3
design__instance__count__class:inverter,28
design__instance__count__class:sequential_cell,188
design__instance__count__class:multi_input_combinational_cell,946
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,662
design__instance__count__class:tap_cell,225
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,41394.2
design__violations,0
design__instance__count__class:timing_repair_buffer,230
design__instance__count__class:clock_buffer,18
design__instance__count__class:clock_inverter,13
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,110
antenna__violating__nets,6
antenna__violating__pins,7
route__antenna_violation__count,6
antenna_diodes_count,25
design__instance__count__class:antenna_cell,25
route__net,1431
route__net__special,2
route__drc_errors__iter:1,1827
route__wirelength__iter:1,51684
route__drc_errors__iter:2,1228
route__wirelength__iter:2,51137
route__drc_errors__iter:3,1382
route__wirelength__iter:3,51037
route__drc_errors__iter:4,552
route__wirelength__iter:4,51047
route__drc_errors__iter:5,322
route__wirelength__iter:5,51061
route__drc_errors__iter:6,313
route__wirelength__iter:6,51057
route__drc_errors__iter:7,197
route__wirelength__iter:7,51027
route__drc_errors__iter:8,197
route__wirelength__iter:8,51027
route__drc_errors__iter:9,197
route__wirelength__iter:9,51027
route__drc_errors__iter:10,196
route__wirelength__iter:10,51030
route__drc_errors__iter:11,190
route__wirelength__iter:11,51059
route__drc_errors__iter:12,93
route__wirelength__iter:12,51031
route__drc_errors__iter:13,83
route__wirelength__iter:13,51029
route__drc_errors__iter:14,36
route__wirelength__iter:14,51019
route__drc_errors__iter:15,20
route__wirelength__iter:15,51016
route__drc_errors__iter:16,0
route__wirelength__iter:16,51012
route__drc_errors,0
route__wirelength,51012
route__vias,11834
route__vias__singlecut,11834
route__vias__multicut,0
design__disconnected_pin__count,4
design__critical_disconnected_pin__count,0
route__wirelength__max,366.11
timing__unannotated_net__count__corner:nom_tt_025C_1v80,31
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,31
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,31
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,27
design__max_fanout_violation__count__corner:min_tt_025C_1v80,12
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.26467659368911467
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.264671764218821
timing__hold__ws__corner:min_tt_025C_1v80,0.3177740382998088
timing__setup__ws__corner:min_tt_025C_1v80,11.417255020123347
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.317774
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,12.695507
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,31
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,72
design__max_fanout_violation__count__corner:min_ss_100C_1v60,12
design__max_cap_violation__count__corner:min_ss_100C_1v60,5
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.2704186673348729
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.27038724802238745
timing__hold__ws__corner:min_ss_100C_1v60,0.8945084925957559
timing__setup__ws__corner:min_ss_100C_1v60,4.980817677060316
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.894508
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,4.980818
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,31
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,9
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,12
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2616765489471255
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2616715529433734
timing__hold__ws__corner:min_ff_n40C_1v95,0.10655099326660819
timing__setup__ws__corner:min_ff_n40C_1v95,11.486946829974556
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.106551
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,15.365178
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,31
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,27
design__max_fanout_violation__count__corner:max_tt_025C_1v80,12
design__max_cap_violation__count__corner:max_tt_025C_1v80,1
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.27078431929837454
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.27067923668612187
timing__hold__ws__corner:max_tt_025C_1v80,0.32235348636129835
timing__setup__ws__corner:max_tt_025C_1v80,11.406900635813642
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.322353
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,12.434870
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,31
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,119
design__max_fanout_violation__count__corner:max_ss_100C_1v60,12
design__max_cap_violation__count__corner:max_ss_100C_1v60,8
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.2776854103034695
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.2775665054141693
timing__hold__ws__corner:max_ss_100C_1v60,0.9097129973480101
timing__setup__ws__corner:max_ss_100C_1v60,4.536692927512759
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.909713
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,4.536693
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,31
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,19
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,12
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2667339757898099
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.266710772127939
timing__hold__ws__corner:max_ff_n40C_1v95,0.10979822917202119
timing__setup__ws__corner:max_ff_n40C_1v95,11.479326258918006
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.109798
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,15.172009
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,31
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,31
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79992
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79997
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000822318
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.00010716
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.000026062
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.00010716
design_powergrid__voltage__worst,0.00010716
design_powergrid__voltage__worst__net:VPWR,1.79992
design_powergrid__drop__worst,0.00010716
design_powergrid__drop__worst__net:VPWR,0.0000822318
design_powergrid__voltage__worst__net:VGND,0.00010716
design_powergrid__drop__worst__net:VGND,0.00010716
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00002610000000000000083062896838459465698178973980247974395751953125
ir__drop__worst,0.000082200000000000005809415448698729278476093895733356475830078125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
