/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_raaga_dsp_esr_si.h $
 * $brcm_Revision: Hydra_Software_Devel/2 $
 * $brcm_Date: 5/18/11 4:27p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon May 16 21:06:01 2011
 *                 MD5 Checksum         f5f09b2bf7ad40890d2e5dc57d4789b6
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7552/rdb/a0/bchp_raaga_dsp_esr_si.h $
 * 
 * Hydra_Software_Devel/2   5/18/11 4:27p xhuang
 * SW7552-2: update with central RDB
 *
 ***************************************************************************/

#ifndef BCHP_RAAGA_DSP_ESR_SI_H__
#define BCHP_RAAGA_DSP_ESR_SI_H__

/***************************************************************************
 *RAAGA_DSP_ESR_SI - Raaga DSP Interrupts Status Register (Soft Interrupts to DSP)
 ***************************************************************************/
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS         0x00822000 /* DSP Core Interrupt Status Register */
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET            0x00822004 /* DSP Core Interrupt Set Register */
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR          0x00822008 /* DSP Core Interrupt Clear Register */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS        0x0082200c /* DSP Core Interrupt Mask Status Register */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET           0x00822010 /* DSP Core Interrupt Mask Set Register */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR         0x00822014 /* DSP Core Interrupt Mask Clear Register */

/***************************************************************************
 *INT_STATUS - DSP Core Interrupt Status Register
 ***************************************************************************/
/* RAAGA_DSP_ESR_SI :: INT_STATUS :: BIT_31 [31:31] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_31_MASK               0x80000000
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_31_SHIFT              31
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_31_DEFAULT            0

/* RAAGA_DSP_ESR_SI :: INT_STATUS :: BIT_30 [30:30] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_30_MASK               0x40000000
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_30_SHIFT              30
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_30_DEFAULT            0

/* RAAGA_DSP_ESR_SI :: INT_STATUS :: BIT_29 [29:29] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_29_MASK               0x20000000
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_29_SHIFT              29
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_29_DEFAULT            0

/* RAAGA_DSP_ESR_SI :: INT_STATUS :: BIT_28 [28:28] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_28_MASK               0x10000000
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_28_SHIFT              28
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_28_DEFAULT            0

/* RAAGA_DSP_ESR_SI :: INT_STATUS :: BIT_27 [27:27] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_27_MASK               0x08000000
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_27_SHIFT              27
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_27_DEFAULT            0

/* RAAGA_DSP_ESR_SI :: INT_STATUS :: BIT_26 [26:26] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_26_MASK               0x04000000
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_26_SHIFT              26
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_26_DEFAULT            0

/* RAAGA_DSP_ESR_SI :: INT_STATUS :: BIT_25 [25:25] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_25_MASK               0x02000000
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_25_SHIFT              25
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_25_DEFAULT            0

/* RAAGA_DSP_ESR_SI :: INT_STATUS :: BIT_24 [24:24] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_24_MASK               0x01000000
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_24_SHIFT              24
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_24_DEFAULT            0

/* RAAGA_DSP_ESR_SI :: INT_STATUS :: BIT_23 [23:23] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_23_MASK               0x00800000
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_23_SHIFT              23
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_23_DEFAULT            0

/* RAAGA_DSP_ESR_SI :: INT_STATUS :: BIT_22 [22:22] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_22_MASK               0x00400000
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_22_SHIFT              22
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_22_DEFAULT            0

/* RAAGA_DSP_ESR_SI :: INT_STATUS :: BIT_21 [21:21] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_21_MASK               0x00200000
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_21_SHIFT              21
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_21_DEFAULT            0

/* RAAGA_DSP_ESR_SI :: INT_STATUS :: BIT_20 [20:20] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_20_MASK               0x00100000
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_20_SHIFT              20
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_20_DEFAULT            0

/* RAAGA_DSP_ESR_SI :: INT_STATUS :: BIT_19 [19:19] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_19_MASK               0x00080000
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_19_SHIFT              19
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_19_DEFAULT            0

/* RAAGA_DSP_ESR_SI :: INT_STATUS :: BIT_18 [18:18] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_18_MASK               0x00040000
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_18_SHIFT              18
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_18_DEFAULT            0

/* RAAGA_DSP_ESR_SI :: INT_STATUS :: BIT_17 [17:17] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_17_MASK               0x00020000
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_17_SHIFT              17
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_17_DEFAULT            0

/* RAAGA_DSP_ESR_SI :: INT_STATUS :: BIT_16 [16:16] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_16_MASK               0x00010000
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_16_SHIFT              16
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_16_DEFAULT            0

/* RAAGA_DSP_ESR_SI :: INT_STATUS :: BIT_15 [15:15] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_15_MASK               0x00008000
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_15_SHIFT              15
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_15_DEFAULT            0

/* RAAGA_DSP_ESR_SI :: INT_STATUS :: BIT_14 [14:14] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_14_MASK               0x00004000
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_14_SHIFT              14
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_14_DEFAULT            0

/* RAAGA_DSP_ESR_SI :: INT_STATUS :: BIT_13 [13:13] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_13_MASK               0x00002000
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_13_SHIFT              13
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_13_DEFAULT            0

/* RAAGA_DSP_ESR_SI :: INT_STATUS :: BIT_12 [12:12] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_12_MASK               0x00001000
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_12_SHIFT              12
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_12_DEFAULT            0

/* RAAGA_DSP_ESR_SI :: INT_STATUS :: BIT_11 [11:11] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_11_MASK               0x00000800
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_11_SHIFT              11
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_11_DEFAULT            0

/* RAAGA_DSP_ESR_SI :: INT_STATUS :: BIT_10 [10:10] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_10_MASK               0x00000400
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_10_SHIFT              10
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_10_DEFAULT            0

/* RAAGA_DSP_ESR_SI :: INT_STATUS :: BIT_09 [09:09] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_09_MASK               0x00000200
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_09_SHIFT              9
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_09_DEFAULT            0

/* RAAGA_DSP_ESR_SI :: INT_STATUS :: BIT_08 [08:08] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_08_MASK               0x00000100
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_08_SHIFT              8
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_08_DEFAULT            0

/* RAAGA_DSP_ESR_SI :: INT_STATUS :: BIT_07 [07:07] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_07_MASK               0x00000080
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_07_SHIFT              7
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_07_DEFAULT            0

/* RAAGA_DSP_ESR_SI :: INT_STATUS :: BIT_06 [06:06] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_06_MASK               0x00000040
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_06_SHIFT              6
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_06_DEFAULT            0

/* RAAGA_DSP_ESR_SI :: INT_STATUS :: BIT_05 [05:05] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_05_MASK               0x00000020
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_05_SHIFT              5
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_05_DEFAULT            0

/* RAAGA_DSP_ESR_SI :: INT_STATUS :: BIT_04 [04:04] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_04_MASK               0x00000010
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_04_SHIFT              4
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_04_DEFAULT            0

/* RAAGA_DSP_ESR_SI :: INT_STATUS :: BIT_03 [03:03] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_03_MASK               0x00000008
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_03_SHIFT              3
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_03_DEFAULT            0

/* RAAGA_DSP_ESR_SI :: INT_STATUS :: BIT_02 [02:02] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_02_MASK               0x00000004
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_02_SHIFT              2
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_02_DEFAULT            0

/* RAAGA_DSP_ESR_SI :: INT_STATUS :: BIT_01 [01:01] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_01_MASK               0x00000002
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_01_SHIFT              1
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_01_DEFAULT            0

/* RAAGA_DSP_ESR_SI :: INT_STATUS :: BIT_00 [00:00] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_00_MASK               0x00000001
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_00_SHIFT              0
#define BCHP_RAAGA_DSP_ESR_SI_INT_STATUS_BIT_00_DEFAULT            0

/***************************************************************************
 *INT_SET - DSP Core Interrupt Set Register
 ***************************************************************************/
/* RAAGA_DSP_ESR_SI :: INT_SET :: BIT_31 [31:31] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_31_MASK                  0x80000000
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_31_SHIFT                 31
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_31_DEFAULT               0

/* RAAGA_DSP_ESR_SI :: INT_SET :: BIT_30 [30:30] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_30_MASK                  0x40000000
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_30_SHIFT                 30
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_30_DEFAULT               0

/* RAAGA_DSP_ESR_SI :: INT_SET :: BIT_29 [29:29] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_29_MASK                  0x20000000
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_29_SHIFT                 29
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_29_DEFAULT               0

/* RAAGA_DSP_ESR_SI :: INT_SET :: BIT_28 [28:28] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_28_MASK                  0x10000000
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_28_SHIFT                 28
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_28_DEFAULT               0

/* RAAGA_DSP_ESR_SI :: INT_SET :: BIT_27 [27:27] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_27_MASK                  0x08000000
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_27_SHIFT                 27
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_27_DEFAULT               0

/* RAAGA_DSP_ESR_SI :: INT_SET :: BIT_26 [26:26] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_26_MASK                  0x04000000
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_26_SHIFT                 26
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_26_DEFAULT               0

/* RAAGA_DSP_ESR_SI :: INT_SET :: BIT_25 [25:25] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_25_MASK                  0x02000000
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_25_SHIFT                 25
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_25_DEFAULT               0

/* RAAGA_DSP_ESR_SI :: INT_SET :: BIT_24 [24:24] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_24_MASK                  0x01000000
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_24_SHIFT                 24
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_24_DEFAULT               0

/* RAAGA_DSP_ESR_SI :: INT_SET :: BIT_23 [23:23] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_23_MASK                  0x00800000
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_23_SHIFT                 23
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_23_DEFAULT               0

/* RAAGA_DSP_ESR_SI :: INT_SET :: BIT_22 [22:22] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_22_MASK                  0x00400000
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_22_SHIFT                 22
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_22_DEFAULT               0

/* RAAGA_DSP_ESR_SI :: INT_SET :: BIT_21 [21:21] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_21_MASK                  0x00200000
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_21_SHIFT                 21
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_21_DEFAULT               0

/* RAAGA_DSP_ESR_SI :: INT_SET :: BIT_20 [20:20] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_20_MASK                  0x00100000
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_20_SHIFT                 20
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_20_DEFAULT               0

/* RAAGA_DSP_ESR_SI :: INT_SET :: BIT_19 [19:19] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_19_MASK                  0x00080000
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_19_SHIFT                 19
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_19_DEFAULT               0

/* RAAGA_DSP_ESR_SI :: INT_SET :: BIT_18 [18:18] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_18_MASK                  0x00040000
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_18_SHIFT                 18
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_18_DEFAULT               0

/* RAAGA_DSP_ESR_SI :: INT_SET :: BIT_17 [17:17] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_17_MASK                  0x00020000
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_17_SHIFT                 17
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_17_DEFAULT               0

/* RAAGA_DSP_ESR_SI :: INT_SET :: BIT_16 [16:16] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_16_MASK                  0x00010000
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_16_SHIFT                 16
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_16_DEFAULT               0

/* RAAGA_DSP_ESR_SI :: INT_SET :: BIT_15 [15:15] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_15_MASK                  0x00008000
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_15_SHIFT                 15
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_15_DEFAULT               0

/* RAAGA_DSP_ESR_SI :: INT_SET :: BIT_14 [14:14] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_14_MASK                  0x00004000
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_14_SHIFT                 14
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_14_DEFAULT               0

/* RAAGA_DSP_ESR_SI :: INT_SET :: BIT_13 [13:13] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_13_MASK                  0x00002000
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_13_SHIFT                 13
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_13_DEFAULT               0

/* RAAGA_DSP_ESR_SI :: INT_SET :: BIT_12 [12:12] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_12_MASK                  0x00001000
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_12_SHIFT                 12
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_12_DEFAULT               0

/* RAAGA_DSP_ESR_SI :: INT_SET :: BIT_11 [11:11] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_11_MASK                  0x00000800
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_11_SHIFT                 11
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_11_DEFAULT               0

/* RAAGA_DSP_ESR_SI :: INT_SET :: BIT_10 [10:10] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_10_MASK                  0x00000400
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_10_SHIFT                 10
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_10_DEFAULT               0

/* RAAGA_DSP_ESR_SI :: INT_SET :: BIT_09 [09:09] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_09_MASK                  0x00000200
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_09_SHIFT                 9
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_09_DEFAULT               0

/* RAAGA_DSP_ESR_SI :: INT_SET :: BIT_08 [08:08] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_08_MASK                  0x00000100
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_08_SHIFT                 8
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_08_DEFAULT               0

/* RAAGA_DSP_ESR_SI :: INT_SET :: BIT_07 [07:07] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_07_MASK                  0x00000080
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_07_SHIFT                 7
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_07_DEFAULT               0

/* RAAGA_DSP_ESR_SI :: INT_SET :: BIT_06 [06:06] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_06_MASK                  0x00000040
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_06_SHIFT                 6
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_06_DEFAULT               0

/* RAAGA_DSP_ESR_SI :: INT_SET :: BIT_05 [05:05] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_05_MASK                  0x00000020
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_05_SHIFT                 5
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_05_DEFAULT               0

/* RAAGA_DSP_ESR_SI :: INT_SET :: BIT_04 [04:04] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_04_MASK                  0x00000010
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_04_SHIFT                 4
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_04_DEFAULT               0

/* RAAGA_DSP_ESR_SI :: INT_SET :: BIT_03 [03:03] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_03_MASK                  0x00000008
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_03_SHIFT                 3
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_03_DEFAULT               0

/* RAAGA_DSP_ESR_SI :: INT_SET :: BIT_02 [02:02] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_02_MASK                  0x00000004
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_02_SHIFT                 2
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_02_DEFAULT               0

/* RAAGA_DSP_ESR_SI :: INT_SET :: BIT_01 [01:01] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_01_MASK                  0x00000002
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_01_SHIFT                 1
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_01_DEFAULT               0

/* RAAGA_DSP_ESR_SI :: INT_SET :: BIT_00 [00:00] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_00_MASK                  0x00000001
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_00_SHIFT                 0
#define BCHP_RAAGA_DSP_ESR_SI_INT_SET_BIT_00_DEFAULT               0

/***************************************************************************
 *INT_CLEAR - DSP Core Interrupt Clear Register
 ***************************************************************************/
/* RAAGA_DSP_ESR_SI :: INT_CLEAR :: BIT_31 [31:31] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_31_MASK                0x80000000
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_31_SHIFT               31
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_31_DEFAULT             0

/* RAAGA_DSP_ESR_SI :: INT_CLEAR :: BIT_30 [30:30] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_30_MASK                0x40000000
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_30_SHIFT               30
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_30_DEFAULT             0

/* RAAGA_DSP_ESR_SI :: INT_CLEAR :: BIT_29 [29:29] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_29_MASK                0x20000000
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_29_SHIFT               29
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_29_DEFAULT             0

/* RAAGA_DSP_ESR_SI :: INT_CLEAR :: BIT_28 [28:28] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_28_MASK                0x10000000
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_28_SHIFT               28
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_28_DEFAULT             0

/* RAAGA_DSP_ESR_SI :: INT_CLEAR :: BIT_27 [27:27] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_27_MASK                0x08000000
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_27_SHIFT               27
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_27_DEFAULT             0

/* RAAGA_DSP_ESR_SI :: INT_CLEAR :: BIT_26 [26:26] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_26_MASK                0x04000000
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_26_SHIFT               26
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_26_DEFAULT             0

/* RAAGA_DSP_ESR_SI :: INT_CLEAR :: BIT_25 [25:25] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_25_MASK                0x02000000
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_25_SHIFT               25
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_25_DEFAULT             0

/* RAAGA_DSP_ESR_SI :: INT_CLEAR :: BIT_24 [24:24] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_24_MASK                0x01000000
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_24_SHIFT               24
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_24_DEFAULT             0

/* RAAGA_DSP_ESR_SI :: INT_CLEAR :: BIT_23 [23:23] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_23_MASK                0x00800000
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_23_SHIFT               23
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_23_DEFAULT             0

/* RAAGA_DSP_ESR_SI :: INT_CLEAR :: BIT_22 [22:22] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_22_MASK                0x00400000
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_22_SHIFT               22
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_22_DEFAULT             0

/* RAAGA_DSP_ESR_SI :: INT_CLEAR :: BIT_21 [21:21] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_21_MASK                0x00200000
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_21_SHIFT               21
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_21_DEFAULT             0

/* RAAGA_DSP_ESR_SI :: INT_CLEAR :: BIT_20 [20:20] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_20_MASK                0x00100000
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_20_SHIFT               20
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_20_DEFAULT             0

/* RAAGA_DSP_ESR_SI :: INT_CLEAR :: BIT_19 [19:19] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_19_MASK                0x00080000
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_19_SHIFT               19
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_19_DEFAULT             0

/* RAAGA_DSP_ESR_SI :: INT_CLEAR :: BIT_18 [18:18] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_18_MASK                0x00040000
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_18_SHIFT               18
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_18_DEFAULT             0

/* RAAGA_DSP_ESR_SI :: INT_CLEAR :: BIT_17 [17:17] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_17_MASK                0x00020000
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_17_SHIFT               17
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_17_DEFAULT             0

/* RAAGA_DSP_ESR_SI :: INT_CLEAR :: BIT_16 [16:16] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_16_MASK                0x00010000
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_16_SHIFT               16
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_16_DEFAULT             0

/* RAAGA_DSP_ESR_SI :: INT_CLEAR :: BIT_15 [15:15] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_15_MASK                0x00008000
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_15_SHIFT               15
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_15_DEFAULT             0

/* RAAGA_DSP_ESR_SI :: INT_CLEAR :: BIT_14 [14:14] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_14_MASK                0x00004000
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_14_SHIFT               14
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_14_DEFAULT             0

/* RAAGA_DSP_ESR_SI :: INT_CLEAR :: BIT_13 [13:13] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_13_MASK                0x00002000
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_13_SHIFT               13
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_13_DEFAULT             0

/* RAAGA_DSP_ESR_SI :: INT_CLEAR :: BIT_12 [12:12] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_12_MASK                0x00001000
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_12_SHIFT               12
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_12_DEFAULT             0

/* RAAGA_DSP_ESR_SI :: INT_CLEAR :: BIT_11 [11:11] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_11_MASK                0x00000800
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_11_SHIFT               11
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_11_DEFAULT             0

/* RAAGA_DSP_ESR_SI :: INT_CLEAR :: BIT_10 [10:10] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_10_MASK                0x00000400
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_10_SHIFT               10
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_10_DEFAULT             0

/* RAAGA_DSP_ESR_SI :: INT_CLEAR :: BIT_09 [09:09] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_09_MASK                0x00000200
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_09_SHIFT               9
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_09_DEFAULT             0

/* RAAGA_DSP_ESR_SI :: INT_CLEAR :: BIT_08 [08:08] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_08_MASK                0x00000100
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_08_SHIFT               8
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_08_DEFAULT             0

/* RAAGA_DSP_ESR_SI :: INT_CLEAR :: BIT_07 [07:07] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_07_MASK                0x00000080
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_07_SHIFT               7
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_07_DEFAULT             0

/* RAAGA_DSP_ESR_SI :: INT_CLEAR :: BIT_06 [06:06] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_06_MASK                0x00000040
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_06_SHIFT               6
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_06_DEFAULT             0

/* RAAGA_DSP_ESR_SI :: INT_CLEAR :: BIT_05 [05:05] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_05_MASK                0x00000020
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_05_SHIFT               5
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_05_DEFAULT             0

/* RAAGA_DSP_ESR_SI :: INT_CLEAR :: BIT_04 [04:04] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_04_MASK                0x00000010
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_04_SHIFT               4
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_04_DEFAULT             0

/* RAAGA_DSP_ESR_SI :: INT_CLEAR :: BIT_03 [03:03] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_03_MASK                0x00000008
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_03_SHIFT               3
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_03_DEFAULT             0

/* RAAGA_DSP_ESR_SI :: INT_CLEAR :: BIT_02 [02:02] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_02_MASK                0x00000004
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_02_SHIFT               2
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_02_DEFAULT             0

/* RAAGA_DSP_ESR_SI :: INT_CLEAR :: BIT_01 [01:01] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_01_MASK                0x00000002
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_01_SHIFT               1
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_01_DEFAULT             0

/* RAAGA_DSP_ESR_SI :: INT_CLEAR :: BIT_00 [00:00] */
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_00_MASK                0x00000001
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_00_SHIFT               0
#define BCHP_RAAGA_DSP_ESR_SI_INT_CLEAR_BIT_00_DEFAULT             0

/***************************************************************************
 *MASK_STATUS - DSP Core Interrupt Mask Status Register
 ***************************************************************************/
/* RAAGA_DSP_ESR_SI :: MASK_STATUS :: BIT_31 [31:31] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_31_MASK              0x80000000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_31_SHIFT             31
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_31_DEFAULT           1

/* RAAGA_DSP_ESR_SI :: MASK_STATUS :: BIT_30 [30:30] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_30_MASK              0x40000000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_30_SHIFT             30
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_30_DEFAULT           1

/* RAAGA_DSP_ESR_SI :: MASK_STATUS :: BIT_29 [29:29] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_29_MASK              0x20000000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_29_SHIFT             29
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_29_DEFAULT           1

/* RAAGA_DSP_ESR_SI :: MASK_STATUS :: BIT_28 [28:28] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_28_MASK              0x10000000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_28_SHIFT             28
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_28_DEFAULT           1

/* RAAGA_DSP_ESR_SI :: MASK_STATUS :: BIT_27 [27:27] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_27_MASK              0x08000000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_27_SHIFT             27
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_27_DEFAULT           1

/* RAAGA_DSP_ESR_SI :: MASK_STATUS :: BIT_26 [26:26] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_26_MASK              0x04000000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_26_SHIFT             26
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_26_DEFAULT           1

/* RAAGA_DSP_ESR_SI :: MASK_STATUS :: BIT_25 [25:25] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_25_MASK              0x02000000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_25_SHIFT             25
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_25_DEFAULT           1

/* RAAGA_DSP_ESR_SI :: MASK_STATUS :: BIT_24 [24:24] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_24_MASK              0x01000000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_24_SHIFT             24
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_24_DEFAULT           1

/* RAAGA_DSP_ESR_SI :: MASK_STATUS :: BIT_23 [23:23] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_23_MASK              0x00800000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_23_SHIFT             23
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_23_DEFAULT           1

/* RAAGA_DSP_ESR_SI :: MASK_STATUS :: BIT_22 [22:22] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_22_MASK              0x00400000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_22_SHIFT             22
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_22_DEFAULT           1

/* RAAGA_DSP_ESR_SI :: MASK_STATUS :: BIT_21 [21:21] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_21_MASK              0x00200000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_21_SHIFT             21
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_21_DEFAULT           1

/* RAAGA_DSP_ESR_SI :: MASK_STATUS :: BIT_20 [20:20] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_20_MASK              0x00100000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_20_SHIFT             20
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_20_DEFAULT           1

/* RAAGA_DSP_ESR_SI :: MASK_STATUS :: BIT_19 [19:19] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_19_MASK              0x00080000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_19_SHIFT             19
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_19_DEFAULT           1

/* RAAGA_DSP_ESR_SI :: MASK_STATUS :: BIT_18 [18:18] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_18_MASK              0x00040000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_18_SHIFT             18
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_18_DEFAULT           1

/* RAAGA_DSP_ESR_SI :: MASK_STATUS :: BIT_17 [17:17] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_17_MASK              0x00020000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_17_SHIFT             17
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_17_DEFAULT           1

/* RAAGA_DSP_ESR_SI :: MASK_STATUS :: BIT_16 [16:16] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_16_MASK              0x00010000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_16_SHIFT             16
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_16_DEFAULT           1

/* RAAGA_DSP_ESR_SI :: MASK_STATUS :: BIT_15 [15:15] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_15_MASK              0x00008000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_15_SHIFT             15
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_15_DEFAULT           1

/* RAAGA_DSP_ESR_SI :: MASK_STATUS :: BIT_14 [14:14] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_14_MASK              0x00004000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_14_SHIFT             14
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_14_DEFAULT           1

/* RAAGA_DSP_ESR_SI :: MASK_STATUS :: BIT_13 [13:13] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_13_MASK              0x00002000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_13_SHIFT             13
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_13_DEFAULT           1

/* RAAGA_DSP_ESR_SI :: MASK_STATUS :: BIT_12 [12:12] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_12_MASK              0x00001000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_12_SHIFT             12
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_12_DEFAULT           1

/* RAAGA_DSP_ESR_SI :: MASK_STATUS :: BIT_11 [11:11] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_11_MASK              0x00000800
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_11_SHIFT             11
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_11_DEFAULT           1

/* RAAGA_DSP_ESR_SI :: MASK_STATUS :: BIT_10 [10:10] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_10_MASK              0x00000400
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_10_SHIFT             10
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_10_DEFAULT           1

/* RAAGA_DSP_ESR_SI :: MASK_STATUS :: BIT_09 [09:09] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_09_MASK              0x00000200
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_09_SHIFT             9
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_09_DEFAULT           1

/* RAAGA_DSP_ESR_SI :: MASK_STATUS :: BIT_08 [08:08] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_08_MASK              0x00000100
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_08_SHIFT             8
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_08_DEFAULT           1

/* RAAGA_DSP_ESR_SI :: MASK_STATUS :: BIT_07 [07:07] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_07_MASK              0x00000080
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_07_SHIFT             7
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_07_DEFAULT           1

/* RAAGA_DSP_ESR_SI :: MASK_STATUS :: BIT_06 [06:06] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_06_MASK              0x00000040
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_06_SHIFT             6
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_06_DEFAULT           1

/* RAAGA_DSP_ESR_SI :: MASK_STATUS :: BIT_05 [05:05] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_05_MASK              0x00000020
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_05_SHIFT             5
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_05_DEFAULT           1

/* RAAGA_DSP_ESR_SI :: MASK_STATUS :: BIT_04 [04:04] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_04_MASK              0x00000010
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_04_SHIFT             4
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_04_DEFAULT           1

/* RAAGA_DSP_ESR_SI :: MASK_STATUS :: BIT_03 [03:03] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_03_MASK              0x00000008
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_03_SHIFT             3
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_03_DEFAULT           1

/* RAAGA_DSP_ESR_SI :: MASK_STATUS :: BIT_02 [02:02] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_02_MASK              0x00000004
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_02_SHIFT             2
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_02_DEFAULT           1

/* RAAGA_DSP_ESR_SI :: MASK_STATUS :: BIT_01 [01:01] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_01_MASK              0x00000002
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_01_SHIFT             1
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_01_DEFAULT           1

/* RAAGA_DSP_ESR_SI :: MASK_STATUS :: BIT_00 [00:00] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_00_MASK              0x00000001
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_00_SHIFT             0
#define BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS_BIT_00_DEFAULT           1

/***************************************************************************
 *MASK_SET - DSP Core Interrupt Mask Set Register
 ***************************************************************************/
/* RAAGA_DSP_ESR_SI :: MASK_SET :: BIT_31 [31:31] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_31_MASK                 0x80000000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_31_SHIFT                31
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_31_DEFAULT              1

/* RAAGA_DSP_ESR_SI :: MASK_SET :: BIT_30 [30:30] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_30_MASK                 0x40000000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_30_SHIFT                30
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_30_DEFAULT              1

/* RAAGA_DSP_ESR_SI :: MASK_SET :: BIT_29 [29:29] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_29_MASK                 0x20000000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_29_SHIFT                29
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_29_DEFAULT              1

/* RAAGA_DSP_ESR_SI :: MASK_SET :: BIT_28 [28:28] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_28_MASK                 0x10000000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_28_SHIFT                28
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_28_DEFAULT              1

/* RAAGA_DSP_ESR_SI :: MASK_SET :: BIT_27 [27:27] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_27_MASK                 0x08000000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_27_SHIFT                27
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_27_DEFAULT              1

/* RAAGA_DSP_ESR_SI :: MASK_SET :: BIT_26 [26:26] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_26_MASK                 0x04000000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_26_SHIFT                26
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_26_DEFAULT              1

/* RAAGA_DSP_ESR_SI :: MASK_SET :: BIT_25 [25:25] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_25_MASK                 0x02000000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_25_SHIFT                25
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_25_DEFAULT              1

/* RAAGA_DSP_ESR_SI :: MASK_SET :: BIT_24 [24:24] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_24_MASK                 0x01000000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_24_SHIFT                24
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_24_DEFAULT              1

/* RAAGA_DSP_ESR_SI :: MASK_SET :: BIT_23 [23:23] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_23_MASK                 0x00800000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_23_SHIFT                23
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_23_DEFAULT              1

/* RAAGA_DSP_ESR_SI :: MASK_SET :: BIT_22 [22:22] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_22_MASK                 0x00400000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_22_SHIFT                22
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_22_DEFAULT              1

/* RAAGA_DSP_ESR_SI :: MASK_SET :: BIT_21 [21:21] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_21_MASK                 0x00200000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_21_SHIFT                21
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_21_DEFAULT              1

/* RAAGA_DSP_ESR_SI :: MASK_SET :: BIT_20 [20:20] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_20_MASK                 0x00100000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_20_SHIFT                20
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_20_DEFAULT              1

/* RAAGA_DSP_ESR_SI :: MASK_SET :: BIT_19 [19:19] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_19_MASK                 0x00080000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_19_SHIFT                19
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_19_DEFAULT              1

/* RAAGA_DSP_ESR_SI :: MASK_SET :: BIT_18 [18:18] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_18_MASK                 0x00040000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_18_SHIFT                18
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_18_DEFAULT              1

/* RAAGA_DSP_ESR_SI :: MASK_SET :: BIT_17 [17:17] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_17_MASK                 0x00020000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_17_SHIFT                17
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_17_DEFAULT              1

/* RAAGA_DSP_ESR_SI :: MASK_SET :: BIT_16 [16:16] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_16_MASK                 0x00010000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_16_SHIFT                16
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_16_DEFAULT              1

/* RAAGA_DSP_ESR_SI :: MASK_SET :: BIT_15 [15:15] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_15_MASK                 0x00008000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_15_SHIFT                15
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_15_DEFAULT              1

/* RAAGA_DSP_ESR_SI :: MASK_SET :: BIT_14 [14:14] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_14_MASK                 0x00004000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_14_SHIFT                14
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_14_DEFAULT              1

/* RAAGA_DSP_ESR_SI :: MASK_SET :: BIT_13 [13:13] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_13_MASK                 0x00002000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_13_SHIFT                13
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_13_DEFAULT              1

/* RAAGA_DSP_ESR_SI :: MASK_SET :: BIT_12 [12:12] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_12_MASK                 0x00001000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_12_SHIFT                12
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_12_DEFAULT              1

/* RAAGA_DSP_ESR_SI :: MASK_SET :: BIT_11 [11:11] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_11_MASK                 0x00000800
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_11_SHIFT                11
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_11_DEFAULT              1

/* RAAGA_DSP_ESR_SI :: MASK_SET :: BIT_10 [10:10] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_10_MASK                 0x00000400
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_10_SHIFT                10
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_10_DEFAULT              1

/* RAAGA_DSP_ESR_SI :: MASK_SET :: BIT_09 [09:09] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_09_MASK                 0x00000200
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_09_SHIFT                9
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_09_DEFAULT              1

/* RAAGA_DSP_ESR_SI :: MASK_SET :: BIT_08 [08:08] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_08_MASK                 0x00000100
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_08_SHIFT                8
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_08_DEFAULT              1

/* RAAGA_DSP_ESR_SI :: MASK_SET :: BIT_07 [07:07] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_07_MASK                 0x00000080
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_07_SHIFT                7
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_07_DEFAULT              1

/* RAAGA_DSP_ESR_SI :: MASK_SET :: BIT_06 [06:06] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_06_MASK                 0x00000040
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_06_SHIFT                6
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_06_DEFAULT              1

/* RAAGA_DSP_ESR_SI :: MASK_SET :: BIT_05 [05:05] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_05_MASK                 0x00000020
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_05_SHIFT                5
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_05_DEFAULT              1

/* RAAGA_DSP_ESR_SI :: MASK_SET :: BIT_04 [04:04] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_04_MASK                 0x00000010
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_04_SHIFT                4
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_04_DEFAULT              1

/* RAAGA_DSP_ESR_SI :: MASK_SET :: BIT_03 [03:03] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_03_MASK                 0x00000008
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_03_SHIFT                3
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_03_DEFAULT              1

/* RAAGA_DSP_ESR_SI :: MASK_SET :: BIT_02 [02:02] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_02_MASK                 0x00000004
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_02_SHIFT                2
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_02_DEFAULT              1

/* RAAGA_DSP_ESR_SI :: MASK_SET :: BIT_01 [01:01] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_01_MASK                 0x00000002
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_01_SHIFT                1
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_01_DEFAULT              1

/* RAAGA_DSP_ESR_SI :: MASK_SET :: BIT_00 [00:00] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_00_MASK                 0x00000001
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_00_SHIFT                0
#define BCHP_RAAGA_DSP_ESR_SI_MASK_SET_BIT_00_DEFAULT              1

/***************************************************************************
 *MASK_CLEAR - DSP Core Interrupt Mask Clear Register
 ***************************************************************************/
/* RAAGA_DSP_ESR_SI :: MASK_CLEAR :: BIT_31 [31:31] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_31_MASK               0x80000000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_31_SHIFT              31
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_31_DEFAULT            1

/* RAAGA_DSP_ESR_SI :: MASK_CLEAR :: BIT_30 [30:30] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_30_MASK               0x40000000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_30_SHIFT              30
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_30_DEFAULT            1

/* RAAGA_DSP_ESR_SI :: MASK_CLEAR :: BIT_29 [29:29] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_29_MASK               0x20000000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_29_SHIFT              29
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_29_DEFAULT            1

/* RAAGA_DSP_ESR_SI :: MASK_CLEAR :: BIT_28 [28:28] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_28_MASK               0x10000000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_28_SHIFT              28
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_28_DEFAULT            1

/* RAAGA_DSP_ESR_SI :: MASK_CLEAR :: BIT_27 [27:27] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_27_MASK               0x08000000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_27_SHIFT              27
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_27_DEFAULT            1

/* RAAGA_DSP_ESR_SI :: MASK_CLEAR :: BIT_26 [26:26] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_26_MASK               0x04000000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_26_SHIFT              26
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_26_DEFAULT            1

/* RAAGA_DSP_ESR_SI :: MASK_CLEAR :: BIT_25 [25:25] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_25_MASK               0x02000000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_25_SHIFT              25
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_25_DEFAULT            1

/* RAAGA_DSP_ESR_SI :: MASK_CLEAR :: BIT_24 [24:24] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_24_MASK               0x01000000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_24_SHIFT              24
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_24_DEFAULT            1

/* RAAGA_DSP_ESR_SI :: MASK_CLEAR :: BIT_23 [23:23] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_23_MASK               0x00800000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_23_SHIFT              23
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_23_DEFAULT            1

/* RAAGA_DSP_ESR_SI :: MASK_CLEAR :: BIT_22 [22:22] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_22_MASK               0x00400000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_22_SHIFT              22
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_22_DEFAULT            1

/* RAAGA_DSP_ESR_SI :: MASK_CLEAR :: BIT_21 [21:21] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_21_MASK               0x00200000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_21_SHIFT              21
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_21_DEFAULT            1

/* RAAGA_DSP_ESR_SI :: MASK_CLEAR :: BIT_20 [20:20] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_20_MASK               0x00100000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_20_SHIFT              20
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_20_DEFAULT            1

/* RAAGA_DSP_ESR_SI :: MASK_CLEAR :: BIT_19 [19:19] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_19_MASK               0x00080000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_19_SHIFT              19
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_19_DEFAULT            1

/* RAAGA_DSP_ESR_SI :: MASK_CLEAR :: BIT_18 [18:18] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_18_MASK               0x00040000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_18_SHIFT              18
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_18_DEFAULT            1

/* RAAGA_DSP_ESR_SI :: MASK_CLEAR :: BIT_17 [17:17] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_17_MASK               0x00020000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_17_SHIFT              17
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_17_DEFAULT            1

/* RAAGA_DSP_ESR_SI :: MASK_CLEAR :: BIT_16 [16:16] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_16_MASK               0x00010000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_16_SHIFT              16
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_16_DEFAULT            1

/* RAAGA_DSP_ESR_SI :: MASK_CLEAR :: BIT_15 [15:15] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_15_MASK               0x00008000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_15_SHIFT              15
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_15_DEFAULT            1

/* RAAGA_DSP_ESR_SI :: MASK_CLEAR :: BIT_14 [14:14] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_14_MASK               0x00004000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_14_SHIFT              14
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_14_DEFAULT            1

/* RAAGA_DSP_ESR_SI :: MASK_CLEAR :: BIT_13 [13:13] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_13_MASK               0x00002000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_13_SHIFT              13
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_13_DEFAULT            1

/* RAAGA_DSP_ESR_SI :: MASK_CLEAR :: BIT_12 [12:12] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_12_MASK               0x00001000
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_12_SHIFT              12
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_12_DEFAULT            1

/* RAAGA_DSP_ESR_SI :: MASK_CLEAR :: BIT_11 [11:11] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_11_MASK               0x00000800
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_11_SHIFT              11
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_11_DEFAULT            1

/* RAAGA_DSP_ESR_SI :: MASK_CLEAR :: BIT_10 [10:10] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_10_MASK               0x00000400
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_10_SHIFT              10
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_10_DEFAULT            1

/* RAAGA_DSP_ESR_SI :: MASK_CLEAR :: BIT_09 [09:09] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_09_MASK               0x00000200
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_09_SHIFT              9
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_09_DEFAULT            1

/* RAAGA_DSP_ESR_SI :: MASK_CLEAR :: BIT_08 [08:08] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_08_MASK               0x00000100
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_08_SHIFT              8
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_08_DEFAULT            1

/* RAAGA_DSP_ESR_SI :: MASK_CLEAR :: BIT_07 [07:07] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_07_MASK               0x00000080
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_07_SHIFT              7
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_07_DEFAULT            1

/* RAAGA_DSP_ESR_SI :: MASK_CLEAR :: BIT_06 [06:06] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_06_MASK               0x00000040
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_06_SHIFT              6
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_06_DEFAULT            1

/* RAAGA_DSP_ESR_SI :: MASK_CLEAR :: BIT_05 [05:05] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_05_MASK               0x00000020
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_05_SHIFT              5
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_05_DEFAULT            1

/* RAAGA_DSP_ESR_SI :: MASK_CLEAR :: BIT_04 [04:04] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_04_MASK               0x00000010
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_04_SHIFT              4
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_04_DEFAULT            1

/* RAAGA_DSP_ESR_SI :: MASK_CLEAR :: BIT_03 [03:03] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_03_MASK               0x00000008
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_03_SHIFT              3
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_03_DEFAULT            1

/* RAAGA_DSP_ESR_SI :: MASK_CLEAR :: BIT_02 [02:02] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_02_MASK               0x00000004
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_02_SHIFT              2
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_02_DEFAULT            1

/* RAAGA_DSP_ESR_SI :: MASK_CLEAR :: BIT_01 [01:01] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_01_MASK               0x00000002
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_01_SHIFT              1
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_01_DEFAULT            1

/* RAAGA_DSP_ESR_SI :: MASK_CLEAR :: BIT_00 [00:00] */
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_00_MASK               0x00000001
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_00_SHIFT              0
#define BCHP_RAAGA_DSP_ESR_SI_MASK_CLEAR_BIT_00_DEFAULT            1

#endif /* #ifndef BCHP_RAAGA_DSP_ESR_SI_H__ */

/* End of File */
