{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615970161945 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615970161946 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 17 14:06:01 2021 " "Processing started: Wed Mar 17 14:06:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615970161946 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615970161946 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sequence_detector -c sequence_detector " "Command: quartus_map --read_settings_files=on --write_settings_files=off sequence_detector -c sequence_detector" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615970161946 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615970162079 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615970162079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan_chain/scan_reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file scan_chain/scan_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Scan_Reg-behave " "Found design unit 1: Scan_Reg-behave" {  } { { "scan_chain/scan_reg.vhdl" "" { Text "/home/student/Documents/EE_214/EE_214_Digital_Lab/EXPT3_sequence_detector/scan_chain/scan_reg.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615970171653 ""} { "Info" "ISGN_ENTITY_NAME" "1 Scan_Reg " "Found entity 1: Scan_Reg" {  } { { "scan_chain/scan_reg.vhdl" "" { Text "/home/student/Documents/EE_214/EE_214_Digital_Lab/EXPT3_sequence_detector/scan_chain/scan_reg.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615970171653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615970171653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan_chain/scan_chain.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file scan_chain/scan_chain.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Scan_Chain-behave " "Found design unit 1: Scan_Chain-behave" {  } { { "scan_chain/scan_chain.vhdl" "" { Text "/home/student/Documents/EE_214/EE_214_Digital_Lab/EXPT3_sequence_detector/scan_chain/scan_chain.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615970171653 ""} { "Info" "ISGN_ENTITY_NAME" "1 Scan_Chain " "Found entity 1: Scan_Chain" {  } { { "scan_chain/scan_chain.vhdl" "" { Text "/home/student/Documents/EE_214/EE_214_Digital_Lab/EXPT3_sequence_detector/scan_chain/scan_chain.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615970171653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615970171653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan_chain/TopLevel.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file scan_chain/TopLevel.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-Struct " "Found design unit 1: TopLevel-Struct" {  } { { "scan_chain/TopLevel.vhdl" "" { Text "/home/student/Documents/EE_214/EE_214_Digital_Lab/EXPT3_sequence_detector/scan_chain/TopLevel.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615970171654 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "scan_chain/TopLevel.vhdl" "" { Text "/home/student/Documents/EE_214/EE_214_Digital_Lab/EXPT3_sequence_detector/scan_chain/TopLevel.vhdl" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615970171654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615970171654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file Testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "/home/student/Documents/EE_214/EE_214_Digital_Lab/EXPT3_sequence_detector/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615970171655 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "/home/student/Documents/EE_214/EE_214_Digital_Lab/EXPT3_sequence_detector/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615970171655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615970171655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Code/DUT.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file Code/DUT.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "Code/DUT.vhdl" "" { Text "/home/student/Documents/EE_214/EE_214_Digital_Lab/EXPT3_sequence_detector/Code/DUT.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615970171655 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "Code/DUT.vhdl" "" { Text "/home/student/Documents/EE_214/EE_214_Digital_Lab/EXPT3_sequence_detector/Code/DUT.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615970171655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615970171655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Code/D_FF.vhd 3 1 " "Found 3 design units, including 1 entities, in source file Code/D_FF.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_FF " "Found design unit 1: D_FF" {  } { { "Code/D_FF.vhd" "" { Text "/home/student/Documents/EE_214/EE_214_Digital_Lab/EXPT3_sequence_detector/Code/D_FF.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615970171655 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dFlipFlop-struct " "Found design unit 2: dFlipFlop-struct" {  } { { "Code/D_FF.vhd" "" { Text "/home/student/Documents/EE_214/EE_214_Digital_Lab/EXPT3_sequence_detector/Code/D_FF.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615970171655 ""} { "Info" "ISGN_ENTITY_NAME" "1 dFlipFlop " "Found entity 1: dFlipFlop" {  } { { "Code/D_FF.vhd" "" { Text "/home/student/Documents/EE_214/EE_214_Digital_Lab/EXPT3_sequence_detector/Code/D_FF.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615970171655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615970171655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Code/combinational_circuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Code/combinational_circuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 combinational_circuit-struct " "Found design unit 1: combinational_circuit-struct" {  } { { "Code/combinational_circuit.vhd" "" { Text "/home/student/Documents/EE_214/EE_214_Digital_Lab/EXPT3_sequence_detector/Code/combinational_circuit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615970171656 ""} { "Info" "ISGN_ENTITY_NAME" "1 combinational_circuit " "Found entity 1: combinational_circuit" {  } { { "Code/combinational_circuit.vhd" "" { Text "/home/student/Documents/EE_214/EE_214_Digital_Lab/EXPT3_sequence_detector/Code/combinational_circuit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615970171656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615970171656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Code/top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Code/top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-struct " "Found design unit 1: top_level-struct" {  } { { "Code/top_level.vhd" "" { Text "/home/student/Documents/EE_214/EE_214_Digital_Lab/EXPT3_sequence_detector/Code/top_level.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615970171656 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "Code/top_level.vhd" "" { Text "/home/student/Documents/EE_214/EE_214_Digital_Lab/EXPT3_sequence_detector/Code/top_level.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615970171656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615970171656 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1615970171706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scan_Chain Scan_Chain:scan_instance " "Elaborating entity \"Scan_Chain\" for hierarchy \"Scan_Chain:scan_instance\"" {  } { { "scan_chain/TopLevel.vhdl" "scan_instance" { Text "/home/student/Documents/EE_214/EE_214_Digital_Lab/EXPT3_sequence_detector/scan_chain/TopLevel.vhdl" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615970171707 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused scan_chain.vhdl(46) " "Verilog HDL or VHDL warning at scan_chain.vhdl(46): object \"unused\" assigned a value but never read" {  } { { "scan_chain/scan_chain.vhdl" "" { Text "/home/student/Documents/EE_214/EE_214_Digital_Lab/EXPT3_sequence_detector/scan_chain/scan_chain.vhdl" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615970171708 "|TopLevel|Scan_Chain:scan_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scan_Reg Scan_Chain:scan_instance\|Scan_Reg:In_Reg " "Elaborating entity \"Scan_Reg\" for hierarchy \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\"" {  } { { "scan_chain/scan_chain.vhdl" "In_Reg" { Text "/home/student/Documents/EE_214/EE_214_Digital_Lab/EXPT3_sequence_detector/scan_chain/scan_chain.vhdl" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615970171708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scan_Reg Scan_Chain:scan_instance\|Scan_Reg:Out_Reg " "Elaborating entity \"Scan_Reg\" for hierarchy \"Scan_Chain:scan_instance\|Scan_Reg:Out_Reg\"" {  } { { "scan_chain/scan_chain.vhdl" "Out_Reg" { Text "/home/student/Documents/EE_214/EE_214_Digital_Lab/EXPT3_sequence_detector/scan_chain/scan_chain.vhdl" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615970171709 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "scan_reg.vhdl(36) " "VHDL Subtype or Type Declaration warning at scan_reg.vhdl(36): subtype or type has null range" {  } { { "scan_chain/scan_reg.vhdl" "" { Text "/home/student/Documents/EE_214/EE_214_Digital_Lab/EXPT3_sequence_detector/scan_chain/scan_reg.vhdl" 36 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1615970171710 "|TopLevel|Scan_Chain:scan_instance|Scan_Reg:Out_Reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DUT DUT:dut_instance " "Elaborating entity \"DUT\" for hierarchy \"DUT:dut_instance\"" {  } { { "scan_chain/TopLevel.vhdl" "dut_instance" { Text "/home/student/Documents/EE_214/EE_214_Digital_Lab/EXPT3_sequence_detector/scan_chain/TopLevel.vhdl" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615970171710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_level DUT:dut_instance\|top_level:add_instance " "Elaborating entity \"top_level\" for hierarchy \"DUT:dut_instance\|top_level:add_instance\"" {  } { { "Code/DUT.vhdl" "add_instance" { Text "/home/student/Documents/EE_214/EE_214_Digital_Lab/EXPT3_sequence_detector/Code/DUT.vhdl" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615970171710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dFlipFlop DUT:dut_instance\|top_level:add_instance\|dFlipFlop:dFF2 " "Elaborating entity \"dFlipFlop\" for hierarchy \"DUT:dut_instance\|top_level:add_instance\|dFlipFlop:dFF2\"" {  } { { "Code/top_level.vhd" "dFF2" { Text "/home/student/Documents/EE_214/EE_214_Digital_Lab/EXPT3_sequence_detector/Code/top_level.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615970171711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "combinational_circuit DUT:dut_instance\|top_level:add_instance\|combinational_circuit:combo " "Elaborating entity \"combinational_circuit\" for hierarchy \"DUT:dut_instance\|top_level:add_instance\|combinational_circuit:combo\"" {  } { { "Code/top_level.vhd" "combo" { Text "/home/student/Documents/EE_214/EE_214_Digital_Lab/EXPT3_sequence_detector/Code/top_level.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615970171712 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "31 " "Implemented 31 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1615970171955 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1615970171955 ""} { "Info" "ICUT_CUT_TM_LCELLS" "26 " "Implemented 26 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1615970171955 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1615970171955 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "940 " "Peak virtual memory: 940 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615970171985 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 17 14:06:11 2021 " "Processing ended: Wed Mar 17 14:06:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615970171985 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615970171985 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615970171985 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615970171985 ""}
