#-----------------------------------------------------------
# xsim v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Mar 19 12:49:02 2024
# Process ID: 8036
# Current directory: D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/functionDF/xsim_script.tcl}
# Log file: D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/xsim.log
# Journal file: D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog\xsim.jou
# Running On: DariaIsPeach, OS: Windows, CPU Frequency: 1992 MHz, CPU Physical cores: 4, Host memory: 12756 MB
#-----------------------------------------------------------
source xsim.dir/functionDF/xsim_script.tcl
# xsim {functionDF} -view {{functionDF_dataflow_ana.wcfg}} -tclbatch {functionDF.tcl} -protoinst {functionDF.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file functionDF.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_functionDF_top/AESL_inst_functionDF//AESL_inst_functionDF_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_functionDF_top/AESL_inst_functionDF/funcA_U0/funcA_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_functionDF_top/AESL_inst_functionDF/funcB_U0/funcB_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_functionDF_top/AESL_inst_functionDF/funcC_U0/funcC_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_functionDF_top/AESL_inst_functionDF/funcD_U0/funcD_U0_activity
Time resolution is 1 ps
open_wave_config functionDF_dataflow_ana.wcfg
source functionDF.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $coutputgroup]
## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecOut_we1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecOut_q1 -into $return_group -radix hex
## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecOut_d1 -into $return_group -radix hex
## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecOut_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecOut_address1 -into $return_group -radix hex
## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecOut_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecOut_q0 -into $return_group -radix hex
## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecOut_d0 -into $return_group -radix hex
## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecOut_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecOut_address0 -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $cinputgroup]
## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecIn_we1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecIn_q1 -into $return_group -radix hex
## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecIn_d1 -into $return_group -radix hex
## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecIn_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecIn_address1 -into $return_group -radix hex
## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecIn_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecIn_q0 -into $return_group -radix hex
## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecIn_d0 -into $return_group -radix hex
## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecIn_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecIn_address0 -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_functionDF_top/AESL_inst_functionDF/ap_start -into $blocksiggroup
## add_wave /apatb_functionDF_top/AESL_inst_functionDF/ap_done -into $blocksiggroup
## add_wave /apatb_functionDF_top/AESL_inst_functionDF/ap_ready -into $blocksiggroup
## add_wave /apatb_functionDF_top/AESL_inst_functionDF/ap_idle -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_functionDF_top/AESL_inst_functionDF/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_functionDF_top/AESL_inst_functionDF/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_functionDF_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_functionDF_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_functionDF_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_functionDF_top/LENGTH_vecIn -into $tb_portdepth_group -radix hex
## add_wave /apatb_functionDF_top/LENGTH_vecOut -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcoutputgroup]
## add_wave /apatb_functionDF_top/vecOut_we1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_functionDF_top/vecOut_q1 -into $tb_return_group -radix hex
## add_wave /apatb_functionDF_top/vecOut_d1 -into $tb_return_group -radix hex
## add_wave /apatb_functionDF_top/vecOut_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_functionDF_top/vecOut_address1 -into $tb_return_group -radix hex
## add_wave /apatb_functionDF_top/vecOut_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_functionDF_top/vecOut_q0 -into $tb_return_group -radix hex
## add_wave /apatb_functionDF_top/vecOut_d0 -into $tb_return_group -radix hex
## add_wave /apatb_functionDF_top/vecOut_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_functionDF_top/vecOut_address0 -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcinputgroup]
## add_wave /apatb_functionDF_top/vecIn_we1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_functionDF_top/vecIn_q1 -into $tb_return_group -radix hex
## add_wave /apatb_functionDF_top/vecIn_d1 -into $tb_return_group -radix hex
## add_wave /apatb_functionDF_top/vecIn_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_functionDF_top/vecIn_address1 -into $tb_return_group -radix hex
## add_wave /apatb_functionDF_top/vecIn_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_functionDF_top/vecIn_q0 -into $tb_return_group -radix hex
## add_wave /apatb_functionDF_top/vecIn_d0 -into $tb_return_group -radix hex
## add_wave /apatb_functionDF_top/vecIn_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_functionDF_top/vecIn_address0 -into $tb_return_group -radix hex
## save_wave_config functionDF.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 6 [0.00%] @ "125000"
// RTL Simulation : 1 / 6 [46.43%] @ "385000"
// RTL Simulation : 2 / 6 [46.43%] @ "495000"
// RTL Simulation : 3 / 6 [46.43%] @ "615000"
// RTL Simulation : 4 / 6 [46.43%] @ "725000"
// RTL Simulation : 5 / 6 [46.43%] @ "845000"
// RTL Simulation : 6 / 6 [100.00%] @ "955000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1015 ns : File "D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/functionDF.autotb.v" Line 296
## quit
INFO: [Common 17-206] Exiting xsim at Tue Mar 19 12:49:05 2024...
