DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
libraryRefs [
"ieee"
]
)
version "27.1"
appVersion "2019.2 (Build 5)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
suid 38,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
uid 116,0
optionalChildren [
*2 (RefLabelRowHdr
)
*3 (TitleRowHdr
)
*4 (FilterRowHdr
)
*5 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*6 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*7 (GroupColHdr
tm "GroupColHdrMgr"
)
*8 (NameColHdr
tm "NameColHdrMgr"
)
*9 (ModeColHdr
tm "ModeColHdrMgr"
)
*10 (TypeColHdr
tm "TypeColHdrMgr"
)
*11 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*12 (InitColHdr
tm "InitColHdrMgr"
)
*13 (EolColHdr
tm "EolColHdrMgr"
)
*14 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC0_CS"
t "std_ulogic"
o 9
suid 18,0
)
)
uid 601,0
)
*15 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC0_SDO"
t "std_ulogic"
o 1
suid 19,0
)
)
uid 603,0
)
*16 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_SCLK"
t "std_ulogic"
o 10
suid 20,0
)
)
uid 605,0
)
*17 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "D"
t "std_ulogic"
o 2
suid 21,0
)
)
uid 607,0
)
*18 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "DAC0_SCLK"
t "std_ulogic"
o 11
suid 22,0
)
)
uid 609,0
)
*19 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "DAC0_SDO"
t "std_ulogic"
o 12
suid 23,0
)
)
uid 611,0
)
*20 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "DAC0_SYNC"
t "std_ulogic"
o 13
suid 24,0
)
)
uid 613,0
)
*21 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "I"
t "std_ulogic"
o 3
suid 25,0
)
)
uid 615,0
)
*22 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "P"
t "std_ulogic"
o 4
suid 26,0
)
)
uid 617,0
)
*23 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "PWM_out"
t "std_ulogic"
o 14
suid 27,0
)
)
uid 619,0
)
*24 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "USB_RX"
t "std_ulogic"
o 15
suid 28,0
)
)
uid 621,0
)
*25 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "USB_TX"
t "std_ulogic"
o 5
suid 29,0
)
)
uid 623,0
)
*26 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "enable"
t "std_ulogic"
o 7
suid 31,0
)
)
uid 627,0
)
*27 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ledState_0"
t "std_ulogic"
o 16
suid 32,0
)
)
uid 629,0
)
*28 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ledState_1"
t "std_ulogic"
o 17
suid 33,0
)
)
uid 631,0
)
*29 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 6
suid 37,0
)
)
uid 803,0
)
*30 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 8
suid 38,0
)
)
uid 805,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 129,0
optionalChildren [
*31 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *32 (MRCItem
litem &1
pos 17
dimension 20
)
uid 131,0
optionalChildren [
*33 (MRCItem
litem &2
pos 0
dimension 20
uid 132,0
)
*34 (MRCItem
litem &3
pos 1
dimension 23
uid 133,0
)
*35 (MRCItem
litem &4
pos 2
hidden 1
dimension 20
uid 134,0
)
*36 (MRCItem
litem &14
pos 3
dimension 20
uid 600,0
)
*37 (MRCItem
litem &15
pos 2
dimension 20
uid 602,0
)
*38 (MRCItem
litem &16
pos 1
dimension 20
uid 604,0
)
*39 (MRCItem
litem &17
pos 10
dimension 20
uid 606,0
)
*40 (MRCItem
litem &18
pos 4
dimension 20
uid 608,0
)
*41 (MRCItem
litem &19
pos 5
dimension 20
uid 610,0
)
*42 (MRCItem
litem &20
pos 6
dimension 20
uid 612,0
)
*43 (MRCItem
litem &21
pos 9
dimension 20
uid 614,0
)
*44 (MRCItem
litem &22
pos 8
dimension 20
uid 616,0
)
*45 (MRCItem
litem &23
pos 0
dimension 20
uid 618,0
)
*46 (MRCItem
litem &24
pos 12
dimension 20
uid 620,0
)
*47 (MRCItem
litem &25
pos 11
dimension 20
uid 622,0
)
*48 (MRCItem
litem &26
pos 7
dimension 20
uid 626,0
)
*49 (MRCItem
litem &27
pos 14
dimension 20
uid 628,0
)
*50 (MRCItem
litem &28
pos 13
dimension 20
uid 630,0
)
*51 (MRCItem
litem &29
pos 15
dimension 20
uid 802,0
)
*52 (MRCItem
litem &30
pos 16
dimension 20
uid 804,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 135,0
optionalChildren [
*53 (MRCItem
litem &5
pos 0
dimension 20
uid 136,0
)
*54 (MRCItem
litem &7
pos 1
dimension 50
uid 137,0
)
*55 (MRCItem
litem &8
pos 2
dimension 100
uid 138,0
)
*56 (MRCItem
litem &9
pos 3
dimension 50
uid 139,0
)
*57 (MRCItem
litem &10
pos 4
dimension 100
uid 140,0
)
*58 (MRCItem
litem &11
pos 5
dimension 100
uid 141,0
)
*59 (MRCItem
litem &12
pos 6
dimension 50
uid 142,0
)
*60 (MRCItem
litem &13
pos 7
dimension 80
uid 143,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 130,0
vaOverrides [
]
)
]
)
uid 115,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *61 (LEmptyRow
)
uid 145,0
optionalChildren [
*62 (RefLabelRowHdr
)
*63 (TitleRowHdr
)
*64 (FilterRowHdr
)
*65 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*66 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*67 (GroupColHdr
tm "GroupColHdrMgr"
)
*68 (NameColHdr
tm "GenericNameColHdrMgr"
)
*69 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*70 (InitColHdr
tm "GenericValueColHdrMgr"
)
*71 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*72 (EolColHdr
tm "GenericEolColHdrMgr"
)
*73 (LogGeneric
generic (GiElement
name "dataBitNb"
type "positive"
value "8"
)
uid 292,0
)
*74 (LogGeneric
generic (GiElement
name "pidBitNb"
type "positive"
value "12"
)
uid 294,0
)
*75 (LogGeneric
generic (GiElement
name "adcBitNb"
type "positive"
value "12"
)
uid 319,0
)
*76 (LogGeneric
generic (GiElement
name "dacBitNb"
type "positive"
value "8"
)
uid 344,0
)
*77 (LogGeneric
generic (GiElement
name "dacChBitNb"
type "positive"
value "2"
)
uid 346,0
)
*78 (LogGeneric
generic (GiElement
name "dacOpBitNb"
type "positive"
value "2"
)
uid 348,0
)
*79 (LogGeneric
generic (GiElement
name "uartBitNb"
type "positive"
value "8"
)
uid 840,0
)
*80 (LogGeneric
generic (GiElement
name "uartTxFifo"
type "positive"
value "8"
)
uid 842,0
)
*81 (LogGeneric
generic (GiElement
name "uartRxFifo"
type "positive"
value "8"
)
uid 844,0
)
*82 (LogGeneric
generic (GiElement
name "fpgaFrequency"
type "integer"
value "100000000"
)
uid 846,0
)
*83 (LogGeneric
generic (GiElement
name "dacFrequency"
type "integer"
value "40000000"
)
uid 871,0
)
*84 (LogGeneric
generic (GiElement
name "adcFrequency"
type "integer"
value "20000000"
)
uid 873,0
)
*85 (LogGeneric
generic (GiElement
name "pwmBitNb"
type "positive"
value "12"
)
uid 875,0
)
*86 (LogGeneric
generic (GiElement
name "clockDividerBitNb"
type "positive"
value "30"
)
uid 877,0
)
*87 (LogGeneric
generic (GiElement
name "uartUpdateFrequency"
type "integer"
value "1"
)
uid 902,0
)
*88 (LogGeneric
generic (GiElement
name "ledFrequency"
type "integer"
value "1"
)
uid 927,0
)
*89 (LogGeneric
generic (GiElement
name "uartBaudRateDivide"
type "integer"
value "10417"
)
uid 952,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 157,0
optionalChildren [
*90 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *91 (MRCItem
litem &61
pos 17
dimension 20
)
uid 159,0
optionalChildren [
*92 (MRCItem
litem &62
pos 0
dimension 20
uid 160,0
)
*93 (MRCItem
litem &63
pos 1
dimension 23
uid 161,0
)
*94 (MRCItem
litem &64
pos 2
hidden 1
dimension 20
uid 162,0
)
*95 (MRCItem
litem &73
pos 0
dimension 20
uid 291,0
)
*96 (MRCItem
litem &74
pos 1
dimension 20
uid 293,0
)
*97 (MRCItem
litem &75
pos 2
dimension 20
uid 318,0
)
*98 (MRCItem
litem &76
pos 3
dimension 20
uid 343,0
)
*99 (MRCItem
litem &77
pos 4
dimension 20
uid 345,0
)
*100 (MRCItem
litem &78
pos 5
dimension 20
uid 347,0
)
*101 (MRCItem
litem &79
pos 6
dimension 20
uid 839,0
)
*102 (MRCItem
litem &80
pos 7
dimension 20
uid 841,0
)
*103 (MRCItem
litem &81
pos 8
dimension 20
uid 843,0
)
*104 (MRCItem
litem &82
pos 9
dimension 20
uid 845,0
)
*105 (MRCItem
litem &83
pos 10
dimension 20
uid 870,0
)
*106 (MRCItem
litem &84
pos 11
dimension 20
uid 872,0
)
*107 (MRCItem
litem &85
pos 12
dimension 20
uid 874,0
)
*108 (MRCItem
litem &86
pos 13
dimension 20
uid 876,0
)
*109 (MRCItem
litem &87
pos 14
dimension 20
uid 901,0
)
*110 (MRCItem
litem &88
pos 15
dimension 20
uid 926,0
)
*111 (MRCItem
litem &89
pos 16
dimension 20
uid 951,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 163,0
optionalChildren [
*112 (MRCItem
litem &65
pos 0
dimension 20
uid 164,0
)
*113 (MRCItem
litem &67
pos 1
dimension 50
uid 165,0
)
*114 (MRCItem
litem &68
pos 2
dimension 100
uid 166,0
)
*115 (MRCItem
litem &69
pos 3
dimension 100
uid 167,0
)
*116 (MRCItem
litem &70
pos 4
dimension 50
uid 168,0
)
*117 (MRCItem
litem &71
pos 5
dimension 50
uid 169,0
)
*118 (MRCItem
litem &72
pos 6
dimension 80
uid 170,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 158,0
vaOverrides [
]
)
]
)
uid 144,0
type 1
)
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Users\\jeann\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\jeann\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\jeann\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hds\\@simple@poetic@dc@motor\\symbol.sb.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\jeann\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hds\\@simple@poetic@dc@motor\\symbol.sb.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\jeann\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "symbol"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\jeann\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hds\\@simple@poetic@dc@motor"
)
(vvPair
variable "d_logical"
value "C:\\Users\\jeann\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hds\\SimplePoeticDcMotor"
)
(vvPair
variable "date"
value "12.08.2021"
)
(vvPair
variable "day"
value "jeu."
)
(vvPair
variable "day_long"
value "jeudi"
)
(vvPair
variable "dd"
value "12"
)
(vvPair
variable "entity_name"
value "SimplePoeticDcMotor"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "symbol.sb"
)
(vvPair
variable "f_logical"
value "symbol.sb"
)
(vvPair
variable "f_noext"
value "symbol"
)
(vvPair
variable "graphical_source_author"
value "jeann"
)
(vvPair
variable "graphical_source_date"
value "12.08.2021"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "DESKTOP-V46KISN"
)
(vvPair
variable "graphical_source_time"
value "15:57:23"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "DESKTOP-V46KISN"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Poetic"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/Poetic"
)
(vvPair
variable "mm"
value "08"
)
(vvPair
variable "module_name"
value "SimplePoeticDcMotor"
)
(vvPair
variable "month"
value "août"
)
(vvPair
variable "month_long"
value "août"
)
(vvPair
variable "p"
value "C:\\Users\\jeann\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hds\\@simple@poetic@dc@motor\\symbol.sb"
)
(vvPair
variable "p_logical"
value "C:\\Users\\jeann\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hds\\SimplePoeticDcMotor\\symbol.sb"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "this_ext"
value "sb"
)
(vvPair
variable "this_file"
value "symbol"
)
(vvPair
variable "this_file_logical"
value "symbol"
)
(vvPair
variable "time"
value "15:57:23"
)
(vvPair
variable "unit"
value "SimplePoeticDcMotor"
)
(vvPair
variable "user"
value "jeann"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "symbol"
)
(vvPair
variable "year"
value "2021"
)
(vvPair
variable "yy"
value "21"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 114,0
optionalChildren [
*119 (SymbolBody
uid 8,0
optionalChildren [
*120 (CptPort
uid 634,0
ps "OnEdgeStrategy"
shape (Triangle
uid 635,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,3625,15000,4375"
)
tg (CPTG
uid 636,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 637,0
va (VaSet
font "Verdana,12,0"
)
xt "16000,3300,22700,4700"
st "ADC0_CS"
blo "16000,4500"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 638,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,8800,62000,9600"
st "ADC0_CS    : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ADC0_CS"
t "std_ulogic"
o 9
suid 18,0
)
)
)
*121 (CptPort
uid 639,0
ps "OnEdgeStrategy"
shape (Triangle
uid 640,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-375,15000,375"
)
tg (CPTG
uid 641,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 642,0
va (VaSet
font "Verdana,12,0"
)
xt "16000,-700,23700,700"
st "ADC0_SDO"
blo "16000,500"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 643,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,2400,62000,3200"
st "ADC0_SDO   : IN     std_ulogic  ;"
)
thePort (LogicalPort
lang 11
decl (Decl
n "ADC0_SDO"
t "std_ulogic"
o 1
suid 19,0
)
)
)
*122 (CptPort
uid 644,0
ps "OnEdgeStrategy"
shape (Triangle
uid 645,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,1625,15000,2375"
)
tg (CPTG
uid 646,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 647,0
va (VaSet
font "Verdana,12,0"
)
xt "16000,1300,23400,2700"
st "ADC_SCLK"
blo "16000,2500"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 648,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,9600,62000,10400"
st "ADC_SCLK   : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_SCLK"
t "std_ulogic"
o 10
suid 20,0
)
)
)
*123 (CptPort
uid 649,0
ps "OnEdgeStrategy"
shape (Triangle
uid 650,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,29625,15000,30375"
)
tg (CPTG
uid 651,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 652,0
va (VaSet
font "Verdana,12,0"
)
xt "16000,29300,17700,30700"
st "D"
blo "16000,30500"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 653,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,3200,62000,4000"
st "D          : IN     std_ulogic  ;"
)
thePort (LogicalPort
lang 11
decl (Decl
n "D"
t "std_ulogic"
o 2
suid 21,0
)
)
)
*124 (CptPort
uid 654,0
ps "OnEdgeStrategy"
shape (Triangle
uid 655,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,8625,15000,9375"
)
tg (CPTG
uid 656,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 657,0
va (VaSet
font "Verdana,12,0"
)
xt "16000,8300,24200,9700"
st "DAC0_SCLK"
blo "16000,9500"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 658,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,10400,62000,11200"
st "DAC0_SCLK  : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "DAC0_SCLK"
t "std_ulogic"
o 11
suid 22,0
)
)
)
*125 (CptPort
uid 659,0
ps "OnEdgeStrategy"
shape (Triangle
uid 660,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,12625,15000,13375"
)
tg (CPTG
uid 661,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 662,0
va (VaSet
font "Verdana,12,0"
)
xt "16000,12300,23700,13700"
st "DAC0_SDO"
blo "16000,13500"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 663,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,11200,62000,12000"
st "DAC0_SDO   : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "DAC0_SDO"
t "std_ulogic"
o 12
suid 23,0
)
)
)
*126 (CptPort
uid 664,0
ps "OnEdgeStrategy"
shape (Triangle
uid 665,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,10625,15000,11375"
)
tg (CPTG
uid 666,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 667,0
va (VaSet
font "Verdana,12,0"
)
xt "16000,10300,24300,11700"
st "DAC0_SYNC"
blo "16000,11500"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 668,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,12000,62000,12800"
st "DAC0_SYNC  : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "DAC0_SYNC"
t "std_ulogic"
o 13
suid 24,0
)
)
)
*127 (CptPort
uid 669,0
ps "OnEdgeStrategy"
shape (Triangle
uid 670,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,27625,15000,28375"
)
tg (CPTG
uid 671,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 672,0
va (VaSet
font "Verdana,12,0"
)
xt "16000,27300,17300,28700"
st "I"
blo "16000,28500"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 673,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,4000,62000,4800"
st "I          : IN     std_ulogic  ;"
)
thePort (LogicalPort
lang 11
decl (Decl
n "I"
t "std_ulogic"
o 3
suid 25,0
)
)
)
*128 (CptPort
uid 674,0
ps "OnEdgeStrategy"
shape (Triangle
uid 675,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,25625,15000,26375"
)
tg (CPTG
uid 676,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 677,0
va (VaSet
font "Verdana,12,0"
)
xt "16000,25300,17600,26700"
st "P"
blo "16000,26500"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 678,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,4800,62000,5600"
st "P          : IN     std_ulogic  ;"
)
thePort (LogicalPort
lang 11
decl (Decl
n "P"
t "std_ulogic"
o 4
suid 26,0
)
)
)
*129 (CptPort
uid 679,0
ps "OnEdgeStrategy"
shape (Triangle
uid 680,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39000,-16375,39750,-15625"
)
tg (CPTG
uid 681,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 682,0
va (VaSet
font "Verdana,12,0"
)
xt "31200,-16700,38000,-15300"
st "PWM_out"
ju 2
blo "38000,-15500"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 683,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,12800,62000,13600"
st "PWM_out    : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "PWM_out"
t "std_ulogic"
o 14
suid 27,0
)
)
)
*130 (CptPort
uid 684,0
ps "OnEdgeStrategy"
shape (Triangle
uid 685,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,18625,15000,19375"
)
tg (CPTG
uid 686,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 687,0
va (VaSet
font "Verdana,12,0"
)
xt "16000,18300,21700,19700"
st "USB_RX"
blo "16000,19500"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 688,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,13600,62000,14400"
st "USB_RX     : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "USB_RX"
t "std_ulogic"
o 15
suid 28,0
)
)
)
*131 (CptPort
uid 689,0
ps "OnEdgeStrategy"
shape (Triangle
uid 690,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,16625,15000,17375"
)
tg (CPTG
uid 691,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 692,0
va (VaSet
font "Verdana,12,0"
)
xt "16000,16300,21600,17700"
st "USB_TX"
blo "16000,17500"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 693,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,5600,62000,6400"
st "USB_TX     : IN     std_ulogic  ;"
)
thePort (LogicalPort
lang 11
decl (Decl
n "USB_TX"
t "std_ulogic"
o 5
suid 29,0
)
)
)
*132 (CptPort
uid 699,0
ps "OnEdgeStrategy"
shape (Triangle
uid 700,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,31625,15000,32375"
)
tg (CPTG
uid 701,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 702,0
va (VaSet
font "Verdana,12,0"
)
xt "16000,31300,21100,32700"
st "enable"
blo "16000,32500"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 703,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,7200,62000,8000"
st "enable     : IN     std_ulogic  ;"
)
thePort (LogicalPort
lang 11
decl (Decl
n "enable"
t "std_ulogic"
o 7
suid 31,0
)
)
)
*133 (CptPort
uid 704,0
ps "OnEdgeStrategy"
shape (Triangle
uid 705,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-10375,15000,-9625"
)
tg (CPTG
uid 706,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 707,0
va (VaSet
font "Verdana,12,0"
)
xt "16000,-10700,24500,-9300"
st "ledState_0"
blo "16000,-9500"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 708,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,14400,62000,15200"
st "ledState_0 : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ledState_0"
t "std_ulogic"
o 16
suid 32,0
)
)
)
*134 (CptPort
uid 709,0
ps "OnEdgeStrategy"
shape (Triangle
uid 710,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-12375,15000,-11625"
)
tg (CPTG
uid 711,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 712,0
va (VaSet
font "Verdana,12,0"
)
xt "16000,-12700,24500,-11300"
st "ledState_1"
blo "16000,-11500"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 713,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,15200,61000,16000"
st "ledState_1 : OUT    std_ulogic "
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ledState_1"
t "std_ulogic"
o 17
suid 33,0
)
)
)
*135 (CptPort
uid 806,0
ps "OnEdgeStrategy"
shape (Triangle
uid 807,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,37625,15000,38375"
)
tg (CPTG
uid 808,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 809,0
va (VaSet
font "Verdana,12,0"
)
xt "16000,37300,19800,38700"
st "clock"
blo "16000,38500"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 810,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,6400,62000,7200"
st "clock      : IN     std_ulogic  ;"
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 6
suid 37,0
)
)
)
*136 (CptPort
uid 811,0
ps "OnEdgeStrategy"
shape (Triangle
uid 812,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,39625,15000,40375"
)
tg (CPTG
uid 813,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 814,0
va (VaSet
font "Verdana,12,0"
)
xt "16000,39300,20100,40700"
st "reset"
blo "16000,40500"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 815,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,8000,62000,8800"
st "reset      : IN     std_ulogic  ;"
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 8
suid 38,0
)
)
)
]
shape (Rectangle
uid 9,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,-22000,39000,43000"
)
oxt "15000,6000,39000,46000"
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
font "Verdana,9,1"
)
xt "21100,24800,24900,26000"
st "Poetic"
blo "21100,25800"
)
second (Text
uid 12,0
va (VaSet
font "Verdana,9,1"
)
xt "21100,26000,32900,27200"
st "SimplePoeticDcMotor"
blo "21100,27000"
)
)
gi *137 (GenericInterface
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
font "Courier New,8,0"
)
xt "-2500,22000,19500,37200"
st "Generic Declarations

dataBitNb           positive 8          
pidBitNb            positive 12         
adcBitNb            positive 12         
dacBitNb            positive 8          
dacChBitNb          positive 2          
dacOpBitNb          positive 2          
uartBitNb           positive 8          
uartTxFifo          positive 8          
uartRxFifo          positive 8          
fpgaFrequency       integer  100000000  
dacFrequency        integer  40000000   
adcFrequency        integer  20000000   
pwmBitNb            positive 12         
clockDividerBitNb   positive 30         
uartUpdateFrequency integer  1          
ledFrequency        integer  1          
uartBaudRateDivide  integer  10417      "
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "8"
)
(GiElement
name "pidBitNb"
type "positive"
value "12"
)
(GiElement
name "adcBitNb"
type "positive"
value "12"
)
(GiElement
name "dacBitNb"
type "positive"
value "8"
)
(GiElement
name "dacChBitNb"
type "positive"
value "2"
)
(GiElement
name "dacOpBitNb"
type "positive"
value "2"
)
(GiElement
name "uartBitNb"
type "positive"
value "8"
)
(GiElement
name "uartTxFifo"
type "positive"
value "8"
)
(GiElement
name "uartRxFifo"
type "positive"
value "8"
)
(GiElement
name "fpgaFrequency"
type "integer"
value "100000000"
)
(GiElement
name "dacFrequency"
type "integer"
value "40000000"
)
(GiElement
name "adcFrequency"
type "integer"
value "20000000"
)
(GiElement
name "pwmBitNb"
type "positive"
value "12"
)
(GiElement
name "clockDividerBitNb"
type "positive"
value "30"
)
(GiElement
name "uartUpdateFrequency"
type "integer"
value "1"
)
(GiElement
name "ledFrequency"
type "integer"
value "1"
)
(GiElement
name "uartBaudRateDivide"
type "integer"
value "10417"
)
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sTC 0
sF 0
)
portVis (PortSigDisplay
sTC 0
sF 0
)
)
*138 (Grouping
uid 16,0
optionalChildren [
*139 (CommentText
uid 18,0
shape (Rectangle
uid 19,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,48000,53000,49000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 20,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "36200,48000,45600,49000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*140 (CommentText
uid 21,0
shape (Rectangle
uid 22,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,44000,57000,45000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 23,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "53200,44000,56200,45000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*141 (CommentText
uid 24,0
shape (Rectangle
uid 25,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,46000,53000,47000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 26,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "36200,46000,46200,47000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*142 (CommentText
uid 27,0
shape (Rectangle
uid 28,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,46000,36000,47000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 29,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "32200,46000,34300,47000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*143 (CommentText
uid 30,0
shape (Rectangle
uid 31,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,45000,73000,49000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 32,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "53200,45200,62600,46200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*144 (CommentText
uid 33,0
shape (Rectangle
uid 34,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,44000,73000,45000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 35,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "57200,44000,58800,45000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*145 (CommentText
uid 36,0
shape (Rectangle
uid 37,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,44000,53000,46000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 38,0
va (VaSet
fg "32768,0,0"
)
xt "37350,44400,47650,45600"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*146 (CommentText
uid 39,0
shape (Rectangle
uid 40,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,47000,36000,48000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 41,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "32200,47000,34300,48000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*147 (CommentText
uid 42,0
shape (Rectangle
uid 43,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,48000,36000,49000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 44,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "32200,48000,34900,49000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*148 (CommentText
uid 45,0
shape (Rectangle
uid 46,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,47000,53000,48000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 47,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "36200,47000,49900,48000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 17,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "32000,44000,73000,49000"
)
oxt "14000,66000,55000,71000"
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "65535,0,0"
)
packageList *149 (PackageList
uid 48,0
stg "VerticalLayoutStrategy"
textVec [
*150 (Text
uid 49,0
va (VaSet
font "Verdana,9,1"
)
xt "-7000,-1800,600,-600"
st "Package List"
blo "-7000,-800"
)
*151 (MLText
uid 50,0
va (VaSet
)
xt "-7000,-600,10500,3000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
windowSize "944,0,1921,1057"
viewArea "-14500,-28800,52910,52290"
cachedDiagramExtent "-7000,-22000,73000,49000"
hasePageBreakOrigin 1
pageBreakOrigin "-76000,-49000"
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,9,1"
)
xt "1000,1000,5000,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName "Poetic"
entityName "poetic"
viewName "struct.bd"
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,44000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "Verdana,9,1"
)
xt "26800,14800,32200,16000"
st "<library>"
blo "26800,15800"
)
second (Text
va (VaSet
font "Verdana,9,1"
)
xt "26800,16000,30700,17200"
st "<cell>"
blo "26800,17000"
)
)
gi *152 (GenericInterface
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "0,12000,11500,12800"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
)
portVis (PortSigDisplay
sIVOD 1
)
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,750,2900,2150"
st "In0"
blo "0,1950"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "Courier New,8,0"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "In0"
t "unsigned"
b "(15 DOWNTO 0)"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,750,5300,2150"
st "Buffer0"
blo "0,1950"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "Courier New,8,0"
)
)
thePort (LogicalPort
lang 11
m 3
decl (Decl
n "Buffer0"
t "unsigned"
b "(15 DOWNTO 0)"
o 0
)
)
)
DeclarativeBlock *153 (SymDeclBlock
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,9,1"
)
xt "42000,0,49400,1200"
st "Declarations"
blo "42000,1000"
)
portLabel (Text
uid 3,0
va (VaSet
font "Verdana,9,1"
)
xt "42000,1200,45700,2400"
st "Ports:"
blo "42000,2200"
)
externalLabel (Text
uid 4,0
va (VaSet
font "Verdana,9,1"
)
xt "42000,16000,45200,17200"
st "User:"
blo "42000,17000"
)
internalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "42000,0,50200,1200"
st "Internal User:"
blo "42000,1000"
)
externalText (MLText
uid 5,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,17200,44000,17200"
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,0,42000,0"
tm "SyDeclarativeTextMgr"
)
)
lastUid 998,0
okToSyncOnLoad 1
OkToSyncGenericsOnLoad 1
activeModelName "Symbol:GEN"
)
