

================================================================
== Vitis HLS Report for 'prepend_ibh_header_64_s'
================================================================
* Date:           Tue Aug 15 18:30:07 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rocev2_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  7.621 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  7.621 ns|  7.621 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.62>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_ib2udpFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_ib2udpFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_ib2udpFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i113 %tx_ibhHeaderFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i113 %tx_ibhHeaderFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i113 %tx_ibhHeaderFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_shift2ibhFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_shift2ibhFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_shift2ibhFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i113 %tx_ibhHeaderFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_shift2ibhFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_ib2udpFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln1526 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1526]   --->   Operation 15 'specpipeline' 'specpipeline_ln1526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%state_2_load = load i2 %state_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1544]   --->   Operation 16 'load' 'state_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%header_idx_1_load = load i16 %header_idx_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:76]   --->   Operation 17 'load' 'header_idx_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_Val2_s = load i96 %header_header_V_1"   --->   Operation 18 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.48ns)   --->   "%switch_ln1544 = switch i2 %state_2_load, void %sw.bb.i, i2 3, void %sw.bb22.i, i2 1, void %sw.bb4.i, i2 2, void %sw.bb9.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1544]   --->   Operation 19 'switch' 'switch_ln1544' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_i_251 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %tx_shift2ibhFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1573]   --->   Operation 20 'nbreadreq' 'tmp_i_251' <Predicate = (state_2_load == 2)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln1573 = br i1 %tmp_i_251, void %if.end21.i, void %if.then11.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1573]   --->   Operation 21 'br' 'br_ln1573' <Predicate = (state_2_load == 2)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.33ns)   --->   "%tx_shift2ibhFifo_read_1 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %tx_shift2ibhFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1575]   --->   Operation 22 'read' 'tx_shift2ibhFifo_read_1' <Predicate = (state_2_load == 2 & tmp_i_251)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%currWord_data_V_7 = trunc i128 %tx_shift2ibhFifo_read_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1575]   --->   Operation 23 'trunc' 'currWord_data_V_7' <Predicate = (state_2_load == 2 & tmp_i_251)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%currWord_last_V_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %tx_shift2ibhFifo_read_1, i128 72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1575]   --->   Operation 24 'bitselect' 'currWord_last_V_14' <Predicate = (state_2_load == 2 & tmp_i_251)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln76_2 = trunc i16 %header_idx_1_load" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:76]   --->   Operation 25 'trunc' 'trunc_ln76_2' <Predicate = (state_2_load == 2 & tmp_i_251)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln76_3 = trunc i16 %header_idx_1_load" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:76]   --->   Operation 26 'trunc' 'trunc_ln76_3' <Predicate = (state_2_load == 2 & tmp_i_251)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%shl_ln76_1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %header_idx_1_load, i6 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:76]   --->   Operation 27 'bitconcatenate' 'shl_ln76_1' <Predicate = (state_2_load == 2 & tmp_i_251)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln76_1 = zext i22 %shl_ln76_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:76]   --->   Operation 28 'zext' 'zext_ln76_1' <Predicate = (state_2_load == 2 & tmp_i_251)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.38ns)   --->   "%add_ln76_1 = add i23 %zext_ln76_1, i23 64" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:76]   --->   Operation 29 'add' 'add_ln76_1' <Predicate = (state_2_load == 2 & tmp_i_251)> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.21ns)   --->   "%icmp_ln76_1 = icmp_ult  i23 %add_ln76_1, i23 97" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:76]   --->   Operation 30 'icmp' 'icmp_ln76_1' <Predicate = (state_2_load == 2 & tmp_i_251)> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76_1, void %if.else.i116.i, void %if.then.i113.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:76]   --->   Operation 31 'br' 'br_ln76' <Predicate = (state_2_load == 2 & tmp_i_251)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.21ns)   --->   "%icmp_ln82_1 = icmp_ult  i22 %shl_ln76_1, i22 96" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:82]   --->   Operation 32 'icmp' 'icmp_ln82_1' <Predicate = (state_2_load == 2 & tmp_i_251 & !icmp_ln76_1)> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.85ns)   --->   "%br_ln82 = br i1 %icmp_ln82_1, void %_ZN12packetHeaderILi64ELi96EE11consumeWordER7ap_uintILi64EE.exit122.i, void %if.then19.i120.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:82]   --->   Operation 33 'br' 'br_ln82' <Predicate = (state_2_load == 2 & tmp_i_251 & !icmp_ln76_1)> <Delay = 0.85>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_33 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %trunc_ln76_3, i6 0"   --->   Operation 34 'bitconcatenate' 'tmp_33' <Predicate = (state_2_load == 2 & tmp_i_251 & !icmp_ln76_1 & icmp_ln82_1)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node p_Result_13)   --->   "%zext_ln628_4 = zext i7 %tmp_33"   --->   Operation 35 'zext' 'zext_ln628_4' <Predicate = (state_2_load == 2 & tmp_i_251 & !icmp_ln76_1 & icmp_ln82_1)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node p_Result_13)   --->   "%zext_ln628_5 = zext i7 %tmp_33"   --->   Operation 36 'zext' 'zext_ln628_5' <Predicate = (state_2_load == 2 & tmp_i_251 & !icmp_ln76_1 & icmp_ln82_1)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node p_Result_13)   --->   "%lshr_ln628_4 = lshr i96 %p_Val2_s, i96 %zext_ln628_4"   --->   Operation 37 'lshr' 'lshr_ln628_4' <Predicate = (state_2_load == 2 & tmp_i_251 & !icmp_ln76_1 & icmp_ln82_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node p_Result_13)   --->   "%lshr_ln628_5 = lshr i96 79228162514264337593543950335, i96 %zext_ln628_5"   --->   Operation 38 'lshr' 'lshr_ln628_5' <Predicate = (state_2_load == 2 & tmp_i_251 & !icmp_ln76_1 & icmp_ln82_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.36ns) (out node of the LUT)   --->   "%p_Result_13 = and i96 %lshr_ln628_4, i96 %lshr_ln628_5"   --->   Operation 39 'and' 'p_Result_13' <Predicate = (state_2_load == 2 & tmp_i_251 & !icmp_ln76_1 & icmp_ln82_1)> <Delay = 2.36> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln368_1 = trunc i96 %p_Result_13"   --->   Operation 40 'trunc' 'trunc_ln368_1' <Predicate = (state_2_load == 2 & tmp_i_251 & !icmp_ln76_1 & icmp_ln82_1)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_Result_14 = partset i64 @_ssdm_op_PartSet.i64.i64.i32.i32.i32, i64 %currWord_data_V_7, i32 %trunc_ln368_1, i32 0, i32 31"   --->   Operation 41 'partset' 'p_Result_14' <Predicate = (state_2_load == 2 & tmp_i_251 & !icmp_ln76_1 & icmp_ln82_1)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.30ns)   --->   "%add_ln85_1 = add i16 %header_idx_1_load, i16 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:85]   --->   Operation 42 'add' 'add_ln85_1' <Predicate = (state_2_load == 2 & tmp_i_251 & !icmp_ln76_1 & icmp_ln82_1)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.88ns)   --->   "%store_ln85 = store i16 %add_ln85_1, i16 %header_idx_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:85]   --->   Operation 43 'store' 'store_ln85' <Predicate = (state_2_load == 2 & tmp_i_251 & !icmp_ln76_1 & icmp_ln82_1)> <Delay = 0.88>
ST_1 : Operation 44 [1/1] (0.85ns)   --->   "%br_ln86 = br void %_ZN12packetHeaderILi64ELi96EE11consumeWordER7ap_uintILi64EE.exit122.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:86]   --->   Operation 44 'br' 'br_ln86' <Predicate = (state_2_load == 2 & tmp_i_251 & !icmp_ln76_1 & icmp_ln82_1)> <Delay = 0.85>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %trunc_ln76_2, i6 0"   --->   Operation 45 'bitconcatenate' 'tmp_32' <Predicate = (state_2_load == 2 & tmp_i_251 & icmp_ln76_1)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln628_3 = zext i7 %tmp_32"   --->   Operation 46 'zext' 'zext_ln628_3' <Predicate = (state_2_load == 2 & tmp_i_251 & icmp_ln76_1)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (2.36ns)   --->   "%lshr_ln628_3 = lshr i96 %p_Val2_s, i96 %zext_ln628_3"   --->   Operation 47 'lshr' 'lshr_ln628_3' <Predicate = (state_2_load == 2 & tmp_i_251 & icmp_ln76_1)> <Delay = 2.36> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%currWord_data_V_4 = trunc i96 %lshr_ln628_3"   --->   Operation 48 'trunc' 'currWord_data_V_4' <Predicate = (state_2_load == 2 & tmp_i_251 & icmp_ln76_1)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.30ns)   --->   "%add_ln79_1 = add i16 %header_idx_1_load, i16 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:79]   --->   Operation 49 'add' 'add_ln79_1' <Predicate = (state_2_load == 2 & tmp_i_251 & icmp_ln76_1)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.88ns)   --->   "%store_ln79 = store i16 %add_ln79_1, i16 %header_idx_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:79]   --->   Operation 50 'store' 'store_ln79' <Predicate = (state_2_load == 2 & tmp_i_251 & icmp_ln76_1)> <Delay = 0.88>
ST_1 : Operation 51 [1/1] (0.85ns)   --->   "%br_ln80 = br void %_ZN12packetHeaderILi64ELi96EE11consumeWordER7ap_uintILi64EE.exit122.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80]   --->   Operation 51 'br' 'br_ln80' <Predicate = (state_2_load == 2 & tmp_i_251 & icmp_ln76_1)> <Delay = 0.85>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp = partselect i9 @_ssdm_op_PartSelect.i9.i128.i32.i32, i128 %tx_shift2ibhFifo_read_1, i32 64, i32 72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1581]   --->   Operation 52 'partselect' 'tmp' <Predicate = (state_2_load == 2 & tmp_i_251)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln1588_cast_i)   --->   "%xor_ln1588 = xor i1 %currWord_last_V_14, i1 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1588]   --->   Operation 53 'xor' 'xor_ln1588' <Predicate = (state_2_load == 2 & tmp_i_251)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.49ns) (out node of the LUT)   --->   "%select_ln1588_cast_i = select i1 %xor_ln1588, i2 3, i2 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1588]   --->   Operation 54 'select' 'select_ln1588_cast_i' <Predicate = (state_2_load == 2 & tmp_i_251)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.87ns)   --->   "%store_ln1588 = store i2 %select_ln1588_cast_i, i2 %state_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1588]   --->   Operation 55 'store' 'store_ln1588' <Predicate = (state_2_load == 2 & tmp_i_251)> <Delay = 0.87>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln1593 = br void %prepend_ibh_header<64>.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1593]   --->   Operation 56 'br' 'br_ln1593' <Predicate = (state_2_load == 2)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i16 %header_idx_1_load" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:76]   --->   Operation 57 'trunc' 'trunc_ln76' <Predicate = (state_2_load == 1)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln76_1 = trunc i16 %header_idx_1_load" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:76]   --->   Operation 58 'trunc' 'trunc_ln76_1' <Predicate = (state_2_load == 1)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %header_idx_1_load, i6 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:76]   --->   Operation 59 'bitconcatenate' 'shl_ln' <Predicate = (state_2_load == 1)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i22 %shl_ln" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:76]   --->   Operation 60 'zext' 'zext_ln76' <Predicate = (state_2_load == 1)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.38ns)   --->   "%add_ln76 = add i23 %zext_ln76, i23 64" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:76]   --->   Operation 61 'add' 'add_ln76' <Predicate = (state_2_load == 1)> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (1.21ns)   --->   "%icmp_ln76 = icmp_ult  i23 %add_ln76, i23 97" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:76]   --->   Operation 62 'icmp' 'icmp_ln76' <Predicate = (state_2_load == 1)> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %if.else.i.i, void %if.then.i.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:76]   --->   Operation 63 'br' 'br_ln76' <Predicate = (state_2_load == 1)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (1.21ns)   --->   "%icmp_ln82 = icmp_ult  i22 %shl_ln, i22 96" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:82]   --->   Operation 64 'icmp' 'icmp_ln82' <Predicate = (state_2_load == 1 & !icmp_ln76)> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.84ns)   --->   "%br_ln82 = br i1 %icmp_ln82, void %_ZN12packetHeaderILi64ELi96EE11consumeWordER7ap_uintILi64EE.exit.i, void %if.then19.i.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:82]   --->   Operation 65 'br' 'br_ln82' <Predicate = (state_2_load == 1 & !icmp_ln76)> <Delay = 0.84>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_31 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %trunc_ln76_1, i6 0"   --->   Operation 66 'bitconcatenate' 'tmp_31' <Predicate = (state_2_load == 1 & !icmp_ln76 & icmp_ln82)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%zext_ln628_1 = zext i7 %tmp_31"   --->   Operation 67 'zext' 'zext_ln628_1' <Predicate = (state_2_load == 1 & !icmp_ln76 & icmp_ln82)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%zext_ln628_2 = zext i7 %tmp_31"   --->   Operation 68 'zext' 'zext_ln628_2' <Predicate = (state_2_load == 1 & !icmp_ln76 & icmp_ln82)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%lshr_ln628_1 = lshr i96 %p_Val2_s, i96 %zext_ln628_1"   --->   Operation 69 'lshr' 'lshr_ln628_1' <Predicate = (state_2_load == 1 & !icmp_ln76 & icmp_ln82)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%lshr_ln628_2 = lshr i96 79228162514264337593543950335, i96 %zext_ln628_2"   --->   Operation 70 'lshr' 'lshr_ln628_2' <Predicate = (state_2_load == 1 & !icmp_ln76 & icmp_ln82)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (2.36ns) (out node of the LUT)   --->   "%p_Result_s = and i96 %lshr_ln628_1, i96 %lshr_ln628_2"   --->   Operation 71 'and' 'p_Result_s' <Predicate = (state_2_load == 1 & !icmp_ln76 & icmp_ln82)> <Delay = 2.36> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln368 = trunc i96 %p_Result_s"   --->   Operation 72 'trunc' 'trunc_ln368' <Predicate = (state_2_load == 1 & !icmp_ln76 & icmp_ln82)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_Result_12 = partset i64 @_ssdm_op_PartSet.i64.i64.i32.i32.i32, i64 0, i32 %trunc_ln368, i32 0, i32 31"   --->   Operation 73 'partset' 'p_Result_12' <Predicate = (state_2_load == 1 & !icmp_ln76 & icmp_ln82)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (1.30ns)   --->   "%add_ln85 = add i16 %header_idx_1_load, i16 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:85]   --->   Operation 74 'add' 'add_ln85' <Predicate = (state_2_load == 1 & !icmp_ln76 & icmp_ln82)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.88ns)   --->   "%store_ln85 = store i16 %add_ln85, i16 %header_idx_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:85]   --->   Operation 75 'store' 'store_ln85' <Predicate = (state_2_load == 1 & !icmp_ln76 & icmp_ln82)> <Delay = 0.88>
ST_1 : Operation 76 [1/1] (0.84ns)   --->   "%br_ln86 = br void %_ZN12packetHeaderILi64ELi96EE11consumeWordER7ap_uintILi64EE.exit.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:86]   --->   Operation 76 'br' 'br_ln86' <Predicate = (state_2_load == 1 & !icmp_ln76 & icmp_ln82)> <Delay = 0.84>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %trunc_ln76, i6 0"   --->   Operation 77 'bitconcatenate' 'tmp_26' <Predicate = (state_2_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln628 = zext i7 %tmp_26"   --->   Operation 78 'zext' 'zext_ln628' <Predicate = (state_2_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (2.36ns)   --->   "%lshr_ln628 = lshr i96 %p_Val2_s, i96 %zext_ln628"   --->   Operation 79 'lshr' 'lshr_ln628' <Predicate = (state_2_load == 1 & icmp_ln76)> <Delay = 2.36> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%currWord_data_V = trunc i96 %lshr_ln628"   --->   Operation 80 'trunc' 'currWord_data_V' <Predicate = (state_2_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (1.30ns)   --->   "%add_ln79 = add i16 %header_idx_1_load, i16 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:79]   --->   Operation 81 'add' 'add_ln79' <Predicate = (state_2_load == 1 & icmp_ln76)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.88ns)   --->   "%store_ln79 = store i16 %add_ln79, i16 %header_idx_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:79]   --->   Operation 82 'store' 'store_ln79' <Predicate = (state_2_load == 1 & icmp_ln76)> <Delay = 0.88>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %add_ln79, i6 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80]   --->   Operation 83 'bitconcatenate' 'shl_ln4' <Predicate = (state_2_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i22 %shl_ln4" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80]   --->   Operation 84 'zext' 'zext_ln80' <Predicate = (state_2_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (1.38ns)   --->   "%sub_ln80 = sub i23 96, i23 %zext_ln80" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80]   --->   Operation 85 'sub' 'sub_ln80' <Predicate = (state_2_load == 1 & icmp_ln76)> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i23 %sub_ln80" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80]   --->   Operation 86 'trunc' 'trunc_ln80' <Predicate = (state_2_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln80)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %sub_ln80, i32 22" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80]   --->   Operation 87 'bitselect' 'tmp_27' <Predicate = (state_2_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (1.33ns)   --->   "%sub_ln80_1 = sub i11 0, i11 %trunc_ln80" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80]   --->   Operation 88 'sub' 'sub_ln80_1' <Predicate = (state_2_load == 1 & icmp_ln76)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln80_5 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln80_1, i32 3, i32 10" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80]   --->   Operation 89 'partselect' 'trunc_ln80_5' <Predicate = (state_2_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (1.35ns)   --->   "%sub_ln80_2 = sub i8 0, i8 %trunc_ln80_5" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80]   --->   Operation 90 'sub' 'sub_ln80_2' <Predicate = (state_2_load == 1 & icmp_ln76)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln80)   --->   "%tmp_28 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sub_ln80_2, i32 3, i32 7" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80]   --->   Operation 91 'partselect' 'tmp_28' <Predicate = (state_2_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln80)   --->   "%tmp_29 = partselect i5 @_ssdm_op_PartSelect.i5.i23.i32.i32, i23 %sub_ln80, i32 6, i32 10" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80]   --->   Operation 92 'partselect' 'tmp_29' <Predicate = (state_2_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln80)   --->   "%select_ln80 = select i1 %tmp_27, i5 %tmp_28, i5 %tmp_29" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80]   --->   Operation 93 'select' 'select_ln80' <Predicate = (state_2_load == 1 & icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln80 = icmp_eq  i5 %select_ln80, i5 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80]   --->   Operation 94 'icmp' 'icmp_ln80' <Predicate = (state_2_load == 1 & icmp_ln76)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.84ns)   --->   "%br_ln80 = br void %_ZN12packetHeaderILi64ELi96EE11consumeWordER7ap_uintILi64EE.exit.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80]   --->   Operation 95 'br' 'br_ln80' <Predicate = (state_2_load == 1 & icmp_ln76)> <Delay = 0.84>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%phi_ln1027 = phi i1 %icmp_ln80, void %if.then.i.i, i1 1, void %if.then19.i.i, i1 1, void %if.else.i.i"   --->   Operation 96 'phi' 'phi_ln1027' <Predicate = (state_2_load == 1)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln1563 = br i1 %phi_ln1027, void %if.end7.i, void %if.then6.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1563]   --->   Operation 97 'br' 'br_ln1563' <Predicate = (state_2_load == 1)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.87ns)   --->   "%store_ln1565 = store i2 2, i2 %state_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1565]   --->   Operation 98 'store' 'store_ln1565' <Predicate = (state_2_load == 1 & phi_ln1027)> <Delay = 0.87>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln1566 = br void %if.end7.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1566]   --->   Operation 99 'br' 'br_ln1566' <Predicate = (state_2_load == 1 & phi_ln1027)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_128_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %tx_shift2ibhFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1595]   --->   Operation 100 'nbreadreq' 'tmp_128_i' <Predicate = (state_2_load == 3)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln1595 = br i1 %tmp_128_i, void %if.end32.i, void %if.then24.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1595]   --->   Operation 101 'br' 'br_ln1595' <Predicate = (state_2_load == 3)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (2.33ns)   --->   "%tx_shift2ibhFifo_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %tx_shift2ibhFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1597]   --->   Operation 102 'read' 'tx_shift2ibhFifo_read' <Predicate = (state_2_load == 3 & tmp_128_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%currWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %tx_shift2ibhFifo_read, i128 72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1597]   --->   Operation 103 'bitselect' 'currWord_last_V' <Predicate = (state_2_load == 3 & tmp_128_i)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln1604 = br i1 %currWord_last_V, void %if.end31.i, void %if.then30.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1604]   --->   Operation 104 'br' 'br_ln1604' <Predicate = (state_2_load == 3 & tmp_128_i)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.87ns)   --->   "%store_ln1606 = store i2 0, i2 %state_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1606]   --->   Operation 105 'store' 'store_ln1606' <Predicate = (state_2_load == 3 & tmp_128_i & currWord_last_V)> <Delay = 0.87>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln1607 = br void %if.end31.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1607]   --->   Operation 106 'br' 'br_ln1607' <Predicate = (state_2_load == 3 & tmp_128_i & currWord_last_V)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln1608 = br void %if.end32.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1608]   --->   Operation 107 'br' 'br_ln1608' <Predicate = (state_2_load == 3 & tmp_128_i)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln1609 = br void %prepend_ibh_header<64>.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1609]   --->   Operation 108 'br' 'br_ln1609' <Predicate = (state_2_load == 3)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i113P0A, i113 %tx_ibhHeaderFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1547]   --->   Operation 109 'nbreadreq' 'tmp_i' <Predicate = (state_2_load == 0)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 113> <Depth = 2> <FIFO>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln1547 = br i1 %tmp_i, void %if.end.i, void %if.then.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1547]   --->   Operation 110 'br' 'br_ln1547' <Predicate = (state_2_load == 0)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (2.33ns)   --->   "%tx_ibhHeaderFifo_read = read i113 @_ssdm_op_Read.ap_fifo.volatile.i113P0A, i113 %tx_ibhHeaderFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1549]   --->   Operation 111 'read' 'tx_ibhHeaderFifo_read' <Predicate = (state_2_load == 0 & tmp_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 113> <Depth = 2> <FIFO>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln1549_1 = partselect i16 @_ssdm_op_PartSelect.i16.i113.i32.i32, i113 %tx_ibhHeaderFifo_read, i32 1, i32 16" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1549]   --->   Operation 112 'partselect' 'trunc_ln1549_1' <Predicate = (state_2_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln1549_2 = partselect i96 @_ssdm_op_PartSelect.i96.i113.i32.i32, i113 %tx_ibhHeaderFifo_read, i32 17, i32 112" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1549]   --->   Operation 113 'partselect' 'trunc_ln1549_2' <Predicate = (state_2_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.88ns)   --->   "%store_ln1549 = store i16 %trunc_ln1549_1, i16 %header_idx_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1549]   --->   Operation 114 'store' 'store_ln1549' <Predicate = (state_2_load == 0 & tmp_i)> <Delay = 0.88>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%store_ln1549 = store i96 %trunc_ln1549_2, i96 %header_header_V_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1549]   --->   Operation 115 'store' 'store_ln1549' <Predicate = (state_2_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.87ns)   --->   "%store_ln1552 = store i2 1, i2 %state_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1552]   --->   Operation 116 'store' 'store_ln1552' <Predicate = (state_2_load == 0 & tmp_i)> <Delay = 0.87>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln1558 = br void %if.end.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1558]   --->   Operation 117 'br' 'br_ln1558' <Predicate = (state_2_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln1559 = br void %prepend_ibh_header<64>.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1559]   --->   Operation 118 'br' 'br_ln1559' <Predicate = (state_2_load == 0)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.33>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%currWord_data_V_6 = phi i64 %currWord_data_V_4, void %if.then.i113.i, i64 %p_Result_14, void %if.then19.i120.i, i64 %currWord_data_V_7, void %if.else.i116.i"   --->   Operation 119 'phi' 'currWord_data_V_6' <Predicate = (state_2_load == 2 & tmp_i_251)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i73 @_ssdm_op_BitConcatenate.i73.i9.i64, i9 %tmp, i64 %currWord_data_V_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1581]   --->   Operation 120 'bitconcatenate' 'tmp_s' <Predicate = (state_2_load == 2 & tmp_i_251)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln1581 = zext i73 %tmp_s" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1581]   --->   Operation 121 'zext' 'zext_ln1581' <Predicate = (state_2_load == 2 & tmp_i_251)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (2.33ns)   --->   "%write_ln1581 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tx_ib2udpFifo, i128 %zext_ln1581" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1581]   --->   Operation 122 'write' 'write_ln1581' <Predicate = (state_2_load == 2 & tmp_i_251)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln1592 = br void %if.end21.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1592]   --->   Operation 123 'br' 'br_ln1592' <Predicate = (state_2_load == 2 & tmp_i_251)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%currWord_data_V_3 = phi i64 %currWord_data_V, void %if.then.i.i, i64 %p_Result_12, void %if.then19.i.i, i64 0, void %if.else.i.i"   --->   Operation 124 'phi' 'currWord_data_V_3' <Predicate = (state_2_load == 1)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i64, i1 1, i64 %currWord_data_V_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1569]   --->   Operation 125 'bitconcatenate' 'or_ln' <Predicate = (state_2_load == 1)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln1569 = sext i65 %or_ln" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1569]   --->   Operation 126 'sext' 'sext_ln1569' <Predicate = (state_2_load == 1)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln1569 = zext i72 %sext_ln1569" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1569]   --->   Operation 127 'zext' 'zext_ln1569' <Predicate = (state_2_load == 1)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (2.33ns)   --->   "%write_ln1569 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tx_ib2udpFifo, i128 %zext_ln1569" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1569]   --->   Operation 128 'write' 'write_ln1569' <Predicate = (state_2_load == 1)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln0 = br void %prepend_ibh_header<64>.exit"   --->   Operation 129 'br' 'br_ln0' <Predicate = (state_2_load == 1)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (2.33ns)   --->   "%write_ln1598 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tx_ib2udpFifo, i128 %tx_shift2ibhFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1598]   --->   Operation 130 'write' 'write_ln1598' <Predicate = (state_2_load == 3 & tmp_128_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 131 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ header_idx_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ header_header_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ tx_ibhHeaderFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tx_ib2udpFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tx_shift2ibhFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0       (specinterface ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
specpipeline_ln1526     (specpipeline  ) [ 000]
state_2_load            (load          ) [ 011]
header_idx_1_load       (load          ) [ 000]
p_Val2_s                (load          ) [ 000]
switch_ln1544           (switch        ) [ 000]
tmp_i_251               (nbreadreq     ) [ 011]
br_ln1573               (br            ) [ 000]
tx_shift2ibhFifo_read_1 (read          ) [ 000]
currWord_data_V_7       (trunc         ) [ 011]
currWord_last_V_14      (bitselect     ) [ 000]
trunc_ln76_2            (trunc         ) [ 000]
trunc_ln76_3            (trunc         ) [ 000]
shl_ln76_1              (bitconcatenate) [ 000]
zext_ln76_1             (zext          ) [ 000]
add_ln76_1              (add           ) [ 000]
icmp_ln76_1             (icmp          ) [ 010]
br_ln76                 (br            ) [ 000]
icmp_ln82_1             (icmp          ) [ 010]
br_ln82                 (br            ) [ 011]
tmp_33                  (bitconcatenate) [ 000]
zext_ln628_4            (zext          ) [ 000]
zext_ln628_5            (zext          ) [ 000]
lshr_ln628_4            (lshr          ) [ 000]
lshr_ln628_5            (lshr          ) [ 000]
p_Result_13             (and           ) [ 000]
trunc_ln368_1           (trunc         ) [ 000]
p_Result_14             (partset       ) [ 011]
add_ln85_1              (add           ) [ 000]
store_ln85              (store         ) [ 000]
br_ln86                 (br            ) [ 011]
tmp_32                  (bitconcatenate) [ 000]
zext_ln628_3            (zext          ) [ 000]
lshr_ln628_3            (lshr          ) [ 000]
currWord_data_V_4       (trunc         ) [ 011]
add_ln79_1              (add           ) [ 000]
store_ln79              (store         ) [ 000]
br_ln80                 (br            ) [ 011]
tmp                     (partselect    ) [ 011]
xor_ln1588              (xor           ) [ 000]
select_ln1588_cast_i    (select        ) [ 000]
store_ln1588            (store         ) [ 000]
br_ln1593               (br            ) [ 000]
trunc_ln76              (trunc         ) [ 000]
trunc_ln76_1            (trunc         ) [ 000]
shl_ln                  (bitconcatenate) [ 000]
zext_ln76               (zext          ) [ 000]
add_ln76                (add           ) [ 000]
icmp_ln76               (icmp          ) [ 010]
br_ln76                 (br            ) [ 000]
icmp_ln82               (icmp          ) [ 010]
br_ln82                 (br            ) [ 011]
tmp_31                  (bitconcatenate) [ 000]
zext_ln628_1            (zext          ) [ 000]
zext_ln628_2            (zext          ) [ 000]
lshr_ln628_1            (lshr          ) [ 000]
lshr_ln628_2            (lshr          ) [ 000]
p_Result_s              (and           ) [ 000]
trunc_ln368             (trunc         ) [ 000]
p_Result_12             (partset       ) [ 011]
add_ln85                (add           ) [ 000]
store_ln85              (store         ) [ 000]
br_ln86                 (br            ) [ 011]
tmp_26                  (bitconcatenate) [ 000]
zext_ln628              (zext          ) [ 000]
lshr_ln628              (lshr          ) [ 000]
currWord_data_V         (trunc         ) [ 011]
add_ln79                (add           ) [ 000]
store_ln79              (store         ) [ 000]
shl_ln4                 (bitconcatenate) [ 000]
zext_ln80               (zext          ) [ 000]
sub_ln80                (sub           ) [ 000]
trunc_ln80              (trunc         ) [ 000]
tmp_27                  (bitselect     ) [ 000]
sub_ln80_1              (sub           ) [ 000]
trunc_ln80_5            (partselect    ) [ 000]
sub_ln80_2              (sub           ) [ 000]
tmp_28                  (partselect    ) [ 000]
tmp_29                  (partselect    ) [ 000]
select_ln80             (select        ) [ 000]
icmp_ln80               (icmp          ) [ 000]
br_ln80                 (br            ) [ 011]
phi_ln1027              (phi           ) [ 010]
br_ln1563               (br            ) [ 000]
store_ln1565            (store         ) [ 000]
br_ln1566               (br            ) [ 000]
tmp_128_i               (nbreadreq     ) [ 011]
br_ln1595               (br            ) [ 000]
tx_shift2ibhFifo_read   (read          ) [ 011]
currWord_last_V         (bitselect     ) [ 010]
br_ln1604               (br            ) [ 000]
store_ln1606            (store         ) [ 000]
br_ln1607               (br            ) [ 000]
br_ln1608               (br            ) [ 000]
br_ln1609               (br            ) [ 000]
tmp_i                   (nbreadreq     ) [ 010]
br_ln1547               (br            ) [ 000]
tx_ibhHeaderFifo_read   (read          ) [ 000]
trunc_ln1549_1          (partselect    ) [ 000]
trunc_ln1549_2          (partselect    ) [ 000]
store_ln1549            (store         ) [ 000]
store_ln1549            (store         ) [ 000]
store_ln1552            (store         ) [ 000]
br_ln1558               (br            ) [ 000]
br_ln1559               (br            ) [ 000]
currWord_data_V_6       (phi           ) [ 011]
tmp_s                   (bitconcatenate) [ 000]
zext_ln1581             (zext          ) [ 000]
write_ln1581            (write         ) [ 000]
br_ln1592               (br            ) [ 000]
currWord_data_V_3       (phi           ) [ 011]
or_ln                   (bitconcatenate) [ 000]
sext_ln1569             (sext          ) [ 000]
zext_ln1569             (zext          ) [ 000]
write_ln1569            (write         ) [ 000]
br_ln0                  (br            ) [ 000]
write_ln1598            (write         ) [ 000]
ret_ln0                 (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state_2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="header_idx_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_idx_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="header_header_V_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_header_V_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tx_ibhHeaderFifo">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_ibhHeaderFifo"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tx_ib2udpFifo">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_ib2udpFifo"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tx_shift2ibhFifo">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_shift2ibhFifo"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i128.i128"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i16.i6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i1.i6"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i23.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i23.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i113P0A"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i113P0A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i113.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i96.i113.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i73.i9.i64"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i65.i1.i64"/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="grp_nbreadreq_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="128" slack="0"/>
<pin id="121" dir="0" index="2" bw="1" slack="0"/>
<pin id="122" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_251/1 tmp_128_i/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="128" slack="0"/>
<pin id="128" dir="0" index="1" bw="128" slack="0"/>
<pin id="129" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tx_shift2ibhFifo_read_1/1 tx_shift2ibhFifo_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_i_nbreadreq_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="113" slack="0"/>
<pin id="135" dir="0" index="2" bw="1" slack="0"/>
<pin id="136" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tx_ibhHeaderFifo_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="113" slack="0"/>
<pin id="142" dir="0" index="1" bw="113" slack="0"/>
<pin id="143" dir="1" index="2" bw="113" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tx_ibhHeaderFifo_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_write_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="128" slack="0"/>
<pin id="149" dir="0" index="2" bw="128" slack="0"/>
<pin id="150" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1581/2 write_ln1569/2 write_ln1598/2 "/>
</bind>
</comp>

<comp id="153" class="1005" name="phi_ln1027_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="155" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln1027 (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="phi_ln1027_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="1" slack="0"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="4" bw="1" slack="0"/>
<pin id="162" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln1027/1 "/>
</bind>
</comp>

<comp id="166" class="1005" name="currWord_data_V_6_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="168" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="currWord_data_V_6 (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="currWord_data_V_6_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="1"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="64" slack="1"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="4" bw="64" slack="1"/>
<pin id="175" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="currWord_data_V_6/2 "/>
</bind>
</comp>

<comp id="177" class="1005" name="currWord_data_V_3_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="64" slack="1"/>
<pin id="179" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="currWord_data_V_3 (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="currWord_data_V_3_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="64" slack="1"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="64" slack="1"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="4" bw="1" slack="1"/>
<pin id="187" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="currWord_data_V_3/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="128" slack="0"/>
<pin id="193" dir="0" index="2" bw="8" slack="0"/>
<pin id="194" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="currWord_last_V_14/1 currWord_last_V/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85_1/1 add_ln79_1/1 add_ln85/1 add_ln79/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="state_2_load_load_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="2" slack="0"/>
<pin id="205" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_2_load/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="header_idx_1_load_load_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="16" slack="0"/>
<pin id="209" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="header_idx_1_load/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="p_Val2_s_load_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="96" slack="0"/>
<pin id="214" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="currWord_data_V_7_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="128" slack="0"/>
<pin id="218" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="currWord_data_V_7/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="trunc_ln76_2_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="0"/>
<pin id="222" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76_2/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="trunc_ln76_3_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="0"/>
<pin id="226" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76_3/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="shl_ln76_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="22" slack="0"/>
<pin id="230" dir="0" index="1" bw="16" slack="0"/>
<pin id="231" dir="0" index="2" bw="1" slack="0"/>
<pin id="232" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln76_1/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="zext_ln76_1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="22" slack="0"/>
<pin id="238" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_1/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="add_ln76_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="22" slack="0"/>
<pin id="242" dir="0" index="1" bw="8" slack="0"/>
<pin id="243" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76_1/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="icmp_ln76_1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="23" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76_1/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="icmp_ln82_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="22" slack="0"/>
<pin id="254" dir="0" index="1" bw="8" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82_1/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_33_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="7" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="1" slack="0"/>
<pin id="262" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_33/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="zext_ln628_4_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="7" slack="0"/>
<pin id="268" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln628_4/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln628_5_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="7" slack="0"/>
<pin id="272" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln628_5/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="lshr_ln628_4_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="96" slack="0"/>
<pin id="276" dir="0" index="1" bw="7" slack="0"/>
<pin id="277" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln628_4/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="lshr_ln628_5_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="7" slack="0"/>
<pin id="283" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln628_5/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="p_Result_13_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="96" slack="0"/>
<pin id="288" dir="0" index="1" bw="96" slack="0"/>
<pin id="289" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_13/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="trunc_ln368_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="96" slack="0"/>
<pin id="294" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln368_1/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="p_Result_14_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="64" slack="0"/>
<pin id="298" dir="0" index="1" bw="64" slack="0"/>
<pin id="299" dir="0" index="2" bw="32" slack="0"/>
<pin id="300" dir="0" index="3" bw="1" slack="0"/>
<pin id="301" dir="0" index="4" bw="6" slack="0"/>
<pin id="302" dir="1" index="5" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_14/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln85_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="16" slack="0"/>
<pin id="310" dir="0" index="1" bw="16" slack="0"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_32_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="7" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="1" slack="0"/>
<pin id="318" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_32/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln628_3_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="7" slack="0"/>
<pin id="324" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln628_3/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="lshr_ln628_3_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="96" slack="0"/>
<pin id="328" dir="0" index="1" bw="7" slack="0"/>
<pin id="329" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln628_3/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="currWord_data_V_4_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="96" slack="0"/>
<pin id="334" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="currWord_data_V_4/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="store_ln79_store_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="16" slack="0"/>
<pin id="338" dir="0" index="1" bw="16" slack="0"/>
<pin id="339" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="9" slack="0"/>
<pin id="344" dir="0" index="1" bw="128" slack="0"/>
<pin id="345" dir="0" index="2" bw="8" slack="0"/>
<pin id="346" dir="0" index="3" bw="8" slack="0"/>
<pin id="347" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="xor_ln1588_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1588/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="select_ln1588_cast_i_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="0" index="2" bw="1" slack="0"/>
<pin id="362" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1588_cast_i/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="store_ln1588_store_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="2" slack="0"/>
<pin id="368" dir="0" index="1" bw="2" slack="0"/>
<pin id="369" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1588/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="trunc_ln76_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="16" slack="0"/>
<pin id="374" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="trunc_ln76_1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="16" slack="0"/>
<pin id="378" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76_1/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="shl_ln_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="22" slack="0"/>
<pin id="382" dir="0" index="1" bw="16" slack="0"/>
<pin id="383" dir="0" index="2" bw="1" slack="0"/>
<pin id="384" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="zext_ln76_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="22" slack="0"/>
<pin id="390" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="add_ln76_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="22" slack="0"/>
<pin id="394" dir="0" index="1" bw="8" slack="0"/>
<pin id="395" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="icmp_ln76_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="23" slack="0"/>
<pin id="400" dir="0" index="1" bw="8" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="icmp_ln82_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="22" slack="0"/>
<pin id="406" dir="0" index="1" bw="8" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_31_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="7" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="0" index="2" bw="1" slack="0"/>
<pin id="414" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_31/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="zext_ln628_1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="7" slack="0"/>
<pin id="420" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln628_1/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="zext_ln628_2_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="7" slack="0"/>
<pin id="424" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln628_2/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="lshr_ln628_1_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="96" slack="0"/>
<pin id="428" dir="0" index="1" bw="7" slack="0"/>
<pin id="429" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln628_1/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="lshr_ln628_2_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="7" slack="0"/>
<pin id="435" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln628_2/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="p_Result_s_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="96" slack="0"/>
<pin id="440" dir="0" index="1" bw="96" slack="0"/>
<pin id="441" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="trunc_ln368_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="96" slack="0"/>
<pin id="446" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln368/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="p_Result_12_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="64" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="0" index="2" bw="32" slack="0"/>
<pin id="452" dir="0" index="3" bw="1" slack="0"/>
<pin id="453" dir="0" index="4" bw="6" slack="0"/>
<pin id="454" dir="1" index="5" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_12/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="store_ln85_store_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="16" slack="0"/>
<pin id="462" dir="0" index="1" bw="16" slack="0"/>
<pin id="463" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_26_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="7" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="0" index="2" bw="1" slack="0"/>
<pin id="470" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_26/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="zext_ln628_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="7" slack="0"/>
<pin id="476" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln628/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="lshr_ln628_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="96" slack="0"/>
<pin id="480" dir="0" index="1" bw="7" slack="0"/>
<pin id="481" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln628/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="currWord_data_V_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="96" slack="0"/>
<pin id="486" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="currWord_data_V/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="store_ln79_store_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="16" slack="0"/>
<pin id="490" dir="0" index="1" bw="16" slack="0"/>
<pin id="491" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="shl_ln4_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="22" slack="0"/>
<pin id="496" dir="0" index="1" bw="16" slack="0"/>
<pin id="497" dir="0" index="2" bw="1" slack="0"/>
<pin id="498" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln4/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="zext_ln80_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="22" slack="0"/>
<pin id="504" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80/1 "/>
</bind>
</comp>

<comp id="506" class="1004" name="sub_ln80_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="8" slack="0"/>
<pin id="508" dir="0" index="1" bw="22" slack="0"/>
<pin id="509" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln80/1 "/>
</bind>
</comp>

<comp id="512" class="1004" name="trunc_ln80_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="23" slack="0"/>
<pin id="514" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln80/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_27_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="23" slack="0"/>
<pin id="519" dir="0" index="2" bw="6" slack="0"/>
<pin id="520" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_27/1 "/>
</bind>
</comp>

<comp id="524" class="1004" name="sub_ln80_1_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="11" slack="0"/>
<pin id="527" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln80_1/1 "/>
</bind>
</comp>

<comp id="530" class="1004" name="trunc_ln80_5_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="8" slack="0"/>
<pin id="532" dir="0" index="1" bw="11" slack="0"/>
<pin id="533" dir="0" index="2" bw="3" slack="0"/>
<pin id="534" dir="0" index="3" bw="5" slack="0"/>
<pin id="535" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln80_5/1 "/>
</bind>
</comp>

<comp id="540" class="1004" name="sub_ln80_2_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="8" slack="0"/>
<pin id="543" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln80_2/1 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_28_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="5" slack="0"/>
<pin id="548" dir="0" index="1" bw="8" slack="0"/>
<pin id="549" dir="0" index="2" bw="3" slack="0"/>
<pin id="550" dir="0" index="3" bw="4" slack="0"/>
<pin id="551" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_28/1 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_29_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="5" slack="0"/>
<pin id="558" dir="0" index="1" bw="23" slack="0"/>
<pin id="559" dir="0" index="2" bw="4" slack="0"/>
<pin id="560" dir="0" index="3" bw="5" slack="0"/>
<pin id="561" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_29/1 "/>
</bind>
</comp>

<comp id="566" class="1004" name="select_ln80_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="5" slack="0"/>
<pin id="569" dir="0" index="2" bw="5" slack="0"/>
<pin id="570" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln80/1 "/>
</bind>
</comp>

<comp id="574" class="1004" name="icmp_ln80_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="5" slack="0"/>
<pin id="576" dir="0" index="1" bw="1" slack="0"/>
<pin id="577" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/1 "/>
</bind>
</comp>

<comp id="581" class="1004" name="store_ln1565_store_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="2" slack="0"/>
<pin id="583" dir="0" index="1" bw="2" slack="0"/>
<pin id="584" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1565/1 "/>
</bind>
</comp>

<comp id="587" class="1004" name="store_ln1606_store_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="0" index="1" bw="2" slack="0"/>
<pin id="590" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1606/1 "/>
</bind>
</comp>

<comp id="593" class="1004" name="trunc_ln1549_1_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="16" slack="0"/>
<pin id="595" dir="0" index="1" bw="113" slack="0"/>
<pin id="596" dir="0" index="2" bw="1" slack="0"/>
<pin id="597" dir="0" index="3" bw="6" slack="0"/>
<pin id="598" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1549_1/1 "/>
</bind>
</comp>

<comp id="603" class="1004" name="trunc_ln1549_2_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="96" slack="0"/>
<pin id="605" dir="0" index="1" bw="113" slack="0"/>
<pin id="606" dir="0" index="2" bw="6" slack="0"/>
<pin id="607" dir="0" index="3" bw="8" slack="0"/>
<pin id="608" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1549_2/1 "/>
</bind>
</comp>

<comp id="613" class="1004" name="store_ln1549_store_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="16" slack="0"/>
<pin id="615" dir="0" index="1" bw="16" slack="0"/>
<pin id="616" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1549/1 "/>
</bind>
</comp>

<comp id="619" class="1004" name="store_ln1549_store_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="96" slack="0"/>
<pin id="621" dir="0" index="1" bw="96" slack="0"/>
<pin id="622" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1549/1 "/>
</bind>
</comp>

<comp id="625" class="1004" name="store_ln1552_store_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="0"/>
<pin id="627" dir="0" index="1" bw="2" slack="0"/>
<pin id="628" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1552/1 "/>
</bind>
</comp>

<comp id="631" class="1004" name="tmp_s_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="73" slack="0"/>
<pin id="633" dir="0" index="1" bw="9" slack="1"/>
<pin id="634" dir="0" index="2" bw="64" slack="0"/>
<pin id="635" dir="1" index="3" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="638" class="1004" name="zext_ln1581_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="73" slack="0"/>
<pin id="640" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1581/2 "/>
</bind>
</comp>

<comp id="643" class="1004" name="or_ln_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="65" slack="0"/>
<pin id="645" dir="0" index="1" bw="1" slack="0"/>
<pin id="646" dir="0" index="2" bw="64" slack="0"/>
<pin id="647" dir="1" index="3" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="651" class="1004" name="sext_ln1569_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="65" slack="0"/>
<pin id="653" dir="1" index="1" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1569/2 "/>
</bind>
</comp>

<comp id="655" class="1004" name="zext_ln1569_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="65" slack="0"/>
<pin id="657" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1569/2 "/>
</bind>
</comp>

<comp id="660" class="1005" name="state_2_load_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="2" slack="1"/>
<pin id="662" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_2_load "/>
</bind>
</comp>

<comp id="664" class="1005" name="tmp_i_251_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="1"/>
<pin id="666" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_251 "/>
</bind>
</comp>

<comp id="668" class="1005" name="currWord_data_V_7_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="64" slack="1"/>
<pin id="670" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="currWord_data_V_7 "/>
</bind>
</comp>

<comp id="679" class="1005" name="p_Result_14_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="64" slack="1"/>
<pin id="681" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_14 "/>
</bind>
</comp>

<comp id="684" class="1005" name="currWord_data_V_4_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="64" slack="1"/>
<pin id="686" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="currWord_data_V_4 "/>
</bind>
</comp>

<comp id="689" class="1005" name="tmp_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="9" slack="1"/>
<pin id="691" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="700" class="1005" name="p_Result_12_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="64" slack="1"/>
<pin id="702" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_12 "/>
</bind>
</comp>

<comp id="705" class="1005" name="currWord_data_V_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="64" slack="1"/>
<pin id="707" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="currWord_data_V "/>
</bind>
</comp>

<comp id="710" class="1005" name="tmp_128_i_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="1"/>
<pin id="712" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_128_i "/>
</bind>
</comp>

<comp id="714" class="1005" name="tx_shift2ibhFifo_read_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="128" slack="1"/>
<pin id="716" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="tx_shift2ibhFifo_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="123"><net_src comp="32" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="10" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="24" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="130"><net_src comp="34" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="98" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="6" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="24" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="144"><net_src comp="100" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="114" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="8" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="164"><net_src comp="66" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="165"><net_src comp="66" pin="0"/><net_sink comp="156" pin=4"/></net>

<net id="180"><net_src comp="70" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="189"><net_src comp="177" pin="1"/><net_sink comp="181" pin=4"/></net>

<net id="195"><net_src comp="36" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="126" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="38" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="202"><net_src comp="58" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="206"><net_src comp="0" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="2" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="215"><net_src comp="4" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="126" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="207" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="207" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="233"><net_src comp="40" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="207" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="42" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="239"><net_src comp="228" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="236" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="44" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="240" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="46" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="228" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="48" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="263"><net_src comp="50" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="224" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="42" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="269"><net_src comp="258" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="258" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="212" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="266" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="52" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="270" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="274" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="280" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="295"><net_src comp="286" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="303"><net_src comp="54" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="216" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="305"><net_src comp="292" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="306"><net_src comp="16" pin="0"/><net_sink comp="296" pin=3"/></net>

<net id="307"><net_src comp="56" pin="0"/><net_sink comp="296" pin=4"/></net>

<net id="312"><net_src comp="198" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="2" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="319"><net_src comp="50" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="220" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="42" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="325"><net_src comp="314" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="212" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="322" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="326" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="198" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="2" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="348"><net_src comp="60" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="126" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="350"><net_src comp="62" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="351"><net_src comp="64" pin="0"/><net_sink comp="342" pin=3"/></net>

<net id="356"><net_src comp="190" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="66" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="363"><net_src comp="352" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="26" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="68" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="370"><net_src comp="358" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="0" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="375"><net_src comp="207" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="207" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="385"><net_src comp="40" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="207" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="387"><net_src comp="42" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="391"><net_src comp="380" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="396"><net_src comp="388" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="44" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="392" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="46" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="380" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="48" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="415"><net_src comp="50" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="376" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="417"><net_src comp="42" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="421"><net_src comp="410" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="410" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="430"><net_src comp="212" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="418" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="52" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="422" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="426" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="432" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="447"><net_src comp="438" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="455"><net_src comp="54" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="456"><net_src comp="70" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="457"><net_src comp="444" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="458"><net_src comp="16" pin="0"/><net_sink comp="448" pin=3"/></net>

<net id="459"><net_src comp="56" pin="0"/><net_sink comp="448" pin=4"/></net>

<net id="464"><net_src comp="198" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="2" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="471"><net_src comp="50" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="372" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="42" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="477"><net_src comp="466" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="482"><net_src comp="212" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="474" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="487"><net_src comp="478" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="492"><net_src comp="198" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="2" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="499"><net_src comp="40" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="198" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="42" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="505"><net_src comp="494" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="510"><net_src comp="72" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="502" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="515"><net_src comp="506" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="521"><net_src comp="74" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="506" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="76" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="528"><net_src comp="78" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="512" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="536"><net_src comp="80" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="537"><net_src comp="524" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="538"><net_src comp="82" pin="0"/><net_sink comp="530" pin=2"/></net>

<net id="539"><net_src comp="84" pin="0"/><net_sink comp="530" pin=3"/></net>

<net id="544"><net_src comp="86" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="530" pin="4"/><net_sink comp="540" pin=1"/></net>

<net id="552"><net_src comp="88" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="553"><net_src comp="540" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="554"><net_src comp="82" pin="0"/><net_sink comp="546" pin=2"/></net>

<net id="555"><net_src comp="90" pin="0"/><net_sink comp="546" pin=3"/></net>

<net id="562"><net_src comp="92" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="506" pin="2"/><net_sink comp="556" pin=1"/></net>

<net id="564"><net_src comp="94" pin="0"/><net_sink comp="556" pin=2"/></net>

<net id="565"><net_src comp="84" pin="0"/><net_sink comp="556" pin=3"/></net>

<net id="571"><net_src comp="516" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="546" pin="4"/><net_sink comp="566" pin=1"/></net>

<net id="573"><net_src comp="556" pin="4"/><net_sink comp="566" pin=2"/></net>

<net id="578"><net_src comp="566" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="96" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="580"><net_src comp="574" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="585"><net_src comp="30" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="0" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="68" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="0" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="599"><net_src comp="102" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="600"><net_src comp="140" pin="2"/><net_sink comp="593" pin=1"/></net>

<net id="601"><net_src comp="24" pin="0"/><net_sink comp="593" pin=2"/></net>

<net id="602"><net_src comp="104" pin="0"/><net_sink comp="593" pin=3"/></net>

<net id="609"><net_src comp="106" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="610"><net_src comp="140" pin="2"/><net_sink comp="603" pin=1"/></net>

<net id="611"><net_src comp="108" pin="0"/><net_sink comp="603" pin=2"/></net>

<net id="612"><net_src comp="110" pin="0"/><net_sink comp="603" pin=3"/></net>

<net id="617"><net_src comp="593" pin="4"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="2" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="623"><net_src comp="603" pin="4"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="4" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="629"><net_src comp="28" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="0" pin="0"/><net_sink comp="625" pin=1"/></net>

<net id="636"><net_src comp="112" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="637"><net_src comp="169" pin="6"/><net_sink comp="631" pin=2"/></net>

<net id="641"><net_src comp="631" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="648"><net_src comp="116" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="649"><net_src comp="66" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="650"><net_src comp="181" pin="6"/><net_sink comp="643" pin=2"/></net>

<net id="654"><net_src comp="643" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="658"><net_src comp="651" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="663"><net_src comp="203" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="667"><net_src comp="118" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="671"><net_src comp="216" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="169" pin=4"/></net>

<net id="682"><net_src comp="296" pin="5"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="687"><net_src comp="332" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="692"><net_src comp="342" pin="4"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="703"><net_src comp="448" pin="5"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="708"><net_src comp="484" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="713"><net_src comp="118" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="717"><net_src comp="126" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="146" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state_2 | {1 }
	Port: header_idx_1 | {1 }
	Port: header_header_V_1 | {1 }
	Port: tx_ib2udpFifo | {2 }
 - Input state : 
	Port: prepend_ibh_header<64> : state_2 | {1 }
	Port: prepend_ibh_header<64> : header_idx_1 | {1 }
	Port: prepend_ibh_header<64> : header_header_V_1 | {1 }
	Port: prepend_ibh_header<64> : tx_ibhHeaderFifo | {1 }
	Port: prepend_ibh_header<64> : tx_shift2ibhFifo | {1 }
  - Chain level:
	State 1
		switch_ln1544 : 1
		trunc_ln76_2 : 1
		trunc_ln76_3 : 1
		shl_ln76_1 : 1
		zext_ln76_1 : 2
		add_ln76_1 : 3
		icmp_ln76_1 : 4
		br_ln76 : 5
		icmp_ln82_1 : 2
		br_ln82 : 3
		tmp_33 : 2
		zext_ln628_4 : 3
		zext_ln628_5 : 3
		lshr_ln628_4 : 4
		lshr_ln628_5 : 4
		p_Result_13 : 5
		trunc_ln368_1 : 5
		p_Result_14 : 6
		add_ln85_1 : 1
		store_ln85 : 2
		tmp_32 : 2
		zext_ln628_3 : 3
		lshr_ln628_3 : 4
		currWord_data_V_4 : 5
		add_ln79_1 : 1
		store_ln79 : 2
		xor_ln1588 : 1
		select_ln1588_cast_i : 1
		store_ln1588 : 2
		trunc_ln76 : 1
		trunc_ln76_1 : 1
		shl_ln : 1
		zext_ln76 : 2
		add_ln76 : 3
		icmp_ln76 : 4
		br_ln76 : 5
		icmp_ln82 : 2
		br_ln82 : 3
		tmp_31 : 2
		zext_ln628_1 : 3
		zext_ln628_2 : 3
		lshr_ln628_1 : 4
		lshr_ln628_2 : 4
		p_Result_s : 5
		trunc_ln368 : 5
		p_Result_12 : 6
		add_ln85 : 1
		store_ln85 : 2
		tmp_26 : 2
		zext_ln628 : 3
		lshr_ln628 : 4
		currWord_data_V : 5
		add_ln79 : 1
		store_ln79 : 2
		shl_ln4 : 2
		zext_ln80 : 3
		sub_ln80 : 4
		trunc_ln80 : 5
		tmp_27 : 5
		sub_ln80_1 : 6
		trunc_ln80_5 : 7
		sub_ln80_2 : 8
		tmp_28 : 9
		tmp_29 : 5
		select_ln80 : 10
		icmp_ln80 : 11
		phi_ln1027 : 12
		br_ln1563 : 13
		br_ln1604 : 1
		store_ln1549 : 1
		store_ln1549 : 1
	State 2
		tmp_s : 1
		zext_ln1581 : 2
		write_ln1581 : 3
		or_ln : 1
		sext_ln1569 : 2
		zext_ln1569 : 3
		write_ln1569 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|
| Operation|          Functional Unit          |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|
|          |        lshr_ln628_4_fu_274        |    0    |   311   |
|          |        lshr_ln628_5_fu_280        |    0    |    15   |
|   lshr   |        lshr_ln628_3_fu_326        |    0    |   311   |
|          |        lshr_ln628_1_fu_426        |    0    |   311   |
|          |        lshr_ln628_2_fu_432        |    0    |    15   |
|          |         lshr_ln628_fu_478         |    0    |   311   |
|----------|-----------------------------------|---------|---------|
|    and   |         p_Result_13_fu_286        |    0    |    96   |
|          |         p_Result_s_fu_438         |    0    |    96   |
|----------|-----------------------------------|---------|---------|
|          |             grp_fu_198            |    0    |    23   |
|    add   |         add_ln76_1_fu_240         |    0    |    29   |
|          |          add_ln76_fu_392          |    0    |    29   |
|----------|-----------------------------------|---------|---------|
|          |         icmp_ln76_1_fu_246        |    0    |    15   |
|          |         icmp_ln82_1_fu_252        |    0    |    14   |
|   icmp   |          icmp_ln76_fu_398         |    0    |    15   |
|          |          icmp_ln82_fu_404         |    0    |    14   |
|          |          icmp_ln80_fu_574         |    0    |    9    |
|----------|-----------------------------------|---------|---------|
|          |          sub_ln80_fu_506          |    0    |    29   |
|    sub   |         sub_ln80_1_fu_524         |    0    |    18   |
|          |         sub_ln80_2_fu_540         |    0    |    15   |
|----------|-----------------------------------|---------|---------|
|  select  |    select_ln1588_cast_i_fu_358    |    0    |    2    |
|          |         select_ln80_fu_566        |    0    |    5    |
|----------|-----------------------------------|---------|---------|
|    xor   |         xor_ln1588_fu_352         |    0    |    2    |
|----------|-----------------------------------|---------|---------|
| nbreadreq|        grp_nbreadreq_fu_118       |    0    |    0    |
|          |       tmp_i_nbreadreq_fu_132      |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   read   |          grp_read_fu_126          |    0    |    0    |
|          | tx_ibhHeaderFifo_read_read_fu_140 |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   write  |          grp_write_fu_146         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
| bitselect|             grp_fu_190            |    0    |    0    |
|          |           tmp_27_fu_516           |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |      currWord_data_V_7_fu_216     |    0    |    0    |
|          |        trunc_ln76_2_fu_220        |    0    |    0    |
|          |        trunc_ln76_3_fu_224        |    0    |    0    |
|          |        trunc_ln368_1_fu_292       |    0    |    0    |
|   trunc  |      currWord_data_V_4_fu_332     |    0    |    0    |
|          |         trunc_ln76_fu_372         |    0    |    0    |
|          |        trunc_ln76_1_fu_376        |    0    |    0    |
|          |         trunc_ln368_fu_444        |    0    |    0    |
|          |       currWord_data_V_fu_484      |    0    |    0    |
|          |         trunc_ln80_fu_512         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |         shl_ln76_1_fu_228         |    0    |    0    |
|          |           tmp_33_fu_258           |    0    |    0    |
|          |           tmp_32_fu_314           |    0    |    0    |
|          |           shl_ln_fu_380           |    0    |    0    |
|bitconcatenate|           tmp_31_fu_410           |    0    |    0    |
|          |           tmp_26_fu_466           |    0    |    0    |
|          |           shl_ln4_fu_494          |    0    |    0    |
|          |            tmp_s_fu_631           |    0    |    0    |
|          |            or_ln_fu_643           |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |         zext_ln76_1_fu_236        |    0    |    0    |
|          |        zext_ln628_4_fu_266        |    0    |    0    |
|          |        zext_ln628_5_fu_270        |    0    |    0    |
|          |        zext_ln628_3_fu_322        |    0    |    0    |
|          |          zext_ln76_fu_388         |    0    |    0    |
|   zext   |        zext_ln628_1_fu_418        |    0    |    0    |
|          |        zext_ln628_2_fu_422        |    0    |    0    |
|          |         zext_ln628_fu_474         |    0    |    0    |
|          |          zext_ln80_fu_502         |    0    |    0    |
|          |         zext_ln1581_fu_638        |    0    |    0    |
|          |         zext_ln1569_fu_655        |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|  partset |         p_Result_14_fu_296        |    0    |    0    |
|          |         p_Result_12_fu_448        |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |             tmp_fu_342            |    0    |    0    |
|          |        trunc_ln80_5_fu_530        |    0    |    0    |
|partselect|           tmp_28_fu_546           |    0    |    0    |
|          |           tmp_29_fu_556           |    0    |    0    |
|          |       trunc_ln1549_1_fu_593       |    0    |    0    |
|          |       trunc_ln1549_2_fu_603       |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   sext   |         sext_ln1569_fu_651        |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   Total  |                                   |    0    |   1685  |
|----------|-----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|  currWord_data_V_3_reg_177  |   64   |
|  currWord_data_V_4_reg_684  |   64   |
|  currWord_data_V_6_reg_166  |   64   |
|  currWord_data_V_7_reg_668  |   64   |
|   currWord_data_V_reg_705   |   64   |
|     p_Result_12_reg_700     |   64   |
|     p_Result_14_reg_679     |   64   |
|      phi_ln1027_reg_153     |    1   |
|     state_2_load_reg_660    |    2   |
|      tmp_128_i_reg_710      |    1   |
|      tmp_i_251_reg_664      |    1   |
|         tmp_reg_689         |    9   |
|tx_shift2ibhFifo_read_reg_714|   128  |
+-----------------------------+--------+
|            Total            |   590  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_146 |  p2  |   3  |  128 |   384  ||    13   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   384  || 0.858143||    13   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1685  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   13   |
|  Register |    -   |   590  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   590  |  1698  |
+-----------+--------+--------+--------+
