-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity unet_pvm_top_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    t : IN STD_LOGIC_VECTOR (3 downto 0);
    x_31_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    x_31_out_ap_vld : OUT STD_LOGIC;
    x_30_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    x_30_out_ap_vld : OUT STD_LOGIC;
    x_29_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    x_29_out_ap_vld : OUT STD_LOGIC;
    x_28_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    x_28_out_ap_vld : OUT STD_LOGIC;
    x_27_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    x_27_out_ap_vld : OUT STD_LOGIC;
    x_26_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    x_26_out_ap_vld : OUT STD_LOGIC;
    x_25_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    x_25_out_ap_vld : OUT STD_LOGIC;
    x_24_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    x_24_out_ap_vld : OUT STD_LOGIC;
    x_23_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    x_23_out_ap_vld : OUT STD_LOGIC;
    x_22_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    x_22_out_ap_vld : OUT STD_LOGIC;
    x_21_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    x_21_out_ap_vld : OUT STD_LOGIC;
    x_20_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    x_20_out_ap_vld : OUT STD_LOGIC;
    x_19_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    x_19_out_ap_vld : OUT STD_LOGIC;
    x_18_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    x_18_out_ap_vld : OUT STD_LOGIC;
    x_17_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    x_17_out_ap_vld : OUT STD_LOGIC;
    x_16_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    x_16_out_ap_vld : OUT STD_LOGIC;
    x_15_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    x_15_out_ap_vld : OUT STD_LOGIC;
    x_14_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    x_14_out_ap_vld : OUT STD_LOGIC;
    x_13_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    x_13_out_ap_vld : OUT STD_LOGIC;
    x_12_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    x_12_out_ap_vld : OUT STD_LOGIC;
    x_11_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    x_11_out_ap_vld : OUT STD_LOGIC;
    x_10_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    x_10_out_ap_vld : OUT STD_LOGIC;
    x_9_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    x_9_out_ap_vld : OUT STD_LOGIC;
    x_8_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    x_8_out_ap_vld : OUT STD_LOGIC;
    x_7_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    x_7_out_ap_vld : OUT STD_LOGIC;
    x_6_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    x_6_out_ap_vld : OUT STD_LOGIC;
    x_5_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    x_5_out_ap_vld : OUT STD_LOGIC;
    x_4_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    x_4_out_ap_vld : OUT STD_LOGIC;
    x_3_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    x_3_out_ap_vld : OUT STD_LOGIC;
    x_2_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    x_2_out_ap_vld : OUT STD_LOGIC;
    x_1_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    x_1_out_ap_vld : OUT STD_LOGIC;
    x_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    x_out_ap_vld : OUT STD_LOGIC;
    mean_1_out : OUT STD_LOGIC_VECTOR (17 downto 0);
    mean_1_out_ap_vld : OUT STD_LOGIC;
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0 : OUT STD_LOGIC;
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0 : OUT STD_LOGIC;
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0 : OUT STD_LOGIC;
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0 : OUT STD_LOGIC;
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_q0 : IN STD_LOGIC_VECTOR (17 downto 0) );
end;


architecture behav of unet_pvm_top_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv5_B : STD_LOGIC_VECTOR (4 downto 0) := "01011";
    constant ap_const_lv5_C : STD_LOGIC_VECTOR (4 downto 0) := "01100";
    constant ap_const_lv5_D : STD_LOGIC_VECTOR (4 downto 0) := "01101";
    constant ap_const_lv5_E : STD_LOGIC_VECTOR (4 downto 0) := "01110";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_11 : STD_LOGIC_VECTOR (4 downto 0) := "10001";
    constant ap_const_lv5_12 : STD_LOGIC_VECTOR (4 downto 0) := "10010";
    constant ap_const_lv5_13 : STD_LOGIC_VECTOR (4 downto 0) := "10011";
    constant ap_const_lv5_14 : STD_LOGIC_VECTOR (4 downto 0) := "10100";
    constant ap_const_lv5_15 : STD_LOGIC_VECTOR (4 downto 0) := "10101";
    constant ap_const_lv5_16 : STD_LOGIC_VECTOR (4 downto 0) := "10110";
    constant ap_const_lv5_17 : STD_LOGIC_VECTOR (4 downto 0) := "10111";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv5_19 : STD_LOGIC_VECTOR (4 downto 0) := "11001";
    constant ap_const_lv5_1A : STD_LOGIC_VECTOR (4 downto 0) := "11010";
    constant ap_const_lv5_1B : STD_LOGIC_VECTOR (4 downto 0) := "11011";
    constant ap_const_lv5_1C : STD_LOGIC_VECTOR (4 downto 0) := "11100";
    constant ap_const_lv5_1D : STD_LOGIC_VECTOR (4 downto 0) := "11101";
    constant ap_const_lv5_1E : STD_LOGIC_VECTOR (4 downto 0) := "11110";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv18_1FFFF : STD_LOGIC_VECTOR (17 downto 0) := "011111111111111111";
    constant ap_const_lv18_20000 : STD_LOGIC_VECTOR (17 downto 0) := "100000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln29_fu_640_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal trunc_ln29_fu_652_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln29_reg_1360 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln29_1_fu_656_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln29_1_reg_1364 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln31_fu_678_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal mean_fu_202 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal mean_2_fu_1005_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal c_fu_206 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal add_ln29_fu_646_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_sig_allocacmp_c_2 : STD_LOGIC_VECTOR (5 downto 0);
    signal x_fu_210 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal x_32_fu_757_p11 : STD_LOGIC_VECTOR (17 downto 0);
    signal x_1_fu_214 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal x_2_fu_218 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal x_3_fu_222 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal x_4_fu_226 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal x_5_fu_230 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal x_6_fu_234 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal x_7_fu_238 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal x_8_fu_242 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal x_9_fu_246 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal x_10_fu_250 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal x_11_fu_254 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal x_12_fu_258 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal x_13_fu_262 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal x_14_fu_266 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal x_15_fu_270 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal x_16_fu_274 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal x_17_fu_278 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal x_18_fu_282 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal x_19_fu_286 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal x_20_fu_290 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal x_21_fu_294 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal x_22_fu_298 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal x_23_fu_302 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal x_24_fu_306 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal x_25_fu_310 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal x_26_fu_314 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal x_27_fu_318 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal x_28_fu_322 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal x_29_fu_326 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal x_30_fu_330 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal x_31_fu_334 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0_local : STD_LOGIC;
    signal unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0_local : STD_LOGIC;
    signal unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0_local : STD_LOGIC;
    signal unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0_local : STD_LOGIC;
    signal lshr_ln_fu_660_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln_fu_670_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_32_fu_757_p9 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln32_fu_943_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_1_fu_951_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln32_1_fu_947_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln32_fu_943_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln32_1_fu_957_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal mean_1_fu_951_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_fu_963_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_67_fu_971_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln32_fu_979_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln32_fu_985_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln32_1_fu_991_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln32_fu_997_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal x_32_fu_757_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal x_32_fu_757_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal x_32_fu_757_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal x_32_fu_757_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component unet_pvm_top_sparsemux_9_2_18_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (1 downto 0);
        din3_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        din2 : IN STD_LOGIC_VECTOR (17 downto 0);
        din3 : IN STD_LOGIC_VECTOR (17 downto 0);
        def : IN STD_LOGIC_VECTOR (17 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component unet_pvm_top_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    sparsemux_9_2_18_1_1_U7 : component unet_pvm_top_sparsemux_9_2_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 18,
        CASE1 => "01",
        din1_WIDTH => 18,
        CASE2 => "10",
        din2_WIDTH => 18,
        CASE3 => "11",
        din3_WIDTH => 18,
        def_WIDTH => 18,
        sel_WIDTH => 2,
        dout_WIDTH => 18)
    port map (
        din0 => unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_q0,
        din1 => unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_q0,
        din2 => unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_q0,
        din3 => unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_q0,
        def => x_32_fu_757_p9,
        sel => trunc_ln29_1_reg_1364,
        dout => x_32_fu_757_p11);

    flow_control_loop_pipe_sequential_init_U : component unet_pvm_top_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    c_fu_206_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln29_fu_640_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    c_fu_206 <= add_ln29_fu_646_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    c_fu_206 <= ap_const_lv6_0;
                end if;
            end if; 
        end if;
    end process;

    mean_fu_202_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    mean_fu_202 <= ap_const_lv18_0;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    mean_fu_202 <= mean_2_fu_1005_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                trunc_ln29_1_reg_1364 <= trunc_ln29_1_fu_656_p1;
                trunc_ln29_reg_1360 <= trunc_ln29_fu_652_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln29_reg_1360 = ap_const_lv5_A))) then
                x_10_fu_250 <= x_32_fu_757_p11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln29_reg_1360 = ap_const_lv5_B))) then
                x_11_fu_254 <= x_32_fu_757_p11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln29_reg_1360 = ap_const_lv5_C))) then
                x_12_fu_258 <= x_32_fu_757_p11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln29_reg_1360 = ap_const_lv5_D))) then
                x_13_fu_262 <= x_32_fu_757_p11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln29_reg_1360 = ap_const_lv5_E))) then
                x_14_fu_266 <= x_32_fu_757_p11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln29_reg_1360 = ap_const_lv5_F))) then
                x_15_fu_270 <= x_32_fu_757_p11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln29_reg_1360 = ap_const_lv5_10))) then
                x_16_fu_274 <= x_32_fu_757_p11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln29_reg_1360 = ap_const_lv5_11))) then
                x_17_fu_278 <= x_32_fu_757_p11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln29_reg_1360 = ap_const_lv5_12))) then
                x_18_fu_282 <= x_32_fu_757_p11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln29_reg_1360 = ap_const_lv5_13))) then
                x_19_fu_286 <= x_32_fu_757_p11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln29_reg_1360 = ap_const_lv5_1))) then
                x_1_fu_214 <= x_32_fu_757_p11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln29_reg_1360 = ap_const_lv5_14))) then
                x_20_fu_290 <= x_32_fu_757_p11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln29_reg_1360 = ap_const_lv5_15))) then
                x_21_fu_294 <= x_32_fu_757_p11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln29_reg_1360 = ap_const_lv5_16))) then
                x_22_fu_298 <= x_32_fu_757_p11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln29_reg_1360 = ap_const_lv5_17))) then
                x_23_fu_302 <= x_32_fu_757_p11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln29_reg_1360 = ap_const_lv5_18))) then
                x_24_fu_306 <= x_32_fu_757_p11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln29_reg_1360 = ap_const_lv5_19))) then
                x_25_fu_310 <= x_32_fu_757_p11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln29_reg_1360 = ap_const_lv5_1A))) then
                x_26_fu_314 <= x_32_fu_757_p11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln29_reg_1360 = ap_const_lv5_1B))) then
                x_27_fu_318 <= x_32_fu_757_p11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln29_reg_1360 = ap_const_lv5_1C))) then
                x_28_fu_322 <= x_32_fu_757_p11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln29_reg_1360 = ap_const_lv5_1D))) then
                x_29_fu_326 <= x_32_fu_757_p11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln29_reg_1360 = ap_const_lv5_2))) then
                x_2_fu_218 <= x_32_fu_757_p11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln29_reg_1360 = ap_const_lv5_1E))) then
                x_30_fu_330 <= x_32_fu_757_p11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln29_reg_1360 = ap_const_lv5_1F))) then
                x_31_fu_334 <= x_32_fu_757_p11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln29_reg_1360 = ap_const_lv5_3))) then
                x_3_fu_222 <= x_32_fu_757_p11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln29_reg_1360 = ap_const_lv5_4))) then
                x_4_fu_226 <= x_32_fu_757_p11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln29_reg_1360 = ap_const_lv5_5))) then
                x_5_fu_230 <= x_32_fu_757_p11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln29_reg_1360 = ap_const_lv5_6))) then
                x_6_fu_234 <= x_32_fu_757_p11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln29_reg_1360 = ap_const_lv5_7))) then
                x_7_fu_238 <= x_32_fu_757_p11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln29_reg_1360 = ap_const_lv5_8))) then
                x_8_fu_242 <= x_32_fu_757_p11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln29_reg_1360 = ap_const_lv5_9))) then
                x_9_fu_246 <= x_32_fu_757_p11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln29_reg_1360 = ap_const_lv5_0))) then
                x_fu_210 <= x_32_fu_757_p11;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln29_fu_646_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_c_2) + unsigned(ap_const_lv6_1));
    add_ln32_1_fu_957_p2 <= std_logic_vector(signed(sext_ln32_1_fu_947_p1) + signed(sext_ln32_fu_943_p1));
    and_ln32_fu_985_p2 <= (xor_ln32_fu_979_p2 and tmp_67_fu_971_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln29_fu_640_p2)
    begin
        if (((icmp_ln29_fu_640_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_c_2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, c_fu_206)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_c_2 <= ap_const_lv6_0;
        else 
            ap_sig_allocacmp_c_2 <= c_fu_206;
        end if; 
    end process;

    icmp_ln29_fu_640_p2 <= "1" when (ap_sig_allocacmp_c_2 = ap_const_lv6_20) else "0";
    lshr_ln_fu_660_p4 <= ap_sig_allocacmp_c_2(4 downto 2);
    mean_1_fu_951_p1 <= mean_fu_202;
    mean_1_fu_951_p2 <= std_logic_vector(signed(x_32_fu_757_p11) + signed(mean_1_fu_951_p1));
    mean_1_out <= mean_fu_202;

    mean_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln29_fu_640_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln29_fu_640_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mean_1_out_ap_vld <= ap_const_logic_1;
        else 
            mean_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mean_2_fu_1005_p3 <= 
        select_ln32_fu_997_p3 when (xor_ln32_1_fu_991_p2(0) = '1') else 
        mean_1_fu_951_p2;
    or_ln_fu_670_p3 <= (t & lshr_ln_fu_660_p4);
    select_ln32_fu_997_p3 <= 
        ap_const_lv18_1FFFF when (and_ln32_fu_985_p2(0) = '1') else 
        ap_const_lv18_20000;
        sext_ln32_1_fu_947_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x_32_fu_757_p11),19));

    sext_ln32_fu_943_p0 <= mean_fu_202;
        sext_ln32_fu_943_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln32_fu_943_p0),19));

    tmp_67_fu_971_p3 <= mean_1_fu_951_p2(17 downto 17);
    tmp_fu_963_p3 <= add_ln32_1_fu_957_p2(18 downto 18);
    trunc_ln29_1_fu_656_p1 <= ap_sig_allocacmp_c_2(2 - 1 downto 0);
    trunc_ln29_fu_652_p1 <= ap_sig_allocacmp_c_2(5 - 1 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address0 <= zext_ln31_fu_678_p1(7 - 1 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0 <= unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0_local;

    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0_local <= ap_const_logic_1;
        else 
            unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address0 <= zext_ln31_fu_678_p1(7 - 1 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0 <= unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0_local;

    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0_local <= ap_const_logic_1;
        else 
            unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address0 <= zext_ln31_fu_678_p1(7 - 1 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0 <= unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0_local;

    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0_local <= ap_const_logic_1;
        else 
            unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address0 <= zext_ln31_fu_678_p1(7 - 1 downto 0);
    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0 <= unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0_local;

    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0_local <= ap_const_logic_1;
        else 
            unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    x_10_out <= x_10_fu_250;

    x_10_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln29_fu_640_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln29_fu_640_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_10_out_ap_vld <= ap_const_logic_1;
        else 
            x_10_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    x_11_out <= x_11_fu_254;

    x_11_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln29_fu_640_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln29_fu_640_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_11_out_ap_vld <= ap_const_logic_1;
        else 
            x_11_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    x_12_out <= x_12_fu_258;

    x_12_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln29_fu_640_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln29_fu_640_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_12_out_ap_vld <= ap_const_logic_1;
        else 
            x_12_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    x_13_out <= x_13_fu_262;

    x_13_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln29_fu_640_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln29_fu_640_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_13_out_ap_vld <= ap_const_logic_1;
        else 
            x_13_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    x_14_out <= x_14_fu_266;

    x_14_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln29_fu_640_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln29_fu_640_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_14_out_ap_vld <= ap_const_logic_1;
        else 
            x_14_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    x_15_out <= x_15_fu_270;

    x_15_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln29_fu_640_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln29_fu_640_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_15_out_ap_vld <= ap_const_logic_1;
        else 
            x_15_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    x_16_out <= x_16_fu_274;

    x_16_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln29_fu_640_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln29_fu_640_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_16_out_ap_vld <= ap_const_logic_1;
        else 
            x_16_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    x_17_out <= x_17_fu_278;

    x_17_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln29_fu_640_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln29_fu_640_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_17_out_ap_vld <= ap_const_logic_1;
        else 
            x_17_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    x_18_out <= x_18_fu_282;

    x_18_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln29_fu_640_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln29_fu_640_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_18_out_ap_vld <= ap_const_logic_1;
        else 
            x_18_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    x_19_out <= x_19_fu_286;

    x_19_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln29_fu_640_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln29_fu_640_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_19_out_ap_vld <= ap_const_logic_1;
        else 
            x_19_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    x_1_out <= x_1_fu_214;

    x_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln29_fu_640_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln29_fu_640_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_1_out_ap_vld <= ap_const_logic_1;
        else 
            x_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    x_20_out <= x_20_fu_290;

    x_20_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln29_fu_640_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln29_fu_640_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_20_out_ap_vld <= ap_const_logic_1;
        else 
            x_20_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    x_21_out <= x_21_fu_294;

    x_21_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln29_fu_640_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln29_fu_640_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_21_out_ap_vld <= ap_const_logic_1;
        else 
            x_21_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    x_22_out <= x_22_fu_298;

    x_22_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln29_fu_640_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln29_fu_640_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_22_out_ap_vld <= ap_const_logic_1;
        else 
            x_22_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    x_23_out <= x_23_fu_302;

    x_23_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln29_fu_640_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln29_fu_640_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_23_out_ap_vld <= ap_const_logic_1;
        else 
            x_23_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    x_24_out <= x_24_fu_306;

    x_24_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln29_fu_640_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln29_fu_640_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_24_out_ap_vld <= ap_const_logic_1;
        else 
            x_24_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    x_25_out <= x_25_fu_310;

    x_25_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln29_fu_640_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln29_fu_640_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_25_out_ap_vld <= ap_const_logic_1;
        else 
            x_25_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    x_26_out <= x_26_fu_314;

    x_26_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln29_fu_640_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln29_fu_640_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_26_out_ap_vld <= ap_const_logic_1;
        else 
            x_26_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    x_27_out <= x_27_fu_318;

    x_27_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln29_fu_640_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln29_fu_640_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_27_out_ap_vld <= ap_const_logic_1;
        else 
            x_27_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    x_28_out <= x_28_fu_322;

    x_28_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln29_fu_640_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln29_fu_640_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_28_out_ap_vld <= ap_const_logic_1;
        else 
            x_28_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    x_29_out <= x_29_fu_326;

    x_29_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln29_fu_640_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln29_fu_640_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_29_out_ap_vld <= ap_const_logic_1;
        else 
            x_29_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    x_2_out <= x_2_fu_218;

    x_2_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln29_fu_640_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln29_fu_640_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_2_out_ap_vld <= ap_const_logic_1;
        else 
            x_2_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    x_30_out <= x_30_fu_330;

    x_30_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln29_fu_640_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln29_fu_640_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_30_out_ap_vld <= ap_const_logic_1;
        else 
            x_30_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    x_31_out <= x_31_fu_334;

    x_31_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln29_fu_640_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln29_fu_640_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_31_out_ap_vld <= ap_const_logic_1;
        else 
            x_31_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    x_32_fu_757_p9 <= "XXXXXXXXXXXXXXXXXX";
    x_3_out <= x_3_fu_222;

    x_3_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln29_fu_640_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln29_fu_640_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_3_out_ap_vld <= ap_const_logic_1;
        else 
            x_3_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    x_4_out <= x_4_fu_226;

    x_4_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln29_fu_640_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln29_fu_640_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_4_out_ap_vld <= ap_const_logic_1;
        else 
            x_4_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    x_5_out <= x_5_fu_230;

    x_5_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln29_fu_640_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln29_fu_640_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_5_out_ap_vld <= ap_const_logic_1;
        else 
            x_5_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    x_6_out <= x_6_fu_234;

    x_6_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln29_fu_640_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln29_fu_640_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_6_out_ap_vld <= ap_const_logic_1;
        else 
            x_6_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    x_7_out <= x_7_fu_238;

    x_7_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln29_fu_640_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln29_fu_640_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_7_out_ap_vld <= ap_const_logic_1;
        else 
            x_7_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    x_8_out <= x_8_fu_242;

    x_8_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln29_fu_640_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln29_fu_640_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_8_out_ap_vld <= ap_const_logic_1;
        else 
            x_8_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    x_9_out <= x_9_fu_246;

    x_9_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln29_fu_640_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln29_fu_640_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_9_out_ap_vld <= ap_const_logic_1;
        else 
            x_9_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    x_out <= x_fu_210;

    x_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln29_fu_640_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln29_fu_640_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_out_ap_vld <= ap_const_logic_1;
        else 
            x_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln32_1_fu_991_p2 <= (tmp_fu_963_p3 xor tmp_67_fu_971_p3);
    xor_ln32_fu_979_p2 <= (tmp_fu_963_p3 xor ap_const_lv1_1);
    zext_ln31_fu_678_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln_fu_670_p3),64));
end behav;
