

================================================================
== Vivado HLS Report for 'hls_ComputeIntegrals'
================================================================
* Date:           Mon Mar  1 13:01:05 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS_LK
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.371|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+--------+-------+--------+---------+
    |     Latency    |    Interval    | Pipeline|
    |  min  |   max  |  min  |   max  |   Type  |
    +-------+--------+-------+--------+---------+
    |  37636|  691204|  37636|  691204|   none  |
    +-------+--------+-------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+--------+----------+-----------+-----------+----------------+----------+
        |          |     Latency    | Iteration|  Initiation Interval  |      Trip      |          |
        | Loop Name|  min  |   max  |  Latency |  achieved |   target  |      Count     | Pipelined|
        +----------+-------+--------+----------+-----------+-----------+----------------+----------+
        |- L1_L2   |  37633|  691201|         5|          3|          1| 12544 ~ 230400 |    yes   |
        +----------+-------+--------+----------+-----------+-----------+----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|     11|       -|       -|    -|
|Expression       |        -|      -|       0|    1701|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |       32|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|     485|    -|
|Register         |        -|      -|    1638|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       32|     11|    1638|    2186|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        5|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------------------------+---------------------------------------+----------------+
    |                  Instance                 |                 Module                |   Expression   |
    +-------------------------------------------+---------------------------------------+----------------+
    |hls_LK_am_addmul_16ns_4ns_17ns_34_1_1_U53  |hls_LK_am_addmul_16ns_4ns_17ns_34_1_1  | i0 * (i1 + i2) |
    |hls_LK_mac_muladd_13s_13s_32s_32_1_1_U63   |hls_LK_mac_muladd_13s_13s_32s_32_1_1   |  i0 * i0 + i1  |
    |hls_LK_mac_mulsub_13s_13s_26s_26_1_1_U59   |hls_LK_mac_mulsub_13s_13s_26s_26_1_1   |  i0 - i1 * i1  |
    |hls_LK_mac_mulsub_13s_13s_26s_26_1_1_U60   |hls_LK_mac_mulsub_13s_13s_26s_26_1_1   |  i0 - i1 * i2  |
    |hls_LK_mac_mulsub_13s_13s_26s_26_1_1_U61   |hls_LK_mac_mulsub_13s_13s_26s_26_1_1   |  i0 - i1 * i2  |
    |hls_LK_mac_mulsub_13s_13s_26s_26_1_1_U62   |hls_LK_mac_mulsub_13s_13s_26s_26_1_1   |  i0 - i1 * i2  |
    |hls_LK_mac_mulsub_13s_13s_32ns_32_1_1_U58  |hls_LK_mac_mulsub_13s_13s_32ns_32_1_1  |  i0 - i1 * i1  |
    |hls_LK_mul_mul_13s_13s_26_1_1_U54          |hls_LK_mul_mul_13s_13s_26_1_1          |     i0 * i0    |
    |hls_LK_mul_mul_13s_13s_26_1_1_U55          |hls_LK_mul_mul_13s_13s_26_1_1          |     i0 * i1    |
    |hls_LK_mul_mul_13s_13s_26_1_1_U56          |hls_LK_mul_mul_13s_13s_26_1_1          |     i0 * i1    |
    |hls_LK_mul_mul_13s_13s_26_1_1_U57          |hls_LK_mul_mul_13s_13s_26_1_1          |     i0 * i1    |
    +-------------------------------------------+---------------------------------------+----------------+

    * Memory: 
    +---------------------------+----------------------------------------------+---------+---+----+------+-----+------+-------------+
    |           Memory          |                    Module                    | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------+----------------------------------------------+---------+---+----+------+-----+------+-------------+
    |csIxix_U                   |hls_ComputeIntegrals_csIxix                   |        1|  0|   0|   480|   32|     1|        15360|
    |csIxiy_U                   |hls_ComputeIntegrals_csIxix                   |        1|  0|   0|   480|   32|     1|        15360|
    |csIyiy_U                   |hls_ComputeIntegrals_csIxix                   |        1|  0|   0|   480|   32|     1|        15360|
    |csDix_U                    |hls_ComputeIntegrals_csIxix                   |        1|  0|   0|   480|   32|     1|        15360|
    |csDiy_U                    |hls_ComputeIntegrals_csIxix                   |        1|  0|   0|   480|   32|     1|        15360|
    |cbIxix_U                   |hls_ComputeIntegrals_csIxix                   |        1|  0|   0|   480|   32|     1|        15360|
    |cbIxiy_U                   |hls_ComputeIntegrals_csIxix                   |        1|  0|   0|   480|   32|     1|        15360|
    |cbIyiy_U                   |hls_ComputeIntegrals_csIxix                   |        1|  0|   0|   480|   32|     1|        15360|
    |cbDix_U                    |hls_ComputeIntegrals_csIxix                   |        1|  0|   0|   480|   32|     1|        15360|
    |cbDiy_U                    |hls_ComputeIntegrals_csIxix                   |        1|  0|   0|   480|   32|     1|        15360|
    |packed3_lines_buffer_10_U  |hls_ComputeIntegrals_packed3_lines_buffer_10  |        2|  0|   0|   480|   39|     1|        18720|
    |packed3_lines_buffer_7_U   |hls_ComputeIntegrals_packed3_lines_buffer_10  |        2|  0|   0|   480|   39|     1|        18720|
    |packed3_lines_buffer_6_U   |hls_ComputeIntegrals_packed3_lines_buffer_10  |        2|  0|   0|   480|   39|     1|        18720|
    |packed3_lines_buffer_5_U   |hls_ComputeIntegrals_packed3_lines_buffer_10  |        2|  0|   0|   480|   39|     1|        18720|
    |packed3_lines_buffer_4_U   |hls_ComputeIntegrals_packed3_lines_buffer_10  |        2|  0|   0|   480|   39|     1|        18720|
    |packed3_lines_buffer_3_U   |hls_ComputeIntegrals_packed3_lines_buffer_10  |        2|  0|   0|   480|   39|     1|        18720|
    |packed3_lines_buffer_2_U   |hls_ComputeIntegrals_packed3_lines_buffer_10  |        2|  0|   0|   480|   39|     1|        18720|
    |packed3_lines_buffer_1_U   |hls_ComputeIntegrals_packed3_lines_buffer_10  |        2|  0|   0|   480|   39|     1|        18720|
    |packed3_lines_buffer_U     |hls_ComputeIntegrals_packed3_lines_buffer_10  |        2|  0|   0|   480|   39|     1|        18720|
    |packed3_lines_buffer_9_U   |hls_ComputeIntegrals_packed3_lines_buffer_10  |        2|  0|   0|   480|   39|     1|        18720|
    |packed3_lines_buffer_8_U   |hls_ComputeIntegrals_packed3_lines_buffer_10  |        2|  0|   0|   480|   39|     1|        18720|
    +---------------------------+----------------------------------------------+---------+---+----+------+-----+------+-------------+
    |Total                      |                                              |       32|  0|   0| 10080|  749|    21|       359520|
    +---------------------------+----------------------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |col_fu_1283_p2                     |     +    |      0|  0|  23|          16|           1|
    |csDixR_fu_1341_p2                  |     +    |      0|  0|  39|          32|          32|
    |csDiyR_fu_1351_p2                  |     +    |      0|  0|  39|          32|          32|
    |csIxiyR_fu_1321_p2                 |     +    |      0|  0|  39|          32|          32|
    |csIyiyR_fu_1331_p2                 |     +    |      0|  0|  39|          32|          32|
    |indvar_flatten_next_fu_955_p2      |     +    |      0|  0|  40|          33|           1|
    |nIdx_fu_1117_p2                    |     +    |      0|  0|  39|           1|          32|
    |row_fu_969_p2                      |     +    |      0|  0|  23|          16|           1|
    |tmp_79_i_fu_927_p2                 |     +    |      0|  0|  24|          17|           3|
    |val_assign_4_fu_1389_p2            |     +    |      0|  0|  64|          32|          32|
    |val_assign_5_fu_1411_p2            |     +    |      0|  0|  64|          32|          32|
    |val_assign_6_fu_1433_p2            |     +    |      0|  0|  64|          32|          32|
    |val_assign_7_fu_1455_p2            |     +    |      0|  0|  64|          32|          32|
    |val_assign_fu_1367_p2              |     +    |      0|  0|  64|          32|          32|
    |zIdx_fu_1098_p2                    |     +    |      0|  0|  39|           1|          32|
    |tmp_119_i_fu_1362_p2               |     -    |      0|  0|  64|          32|          32|
    |tmp_120_i_fu_1383_p2               |     -    |      0|  0|  64|          32|          32|
    |tmp_121_i_fu_1405_p2               |     -    |      0|  0|  64|          32|          32|
    |tmp_122_i_fu_1427_p2               |     -    |      0|  0|  64|          32|          32|
    |tmp_123_i_fu_1449_p2               |     -    |      0|  0|  64|          32|          32|
    |ap_enable_state4_pp0_iter0_stage1  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state5_pp0_iter0_stage2  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state6_pp0_iter1_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op122_read_state4     |    and   |      0|  0|   2|           1|           1|
    |tmp1_fu_1254_p2                    |    and   |      0|  0|   2|           1|           1|
    |tmp2_fu_1260_p2                    |    and   |      0|  0|   2|           1|           1|
    |tmp_130_i_fu_1266_p2               |    and   |      0|  0|   2|           1|           1|
    |tmp_132_i_fu_1277_p2               |    and   |      0|  0|   2|           1|           1|
    |tmp_91_i_fu_1023_p2                |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_950_p2         |   icmp   |      0|  0|  21|          34|          34|
    |tmp_124_i_fu_1104_p2               |   icmp   |      0|  0|  20|          32|          32|
    |tmp_125_i_fu_1123_p2               |   icmp   |      0|  0|  20|          32|          32|
    |tmp_126_i_fu_1244_p2               |   icmp   |      0|  0|  13|          16|           3|
    |tmp_131_i_fu_1272_p2               |   icmp   |      0|  0|  13|          16|           3|
    |tmp_82_i_fu_980_p2                 |   icmp   |      0|  0|  13|          16|          16|
    |tmp_82_i_mid1_fu_975_p2            |   icmp   |      0|  0|  13|          16|          16|
    |tmp_84_i_fu_1151_p2                |   icmp   |      0|  0|  13|          16|           3|
    |tmp_84_i_mid1_fu_1146_p2           |   icmp   |      0|  0|  13|          16|           3|
    |tmp_86_i_fu_1186_p2                |   icmp   |      0|  0|  13|          16|           3|
    |tmp_86_i_mid1_fu_1181_p2           |   icmp   |      0|  0|  13|          16|           3|
    |tmp_88_i_fu_945_p2                 |   icmp   |      0|  0|  20|          17|          17|
    |tmp_89_i_fu_1003_p2                |   icmp   |      0|  0|  13|          16|          16|
    |ult1_fu_993_p2                     |   icmp   |      0|  0|  13|          16|          16|
    |ult2_fu_998_p2                     |   icmp   |      0|  0|  13|          16|          16|
    |ult_fu_1029_p2                     |   icmp   |      0|  0|  13|          16|          16|
    |ap_block_pp0                       |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage1_iter0   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage1_iter1   |    or    |      0|  0|   2|           1|           1|
    |A11_img_V_din                      |  select  |      0|  0|  36|           1|           1|
    |A12_img_V_din                      |  select  |      0|  0|  36|           1|           1|
    |A22_img_V_din                      |  select  |      0|  0|  36|           1|           1|
    |B1_img_V_din                       |  select  |      0|  0|  36|           1|           1|
    |B2_img_V_din                       |  select  |      0|  0|  36|           1|           1|
    |col_i_mid2_fu_961_p3               |  select  |      0|  0|  16|           1|          16|
    |csDixL1_i_fu_1306_p3               |  select  |      0|  0|  32|           1|           1|
    |csDiyL1_i_fu_1312_p3               |  select  |      0|  0|  32|           1|           1|
    |csIxixL1_i_fu_1288_p3              |  select  |      0|  0|  32|           1|           1|
    |csIxiyL1_i_fu_1294_p3              |  select  |      0|  0|  32|           1|           1|
    |csIyiyL1_i_fu_1300_p3              |  select  |      0|  0|  32|           1|           1|
    |nIdx_1_fu_1128_p3                  |  select  |      0|  0|  32|           1|           1|
    |p_i_fu_1109_p3                     |  select  |      0|  0|  32|           1|           1|
    |row_i_mid2_fu_1199_p3              |  select  |      0|  0|  16|           1|          16|
    |tmp_82_i_mid2_fu_985_p3            |  select  |      0|  0|   2|           1|           1|
    |tmp_84_i_mid2_fu_1157_p3           |  select  |      0|  0|   2|           1|           1|
    |tmp_85_i_mid2_fu_1174_p3           |  select  |      0|  0|   2|           1|           1|
    |tmp_86_i_mid2_fu_1192_p3           |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |rev1_fu_1164_p2                    |    xor   |      0|  0|   2|           1|           2|
    |rev2_fu_1169_p2                    |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_1249_p2                     |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|1701|         875|         817|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |A11_img_V_blk_n                           |   9|          2|    1|          2|
    |A12_img_V_blk_n                           |   9|          2|    1|          2|
    |A22_img_V_blk_n                           |   9|          2|    1|          2|
    |B1_img_V_blk_n                            |   9|          2|    1|          2|
    |B2_img_V_blk_n                            |   9|          2|    1|          2|
    |It_img_V_blk_n                            |   9|          2|    1|          2|
    |Ix_img_V_blk_n                            |   9|          2|    1|          2|
    |Iy_img_V_blk_n                            |   9|          2|    1|          2|
    |ap_NS_fsm                                 |  38|          7|    1|          7|
    |ap_done                                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                   |   9|          2|    1|          2|
    |ap_phi_mux_col_i_phi_fu_851_p4            |   9|          2|   16|         32|
    |ap_phi_mux_indvar_flatten_phi_fu_768_p4   |   9|          2|   33|         66|
    |ap_phi_mux_row_i_phi_fu_779_p4            |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_p_01040_2_i_reg_898  |  15|          3|   34|        102|
    |ap_phi_reg_pp0_iter1_p_01048_2_i_reg_888  |  15|          3|   34|        102|
    |ap_phi_reg_pp0_iter1_p_01056_2_i_reg_878  |  15|          3|   34|        102|
    |ap_phi_reg_pp0_iter1_p_01064_2_i_reg_868  |  15|          3|   34|        102|
    |ap_phi_reg_pp0_iter1_p_01072_2_i_reg_858  |  15|          3|   34|        102|
    |col_i_reg_847                             |   9|          2|   16|         32|
    |height_blk_n                              |   9|          2|    1|          2|
    |height_out_blk_n                          |   9|          2|    1|          2|
    |indvar_flatten_reg_764                    |   9|          2|   33|         66|
    |nIdx_2_fu_300                             |   9|          2|   32|         64|
    |packed3_lines_buffer_10_address0          |  15|          3|    9|         27|
    |packed3_lines_buffer_1_address0           |  15|          3|    9|         27|
    |packed3_lines_buffer_2_address0           |  15|          3|    9|         27|
    |packed3_lines_buffer_3_address0           |  15|          3|    9|         27|
    |packed3_lines_buffer_4_address0           |  15|          3|    9|         27|
    |packed3_lines_buffer_5_address0           |  15|          3|    9|         27|
    |packed3_lines_buffer_6_address0           |  15|          3|    9|         27|
    |packed3_lines_buffer_7_address0           |  15|          3|    9|         27|
    |packed3_lines_buffer_8_address0           |  15|          3|    9|         27|
    |packed3_lines_buffer_9_address0           |  15|          3|    9|         27|
    |packed3_lines_buffer_address0             |  15|          3|    9|         27|
    |real_start                                |   9|          2|    1|          2|
    |row_i_reg_775                             |   9|          2|   16|         32|
    |width_blk_n                               |   9|          2|    1|          2|
    |width_out_blk_n                           |   9|          2|    1|          2|
    |zIdx_1_i_fu_304                           |   9|          2|   32|         64|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 485|        101|  479|       1232|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |   6|   0|    6|          0|
    |ap_done_reg                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_p_01040_2_i_reg_898  |  34|   0|   34|          0|
    |ap_phi_reg_pp0_iter1_p_01048_2_i_reg_888  |  34|   0|   34|          0|
    |ap_phi_reg_pp0_iter1_p_01056_2_i_reg_878  |  34|   0|   34|          0|
    |ap_phi_reg_pp0_iter1_p_01064_2_i_reg_868  |  34|   0|   34|          0|
    |ap_phi_reg_pp0_iter1_p_01072_2_i_reg_858  |  34|   0|   34|          0|
    |bot_Itx_V_reg_1816                        |  26|   0|   26|          0|
    |bot_Ity_V_reg_1821                        |  26|   0|   26|          0|
    |bot_Ixy_V_reg_1811                        |  26|   0|   26|          0|
    |bot_Iyy_V_reg_1806                        |  26|   0|   26|          0|
    |bound_reg_1651                            |  34|   0|   34|          0|
    |cbDix_addr_reg_1853                       |   9|   0|    9|          0|
    |cbDix_load_reg_1920                       |  32|   0|   32|          0|
    |cbDiy_addr_reg_1859                       |   9|   0|    9|          0|
    |cbDiy_load_reg_1930                       |  32|   0|   32|          0|
    |cbIxix_addr_reg_1835                      |   9|   0|    9|          0|
    |cbIxiy_addr_reg_1841                      |   9|   0|    9|          0|
    |cbIxiy_load_reg_1900                      |  32|   0|   32|          0|
    |cbIyiy_addr_reg_1847                      |   9|   0|    9|          0|
    |cbIyiy_load_reg_1910                      |  32|   0|   32|          0|
    |col_i_mid2_reg_1673                       |  16|   0|   16|          0|
    |col_i_reg_847                             |  16|   0|   16|          0|
    |col_reg_1953                              |  16|   0|   16|          0|
    |csDixL_reg_1885                           |  32|   0|   32|          0|
    |csDiyL_reg_1890                           |  32|   0|   32|          0|
    |csIxixL_reg_1870                          |  32|   0|   32|          0|
    |csIxiyL_reg_1875                          |  32|   0|   32|          0|
    |csIyiyL_reg_1880                          |  32|   0|   32|          0|
    |exitcond_flatten_reg_1664                 |   1|   0|    1|          0|
    |exitcond_flatten_reg_1664_pp0_iter1_reg   |   1|   0|    1|          0|
    |height_read_reg_1623                      |  16|   0|   16|          0|
    |indvar_flatten_next_reg_1668              |  33|   0|   33|          0|
    |indvar_flatten_reg_764                    |  33|   0|   33|          0|
    |nIdx_2_fu_300                             |  32|   0|   32|          0|
    |p_01040_1_i_reg_835                       |  34|   0|   34|          0|
    |p_01048_1_i_reg_823                       |  34|   0|   34|          0|
    |p_01056_1_i_reg_811                       |  34|   0|   34|          0|
    |p_01064_1_i_reg_799                       |  34|   0|   34|          0|
    |p_01072_1_i_reg_787                       |  34|   0|   34|          0|
    |p_Val2_s_fu_308                           |  39|   0|   39|          0|
    |packed3_lines_buffer_11_reg_1702          |   9|   0|    9|          0|
    |packed3_lines_buffer_12_reg_1707          |   9|   0|    9|          0|
    |packed3_lines_buffer_14_reg_1712          |   9|   0|    9|          0|
    |packed3_lines_buffer_16_reg_1717          |   9|   0|    9|          0|
    |packed3_lines_buffer_18_reg_1722          |   9|   0|    9|          0|
    |packed3_lines_buffer_20_reg_1727          |   9|   0|    9|          0|
    |packed3_lines_buffer_22_reg_1732          |   9|   0|    9|          0|
    |packed3_lines_buffer_24_reg_1737          |   9|   0|    9|          0|
    |packed3_lines_buffer_26_reg_1742          |   9|   0|    9|          0|
    |packed3_lines_buffer_28_reg_1747          |   9|   0|    9|          0|
    |row_i_mid2_reg_1865                       |  16|   0|   16|          0|
    |row_i_reg_775                             |  16|   0|   16|          0|
    |row_reg_1681                              |  16|   0|   16|          0|
    |start_once_reg                            |   1|   0|    1|          0|
    |sum_Itx                                   |  32|   0|   32|          0|
    |sum_Ity                                   |  32|   0|   32|          0|
    |sum_Ixx                                   |  32|   0|   32|          0|
    |sum_Ixy                                   |  32|   0|   32|          0|
    |sum_Iyy                                   |  32|   0|   32|          0|
    |tmp_100_i_reg_1800                        |  26|   0|   26|          0|
    |tmp_103_i_reg_1826                        |  64|   0|   64|          0|
    |tmp_106_i_reg_1895                        |  32|   0|   32|          0|
    |tmp_109_i_reg_1905                        |  26|   0|   26|          0|
    |tmp_112_i_reg_1915                        |  26|   0|   26|          0|
    |tmp_115_i_reg_1925                        |  26|   0|   26|          0|
    |tmp_118_i_reg_1935                        |  26|   0|   26|          0|
    |tmp_130_i_reg_1940                        |   1|   0|    1|          0|
    |tmp_132_i_reg_1949                        |   1|   0|    1|          0|
    |tmp_78_i_reg_1640                         |  16|   0|   32|         16|
    |tmp_79_i_reg_1646                         |  17|   0|   17|          0|
    |tmp_88_i_reg_1656                         |   1|   0|    1|          0|
    |tmp_89_i_reg_1698                         |   1|   0|    1|          0|
    |tmp_91_i_reg_1757                         |   1|   0|    1|          0|
    |tmp_reg_1766                              |   1|   0|    1|          0|
    |ult1_reg_1688                             |   1|   0|    1|          0|
    |ult2_reg_1693                             |   1|   0|    1|          0|
    |ult_reg_1761                              |   1|   0|    1|          0|
    |width_read_reg_1632                       |  16|   0|   16|          0|
    |zIdx_1_i_fu_304                           |  32|   0|   32|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |1638|   0| 1654|         16|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | hls_ComputeIntegrals | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | hls_ComputeIntegrals | return value |
|ap_start           |  in |    1| ap_ctrl_hs | hls_ComputeIntegrals | return value |
|start_full_n       |  in |    1| ap_ctrl_hs | hls_ComputeIntegrals | return value |
|ap_done            | out |    1| ap_ctrl_hs | hls_ComputeIntegrals | return value |
|ap_continue        |  in |    1| ap_ctrl_hs | hls_ComputeIntegrals | return value |
|ap_idle            | out |    1| ap_ctrl_hs | hls_ComputeIntegrals | return value |
|ap_ready           | out |    1| ap_ctrl_hs | hls_ComputeIntegrals | return value |
|start_out          | out |    1| ap_ctrl_hs | hls_ComputeIntegrals | return value |
|start_write        | out |    1| ap_ctrl_hs | hls_ComputeIntegrals | return value |
|Ix_img_V_dout      |  in |   13|   ap_fifo  |       Ix_img_V       |    pointer   |
|Ix_img_V_empty_n   |  in |    1|   ap_fifo  |       Ix_img_V       |    pointer   |
|Ix_img_V_read      | out |    1|   ap_fifo  |       Ix_img_V       |    pointer   |
|Iy_img_V_dout      |  in |   13|   ap_fifo  |       Iy_img_V       |    pointer   |
|Iy_img_V_empty_n   |  in |    1|   ap_fifo  |       Iy_img_V       |    pointer   |
|Iy_img_V_read      | out |    1|   ap_fifo  |       Iy_img_V       |    pointer   |
|It_img_V_dout      |  in |   13|   ap_fifo  |       It_img_V       |    pointer   |
|It_img_V_empty_n   |  in |    1|   ap_fifo  |       It_img_V       |    pointer   |
|It_img_V_read      | out |    1|   ap_fifo  |       It_img_V       |    pointer   |
|A11_img_V_din      | out |   34|   ap_fifo  |       A11_img_V      |    pointer   |
|A11_img_V_full_n   |  in |    1|   ap_fifo  |       A11_img_V      |    pointer   |
|A11_img_V_write    | out |    1|   ap_fifo  |       A11_img_V      |    pointer   |
|A12_img_V_din      | out |   34|   ap_fifo  |       A12_img_V      |    pointer   |
|A12_img_V_full_n   |  in |    1|   ap_fifo  |       A12_img_V      |    pointer   |
|A12_img_V_write    | out |    1|   ap_fifo  |       A12_img_V      |    pointer   |
|A22_img_V_din      | out |   34|   ap_fifo  |       A22_img_V      |    pointer   |
|A22_img_V_full_n   |  in |    1|   ap_fifo  |       A22_img_V      |    pointer   |
|A22_img_V_write    | out |    1|   ap_fifo  |       A22_img_V      |    pointer   |
|B1_img_V_din       | out |   34|   ap_fifo  |       B1_img_V       |    pointer   |
|B1_img_V_full_n    |  in |    1|   ap_fifo  |       B1_img_V       |    pointer   |
|B1_img_V_write     | out |    1|   ap_fifo  |       B1_img_V       |    pointer   |
|B2_img_V_din       | out |   34|   ap_fifo  |       B2_img_V       |    pointer   |
|B2_img_V_full_n    |  in |    1|   ap_fifo  |       B2_img_V       |    pointer   |
|B2_img_V_write     | out |    1|   ap_fifo  |       B2_img_V       |    pointer   |
|height_dout        |  in |   16|   ap_fifo  |        height        |    pointer   |
|height_empty_n     |  in |    1|   ap_fifo  |        height        |    pointer   |
|height_read        | out |    1|   ap_fifo  |        height        |    pointer   |
|width_dout         |  in |   16|   ap_fifo  |         width        |    pointer   |
|width_empty_n      |  in |    1|   ap_fifo  |         width        |    pointer   |
|width_read         | out |    1|   ap_fifo  |         width        |    pointer   |
|height_out_din     | out |   16|   ap_fifo  |      height_out      |    pointer   |
|height_out_full_n  |  in |    1|   ap_fifo  |      height_out      |    pointer   |
|height_out_write   | out |    1|   ap_fifo  |      height_out      |    pointer   |
|width_out_din      | out |   16|   ap_fifo  |       width_out      |    pointer   |
|width_out_full_n   |  in |    1|   ap_fifo  |       width_out      |    pointer   |
|width_out_write    | out |    1|   ap_fifo  |       width_out      |    pointer   |
+-------------------+-----+-----+------------+----------------------+--------------+

