[14:26:08.272] <TB3>     INFO: *** Welcome to pxar ***
[14:26:08.272] <TB3>     INFO: *** Today: 2016/03/30
[14:26:08.278] <TB3>     INFO: *** Version: b2a7-dirty
[14:26:08.278] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//dacParameters_C15.dat
[14:26:08.279] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:26:08.279] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//defaultMaskFile.dat
[14:26:08.279] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//trimParameters_C15.dat
[14:26:08.355] <TB3>     INFO:         clk: 4
[14:26:08.355] <TB3>     INFO:         ctr: 4
[14:26:08.355] <TB3>     INFO:         sda: 19
[14:26:08.355] <TB3>     INFO:         tin: 9
[14:26:08.355] <TB3>     INFO:         level: 15
[14:26:08.355] <TB3>     INFO:         triggerdelay: 0
[14:26:08.355] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[14:26:08.355] <TB3>     INFO: Log level: DEBUG
[14:26:08.363] <TB3>     INFO: Found DTB DTB_WRE7QJ
[14:26:08.372] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[14:26:08.375] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[14:26:08.378] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[14:26:09.940] <TB3>     INFO: DUT info: 
[14:26:09.940] <TB3>     INFO: The DUT currently contains the following objects:
[14:26:09.940] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:26:09.940] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[14:26:09.940] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[14:26:09.940] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:26:09.940] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:09.940] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:09.940] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:09.940] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:09.940] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:09.940] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:09.940] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:09.940] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:09.940] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:09.940] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:09.940] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:09.940] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:09.940] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:09.940] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:09.940] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:09.940] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:26:09.941] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:26:09.942] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:26:09.943] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:26:09.943] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:26:09.943] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:26:09.943] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:26:09.943] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:26:09.943] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:26:09.943] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:26:09.943] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:26:09.943] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:26:09.943] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:26:09.943] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:26:09.943] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:26:09.943] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:26:09.943] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:26:09.943] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:26:09.943] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:26:09.943] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:26:09.945] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 29818880
[14:26:09.945] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x29393b0
[14:26:09.945] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x270e770
[14:26:09.945] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fc57dd94010
[14:26:09.945] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fc583fff510
[14:26:09.945] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 29884416 fPxarMemory = 0x7fc57dd94010
[14:26:09.946] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 357.7mA
[14:26:09.947] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 459.8mA
[14:26:09.947] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.8 C
[14:26:09.947] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:26:10.348] <TB3>     INFO: enter 'restricted' command line mode
[14:26:10.348] <TB3>     INFO: enter test to run
[14:26:10.348] <TB3>     INFO:   test: FPIXTest no parameter change
[14:26:10.348] <TB3>     INFO:   running: fpixtest
[14:26:10.348] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:26:10.351] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:26:10.351] <TB3>     INFO: ######################################################################
[14:26:10.351] <TB3>     INFO: PixTestFPIXTest::doTest()
[14:26:10.351] <TB3>     INFO: ######################################################################
[14:26:10.354] <TB3>     INFO: ######################################################################
[14:26:10.354] <TB3>     INFO: PixTestPretest::doTest()
[14:26:10.354] <TB3>     INFO: ######################################################################
[14:26:10.357] <TB3>     INFO:    ----------------------------------------------------------------------
[14:26:10.357] <TB3>     INFO:    PixTestPretest::programROC() 
[14:26:10.357] <TB3>     INFO:    ----------------------------------------------------------------------
[14:26:28.374] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:26:28.374] <TB3>     INFO: IA differences per ROC:  15.3 18.5 17.7 16.9 17.7 17.7 17.7 18.5 19.3 18.5 17.7 16.9 16.1 16.1 16.9 17.7
[14:26:28.445] <TB3>     INFO:    ----------------------------------------------------------------------
[14:26:28.445] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:26:28.445] <TB3>     INFO:    ----------------------------------------------------------------------
[14:26:28.547] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 64.0312 mA
[14:26:28.648] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 21.1688 mA
[14:26:28.749] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  95 Ia 23.5687 mA
[14:26:28.849] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  98 Ia 24.3688 mA
[14:26:28.951] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  97 Ia 24.3688 mA
[14:26:29.052] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  96 Ia 24.3688 mA
[14:26:29.152] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  95 Ia 24.3688 mA
[14:26:29.253] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  94 Ia 23.5687 mA
[14:26:29.354] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  97 Ia 24.3688 mA
[14:26:29.454] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  96 Ia 24.3688 mA
[14:26:29.555] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  95 Ia 24.3688 mA
[14:26:29.656] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  94 Ia 23.5687 mA
[14:26:29.757] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  97 Ia 24.3688 mA
[14:26:29.859] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 23.5687 mA
[14:26:29.959] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  81 Ia 24.3688 mA
[14:26:30.060] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  80 Ia 24.3688 mA
[14:26:30.161] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  79 Ia 23.5687 mA
[14:26:30.261] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  82 Ia 25.1688 mA
[14:26:30.362] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  76 Ia 23.5687 mA
[14:26:30.463] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  79 Ia 23.5687 mA
[14:26:30.563] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  82 Ia 24.3688 mA
[14:26:30.664] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  81 Ia 24.3688 mA
[14:26:30.765] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  80 Ia 24.3688 mA
[14:26:30.866] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  79 Ia 23.5687 mA
[14:26:30.966] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  82 Ia 25.1688 mA
[14:26:31.068] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 22.7687 mA
[14:26:31.169] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  85 Ia 24.3688 mA
[14:26:31.269] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  84 Ia 24.3688 mA
[14:26:31.370] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  83 Ia 24.3688 mA
[14:26:31.471] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  82 Ia 23.5687 mA
[14:26:31.572] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  85 Ia 24.3688 mA
[14:26:31.673] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  84 Ia 24.3688 mA
[14:26:31.773] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  83 Ia 24.3688 mA
[14:26:31.874] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  82 Ia 23.5687 mA
[14:26:31.975] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  85 Ia 24.3688 mA
[14:26:32.076] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  84 Ia 24.3688 mA
[14:26:32.176] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  83 Ia 24.3688 mA
[14:26:32.278] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 22.7687 mA
[14:26:32.378] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  85 Ia 24.3688 mA
[14:26:32.479] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  84 Ia 24.3688 mA
[14:26:32.580] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  83 Ia 24.3688 mA
[14:26:32.681] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  82 Ia 23.5687 mA
[14:26:32.782] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  85 Ia 24.3688 mA
[14:26:32.883] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  84 Ia 24.3688 mA
[14:26:32.983] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  83 Ia 24.3688 mA
[14:26:33.084] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  82 Ia 24.3688 mA
[14:26:33.186] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  81 Ia 23.5687 mA
[14:26:33.287] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  84 Ia 24.3688 mA
[14:26:33.387] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  83 Ia 23.5687 mA
[14:26:33.489] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 22.7687 mA
[14:26:33.590] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  85 Ia 24.3688 mA
[14:26:33.690] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  84 Ia 24.3688 mA
[14:26:33.791] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  83 Ia 24.3688 mA
[14:26:33.892] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  82 Ia 23.5687 mA
[14:26:33.992] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  85 Ia 24.3688 mA
[14:26:34.093] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  84 Ia 24.3688 mA
[14:26:34.194] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  83 Ia 23.5687 mA
[14:26:34.295] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  86 Ia 24.3688 mA
[14:26:34.395] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  85 Ia 24.3688 mA
[14:26:34.496] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  84 Ia 24.3688 mA
[14:26:34.598] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  83 Ia 24.3688 mA
[14:26:34.699] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 23.5687 mA
[14:26:34.800] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  81 Ia 23.5687 mA
[14:26:34.901] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  84 Ia 24.3688 mA
[14:26:34.003] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  83 Ia 24.3688 mA
[14:26:35.103] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  82 Ia 23.5687 mA
[14:26:35.204] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  85 Ia 24.3688 mA
[14:26:35.305] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  84 Ia 24.3688 mA
[14:26:35.406] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  83 Ia 24.3688 mA
[14:26:35.506] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  82 Ia 24.3688 mA
[14:26:35.607] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  81 Ia 23.5687 mA
[14:26:35.708] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  84 Ia 24.3688 mA
[14:26:35.809] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  83 Ia 24.3688 mA
[14:26:35.911] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 22.7687 mA
[14:26:36.012] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  85 Ia 24.3688 mA
[14:26:36.112] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  84 Ia 24.3688 mA
[14:26:36.213] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  83 Ia 24.3688 mA
[14:26:36.314] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  82 Ia 24.3688 mA
[14:26:36.415] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  81 Ia 24.3688 mA
[14:26:36.516] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  80 Ia 23.5687 mA
[14:26:36.617] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  83 Ia 24.3688 mA
[14:26:36.718] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  82 Ia 24.3688 mA
[14:26:36.819] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  81 Ia 23.5687 mA
[14:26:36.919] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  84 Ia 24.3688 mA
[14:26:37.021] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  83 Ia 24.3688 mA
[14:26:37.122] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.5687 mA
[14:26:37.222] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  81 Ia 24.3688 mA
[14:26:37.323] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  80 Ia 24.3688 mA
[14:26:37.423] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  79 Ia 23.5687 mA
[14:26:37.524] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  82 Ia 24.3688 mA
[14:26:37.625] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  81 Ia 24.3688 mA
[14:26:37.726] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  80 Ia 24.3688 mA
[14:26:37.827] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  79 Ia 23.5687 mA
[14:26:37.927] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  82 Ia 24.3688 mA
[14:26:38.028] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  81 Ia 24.3688 mA
[14:26:38.129] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  80 Ia 23.5687 mA
[14:26:38.229] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  83 Ia 24.3688 mA
[14:26:38.331] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 24.3688 mA
[14:26:38.432] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  77 Ia 24.3688 mA
[14:26:38.533] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  76 Ia 23.5687 mA
[14:26:38.634] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  79 Ia 24.3688 mA
[14:26:38.735] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  78 Ia 24.3688 mA
[14:26:38.836] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  77 Ia 24.3688 mA
[14:26:38.936] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  76 Ia 23.5687 mA
[14:26:39.037] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  79 Ia 25.1688 mA
[14:26:39.138] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  73 Ia 22.7687 mA
[14:26:39.239] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  80 Ia 25.1688 mA
[14:26:39.340] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  74 Ia 23.5687 mA
[14:26:39.441] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  77 Ia 24.3688 mA
[14:26:39.542] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 23.5687 mA
[14:26:39.643] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  81 Ia 24.3688 mA
[14:26:39.744] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  80 Ia 24.3688 mA
[14:26:39.845] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  79 Ia 23.5687 mA
[14:26:39.945] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  82 Ia 25.1688 mA
[14:26:40.047] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  76 Ia 23.5687 mA
[14:26:40.149] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  79 Ia 24.3688 mA
[14:26:40.250] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  78 Ia 23.5687 mA
[14:26:40.350] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  81 Ia 24.3688 mA
[14:26:40.451] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  80 Ia 24.3688 mA
[14:26:40.551] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  79 Ia 24.3688 mA
[14:26:40.652] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  78 Ia 23.5687 mA
[14:26:40.754] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 22.7687 mA
[14:26:40.854] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  85 Ia 24.3688 mA
[14:26:40.955] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  84 Ia 24.3688 mA
[14:26:41.056] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  83 Ia 24.3688 mA
[14:26:41.156] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  82 Ia 24.3688 mA
[14:26:41.257] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  81 Ia 24.3688 mA
[14:26:41.357] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  80 Ia 23.5687 mA
[14:26:41.458] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  83 Ia 24.3688 mA
[14:26:41.559] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  82 Ia 24.3688 mA
[14:26:41.660] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  81 Ia 23.5687 mA
[14:26:41.760] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  84 Ia 24.3688 mA
[14:26:41.861] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  83 Ia 24.3688 mA
[14:26:41.964] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 21.9688 mA
[14:26:42.064] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  90 Ia 25.1688 mA
[14:26:42.166] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  84 Ia 24.3688 mA
[14:26:42.266] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  83 Ia 23.5687 mA
[14:26:42.367] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  86 Ia 24.3688 mA
[14:26:42.468] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  85 Ia 24.3688 mA
[14:26:42.569] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  84 Ia 23.5687 mA
[14:26:42.669] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  87 Ia 24.3688 mA
[14:26:42.770] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  86 Ia 24.3688 mA
[14:26:42.871] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  85 Ia 24.3688 mA
[14:26:42.971] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  84 Ia 23.5687 mA
[14:26:43.072] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  87 Ia 24.3688 mA
[14:26:43.173] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 21.1688 mA
[14:26:43.274] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  95 Ia 24.3688 mA
[14:26:43.375] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  94 Ia 24.3688 mA
[14:26:43.475] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  93 Ia 23.5687 mA
[14:26:43.576] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  96 Ia 24.3688 mA
[14:26:43.677] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  95 Ia 24.3688 mA
[14:26:43.777] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  94 Ia 24.3688 mA
[14:26:43.879] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  93 Ia 23.5687 mA
[14:26:43.979] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  96 Ia 24.3688 mA
[14:26:44.080] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  95 Ia 24.3688 mA
[14:26:44.181] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  94 Ia 24.3688 mA
[14:26:44.282] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  93 Ia 23.5687 mA
[14:26:44.384] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 21.9688 mA
[14:26:44.484] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  90 Ia 24.3688 mA
[14:26:44.585] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  89 Ia 24.3688 mA
[14:26:44.685] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  88 Ia 23.5687 mA
[14:26:44.786] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  91 Ia 24.3688 mA
[14:26:44.887] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  90 Ia 24.3688 mA
[14:26:44.988] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  89 Ia 24.3688 mA
[14:26:45.089] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  88 Ia 23.5687 mA
[14:26:45.190] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  91 Ia 24.3688 mA
[14:26:45.290] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  90 Ia 24.3688 mA
[14:26:45.391] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  89 Ia 23.5687 mA
[14:26:45.492] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  92 Ia 24.3688 mA
[14:26:45.593] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 21.9688 mA
[14:26:45.694] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  90 Ia 24.3688 mA
[14:26:45.795] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  89 Ia 24.3688 mA
[14:26:45.896] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  88 Ia 23.5687 mA
[14:26:45.997] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  91 Ia 25.1688 mA
[14:26:46.098] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  85 Ia 23.5687 mA
[14:26:46.198] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  88 Ia 24.3688 mA
[14:26:46.299] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  87 Ia 24.3688 mA
[14:26:46.400] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  86 Ia 23.5687 mA
[14:26:46.501] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  89 Ia 24.3688 mA
[14:26:46.601] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  88 Ia 24.3688 mA
[14:26:46.702] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  87 Ia 24.3688 mA
[14:26:46.804] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 22.7687 mA
[14:26:46.905] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  85 Ia 24.3688 mA
[14:26:47.006] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  84 Ia 24.3688 mA
[14:26:47.107] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  83 Ia 24.3688 mA
[14:26:47.207] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  82 Ia 23.5687 mA
[14:26:47.308] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  85 Ia 24.3688 mA
[14:26:47.409] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  84 Ia 24.3688 mA
[14:26:47.510] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  83 Ia 23.5687 mA
[14:26:47.610] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  86 Ia 25.1688 mA
[14:26:47.711] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  80 Ia 23.5687 mA
[14:26:47.811] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  83 Ia 23.5687 mA
[14:26:47.912] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  86 Ia 24.3688 mA
[14:26:47.941] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  97
[14:26:47.942] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  82
[14:26:47.942] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  83
[14:26:47.942] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  83
[14:26:47.943] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  83
[14:26:47.943] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  83
[14:26:47.943] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  83
[14:26:47.943] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  83
[14:26:47.943] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  77
[14:26:47.943] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  78
[14:26:47.943] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  83
[14:26:47.943] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  87
[14:26:47.944] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  93
[14:26:47.944] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  92
[14:26:47.944] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  87
[14:26:47.944] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  86
[14:26:49.771] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 385.9 mA = 24.1188 mA/ROC
[14:26:49.771] <TB3>     INFO: i(loss) [mA/ROC]:     20.1  20.9  19.3  19.3  19.3  19.3  19.3  20.1  19.3  18.5  19.3  19.3  19.3  20.1  19.3  20.1
[14:26:49.802] <TB3>     INFO:    ----------------------------------------------------------------------
[14:26:49.802] <TB3>     INFO:    PixTestPretest::findTiming() 
[14:26:49.802] <TB3>     INFO:    ----------------------------------------------------------------------
[14:26:49.802] <TB3>     INFO: PixTestCmd::init()
[14:26:49.802] <TB3>    DEBUG: <PixTestCmd.cc/runCommand:L3838> running command: timing
[14:26:50.535] <TB3>  WARNING: Not unmasking DUT, not setting Calibrate bits!
[14:29:07.392] <TB3>    DEBUG: <PixTestCmd.cc/~PixTestCmd:L78> PixTestCmd dtor
[14:29:07.420] <TB3>     INFO: TBM phases:  160MHz: 7, 400MHz: 1, TBM delays: ROC(0/1):5, header/trailer: 1, token: 1
[14:29:07.420] <TB3>     INFO: (success/tries = 100/100), width = 4
[14:29:07.420] <TB3>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basee[0] from 0xe4 to 0xe4
[14:29:07.420] <TB3>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basea[0] from 0xed to 0xed
[14:29:07.420] <TB3>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basea[1] from 0xed to 0xed
[14:29:07.420] <TB3>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg base4[0] from 0x80 to 0x80
[14:29:07.420] <TB3>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg base4[1] from 0x80 to 0x80
[14:29:07.423] <TB3>     INFO:    ----------------------------------------------------------------------
[14:29:07.423] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[14:29:07.423] <TB3>     INFO:    ----------------------------------------------------------------------
[14:29:07.559] <TB3>     INFO: Expecting 231680 events.
[14:29:12.170] <TB3>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (1) != Token Chain Length (8)
[14:29:12.173] <TB3>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (21) !=  TBM ID (2)
[14:29:14.791] <TB3>     INFO: 231680 events read in total (6517ms).
[14:29:14.796] <TB3>     INFO: Test took 7371ms.
[14:29:15.136] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 102 and Delta(CalDel) = 60
[14:29:15.139] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 119 and Delta(CalDel) = 60
[14:29:15.143] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 98 and Delta(CalDel) = 63
[14:29:15.146] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 99 and Delta(CalDel) = 59
[14:29:15.150] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 75 and Delta(CalDel) = 64
[14:29:15.154] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 92 and Delta(CalDel) = 62
[14:29:15.158] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 94 and Delta(CalDel) = 64
[14:29:15.162] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 96 and Delta(CalDel) = 63
[14:29:15.165] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 104 and Delta(CalDel) = 61
[14:29:15.170] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 73 and Delta(CalDel) = 63
[14:29:15.173] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 110 and Delta(CalDel) = 61
[14:29:15.177] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 79 and Delta(CalDel) = 63
[14:29:15.180] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 76 and Delta(CalDel) = 62
[14:29:15.184] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 101 and Delta(CalDel) = 65
[14:29:15.187] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 98 and Delta(CalDel) = 62
[14:29:15.191] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 89 and Delta(CalDel) = 58
[14:29:15.232] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:29:15.269] <TB3>     INFO:    ----------------------------------------------------------------------
[14:29:15.269] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:29:15.269] <TB3>     INFO:    ----------------------------------------------------------------------
[14:29:15.405] <TB3>     INFO: Expecting 231680 events.
[14:29:23.634] <TB3>     INFO: 231680 events read in total (7514ms).
[14:29:23.639] <TB3>     INFO: Test took 8365ms.
[14:29:23.662] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 29.5
[14:29:23.976] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 30
[14:29:23.980] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 155 +/- 32
[14:29:23.984] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 28.5
[14:29:23.987] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 147 +/- 32
[14:29:23.991] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 31.5
[14:29:23.995] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 154 +/- 32
[14:29:23.999] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 155 +/- 31.5
[14:29:23.003] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 30
[14:29:24.006] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 30.5
[14:29:24.010] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 127 +/- 30.5
[14:29:24.013] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 30.5
[14:29:24.017] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 30.5
[14:29:24.021] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 157 +/- 32
[14:29:24.024] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 31
[14:29:24.027] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 30
[14:29:24.059] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:29:24.059] <TB3>     INFO: CalDel:      128   128   155   134   147   140   154   155   125   141   127   132   132   157   132   131
[14:29:24.059] <TB3>     INFO: VthrComp:     51    51    53    51    51    51    51    51    51    51    51    51    51    52    53    51
[14:29:24.063] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//dacParameters_C0.dat
[14:29:24.063] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//dacParameters_C1.dat
[14:29:24.063] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//dacParameters_C2.dat
[14:29:24.063] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//dacParameters_C3.dat
[14:29:24.063] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//dacParameters_C4.dat
[14:29:24.063] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//dacParameters_C5.dat
[14:29:24.063] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//dacParameters_C6.dat
[14:29:24.064] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//dacParameters_C7.dat
[14:29:24.064] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//dacParameters_C8.dat
[14:29:24.064] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//dacParameters_C9.dat
[14:29:24.064] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//dacParameters_C10.dat
[14:29:24.064] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//dacParameters_C11.dat
[14:29:24.064] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//dacParameters_C12.dat
[14:29:24.064] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//dacParameters_C13.dat
[14:29:24.064] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//dacParameters_C14.dat
[14:29:24.064] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//dacParameters_C15.dat
[14:29:24.065] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:29:24.065] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:29:24.065] <TB3>     INFO: PixTestPretest::doTest() done, duration: 193 seconds
[14:29:24.065] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:29:24.122] <TB3>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[14:29:24.123] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:29:24.125] <TB3>     INFO: ######################################################################
[14:29:24.125] <TB3>     INFO: PixTestAlive::doTest()
[14:29:24.125] <TB3>     INFO: ######################################################################
[14:29:24.128] <TB3>     INFO:    ----------------------------------------------------------------------
[14:29:24.128] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:29:24.128] <TB3>     INFO:    ----------------------------------------------------------------------
[14:29:24.129] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:29:24.472] <TB3>     INFO: Expecting 41600 events.
[14:29:28.574] <TB3>     INFO: 41600 events read in total (3387ms).
[14:29:28.575] <TB3>     INFO: Test took 4446ms.
[14:29:28.583] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:29:28.583] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:29:28.583] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:29:28.960] <TB3>     INFO: PixTestAlive::aliveTest() done
[14:29:28.960] <TB3>     INFO: number of dead pixels (per ROC):     1    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:29:28.960] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     1    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:29:28.964] <TB3>     INFO:    ----------------------------------------------------------------------
[14:29:28.964] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:29:28.964] <TB3>     INFO:    ----------------------------------------------------------------------
[14:29:28.965] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:29:29.309] <TB3>     INFO: Expecting 41600 events.
[14:29:32.280] <TB3>     INFO: 41600 events read in total (2256ms).
[14:29:32.280] <TB3>     INFO: Test took 3315ms.
[14:29:32.280] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:29:32.280] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:29:32.280] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:29:32.281] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:29:32.686] <TB3>     INFO: PixTestAlive::maskTest() done
[14:29:32.686] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:29:32.689] <TB3>     INFO:    ----------------------------------------------------------------------
[14:29:32.689] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:29:32.689] <TB3>     INFO:    ----------------------------------------------------------------------
[14:29:32.690] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:29:33.033] <TB3>     INFO: Expecting 41600 events.
[14:29:37.128] <TB3>     INFO: 41600 events read in total (3380ms).
[14:29:37.129] <TB3>     INFO: Test took 4439ms.
[14:29:37.137] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:29:37.137] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:29:37.137] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:29:37.515] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[14:29:37.515] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:29:37.515] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:29:37.515] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[14:29:37.523] <TB3>     INFO: ######################################################################
[14:29:37.523] <TB3>     INFO: PixTestTrim::doTest()
[14:29:37.523] <TB3>     INFO: ######################################################################
[14:29:37.526] <TB3>     INFO:    ----------------------------------------------------------------------
[14:29:37.526] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:29:37.526] <TB3>     INFO:    ----------------------------------------------------------------------
[14:29:37.605] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:29:37.605] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:29:37.629] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:29:37.629] <TB3>     INFO:     run 1 of 1
[14:29:37.629] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:29:37.972] <TB3>     INFO: Expecting 5025280 events.
[14:30:23.995] <TB3>     INFO: 1417912 events read in total (45308ms).
[14:31:08.769] <TB3>     INFO: 2820336 events read in total (90082ms).
[14:31:53.544] <TB3>     INFO: 4231104 events read in total (134857ms).
[14:32:19.087] <TB3>     INFO: 5025280 events read in total (160400ms).
[14:32:19.127] <TB3>     INFO: Test took 161498ms.
[14:32:19.185] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:32:19.272] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:32:20.643] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:32:22.006] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:32:23.353] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:32:24.726] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:32:26.009] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:32:27.347] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:32:28.679] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:32:30.051] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:32:31.452] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:32:32.745] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:32:34.120] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:32:35.417] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:32:36.740] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:32:38.090] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:32:39.437] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:32:40.785] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 267939840
[14:32:40.788] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.1721 minThrLimit = 90.1654 minThrNLimit = 115.755 -> result = 90.1721 -> 90
[14:32:40.789] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.0214 minThrLimit = 96.0206 minThrNLimit = 120.077 -> result = 96.0214 -> 96
[14:32:40.790] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.6938 minThrLimit = 98.6523 minThrNLimit = 119.116 -> result = 98.6938 -> 98
[14:32:40.790] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.0591 minThrLimit = 97.0352 minThrNLimit = 121.209 -> result = 97.0591 -> 97
[14:32:40.791] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.1088 minThrLimit = 81.1073 minThrNLimit = 102.601 -> result = 81.1088 -> 81
[14:32:40.791] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.5441 minThrLimit = 94.5186 minThrNLimit = 116.565 -> result = 94.5441 -> 94
[14:32:40.792] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.1068 minThrLimit = 99.0931 minThrNLimit = 117.269 -> result = 99.1068 -> 99
[14:32:40.792] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.56 minThrLimit = 100.549 minThrNLimit = 122.34 -> result = 100.56 -> 100
[14:32:40.792] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.985 minThrLimit = 100.969 minThrNLimit = 128.151 -> result = 100.985 -> 100
[14:32:40.793] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.5533 minThrLimit = 81.5479 minThrNLimit = 104.45 -> result = 81.5533 -> 81
[14:32:40.793] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 107.684 minThrLimit = 107.543 minThrNLimit = 128.834 -> result = 107.684 -> 107
[14:32:40.794] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.13 minThrLimit = 87.0891 minThrNLimit = 108.11 -> result = 87.13 -> 87
[14:32:40.794] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.5479 minThrLimit = 87.498 minThrNLimit = 110.493 -> result = 87.5479 -> 87
[14:32:40.794] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.4176 minThrLimit = 98.4062 minThrNLimit = 116.553 -> result = 98.4176 -> 98
[14:32:40.795] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.1159 minThrLimit = 99.1137 minThrNLimit = 119.967 -> result = 99.1159 -> 99
[14:32:40.795] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.1918 minThrLimit = 92.1855 minThrNLimit = 116.41 -> result = 92.1918 -> 92
[14:32:40.795] <TB3>     INFO: ROC 0 VthrComp = 90
[14:32:40.796] <TB3>     INFO: ROC 1 VthrComp = 96
[14:32:40.796] <TB3>     INFO: ROC 2 VthrComp = 98
[14:32:40.796] <TB3>     INFO: ROC 3 VthrComp = 97
[14:32:40.796] <TB3>     INFO: ROC 4 VthrComp = 81
[14:32:40.796] <TB3>     INFO: ROC 5 VthrComp = 94
[14:32:40.796] <TB3>     INFO: ROC 6 VthrComp = 99
[14:32:40.796] <TB3>     INFO: ROC 7 VthrComp = 100
[14:32:40.797] <TB3>     INFO: ROC 8 VthrComp = 100
[14:32:40.797] <TB3>     INFO: ROC 9 VthrComp = 81
[14:32:40.797] <TB3>     INFO: ROC 10 VthrComp = 107
[14:32:40.797] <TB3>     INFO: ROC 11 VthrComp = 87
[14:32:40.798] <TB3>     INFO: ROC 12 VthrComp = 87
[14:32:40.798] <TB3>     INFO: ROC 13 VthrComp = 98
[14:32:40.798] <TB3>     INFO: ROC 14 VthrComp = 99
[14:32:40.798] <TB3>     INFO: ROC 15 VthrComp = 92
[14:32:40.798] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:32:40.798] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:32:40.811] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:32:40.811] <TB3>     INFO:     run 1 of 1
[14:32:40.811] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:32:41.161] <TB3>     INFO: Expecting 5025280 events.
[14:33:17.137] <TB3>     INFO: 886448 events read in total (35260ms).
[14:33:52.483] <TB3>     INFO: 1772408 events read in total (70606ms).
[14:34:28.022] <TB3>     INFO: 2658072 events read in total (106145ms).
[14:35:03.702] <TB3>     INFO: 3534840 events read in total (141825ms).
[14:35:39.361] <TB3>     INFO: 4406448 events read in total (177484ms).
[14:36:04.445] <TB3>     INFO: 5025280 events read in total (202568ms).
[14:36:04.525] <TB3>     INFO: Test took 203715ms.
[14:36:04.712] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:36:05.047] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:36:06.617] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:36:08.188] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:36:09.821] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:36:11.392] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:36:12.986] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:36:14.566] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:36:16.172] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:36:17.775] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:36:19.382] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:36:20.988] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:36:22.651] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:36:24.273] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:36:25.915] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:36:27.578] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:36:29.247] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:36:30.860] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 308813824
[14:36:30.863] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 55.1674 for pixel 18/26 mean/min/max = 44.7351/34.1567/55.3135
[14:36:30.864] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 56.8782 for pixel 6/3 mean/min/max = 44.3366/31.69/56.9832
[14:36:30.864] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 67.9444 for pixel 21/1 mean/min/max = 49.9322/31.7848/68.0797
[14:36:30.865] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.6239 for pixel 51/4 mean/min/max = 44.2077/31.7615/56.6538
[14:36:30.865] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 60.7833 for pixel 15/0 mean/min/max = 46.2686/31.6942/60.8429
[14:36:30.865] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 57.7589 for pixel 2/79 mean/min/max = 45.4304/33.0085/57.8524
[14:36:30.866] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 58.6097 for pixel 21/0 mean/min/max = 45.1185/31.5337/58.7033
[14:36:30.866] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 58.388 for pixel 5/8 mean/min/max = 45.3986/32.4049/58.3924
[14:36:30.866] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 58.1042 for pixel 4/41 mean/min/max = 45.4362/32.7533/58.1191
[14:36:30.867] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 58.6971 for pixel 0/79 mean/min/max = 45.5263/32.3171/58.7355
[14:36:30.867] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 62.3492 for pixel 19/3 mean/min/max = 48.4794/34.2435/62.7153
[14:36:30.867] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 58.0487 for pixel 4/26 mean/min/max = 44.8658/31.5966/58.1349
[14:36:30.868] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 56.7035 for pixel 5/79 mean/min/max = 44.5332/32.2732/56.7933
[14:36:30.868] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 62.5927 for pixel 14/74 mean/min/max = 47.0438/31.4423/62.6452
[14:36:30.869] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 62.7915 for pixel 8/3 mean/min/max = 46.9593/31.0174/62.9011
[14:36:30.869] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.6877 for pixel 17/1 mean/min/max = 45.174/33.5045/56.8434
[14:36:30.869] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:31.005] <TB3>     INFO: Expecting 411648 events.
[14:36:39.632] <TB3>     INFO: 411648 events read in total (7906ms).
[14:36:39.641] <TB3>     INFO: Expecting 411648 events.
[14:36:47.203] <TB3>     INFO: 411648 events read in total (6905ms).
[14:36:47.213] <TB3>     INFO: Expecting 411648 events.
[14:36:54.803] <TB3>     INFO: 411648 events read in total (6924ms).
[14:36:54.818] <TB3>     INFO: Expecting 411648 events.
[14:37:02.665] <TB3>     INFO: 411648 events read in total (7183ms).
[14:37:02.680] <TB3>     INFO: Expecting 411648 events.
[14:37:10.442] <TB3>     INFO: 411648 events read in total (7104ms).
[14:37:10.459] <TB3>     INFO: Expecting 411648 events.
[14:37:18.043] <TB3>     INFO: 411648 events read in total (6930ms).
[14:37:18.061] <TB3>     INFO: Expecting 411648 events.
[14:37:25.749] <TB3>     INFO: 411648 events read in total (7029ms).
[14:37:25.770] <TB3>     INFO: Expecting 411648 events.
[14:37:33.344] <TB3>     INFO: 411648 events read in total (6922ms).
[14:37:33.368] <TB3>     INFO: Expecting 411648 events.
[14:37:41.077] <TB3>     INFO: 411648 events read in total (7063ms).
[14:37:41.103] <TB3>     INFO: Expecting 411648 events.
[14:37:48.721] <TB3>     INFO: 411648 events read in total (6974ms).
[14:37:48.748] <TB3>     INFO: Expecting 411648 events.
[14:37:56.342] <TB3>     INFO: 411648 events read in total (6941ms).
[14:37:56.373] <TB3>     INFO: Expecting 411648 events.
[14:38:04.048] <TB3>     INFO: 411648 events read in total (7034ms).
[14:38:04.082] <TB3>     INFO: Expecting 411648 events.
[14:38:11.757] <TB3>     INFO: 411648 events read in total (7039ms).
[14:38:11.793] <TB3>     INFO: Expecting 411648 events.
[14:38:19.503] <TB3>     INFO: 411648 events read in total (7073ms).
[14:38:19.540] <TB3>     INFO: Expecting 411648 events.
[14:38:27.065] <TB3>     INFO: 411648 events read in total (6892ms).
[14:38:27.104] <TB3>     INFO: Expecting 411648 events.
[14:38:34.681] <TB3>     INFO: 411648 events read in total (6939ms).
[14:38:34.729] <TB3>     INFO: Test took 123860ms.
[14:38:35.237] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0821 < 35 for itrim = 114; old thr = 34.2656 ... break
[14:38:35.273] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1145 < 35 for itrim = 99; old thr = 34.7686 ... break
[14:38:35.299] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4506 < 35 for itrim = 119; old thr = 34.0189 ... break
[14:38:35.338] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0611 < 35 for itrim = 102; old thr = 34.1549 ... break
[14:38:35.373] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4785 < 35 for itrim+1 = 110; old thr = 34.7269 ... break
[14:38:35.403] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2422 < 35 for itrim = 99; old thr = 34.1279 ... break
[14:38:35.435] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1017 < 35 for itrim = 106; old thr = 34.0609 ... break
[14:38:35.469] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5107 < 35 for itrim = 108; old thr = 34.1749 ... break
[14:38:35.510] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7438 < 35 for itrim+1 = 107; old thr = 34.5414 ... break
[14:38:35.531] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0134 < 35 for itrim = 90; old thr = 33.45 ... break
[14:38:35.563] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.554 < 35 for itrim = 117; old thr = 34.0986 ... break
[14:38:35.602] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0088 < 35 for itrim = 125; old thr = 34.5428 ... break
[14:38:35.634] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4589 < 35 for itrim = 100; old thr = 33.2292 ... break
[14:38:35.667] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.626 < 35 for itrim = 128; old thr = 33.9218 ... break
[14:38:35.694] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5882 < 35 for itrim = 112; old thr = 34.0746 ... break
[14:38:35.732] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1873 < 35 for itrim = 94; old thr = 34.4864 ... break
[14:38:35.810] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:38:35.820] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:38:35.820] <TB3>     INFO:     run 1 of 1
[14:38:35.822] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:38:36.169] <TB3>     INFO: Expecting 5025280 events.
[14:39:12.017] <TB3>     INFO: 867784 events read in total (35133ms).
[14:39:47.115] <TB3>     INFO: 1735288 events read in total (70231ms).
[14:40:22.078] <TB3>     INFO: 2603352 events read in total (105194ms).
[14:40:55.987] <TB3>     INFO: 3461800 events read in total (139103ms).
[14:41:31.145] <TB3>     INFO: 4315648 events read in total (174262ms).
[14:42:00.274] <TB3>     INFO: 5025280 events read in total (203390ms).
[14:42:00.350] <TB3>     INFO: Test took 204528ms.
[14:42:00.530] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:42:00.890] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:42:02.409] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:42:03.930] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:42:05.510] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:42:07.028] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:42:08.555] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:42:10.104] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:42:11.651] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:42:13.185] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:42:14.710] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:42:16.228] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:42:17.804] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:42:19.329] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:42:20.856] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:42:22.442] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:42:24.009] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:42:25.534] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 270737408
[14:42:25.536] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 2.500000 .. 255.000000
[14:42:25.612] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 2 .. 255 (-1/-1) hits flags = 528 (plus default)
[14:42:25.623] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:42:25.623] <TB3>     INFO:     run 1 of 1
[14:42:25.623] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:42:25.968] <TB3>     INFO: Expecting 8453120 events.
[14:43:00.878] <TB3>     INFO: 823728 events read in total (34195ms).
[14:43:35.029] <TB3>     INFO: 1647232 events read in total (68346ms).
[14:44:09.235] <TB3>     INFO: 2471168 events read in total (102552ms).
[14:44:42.170] <TB3>     INFO: 3295248 events read in total (135487ms).
[14:45:16.446] <TB3>     INFO: 4119360 events read in total (169763ms).
[14:45:50.670] <TB3>     INFO: 4942568 events read in total (203987ms).
[14:46:24.775] <TB3>     INFO: 5764480 events read in total (238092ms).
[14:46:57.253] <TB3>     INFO: 6586136 events read in total (270570ms).
[14:47:31.069] <TB3>     INFO: 7406304 events read in total (304386ms).
[14:48:04.949] <TB3>     INFO: 8226656 events read in total (338266ms).
[14:48:14.641] <TB3>     INFO: 8453120 events read in total (347958ms).
[14:48:14.746] <TB3>     INFO: Test took 349124ms.
[14:48:15.084] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:48:15.785] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:48:17.707] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:48:19.618] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:48:21.670] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:48:23.994] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:48:25.931] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:48:28.297] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:48:30.338] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:48:32.402] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:48:34.444] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:48:36.424] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:48:38.647] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:48:40.971] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:48:42.001] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:48:44.905] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:48:46.792] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:48:48.658] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 487579648
[14:48:48.740] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.233197 .. 44.351324
[14:48:48.814] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 54 (-1/-1) hits flags = 528 (plus default)
[14:48:48.824] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:48:48.824] <TB3>     INFO:     run 1 of 1
[14:48:48.825] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:48:49.167] <TB3>     INFO: Expecting 1630720 events.
[14:49:30.793] <TB3>     INFO: 1171888 events read in total (40905ms).
[14:49:47.047] <TB3>     INFO: 1630720 events read in total (57160ms).
[14:49:47.065] <TB3>     INFO: Test took 58241ms.
[14:49:47.100] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:49:47.170] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:49:48.121] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:49:49.073] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:49:50.016] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:49:50.994] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:49:51.981] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:49:52.967] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:49:53.957] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:49:54.946] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:49:55.944] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:49:56.930] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:49:57.915] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:49:58.912] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:49:59.884] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:50:00.850] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:50:01.814] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:50:02.795] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 412942336
[14:50:02.876] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 22.654846 .. 41.241252
[14:50:02.953] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 12 .. 51 (-1/-1) hits flags = 528 (plus default)
[14:50:02.963] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:50:02.963] <TB3>     INFO:     run 1 of 1
[14:50:02.963] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:50:03.305] <TB3>     INFO: Expecting 1331200 events.
[14:50:44.538] <TB3>     INFO: 1157424 events read in total (40517ms).
[14:50:50.983] <TB3>     INFO: 1331200 events read in total (46962ms).
[14:50:50.996] <TB3>     INFO: Test took 48033ms.
[14:50:51.024] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:50:51.087] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:50:52.013] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:50:52.943] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:50:53.859] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:50:54.787] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:50:55.710] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:50:56.638] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:50:57.563] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:50:58.488] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:50:59.410] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:51:00.338] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:51:01.257] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:51:02.180] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:51:03.105] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:51:04.021] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:51:04.948] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:51:05.877] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 412942336
[14:51:05.960] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.466005 .. 41.241252
[14:51:06.034] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 51 (-1/-1) hits flags = 528 (plus default)
[14:51:06.044] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:51:06.044] <TB3>     INFO:     run 1 of 1
[14:51:06.044] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:51:06.387] <TB3>     INFO: Expecting 1264640 events.
[14:51:47.155] <TB3>     INFO: 1140904 events read in total (40053ms).
[14:51:51.918] <TB3>     INFO: 1264640 events read in total (44816ms).
[14:51:51.930] <TB3>     INFO: Test took 45885ms.
[14:51:51.959] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:51:52.020] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:51:52.973] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:51:53.930] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:51:54.844] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:51:55.770] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:51:56.692] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:51:57.610] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:51:58.530] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:51:59.453] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:52:00.376] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:52:01.300] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:52:02.213] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:52:03.137] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:52:04.058] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:52:04.971] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:52:05.889] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:52:06.813] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 412942336
[14:52:06.898] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:52:06.898] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:52:06.909] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:52:06.909] <TB3>     INFO:     run 1 of 1
[14:52:06.909] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:52:07.252] <TB3>     INFO: Expecting 1364480 events.
[14:52:46.549] <TB3>     INFO: 1074584 events read in total (38582ms).
[14:52:57.600] <TB3>     INFO: 1364480 events read in total (49633ms).
[14:52:57.622] <TB3>     INFO: Test took 50714ms.
[14:52:57.661] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:52:57.730] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:52:58.692] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:52:59.663] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:53:00.628] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:53:01.601] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:53:02.567] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:53:03.531] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:53:04.497] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:53:05.465] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:53:06.428] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:53:07.391] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:53:08.356] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:53:09.321] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:53:10.285] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:53:11.243] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:53:12.206] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:53:13.179] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 417112064
[14:53:13.215] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//dacParameters35_C0.dat
[14:53:13.215] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//dacParameters35_C1.dat
[14:53:13.215] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//dacParameters35_C2.dat
[14:53:13.216] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//dacParameters35_C3.dat
[14:53:13.216] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//dacParameters35_C4.dat
[14:53:13.216] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//dacParameters35_C5.dat
[14:53:13.216] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//dacParameters35_C6.dat
[14:53:13.216] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//dacParameters35_C7.dat
[14:53:13.216] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//dacParameters35_C8.dat
[14:53:13.216] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//dacParameters35_C9.dat
[14:53:13.216] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//dacParameters35_C10.dat
[14:53:13.216] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//dacParameters35_C11.dat
[14:53:13.216] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//dacParameters35_C12.dat
[14:53:13.216] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//dacParameters35_C13.dat
[14:53:13.217] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//dacParameters35_C14.dat
[14:53:13.217] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//dacParameters35_C15.dat
[14:53:13.217] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//trimParameters35_C0.dat
[14:53:13.224] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//trimParameters35_C1.dat
[14:53:13.232] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//trimParameters35_C2.dat
[14:53:13.239] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//trimParameters35_C3.dat
[14:53:13.246] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//trimParameters35_C4.dat
[14:53:13.252] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//trimParameters35_C5.dat
[14:53:13.259] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//trimParameters35_C6.dat
[14:53:13.266] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//trimParameters35_C7.dat
[14:53:13.273] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//trimParameters35_C8.dat
[14:53:13.280] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//trimParameters35_C9.dat
[14:53:13.287] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//trimParameters35_C10.dat
[14:53:13.294] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//trimParameters35_C11.dat
[14:53:13.301] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//trimParameters35_C12.dat
[14:53:13.308] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//trimParameters35_C13.dat
[14:53:13.315] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//trimParameters35_C14.dat
[14:53:13.322] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//trimParameters35_C15.dat
[14:53:13.329] <TB3>     INFO: PixTestTrim::trimTest() done
[14:53:13.329] <TB3>     INFO: vtrim:     114  99 119 102 110  99 106 108 107  90 117 125 100 128 112  94 
[14:53:13.329] <TB3>     INFO: vthrcomp:   90  96  98  97  81  94  99 100 100  81 107  87  87  98  99  92 
[14:53:13.329] <TB3>     INFO: vcal mean:  34.92  34.94  34.95  34.93  34.99  34.97  34.98  34.90  34.93  34.95  34.96  34.94  34.91  34.96  34.92  34.83 
[14:53:13.329] <TB3>     INFO: vcal RMS:    0.97   0.82   1.12   0.83   0.84   0.83   0.87   0.85   0.83   0.80   0.90   0.86   0.84   1.08   0.94   0.77 
[14:53:13.329] <TB3>     INFO: bits mean:   9.73   9.95   8.77   9.88   9.46   9.36   9.73   9.92   9.23   8.91   8.81  10.09   9.71   9.50   9.42   9.15 
[14:53:13.329] <TB3>     INFO: bits RMS:    2.32   2.63   2.71   2.68   2.72   2.65   2.69   2.50   2.76   2.94   2.46   2.54   2.66   2.66   2.73   2.68 
[14:53:13.339] <TB3>     INFO:    ----------------------------------------------------------------------
[14:53:13.339] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:53:13.339] <TB3>     INFO:    ----------------------------------------------------------------------
[14:53:13.342] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:53:13.342] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:53:13.352] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:53:13.352] <TB3>     INFO:     run 1 of 1
[14:53:13.352] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:53:13.695] <TB3>     INFO: Expecting 4160000 events.
[14:54:00.591] <TB3>     INFO: 1159805 events read in total (46181ms).
[14:54:45.446] <TB3>     INFO: 2310240 events read in total (91036ms).
[14:55:31.539] <TB3>     INFO: 3445820 events read in total (137129ms).
[14:55:59.673] <TB3>     INFO: 4160000 events read in total (165263ms).
[14:55:59.726] <TB3>     INFO: Test took 166374ms.
[14:55:59.848] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:56:00.092] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:56:01.997] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:56:03.899] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:56:05.763] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:56:07.657] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:56:09.597] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:56:11.557] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:56:13.504] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:56:15.464] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:56:17.411] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:56:19.373] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:56:21.264] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:56:23.176] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:56:25.125] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:56:27.046] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:56:28.976] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:56:30.900] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 440397824
[14:56:30.901] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:56:30.975] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:56:30.975] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 179 (-1/-1) hits flags = 528 (plus default)
[14:56:30.986] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:56:30.986] <TB3>     INFO:     run 1 of 1
[14:56:30.986] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:56:31.332] <TB3>     INFO: Expecting 3744000 events.
[14:57:17.983] <TB3>     INFO: 1174640 events read in total (45937ms).
[14:58:05.427] <TB3>     INFO: 2338340 events read in total (93381ms).
[14:58:51.974] <TB3>     INFO: 3486360 events read in total (139928ms).
[14:59:02.435] <TB3>     INFO: 3744000 events read in total (150389ms).
[14:59:02.482] <TB3>     INFO: Test took 151496ms.
[14:59:02.587] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:59:02.803] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:59:04.625] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:59:06.395] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:59:08.174] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:59:09.966] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:59:11.806] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:59:13.601] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:59:15.419] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:59:17.197] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:59:18.963] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:59:20.786] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:59:22.532] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:59:24.352] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:59:26.185] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:59:27.957] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:59:29.734] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:59:31.557] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 440397824
[14:59:31.558] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:59:31.633] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:59:31.633] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 165 (-1/-1) hits flags = 528 (plus default)
[14:59:31.644] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:59:31.644] <TB3>     INFO:     run 1 of 1
[14:59:31.644] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:59:31.990] <TB3>     INFO: Expecting 3452800 events.
[15:00:19.615] <TB3>     INFO: 1231435 events read in total (46910ms).
[15:01:07.479] <TB3>     INFO: 2445715 events read in total (94774ms).
[15:01:47.430] <TB3>     INFO: 3452800 events read in total (134725ms).
[15:01:47.476] <TB3>     INFO: Test took 135832ms.
[15:01:47.564] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:01:47.730] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:01:49.512] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:01:51.212] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:01:52.855] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:01:54.541] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:01:56.272] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:01:57.970] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:01:59.657] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:02:01.344] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:02:03.028] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:02:04.777] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:02:06.415] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:02:08.138] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:02:09.881] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:02:11.551] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:02:13.222] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:02:14.969] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 440397824
[15:02:14.970] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[15:02:15.043] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[15:02:15.043] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 166 (-1/-1) hits flags = 528 (plus default)
[15:02:15.054] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:02:15.054] <TB3>     INFO:     run 1 of 1
[15:02:15.054] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:02:15.397] <TB3>     INFO: Expecting 3473600 events.
[15:03:02.918] <TB3>     INFO: 1226790 events read in total (46806ms).
[15:03:50.753] <TB3>     INFO: 2436370 events read in total (94641ms).
[15:04:31.847] <TB3>     INFO: 3473600 events read in total (135735ms).
[15:04:31.893] <TB3>     INFO: Test took 136839ms.
[15:04:31.981] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:04:32.150] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:04:33.941] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:04:35.668] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:04:37.363] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:04:39.088] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:04:40.821] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:04:42.510] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:04:44.206] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:04:45.881] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:04:47.559] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:04:49.297] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:04:50.927] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:04:52.650] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:04:54.384] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:04:56.054] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:04:57.727] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:04:59.472] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 440397824
[15:04:59.473] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[15:04:59.546] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[15:04:59.546] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 165 (-1/-1) hits flags = 528 (plus default)
[15:04:59.557] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:04:59.557] <TB3>     INFO:     run 1 of 1
[15:04:59.557] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:04:59.900] <TB3>     INFO: Expecting 3452800 events.
[15:05:47.869] <TB3>     INFO: 1231075 events read in total (47254ms).
[15:06:35.886] <TB3>     INFO: 2443530 events read in total (95271ms).
[15:07:15.958] <TB3>     INFO: 3452800 events read in total (135343ms).
[15:07:15.001] <TB3>     INFO: Test took 136443ms.
[15:07:16.090] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:07:16.255] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:07:17.989] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:07:19.680] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:07:21.338] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:07:23.043] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:07:24.798] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:07:26.509] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:07:28.188] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:07:29.869] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:07:31.554] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:07:33.308] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:07:34.946] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:07:36.671] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:07:38.399] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:07:40.071] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:07:41.753] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:07:43.499] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 440397824
[15:07:43.500] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.34552, thr difference RMS: 1.29416
[15:07:43.500] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.48126, thr difference RMS: 1.62587
[15:07:43.500] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 10.5659, thr difference RMS: 1.3627
[15:07:43.501] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.32648, thr difference RMS: 1.60671
[15:07:43.501] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.80647, thr difference RMS: 1.34339
[15:07:43.501] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.65471, thr difference RMS: 1.55531
[15:07:43.501] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.3602, thr difference RMS: 1.33291
[15:07:43.502] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 10.3994, thr difference RMS: 1.5088
[15:07:43.502] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.74375, thr difference RMS: 1.75908
[15:07:43.502] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.09818, thr difference RMS: 1.32455
[15:07:43.502] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 10.6012, thr difference RMS: 1.32672
[15:07:43.502] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 7.62732, thr difference RMS: 1.47015
[15:07:43.503] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.8197, thr difference RMS: 1.45114
[15:07:43.503] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.54134, thr difference RMS: 1.32132
[15:07:43.503] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 11.0558, thr difference RMS: 1.38867
[15:07:43.503] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.41358, thr difference RMS: 1.40356
[15:07:43.504] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.21019, thr difference RMS: 1.30398
[15:07:43.504] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.4603, thr difference RMS: 1.62415
[15:07:43.504] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 10.6757, thr difference RMS: 1.34955
[15:07:43.504] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.24482, thr difference RMS: 1.61305
[15:07:43.504] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.68436, thr difference RMS: 1.3384
[15:07:43.505] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.73103, thr difference RMS: 1.54776
[15:07:43.505] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.38041, thr difference RMS: 1.35207
[15:07:43.505] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 10.3338, thr difference RMS: 1.47635
[15:07:43.505] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.72122, thr difference RMS: 1.77484
[15:07:43.506] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.06631, thr difference RMS: 1.31226
[15:07:43.506] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 10.6684, thr difference RMS: 1.34814
[15:07:43.506] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 7.44189, thr difference RMS: 1.47192
[15:07:43.506] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.79386, thr difference RMS: 1.4129
[15:07:43.506] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.4305, thr difference RMS: 1.28312
[15:07:43.507] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 11.0471, thr difference RMS: 1.36285
[15:07:43.507] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.3215, thr difference RMS: 1.44075
[15:07:43.507] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.2643, thr difference RMS: 1.28312
[15:07:43.507] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.55379, thr difference RMS: 1.61743
[15:07:43.507] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 10.9056, thr difference RMS: 1.3482
[15:07:43.508] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.20409, thr difference RMS: 1.62387
[15:07:43.508] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.82698, thr difference RMS: 1.31078
[15:07:43.508] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.81153, thr difference RMS: 1.53376
[15:07:43.508] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.49765, thr difference RMS: 1.33778
[15:07:43.508] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 10.3705, thr difference RMS: 1.47446
[15:07:43.509] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.71814, thr difference RMS: 1.75181
[15:07:43.509] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.03903, thr difference RMS: 1.30595
[15:07:43.509] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 10.8452, thr difference RMS: 1.3108
[15:07:43.509] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 7.43172, thr difference RMS: 1.49175
[15:07:43.509] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.85717, thr difference RMS: 1.40596
[15:07:43.510] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.46754, thr difference RMS: 1.28353
[15:07:43.510] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 11.1264, thr difference RMS: 1.37197
[15:07:43.510] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.42593, thr difference RMS: 1.44114
[15:07:43.510] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.2882, thr difference RMS: 1.26205
[15:07:43.510] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.59595, thr difference RMS: 1.62293
[15:07:43.511] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 11.0522, thr difference RMS: 1.34586
[15:07:43.511] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.18555, thr difference RMS: 1.59462
[15:07:43.511] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.88987, thr difference RMS: 1.30846
[15:07:43.511] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.95972, thr difference RMS: 1.52241
[15:07:43.511] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.57124, thr difference RMS: 1.33342
[15:07:43.512] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 10.3513, thr difference RMS: 1.46721
[15:07:43.512] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.75998, thr difference RMS: 1.74363
[15:07:43.512] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.215, thr difference RMS: 1.27714
[15:07:43.512] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 10.9654, thr difference RMS: 1.30372
[15:07:43.512] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 7.39187, thr difference RMS: 1.45841
[15:07:43.513] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.92798, thr difference RMS: 1.40703
[15:07:43.513] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.51085, thr difference RMS: 1.28211
[15:07:43.513] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 11.2863, thr difference RMS: 1.35455
[15:07:43.513] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.41079, thr difference RMS: 1.39703
[15:07:43.623] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[15:07:43.630] <TB3>     INFO: PixTestTrim::doTest() done, duration: 2286 seconds
[15:07:43.630] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[15:07:44.358] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[15:07:44.358] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[15:07:44.364] <TB3>     INFO: ######################################################################
[15:07:44.364] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[15:07:44.364] <TB3>     INFO: ######################################################################
[15:07:44.365] <TB3>     INFO:    ----------------------------------------------------------------------
[15:07:44.365] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[15:07:44.365] <TB3>     INFO:    ----------------------------------------------------------------------
[15:07:44.365] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[15:07:44.376] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[15:07:44.376] <TB3>     INFO:     run 1 of 1
[15:07:44.376] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:07:44.721] <TB3>     INFO: Expecting 59072000 events.
[15:08:13.622] <TB3>     INFO: 1073000 events read in total (28186ms).
[15:08:40.886] <TB3>     INFO: 2141200 events read in total (55450ms).
[15:09:08.318] <TB3>     INFO: 3209200 events read in total (82882ms).
[15:09:36.716] <TB3>     INFO: 4281600 events read in total (111280ms).
[15:10:05.193] <TB3>     INFO: 5350000 events read in total (139757ms).
[15:10:33.419] <TB3>     INFO: 6419200 events read in total (167983ms).
[15:11:01.944] <TB3>     INFO: 7490600 events read in total (196508ms).
[15:11:30.044] <TB3>     INFO: 8558400 events read in total (224608ms).
[15:11:56.874] <TB3>     INFO: 9626600 events read in total (251438ms).
[15:12:25.183] <TB3>     INFO: 10698800 events read in total (279747ms).
[15:12:53.299] <TB3>     INFO: 11768600 events read in total (307863ms).
[15:13:21.508] <TB3>     INFO: 12836600 events read in total (336072ms).
[15:13:49.786] <TB3>     INFO: 13908000 events read in total (364350ms).
[15:14:18.089] <TB3>     INFO: 14977000 events read in total (392653ms).
[15:14:46.232] <TB3>     INFO: 16045600 events read in total (420796ms).
[15:15:14.549] <TB3>     INFO: 17118400 events read in total (449114ms).
[15:15:42.872] <TB3>     INFO: 18186000 events read in total (477436ms).
[15:16:11.090] <TB3>     INFO: 19254000 events read in total (505654ms).
[15:16:39.296] <TB3>     INFO: 20325400 events read in total (533860ms).
[15:17:07.670] <TB3>     INFO: 21395400 events read in total (562234ms).
[15:17:35.783] <TB3>     INFO: 22464000 events read in total (590347ms).
[15:18:04.063] <TB3>     INFO: 23536600 events read in total (618627ms).
[15:18:32.244] <TB3>     INFO: 24604800 events read in total (646808ms).
[15:19:00.520] <TB3>     INFO: 25673200 events read in total (675084ms).
[15:19:28.765] <TB3>     INFO: 26745800 events read in total (703329ms).
[15:19:56.978] <TB3>     INFO: 27814200 events read in total (731542ms).
[15:20:25.262] <TB3>     INFO: 28882000 events read in total (759826ms).
[15:20:53.484] <TB3>     INFO: 29953400 events read in total (788048ms).
[15:21:21.741] <TB3>     INFO: 31023000 events read in total (816305ms).
[15:21:50.076] <TB3>     INFO: 32091400 events read in total (844640ms).
[15:22:18.318] <TB3>     INFO: 33161600 events read in total (872882ms).
[15:22:46.521] <TB3>     INFO: 34231000 events read in total (901085ms).
[15:23:14.779] <TB3>     INFO: 35299600 events read in total (929343ms).
[15:23:42.978] <TB3>     INFO: 36370800 events read in total (957542ms).
[15:24:11.242] <TB3>     INFO: 37440000 events read in total (985806ms).
[15:24:39.466] <TB3>     INFO: 38507800 events read in total (1014030ms).
[15:25:07.695] <TB3>     INFO: 39576000 events read in total (1042259ms).
[15:25:35.933] <TB3>     INFO: 40648600 events read in total (1070497ms).
[15:26:04.300] <TB3>     INFO: 41716600 events read in total (1098864ms).
[15:26:32.571] <TB3>     INFO: 42784000 events read in total (1127135ms).
[15:27:00.861] <TB3>     INFO: 43852800 events read in total (1155425ms).
[15:27:29.214] <TB3>     INFO: 44923200 events read in total (1183778ms).
[15:27:57.502] <TB3>     INFO: 45991800 events read in total (1212066ms).
[15:28:25.784] <TB3>     INFO: 47060600 events read in total (1240348ms).
[15:28:54.062] <TB3>     INFO: 48131400 events read in total (1268626ms).
[15:29:22.383] <TB3>     INFO: 49199200 events read in total (1296947ms).
[15:29:50.594] <TB3>     INFO: 50267200 events read in total (1325158ms).
[15:30:18.838] <TB3>     INFO: 51338600 events read in total (1353402ms).
[15:30:47.017] <TB3>     INFO: 52407600 events read in total (1381581ms).
[15:31:15.302] <TB3>     INFO: 53474800 events read in total (1409866ms).
[15:31:43.359] <TB3>     INFO: 54542600 events read in total (1437923ms).
[15:32:11.347] <TB3>     INFO: 55614400 events read in total (1465911ms).
[15:32:39.442] <TB3>     INFO: 56682600 events read in total (1494006ms).
[15:33:07.674] <TB3>     INFO: 57750200 events read in total (1522238ms).
[15:33:35.859] <TB3>     INFO: 58821600 events read in total (1550423ms).
[15:33:42.851] <TB3>     INFO: 59072000 events read in total (1557415ms).
[15:33:42.872] <TB3>     INFO: Test took 1558496ms.
[15:33:42.929] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:33:43.056] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:33:43.056] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:33:44.226] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:33:44.226] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:33:45.403] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:33:45.403] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:33:46.585] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:33:46.585] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:33:47.756] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:33:47.757] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:33:48.932] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:33:48.932] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:33:50.149] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:33:50.149] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:33:51.351] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:33:51.351] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:33:52.573] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:33:52.573] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:33:53.791] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:33:53.791] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:33:55.005] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:33:55.005] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:33:56.229] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:33:56.229] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:33:57.446] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:33:57.446] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:33:58.639] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:33:58.639] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:33:59.855] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:33:59.855] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:34:01.069] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:34:01.069] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:34:02.268] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 421359616
[15:34:02.297] <TB3>     INFO: PixTestScurves::scurves() done 
[15:34:02.297] <TB3>     INFO: Vcal mean:  35.03  35.06  35.08  35.04  35.12  35.11  35.20  35.11  35.03  35.10  35.10  35.03  35.06  35.05  35.11  34.98 
[15:34:02.297] <TB3>     INFO: Vcal RMS:    0.86   0.68   1.01   0.71   0.70   0.70   0.75   0.73   0.67   0.65   0.78   0.75   0.70   0.95   0.84   0.64 
[15:34:02.297] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:34:02.374] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:34:02.374] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:34:02.374] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:34:02.374] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:34:02.374] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:34:02.374] <TB3>     INFO: ######################################################################
[15:34:02.374] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:34:02.374] <TB3>     INFO: ######################################################################
[15:34:02.377] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:34:02.721] <TB3>     INFO: Expecting 41600 events.
[15:34:06.809] <TB3>     INFO: 41600 events read in total (3373ms).
[15:34:06.810] <TB3>     INFO: Test took 4433ms.
[15:34:06.818] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:34:06.818] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66556
[15:34:06.818] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:34:06.822] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 51, 79] has eff 0/10
[15:34:06.822] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 51, 79]
[15:34:06.822] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 35, 59] has eff 0/10
[15:34:06.822] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 35, 59]
[15:34:06.824] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [13, 35, 31] has eff 0/10
[15:34:06.824] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [13, 35, 31]
[15:34:06.824] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [13, 51, 36] has eff 0/10
[15:34:06.824] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [13, 51, 36]
[15:34:06.828] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 4
[15:34:06.828] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:34:06.828] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:34:06.828] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:34:07.165] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:34:07.510] <TB3>     INFO: Expecting 41600 events.
[15:34:11.648] <TB3>     INFO: 41600 events read in total (3423ms).
[15:34:11.649] <TB3>     INFO: Test took 4484ms.
[15:34:11.656] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:34:11.656] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66556
[15:34:11.656] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:34:11.661] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.921
[15:34:11.661] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 188
[15:34:11.661] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.515
[15:34:11.661] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 171
[15:34:11.661] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.691
[15:34:11.661] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 172
[15:34:11.661] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.031
[15:34:11.662] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 181
[15:34:11.662] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.172
[15:34:11.662] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 175
[15:34:11.662] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.523
[15:34:11.662] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 181
[15:34:11.662] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.115
[15:34:11.662] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 179
[15:34:11.662] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.373
[15:34:11.662] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 172
[15:34:11.662] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.471
[15:34:11.662] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 167
[15:34:11.662] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.738
[15:34:11.662] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 177
[15:34:11.663] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.404
[15:34:11.663] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 185
[15:34:11.663] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 194.293
[15:34:11.663] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,8] phvalue 195
[15:34:11.663] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.3
[15:34:11.663] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 183
[15:34:11.663] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.198
[15:34:11.663] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 177
[15:34:11.663] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.131
[15:34:11.663] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,15] phvalue 166
[15:34:11.663] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.154
[15:34:11.663] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,15] phvalue 180
[15:34:11.663] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:34:11.663] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:34:11.664] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:34:11.754] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:34:12.100] <TB3>     INFO: Expecting 41600 events.
[15:34:16.229] <TB3>     INFO: 41600 events read in total (3414ms).
[15:34:16.230] <TB3>     INFO: Test took 4476ms.
[15:34:16.237] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:34:16.238] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66557
[15:34:16.238] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:34:16.242] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:34:16.242] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 51minph_roc = 14
[15:34:16.243] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 92.3784
[15:34:16.243] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,66] phvalue 93
[15:34:16.243] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.8487
[15:34:16.243] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,12] phvalue 72
[15:34:16.243] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.5818
[15:34:16.243] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 61
[15:34:16.243] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.0876
[15:34:16.243] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 82
[15:34:16.243] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.0407
[15:34:16.243] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 77
[15:34:16.243] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.0037
[15:34:16.243] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,6] phvalue 83
[15:34:16.244] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.6926
[15:34:16.244] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,66] phvalue 67
[15:34:16.244] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 57.5095
[15:34:16.244] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,24] phvalue 58
[15:34:16.244] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.1299
[15:34:16.244] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,43] phvalue 73
[15:34:16.244] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.0326
[15:34:16.244] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 77
[15:34:16.244] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.2205
[15:34:16.244] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,8] phvalue 69
[15:34:16.244] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 93.3939
[15:34:16.244] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,24] phvalue 94
[15:34:16.245] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.8092
[15:34:16.245] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 74
[15:34:16.245] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.8264
[15:34:16.245] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 68
[15:34:16.245] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 54.9309
[15:34:16.245] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,66] phvalue 55
[15:34:16.245] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.8397
[15:34:16.245] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 76
[15:34:16.247] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 66, 0 0
[15:34:16.658] <TB3>     INFO: Expecting 2560 events.
[15:34:17.616] <TB3>     INFO: 2560 events read in total (243ms).
[15:34:17.616] <TB3>     INFO: Test took 1369ms.
[15:34:17.617] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:34:17.617] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 12, 1 1
[15:34:18.124] <TB3>     INFO: Expecting 2560 events.
[15:34:19.083] <TB3>     INFO: 2560 events read in total (244ms).
[15:34:19.083] <TB3>     INFO: Test took 1466ms.
[15:34:19.083] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:34:19.083] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 2 2
[15:34:19.591] <TB3>     INFO: Expecting 2560 events.
[15:34:20.549] <TB3>     INFO: 2560 events read in total (243ms).
[15:34:20.549] <TB3>     INFO: Test took 1466ms.
[15:34:20.550] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:34:20.550] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 3 3
[15:34:21.058] <TB3>     INFO: Expecting 2560 events.
[15:34:22.017] <TB3>     INFO: 2560 events read in total (244ms).
[15:34:22.017] <TB3>     INFO: Test took 1467ms.
[15:34:22.017] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:34:22.018] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 4 4
[15:34:22.525] <TB3>     INFO: Expecting 2560 events.
[15:34:23.484] <TB3>     INFO: 2560 events read in total (244ms).
[15:34:23.484] <TB3>     INFO: Test took 1466ms.
[15:34:23.484] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:34:23.485] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 6, 5 5
[15:34:23.992] <TB3>     INFO: Expecting 2560 events.
[15:34:24.950] <TB3>     INFO: 2560 events read in total (243ms).
[15:34:24.950] <TB3>     INFO: Test took 1465ms.
[15:34:24.951] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:34:24.951] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 66, 6 6
[15:34:25.458] <TB3>     INFO: Expecting 2560 events.
[15:34:26.415] <TB3>     INFO: 2560 events read in total (242ms).
[15:34:26.415] <TB3>     INFO: Test took 1464ms.
[15:34:26.416] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:34:26.416] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 24, 7 7
[15:34:26.923] <TB3>     INFO: Expecting 2560 events.
[15:34:27.881] <TB3>     INFO: 2560 events read in total (243ms).
[15:34:27.882] <TB3>     INFO: Test took 1466ms.
[15:34:27.882] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:34:27.882] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 43, 8 8
[15:34:28.389] <TB3>     INFO: Expecting 2560 events.
[15:34:29.347] <TB3>     INFO: 2560 events read in total (243ms).
[15:34:29.347] <TB3>     INFO: Test took 1465ms.
[15:34:29.348] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:34:29.349] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 9 9
[15:34:29.855] <TB3>     INFO: Expecting 2560 events.
[15:34:30.815] <TB3>     INFO: 2560 events read in total (244ms).
[15:34:30.815] <TB3>     INFO: Test took 1466ms.
[15:34:30.815] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:34:30.815] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 8, 10 10
[15:34:31.323] <TB3>     INFO: Expecting 2560 events.
[15:34:32.279] <TB3>     INFO: 2560 events read in total (241ms).
[15:34:32.280] <TB3>     INFO: Test took 1464ms.
[15:34:32.280] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:34:32.280] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 24, 11 11
[15:34:32.787] <TB3>     INFO: Expecting 2560 events.
[15:34:33.746] <TB3>     INFO: 2560 events read in total (244ms).
[15:34:33.746] <TB3>     INFO: Test took 1466ms.
[15:34:33.746] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:34:33.746] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 12 12
[15:34:34.254] <TB3>     INFO: Expecting 2560 events.
[15:34:35.211] <TB3>     INFO: 2560 events read in total (242ms).
[15:34:35.211] <TB3>     INFO: Test took 1465ms.
[15:34:35.212] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:34:35.212] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 13 13
[15:34:35.719] <TB3>     INFO: Expecting 2560 events.
[15:34:36.678] <TB3>     INFO: 2560 events read in total (244ms).
[15:34:36.678] <TB3>     INFO: Test took 1466ms.
[15:34:36.679] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:34:36.679] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 66, 14 14
[15:34:37.186] <TB3>     INFO: Expecting 2560 events.
[15:34:38.144] <TB3>     INFO: 2560 events read in total (243ms).
[15:34:38.144] <TB3>     INFO: Test took 1465ms.
[15:34:38.144] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:34:38.144] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 15 15
[15:34:38.652] <TB3>     INFO: Expecting 2560 events.
[15:34:39.609] <TB3>     INFO: 2560 events read in total (243ms).
[15:34:39.609] <TB3>     INFO: Test took 1465ms.
[15:34:39.609] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:34:39.610] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC0
[15:34:39.610] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[15:34:39.610] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[15:34:39.610] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[15:34:39.610] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC4
[15:34:39.610] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[15:34:39.610] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[15:34:39.610] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[15:34:39.610] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[15:34:39.610] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[15:34:39.610] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[15:34:39.610] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[15:34:39.610] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[15:34:39.610] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[15:34:39.610] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[15:34:39.610] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC15
[15:34:39.612] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:34:40.119] <TB3>     INFO: Expecting 655360 events.
[15:34:51.891] <TB3>     INFO: 655360 events read in total (11057ms).
[15:34:51.901] <TB3>     INFO: Expecting 655360 events.
[15:35:03.530] <TB3>     INFO: 655360 events read in total (11061ms).
[15:35:03.545] <TB3>     INFO: Expecting 655360 events.
[15:35:15.113] <TB3>     INFO: 655360 events read in total (11007ms).
[15:35:15.133] <TB3>     INFO: Expecting 655360 events.
[15:35:26.736] <TB3>     INFO: 655360 events read in total (11041ms).
[15:35:26.761] <TB3>     INFO: Expecting 655360 events.
[15:35:38.413] <TB3>     INFO: 655360 events read in total (11096ms).
[15:35:38.441] <TB3>     INFO: Expecting 655360 events.
[15:35:49.997] <TB3>     INFO: 655360 events read in total (11005ms).
[15:35:50.029] <TB3>     INFO: Expecting 655360 events.
[15:36:01.702] <TB3>     INFO: 655360 events read in total (11124ms).
[15:36:01.738] <TB3>     INFO: Expecting 655360 events.
[15:36:13.290] <TB3>     INFO: 655360 events read in total (11009ms).
[15:36:13.331] <TB3>     INFO: Expecting 655360 events.
[15:36:24.959] <TB3>     INFO: 655360 events read in total (11086ms).
[15:36:25.005] <TB3>     INFO: Expecting 655360 events.
[15:36:36.662] <TB3>     INFO: 655360 events read in total (11126ms).
[15:36:36.711] <TB3>     INFO: Expecting 655360 events.
[15:36:48.297] <TB3>     INFO: 655360 events read in total (11053ms).
[15:36:48.350] <TB3>     INFO: Expecting 655360 events.
[15:37:00.073] <TB3>     INFO: 655360 events read in total (11194ms).
[15:37:00.132] <TB3>     INFO: Expecting 655360 events.
[15:37:11.705] <TB3>     INFO: 655360 events read in total (11046ms).
[15:37:11.767] <TB3>     INFO: Expecting 655360 events.
[15:37:23.353] <TB3>     INFO: 655360 events read in total (11060ms).
[15:37:23.419] <TB3>     INFO: Expecting 655360 events.
[15:37:35.037] <TB3>     INFO: 655360 events read in total (11092ms).
[15:37:35.109] <TB3>     INFO: Expecting 655360 events.
[15:37:46.721] <TB3>     INFO: 655360 events read in total (11086ms).
[15:37:46.797] <TB3>     INFO: Test took 187185ms.
[15:37:46.891] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:37:47.198] <TB3>     INFO: Expecting 655360 events.
[15:37:58.950] <TB3>     INFO: 655360 events read in total (11037ms).
[15:37:58.961] <TB3>     INFO: Expecting 655360 events.
[15:38:10.542] <TB3>     INFO: 655360 events read in total (11016ms).
[15:38:10.557] <TB3>     INFO: Expecting 655360 events.
[15:38:22.192] <TB3>     INFO: 655360 events read in total (11067ms).
[15:38:22.211] <TB3>     INFO: Expecting 655360 events.
[15:38:33.864] <TB3>     INFO: 655360 events read in total (11089ms).
[15:38:33.888] <TB3>     INFO: Expecting 655360 events.
[15:38:45.473] <TB3>     INFO: 655360 events read in total (11027ms).
[15:38:45.502] <TB3>     INFO: Expecting 655360 events.
[15:38:57.129] <TB3>     INFO: 655360 events read in total (11077ms).
[15:38:57.161] <TB3>     INFO: Expecting 655360 events.
[15:39:08.696] <TB3>     INFO: 655360 events read in total (10989ms).
[15:39:08.733] <TB3>     INFO: Expecting 655360 events.
[15:39:20.279] <TB3>     INFO: 655360 events read in total (11007ms).
[15:39:20.319] <TB3>     INFO: Expecting 655360 events.
[15:39:32.040] <TB3>     INFO: 655360 events read in total (11178ms).
[15:39:32.085] <TB3>     INFO: Expecting 655360 events.
[15:39:43.696] <TB3>     INFO: 655360 events read in total (11078ms).
[15:39:43.745] <TB3>     INFO: Expecting 655360 events.
[15:39:55.486] <TB3>     INFO: 655360 events read in total (11210ms).
[15:39:55.540] <TB3>     INFO: Expecting 655360 events.
[15:40:07.166] <TB3>     INFO: 655360 events read in total (11099ms).
[15:40:07.224] <TB3>     INFO: Expecting 655360 events.
[15:40:18.838] <TB3>     INFO: 655360 events read in total (11087ms).
[15:40:18.901] <TB3>     INFO: Expecting 655360 events.
[15:40:30.532] <TB3>     INFO: 655360 events read in total (11104ms).
[15:40:30.597] <TB3>     INFO: Expecting 655360 events.
[15:40:42.196] <TB3>     INFO: 655360 events read in total (11073ms).
[15:40:42.266] <TB3>     INFO: Expecting 655360 events.
[15:40:53.993] <TB3>     INFO: 655360 events read in total (11200ms).
[15:40:54.068] <TB3>     INFO: Test took 187177ms.
[15:40:54.239] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:40:54.239] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:40:54.239] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:40:54.239] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:40:54.239] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:40:54.240] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:40:54.240] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:40:54.240] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:40:54.240] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:40:54.241] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:40:54.241] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:40:54.241] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:40:54.241] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:40:54.241] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:40:54.241] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:40:54.242] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:40:54.242] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:40:54.242] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:40:54.242] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:40:54.242] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:40:54.242] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:40:54.243] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:40:54.243] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:40:54.243] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:40:54.243] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:40:54.244] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:40:54.244] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:40:54.244] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:40:54.244] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:40:54.244] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:40:54.244] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:40:54.245] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:40:54.245] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:40:54.251] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:40:54.258] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:40:54.265] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:40:54.272] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:40:54.279] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:40:54.285] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:40:54.292] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:40:54.299] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:40:54.306] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:40:54.312] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:40:54.319] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:40:54.326] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:40:54.332] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:40:54.339] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:40:54.346] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:40:54.353] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:40:54.360] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:40:54.390] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//dacParameters35_C0.dat
[15:40:54.390] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//dacParameters35_C1.dat
[15:40:54.390] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//dacParameters35_C2.dat
[15:40:54.391] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//dacParameters35_C3.dat
[15:40:54.391] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//dacParameters35_C4.dat
[15:40:54.391] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//dacParameters35_C5.dat
[15:40:54.391] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//dacParameters35_C6.dat
[15:40:54.391] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//dacParameters35_C7.dat
[15:40:54.392] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//dacParameters35_C8.dat
[15:40:54.392] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//dacParameters35_C9.dat
[15:40:54.392] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//dacParameters35_C10.dat
[15:40:54.392] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//dacParameters35_C11.dat
[15:40:54.392] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//dacParameters35_C12.dat
[15:40:54.392] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//dacParameters35_C13.dat
[15:40:54.393] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//dacParameters35_C14.dat
[15:40:54.393] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//dacParameters35_C15.dat
[15:40:54.743] <TB3>     INFO: Expecting 41600 events.
[15:40:58.559] <TB3>     INFO: 41600 events read in total (3101ms).
[15:40:58.560] <TB3>     INFO: Test took 4164ms.
[15:40:59.211] <TB3>     INFO: Expecting 41600 events.
[15:41:03.034] <TB3>     INFO: 41600 events read in total (3108ms).
[15:41:03.034] <TB3>     INFO: Test took 4167ms.
[15:41:03.692] <TB3>     INFO: Expecting 41600 events.
[15:41:07.522] <TB3>     INFO: 41600 events read in total (3114ms).
[15:41:07.523] <TB3>     INFO: Test took 4180ms.
[15:41:07.831] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:41:07.962] <TB3>     INFO: Expecting 2560 events.
[15:41:08.920] <TB3>     INFO: 2560 events read in total (243ms).
[15:41:08.920] <TB3>     INFO: Test took 1089ms.
[15:41:08.923] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:41:09.429] <TB3>     INFO: Expecting 2560 events.
[15:41:10.387] <TB3>     INFO: 2560 events read in total (244ms).
[15:41:10.388] <TB3>     INFO: Test took 1465ms.
[15:41:10.390] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:41:10.896] <TB3>     INFO: Expecting 2560 events.
[15:41:11.854] <TB3>     INFO: 2560 events read in total (243ms).
[15:41:11.855] <TB3>     INFO: Test took 1465ms.
[15:41:11.857] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:41:12.363] <TB3>     INFO: Expecting 2560 events.
[15:41:13.321] <TB3>     INFO: 2560 events read in total (243ms).
[15:41:13.322] <TB3>     INFO: Test took 1465ms.
[15:41:13.324] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:41:13.830] <TB3>     INFO: Expecting 2560 events.
[15:41:14.789] <TB3>     INFO: 2560 events read in total (244ms).
[15:41:14.789] <TB3>     INFO: Test took 1465ms.
[15:41:14.791] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:41:15.298] <TB3>     INFO: Expecting 2560 events.
[15:41:16.258] <TB3>     INFO: 2560 events read in total (245ms).
[15:41:16.258] <TB3>     INFO: Test took 1467ms.
[15:41:16.260] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:41:16.768] <TB3>     INFO: Expecting 2560 events.
[15:41:17.727] <TB3>     INFO: 2560 events read in total (244ms).
[15:41:17.728] <TB3>     INFO: Test took 1468ms.
[15:41:17.730] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:41:18.236] <TB3>     INFO: Expecting 2560 events.
[15:41:19.197] <TB3>     INFO: 2560 events read in total (246ms).
[15:41:19.197] <TB3>     INFO: Test took 1467ms.
[15:41:19.200] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:41:19.706] <TB3>     INFO: Expecting 2560 events.
[15:41:20.665] <TB3>     INFO: 2560 events read in total (245ms).
[15:41:20.665] <TB3>     INFO: Test took 1465ms.
[15:41:20.667] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:41:21.173] <TB3>     INFO: Expecting 2560 events.
[15:41:22.134] <TB3>     INFO: 2560 events read in total (246ms).
[15:41:22.134] <TB3>     INFO: Test took 1467ms.
[15:41:22.137] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:41:22.643] <TB3>     INFO: Expecting 2560 events.
[15:41:23.602] <TB3>     INFO: 2560 events read in total (244ms).
[15:41:23.602] <TB3>     INFO: Test took 1465ms.
[15:41:23.604] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:41:24.111] <TB3>     INFO: Expecting 2560 events.
[15:41:25.069] <TB3>     INFO: 2560 events read in total (244ms).
[15:41:25.069] <TB3>     INFO: Test took 1465ms.
[15:41:25.071] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:41:25.578] <TB3>     INFO: Expecting 2560 events.
[15:41:26.536] <TB3>     INFO: 2560 events read in total (244ms).
[15:41:26.536] <TB3>     INFO: Test took 1465ms.
[15:41:26.539] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:41:27.045] <TB3>     INFO: Expecting 2560 events.
[15:41:27.003] <TB3>     INFO: 2560 events read in total (242ms).
[15:41:27.004] <TB3>     INFO: Test took 1465ms.
[15:41:28.006] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:41:28.512] <TB3>     INFO: Expecting 2560 events.
[15:41:29.470] <TB3>     INFO: 2560 events read in total (243ms).
[15:41:29.470] <TB3>     INFO: Test took 1464ms.
[15:41:29.472] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:41:29.979] <TB3>     INFO: Expecting 2560 events.
[15:41:30.938] <TB3>     INFO: 2560 events read in total (244ms).
[15:41:30.938] <TB3>     INFO: Test took 1466ms.
[15:41:30.940] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:41:31.447] <TB3>     INFO: Expecting 2560 events.
[15:41:32.407] <TB3>     INFO: 2560 events read in total (246ms).
[15:41:32.407] <TB3>     INFO: Test took 1467ms.
[15:41:32.409] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:41:32.916] <TB3>     INFO: Expecting 2560 events.
[15:41:33.875] <TB3>     INFO: 2560 events read in total (244ms).
[15:41:33.875] <TB3>     INFO: Test took 1466ms.
[15:41:33.878] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:41:34.383] <TB3>     INFO: Expecting 2560 events.
[15:41:35.343] <TB3>     INFO: 2560 events read in total (245ms).
[15:41:35.344] <TB3>     INFO: Test took 1467ms.
[15:41:35.346] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:41:35.852] <TB3>     INFO: Expecting 2560 events.
[15:41:36.813] <TB3>     INFO: 2560 events read in total (246ms).
[15:41:36.814] <TB3>     INFO: Test took 1468ms.
[15:41:36.816] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:41:37.323] <TB3>     INFO: Expecting 2560 events.
[15:41:38.283] <TB3>     INFO: 2560 events read in total (245ms).
[15:41:38.283] <TB3>     INFO: Test took 1467ms.
[15:41:38.285] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:41:38.791] <TB3>     INFO: Expecting 2560 events.
[15:41:39.748] <TB3>     INFO: 2560 events read in total (242ms).
[15:41:39.749] <TB3>     INFO: Test took 1464ms.
[15:41:39.751] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:41:40.257] <TB3>     INFO: Expecting 2560 events.
[15:41:41.214] <TB3>     INFO: 2560 events read in total (242ms).
[15:41:41.214] <TB3>     INFO: Test took 1463ms.
[15:41:41.217] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:41:41.723] <TB3>     INFO: Expecting 2560 events.
[15:41:42.682] <TB3>     INFO: 2560 events read in total (244ms).
[15:41:42.682] <TB3>     INFO: Test took 1465ms.
[15:41:42.684] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:41:43.191] <TB3>     INFO: Expecting 2560 events.
[15:41:44.150] <TB3>     INFO: 2560 events read in total (244ms).
[15:41:44.150] <TB3>     INFO: Test took 1466ms.
[15:41:44.153] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:41:44.659] <TB3>     INFO: Expecting 2560 events.
[15:41:45.619] <TB3>     INFO: 2560 events read in total (245ms).
[15:41:45.620] <TB3>     INFO: Test took 1467ms.
[15:41:45.622] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:41:46.128] <TB3>     INFO: Expecting 2560 events.
[15:41:47.089] <TB3>     INFO: 2560 events read in total (246ms).
[15:41:47.089] <TB3>     INFO: Test took 1467ms.
[15:41:47.092] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:41:47.598] <TB3>     INFO: Expecting 2560 events.
[15:41:48.557] <TB3>     INFO: 2560 events read in total (244ms).
[15:41:48.557] <TB3>     INFO: Test took 1466ms.
[15:41:48.559] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:41:49.066] <TB3>     INFO: Expecting 2560 events.
[15:41:50.026] <TB3>     INFO: 2560 events read in total (245ms).
[15:41:50.027] <TB3>     INFO: Test took 1468ms.
[15:41:50.030] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:41:50.536] <TB3>     INFO: Expecting 2560 events.
[15:41:51.496] <TB3>     INFO: 2560 events read in total (245ms).
[15:41:51.496] <TB3>     INFO: Test took 1466ms.
[15:41:51.499] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:41:52.005] <TB3>     INFO: Expecting 2560 events.
[15:41:52.963] <TB3>     INFO: 2560 events read in total (243ms).
[15:41:52.963] <TB3>     INFO: Test took 1464ms.
[15:41:52.965] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:41:53.471] <TB3>     INFO: Expecting 2560 events.
[15:41:54.429] <TB3>     INFO: 2560 events read in total (243ms).
[15:41:54.429] <TB3>     INFO: Test took 1464ms.
[15:41:55.450] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[15:41:55.450] <TB3>     INFO: PH scale (per ROC):    79  69  64  75  69  69  77  77  65  72  74  72  82  64  66  76
[15:41:55.450] <TB3>     INFO: PH offset (per ROC):  157 178 191 167 176 173 178 188 182 173 179 159 171 186 195 174
[15:41:55.625] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:41:55.627] <TB3>     INFO: ######################################################################
[15:41:55.628] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:41:55.628] <TB3>     INFO: ######################################################################
[15:41:55.628] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:41:55.639] <TB3>     INFO: scanning low vcal = 10
[15:41:55.982] <TB3>     INFO: Expecting 41600 events.
[15:41:59.698] <TB3>     INFO: 41600 events read in total (3001ms).
[15:41:59.699] <TB3>     INFO: Test took 4060ms.
[15:41:59.700] <TB3>     INFO: scanning low vcal = 20
[15:42:00.207] <TB3>     INFO: Expecting 41600 events.
[15:42:03.926] <TB3>     INFO: 41600 events read in total (3004ms).
[15:42:03.926] <TB3>     INFO: Test took 4226ms.
[15:42:03.928] <TB3>     INFO: scanning low vcal = 30
[15:42:04.434] <TB3>     INFO: Expecting 41600 events.
[15:42:08.164] <TB3>     INFO: 41600 events read in total (3015ms).
[15:42:08.165] <TB3>     INFO: Test took 4237ms.
[15:42:08.166] <TB3>     INFO: scanning low vcal = 40
[15:42:08.668] <TB3>     INFO: Expecting 41600 events.
[15:42:12.876] <TB3>     INFO: 41600 events read in total (3494ms).
[15:42:12.877] <TB3>     INFO: Test took 4711ms.
[15:42:12.880] <TB3>     INFO: scanning low vcal = 50
[15:42:13.301] <TB3>     INFO: Expecting 41600 events.
[15:42:17.515] <TB3>     INFO: 41600 events read in total (3499ms).
[15:42:17.515] <TB3>     INFO: Test took 4635ms.
[15:42:17.518] <TB3>     INFO: scanning low vcal = 60
[15:42:17.944] <TB3>     INFO: Expecting 41600 events.
[15:42:22.163] <TB3>     INFO: 41600 events read in total (3503ms).
[15:42:22.163] <TB3>     INFO: Test took 4645ms.
[15:42:22.166] <TB3>     INFO: scanning low vcal = 70
[15:42:22.592] <TB3>     INFO: Expecting 41600 events.
[15:42:26.805] <TB3>     INFO: 41600 events read in total (3498ms).
[15:42:26.806] <TB3>     INFO: Test took 4640ms.
[15:42:26.809] <TB3>     INFO: scanning low vcal = 80
[15:42:27.234] <TB3>     INFO: Expecting 41600 events.
[15:42:31.481] <TB3>     INFO: 41600 events read in total (3532ms).
[15:42:31.482] <TB3>     INFO: Test took 4673ms.
[15:42:31.485] <TB3>     INFO: scanning low vcal = 90
[15:42:31.908] <TB3>     INFO: Expecting 41600 events.
[15:42:36.124] <TB3>     INFO: 41600 events read in total (3501ms).
[15:42:36.125] <TB3>     INFO: Test took 4639ms.
[15:42:36.129] <TB3>     INFO: scanning low vcal = 100
[15:42:36.552] <TB3>     INFO: Expecting 41600 events.
[15:42:40.923] <TB3>     INFO: 41600 events read in total (3656ms).
[15:42:40.924] <TB3>     INFO: Test took 4795ms.
[15:42:40.927] <TB3>     INFO: scanning low vcal = 110
[15:42:41.353] <TB3>     INFO: Expecting 41600 events.
[15:42:45.568] <TB3>     INFO: 41600 events read in total (3500ms).
[15:42:45.568] <TB3>     INFO: Test took 4641ms.
[15:42:45.571] <TB3>     INFO: scanning low vcal = 120
[15:42:45.995] <TB3>     INFO: Expecting 41600 events.
[15:42:50.250] <TB3>     INFO: 41600 events read in total (3540ms).
[15:42:50.251] <TB3>     INFO: Test took 4680ms.
[15:42:50.253] <TB3>     INFO: scanning low vcal = 130
[15:42:50.676] <TB3>     INFO: Expecting 41600 events.
[15:42:54.936] <TB3>     INFO: 41600 events read in total (3545ms).
[15:42:54.937] <TB3>     INFO: Test took 4683ms.
[15:42:54.939] <TB3>     INFO: scanning low vcal = 140
[15:42:55.363] <TB3>     INFO: Expecting 41600 events.
[15:42:59.618] <TB3>     INFO: 41600 events read in total (3541ms).
[15:42:59.619] <TB3>     INFO: Test took 4680ms.
[15:42:59.622] <TB3>     INFO: scanning low vcal = 150
[15:43:00.045] <TB3>     INFO: Expecting 41600 events.
[15:43:04.289] <TB3>     INFO: 41600 events read in total (3529ms).
[15:43:04.290] <TB3>     INFO: Test took 4668ms.
[15:43:04.292] <TB3>     INFO: scanning low vcal = 160
[15:43:04.717] <TB3>     INFO: Expecting 41600 events.
[15:43:08.974] <TB3>     INFO: 41600 events read in total (3542ms).
[15:43:08.974] <TB3>     INFO: Test took 4681ms.
[15:43:08.977] <TB3>     INFO: scanning low vcal = 170
[15:43:09.403] <TB3>     INFO: Expecting 41600 events.
[15:43:13.688] <TB3>     INFO: 41600 events read in total (3570ms).
[15:43:13.689] <TB3>     INFO: Test took 4712ms.
[15:43:13.693] <TB3>     INFO: scanning low vcal = 180
[15:43:14.117] <TB3>     INFO: Expecting 41600 events.
[15:43:18.378] <TB3>     INFO: 41600 events read in total (3546ms).
[15:43:18.379] <TB3>     INFO: Test took 4686ms.
[15:43:18.382] <TB3>     INFO: scanning low vcal = 190
[15:43:18.804] <TB3>     INFO: Expecting 41600 events.
[15:43:23.077] <TB3>     INFO: 41600 events read in total (3559ms).
[15:43:23.078] <TB3>     INFO: Test took 4696ms.
[15:43:23.081] <TB3>     INFO: scanning low vcal = 200
[15:43:23.504] <TB3>     INFO: Expecting 41600 events.
[15:43:27.757] <TB3>     INFO: 41600 events read in total (3538ms).
[15:43:27.757] <TB3>     INFO: Test took 4676ms.
[15:43:27.761] <TB3>     INFO: scanning low vcal = 210
[15:43:28.186] <TB3>     INFO: Expecting 41600 events.
[15:43:32.452] <TB3>     INFO: 41600 events read in total (3552ms).
[15:43:32.453] <TB3>     INFO: Test took 4692ms.
[15:43:32.455] <TB3>     INFO: scanning low vcal = 220
[15:43:32.876] <TB3>     INFO: Expecting 41600 events.
[15:43:37.120] <TB3>     INFO: 41600 events read in total (3529ms).
[15:43:37.120] <TB3>     INFO: Test took 4664ms.
[15:43:37.123] <TB3>     INFO: scanning low vcal = 230
[15:43:37.548] <TB3>     INFO: Expecting 41600 events.
[15:43:41.842] <TB3>     INFO: 41600 events read in total (3579ms).
[15:43:41.842] <TB3>     INFO: Test took 4719ms.
[15:43:41.845] <TB3>     INFO: scanning low vcal = 240
[15:43:42.267] <TB3>     INFO: Expecting 41600 events.
[15:43:46.519] <TB3>     INFO: 41600 events read in total (3537ms).
[15:43:46.520] <TB3>     INFO: Test took 4675ms.
[15:43:46.522] <TB3>     INFO: scanning low vcal = 250
[15:43:46.945] <TB3>     INFO: Expecting 41600 events.
[15:43:51.201] <TB3>     INFO: 41600 events read in total (3541ms).
[15:43:51.201] <TB3>     INFO: Test took 4679ms.
[15:43:51.205] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:43:51.628] <TB3>     INFO: Expecting 41600 events.
[15:43:55.892] <TB3>     INFO: 41600 events read in total (3549ms).
[15:43:55.893] <TB3>     INFO: Test took 4688ms.
[15:43:55.896] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:43:56.318] <TB3>     INFO: Expecting 41600 events.
[15:44:00.567] <TB3>     INFO: 41600 events read in total (3535ms).
[15:44:00.568] <TB3>     INFO: Test took 4672ms.
[15:44:00.571] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:44:00.992] <TB3>     INFO: Expecting 41600 events.
[15:44:05.247] <TB3>     INFO: 41600 events read in total (3540ms).
[15:44:05.248] <TB3>     INFO: Test took 4677ms.
[15:44:05.251] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:44:05.672] <TB3>     INFO: Expecting 41600 events.
[15:44:09.925] <TB3>     INFO: 41600 events read in total (3538ms).
[15:44:09.926] <TB3>     INFO: Test took 4675ms.
[15:44:09.929] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:44:10.351] <TB3>     INFO: Expecting 41600 events.
[15:44:14.619] <TB3>     INFO: 41600 events read in total (3553ms).
[15:44:14.620] <TB3>     INFO: Test took 4690ms.
[15:44:15.175] <TB3>     INFO: PixTestGainPedestal::measure() done 
[15:44:15.178] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:44:15.178] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:44:15.178] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:44:15.179] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:44:15.179] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:44:15.179] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:44:15.179] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:44:15.179] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:44:15.179] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:44:15.180] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:44:15.180] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:44:15.180] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:44:15.180] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:44:15.180] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:44:15.180] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:44:15.181] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:44:52.874] <TB3>     INFO: PixTestGainPedestal::fit() done
[15:44:52.874] <TB3>     INFO: non-linearity mean:  0.950 0.960 0.955 0.962 0.961 0.958 0.964 0.965 0.953 0.947 0.959 0.953 0.961 0.952 0.950 0.951
[15:44:52.874] <TB3>     INFO: non-linearity RMS:   0.008 0.006 0.009 0.006 0.006 0.007 0.005 0.006 0.007 0.008 0.006 0.007 0.005 0.007 0.007 0.007
[15:44:52.874] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:44:52.898] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:44:52.922] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:44:52.946] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:44:52.969] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:44:52.993] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:44:53.017] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:44:53.041] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:44:53.064] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:44:53.088] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:44:53.111] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:44:53.134] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:44:53.157] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:44:53.181] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:44:53.204] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:44:53.227] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-1-39_FPIXTest-17C-Nebraska-160330-1423_2016-03-30_14h24m_1459365847//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:44:53.250] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[15:44:53.250] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:44:53.258] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:44:53.258] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:44:53.261] <TB3>     INFO: ######################################################################
[15:44:53.261] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:44:53.261] <TB3>     INFO: ######################################################################
[15:44:53.264] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:44:53.275] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:44:53.275] <TB3>     INFO:     run 1 of 1
[15:44:53.275] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:44:53.617] <TB3>     INFO: Expecting 3120000 events.
[15:45:43.914] <TB3>     INFO: 1260425 events read in total (49582ms).
[15:46:33.373] <TB3>     INFO: 2513765 events read in total (99042ms).
[15:46:57.394] <TB3>     INFO: 3120000 events read in total (123063ms).
[15:46:57.435] <TB3>     INFO: Test took 124161ms.
[15:46:57.512] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:46:57.631] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:46:59.070] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:47:00.530] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:47:01.963] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:47:03.438] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:47:04.816] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:47:06.245] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:47:07.689] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:47:09.189] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:47:10.712] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:47:12.121] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:47:13.640] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:47:15.069] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:47:16.511] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:47:17.962] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:47:19.434] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:47:20.900] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 425181184
[15:47:20.934] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:47:20.934] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.5282, RMS = 2.24346
[15:47:20.934] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:47:20.934] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:47:20.934] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.6195, RMS = 2.00464
[15:47:20.934] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 78
[15:47:20.935] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:47:20.935] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.3567, RMS = 1.443
[15:47:20.935] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[15:47:20.936] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:47:20.936] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.0003, RMS = 1.35057
[15:47:20.936] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:47:20.937] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:47:20.937] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.544, RMS = 2.48025
[15:47:20.937] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[15:47:20.937] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:47:20.937] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.7662, RMS = 3.34751
[15:47:20.937] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[15:47:20.939] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:47:20.939] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.4194, RMS = 1.28743
[15:47:20.939] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:47:20.939] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:47:20.939] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.6802, RMS = 1.51856
[15:47:20.939] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:47:20.941] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:47:20.941] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 66.717, RMS = 2.19911
[15:47:20.941] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 78
[15:47:20.941] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:47:20.941] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 62.3137, RMS = 2.50208
[15:47:20.941] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 75
[15:47:20.942] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:47:20.942] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.8848, RMS = 1.65162
[15:47:20.942] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:47:20.942] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:47:20.943] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.3476, RMS = 1.97927
[15:47:20.943] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:47:20.944] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:47:20.944] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.0548, RMS = 1.4486
[15:47:20.944] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:47:20.944] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:47:20.944] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.55, RMS = 1.45549
[15:47:20.944] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:47:20.945] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:47:20.945] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.6599, RMS = 1.50849
[15:47:20.945] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[15:47:20.945] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:47:20.945] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.0422, RMS = 1.44885
[15:47:20.945] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:47:20.946] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:47:20.946] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.3163, RMS = 1.83312
[15:47:20.946] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[15:47:20.946] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:47:20.946] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.8942, RMS = 1.33464
[15:47:20.946] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:47:20.948] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:47:20.948] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.2149, RMS = 2.00619
[15:47:20.948] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[15:47:20.948] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:47:20.948] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 64.3124, RMS = 1.7124
[15:47:20.948] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 73
[15:47:20.949] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:47:20.949] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.6023, RMS = 2.10453
[15:47:20.949] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:47:20.949] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:47:20.949] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.8577, RMS = 1.52253
[15:47:20.949] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:47:20.950] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:47:20.950] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.4535, RMS = 2.04869
[15:47:20.950] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[15:47:20.950] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:47:20.950] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.5363, RMS = 1.74978
[15:47:20.950] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 77
[15:47:20.951] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:47:20.951] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.7374, RMS = 2.16475
[15:47:20.951] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:47:20.951] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:47:20.951] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 65.1869, RMS = 2.16066
[15:47:20.951] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 76
[15:47:20.952] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:47:20.952] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.0181, RMS = 1.62783
[15:47:20.952] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[15:47:20.952] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:47:20.952] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.3278, RMS = 2.38037
[15:47:20.952] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:47:20.954] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:47:20.954] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.8461, RMS = 1.88038
[15:47:20.954] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[15:47:20.954] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:47:20.954] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.0788, RMS = 1.6614
[15:47:20.954] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:47:20.955] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:47:20.955] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.5031, RMS = 1.86176
[15:47:20.955] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:47:20.955] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:47:20.955] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.7207, RMS = 2.55735
[15:47:20.955] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:47:20.958] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 147 seconds
[15:47:20.958] <TB3>     INFO: number of dead bumps (per ROC):     0    2    2    0    0    2    1    1    1    1    0    0    0    0    0    0
[15:47:20.958] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:47:21.053] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:47:21.053] <TB3>     INFO: enter test to run
[15:47:21.053] <TB3>     INFO:   test:  no parameter change
[15:47:21.054] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 387.5mA
[15:47:21.055] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 463.9mA
[15:47:21.055] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.5 C
[15:47:21.055] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:47:21.553] <TB3>    QUIET: Connection to board 24 closed.
[15:47:21.554] <TB3>     INFO: pXar: this is the end, my friend
[15:47:21.554] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
