Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Dec 16 19:37:52 2020
| Host         : LAPTOP-AK69LFVF running 64-bit major release  (build 9200)
| Command      : report_methodology -file Control_methodology_drc_routed.rpt -pb Control_methodology_drc_routed.pb -rpx Control_methodology_drc_routed.rpx
| Design       : Control
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 8
+-----------+----------+-------------------+------------+
| Rule      | Severity | Description       | Violations |
+-----------+----------+-------------------+------------+
| TIMING-20 | Warning  | Non-clocked latch | 8          |
+-----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-20#1 Warning
Non-clocked latch  
The latch aluc_reg[0] cannot be properly analyzed as its control pin aluc_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch aluc_reg[1] cannot be properly analyzed as its control pin aluc_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch aluc_reg[2] cannot be properly analyzed as its control pin aluc_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch aluimm_reg cannot be properly analyzed as its control pin aluimm_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch m2reg_reg cannot be properly analyzed as its control pin m2reg_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch regr1_reg cannot be properly analyzed as its control pin regr1_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch wmem_reg cannot be properly analyzed as its control pin wmem_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch wreg_reg cannot be properly analyzed as its control pin wreg_reg/G is not reached by a timing clock
Related violations: <none>


