<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN">
<HTML
><HEAD
><TITLE
>Low Level System Information</TITLE
><META
NAME="GENERATOR"
CONTENT="Modular DocBook HTML Stylesheet Version 1.76b+
"><LINK
REL="HOME"
TITLE="64-bit PowerPC ELF Application Binary Interface Supplement 1.4.1"
HREF="book1.html"><LINK
REL="PREVIOUS"
TITLE="Software Installation"
HREF="install.html"><LINK
REL="NEXT"
TITLE="Function Calling Sequence"
HREF="func_call.html"></HEAD
><BODY
CLASS="CHAPTER"
BGCOLOR="#FFFFFF"
TEXT="#000000"
LINK="#0000FF"
VLINK="#840084"
ALINK="#0000FF"
><DIV
CLASS="NAVHEADER"
><TABLE
SUMMARY="Header navigation table"
WIDTH="100%"
BORDER="0"
CELLPADDING="0"
CELLSPACING="0"
><TR
><TH
COLSPAN="3"
ALIGN="center"
>64-bit PowerPC ELF Application Binary Interface Supplement 1.4.1</TH
></TR
><TR
><TD
WIDTH="10%"
ALIGN="left"
VALIGN="bottom"
><A
HREF="install.html"
ACCESSKEY="P"
>&#60;&#60;&#60; Previous</A
></TD
><TD
WIDTH="80%"
ALIGN="center"
VALIGN="bottom"
></TD
><TD
WIDTH="10%"
ALIGN="right"
VALIGN="bottom"
><A
HREF="func_call.html"
ACCESSKEY="N"
>Next &#62;&#62;&#62;</A
></TD
></TR
></TABLE
><HR
ALIGN="LEFT"
WIDTH="100%"></DIV
><DIV
CLASS="CHAPTER"
><H1
><A
NAME="LOW_LEVEL"
></A
>Chapter 3. Low Level System Information</H1
><P
></P
><DIV
CLASS="SECT1"
><H1
CLASS="SECT1"
><A
NAME="MACHINE"
></A
>3.1. Machine Interface</H1
><P
></P
><DIV
CLASS="SECT2"
><H2
CLASS="SECT2"
><A
NAME="PROCESSOR"
></A
>3.1.1. Processor Architecture</H2
><P
><I
CLASS="CITETITLE"
>The PowerPC Architecture: A Specification for A New Family of RISC Processors
			</I
> defines the 64-bit PowerPC Architecture.  Programs intended to execute directly on the 
			processor use the 64-bit PowerPC instruction set, and the instruction encodings and semantics of the 
			architecture.
			</P
><P
>An application program can assume that all instructions defined by the architecture that are neither 
			privileged nor optional exist and work as documented.  However, the "Fixed-Point Move Assist" 
			instructions are not available in little-endian implementations.  In little-endian mode, these instructions 
			always cause alignment exceptions in the 64-bit PowerPC Architecture; in big-endian mode they are 
			usually slower than a sequence of other instructions that have the same effect.
			</P
><P
>To be ABI-conforming, the processor must implement the instructions of the architecture, perform the 
			 specified operations, and produce the expected results.  The ABI neither places performance constraints 
			on systems nor specifies what instructions must be implemented in hardware.  A software emulation of the 
			architecture could conform to the ABI.
			</P
><P
>Some processors might support the optional instructions in the 64-bit PowerPC Architecture, or 
			additional non-64-bit-PowerPC instructions or capabilities.  Programs that use those instructions or 
			capabilities do not conform to the 64-bit PowerPC ABI; executing them on machines without the additional 
			capabilities gives undefined behavior.
			</P
></DIV
><DIV
CLASS="SECT2"
><H2
CLASS="SECT2"
><A
NAME="DATA_REP"
></A
>3.1.2. Data Representation</H2
><P
></P
></DIV
><DIV
CLASS="SECT2"
><H2
CLASS="SECT2"
><A
NAME="BYTE_ORDER"
></A
>3.1.3. Byte Ordering</H2
><P
>The architecture defines an 8-bit byte, a 16-bit halfword, a 32-bit word, a 64-bit doubleword, and a 
			128-bit quadword.  Byte ordering defines how the bytes that make up halfwords, words, doublewords, and 
			quadwords are ordered in memory.  Most significant byte (MSB) byte ordering, or "big-endian" as it is 
			sometimes called, means that the most significant byte is located in the lowest addressed byte position 
			in a storage unit (byte 0).  Least significant byte (LSB) byte ordering, or "little-endian" as it is sometimes 
			called, means that the least significant byte is located in the lowest addressed byte position in a storage 
			unit (byte 0).
			</P
><P
>The 64-bit PowerPC processor family supports either big-endian or little-endian byte ordering.  This 
			specification defines two ABIs, one for each type of byte ordering.  An implementation must state which 
			type of byte ordering it supports. The following figures illustrate the conventions for bit and byte numbering 
			within various width storage units.  These conventions apply to both integer data and floating-point data, 
			where the most significant byte of a floating-point value holds the sign and at least the start of the exponent.
  			The figures show little-endian byte numbers in the upper right corners, big-endian byte numbers in the 
			upper left corners, and bit numbers in the lower corners.
			</P
><DIV
CLASS="NOTE"
><BLOCKQUOTE
CLASS="NOTE"
><P
><B
>Note: </B
>In the 64-bit PowerPC Architecture documentation, the bits in a word are 
					numbered from left to right (MSB to LSB), and figures usually show only the big-endian 
					byte order.</P
></BLOCKQUOTE
></DIV
><DIV
CLASS="FIGURE"
><A
NAME="AEN126"
></A
><TABLE
BORDER="0"
BGCOLOR="#E0E0E0"
WIDTH="100%"
><TR
><TD
><PRE
CLASS="SCREEN"
>+-------+-------+
|0     1|1     0|
|  msb  |  lsb  |
|0     7| 8   15|
+-------+-------+</PRE
></TD
></TR
></TABLE
><P
><B
>Figure 3-1. Bit and Byte Numbering in Halfwords</B
></P
></DIV
><DIV
CLASS="FIGURE"
><A
NAME="AEN129"
></A
><TABLE
BORDER="0"
BGCOLOR="#E0E0E0"
WIDTH="100%"
><TR
><TD
><PRE
CLASS="SCREEN"
>+-------+-------+-------+-------+
|0     3|1     2|2     1|3     0|
|  msb  |       |       |  lsb  |
|0     7|8    15|16   23|24   31|
+-------+-------+-------+-------+</PRE
></TD
></TR
></TABLE
><P
><B
>Figure 3-2. Bit and Byte Numbering in Words</B
></P
></DIV
><DIV
CLASS="FIGURE"
><A
NAME="AEN132"
></A
><TABLE
BORDER="0"
BGCOLOR="#E0E0E0"
WIDTH="100%"
><TR
><TD
><PRE
CLASS="SCREEN"
>+-------+-------+-------+-------+
|0     7|1     6|2     5|3     4|
|  msb  |       |       |       |
|0     7|8    15|16   23|24   31|
+-------+-------+-------+-------+
|4     3|5     2|6     1|7     0|
|       |       |       |  lsb  |
|32   39|40   47|48   55|56   63|
+-------+-------+-------+-------+</PRE
></TD
></TR
></TABLE
><P
><B
>Figure 3-3. Bit and Byte Numbering in Doublewords</B
></P
></DIV
><DIV
CLASS="FIGURE"
><A
NAME="AEN135"
></A
><TABLE
BORDER="0"
BGCOLOR="#E0E0E0"
WIDTH="100%"
><TR
><TD
><PRE
CLASS="SCREEN"
>+-------+-------+-------+-------+
|0    15|1    14|2    13|3    12|
|  msb  |       |       |       |
|0     7|8    15|16   23|24   31|
+-------+-------+-------+-------+
|4    11|5    10|6     9|7     8|
|       |       |       |       |
|32   39|40   47|48   55|56   63|
+-------+-------+-------+-------+
|8     7|9     6|10    5|11    4|
|       |       |       |       |
|64   71|72   79|80   87|88   95|
+-------+-------+-------+-------+
|12    3|13    2|14    1|15    0|
|       |       |       |  lsb  |
|96  103|104 111|112 119|120 127|
+-------+-------+-------+-------+</PRE
></TD
></TR
></TABLE
><P
><B
>Figure 3-4. Bit and Byte Numbering in Quadwords</B
></P
></DIV
></DIV
><DIV
CLASS="SECT2"
><H2
CLASS="SECT2"
><A
NAME="FUND_TYPE"
></A
>3.1.4. Fundamental Types</H2
><P
>The following table shows how ANSI C scalar types correspond to those of the 64-bit PowerPC 
			processor. For all types, a NULL pointer has the value zero.  The alignment column specifies the required 
			alignment of a field of the given type within a struct.  The required alignment of a double or long double 
			field is word, not doubleword or quadword as might be expected from the size of the field.  Variables may 
			be more strictly aligned than is shown in the table above, but fields in a struct must follow the alignment 
			specified above in order to ensure consistent struct mapping.
			</P
><P
>"Extended precision" IBM AIX<sup
>TM</sup
> 128-bit long double 
			format composed of two  double-precision numbers with different magnitudes that do not overlap.  The 
			high-order double-precision value (the one that comes first in storage) must have the larger magnitude. The  			 value of the extended-precision number is the sum of the two double-precision values.  For a value of 
			NaN or infinity, you must encode one of these values within the high-order double-precision value. The 
			low-order value is not significant.  Extended precision provides the same range of double precision (about 
			10<SUP
>(-308)</SUP
> to 10<SUP
>308</SUP
>) but more precision (a variable amount, about 31 decimal digits or more).  The 
			software support is restricted to round-to-nearest mode. Programs that use extended precision must ensure 
			that this rounding mode is in effect when extended-precision calculations are performed.
			</P
><TABLE
BORDER="0"
BGCOLOR="#E0E0E0"
WIDTH="100%"
><TR
><TD
><PRE
CLASS="SCREEN"
>Type         ANSI C          sizeof    Alignment    PowerPC
-------------------------------------------------------------------------
Character    char            1         byte         unsigned byte
             unsigned char
             ------------------------------------------------------------
             signed char     1         byte         signed byte
             ------------------------------------------------------------
             short           2         halfword     signed halfword
             signed short
             ------------------------------------------------------------
             unsigned short  2         halfword     unsigned halfword
-------------------------------------------------------------------------
Integral     int             4         word         signed word
             signed int
             enum
             ------------------------------------------------------------
             unsigned int    4         word         unsigned word
             ------------------------------------------------------------
             long int        8         doubleword   signed doubleword
             signed long
             long long
             ------------------------------------------------------------
             unsigned long   8         doubleword   unsigned doubleword
             unsigned long long
-------------------------------------------------------------------------
Pointer      any *           8         doubleword   unsigned doubleword
             any (*) ()
-------------------------------------------------------------------------
Floating     float           4         word         single precision
             ------------------------------------------------------------
             double          8         word         double precision
             ------------------------------------------------------------
             long double     16        word         extended precision
				</PRE
></TD
></TR
></TABLE
><DIV
CLASS="NOTE"
><BLOCKQUOTE
CLASS="NOTE"
><P
><B
>Note: </B
>When compared to the 32-bit PowerPC Processor Supplement, the size and alignment of 
				long has changed, and the alignment of double and long double has changed.  A compiler may 
				provide options to use different sizes and alignments; however, any object compiled with those 
				options will not conform to the 64-bit PowerPC Processor Supplement.</P
></BLOCKQUOTE
></DIV
></DIV
><DIV
CLASS="SECT2"
><H2
CLASS="SECT2"
><A
NAME="AGG_UNION"
></A
>3.1.5. Aggregates and Union</H2
><P
>Aggregates (structures and arrays) and unions assume the alignment of their most strictly aligned 
			component, that is, the component with the largest alignment.  The size of any object, including aggregates 
			and unions, is always a multiple of the alignment of the object.  An array uses the same alignment as its 
			elements.  Structure and union objects may require padding to meet size and alignment constraints:
			</P
><P
></P
><UL
><LI
><P
>An entire structure or union object is aligned on the same 
					boundary   as its most strictly aligned member.</P
></LI
><LI
><P
>Each member is assigned to the lowest available offset with the appropriate 
					alignment. This may require internal padding, depending on the previous member.
					</P
></LI
><LI
><P
>If necessary, a structure's size is increased to make it a multiple of the 
					structure's alignment.  This may require tail padding, depending on the last member.
					</P
></LI
></UL
><P
>In the following examples, members' byte offsets for little-endian implementations appear in the upper 
			 right corners; offsets for big-endian implementations in the upper left corners.
			</P
><DIV
CLASS="FIGURE"
><A
NAME="AEN160"
></A
><TABLE
BORDER="0"
BGCOLOR="#E0E0E0"
WIDTH="100%"
><TR
><TD
><PRE
CLASS="PROGRAMLISTING"
>struct {
  char c;
};
					</PRE
></TD
></TR
></TABLE
><TABLE
BORDER="0"
BGCOLOR="#E0E0E0"
WIDTH="100%"
><TR
><TD
><PRE
CLASS="SYNOPSIS"
>byte aligned, sizeof is 1</PRE
></TD
></TR
></TABLE
><TABLE
BORDER="0"
BGCOLOR="#E0E0E0"
WIDTH="100%"
><TR
><TD
><PRE
CLASS="SCREEN"
>+-------+
|0     0|
|   c   |
+-------+</PRE
></TD
></TR
></TABLE
><P
><B
>Figure 3-5. Structure Smaller Than a Word</B
></P
></DIV
><DIV
CLASS="FIGURE"
><A
NAME="AEN165"
></A
><TABLE
BORDER="0"
BGCOLOR="#E0E0E0"
WIDTH="100%"
><TR
><TD
><PRE
CLASS="PROGRAMLISTING"
>struct {
  char  c;
  char  d;
  short s;
  int   n;
};
					</PRE
></TD
></TR
></TABLE
><TABLE
BORDER="0"
BGCOLOR="#E0E0E0"
WIDTH="100%"
><TR
><TD
><PRE
CLASS="SYNOPSIS"
>word aligned, sizeof is 8</PRE
></TD
></TR
></TABLE
><TABLE
BORDER="0"
BGCOLOR="#E0E0E0"
WIDTH="100%"
><TR
><TD
><PRE
CLASS="SCREEN"
>little endian:

+-------+-------+-------+-------+
|              2|      1|      0|
|       s       |   d   |   c   |
+-------+-------+-------+-------+
|                              4|
|               n               |
+-------+-------+-------+-------+
					
big endian:

+-------+-------+-------+-------+
|0      |1      |2              |
|   c   |   d   |       s       |
+-------+-------+-------+-------+
|4                              |
|               n               |
+-------+-------+-------+-------+
					</PRE
></TD
></TR
></TABLE
><P
><B
>Figure 3-6. No Padding</B
></P
></DIV
><DIV
CLASS="FIGURE"
><A
NAME="AEN170"
></A
><TABLE
BORDER="0"
BGCOLOR="#E0E0E0"
WIDTH="100%"
><TR
><TD
><PRE
CLASS="PROGRAMLISTING"
>struct {
  char  c;
  short s;
};</PRE
></TD
></TR
></TABLE
><TABLE
BORDER="0"
BGCOLOR="#E0E0E0"
WIDTH="100%"
><TR
><TD
><PRE
CLASS="SYNOPSIS"
>halfword aligned, sizeof is 4</PRE
></TD
></TR
></TABLE
><TABLE
BORDER="0"
BGCOLOR="#E0E0E0"
WIDTH="100%"
><TR
><TD
><PRE
CLASS="SCREEN"
>little endian:

+-------+-------+-------+-------+
|              2|      1|      0|
|       s       |  pad  |   c   |
+-------+-------+-------+-------+

big endian:

+-------+-------+-------+-------+
|0      |1      |2              |
|   c   |  pad  |       s       |
+-------+-------+-------+-------+
					</PRE
></TD
></TR
></TABLE
><P
><B
>Figure 3-7. Internal Padding</B
></P
></DIV
><DIV
CLASS="FIGURE"
><A
NAME="AEN175"
></A
><TABLE
BORDER="0"
BGCOLOR="#E0E0E0"
WIDTH="100%"
><TR
><TD
><PRE
CLASS="PROGRAMLISTING"
>struct {
 char   c;
 double d;
 short  s;
};
						</PRE
></TD
></TR
></TABLE
><TABLE
BORDER="0"
BGCOLOR="#E0E0E0"
WIDTH="100%"
><TR
><TD
><PRE
CLASS="SYNOPSIS"
>word aligned, sizeof is 16</PRE
></TD
></TR
></TABLE
><TABLE
BORDER="0"
BGCOLOR="#E0E0E0"
WIDTH="100%"
><TR
><TD
><PRE
CLASS="SCREEN"
>little endian:

+-------+-------+-------+-------+
|                      1|      0|
|          pad          |   c   |
+-------+-------+-------+-------+
|                              4|
|               d               |
+-------+-------+-------+-------+
|                              8|
|               d               |
+-------+-------+-------+-------+
|             14|             12|
|      pad      |       s       |
+-------+-------+-------+-------+

big endian:

+-------+-------+-------+-------+
|0      |1                      |
|   c   |          pad          |
+-------+-------+-------+-------+
|4                              |
|               d               |
+-------+-------+-------+-------+
|8                              |
|               d               |
+-------+-------+-------+-------+
|12             |14             |
|       s       |      pad      |
+-------+-------+-------+-------+
						</PRE
></TD
></TR
></TABLE
><P
><B
>Figure 3-8. Internal and Tail Padding</B
></P
></DIV
><DIV
CLASS="FIGURE"
><A
NAME="AEN180"
></A
><TABLE
BORDER="0"
BGCOLOR="#E0E0E0"
WIDTH="100%"
><TR
><TD
><PRE
CLASS="PROGRAMLISTING"
>union {
  char  c;
  short s;
  int   j;
};</PRE
></TD
></TR
></TABLE
><TABLE
BORDER="0"
BGCOLOR="#E0E0E0"
WIDTH="100%"
><TR
><TD
><PRE
CLASS="SYNOPSIS"
>word aligned, sizeof is 4</PRE
></TD
></TR
></TABLE
><TABLE
BORDER="0"
BGCOLOR="#E0E0E0"
WIDTH="100%"
><TR
><TD
><PRE
CLASS="SCREEN"
>little endian:

+-------+-------+-------+-------+
|                      1|      0|
|          pad          |   c   |
+-------+-------+-------+-------+
|              2|              0|
|      pad      |       s       |
+-------+-------+-------+-------+
|                              0|
|               j               |
+-------+-------+-------+-------+

big endian:

+-------+-------+-------+-------+
|0      |1                      |
|   c   |          pad          |
+-------+-------+-------+-------+
|0              |2              |
|       s       |      pad      |
+-------+-------+-------+-------+
|0                              |
|               j               |
+-------+-------+-------+-------+
						</PRE
></TD
></TR
></TABLE
><P
><B
>Figure 3-9. Union Allocation</B
></P
></DIV
></DIV
><DIV
CLASS="SECT2"
><H2
CLASS="SECT2"
><A
NAME="BITFIELD"
></A
>3.1.6. Bit-fields</H2
><P
>C struct and union definitions may have "bit-fields," defining integral objects with a specified 
			number of bits.
			</P
><P
>In the following table, a signed range goes from  - (2<SUP
>(w - 1)</SUP
>) to 
			(2<SUP
>(w - 1)</SUP
>) - 1 and an unsigned range goes from 0 to 
			(2<SUP
>w</SUP
>) - 1.  In these formulas, the operator ** represents exponentiation.</P
><P
><B
CLASS="COMMAND"
>***Is it ok that I replaced the "**" with superscripts?***</B
></P
><TABLE
BORDER="0"
BGCOLOR="#E0E0E0"
WIDTH="100%"
><TR
><TD
><PRE
CLASS="SCREEN"
>Bit-field type        Width (w)          Range
-------------------------------------------------
signed char           1 to 8             signed
char                                     unsigned
unsigned char                            unsigned
-------------------------------------------------
signed short          1 to 16            signed
short                                    signed
unsigned short                           unsigned
-------------------------------------------------
signed int            1 to 32            signed
int                                      signed
unsigned int                             unsigned
enum                                     unsigned
-------------------------------------------------
signed long           1 to 64            signed
long                                     signed
unsigned long                            unsigned</PRE
></TD
></TR
></TABLE
><P
>"Plain" bit-fields (that is, those neither signed nor unsigned) may have either positive or negative 
			values, except in the case of plain char, which is always positive.  Bit-fields obey the same size and 
			alignment rules as other structure and union members, with the following additions:
			</P
><P
></P
><UL
><LI
><P
>Bit-fields are allocated from right to left (least to most significant) on 
					little-endian implementations and from left to right (most to least significant) on 
					big-endian implementations.</P
></LI
><LI
><P
>Bit-fields are limited to at most 64 bits.  Adjacent bit-fields that cross a 
					64-bit boundary will start a new storage unit.</P
></LI
><LI
><P
>The alignment of a bit-field is the same as the alignment of the base 
					type of the bit-field.  Thus, an int bit-field will have word alignment.</P
></LI
><LI
><P
>Bit-fields must share a storage unit with other structure and union 
					members (either bit-field or non-bit-field) if and only if there is sufficient space within the 
					 storage unit.</P
></LI
><LI
><P
>Unnamed bit-fields' types do not affect the alignment of a structure or 
					union, although an individual bit-field's member offsets obey the alignment constraints.  
					An unnamed, zero-width bit-field shall prevent any further member, bit-field or other, 
					from residing in the storage unit corresponding to the type of the zero-width bit-field.
					</P
></LI
></UL
><DIV
CLASS="NOTE"
><BLOCKQUOTE
CLASS="NOTE"
><P
><B
>Note: </B
>The 64-bit PowerOpen ABI restricts bit-fields to be of type signed int, unsigned int, plain 
				int, long, or unsigned long.  This document does not have that restriction.</P
><P
>The 32-bit PowerPC Processor Supplement specifies that a bit-field must entirely reside in 
				 a storage unit appropriate for its declared type.  This document only restricts bit-fields to a 64-bit 
				storage unit.</P
></BLOCKQUOTE
></DIV
><P
>The following examples show struct and union members' byte offsets in the upper right corners for 
			little-endian implementations, and in the upper left corners for big-endian implementations. Bit numbers 
			appear in the lower corners.
			</P
><DIV
CLASS="FIGURE"
><A
NAME="AEN212"
></A
><TABLE
BORDER="0"
BGCOLOR="#E0E0E0"
WIDTH="100%"
><TR
><TD
><PRE
CLASS="SCREEN"
>0x01020304

+-------+-------+-------+-------+
|0     3|1     2|2     1|3     0|
|  01   |  02   |  03   |  04   |
|0     7|8    15|16   23|24   31|
+-------+-------+-------+-------+</PRE
></TD
></TR
></TABLE
><P
><B
>Figure 3-10. Bit Numbering</B
></P
></DIV
><DIV
CLASS="FIGURE"
><A
NAME="AEN215"
></A
><TABLE
BORDER="0"
BGCOLOR="#E0E0E0"
WIDTH="100%"
><TR
><TD
><PRE
CLASS="PROGRAMLISTING"
>struct {
  int j : 5;
  int k : 6;
  int m : 7;
};</PRE
></TD
></TR
></TABLE
><TABLE
BORDER="0"
BGCOLOR="#E0E0E0"
WIDTH="100%"
><TR
><TD
><PRE
CLASS="SYNOPSIS"
>word aligned, sizeof is 4</PRE
></TD
></TR
></TABLE
><TABLE
BORDER="0"
BGCOLOR="#E0E0E0"
WIDTH="100%"
><TR
><TD
><PRE
CLASS="SCREEN"
>little endian:

+----------+-------+------+-----+
|          |       |      |    0|
|    pad   |   m   |  k   |  j  |
|0       13|14   20|21  26|27 31|
+----------+-------+------+-----+

big endian:

+-----+------+-------+----------+
|0    |      |       |          |
|  j  |  k   |   m   |   pad    |
|0   4|5   10|11   17|18      31|
+-----+------+-------+----------+</PRE
></TD
></TR
></TABLE
><P
><B
>Figure 3-11. Bit-field Allocation</B
></P
></DIV
><DIV
CLASS="FIGURE"
><A
NAME="AEN220"
></A
><TABLE
BORDER="0"
BGCOLOR="#E0E0E0"
WIDTH="100%"
><TR
><TD
><PRE
CLASS="PROGRAMLISTING"
>struct {
  short s : 9;
  int   j : 9;
  char  c;
  short t : 9;
  short u : 9;
  char  d;
};</PRE
></TD
></TR
></TABLE
><TABLE
BORDER="0"
BGCOLOR="#E0E0E0"
WIDTH="100%"
><TR
><TD
><PRE
CLASS="SYNOPSIS"
>word aligned, sizeof is 8</PRE
></TD
></TR
></TABLE
><TABLE
BORDER="0"
BGCOLOR="#E0E0E0"
WIDTH="100%"
><TR
><TD
><PRE
CLASS="SCREEN"
>little endian:

+-------+-----+--------+--------+
|      3|     |        |       0|
|   c   | pad |   j    |   s    |
|0     7|8  13|14    22|23    31|
+-------+-----+--------+--------+
|      7|     |        |       4|
|   d   | pad |   u    |   t    |
|0     7|8  13|14    22|23    31|
+-------+-----+--------+--------+

big endian:

+--------+--------+-----+-------+
|0       |        |     |3      |
|   s    |   j    | pad |   c   |
|0      8|9     17|18 23|24   31|
+--------+--------+-----+-------+
|4       |        |     |7      |
|   t    |   u    | pad |   d   |
|0      8|9     17|18 23|24   31|
+--------+--------+-----+-------+</PRE
></TD
></TR
></TABLE
><P
><B
>Figure 3-12. Boundary Alignment</B
></P
></DIV
><DIV
CLASS="FIGURE"
><A
NAME="AEN225"
></A
><TABLE
BORDER="0"
BGCOLOR="#E0E0E0"
WIDTH="100%"
><TR
><TD
><PRE
CLASS="PROGRAMLISTING"
>struct {
  long i : 56;
  int  j : 9:
};</PRE
></TD
></TR
></TABLE
><TABLE
BORDER="0"
BGCOLOR="#E0E0E0"
WIDTH="100%"
><TR
><TD
><PRE
CLASS="SYNOPSIS"
>doubleword aligned, sizeof is 16</PRE
></TD
></TR
></TABLE
><TABLE
BORDER="0"
BGCOLOR="#E0E0E0"
WIDTH="100%"
><TR
><TD
><PRE
CLASS="SCREEN"
>little endian:

+-------------------------------+
|                              0|
|              i                |
|0                            31|
+-------+-----------------------+
|       |                      4|
|  pad  |         i             |
|32   39|40                   63|
+-------+--------------+--------+
|                      |       8|
|         pad          |   j    |
|0                   22|23    31|
+----------------------+--------+
|                             12|
|             pad               |
|0                            31|
+-------------------------------+

big endian:

+-------------------------------+
|0                              |
|              i                |
|0                            31|
+-----------------------+-------+
|4                      |       |
|           i           |  pad  |
|32                   55|56   63|
+--------+--------------+-------+
|8       |                      |
|   j    |        pad           |
|0      8|9                   31|
+----------------------+--------+
|12                             |
|             pad               |
|0                            31|
+-------------------------------+</PRE
></TD
></TR
></TABLE
><P
><B
>Figure 3-13. Doubleword Boundary Alignment</B
></P
></DIV
><DIV
CLASS="FIGURE"
><A
NAME="AEN230"
></A
><TABLE
BORDER="0"
BGCOLOR="#E0E0E0"
WIDTH="100%"
><TR
><TD
><PRE
CLASS="PROGRAMLISTING"
>struct {
  char  c;
  short s : 8;
};</PRE
></TD
></TR
></TABLE
><TABLE
BORDER="0"
BGCOLOR="#E0E0E0"
WIDTH="100%"
><TR
><TD
><PRE
CLASS="SYNOPSIS"
>halfword aligned, sizeof is 2</PRE
></TD
></TR
></TABLE
><TABLE
BORDER="0"
BGCOLOR="#E0E0E0"
WIDTH="100%"
><TR
><TD
><PRE
CLASS="SCREEN"
>little endian:

+-------+-------+
|      1|      0|
|   s   |   c   |
|0     7|8    15|
+-------+-------+

big endian:

+-------+-------+
|0      |1      |
|   c   |   s   |
|0     7|8    15|
+-------+-------+</PRE
></TD
></TR
></TABLE
><P
><B
>Figure 3-14. Storage Unit Sharing</B
></P
></DIV
><DIV
CLASS="FIGURE"
><A
NAME="AEN235"
></A
><TABLE
BORDER="0"
BGCOLOR="#E0E0E0"
WIDTH="100%"
><TR
><TD
><PRE
CLASS="PROGRAMLISTING"
>union {
  char  c;
  short s : 8;
};</PRE
></TD
></TR
></TABLE
><TABLE
BORDER="0"
BGCOLOR="#E0E0E0"
WIDTH="100%"
><TR
><TD
><PRE
CLASS="SYNOPSIS"
>halfword aligned, sizeof is 2</PRE
></TD
></TR
></TABLE
><TABLE
BORDER="0"
BGCOLOR="#E0E0E0"
WIDTH="100%"
><TR
><TD
><PRE
CLASS="SCREEN"
>little endian:

+-------+-------+
|      1|      0|
|  pad  |   c   |
|0     7|8    15|
+-------+-------+
|      1|      0|
|  pad  |   s   |
|0     7|8    15|
+-------+-------+

big endian:

+-------+-------+
|0      |1      |
|   c   |  pad  |
|0     7|8    15|
+-------+-------+
|0      |1      |
|   s   |  pad  |
|0     7|8    15|
+-------+-------+</PRE
></TD
></TR
></TABLE
><P
><B
>Figure 3-15. Union Allocation</B
></P
></DIV
><DIV
CLASS="FIGURE"
><A
NAME="AEN240"
></A
><TABLE
BORDER="0"
BGCOLOR="#E0E0E0"
WIDTH="100%"
><TR
><TD
><PRE
CLASS="PROGRAMLISTING"
>struct {
  char  c;
  int   : 0;
  char  d;
  short : 9;
  char  e;
};</PRE
></TD
></TR
></TABLE
><TABLE
BORDER="0"
BGCOLOR="#E0E0E0"
WIDTH="100%"
><TR
><TD
><PRE
CLASS="SYNOPSIS"
>byte aligned, sizeof is 8</PRE
></TD
></TR
></TABLE
><TABLE
BORDER="0"
BGCOLOR="#E0E0E0"
WIDTH="100%"
><TR
><TD
><PRE
CLASS="SCREEN"
>little endian:

+-----------------------+-------+
|                      1|      0|
|           :0          |   c   |
|0                    23|24   31|
+-------+------+--------+-------+
|      7|      |        |      4|
|   e   | pad  |   :9   |   d   |
|0     7|8   14|15    23|24   31|
+-------+------+--------+-------+

big endian:

+-------+-----------------------+
|0      |1                      |
|   c   |          :0           |
|0     7|8                    31|
+-------+--------+------+-------+
|4      |        |      |7      |
|   d   |   :9   | pad  |   e   |
|0     7|8     16|17  23|24   31|
+-------+--------+------+-------+</PRE
></TD
></TR
></TABLE
><P
><B
>Figure 3-16. Unnamed bit-fields</B
></P
></DIV
><DIV
CLASS="NOTE"
><BLOCKQUOTE
CLASS="NOTE"
><P
><B
>Note: </B
>In this example, the presence of the unnamed int and short fields does not affect the 
				alignment of the structure.  They align the named members relative to the beginning of the 
				structure, but the named members may not be aligned in memory on suitable boundaries.  For 
				example, the d members in an array of these structures will not all be on an int (4-byte) boundary.
				</P
></BLOCKQUOTE
></DIV
></DIV
></DIV
></DIV
><DIV
CLASS="NAVFOOTER"
><HR
ALIGN="LEFT"
WIDTH="100%"><TABLE
SUMMARY="Footer navigation table"
WIDTH="100%"
BORDER="0"
CELLPADDING="0"
CELLSPACING="0"
><TR
><TD
WIDTH="33%"
ALIGN="left"
VALIGN="top"
><A
HREF="install.html"
ACCESSKEY="P"
>&#60;&#60;&#60; Previous</A
></TD
><TD
WIDTH="34%"
ALIGN="center"
VALIGN="top"
><A
HREF="book1.html"
ACCESSKEY="H"
>Home</A
></TD
><TD
WIDTH="33%"
ALIGN="right"
VALIGN="top"
><A
HREF="func_call.html"
ACCESSKEY="N"
>Next &#62;&#62;&#62;</A
></TD
></TR
><TR
><TD
WIDTH="33%"
ALIGN="left"
VALIGN="top"
>Software Installation</TD
><TD
WIDTH="34%"
ALIGN="center"
VALIGN="top"
>&nbsp;</TD
><TD
WIDTH="33%"
ALIGN="right"
VALIGN="top"
>Function Calling Sequence</TD
></TR
></TABLE
></DIV
></BODY
></HTML
>