#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-462-gfbd69e1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fc61a4088f0 .scope module, "MEMb" "MEMb" 2 1;
 .timescale 0 0;
v0x7fc61a41e400_0 .var "Address", 31 0;
v0x7fc61a41e4d0_0 .net "AddressOut", 31 0, v0x7fc61a41dce0_0;  1 drivers
v0x7fc61a41e560_0 .var "Clk", 0 0;
v0x7fc61a41e630_0 .var "Data", 31 0;
v0x7fc61a41e700_0 .net "DataOut", 31 0, v0x7fc61a41dfb0_0;  1 drivers
v0x7fc61a41e7d0_0 .var "MEMControl", 1 0;
v0x7fc61a41e860_0 .var "WBControl", 1 0;
v0x7fc61a41e910_0 .net "WBControlOut", 1 0, v0x7fc61a41e2d0_0;  1 drivers
S_0x7fc61a40d860 .scope module, "test" "MEM" 2 52, 3 1 0, S_0x7fc61a4088f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Address"
    .port_info 1 /INPUT 32 "Data"
    .port_info 2 /INPUT 2 "WBControl"
    .port_info 3 /INPUT 1 "Clk"
    .port_info 4 /INPUT 2 "MEMControl"
    .port_info 5 /OUTPUT 32 "AddressOut"
    .port_info 6 /OUTPUT 32 "DataOut"
    .port_info 7 /OUTPUT 2 "WBControlOut"
v0x7fc61a41dc40_0 .net "Address", 31 0, v0x7fc61a41e400_0;  1 drivers
v0x7fc61a41dce0_0 .var "AddressOut", 31 0;
v0x7fc61a41dd80_0 .net "AddressTemp", 6 0, L_0x7fc61a41e9c0;  1 drivers
v0x7fc61a41de30_0 .net "Clk", 0 0, v0x7fc61a41e560_0;  1 drivers
v0x7fc61a41dee0_0 .net "Data", 31 0, v0x7fc61a41e630_0;  1 drivers
v0x7fc61a41dfb0_0 .var "DataOut", 31 0;
v0x7fc61a41e040_0 .net "DataTemp", 31 0, v0x7fc61a41da50_0;  1 drivers
v0x7fc61a41e100_0 .net "MEMControl", 1 0, v0x7fc61a41e7d0_0;  1 drivers
v0x7fc61a41e1a0_0 .net "WBControl", 1 0, v0x7fc61a41e860_0;  1 drivers
v0x7fc61a41e2d0_0 .var "WBControlOut", 1 0;
E_0x7fc61a405620 .event negedge, v0x7fc61a41d7a0_0;
L_0x7fc61a41e9c0 .part v0x7fc61a41e400_0, 0, 7;
L_0x7fc61a41eae0 .part v0x7fc61a41e7d0_0, 1, 1;
L_0x7fc61a41ebc0 .part v0x7fc61a41e7d0_0, 0, 1;
S_0x7fc61a40d9d0 .scope module, "DMEM" "DataMemory" 3 21, 4 1 0, S_0x7fc61a40d860;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Address"
    .port_info 1 /INPUT 32 "WriteData"
    .port_info 2 /INPUT 1 "MemRead"
    .port_info 3 /INPUT 1 "MemWrite"
    .port_info 4 /INPUT 1 "Clk"
    .port_info 5 /OUTPUT 32 "ReadData"
v0x7fc61a40dbd0_0 .net "Address", 6 0, L_0x7fc61a41e9c0;  alias, 1 drivers
v0x7fc61a41d7a0_0 .net "Clk", 0 0, v0x7fc61a41e560_0;  alias, 1 drivers
v0x7fc61a41d840 .array "MEM", 127 0, 31 0;
v0x7fc61a41d8d0_0 .net "MemRead", 0 0, L_0x7fc61a41eae0;  1 drivers
v0x7fc61a41d970_0 .net "MemWrite", 0 0, L_0x7fc61a41ebc0;  1 drivers
v0x7fc61a41da50_0 .var "ReadData", 31 0;
v0x7fc61a41db00_0 .net "WriteData", 31 0, v0x7fc61a41e630_0;  alias, 1 drivers
E_0x7fc61a405840 .event posedge, v0x7fc61a41d7a0_0;
    .scope S_0x7fc61a40d9d0;
T_0 ;
    %wait E_0x7fc61a405840;
    %load/vec4 v0x7fc61a41d970_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x7fc61a41db00_0;
    %load/vec4 v0x7fc61a40dbd0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc61a41d840, 0, 4;
T_0.0 ;
    %load/vec4 v0x7fc61a41d8d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x7fc61a40dbd0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x7fc61a41d840, 4;
    %assign/vec4 v0x7fc61a41da50_0, 0;
T_0.2 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fc61a40d860;
T_1 ;
    %wait E_0x7fc61a405620;
    %load/vec4 v0x7fc61a41dc40_0;
    %store/vec4 v0x7fc61a41dce0_0, 0, 32;
    %load/vec4 v0x7fc61a41e040_0;
    %store/vec4 v0x7fc61a41dfb0_0, 0, 32;
    %load/vec4 v0x7fc61a41e1a0_0;
    %store/vec4 v0x7fc61a41e2d0_0, 0, 2;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fc61a4088f0;
T_2 ;
    %vpi_call 2 14 "$dumpfile", "wave" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fc61a40d860 {0 0 0};
    %vpi_call 2 17 "$display", "time\011Address\011Data\011WBControl\011Clk\011MEMControl\011AddressOut\011DataOut\011WBControlOut" {0 0 0};
    %vpi_call 2 18 "$monitor", "%g\011%b\011%b\011%b\011%d\011%b\011%b\011%b\011%b", $time, v0x7fc61a41e400_0, v0x7fc61a41e630_0, v0x7fc61a41e860_0, v0x7fc61a41e560_0, v0x7fc61a41e7d0_0, v0x7fc61a41e4d0_0, v0x7fc61a41e700_0, v0x7fc61a41e910_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc61a41e560_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc61a41e7d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc61a41e860_0, 0, 2;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7fc61a41e400_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x7fc61a41e630_0, 0, 32;
    %delay 20, 0;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x7fc61a41e630_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc61a41e7d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc61a41e860_0, 0, 2;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x7fc61a41e400_0, 0, 32;
    %delay 20, 0;
    %delay 20, 0;
    %vpi_call 2 45 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fc61a4088f0;
T_3 ;
    %delay 10, 0;
    %load/vec4 v0x7fc61a41e560_0;
    %inv;
    %store/vec4 v0x7fc61a41e560_0, 0, 1;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "MEM_tb.v";
    "MEM.v";
    "DataMemory.v";
