
---------- Begin Simulation Statistics ----------
final_tick                               103390422500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 145811                       # Simulator instruction rate (inst/s)
host_mem_usage                                 681916                       # Number of bytes of host memory used
host_op_rate                                   146098                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   685.82                       # Real time elapsed on the host
host_tick_rate                              150754816                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100196365                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.103390                       # Number of seconds simulated
sim_ticks                                103390422500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.694076                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095402                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101832                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81341                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727677                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             808                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              517                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477764                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65340                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100196365                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.067808                       # CPI: cycles per instruction
system.cpu.discardedOps                        190661                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610110                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402295                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001399                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        73736175                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.483604                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        206780845                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531422     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693587     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950618     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196365                       # Class of committed instruction
system.cpu.tickCycles                       133044670                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       527585                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1057051                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          120                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           81                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       710936                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       450895                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1423338                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         450976                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 103390422500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             286770                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       417351                       # Transaction distribution
system.membus.trans_dist::CleanEvict           110169                       # Transaction distribution
system.membus.trans_dist::ReadExReq            242761                       # Transaction distribution
system.membus.trans_dist::ReadExResp           242760                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        286770                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1586581                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1586581                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     60600384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                60600384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            529531                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  529531    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              529531                       # Request fanout histogram
system.membus.respLayer1.occupancy         2894220000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          2839956500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 103390422500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            426052                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1016203                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          302                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          576207                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286352                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286351                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           747                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       425305                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2133945                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2135741                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     83872512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               83939648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          881778                       # Total snoops (count)
system.tol2bus.snoopTraffic                  26710464                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1594182                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.283016                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.450577                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1143084     71.70%     71.70% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 451017     28.29%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     81      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1594182                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1310823000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1067485497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1120500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 103390422500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   75                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               182795                       # number of demand (read+write) hits
system.l2.demand_hits::total                   182870                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  75                       # number of overall hits
system.l2.overall_hits::.cpu.data              182795                       # number of overall hits
system.l2.overall_hits::total                  182870                       # number of overall hits
system.l2.demand_misses::.cpu.inst                672                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             528862                       # number of demand (read+write) misses
system.l2.demand_misses::total                 529534                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               672                       # number of overall misses
system.l2.overall_misses::.cpu.data            528862                       # number of overall misses
system.l2.overall_misses::total                529534                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51033000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  47695047000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      47746080000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51033000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  47695047000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     47746080000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              747                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           711657                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               712404                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             747                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          711657                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              712404                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.899598                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.743142                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.743306                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.899598                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.743142                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.743306                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75941.964286                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 90184.295714                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90166.221621                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75941.964286                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 90184.295714                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90166.221621                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              417351                       # number of writebacks
system.l2.writebacks::total                    417351                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           672                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        528859                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            529531                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          672                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       528859                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           529531                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     44313000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  42406269000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  42450582000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     44313000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  42406269000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  42450582000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.899598                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.743137                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.743302                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.899598                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.743137                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.743302                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65941.964286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 80184.451810                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80166.377417                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65941.964286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 80184.451810                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80166.377417                       # average overall mshr miss latency
system.l2.replacements                         881778                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       598852                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           598852                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       598852                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       598852                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          293                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              293                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          293                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          293                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        96718                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         96718                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             43591                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 43591                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          242761                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              242761                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  22748193500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   22748193500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286352                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286352                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.847771                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.847771                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 93706.128662                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93706.128662                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       242761                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         242761                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  20320593500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  20320593500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.847771                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.847771                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83706.169854                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83706.169854                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             75                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 75                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          672                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              672                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51033000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51033000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.899598                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.899598                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75941.964286                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75941.964286                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          672                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          672                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     44313000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     44313000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.899598                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.899598                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65941.964286                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65941.964286                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        139204                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            139204                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       286101                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          286101                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  24946853500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  24946853500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       425305                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        425305                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.672696                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.672696                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87195.967508                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87195.967508                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       286098                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       286098                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  22085675500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  22085675500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.672689                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.672689                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77196.189767                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77196.189767                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 103390422500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1015.531539                       # Cycle average of tags in use
system.l2.tags.total_refs                     1326496                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    882802                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.502597                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     347.904934                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         6.962427                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       660.664179                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.339751                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.006799                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.645180                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991730                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          212                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          374                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          438                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12268546                       # Number of tag accesses
system.l2.tags.data_accesses                 12268546                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 103390422500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          43008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       33846976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           33889984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        43008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     26710464                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        26710464                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             672                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          528859                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              529531                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       417351                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             417351                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            415977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         327370516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             327786493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       415977                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           415977                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      258345632                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            258345632                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      258345632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           415977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        327370516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            586132125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    417223.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       672.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    518877.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006107440500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        24824                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        24824                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1442381                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             392830                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      529531                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     417351                       # Number of write requests accepted
system.mem_ctrls.readBursts                    529531                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   417351                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   9982                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   128                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             35128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             37317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             32049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             32895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             35000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             36321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             30125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             35572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             34689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            30904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            33453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            30407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             28706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             31723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             25730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             26393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             30460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             23327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             22276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             28930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             28671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            22361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            21900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            24266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            27063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            22692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            23839                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.10                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10924642250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2597745000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             20666186000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21027.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39777.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   212217                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  194379                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 40.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.59                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                529531                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               417351                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  407382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  108483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     581                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  20501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  24728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  25267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  25295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  25241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  25315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  25802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  25637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  26177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  25013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  24844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  24827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       530136                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    113.085306                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    85.762799                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   144.843526                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       390639     73.69%     73.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       102607     19.35%     93.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11630      2.19%     95.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3731      0.70%     95.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        11735      2.21%     98.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          546      0.10%     98.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          736      0.14%     98.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          587      0.11%     98.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         7925      1.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       530136                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        24824                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.928497                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.045532                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     28.275431                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         24723     99.59%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           83      0.33%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            6      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            4      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         24824                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        24824                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.806196                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.768642                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.147233                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            15956     64.28%     64.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              450      1.81%     66.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6142     24.74%     90.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1888      7.61%     98.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              334      1.35%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               46      0.19%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                7      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         24824                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               33251136                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  638848                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                26700608                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                33889984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             26710464                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       321.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       258.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    327.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    258.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  103390389000                       # Total gap between requests
system.mem_ctrls.avgGap                     109190.36                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        43008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     33208128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     26700608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 415976.634586245171                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 321191530.095546364784                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 258250303.600413292646                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          672                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       528859                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       417351                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     16763750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  20649422250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2479841947750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24946.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39045.23                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5941861.76                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    43.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1822984800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            968909040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1795881360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1042548840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     8161189920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      34514278050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10637267040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        58943059050                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        570.101733                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  27333018000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3452280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  72605124500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1962286200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1042957080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1913698500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1135219500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     8161189920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      35121695130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      10125757920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        59462804250                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        575.128748                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  25997655750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3452280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  73940486750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    103390422500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 103390422500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9662689                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9662689                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9662689                       # number of overall hits
system.cpu.icache.overall_hits::total         9662689                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          747                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            747                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          747                       # number of overall misses
system.cpu.icache.overall_misses::total           747                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     53707000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53707000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     53707000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53707000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663436                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663436                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663436                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663436                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000077                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000077                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000077                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000077                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71896.921017                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71896.921017                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71896.921017                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71896.921017                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          302                       # number of writebacks
system.cpu.icache.writebacks::total               302                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          747                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          747                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          747                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     52960000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     52960000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     52960000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     52960000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70896.921017                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70896.921017                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70896.921017                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70896.921017                       # average overall mshr miss latency
system.cpu.icache.replacements                    302                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9662689                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9662689                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          747                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           747                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     53707000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53707000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663436                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663436                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71896.921017                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71896.921017                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     52960000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     52960000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70896.921017                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70896.921017                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 103390422500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           365.368580                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663436                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               747                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12936.326640                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   365.368580                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.713611                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.713611                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          445                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19327619                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19327619                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 103390422500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 103390422500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 103390422500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51323954                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51323954                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51324463                       # number of overall hits
system.cpu.dcache.overall_hits::total        51324463                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       758816                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         758816                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       766726                       # number of overall misses
system.cpu.dcache.overall_misses::total        766726                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  52246575994                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  52246575994                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  52246575994                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  52246575994                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52082770                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52082770                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52091189                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52091189                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014569                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014569                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014719                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014719                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 68852.760081                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68852.760081                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 68142.434186                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68142.434186                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       228064                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3004                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    75.920107                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       598852                       # number of writebacks
system.cpu.dcache.writebacks::total            598852                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        55064                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        55064                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        55064                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        55064                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       703752                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       703752                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       711657                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       711657                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  50020449500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  50020449500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  50684805499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  50684805499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013512                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013512                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013662                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013662                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71076.813281                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71076.813281                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71220.834614                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71220.834614                       # average overall mshr miss latency
system.cpu.dcache.replacements                 710632                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40715263                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40715263                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       417412                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        417412                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  26801745500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  26801745500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41132675                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41132675                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010148                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010148                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64209.331548                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64209.331548                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           12                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       417400                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       417400                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  26383593500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  26383593500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010148                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010148                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 63209.375898                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63209.375898                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10608691                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10608691                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       341404                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       341404                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  25444830494                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  25444830494                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950095                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950095                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031178                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031178                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74529.971805                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74529.971805                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        55052                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        55052                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286352                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286352                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  23636856000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23636856000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026151                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026151                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82544.756104                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82544.756104                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          509                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           509                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7910                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7910                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939542                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939542                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    664355999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    664355999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 84042.504617                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 84042.504617                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 103390422500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1010.725533                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52036195                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            711656                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.119871                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1010.725533                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987037                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987037                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          154                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          280                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          583                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104894186                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104894186                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 103390422500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 103390422500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
