module ddr_interface (
    input clk,
    input reset,
    output reg [1023:0] data_out,
);

localparam IDLE = 2'b00, READ = 2'b01, WAIT = 2'b10, WRITE = 2'b11;
reg [1:0] CurState, NextState;

always @(posedge clk or posedge reset) begin
    if (reset) 
        current_state <= IDLE;
    else 
        current_state <= next_state;
end

always @(*) begin
    case (current_state)
        IDLE: 
            next_state = READ;
        READ: 
            next_state = WAIT;
        WRITE: 
            next_state = WAIT;
        WAIT: 
            next_state = IDLE;
        default: 
            next_state = IDLE;
    endcase
end

always @(posedge clk) begin
    if (current_state == READ) begin
        read <= 1;
		  
    end
    else if (current_state == WRITE) begin
        write <= 1;
		  
    end
    else begin
        read <= 0;
        write <= 0;
    end
end

endmodule
