# Cadence-Virtuoso-Projects

This repository is a collection of my **Cadence Virtuoso labs and projects** completed in the 
**VLSI System Design Lab (EE 6540L, Fall 2025)** at Wright State University, as well as 
independent extensions like an **8-bit CPU/ALU**.

The work is implemented using **45nm CMOS technology** and demonstrates 
**industry-relevant skills in ASIC/RTL design, digital VLSI, and verification**.

##  Skills Demonstrated
- **Cadence Virtuoso + Spectre**: schematic design, simulation, waveform verification  
- **45nm CMOS**: transistor-level digital circuit design and analysis  
- **Circuit Design**: inverters, NAND/NOR, D flip-flops, adders/subtractors, counters, decoders  
- **System-Level Design**: Prime number detector, 8-bit adder/subtractor, 8-bit CPU/ALU  
- **Analysis**: propagation delay, power, energy-delay product (EDP), and optimization

# Projects 
# <a href = "ALU-MICROARCHITECTURE/Report.md"> High-Performance 8-bit ALU Microarchitecture Design</a>          
## 8-bit ALU without registers   
<img width="1731" height="837" alt="ALU-8BIT-SCHEMATIC2" src="https://github.com/user-attachments/assets/55bb7364-4569-4e8d-8af7-2ba18ac5eba6" />
     
   
## 8-bit ALU with input/output registers    
<img width="1731" height="837" alt="ALU_8BIT_PIPELINE_SCHEMATIC3" src="https://github.com/user-attachments/assets/5b31803e-d03d-4343-a0bf-a21e915fc6a4" />      
<img width="1691" height="783" alt="FINALALU" src="https://github.com/user-attachments/assets/aa548e3e-e3c9-48f3-a66d-8e05db73505b" />    



# <a href = "https://github.com/KeerthiPatil-RTL/Cadence-Virtuoso-Projects/blob/bde017d5ef8c9be43f01ffc0e4b6740624938942/PROJECT/keerthi_projectkicoff.pdf"> IMPLEMENTATION OF AN 8-BIT RISC CPU (45 nm CMOS Technology)     
##  Block level architecture of the 8-bit RISC PROCESSOR   
<img width="419" height="292" alt="cpu" src="https://github.com/user-attachments/assets/7a4a96ea-cfb8-44e8-8e5d-c6e47c69098d" />         
## Top-level schematic of the 8-bit RISC CPU architecture
<img width="1108" height="810" alt="maincpu" src="https://github.com/user-attachments/assets/1c8ddf94-3183-44d6-ac8a-13fe11b78231" />   

##  Labs  
- <a href = "https://github.com/KeerthiPatil-RTL/Cadence-Virtuoso-Projects/blob/b46559fff5da700f8d139dbc72d92d851128b159/UNIX%20commands/Report.md">UNIX Commands</a> 
- <a href = "https://github.com/KeerthiPatil-RTL/Cadence-Virtuoso-Projects/blob/1f547fa93c86ab4b67b09a3f18e6f4f7903a4e52/Lab1_PrimeNumberDetector/Report.md">Lab 1: 4-bit Prime Number Detector & 1 Detector</a>    
- <a href = "https://github.com/KeerthiPatil-RTL/Cadence-Virtuoso-Projects/blob/1f547fa93c86ab4b67b09a3f18e6f4f7903a4e52/Lab2_Inverter%20and%203-Input%20NAND%20(Transistor-Level%20Design)/Report.md">Lab 2: Inverter and 3-input NAND</a>    
- <a href = "https://github.com/KeerthiPatil-RTL/Cadence-Virtuoso-Projects/blob/4a2d3ec85bf523ccca4122c49c4e83d38c71a940/Lab%203_Inverter%20Layout%20%26%20NAND%20Stick%20Diagram/Report.md">Lab 3: Inverter Layout & NAND Stick Diagram</a>  
- <a href = "https://github.com/KeerthiPatil-RTL/Cadence-Virtuoso-Projects/blob/110be3fdc3070887602bcc84baf5a11ec47287f3/Lab%204_Standard%20Cell%20Design/Report.md">Lab 4: Standard Cell Design</a>   
- <a href = "https://github.com/KeerthiPatil-RTL/Cadence-Virtuoso-Projects/blob/cd572a7f978599eab984dba75baff294a3fffa8a/Lab%205%3A%204-bit%20Adder%20or%20subtractor%20(compound%20and%20standard%20gates)/Report.md">Lab 5: 4-bit Adder/Subtractor (Compound vs Standard Gate)</a>   
- <a href = "https://github.com/KeerthiPatil-RTL/Cadence-Virtuoso-Projects/blob/4ac795d5c3880885f2eb2bc92e5387ea4ebab306/Lab%206%3A%20D%20Flip-Flop%20with%20Preset%20%26%20Clear/Report.md">Lab 6: D Flip-Flop with Preset & Clear</a>     
- <a href = "https://github.com/KeerthiPatil-RTL/Cadence-Virtuoso-Projects/blob/6c45382afbde5d70de18578c19a4db8b49467b28/Lab%207%3A%204-bit%20Binary-decimal%20Down%20Counter/Report.md"> Lab 7: 4-bit Binary-decimal Down Counter</a>    
- <a href = "https://github.com/KeerthiPatil-RTL/Cadence-Virtuoso-Projects/blob/abef7685442a89b09a3998029e52878c94a0b6aa/Lab%208%3A%203-to-8%20Decoder%20with%20optimized%20EDP/Report.md"> Lab 8: 3-to-8 Decoder with optimized EDP</a>

  
##  Certifications
- <a href = "https://www.credly.com/badges/301e1a41-48e8-4ac4-a011-7e582b23a80e/public_url">Semiconductor 101 v1.0</a>  
- <a href = "https://www.credly.com/badges/52340abd-0c55-460a-b487-e868020c2100/public_url">Digital IC Design Fundamentals v2.0</a> 
- <a href = "https://www.credly.com/badges/4d38cd87-c0be-46ab-ae2f-fe2bf86f8c4a/public_url">Design for Test Fundamentals v25.1</a> 
- <a href = "https://www.credly.com/badges/9d6583a1-6eb4-4482-8325-ee8cb37a2fb0/public_url">Cadence RTL-to-GDSII Flow v6.0</a> 
- <a href = "https://www.credly.com/badges/3c589784-449a-4a69-989a-0f8550b73b38/public_url">Basic Static Timing Analysis v3.0</a> 

