###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Mon May 24 15:55:46 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Hold Check with Pin cb_data0/config_cb_reg_22_/CP 
Endpoint:   cb_data0/config_cb_reg_22_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[22]              (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.037
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.070
  Arrival Time                  0.158
  Slack Time                    0.088
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.148
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |                   |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                            | config_data[22] v |                            | 0.047 |       |   0.148 |    0.060 | 
     | cb_data0                   | config_data[22] v | pe_tile_new_unq1_cb_unq1_0 |       |       |   0.158 |    0.070 | 
     | cb_data0/config_cb_reg_22_ |                   | DFCNQD1BWP40               | 0.050 | 0.010 |   0.158 |    0.070 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.049 |       |  -0.125 |   -0.037 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |   -0.036 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.021 | 
     | cb_data0/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40 | 0.052 | 0.006 |  -0.061 |    0.027 | 
     | cb_data0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40 | 0.090 | 0.093 |   0.031 |    0.120 | 
     | cb_data0/config_cb_reg_22_            |             | DFCNQD1BWP40 | 0.090 | 0.002 |   0.033 |    0.122 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin cb_cg_en/config_cb_reg_22_/CP 
Endpoint:   cb_cg_en/config_cb_reg_22_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[22]              (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.037
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.069
  Arrival Time                  0.157
  Slack Time                    0.089
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.148
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |                   |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                            | config_data[22] v |                            | 0.047 |       |   0.148 |    0.060 | 
     | cb_cg_en                   | config_data[22] v | pe_tile_new_unq1_cb_unq2_3 |       |       |   0.157 |    0.069 | 
     | cb_cg_en/config_cb_reg_22_ |                   | DFCNQD1BWP40               | 0.050 | 0.009 |   0.157 |    0.069 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.049 |       |  -0.125 |   -0.036 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |   -0.035 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.021 | 
     | cb_cg_en/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40 | 0.052 | 0.005 |  -0.062 |    0.027 | 
     | cb_cg_en/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40 | 0.089 | 0.092 |   0.030 |    0.119 | 
     | cb_cg_en/config_cb_reg_22_            |             | DFCNQD1BWP40 | 0.089 | 0.002 |   0.032 |    0.121 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin cb_data0/config_cb_reg_24_/CP 
Endpoint:   cb_data0/config_cb_reg_24_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[24]              (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.069
  Arrival Time                  0.159
  Slack Time                    0.089
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |                   |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                            | config_data[24] v |                            | 0.049 |       |   0.150 |    0.060 | 
     | cb_data0                   | config_data[24] v | pe_tile_new_unq1_cb_unq1_0 |       |       |   0.159 |    0.069 | 
     | cb_data0/config_cb_reg_24_ |                   | DFCNQD1BWP40               | 0.053 | 0.009 |   0.159 |    0.069 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.049 |       |  -0.125 |   -0.036 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |   -0.035 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.022 | 
     | cb_data0/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40 | 0.052 | 0.006 |  -0.061 |    0.028 | 
     | cb_data0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40 | 0.090 | 0.093 |   0.031 |    0.121 | 
     | cb_data0/config_cb_reg_24_            |             | DFCNQD1BWP40 | 0.090 | 0.002 |   0.033 |    0.122 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin cb_cg_en/config_cb_reg_24_/CP 
Endpoint:   cb_cg_en/config_cb_reg_24_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[24]              (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.068
  Arrival Time                  0.158
  Slack Time                    0.090
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |                   |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                            | config_data[24] v |                            | 0.049 |       |   0.150 |    0.060 | 
     | cb_cg_en                   | config_data[24] v | pe_tile_new_unq1_cb_unq2_3 |       |       |   0.158 |    0.068 | 
     | cb_cg_en/config_cb_reg_24_ |                   | DFCNQD1BWP40               | 0.053 | 0.008 |   0.158 |    0.068 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.049 |       |  -0.125 |   -0.035 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |   -0.034 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.023 | 
     | cb_cg_en/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40 | 0.052 | 0.005 |  -0.062 |    0.028 | 
     | cb_cg_en/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40 | 0.089 | 0.092 |   0.030 |    0.120 | 
     | cb_cg_en/config_cb_reg_24_            |             | DFCNQD1BWP40 | 0.089 | 0.002 |   0.032 |    0.122 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin cb_data0/config_cb_reg_21_/CP 
Endpoint:   cb_data0/config_cb_reg_21_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[21]              (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.069
  Arrival Time                  0.159
  Slack Time                    0.090
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |                   |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                            | config_data[21] v |                            | 0.050 |       |   0.150 |    0.060 | 
     | cb_data0                   | config_data[21] v | pe_tile_new_unq1_cb_unq1_0 |       |       |   0.159 |    0.069 | 
     | cb_data0/config_cb_reg_21_ |                   | DFCNQD1BWP40               | 0.054 | 0.009 |   0.159 |    0.069 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.049 |       |  -0.125 |   -0.035 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |   -0.034 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.023 | 
     | cb_data0/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40 | 0.052 | 0.006 |  -0.061 |    0.029 | 
     | cb_data0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40 | 0.090 | 0.093 |   0.031 |    0.121 | 
     | cb_data0/config_cb_reg_21_            |             | DFCNQD1BWP40 | 0.090 | 0.002 |   0.033 |    0.123 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin cb_cg_en/config_cb_reg_21_/CP 
Endpoint:   cb_cg_en/config_cb_reg_21_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[21]              (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.068
  Arrival Time                  0.158
  Slack Time                    0.090
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |                   |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                            | config_data[21] v |                            | 0.050 |       |   0.150 |    0.059 | 
     | cb_cg_en                   | config_data[21] v | pe_tile_new_unq1_cb_unq2_3 |       |       |   0.158 |    0.068 | 
     | cb_cg_en/config_cb_reg_21_ |                   | DFCNQD1BWP40               | 0.054 | 0.008 |   0.158 |    0.068 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.049 |       |  -0.125 |   -0.035 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |   -0.034 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.023 | 
     | cb_cg_en/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40 | 0.052 | 0.005 |  -0.062 |    0.028 | 
     | cb_cg_en/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40 | 0.089 | 0.092 |   0.030 |    0.120 | 
     | cb_cg_en/config_cb_reg_21_            |             | DFCNQD1BWP40 | 0.089 | 0.002 |   0.032 |    0.122 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin test_pe/inp_code_reg_6_/CP 
Endpoint:   test_pe/inp_code_reg_6_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: config_data[22]           (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.067
  Arrival Time                  0.157
  Slack Time                    0.090
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.148
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc        |     Cell     |  Slew | Delay | Arrival | Required | 
     |                         |                   |              |       |       |  Time   |   Time   | 
     |-------------------------+-------------------+--------------+-------+-------+---------+----------| 
     |                         | config_data[22] v |              | 0.047 |       |   0.148 |    0.058 | 
     | test_pe/inp_code_reg_6_ |                   | DFCNQD1BWP40 | 0.050 | 0.009 |   0.157 |    0.067 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |             |              |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^    |              | 0.049 |       |  -0.125 |   -0.035 | 
     | CTS_ccl_a_buf_00008                |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |   -0.034 | 
     | CTS_ccl_a_buf_00008                | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.023 | 
     | test_pe/clk_gate_op_code_reg/latch |             | CKLNQD6BWP40 | 0.052 | 0.005 |  -0.062 |    0.028 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40 | 0.082 | 0.092 |   0.030 |    0.120 | 
     | test_pe/inp_code_reg_6_            |             | DFCNQD1BWP40 | 0.082 | 0.002 |   0.032 |    0.122 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin cb_data0/config_cb_reg_25_/CP 
Endpoint:   cb_data0/config_cb_reg_25_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[25]              (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.069
  Arrival Time                  0.160
  Slack Time                    0.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |                   |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                            | config_data[25] v |                            | 0.052 |       |   0.152 |    0.061 | 
     | cb_data0                   | config_data[25] v | pe_tile_new_unq1_cb_unq1_0 |       |       |   0.160 |    0.069 | 
     | cb_data0/config_cb_reg_25_ |                   | DFCNQD1BWP40               | 0.055 | 0.008 |   0.160 |    0.069 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.049 |       |  -0.125 |   -0.034 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |   -0.033 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.023 | 
     | cb_data0/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40 | 0.052 | 0.006 |  -0.061 |    0.029 | 
     | cb_data0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40 | 0.090 | 0.093 |   0.031 |    0.122 | 
     | cb_data0/config_cb_reg_25_            |             | DFCNQD1BWP40 | 0.090 | 0.002 |   0.033 |    0.124 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin cb_cg_en/config_cb_reg_30_/CP 
Endpoint:   cb_cg_en/config_cb_reg_30_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[30]              (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.068
  Arrival Time                  0.159
  Slack Time                    0.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |                   |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                            | config_data[30] v |                            | 0.051 |       |   0.152 |    0.061 | 
     | cb_cg_en                   | config_data[30] v | pe_tile_new_unq1_cb_unq2_3 |       |       |   0.159 |    0.068 | 
     | cb_cg_en/config_cb_reg_30_ |                   | DFCNQD1BWP40               | 0.053 | 0.007 |   0.159 |    0.068 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.049 |       |  -0.125 |   -0.034 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |   -0.033 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.024 | 
     | cb_cg_en/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40 | 0.052 | 0.005 |  -0.062 |    0.029 | 
     | cb_cg_en/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40 | 0.089 | 0.092 |   0.030 |    0.121 | 
     | cb_cg_en/config_cb_reg_30_            |             | DFCNQD1BWP40 | 0.089 | 0.002 |   0.032 |    0.123 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin cb_data0/config_cb_reg_31_/CP 
Endpoint:   cb_data0/config_cb_reg_31_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[31]              (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.069
  Arrival Time                  0.160
  Slack Time                    0.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |                   |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                            | config_data[31] v |                            | 0.052 |       |   0.150 |    0.059 | 
     | cb_data0                   | config_data[31] v | pe_tile_new_unq1_cb_unq1_0 |       |       |   0.160 |    0.069 | 
     | cb_data0/config_cb_reg_31_ |                   | DFCNQD1BWP40               | 0.057 | 0.010 |   0.160 |    0.069 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.049 |       |  -0.125 |   -0.034 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |   -0.033 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.024 | 
     | cb_data0/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40 | 0.052 | 0.006 |  -0.061 |    0.030 | 
     | cb_data0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40 | 0.090 | 0.093 |   0.031 |    0.122 | 
     | cb_data0/config_cb_reg_31_            |             | DFCNQD1BWP40 | 0.090 | 0.002 |   0.033 |    0.124 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin cb_data0/config_cb_reg_30_/CP 
Endpoint:   cb_data0/config_cb_reg_30_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[30]              (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.069
  Arrival Time                  0.160
  Slack Time                    0.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |                   |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                            | config_data[30] v |                            | 0.051 |       |   0.152 |    0.060 | 
     | cb_data0                   | config_data[30] v | pe_tile_new_unq1_cb_unq1_0 |       |       |   0.160 |    0.069 | 
     | cb_data0/config_cb_reg_30_ |                   | DFCNQD1BWP40               | 0.054 | 0.009 |   0.160 |    0.069 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.049 |       |  -0.125 |   -0.034 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |   -0.033 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.024 | 
     | cb_data0/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40 | 0.052 | 0.006 |  -0.061 |    0.030 | 
     | cb_data0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40 | 0.090 | 0.093 |   0.031 |    0.122 | 
     | cb_data0/config_cb_reg_30_            |             | DFCNQD1BWP40 | 0.090 | 0.002 |   0.033 |    0.124 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin cb_data0/config_cb_reg_23_/CP 
Endpoint:   cb_data0/config_cb_reg_23_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[23]              (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.069
  Arrival Time                  0.160
  Slack Time                    0.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |                   |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                            | config_data[23] v |                            | 0.053 |       |   0.151 |    0.060 | 
     | cb_data0                   | config_data[23] v | pe_tile_new_unq1_cb_unq1_0 |       |       |   0.160 |    0.069 | 
     | cb_data0/config_cb_reg_23_ |                   | DFCNQD1BWP40               | 0.057 | 0.009 |   0.160 |    0.069 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.049 |       |  -0.125 |   -0.034 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |   -0.033 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.024 | 
     | cb_data0/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40 | 0.052 | 0.006 |  -0.061 |    0.030 | 
     | cb_data0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40 | 0.090 | 0.093 |   0.031 |    0.123 | 
     | cb_data0/config_cb_reg_23_            |             | DFCNQD1BWP40 | 0.090 | 0.002 |   0.033 |    0.124 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin test_pe/inp_code_reg_8_/CP 
Endpoint:   test_pe/inp_code_reg_8_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: config_data[24]           (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.066
  Arrival Time                  0.157
  Slack Time                    0.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc        |     Cell     |  Slew | Delay | Arrival | Required | 
     |                         |                   |              |       |       |  Time   |   Time   | 
     |-------------------------+-------------------+--------------+-------+-------+---------+----------| 
     |                         | config_data[24] v |              | 0.049 |       |   0.150 |    0.058 | 
     | test_pe/inp_code_reg_8_ |                   | DFCNQD1BWP40 | 0.053 | 0.008 |   0.157 |    0.066 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |             |              |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^    |              | 0.049 |       |  -0.125 |   -0.034 | 
     | CTS_ccl_a_buf_00008                |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |   -0.033 | 
     | CTS_ccl_a_buf_00008                | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.024 | 
     | test_pe/clk_gate_op_code_reg/latch |             | CKLNQD6BWP40 | 0.052 | 0.005 |  -0.062 |    0.029 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40 | 0.082 | 0.092 |   0.030 |    0.121 | 
     | test_pe/inp_code_reg_8_            |             | DFCNQD1BWP40 | 0.082 | 0.002 |   0.032 |    0.123 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin cb_data0/config_cb_reg_28_/CP 
Endpoint:   cb_data0/config_cb_reg_28_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[28]              (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.068
  Arrival Time                  0.159
  Slack Time                    0.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            0.153
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |                   |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                            | config_data[28] v |                            | 0.059 |       |   0.153 |    0.062 | 
     | cb_data0                   | config_data[28] v | pe_tile_new_unq1_cb_unq1_0 |       |       |   0.159 |    0.068 | 
     | cb_data0/config_cb_reg_28_ |                   | DFCNQD1BWP40               | 0.064 | 0.006 |   0.159 |    0.068 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.049 |       |  -0.125 |   -0.034 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |   -0.033 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.024 | 
     | cb_data0/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40 | 0.052 | 0.006 |  -0.061 |    0.030 | 
     | cb_data0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40 | 0.090 | 0.093 |   0.031 |    0.123 | 
     | cb_data0/config_cb_reg_28_            |             | DFCNQD1BWP40 | 0.090 | 0.002 |   0.033 |    0.125 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin test_pe/inp_code_reg_5_/CP 
Endpoint:   test_pe/inp_code_reg_5_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: config_data[21]           (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.066
  Arrival Time                  0.157
  Slack Time                    0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc        |     Cell     |  Slew | Delay | Arrival | Required | 
     |                         |                   |              |       |       |  Time   |   Time   | 
     |-------------------------+-------------------+--------------+-------+-------+---------+----------| 
     |                         | config_data[21] v |              | 0.050 |       |   0.150 |    0.058 | 
     | test_pe/inp_code_reg_5_ |                   | DFCNQD1BWP40 | 0.054 | 0.008 |   0.157 |    0.066 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |             |              |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^    |              | 0.049 |       |  -0.125 |   -0.033 | 
     | CTS_ccl_a_buf_00008                |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |   -0.032 | 
     | CTS_ccl_a_buf_00008                | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.024 | 
     | test_pe/clk_gate_op_code_reg/latch |             | CKLNQD6BWP40 | 0.052 | 0.005 |  -0.062 |    0.030 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40 | 0.082 | 0.092 |   0.030 |    0.122 | 
     | test_pe/inp_code_reg_5_            |             | DFCNQD1BWP40 | 0.082 | 0.002 |   0.032 |    0.123 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin cb_cg_en/config_cb_reg_31_/CP 
Endpoint:   cb_cg_en/config_cb_reg_31_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[31]              (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.067
  Arrival Time                  0.159
  Slack Time                    0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |                   |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                            | config_data[31] v |                            | 0.052 |       |   0.150 |    0.058 | 
     | cb_cg_en                   | config_data[31] v | pe_tile_new_unq1_cb_unq2_3 |       |       |   0.159 |    0.067 | 
     | cb_cg_en/config_cb_reg_31_ |                   | DFCNQD1BWP40               | 0.057 | 0.009 |   0.159 |    0.067 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.049 |       |  -0.125 |   -0.033 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |   -0.032 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.024 | 
     | cb_cg_en/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40 | 0.052 | 0.005 |  -0.062 |    0.030 | 
     | cb_cg_en/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40 | 0.089 | 0.092 |   0.030 |    0.122 | 
     | cb_cg_en/config_cb_reg_31_            |             | DFCNQD1BWP40 | 0.089 | 0.002 |   0.032 |    0.123 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin cb_cg_en/config_cb_reg_25_/CP 
Endpoint:   cb_cg_en/config_cb_reg_25_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[25]              (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.068
  Arrival Time                  0.160
  Slack Time                    0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |                   |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                            | config_data[25] v |                            | 0.052 |       |   0.152 |    0.059 | 
     | cb_cg_en                   | config_data[25] v | pe_tile_new_unq1_cb_unq2_3 |       |       |   0.160 |    0.068 | 
     | cb_cg_en/config_cb_reg_25_ |                   | DFCNQD1BWP40               | 0.055 | 0.008 |   0.160 |    0.068 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.049 |       |  -0.125 |   -0.033 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |   -0.032 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.025 | 
     | cb_cg_en/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40 | 0.052 | 0.005 |  -0.062 |    0.030 | 
     | cb_cg_en/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40 | 0.089 | 0.092 |   0.030 |    0.122 | 
     | cb_cg_en/config_cb_reg_25_            |             | DFCNQD1BWP40 | 0.089 | 0.002 |   0.032 |    0.124 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin cb_data0/config_cb_reg_20_/CP 
Endpoint:   cb_data0/config_cb_reg_20_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[20]              (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.069
  Arrival Time                  0.161
  Slack Time                    0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |                   |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                            | config_data[20] v |                            | 0.053 |       |   0.152 |    0.059 | 
     | cb_data0                   | config_data[20] v | pe_tile_new_unq1_cb_unq1_0 |       |       |   0.161 |    0.069 | 
     | cb_data0/config_cb_reg_20_ |                   | DFCNQD1BWP40               | 0.056 | 0.009 |   0.161 |    0.069 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.049 |       |  -0.125 |   -0.033 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |   -0.032 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.025 | 
     | cb_data0/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40 | 0.052 | 0.006 |  -0.061 |    0.031 | 
     | cb_data0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40 | 0.090 | 0.093 |   0.031 |    0.123 | 
     | cb_data0/config_cb_reg_20_            |             | DFCNQD1BWP40 | 0.090 | 0.002 |   0.033 |    0.125 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin cb_data0/config_cb_reg_26_/CP 
Endpoint:   cb_data0/config_cb_reg_26_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[26]              (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.068
  Arrival Time                  0.161
  Slack Time                    0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |                   |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                            | config_data[26] v |                            | 0.053 |       |   0.152 |    0.059 | 
     | cb_data0                   | config_data[26] v | pe_tile_new_unq1_cb_unq1_0 |       |       |   0.161 |    0.068 | 
     | cb_data0/config_cb_reg_26_ |                   | DFCNQD1BWP40               | 0.056 | 0.009 |   0.161 |    0.068 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.049 |       |  -0.125 |   -0.033 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |   -0.032 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.025 | 
     | cb_data0/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40 | 0.052 | 0.006 |  -0.061 |    0.031 | 
     | cb_data0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40 | 0.090 | 0.093 |   0.031 |    0.124 | 
     | cb_data0/config_cb_reg_26_            |             | DFCNQD1BWP40 | 0.090 | 0.002 |   0.033 |    0.125 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin cb_cg_en/config_cb_reg_23_/CP 
Endpoint:   cb_cg_en/config_cb_reg_23_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[23]              (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.067
  Arrival Time                  0.160
  Slack Time                    0.093
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |                   |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                            | config_data[23] v |                            | 0.053 |       |   0.151 |    0.058 | 
     | cb_cg_en                   | config_data[23] v | pe_tile_new_unq1_cb_unq2_3 |       |       |   0.160 |    0.067 | 
     | cb_cg_en/config_cb_reg_23_ |                   | DFCNQD1BWP40               | 0.057 | 0.009 |   0.160 |    0.067 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.049 |       |  -0.125 |   -0.033 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |   -0.032 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.025 | 
     | cb_cg_en/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40 | 0.052 | 0.005 |  -0.062 |    0.030 | 
     | cb_cg_en/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40 | 0.089 | 0.092 |   0.030 |    0.123 | 
     | cb_cg_en/config_cb_reg_23_            |             | DFCNQD1BWP40 | 0.089 | 0.002 |   0.032 |    0.124 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin cb_cg_en/config_cb_reg_20_/CP 
Endpoint:   cb_cg_en/config_cb_reg_20_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[20]              (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.067
  Arrival Time                  0.160
  Slack Time                    0.093
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |                   |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                            | config_data[20] v |                            | 0.053 |       |   0.152 |    0.059 | 
     | cb_cg_en                   | config_data[20] v | pe_tile_new_unq1_cb_unq2_3 |       |       |   0.160 |    0.067 | 
     | cb_cg_en/config_cb_reg_20_ |                   | DFCNQD1BWP40               | 0.056 | 0.008 |   0.160 |    0.067 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.049 |       |  -0.125 |   -0.033 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |   -0.032 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.025 | 
     | cb_cg_en/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40 | 0.052 | 0.005 |  -0.062 |    0.030 | 
     | cb_cg_en/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40 | 0.089 | 0.092 |   0.030 |    0.123 | 
     | cb_cg_en/config_cb_reg_20_            |             | DFCNQD1BWP40 | 0.089 | 0.002 |   0.032 |    0.125 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin test_pe/inp_code_reg_14_/CP 
Endpoint:   test_pe/inp_code_reg_14_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: config_data[30]            (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.066
  Arrival Time                  0.159
  Slack Time                    0.093
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |     Cell     |  Slew | Delay | Arrival | Required | 
     |                          |                   |              |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+--------------+-------+-------+---------+----------| 
     |                          | config_data[30] v |              | 0.051 |       |   0.152 |    0.059 | 
     | test_pe/inp_code_reg_14_ |                   | DFCNQD1BWP40 | 0.053 | 0.007 |   0.159 |    0.066 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |             |              |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^    |              | 0.049 |       |  -0.125 |   -0.032 | 
     | CTS_ccl_a_buf_00008                |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |   -0.031 | 
     | CTS_ccl_a_buf_00008                | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.025 | 
     | test_pe/clk_gate_op_code_reg/latch |             | CKLNQD6BWP40 | 0.052 | 0.005 |  -0.062 |    0.031 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40 | 0.082 | 0.092 |   0.030 |    0.123 | 
     | test_pe/inp_code_reg_14_           |             | DFCNQD1BWP40 | 0.082 | 0.002 |   0.032 |    0.124 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin test_pe/inp_code_reg_15_/CP 
Endpoint:   test_pe/inp_code_reg_15_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: config_data[31]            (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.065
  Arrival Time                  0.158
  Slack Time                    0.093
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |     Cell     |  Slew | Delay | Arrival | Required | 
     |                          |                   |              |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+--------------+-------+-------+---------+----------| 
     |                          | config_data[31] v |              | 0.052 |       |   0.150 |    0.057 | 
     | test_pe/inp_code_reg_15_ |                   | DFCNQD1BWP40 | 0.057 | 0.008 |   0.158 |    0.065 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |             |              |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^    |              | 0.049 |       |  -0.125 |   -0.032 | 
     | CTS_ccl_a_buf_00008                |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |   -0.031 | 
     | CTS_ccl_a_buf_00008                | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.026 | 
     | test_pe/clk_gate_op_code_reg/latch |             | CKLNQD6BWP40 | 0.052 | 0.005 |  -0.062 |    0.031 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40 | 0.082 | 0.092 |   0.030 |    0.123 | 
     | test_pe/inp_code_reg_15_           |             | DFCNQD1BWP40 | 0.082 | 0.002 |   0.032 |    0.125 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin cb_cg_en/config_cb_reg_28_/CP 
Endpoint:   cb_cg_en/config_cb_reg_28_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[28]              (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.066
  Arrival Time                  0.160
  Slack Time                    0.094
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            0.153
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |                   |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                            | config_data[28] v |                            | 0.059 |       |   0.153 |    0.059 | 
     | cb_cg_en                   | config_data[28] v | pe_tile_new_unq1_cb_unq2_3 |       |       |   0.160 |    0.066 | 
     | cb_cg_en/config_cb_reg_28_ |                   | DFCNQD1BWP40               | 0.064 | 0.007 |   0.160 |    0.066 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.049 |       |  -0.125 |   -0.032 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |   -0.031 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.026 | 
     | cb_cg_en/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40 | 0.052 | 0.005 |  -0.062 |    0.031 | 
     | cb_cg_en/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40 | 0.089 | 0.092 |   0.030 |    0.124 | 
     | cb_cg_en/config_cb_reg_28_            |             | DFCNQD1BWP40 | 0.089 | 0.002 |   0.032 |    0.126 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin cb_cg_en/config_cb_reg_26_/CP 
Endpoint:   cb_cg_en/config_cb_reg_26_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[26]              (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.067
  Arrival Time                  0.161
  Slack Time                    0.094
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |                   |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                            | config_data[26] v |                            | 0.053 |       |   0.152 |    0.058 | 
     | cb_cg_en                   | config_data[26] v | pe_tile_new_unq1_cb_unq2_3 |       |       |   0.161 |    0.067 | 
     | cb_cg_en/config_cb_reg_26_ |                   | DFCNQD1BWP40               | 0.056 | 0.009 |   0.161 |    0.067 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.049 |       |  -0.125 |   -0.031 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |   -0.030 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.026 | 
     | cb_cg_en/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40 | 0.052 | 0.005 |  -0.062 |    0.032 | 
     | cb_cg_en/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40 | 0.089 | 0.092 |   0.030 |    0.124 | 
     | cb_cg_en/config_cb_reg_26_            |             | DFCNQD1BWP40 | 0.089 | 0.002 |   0.032 |    0.126 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin test_pe/inp_code_reg_4_/CP 
Endpoint:   test_pe/inp_code_reg_4_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: config_data[20]           (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.066
  Arrival Time                  0.160
  Slack Time                    0.094
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc        |     Cell     |  Slew | Delay | Arrival | Required | 
     |                         |                   |              |       |       |  Time   |   Time   | 
     |-------------------------+-------------------+--------------+-------+-------+---------+----------| 
     |                         | config_data[20] v |              | 0.053 |       |   0.152 |    0.058 | 
     | test_pe/inp_code_reg_4_ |                   | DFCNQD1BWP40 | 0.056 | 0.008 |   0.160 |    0.066 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |             |              |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^    |              | 0.049 |       |  -0.125 |   -0.031 | 
     | CTS_ccl_a_buf_00008                |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |   -0.030 | 
     | CTS_ccl_a_buf_00008                | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.027 | 
     | test_pe/clk_gate_op_code_reg/latch |             | CKLNQD6BWP40 | 0.052 | 0.005 |  -0.062 |    0.032 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40 | 0.082 | 0.092 |   0.030 |    0.124 | 
     | test_pe/inp_code_reg_4_            |             | DFCNQD1BWP40 | 0.082 | 0.002 |   0.032 |    0.126 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin test_pe/inp_code_reg_9_/CP 
Endpoint:   test_pe/inp_code_reg_9_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: config_data[25]           (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.066
  Arrival Time                  0.160
  Slack Time                    0.094
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc        |     Cell     |  Slew | Delay | Arrival | Required | 
     |                         |                   |              |       |       |  Time   |   Time   | 
     |-------------------------+-------------------+--------------+-------+-------+---------+----------| 
     |                         | config_data[25] v |              | 0.052 |       |   0.152 |    0.057 | 
     | test_pe/inp_code_reg_9_ |                   | DFCNQD1BWP40 | 0.055 | 0.008 |   0.160 |    0.066 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |             |              |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^    |              | 0.049 |       |  -0.125 |   -0.031 | 
     | CTS_ccl_a_buf_00008                |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |   -0.030 | 
     | CTS_ccl_a_buf_00008                | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.027 | 
     | test_pe/clk_gate_op_code_reg/latch |             | CKLNQD6BWP40 | 0.052 | 0.005 |  -0.062 |    0.032 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40 | 0.082 | 0.092 |   0.030 |    0.124 | 
     | test_pe/inp_code_reg_9_            |             | DFCNQD1BWP40 | 0.082 | 0.002 |   0.032 |    0.126 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin cb_data0/config_cb_reg_29_/CP 
Endpoint:   cb_data0/config_cb_reg_29_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[29]              (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.068
  Arrival Time                  0.162
  Slack Time                    0.094
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |                   |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                            | config_data[29] v |                            | 0.057 |       |   0.152 |    0.058 | 
     | cb_data0                   | config_data[29] v | pe_tile_new_unq1_cb_unq1_0 |       |       |   0.162 |    0.068 | 
     | cb_data0/config_cb_reg_29_ |                   | DFCNQD1BWP40               | 0.061 | 0.010 |   0.162 |    0.068 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.049 |       |  -0.125 |   -0.031 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |   -0.030 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.027 | 
     | cb_data0/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40 | 0.052 | 0.006 |  -0.061 |    0.033 | 
     | cb_data0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40 | 0.090 | 0.093 |   0.031 |    0.125 | 
     | cb_data0/config_cb_reg_29_            |             | DFCNQD1BWP40 | 0.090 | 0.002 |   0.033 |    0.127 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin test_pe/inp_code_reg_7_/CP 
Endpoint:   test_pe/inp_code_reg_7_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: config_data[23]           (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.065
  Arrival Time                  0.160
  Slack Time                    0.094
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc        |     Cell     |  Slew | Delay | Arrival | Required | 
     |                         |                   |              |       |       |  Time   |   Time   | 
     |-------------------------+-------------------+--------------+-------+-------+---------+----------| 
     |                         | config_data[23] v |              | 0.053 |       |   0.151 |    0.057 | 
     | test_pe/inp_code_reg_7_ |                   | DFCNQD1BWP40 | 0.057 | 0.009 |   0.160 |    0.065 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |             |              |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^    |              | 0.049 |       |  -0.125 |   -0.031 | 
     | CTS_ccl_a_buf_00008                |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |   -0.030 | 
     | CTS_ccl_a_buf_00008                | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.027 | 
     | test_pe/clk_gate_op_code_reg/latch |             | CKLNQD6BWP40 | 0.052 | 0.005 |  -0.062 |    0.032 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40 | 0.082 | 0.092 |   0.030 |    0.124 | 
     | test_pe/inp_code_reg_7_            |             | DFCNQD1BWP40 | 0.082 | 0.002 |   0.032 |    0.126 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin cb_data0/config_cb_reg_19_/CP 
Endpoint:   cb_data0/config_cb_reg_19_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[19]              (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.068
  Arrival Time                  0.163
  Slack Time                    0.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            0.153
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |                   |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                            | config_data[19] v |                            | 0.058 |       |   0.153 |    0.058 | 
     | cb_data0                   | config_data[19] v | pe_tile_new_unq1_cb_unq1_0 |       |       |   0.163 |    0.068 | 
     | cb_data0/config_cb_reg_19_ |                   | DFCNQD1BWP40               | 0.061 | 0.010 |   0.163 |    0.068 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.049 |       |  -0.125 |   -0.030 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |   -0.029 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.027 | 
     | cb_data0/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40 | 0.052 | 0.006 |  -0.061 |    0.033 | 
     | cb_data0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40 | 0.090 | 0.093 |   0.031 |    0.126 | 
     | cb_data0/config_cb_reg_19_            |             | DFCNQD1BWP40 | 0.090 | 0.002 |   0.033 |    0.128 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin cb_data0/config_cb_reg_27_/CP 
Endpoint:   cb_data0/config_cb_reg_27_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[27]              (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.068
  Arrival Time                  0.163
  Slack Time                    0.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |                   |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                            | config_data[27] v |                            | 0.055 |       |   0.152 |    0.057 | 
     | cb_data0                   | config_data[27] v | pe_tile_new_unq1_cb_unq1_0 |       |       |   0.163 |    0.068 | 
     | cb_data0/config_cb_reg_27_ |                   | DFCNQD1BWP40               | 0.060 | 0.012 |   0.163 |    0.068 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.049 |       |  -0.125 |   -0.030 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |   -0.029 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.028 | 
     | cb_data0/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40 | 0.052 | 0.006 |  -0.061 |    0.034 | 
     | cb_data0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40 | 0.090 | 0.093 |   0.031 |    0.126 | 
     | cb_data0/config_cb_reg_27_            |             | DFCNQD1BWP40 | 0.090 | 0.002 |   0.033 |    0.128 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin cb_data0/config_cb_reg_18_/CP 
Endpoint:   cb_data0/config_cb_reg_18_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[18]              (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.068
  Arrival Time                  0.163
  Slack Time                    0.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.154
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |                   |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                            | config_data[18] v |                            | 0.058 |       |   0.154 |    0.058 | 
     | cb_data0                   | config_data[18] v | pe_tile_new_unq1_cb_unq1_0 |       |       |   0.163 |    0.068 | 
     | cb_data0/config_cb_reg_18_ |                   | DFCNQD1BWP40               | 0.061 | 0.009 |   0.163 |    0.068 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.049 |       |  -0.125 |   -0.030 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |   -0.029 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.028 | 
     | cb_data0/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40 | 0.052 | 0.006 |  -0.061 |    0.034 | 
     | cb_data0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40 | 0.090 | 0.093 |   0.031 |    0.126 | 
     | cb_data0/config_cb_reg_18_            |             | DFCNQD1BWP40 | 0.090 | 0.002 |   0.033 |    0.128 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin test_pe/inp_code_reg_12_/CP 
Endpoint:   test_pe/inp_code_reg_12_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: config_data[28]            (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.064
  Arrival Time                  0.160
  Slack Time                    0.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            0.153
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |     Cell     |  Slew | Delay | Arrival | Required | 
     |                          |                   |              |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+--------------+-------+-------+---------+----------| 
     |                          | config_data[28] v |              | 0.059 |       |   0.153 |    0.058 | 
     | test_pe/inp_code_reg_12_ |                   | DFCNQD1BWP40 | 0.064 | 0.007 |   0.160 |    0.064 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |             |              |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^    |              | 0.049 |       |  -0.125 |   -0.030 | 
     | CTS_ccl_a_buf_00008                |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |   -0.029 | 
     | CTS_ccl_a_buf_00008                | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.028 | 
     | test_pe/clk_gate_op_code_reg/latch |             | CKLNQD6BWP40 | 0.052 | 0.005 |  -0.062 |    0.033 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40 | 0.082 | 0.092 |   0.030 |    0.125 | 
     | test_pe/inp_code_reg_12_           |             | DFCNQD1BWP40 | 0.082 | 0.002 |   0.032 |    0.127 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin cb_cg_en/config_cb_reg_19_/CP 
Endpoint:   cb_cg_en/config_cb_reg_19_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[19]              (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.067
  Arrival Time                  0.162
  Slack Time                    0.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            0.153
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |                   |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                            | config_data[19] v |                            | 0.058 |       |   0.153 |    0.058 | 
     | cb_cg_en                   | config_data[19] v | pe_tile_new_unq1_cb_unq2_3 |       |       |   0.162 |    0.067 | 
     | cb_cg_en/config_cb_reg_19_ |                   | DFCNQD1BWP40               | 0.061 | 0.009 |   0.162 |    0.067 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.049 |       |  -0.125 |   -0.030 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |   -0.029 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.028 | 
     | cb_cg_en/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40 | 0.052 | 0.005 |  -0.062 |    0.033 | 
     | cb_cg_en/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40 | 0.089 | 0.092 |   0.030 |    0.125 | 
     | cb_cg_en/config_cb_reg_19_            |             | DFCNQD1BWP40 | 0.089 | 0.002 |   0.032 |    0.127 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin cb_cg_en/config_cb_reg_29_/CP 
Endpoint:   cb_cg_en/config_cb_reg_29_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[29]              (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.067
  Arrival Time                  0.162
  Slack Time                    0.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |                   |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                            | config_data[29] v |                            | 0.057 |       |   0.152 |    0.056 | 
     | cb_cg_en                   | config_data[29] v | pe_tile_new_unq1_cb_unq2_3 |       |       |   0.162 |    0.067 | 
     | cb_cg_en/config_cb_reg_29_ |                   | DFCNQD1BWP40               | 0.061 | 0.010 |   0.162 |    0.067 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.049 |       |  -0.125 |   -0.030 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |   -0.029 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.028 | 
     | cb_cg_en/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40 | 0.052 | 0.005 |  -0.062 |    0.033 | 
     | cb_cg_en/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40 | 0.089 | 0.092 |   0.030 |    0.125 | 
     | cb_cg_en/config_cb_reg_29_            |             | DFCNQD1BWP40 | 0.089 | 0.002 |   0.032 |    0.127 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin test_pe/inp_code_reg_10_/CP 
Endpoint:   test_pe/inp_code_reg_10_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: config_data[26]            (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.065
  Arrival Time                  0.161
  Slack Time                    0.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |     Cell     |  Slew | Delay | Arrival | Required | 
     |                          |                   |              |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+--------------+-------+-------+---------+----------| 
     |                          | config_data[26] v |              | 0.053 |       |   0.152 |    0.056 | 
     | test_pe/inp_code_reg_10_ |                   | DFCNQD1BWP40 | 0.056 | 0.009 |   0.161 |    0.065 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |             |              |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^    |              | 0.049 |       |  -0.125 |   -0.030 | 
     | CTS_ccl_a_buf_00008                |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |   -0.029 | 
     | CTS_ccl_a_buf_00008                | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.028 | 
     | test_pe/clk_gate_op_code_reg/latch |             | CKLNQD6BWP40 | 0.052 | 0.005 |  -0.062 |    0.033 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40 | 0.082 | 0.092 |   0.030 |    0.125 | 
     | test_pe/inp_code_reg_10_           |             | DFCNQD1BWP40 | 0.082 | 0.002 |   0.032 |    0.127 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin cb_cg_en/config_cb_reg_18_/CP 
Endpoint:   cb_cg_en/config_cb_reg_18_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[18]              (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.067
  Arrival Time                  0.162
  Slack Time                    0.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.154
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |                   |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                            | config_data[18] v |                            | 0.058 |       |   0.154 |    0.058 | 
     | cb_cg_en                   | config_data[18] v | pe_tile_new_unq1_cb_unq2_3 |       |       |   0.162 |    0.067 | 
     | cb_cg_en/config_cb_reg_18_ |                   | DFCNQD1BWP40               | 0.061 | 0.009 |   0.162 |    0.067 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.049 |       |  -0.125 |   -0.030 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |   -0.029 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.028 | 
     | cb_cg_en/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40 | 0.052 | 0.005 |  -0.062 |    0.033 | 
     | cb_cg_en/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40 | 0.089 | 0.092 |   0.030 |    0.126 | 
     | cb_cg_en/config_cb_reg_18_            |             | DFCNQD1BWP40 | 0.089 | 0.002 |   0.032 |    0.128 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin cb_cg_en/config_cb_reg_27_/CP 
Endpoint:   cb_cg_en/config_cb_reg_27_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[27]              (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.067
  Arrival Time                  0.162
  Slack Time                    0.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |                   |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                            | config_data[27] v |                            | 0.055 |       |   0.152 |    0.056 | 
     | cb_cg_en                   | config_data[27] v | pe_tile_new_unq1_cb_unq2_3 |       |       |   0.162 |    0.067 | 
     | cb_cg_en/config_cb_reg_27_ |                   | DFCNQD1BWP40               | 0.060 | 0.011 |   0.162 |    0.067 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.049 |       |  -0.125 |   -0.029 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |   -0.028 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.028 | 
     | cb_cg_en/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40 | 0.052 | 0.005 |  -0.062 |    0.034 | 
     | cb_cg_en/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40 | 0.089 | 0.092 |   0.030 |    0.126 | 
     | cb_cg_en/config_cb_reg_27_            |             | DFCNQD1BWP40 | 0.089 | 0.002 |   0.032 |    0.128 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin test_pe/inp_code_reg_3_/CP 
Endpoint:   test_pe/inp_code_reg_3_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: config_data[19]           (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.065
  Arrival Time                  0.162
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            0.153
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc        |     Cell     |  Slew | Delay | Arrival | Required | 
     |                         |                   |              |       |       |  Time   |   Time   | 
     |-------------------------+-------------------+--------------+-------+-------+---------+----------| 
     |                         | config_data[19] v |              | 0.058 |       |   0.153 |    0.057 | 
     | test_pe/inp_code_reg_3_ |                   | DFCNQD1BWP40 | 0.061 | 0.008 |   0.162 |    0.065 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |             |              |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^    |              | 0.049 |       |  -0.125 |   -0.029 | 
     | CTS_ccl_a_buf_00008                |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |   -0.028 | 
     | CTS_ccl_a_buf_00008                | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.029 | 
     | test_pe/clk_gate_op_code_reg/latch |             | CKLNQD6BWP40 | 0.052 | 0.005 |  -0.062 |    0.034 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40 | 0.082 | 0.092 |   0.030 |    0.126 | 
     | test_pe/inp_code_reg_3_            |             | DFCNQD1BWP40 | 0.082 | 0.002 |   0.032 |    0.128 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin test_pe/inp_code_reg_13_/CP 
Endpoint:   test_pe/inp_code_reg_13_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: config_data[29]            (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.065
  Arrival Time                  0.162
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |     Cell     |  Slew | Delay | Arrival | Required | 
     |                          |                   |              |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+--------------+-------+-------+---------+----------| 
     |                          | config_data[29] v |              | 0.057 |       |   0.152 |    0.055 | 
     | test_pe/inp_code_reg_13_ |                   | DFCNQD1BWP40 | 0.061 | 0.010 |   0.162 |    0.065 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |             |              |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^    |              | 0.049 |       |  -0.125 |   -0.028 | 
     | CTS_ccl_a_buf_00008                |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |   -0.027 | 
     | CTS_ccl_a_buf_00008                | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.030 | 
     | test_pe/clk_gate_op_code_reg/latch |             | CKLNQD6BWP40 | 0.052 | 0.005 |  -0.062 |    0.035 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40 | 0.082 | 0.092 |   0.030 |    0.127 | 
     | test_pe/inp_code_reg_13_           |             | DFCNQD1BWP40 | 0.082 | 0.002 |   0.032 |    0.129 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin test_pe/inp_code_reg_2_/CP 
Endpoint:   test_pe/inp_code_reg_2_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: config_data[18]           (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.065
  Arrival Time                  0.162
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.154
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc        |     Cell     |  Slew | Delay | Arrival | Required | 
     |                         |                   |              |       |       |  Time   |   Time   | 
     |-------------------------+-------------------+--------------+-------+-------+---------+----------| 
     |                         | config_data[18] v |              | 0.058 |       |   0.154 |    0.056 | 
     | test_pe/inp_code_reg_2_ |                   | DFCNQD1BWP40 | 0.061 | 0.008 |   0.162 |    0.065 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |             |              |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^    |              | 0.049 |       |  -0.125 |   -0.028 | 
     | CTS_ccl_a_buf_00008                |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |   -0.027 | 
     | CTS_ccl_a_buf_00008                | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.030 | 
     | test_pe/clk_gate_op_code_reg/latch |             | CKLNQD6BWP40 | 0.052 | 0.005 |  -0.062 |    0.035 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40 | 0.082 | 0.092 |   0.030 |    0.127 | 
     | test_pe/inp_code_reg_2_            |             | DFCNQD1BWP40 | 0.082 | 0.002 |   0.032 |    0.129 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin test_pe/inp_code_reg_11_/CP 
Endpoint:   test_pe/inp_code_reg_11_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: config_data[27]            (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.065
  Arrival Time                  0.162
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |     Cell     |  Slew | Delay | Arrival | Required | 
     |                          |                   |              |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+--------------+-------+-------+---------+----------| 
     |                          | config_data[27] v |              | 0.055 |       |   0.152 |    0.054 | 
     | test_pe/inp_code_reg_11_ |                   | DFCNQD1BWP40 | 0.060 | 0.011 |   0.162 |    0.065 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |             |              |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                    | clk_in ^    |              | 0.049 |       |  -0.125 |   -0.028 | 
     | CTS_ccl_a_buf_00008                |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |   -0.027 | 
     | CTS_ccl_a_buf_00008                | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.030 | 
     | test_pe/clk_gate_op_code_reg/latch |             | CKLNQD6BWP40 | 0.052 | 0.005 |  -0.062 |    0.035 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40 | 0.082 | 0.092 |   0.030 |    0.127 | 
     | test_pe/inp_code_reg_11_           |             | DFCNQD1BWP40 | 0.082 | 0.002 |   0.032 |    0.129 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin cb_data0/config_cb_reg_16_/CP 
Endpoint:   cb_data0/config_cb_reg_16_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[16]              (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.067
  Arrival Time                  0.164
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |                   |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                            | config_data[16] v |                            | 0.059 |       |   0.150 |    0.053 | 
     | cb_data0                   | config_data[16] v | pe_tile_new_unq1_cb_unq1_0 |       |       |   0.164 |    0.067 | 
     | cb_data0/config_cb_reg_16_ |                   | DFCNQD1BWP40               | 0.067 | 0.014 |   0.164 |    0.067 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.049 |       |  -0.125 |   -0.028 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |   -0.027 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.030 | 
     | cb_data0/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40 | 0.052 | 0.006 |  -0.061 |    0.036 | 
     | cb_data0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40 | 0.090 | 0.093 |   0.031 |    0.129 | 
     | cb_data0/config_cb_reg_16_            |             | DFCNQD1BWP40 | 0.090 | 0.002 |   0.033 |    0.130 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin cb_bit0/config_cb_reg_22_/CP 
Endpoint:   cb_bit0/config_cb_reg_22_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[22]             (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                          0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.061
  Arrival Time                  0.159
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.148
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |                   |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                           | config_data[22] v |                            | 0.047 |       |   0.148 |    0.050 | 
     | cb_bit0                   | config_data[22] v | pe_tile_new_unq1_cb_unq2_0 |       |       |   0.159 |    0.061 | 
     | cb_bit0/config_cb_reg_22_ |                   | DFCNQD1BWP40               | 0.050 | 0.011 |   0.159 |    0.061 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |              | 0.049 |       |  -0.125 |   -0.027 | 
     | CTS_ccl_a_buf_00008                  |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |   -0.026 | 
     | CTS_ccl_a_buf_00008                  | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.031 | 
     | cb_bit0/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40 | 0.052 | 0.007 |  -0.060 |    0.038 | 
     | cb_bit0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40 | 0.073 | 0.088 |   0.028 |    0.126 | 
     | cb_bit0/config_cb_reg_22_            |             | DFCNQD1BWP40 | 0.073 | 0.001 |   0.029 |    0.127 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin cb_cg_en/config_cb_reg_16_/CP 
Endpoint:   cb_cg_en/config_cb_reg_16_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[16]              (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.066
  Arrival Time                  0.165
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |                   |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                            | config_data[16] v |                            | 0.059 |       |   0.150 |    0.052 | 
     | cb_cg_en                   | config_data[16] v | pe_tile_new_unq1_cb_unq2_3 |       |       |   0.165 |    0.066 | 
     | cb_cg_en/config_cb_reg_16_ |                   | DFCNQD1BWP40               | 0.067 | 0.014 |   0.165 |    0.066 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.049 |       |  -0.125 |   -0.026 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |   -0.025 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.031 | 
     | cb_cg_en/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40 | 0.052 | 0.005 |  -0.062 |    0.037 | 
     | cb_cg_en/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40 | 0.089 | 0.092 |   0.030 |    0.129 | 
     | cb_cg_en/config_cb_reg_16_            |             | DFCNQD1BWP40 | 0.089 | 0.002 |   0.032 |    0.131 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin cb_data0/config_cb_reg_17_/CP 
Endpoint:   cb_data0/config_cb_reg_17_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[17]              (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.067
  Arrival Time                  0.167
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |                   |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                            | config_data[17] v |                            | 0.060 |       |   0.152 |    0.053 | 
     | cb_data0                   | config_data[17] v | pe_tile_new_unq1_cb_unq1_0 |       |       |   0.167 |    0.067 | 
     | cb_data0/config_cb_reg_17_ |                   | DFCNQD1BWP40               | 0.067 | 0.014 |   0.167 |    0.067 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.049 |       |  -0.125 |   -0.026 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |   -0.025 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.032 | 
     | cb_data0/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40 | 0.052 | 0.006 |  -0.061 |    0.038 | 
     | cb_data0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40 | 0.090 | 0.093 |   0.031 |    0.131 | 
     | cb_data0/config_cb_reg_17_            |             | DFCNQD1BWP40 | 0.090 | 0.002 |   0.033 |    0.132 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin cb_cg_en/config_cb_reg_17_/CP 
Endpoint:   cb_cg_en/config_cb_reg_17_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[17]              (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.066
  Arrival Time                  0.165
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |                   |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                            | config_data[17] v |                            | 0.060 |       |   0.152 |    0.053 | 
     | cb_cg_en                   | config_data[17] v | pe_tile_new_unq1_cb_unq2_3 |       |       |   0.165 |    0.066 | 
     | cb_cg_en/config_cb_reg_17_ |                   | DFCNQD1BWP40               | 0.067 | 0.013 |   0.165 |    0.066 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                       |             |              |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |              | 0.049 |       |  -0.125 |   -0.026 | 
     | CTS_ccl_a_buf_00008                   |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |   -0.025 | 
     | CTS_ccl_a_buf_00008                   | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.032 | 
     | cb_cg_en/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40 | 0.052 | 0.005 |  -0.062 |    0.037 | 
     | cb_cg_en/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40 | 0.089 | 0.092 |   0.030 |    0.130 | 
     | cb_cg_en/config_cb_reg_17_            |             | DFCNQD1BWP40 | 0.089 | 0.002 |   0.032 |    0.131 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin cb_bit0/config_cb_reg_24_/CP 
Endpoint:   cb_bit0/config_cb_reg_24_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[24]             (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                          0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.061
  Arrival Time                  0.160
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |                   |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                           | config_data[24] v |                            | 0.049 |       |   0.150 |    0.050 | 
     | cb_bit0                   | config_data[24] v | pe_tile_new_unq1_cb_unq2_0 |       |       |   0.160 |    0.061 | 
     | cb_bit0/config_cb_reg_24_ |                   | DFCNQD1BWP40               | 0.053 | 0.011 |   0.160 |    0.061 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |              | 0.049 |       |  -0.125 |   -0.025 | 
     | CTS_ccl_a_buf_00008                  |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |   -0.024 | 
     | CTS_ccl_a_buf_00008                  | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.032 | 
     | cb_bit0/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40 | 0.052 | 0.007 |  -0.060 |    0.040 | 
     | cb_bit0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40 | 0.073 | 0.088 |   0.028 |    0.128 | 
     | cb_bit0/config_cb_reg_24_            |             | DFCNQD1BWP40 | 0.073 | 0.001 |   0.029 |    0.128 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin cb_bit0/config_cb_reg_25_/CP 
Endpoint:   cb_bit0/config_cb_reg_25_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: config_data[25]             (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                          0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.060
  Arrival Time                  0.160
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |                   |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------------------------+-------+-------+---------+----------| 
     |                           | config_data[25] v |                            | 0.052 |       |   0.152 |    0.052 | 
     | cb_bit0                   | config_data[25] v | pe_tile_new_unq1_cb_unq2_0 |       |       |   0.160 |    0.060 | 
     | cb_bit0/config_cb_reg_25_ |                   | DFCNQD1BWP40               | 0.055 | 0.009 |   0.160 |    0.060 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |              | 0.049 |       |  -0.125 |   -0.025 | 
     | CTS_ccl_a_buf_00008                  |             | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |   -0.024 | 
     | CTS_ccl_a_buf_00008                  | I ^ -> Z ^  | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.032 | 
     | cb_bit0/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40 | 0.052 | 0.007 |  -0.060 |    0.040 | 
     | cb_bit0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40 | 0.073 | 0.088 |   0.028 |    0.128 | 
     | cb_bit0/config_cb_reg_25_            |             | DFCNQD1BWP40 | 0.073 | 0.001 |   0.029 |    0.129 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin test_pe/test_opt_reg_f/data_in_reg_reg_0_/CP 
Endpoint:   test_pe/test_opt_reg_f/data_in_reg_reg_0_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_f/data_in_reg_reg_0_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                          0.044
+ Phase Shift                   0.000
- CPPR Adjustment               0.057
= Required Time                 0.009
  Arrival Time                  0.109
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.132
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                           |              |              |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+--------------+-------+-------+---------+----------| 
     |                                           | clk_in ^     |              | 0.034 |       |  -0.132 |   -0.232 | 
     | CTS_ccl_a_buf_00008                       |              | CKBD20BWP40  | 0.034 | 0.001 |  -0.131 |   -0.231 | 
     | CTS_ccl_a_buf_00008                       | I ^ -> Z ^   | CKBD20BWP40  | 0.034 | 0.035 |  -0.096 |   -0.196 | 
     | CTS_ccl_a_buf_00003                       |              | CKBD5BWP40   | 0.037 | 0.005 |  -0.091 |   -0.191 | 
     | CTS_ccl_a_buf_00003                       | I ^ -> Z ^   | CKBD5BWP40   | 0.068 | 0.054 |  -0.036 |   -0.136 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ |              | DFCNQD1BWP40 | 0.068 | 0.001 |  -0.035 |   -0.135 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ | CP ^ -> Q v  | DFCNQD1BWP40 | 0.018 | 0.106 |   0.070 |   -0.029 | 
     | test_pe/test_opt_reg_f/U3                 |              | CKND1BWP40   | 0.018 | 0.000 |   0.070 |   -0.029 | 
     | test_pe/test_opt_reg_f/U3                 | I v -> ZN ^  | CKND1BWP40   | 0.016 | 0.015 |   0.085 |   -0.015 | 
     | test_pe/test_opt_reg_f/U7                 |              | AOI22D0BWP40 | 0.016 | 0.000 |   0.085 |   -0.015 | 
     | test_pe/test_opt_reg_f/U7                 | A2 ^ -> ZN v | AOI22D0BWP40 | 0.027 | 0.024 |   0.109 |    0.009 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ |              | DFCNQD1BWP40 | 0.027 | 0.000 |   0.109 |    0.009 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.026
     + Source Insertion Delay            -0.151
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                           |            |              |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+--------------+-------+-------+---------+----------| 
     |                                           | clk_in ^   |              | 0.049 |       |  -0.125 |   -0.025 | 
     | CTS_ccl_a_buf_00008                       |            | CKBD20BWP40  | 0.049 | 0.001 |  -0.124 |   -0.024 | 
     | CTS_ccl_a_buf_00008                       | I ^ -> Z ^ | CKBD20BWP40  | 0.051 | 0.057 |  -0.067 |    0.033 | 
     | CTS_ccl_a_buf_00003                       |            | CKBD5BWP40   | 0.052 | 0.005 |  -0.062 |    0.038 | 
     | CTS_ccl_a_buf_00003                       | I ^ -> Z ^ | CKBD5BWP40   | 0.099 | 0.083 |   0.021 |    0.121 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ |            | DFCNQD1BWP40 | 0.099 | 0.001 |   0.022 |    0.122 | 
     +------------------------------------------------------------------------------------------------------------+ 

