#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sat Jun 25 19:06:51 2022
# Process ID: 195432
# Current directory: /home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.runs/impl_1
# Command line: vivado -log riscv_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source riscv_wrapper.tcl -notrace
# Log file: /home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.runs/impl_1/riscv_wrapper.vdi
# Journal file: /home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.runs/impl_1/vivado.jou
# Running On: optiplex, OS: Linux, CPU Frequency: 800.000 MHz, CPU Physical cores: 4, Host memory: 16693 MB
#-----------------------------------------------------------
source riscv_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2612.703 ; gain = 8.930 ; free physical = 6988 ; free virtual = 9530
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/imocanu/Xilinx/Vivado/2022.1/data/ip'.
add_files: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2740.766 ; gain = 128.062 ; free physical = 6911 ; free virtual = 9454
Command: link_design -top riscv_wrapper -part xc7a100tfgg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tfgg676-2
INFO: [Project 1-454] Reading design checkpoint '/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_BSCAN_0/riscv_BSCAN_0.dcp' for cell 'riscv_i/BSCAN'
INFO: [Project 1-454] Reading design checkpoint '/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_JTAG_0/riscv_JTAG_0.dcp' for cell 'riscv_i/JTAG'
INFO: [Project 1-454] Reading design checkpoint '/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_RocketChip_0/riscv_RocketChip_0.dcp' for cell 'riscv_i/RocketChip'
INFO: [Project 1-454] Reading design checkpoint '/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0.dcp' for cell 'riscv_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_util_vector_logic_0_0/riscv_util_vector_logic_0_0.dcp' for cell 'riscv_i/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/riscv_axi_smc_1_0.dcp' for cell 'riscv_i/DDR/axi_smc_1'
INFO: [Project 1-454] Reading design checkpoint '/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_mem_reset_control_0_0/riscv_mem_reset_control_0_0.dcp' for cell 'riscv_i/DDR/mem_reset_control_0'
INFO: [Project 1-454] Reading design checkpoint '/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0.dcp' for cell 'riscv_i/DDR/mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint '/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_SD_0/riscv_SD_0.dcp' for cell 'riscv_i/IO/SD'
INFO: [Project 1-454] Reading design checkpoint '/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_UART_0/riscv_UART_0.dcp' for cell 'riscv_i/IO/UART'
INFO: [Project 1-454] Reading design checkpoint '/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_axi_quad_spi_0_0/riscv_axi_quad_spi_0_0.dcp' for cell 'riscv_i/IO/axi_quad_spi_0'
INFO: [Project 1-454] Reading design checkpoint '/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/riscv_io_axi_m_0.dcp' for cell 'riscv_i/IO/io_axi_m'
INFO: [Project 1-454] Reading design checkpoint '/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/riscv_io_axi_s_0.dcp' for cell 'riscv_i/IO/io_axi_s'
INFO: [Project 1-454] Reading design checkpoint '/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_BSCAN_0/bd_0/ip/ip_0/bd_a31f_bs_switch_0.dcp' for cell 'riscv_i/BSCAN/inst/bs_switch'
Netlist sorting complete. Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2740.766 ; gain = 0.000 ; free physical = 6425 ; free virtual = 8968
INFO: [Netlist 29-17] Analyzing 5190 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_iodelay_ctrl/u_sys_rst_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'riscv_i/DDR/mig_7series_0/sys_rst' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_2/bd_9c60_psr_aclk_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_2/bd_9c60_psr_aclk_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0.xdc] for cell 'riscv_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3142.707 ; gain = 401.941 ; free physical = 5717 ; free virtual = 8278
Finished Parsing XDC File [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0.xdc] for cell 'riscv_i/clk_wiz_0/inst'
Parsing XDC File [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0_board.xdc] for cell 'riscv_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0_board.xdc] for cell 'riscv_i/clk_wiz_0/inst'
Parsing XDC File [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_3/bd_9a00_psr_aclk1_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_3/bd_9a00_psr_aclk1_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_3/bd_9a00_psr_aclk1_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_3/bd_9a00_psr_aclk1_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_2/bd_9a00_psr_aclk_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_2/bd_9a00_psr_aclk_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_2/bd_9a00_psr_aclk_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_2/bd_9a00_psr_aclk_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_1/bd_9a00_psr0_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_1/bd_9a00_psr0_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr0/U0'
Parsing XDC File [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_1/bd_9a00_psr0_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_1/bd_9a00_psr0_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr0/U0'
Parsing XDC File [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_3/bd_9c60_psr_aclk1_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_3/bd_9c60_psr_aclk1_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_3/bd_9c60_psr_aclk1_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_3/bd_9c60_psr_aclk1_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_2/bd_9c60_psr_aclk_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_2/bd_9c60_psr_aclk_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_BSCAN_0/bd_0/ip/ip_0/constraints/bs_switch.xdc] for cell 'riscv_i/BSCAN/inst/bs_switch/inst'
Finished Parsing XDC File [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_BSCAN_0/bd_0/ip/ip_0/constraints/bs_switch.xdc] for cell 'riscv_i/BSCAN/inst/bs_switch/inst'
Parsing XDC File [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_1/bd_9c60_psr0_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_1/bd_9c60_psr0_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr0/U0'
Parsing XDC File [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_1/bd_9c60_psr0_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_1/bd_9c60_psr0_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr0/U0'
Parsing XDC File [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_axi_quad_spi_0_0/riscv_axi_quad_spi_0_0.xdc] for cell 'riscv_i/IO/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_axi_quad_spi_0_0/riscv_axi_quad_spi_0_0.xdc] for cell 'riscv_i/IO/axi_quad_spi_0/U0'
Parsing XDC File [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_axi_quad_spi_0_0/riscv_axi_quad_spi_0_0_board.xdc] for cell 'riscv_i/IO/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_axi_quad_spi_0_0/riscv_axi_quad_spi_0_0_board.xdc] for cell 'riscv_i/IO/axi_quad_spi_0/U0'
Parsing XDC File [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/constraints/riscv_mig_7series_0_0.xdc] for cell 'riscv_i/DDR/mig_7series_0'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/constraints/riscv_mig_7series_0_0.xdc:259]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/constraints/riscv_mig_7series_0_0.xdc:260]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -hier -filter {NAME =~ */u_iodelay_ctrl/sys_rst_i}'. [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/constraints/riscv_mig_7series_0_0.xdc:358]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_nets -hier -filter {NAME =~ */u_iodelay_ctrl/sys_rst_i}]'. [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/constraints/riscv_mig_7series_0_0.xdc:358]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/constraints/riscv_mig_7series_0_0.xdc] for cell 'riscv_i/DDR/mig_7series_0'
Parsing XDC File [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_3/bd_fe52_psr_aclk1_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_3/bd_fe52_psr_aclk1_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_3/bd_fe52_psr_aclk1_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_3/bd_fe52_psr_aclk1_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_2/bd_fe52_psr_aclk_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_2/bd_fe52_psr_aclk_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_2/bd_fe52_psr_aclk_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_2/bd_fe52_psr_aclk_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_1/bd_fe52_psr0_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_1/bd_fe52_psr0_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr0/U0'
Parsing XDC File [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_1/bd_fe52_psr0_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_1/bd_fe52_psr0_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr0/U0'
Parsing XDC File [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/constraints/top.xdc]
WARNING: [Vivado 12-584] No ports matched 'jtag_tdt'. [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/constraints/top.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/constraints/top.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdio_wp'. [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/constraints/top.xdc:59]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_ports sdio_wp]'. [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/constraints/top.xdc:59]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'sdio_wp'. [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/constraints/top.xdc:60]
CRITICAL WARNING: [Vivado 12-4739] set_min_delay:No valid object(s) found for '-from [get_ports sdio_wp]'. [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/constraints/top.xdc:60]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/constraints/top.xdc]
Parsing XDC File [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/constraints/sdc.xdc]
Finished Parsing XDC File [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/constraints/sdc.xdc]
Parsing XDC File [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/constraints/uart.xdc]
Finished Parsing XDC File [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/constraints/uart.xdc]
Parsing XDC File [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/constraints/ddr.xdc]
Finished Parsing XDC File [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/constraints/ddr.xdc]
Parsing XDC File [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_axi_quad_spi_0_0/riscv_axi_quad_spi_0_0_clocks.xdc] for cell 'riscv_i/IO/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_axi_quad_spi_0_0/riscv_axi_quad_spi_0_0_clocks.xdc] for cell 'riscv_i/IO/axi_quad_spi_0/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/imocanu/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/imocanu/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/imocanu/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/imocanu/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/imocanu/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/imocanu/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/imocanu/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/imocanu/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 189 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5573] Port sdio_dat[0] has IOB constraint set, However, the instance riscv_i/IO/SD/inst/sd_dat_reg_t_reg connected to it does not seem to have valid I/O connection to be placed into I/O. The constraint on the port will be ignored.
WARNING: [Constraints 18-5573] Port sdio_dat[1] has IOB constraint set, However, the instance riscv_i/IO/SD/inst/sd_dat_reg_t_reg connected to it does not seem to have valid I/O connection to be placed into I/O. The constraint on the port will be ignored.
WARNING: [Constraints 18-5573] Port sdio_dat[2] has IOB constraint set, However, the instance riscv_i/IO/SD/inst/sd_dat_reg_t_reg connected to it does not seem to have valid I/O connection to be placed into I/O. The constraint on the port will be ignored.
WARNING: [Constraints 18-5573] Port sdio_dat[3] has IOB constraint set, However, the instance riscv_i/IO/SD/inst/sd_dat_reg_t_reg connected to it does not seem to have valid I/O connection to be placed into I/O. The constraint on the port will be ignored.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3161.707 ; gain = 0.000 ; free physical = 5776 ; free virtual = 8336
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 946 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 11 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 4 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 65 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 779 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 24 instances
  RAM64M => RAM64M (RAMD64E(x4)): 44 instances

27 Infos, 18 Warnings, 6 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 3161.707 ; gain = 420.941 ; free physical = 5776 ; free virtual = 8336
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 3225.738 ; gain = 64.031 ; free physical = 5767 ; free virtual = 8328

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1388de70b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3225.738 ; gain = 0.000 ; free physical = 5705 ; free virtual = 8266

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i[3]_i_1 into driver instance riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i[3]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[0]_i_1 into driver instance riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_6, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/my_full[5]_i_3 into driver instance riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/my_empty[7]_i_2__1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/col_mux.col_rd_wr_r_i_1 into driver instance riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/col_mux.col_rd_wr_r_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_i_1 into driver instance riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_i_2, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_i_1__2 into driver instance riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_i_2__2, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_i_1__1 into driver instance riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_i_2__1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_i_1__0 into driver instance riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_i_2__0, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_1 into driver instance riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_4, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/IO/SD/inst/sd_fifo_filler0/tx_fifo/inp_pos[6]_i_1 into driver instance riscv_i/IO/SD/inst/sd_fifo_filler0/tx_fifo/dout[31]_i_4, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i[3]_i_1 into driver instance riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i[3]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/atomics/state_1_i_1__4 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/atomics/ram_opcode_reg_0_1_0_2_i_7__0, which resulted in an inversion of 114 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi42tl/ram_source_reg_0_1_0_3_i_2 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi42tl/ram_size_reg_0_1_0_3_i_10, which resulted in an inversion of 135 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4frag/deq/ram_size_reg_0_1_0_3_i_3__3 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4frag/deq/ram_size_reg_0_1_0_3_i_13__0, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4frag/deq/ram_size_reg_0_1_0_3_i_4__2 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4frag/deq/ram_size_reg_0_1_0_3_i_14__0, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4frag/deq_1/ram_source_reg_0_1_0_3_i_3 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4frag/deq_1/ram_source_reg_0_1_0_3_i_7, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/fixer/a_first_counter[8]_i_2__0 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/fixer/a_first_counter[8]_i_5__0, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker/o_data/ram_wen[0]_i_1__0 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker/o_data/mem_axi4_awvalid_INST_0_i_2, which resulted in an inversion of 18 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker/o_data/state_1_1_i_1__0 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker/o_data/mem_axi4_awvalid_INST_0_i_6, which resulted in an inversion of 118 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker/o_data/state_1_2_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker/o_data/state_1_2_i_2, which resulted in an inversion of 123 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_1/o_data/state_1_3_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_1/o_data/mem_axi4_awvalid_INST_0_i_7, which resulted in an inversion of 123 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_3/o_data/state_1_4_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_3/o_data/mem_axi4_arid[3]_INST_0_i_2, which resulted in an inversion of 123 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/state__1_i_1__0 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/ram_param_reg_0_1_0_0_i_2, which resulted in an inversion of 82 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state_1_1_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state_1_1_i_2, which resulted in an inversion of 120 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state_2_1_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/ram_len_reg_0_1_6_7_i_13, which resulted in an inversion of 83 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state_3_1_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state_3_1_i_2, which resulted in an inversion of 79 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state_4_0_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/ram_opcode_reg_0_1_0_2_i_8, which resulted in an inversion of 76 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state_4_1_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/ram_opcode_reg_0_1_0_2_i_6, which resulted in an inversion of 78 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state_4_2_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/ram_opcode_reg_0_1_0_2_i_12, which resulted in an inversion of 74 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state__1_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state__1_i_2, which resulted in an inversion of 126 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer_1/bundleIn_0_d_q/counter[8]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer_1/bundleIn_0_d_q/counter[8]_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer_1/bundleIn_0_d_q/state_1_i_1__0 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer_1/bundleIn_0_d_q/state_1_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer_1/bundleOut_0_c_q/state_1_0_i_1__0 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer_1/bundleOut_0_c_q/state_1_0_i_2, which resulted in an inversion of 109 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/mem_br_taken_i_5 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/mem_reg_wdata[63]_i_38, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/probe_bits_param[1]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/probe_bits_address[31]_i_3, which resulted in an inversion of 29 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/r_req_dest_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/r_req_addr[26]_i_3, which resulted in an inversion of 34 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_not_nacked_in_s1_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[31]_i_3, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[12]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[12]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[13]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[13]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[14]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[14]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[15]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[15]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[16]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[16]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[17]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[17]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[18]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[18]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[19]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[19]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[20]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[20]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[21]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[21]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[22]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[22]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[23]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[23]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[24]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[24]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[25]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[25]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[26]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[26]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[27]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[27]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[28]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[28]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[29]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[29]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[30]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[30]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[31]_i_2 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_addr[31]_i_4, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_r_sectored_hit_bits[0]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_state_vec_0[4]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_r_sectored_hit_bits[1]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_state_vec_0[5]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_r_sectored_hit_bits[2]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_state_vec_0[6]_i_2, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_r_sectored_hit_valid_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_r_sectored_hit_valid_i_2, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_fromPreMul_b_CDom_CAlignDist[5]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_fromPreMul_b_CDom_CAlignDist[5]_i_2, which resulted in an inversion of 185 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/io_out_b_data[61]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/io_out_b_data[61]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/ifpu/i2f_1/roundAnyRawFNToRecFN/_roundedSig_T_2_carry__6_i_3__0 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/ifpu/i2f_1/roundAnyRawFNToRecFN/io_out_b_data[30]_i_2__1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_fromPreMul_b_CDom_CAlignDist[4]_i_1__0 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_fromPreMul_b_CDom_CAlignDist[4]_i_2__0, which resulted in an inversion of 83 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxPages_1[0]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/pages_0[24]_i_5, which resulted in an inversion of 59 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_fp_i_2 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_valid_i_3, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r1_0_31_0_5_i_11 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r1_0_31_0_5_i_35, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r1_0_31_0_5_i_12 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r1_0_31_0_5_i_36, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r1_0_31_0_5_i_8 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r1_0_31_0_5_i_32, which resulted in an inversion of 23 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r1_0_31_0_5_i_9 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r1_0_31_0_5_i_33, which resulted in an inversion of 23 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r2_0_31_0_5_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r2_0_31_0_5_i_6, which resulted in an inversion of 23 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r2_0_31_0_5_i_2 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r2_0_31_0_5_i_7, which resulted in an inversion of 23 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r2_0_31_0_5_i_5 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r2_0_31_0_5_i_10, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/s2_btb_resp_bits_bht_history[7]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array/tag_array_0_ext/s2_valid_i_5, which resulted in an inversion of 62 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/r_sectored_hit_bits[0]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/state_vec_0[4]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/r_sectored_hit_bits[1]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/state_vec_0[5]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/tlMasterXbar/state_0_i_1__1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/tlMasterXbar/state_0_i_2, which resulted in an inversion of 115 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/tlMasterXbar/state_1_i_1__1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/tlMasterXbar/state_1_i_2__0, which resulted in an inversion of 38 pins
INFO: [Opt 31-138] Pushed 42 inverter(s) to 201 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1bae14883

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3419.863 ; gain = 1.000 ; free physical = 5521 ; free virtual = 8082
INFO: [Opt 31-389] Phase Retarget created 292 cells and removed 493 cells
INFO: [Opt 31-1021] In phase Retarget, 122 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 18 inverter(s) to 22 load pin(s).
Phase 2 Constant propagation | Checksum: 176afe8ae

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3419.863 ; gain = 1.000 ; free physical = 5519 ; free virtual = 8080
INFO: [Opt 31-389] Phase Constant propagation created 377 cells and removed 1024 cells
INFO: [Opt 31-1021] In phase Constant propagation, 514 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 226378666

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 3419.863 ; gain = 1.000 ; free physical = 5519 ; free virtual = 8080
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2519 cells
INFO: [Opt 31-1021] In phase Sweep, 450 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 16f9c2997

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 3419.863 ; gain = 1.000 ; free physical = 5516 ; free virtual = 8078
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 16f9c2997

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 3419.863 ; gain = 1.000 ; free physical = 5516 ; free virtual = 8078
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
INFO: [Opt 31-1287] Pulled Inverter riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[16].srl_nx1/shift_reg_reg[0]_srl16_i_1__35 into driver instance riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[136]_INST_0, which resulted in an inversion of 29 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[17].srl_nx1/shift_reg_reg[0]_srl16_i_1__34 into driver instance riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[137]_INST_0, which resulted in an inversion of 31 pins
Phase 6 Post Processing Netlist | Checksum: 15be5741a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 3419.863 ; gain = 1.000 ; free physical = 5516 ; free virtual = 8078
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 125 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             292  |             493  |                                            122  |
|  Constant propagation         |             377  |            1024  |                                            514  |
|  Sweep                        |               0  |            2519  |                                            450  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               2  |                                            125  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3419.863 ; gain = 0.000 ; free physical = 5516 ; free virtual = 8078
Ending Logic Optimization Task | Checksum: 1083e72cd

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 3419.863 ; gain = 1.000 ; free physical = 5516 ; free virtual = 8078

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 32
Ending PowerOpt Patch Enables Task | Checksum: 1083e72cd

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.32 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 5418 ; free virtual = 7984
Ending Power Optimization Task | Checksum: 1083e72cd

Time (s): cpu = 00:00:35 ; elapsed = 00:00:11 . Memory (MB): peak = 4015.012 ; gain = 595.148 ; free physical = 5476 ; free virtual = 8042

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1083e72cd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 5476 ; free virtual = 8042

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 5476 ; free virtual = 8042
Ending Netlist Obfuscation Task | Checksum: 1083e72cd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 5476 ; free virtual = 8042
INFO: [Common 17-83] Releasing license: Implementation
136 Infos, 18 Warnings, 6 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:04 ; elapsed = 00:00:27 . Memory (MB): peak = 4015.012 ; gain = 853.305 ; free physical = 5476 ; free virtual = 8042
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 5418 ; free virtual = 7986
INFO: [Common 17-1381] The checkpoint '/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.runs/impl_1/riscv_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 5369 ; free virtual = 7958
INFO: [runtcl-4] Executing : report_drc -file riscv_wrapper_drc_opted.rpt -pb riscv_wrapper_drc_opted.pb -rpx riscv_wrapper_drc_opted.rpx
Command: report_drc -file riscv_wrapper_drc_opted.rpt -pb riscv_wrapper_drc_opted.pb -rpx riscv_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.runs/impl_1/riscv_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:46 ; elapsed = 00:00:09 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 5225 ; free virtual = 7816
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 5222 ; free virtual = 7814
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1017bbbd7

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 5222 ; free virtual = 7814
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 5222 ; free virtual = 7814

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e0b97a45

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 5308 ; free virtual = 7904

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1fe01c0e8

Time (s): cpu = 00:00:51 ; elapsed = 00:00:19 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 5194 ; free virtual = 7792

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1fe01c0e8

Time (s): cpu = 00:00:51 ; elapsed = 00:00:19 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 5194 ; free virtual = 7792
Phase 1 Placer Initialization | Checksum: 1fe01c0e8

Time (s): cpu = 00:00:52 ; elapsed = 00:00:19 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 5193 ; free virtual = 7791

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b827bf85

Time (s): cpu = 00:01:14 ; elapsed = 00:00:25 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 5097 ; free virtual = 7695

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2419ddc2b

Time (s): cpu = 00:01:33 ; elapsed = 00:00:29 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 5101 ; free virtual = 7700

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2419ddc2b

Time (s): cpu = 00:01:33 ; elapsed = 00:00:29 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 5101 ; free virtual = 7700

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 412 LUTNM shape to break, 2557 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 197, two critical 215, total 412, new lutff created 10
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1416 nets or LUTs. Breaked 412 LUTs, combined 1004 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-46] Identified 18 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/in_in2_reg_n_0_[47]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 1 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 5139 ; free virtual = 7723
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 5139 ; free virtual = 7723

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          412  |           1004  |                  1416  |           0  |           1  |  00:00:02  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Critical Cell                                    |            1  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          413  |           1004  |                  1417  |           0  |          10  |  00:00:03  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1869afd80

Time (s): cpu = 00:04:13 ; elapsed = 00:01:23 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 5107 ; free virtual = 7692
Phase 2.4 Global Placement Core | Checksum: 1b3f3b0d9

Time (s): cpu = 00:04:31 ; elapsed = 00:01:30 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 5095 ; free virtual = 7680
Phase 2 Global Placement | Checksum: 1b3f3b0d9

Time (s): cpu = 00:04:31 ; elapsed = 00:01:30 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 5130 ; free virtual = 7715

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19af0ec7f

Time (s): cpu = 00:04:51 ; elapsed = 00:01:34 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 5127 ; free virtual = 7694

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 26d3cc76e

Time (s): cpu = 00:05:25 ; elapsed = 00:01:44 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 5146 ; free virtual = 7713

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1bffb92f4

Time (s): cpu = 00:05:26 ; elapsed = 00:01:45 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 5147 ; free virtual = 7713

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 23a491118

Time (s): cpu = 00:05:26 ; elapsed = 00:01:45 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 5147 ; free virtual = 7713

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2419a43d9

Time (s): cpu = 00:06:15 ; elapsed = 00:01:59 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 5143 ; free virtual = 7710

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 188aa1709

Time (s): cpu = 00:06:52 ; elapsed = 00:02:32 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 5085 ; free virtual = 7652

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 21c00cd02

Time (s): cpu = 00:06:56 ; elapsed = 00:02:36 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 5088 ; free virtual = 7655

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 23aaca621

Time (s): cpu = 00:06:57 ; elapsed = 00:02:36 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 5088 ; free virtual = 7655

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 18f5eedbb

Time (s): cpu = 00:08:01 ; elapsed = 00:02:52 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 5035 ; free virtual = 7602
Phase 3 Detail Placement | Checksum: 18f5eedbb

Time (s): cpu = 00:08:01 ; elapsed = 00:02:53 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 5035 ; free virtual = 7602

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1887d6bb7

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.784 | TNS=-2828.221 |
Phase 1 Physical Synthesis Initialization | Checksum: 26397a4e7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:03 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 5014 ; free virtual = 7582
INFO: [Place 46-33] Processed net riscv_i/RocketChip/inst/rocket_system/debug_1/dmOuter/dmOuter/reset_reg_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1ebfcc4a4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 5011 ; free virtual = 7579
Phase 4.1.1.1 BUFG Insertion | Checksum: 1887d6bb7

Time (s): cpu = 00:09:10 ; elapsed = 00:03:10 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 5011 ; free virtual = 7579

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.854. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1d0e369a4

Time (s): cpu = 00:09:57 ; elapsed = 00:03:41 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 5008 ; free virtual = 7576

Time (s): cpu = 00:09:57 ; elapsed = 00:03:41 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 5008 ; free virtual = 7576
Phase 4.1 Post Commit Optimization | Checksum: 1d0e369a4

Time (s): cpu = 00:09:58 ; elapsed = 00:03:41 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 5005 ; free virtual = 7575

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d0e369a4

Time (s): cpu = 00:09:59 ; elapsed = 00:03:42 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 5005 ; free virtual = 7575

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                8x8|
|___________|___________________|___________________|
|      South|                1x1|                8x8|
|___________|___________________|___________________|
|       East|                2x2|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                4x4|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1d0e369a4

Time (s): cpu = 00:09:59 ; elapsed = 00:03:42 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 5005 ; free virtual = 7574
Phase 4.3 Placer Reporting | Checksum: 1d0e369a4

Time (s): cpu = 00:10:00 ; elapsed = 00:03:42 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 5005 ; free virtual = 7574

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 5005 ; free virtual = 7574

Time (s): cpu = 00:10:00 ; elapsed = 00:03:42 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 5005 ; free virtual = 7574
Phase 4 Post Placement Optimization and Clean-Up | Checksum: fd929aad

Time (s): cpu = 00:10:00 ; elapsed = 00:03:43 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 5005 ; free virtual = 7574
Ending Placer Task | Checksum: ba7e78e2

Time (s): cpu = 00:10:00 ; elapsed = 00:03:43 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 5005 ; free virtual = 7574
INFO: [Common 17-83] Releasing license: Implementation
181 Infos, 18 Warnings, 6 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:10:06 ; elapsed = 00:03:45 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 5112 ; free virtual = 7680
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 4988 ; free virtual = 7675
INFO: [Common 17-1381] The checkpoint '/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.runs/impl_1/riscv_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 5069 ; free virtual = 7667
INFO: [runtcl-4] Executing : report_io -file riscv_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.28 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 5041 ; free virtual = 7639
INFO: [runtcl-4] Executing : report_utilization -file riscv_wrapper_utilization_placed.rpt -pb riscv_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file riscv_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.34 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 5052 ; free virtual = 7651
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 53.55s |  WALL: 11.65s
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 5019 ; free virtual = 7618

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.853 | TNS=-721.728 |
Phase 1 Physical Synthesis Initialization | Checksum: 18e1ff6cf

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 4988 ; free virtual = 7587
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.853 | TNS=-721.728 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 18e1ff6cf

Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 4988 ; free virtual = 7587

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.853 | TNS=-721.728 |
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/ex_ra_1_reg_n_0_[0].  Re-placed instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/ex_ra_1_reg[0]
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/ex_ra_1_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.853 | TNS=-721.548 |
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/ex_ra_1_reg_n_0_[1].  Re-placed instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/ex_ra_1_reg[1]
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/ex_ra_1_reg_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.853 | TNS=-721.368 |
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/ex_ra_1_reg_n_0_[2].  Re-placed instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/ex_ra_1_reg[2]
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/ex_ra_1_reg_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.853 | TNS=-721.188 |
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/ex_ra_1_reg_n_0_[3].  Re-placed instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/ex_ra_1_reg[3]
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/ex_ra_1_reg_n_0_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.853 | TNS=-721.008 |
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/ex_ra_1_reg_n_0_[4].  Re-placed instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/ex_ra_1_reg[4]
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/ex_ra_1_reg_n_0_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.851 | TNS=-720.828 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_3_valid_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/clk_wiz_0/inst/clk_out1_riscv_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_3_valid_2_i_2_n_0.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_3_valid_2_i_2
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_sectored_entries_0_3_valid_2_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.850 | TNS=-720.569 |
INFO: [Physopt 32-702] Processed net riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_afull_reg_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_afull04_out.  Re-placed instance riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_afull_i_4__0
INFO: [Physopt 32-735] Processed net riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_afull04_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.849 | TNS=-720.273 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_reg[18]_12[52]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/regfile_reg[18][64][52]. Critical path length was reduced through logic transformation on cell riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/regfile[18][52]_i_1_comp.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/regfile[26][52]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.847 | TNS=-720.046 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_reg[25]_5[52]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/regfile_reg[25][64][52]. Critical path length was reduced through logic transformation on cell riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/regfile[25][52]_i_1_comp.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/regfile[26][52]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.842 | TNS=-719.812 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array/tag_array_0_ext/tag_array_RW0_rdata_0[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array/tag_array_0_ext/mem_reg_xcpt_reg.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array/tag_array_0_ext/s1_pc[8]_i_1
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array/tag_array_0_ext/mem_reg_xcpt_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.840 | TNS=-718.894 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_reg[17]_13[52]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/clk_wiz_0/inst/clk_out1_riscv_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/regfile[26][52]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/regfile_MPORT_1_data[52]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.839 | TNS=-713.006 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/io_out_b_data_reg[32]_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 25 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/io_out_b_data[51]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.837 | TNS=-703.644 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/ex_ctrl_alu_fn[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_lsb_0[1]_i_5_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_lsb_0[1]_i_12_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_lsb_0[1]_i_10_n_0.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_lsb_0[1]_i_10
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_lsb_0[1]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.830 | TNS=-700.109 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_reg[23]_7[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/regfile[23][23]_i_2_n_0.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/regfile[23][23]_i_2
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/regfile[23][23]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.830 | TNS=-699.184 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_reg[3]_27[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/regfile[3][8]_i_2_n_0.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/regfile[3][8]_i_2
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/regfile[3][8]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.828 | TNS=-698.753 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_reg[11]_19[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/regfile[12][0]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.817 | TNS=-697.825 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_reg[17]_13[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/regfile[28][29]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/regfile_MPORT_1_data[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.816 | TNS=-697.345 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_reg[15]_15[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/regfile[15][23]_i_2_n_0.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/regfile[15][23]_i_2
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/regfile[15][23]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.811 | TNS=-696.775 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/fixer/a_first_counter_reg[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/_a_first_T. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state_1_0_reg_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_1/o_data/subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_ready. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_1/o_data/REG_1[25]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_2/o_data/sent_d_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_2/o_data/got_e_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_1/o_data/got_e_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_0_5_i_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/address_reg[30]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_1/address_reg[11]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.809 | TNS=-694.452 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_reg[5]_25[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN_/wen_reg[0]_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/rawOutValid_reg_2.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/regfile[29][15]_i_2
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/rawOutValid_reg_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.805 | TNS=-693.426 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_reg[22]_8[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN_/wen_reg[0]_7.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN_/regfile[22][8]_i_2
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN_/wen_reg[0]_7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.802 | TNS=-693.258 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/regfile_MPORT_1_data[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN_/divSqrt_io_out[25].  Re-placed instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN_/regfile[30][29]_i_5
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN_/divSqrt_io_out[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.802 | TNS=-690.698 |
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_1_data[19].  Re-placed instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_1_data_reg[19]
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_1_data[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.802 | TNS=-690.254 |
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_1_data[1].  Re-placed instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_1_data_reg[1]
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_1_data[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.802 | TNS=-689.810 |
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_1_data[20].  Re-placed instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_1_data_reg[20]
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_1_data[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.802 | TNS=-689.366 |
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_1_data[2].  Re-placed instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_1_data_reg[2]
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_1_data[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.802 | TNS=-688.922 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.802 | TNS=-688.922 |
Phase 3 Critical Path Optimization | Checksum: 18e1ff6cf

Time (s): cpu = 00:00:43 ; elapsed = 00:00:13 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 4978 ; free virtual = 7577

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.802 | TNS=-688.922 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/ex_ctrl_alu_fn[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/clk_wiz_0/inst/clk_out1_riscv_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_lsb_0[1]_i_5_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_lsb_0[1]_i_5_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_lsb_0[1]_i_12_0. Rewiring did not optimize the net.
INFO: [Physopt 32-81] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_lsb_0[1]_i_12_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_lsb_0[1]_i_12_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.788 | TNS=-689.007 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_reg[16]_14[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN_/wen_reg[0]_9.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN_/regfile[18][11]_i_2
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN_/wen_reg[0]_9. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.787 | TNS=-688.297 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_lsb_0[1]_i_12_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_lsb_0[1]_i_12_0. Critical path length was reduced through logic transformation on cell riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_lsb_0[1]_i_5_comp.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_lsb_0[1]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.787 | TNS=-682.461 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_reg[16]_14[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/regfile_reg[16][64][19]. Critical path length was reduced through logic transformation on cell riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/regfile[16][19]_i_1_comp.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN_/wen_reg[0]_25. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.784 | TNS=-681.662 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_reg[9]_21[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/regfile_reg[9][64][16]. Critical path length was reduced through logic transformation on cell riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/regfile[9][16]_i_1_comp.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/regfile[12][16]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.784 | TNS=-680.873 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_reg[22]_8[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/regfile_reg[22][64][8]. Critical path length was reduced through logic transformation on cell riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/regfile[22][8]_i_1_comp.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN_/wen_reg[0]_7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.783 | TNS=-680.080 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_reg[12]_18[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/regfile_reg[12][64][14]. Critical path length was reduced through logic transformation on cell riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/regfile[12][14]_i_1_comp.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/regfile[12][14]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.783 | TNS=-679.291 |
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/ex_ra_0_reg_n_0_[3].  Re-placed instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/ex_ra_0_reg[3]
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/ex_ra_0_reg_n_0_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.779 | TNS=-679.214 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_reg[13]_17[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/regfile_reg[13][64][8]. Critical path length was reduced through logic transformation on cell riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/regfile[13][8]_i_1_comp.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN_/wen_reg[0]_7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.779 | TNS=-678.429 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_reg[1]_29[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/D[25]. Critical path length was reduced through logic transformation on cell riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/regfile[1][25]_i_1_comp.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/regfile[9][25]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.778 | TNS=-677.643 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer_1/bundleIn_0_d_q/ram_data_reg_0_1_36_41/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state_4_2_reg_0.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/ram_opcode_reg_0_1_0_2_i_5
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state_4_2_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.778 | TNS=-665.725 |
INFO: [Physopt 32-702] Processed net riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/sel0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/clk_wiz_0/inst/clk_out1_riscv_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_afull_i_3__0_n_0.  Re-placed instance riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_afull_i_3__0
INFO: [Physopt 32-735] Processed net riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_afull_i_3__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.777 | TNS=-665.574 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_reg[16]_14[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN_/wen_reg[0]_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/rawOutValid_reg_23.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/regfile[30][4]_i_2
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/rawOutValid_reg_23. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.777 | TNS=-663.694 |
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_1_data[10].  Re-placed instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_1_data_reg[10]
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_1_data[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.777 | TNS=-663.275 |
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_1_data[9].  Re-placed instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_1_data_reg[9]
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_1_data[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.772 | TNS=-662.964 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/ifpu/ifpu_io_out_bits_data[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/ifpu/i2f/roundAnyRawFNToRecFN/inPipe_bits_rm_reg[0]_24.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/ifpu/i2f/roundAnyRawFNToRecFN/io_out_b_data[26]_i_4
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/ifpu/i2f/roundAnyRawFNToRecFN/inPipe_bits_rm_reg[0]_24. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.771 | TNS=-662.605 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_reg[9]_21[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/regfile[9][28]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.770 | TNS=-662.113 |
INFO: [Physopt 32-702] Processed net riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr15_out.  Re-placed instance riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_3__2
INFO: [Physopt 32-735] Processed net riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr15_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.770 | TNS=-661.870 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/regfile_reg[4]_26[60]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/regfile[4][60]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.770 | TNS=-661.606 |
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_0_pc[12].  Re-placed instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_0_pc_reg[12]
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_0_pc[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.770 | TNS=-661.336 |
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_0_pc[13].  Re-placed instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_0_pc_reg[13]
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_0_pc[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.763 | TNS=-661.015 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.763 | TNS=-661.015 |
Phase 4 Critical Path Optimization | Checksum: 18e1ff6cf

Time (s): cpu = 00:00:55 ; elapsed = 00:00:19 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 4977 ; free virtual = 7577
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 4979 ; free virtual = 7578
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.763 | TNS=-661.015 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.090  |         60.713  |            1  |              0  |                    47  |           0  |           2  |  00:00:12  |
|  Total          |          0.090  |         60.713  |            1  |              0  |                    47  |           0  |           3  |  00:00:12  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 4979 ; free virtual = 7579
Ending Physical Synthesis Task | Checksum: bd2cd375

Time (s): cpu = 00:00:56 ; elapsed = 00:00:20 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 4978 ; free virtual = 7578
INFO: [Common 17-83] Releasing license: Implementation
395 Infos, 18 Warnings, 6 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:48 ; elapsed = 00:00:32 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 5018 ; free virtual = 7617
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 4897 ; free virtual = 7614
INFO: [Common 17-1381] The checkpoint '/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.runs/impl_1/riscv_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 4015.012 ; gain = 0.000 ; free physical = 4977 ; free virtual = 7606
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1db765c6 ConstDB: 0 ShapeSum: 6ca6c79d RouteDB: 0
Post Restoration Checksum: NetGraph: cb191654 NumContArr: 927d0885 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 15d961ed9

Time (s): cpu = 00:01:07 ; elapsed = 00:00:30 . Memory (MB): peak = 4048.480 ; gain = 5.949 ; free physical = 4841 ; free virtual = 7472

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 15d961ed9

Time (s): cpu = 00:01:08 ; elapsed = 00:00:31 . Memory (MB): peak = 4077.480 ; gain = 34.949 ; free physical = 4802 ; free virtual = 7434

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 15d961ed9

Time (s): cpu = 00:01:09 ; elapsed = 00:00:31 . Memory (MB): peak = 4077.480 ; gain = 34.949 ; free physical = 4802 ; free virtual = 7434
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 14bcba3d6

Time (s): cpu = 00:02:14 ; elapsed = 00:00:51 . Memory (MB): peak = 4137.777 ; gain = 95.246 ; free physical = 4767 ; free virtual = 7400
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.501 | TNS=-122.437| WHS=-1.405 | THS=-2337.109|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 17aba6cca

Time (s): cpu = 00:03:15 ; elapsed = 00:01:03 . Memory (MB): peak = 4152.777 ; gain = 110.246 ; free physical = 4740 ; free virtual = 7373
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.501 | TNS=-83.498| WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 13630d14c

Time (s): cpu = 00:03:16 ; elapsed = 00:01:03 . Memory (MB): peak = 4168.777 ; gain = 126.246 ; free physical = 4737 ; free virtual = 7371

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000217609 %
  Global Horizontal Routing Utilization  = 0.00156294 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 71315
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 71314
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: cf3d2960

Time (s): cpu = 00:03:17 ; elapsed = 00:01:04 . Memory (MB): peak = 4168.777 ; gain = 126.246 ; free physical = 4732 ; free virtual = 7365

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: cf3d2960

Time (s): cpu = 00:03:17 ; elapsed = 00:01:04 . Memory (MB): peak = 4168.777 ; gain = 126.246 ; free physical = 4732 ; free virtual = 7365
Phase 3 Initial Routing | Checksum: 27104c50f

Time (s): cpu = 00:04:06 ; elapsed = 00:01:14 . Memory (MB): peak = 4174.777 ; gain = 132.246 ; free physical = 4714 ; free virtual = 7348

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 23476
 Number of Nodes with overlaps = 5172
 Number of Nodes with overlaps = 1554
 Number of Nodes with overlaps = 681
 Number of Nodes with overlaps = 190
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.200 | TNS=-795.867| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 270c082ce

Time (s): cpu = 00:08:16 ; elapsed = 00:03:32 . Memory (MB): peak = 4174.777 ; gain = 132.246 ; free physical = 4704 ; free virtual = 7339

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3538
 Number of Nodes with overlaps = 1448
 Number of Nodes with overlaps = 299
 Number of Nodes with overlaps = 148
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.142 | TNS=-223.859| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1445ac0ab

Time (s): cpu = 00:10:08 ; elapsed = 00:04:23 . Memory (MB): peak = 4174.777 ; gain = 132.246 ; free physical = 4693 ; free virtual = 7333

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 3370
 Number of Nodes with overlaps = 879
 Number of Nodes with overlaps = 275
 Number of Nodes with overlaps = 92
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.233 | TNS=-138.411| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1931fb309

Time (s): cpu = 00:11:45 ; elapsed = 00:05:11 . Memory (MB): peak = 4181.168 ; gain = 138.637 ; free physical = 4689 ; free virtual = 7332
Phase 4 Rip-up And Reroute | Checksum: 1931fb309

Time (s): cpu = 00:11:46 ; elapsed = 00:05:11 . Memory (MB): peak = 4181.168 ; gain = 138.637 ; free physical = 4689 ; free virtual = 7332

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 17e0ac899

Time (s): cpu = 00:12:04 ; elapsed = 00:05:15 . Memory (MB): peak = 4181.168 ; gain = 138.637 ; free physical = 4694 ; free virtual = 7338
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.068 | TNS=-173.458| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 23d4265fc

Time (s): cpu = 00:12:06 ; elapsed = 00:05:16 . Memory (MB): peak = 4181.168 ; gain = 138.637 ; free physical = 4695 ; free virtual = 7339

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 23d4265fc

Time (s): cpu = 00:12:07 ; elapsed = 00:05:16 . Memory (MB): peak = 4181.168 ; gain = 138.637 ; free physical = 4695 ; free virtual = 7339
Phase 5 Delay and Skew Optimization | Checksum: 23d4265fc

Time (s): cpu = 00:12:07 ; elapsed = 00:05:16 . Memory (MB): peak = 4181.168 ; gain = 138.637 ; free physical = 4695 ; free virtual = 7339

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 22164138d

Time (s): cpu = 00:12:26 ; elapsed = 00:05:22 . Memory (MB): peak = 4181.168 ; gain = 138.637 ; free physical = 4693 ; free virtual = 7337
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.068 | TNS=-170.871| WHS=0.018  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1b17a177c

Time (s): cpu = 00:12:27 ; elapsed = 00:05:22 . Memory (MB): peak = 4181.168 ; gain = 138.637 ; free physical = 4689 ; free virtual = 7333
Phase 6 Post Hold Fix | Checksum: 1b17a177c

Time (s): cpu = 00:12:27 ; elapsed = 00:05:22 . Memory (MB): peak = 4181.168 ; gain = 138.637 ; free physical = 4689 ; free virtual = 7333

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 20.6561 %
  Global Horizontal Routing Utilization  = 25.5941 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 97.2973%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X36Y79 -> INT_L_X36Y79
   INT_L_X36Y74 -> INT_L_X36Y74
   INT_L_X38Y72 -> INT_L_X38Y72
   INT_L_X38Y69 -> INT_L_X38Y69
   INT_L_X42Y69 -> INT_L_X42Y69
South Dir 1x1 Area, Max Cong = 100%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X41Y70 -> INT_R_X41Y70
   INT_L_X4Y65 -> INT_L_X4Y65
   INT_L_X42Y65 -> INT_L_X42Y65
   INT_R_X39Y64 -> INT_R_X39Y64
   INT_R_X37Y62 -> INT_R_X37Y62
East Dir 1x1 Area, Max Cong = 95.5882%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X7Y121 -> INT_R_X7Y121
   INT_L_X24Y101 -> INT_L_X24Y101
   INT_L_X32Y95 -> INT_L_X32Y95
   INT_L_X32Y68 -> INT_L_X32Y68
   INT_L_X38Y57 -> INT_L_X38Y57
West Dir 4x4 Area, Max Cong = 85.2941%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X40Y64 -> INT_R_X43Y67

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.375 Sparse Ratio: 0.625
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: West
----------------
Congested clusters found at Level 2
Effective congestion level: 3 Aspect Ratio: 0.25 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: 260caa06d

Time (s): cpu = 00:12:28 ; elapsed = 00:05:23 . Memory (MB): peak = 4181.168 ; gain = 138.637 ; free physical = 4689 ; free virtual = 7333

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 260caa06d

Time (s): cpu = 00:12:28 ; elapsed = 00:05:23 . Memory (MB): peak = 4181.168 ; gain = 138.637 ; free physical = 4689 ; free virtual = 7333

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 28ea95d74

Time (s): cpu = 00:12:37 ; elapsed = 00:05:29 . Memory (MB): peak = 4197.176 ; gain = 154.645 ; free physical = 4690 ; free virtual = 7334

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.068 | TNS=-170.871| WHS=0.018  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 28ea95d74

Time (s): cpu = 00:12:54 ; elapsed = 00:05:32 . Memory (MB): peak = 4197.176 ; gain = 154.645 ; free physical = 4694 ; free virtual = 7338
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:12:54 ; elapsed = 00:05:32 . Memory (MB): peak = 4197.176 ; gain = 154.645 ; free physical = 4771 ; free virtual = 7415

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
415 Infos, 19 Warnings, 6 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:13:54 ; elapsed = 00:05:46 . Memory (MB): peak = 4197.176 ; gain = 182.164 ; free physical = 4771 ; free virtual = 7415
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 4197.176 ; gain = 0.000 ; free physical = 4638 ; free virtual = 7413
INFO: [Common 17-1381] The checkpoint '/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.runs/impl_1/riscv_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 4205.180 ; gain = 8.004 ; free physical = 4695 ; free virtual = 7374
INFO: [runtcl-4] Executing : report_drc -file riscv_wrapper_drc_routed.rpt -pb riscv_wrapper_drc_routed.pb -rpx riscv_wrapper_drc_routed.rpx
Command: report_drc -file riscv_wrapper_drc_routed.rpt -pb riscv_wrapper_drc_routed.pb -rpx riscv_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.runs/impl_1/riscv_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:01:04 ; elapsed = 00:00:15 . Memory (MB): peak = 4264.934 ; gain = 59.754 ; free physical = 4615 ; free virtual = 7294
INFO: [runtcl-4] Executing : report_methodology -file riscv_wrapper_methodology_drc_routed.rpt -pb riscv_wrapper_methodology_drc_routed.pb -rpx riscv_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file riscv_wrapper_methodology_drc_routed.rpt -pb riscv_wrapper_methodology_drc_routed.pb -rpx riscv_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.runs/impl_1/riscv_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:25 ; elapsed = 00:00:17 . Memory (MB): peak = 4276.809 ; gain = 11.875 ; free physical = 4621 ; free virtual = 7300
INFO: [runtcl-4] Executing : report_power -file riscv_wrapper_power_routed.rpt -pb riscv_wrapper_power_summary_routed.pb -rpx riscv_wrapper_power_routed.rpx
Command: report_power -file riscv_wrapper_power_routed.rpt -pb riscv_wrapper_power_summary_routed.pb -rpx riscv_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
427 Infos, 20 Warnings, 6 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:09 ; elapsed = 00:00:21 . Memory (MB): peak = 4358.836 ; gain = 82.027 ; free physical = 4545 ; free virtual = 7238
INFO: [runtcl-4] Executing : report_route_status -file riscv_wrapper_route_status.rpt -pb riscv_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file riscv_wrapper_timing_summary_routed.rpt -pb riscv_wrapper_timing_summary_routed.pb -rpx riscv_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file riscv_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file riscv_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file riscv_wrapper_bus_skew_routed.rpt -pb riscv_wrapper_bus_skew_routed.pb -rpx riscv_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force riscv_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer qspi_flash_sck_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer qspi_flash_ss_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__0 input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__1 input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__2 input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__4 input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/_mulAddResult_T input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/_mulAddResult_T/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/_mulAddResult_T__0 input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/_mulAddResult_T__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/_mulAddResult_T__0 input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/_mulAddResult_T__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/_prod_T_3 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/_prod_T_3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/_prod_T_3__0 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/_prod_T_3__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/_prod_T_3__1 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/_prod_T_3__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/_prod_T_3__2 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/_prod_T_3__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__0 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__1 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__4 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__5 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__7 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/_mulAddResult_T output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/_mulAddResult_T/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/_mulAddResult_T__0 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/_mulAddResult_T__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/_prod_T_3 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/_prod_T_3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/_prod_T_3__0 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/_prod_T_3__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/_prod_T_3__1 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/_prod_T_3__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/_prod_T_3__2 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/_prod_T_3__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__0 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__1 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__4 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__5 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__7 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/_mulAddResult_T multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/_mulAddResult_T/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/_mulAddResult_T__0 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/_mulAddResult_T__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell riscv_i/BSCAN/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin riscv_i/BSCAN/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A2*A5)+(A2*(~A5)*(~A1))+((~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell riscv_i/BSCAN/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin riscv_i/BSCAN/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A2*A5)+(A2*(~A5)*(~A1))+((~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC REQP-1709] Clock output buffering: PLLE2_ADV connectivity violation. The signal riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out on the riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 pin of riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are riscv_i/BSCAN/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], riscv_i/BSCAN/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], riscv_i/IO/io_axi_s/inst/m01_nodes/m01_b_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/m01_nodes/m01_r_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/m00_nodes/m00_w_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/m00_nodes/m00_ar_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/m01_nodes/m01_w_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/m01_nodes/m01_ar_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/m01_nodes/m01_aw_node/inst/mi_handler_m_sc_areset_pipe... and (the first 15 of 25 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 36 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 7821312 bits.
Writing bitstream ./riscv_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:28 ; elapsed = 00:00:30 . Memory (MB): peak = 4722.645 ; gain = 323.789 ; free physical = 4478 ; free virtual = 7194
INFO: [Common 17-206] Exiting Vivado at Sat Jun 25 19:20:41 2022...
