{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.7999,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79998,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 9.63394e-05,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 6.45986e-05,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 1.19055e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 6.45986e-05,
	"finish__design__instance__count__class:buffer": 5,
	"finish__design__instance__area__class:buffer": 40.0384,
	"finish__design__instance__count__class:clock_buffer": 4,
	"finish__design__instance__area__class:clock_buffer": 45.0432,
	"finish__design__instance__count__class:timing_repair_buffer": 23,
	"finish__design__instance__area__class:timing_repair_buffer": 98.8448,
	"finish__design__instance__count__class:inverter": 7,
	"finish__design__instance__area__class:inverter": 30.0288,
	"finish__design__instance__count__class:sequential_cell": 11,
	"finish__design__instance__area__class:sequential_cell": 275.264,
	"finish__design__instance__count__class:multi_input_combinational_cell": 63,
	"finish__design__instance__area__class:multi_input_combinational_cell": 454.186,
	"finish__design__instance__count": 113,
	"finish__design__instance__area": 943.405,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 3.42585,
	"finish__clock__skew__setup": 0.000533101,
	"finish__clock__skew__hold": 0.000533101,
	"finish__timing__drv__max_slew_limit": 0.818196,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.90344,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000207089,
	"finish__power__switching__total": 9.56339e-05,
	"finish__power__leakage__total": 4.19378e-10,
	"finish__power__total": 0.000302723,
	"finish__design__io": 24,
	"finish__design__die__area": 8407.97,
	"finish__design__core__area": 7767.45,
	"finish__design__instance__count": 215,
	"finish__design__instance__area": 1071.03,
	"finish__design__instance__count__stdcell": 215,
	"finish__design__instance__area__stdcell": 1071.03,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.137887,
	"finish__design__instance__utilization__stdcell": 0.137887,
	"finish__design__rows": 32,
	"finish__design__rows:unithd": 32,
	"finish__design__sites": 6208,
	"finish__design__sites:unithd": 6208,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}