
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.174954                       # Number of seconds simulated
sim_ticks                                174953917000                       # Number of ticks simulated
final_tick                               9010067977500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  47808                       # Simulator instruction rate (inst/s)
host_op_rate                                    63522                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               83641542                       # Simulator tick rate (ticks/s)
host_mem_usage                                2220052                       # Number of bytes of host memory used
host_seconds                                  2091.71                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     132869130                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst              8832                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data           1188352                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1197184                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst         8832                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            8832                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       203392                       # Number of bytes written to this memory
system.physmem.bytes_written::total            203392                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                138                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data              18568                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 18706                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3178                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3178                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst                50482                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data              6792372                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 6842853                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst           50482                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              50482                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           1162546                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                1162546                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           1162546                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst               50482                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data             6792372                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                8005400                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                          14607                       # number of replacements
system.l2.tagsinuse                       3963.155122                       # Cycle average of tags in use
system.l2.total_refs                          2104162                       # Total number of references to valid blocks.
system.l2.sampled_refs                          18699                       # Sample count of references to valid blocks.
system.l2.avg_refs                         112.528050                       # Average number of references to valid blocks.
system.l2.warmup_cycle                   8879370903500                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           115.205932                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst              15.688672                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            3832.260519                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.028126                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.003830                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.935610                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.967567                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.data              1798247                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1798247                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           327019                       # number of Writeback hits
system.l2.Writeback_hits::total                327019                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data              45382                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 45382                       # number of ReadExReq hits
system.l2.demand_hits::cpu.data               1843629                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1843629                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data              1843629                       # number of overall hits
system.l2.overall_hits::total                 1843629                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                138                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data              18082                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 18220                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              486                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 486                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 138                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               18568                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18706                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                138                       # number of overall misses
system.l2.overall_misses::cpu.data              18568                       # number of overall misses
system.l2.overall_misses::total                 18706                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst      7290000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data    945273500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       952563500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     25324500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      25324500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst       7290000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     970598000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        977888000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst      7290000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    970598000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       977888000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              138                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data          1816329                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1816467                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       327019                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            327019                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          45868                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             45868                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               138                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1862197                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1862335                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              138                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1862197                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1862335                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.009955                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.010030                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.010596                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.010596                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.009971                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.010044                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.009971                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.010044                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 52826.086957                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52277.043469                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52281.201976                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52108.024691                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52108.024691                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 52826.086957                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52272.619561                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52276.702662                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 52826.086957                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52272.619561                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52276.702662                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 3178                       # number of writebacks
system.l2.writebacks::total                      3178                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           138                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data         18082                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            18220                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          486                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            486                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            138                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          18568                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             18706                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           138                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         18568                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            18706                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst      5597000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data    724061000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    729658000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     19453000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     19453000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst      5597000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    743514000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    749111000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst      5597000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    743514000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    749111000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.009955                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.010030                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.010596                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.010596                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.009971                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.010044                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.009971                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.010044                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40557.971014                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40043.192125                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40047.091109                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40026.748971                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40026.748971                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40557.971014                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40042.761741                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40046.562600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40557.971014                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40042.761741                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40046.562600                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                 5675668                       # Number of BP lookups
system.cpu.branchPred.condPredicted           5675668                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            189505                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4351443                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4338772                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.708809                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                        349907834                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            8917452                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      100519427                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     5675668                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4338772                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      71619152                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  379010                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              252611333                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                   8781525                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  5940                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          333337442                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.400815                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.789196                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                263509774     79.05%     79.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  6048767      1.81%     80.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 63778901     19.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            333337442                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.016220                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.287274                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 55299639                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             208103657                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  50252363                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              19492275                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 189505                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              133442449                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 189505                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 73319172                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               165015971                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  29258339                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              65554454                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              133205334                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               39554347                       # Number of times rename has blocked due to IQ full
system.cpu.rename.RenamedOperands           154094281                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             349930999                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        121980810                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         227950189                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             153629900                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   464380                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  88151341                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             22197068                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4620679                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  132979461                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                   1                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 132978703                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               414                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined            7912                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        21169                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              1                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     333337442                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.398931                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.580281                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           216515772     64.95%     64.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           100664637     30.20%     95.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            16157033      4.85%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       333337442                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               8579635    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             14886      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              44282167     33.30%     33.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     33.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     33.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            61863903     46.52%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             22197068     16.69%     96.53% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             4620679      3.47%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              132978703                       # Type of FU issued
system.cpu.iq.rate                           0.380039                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     8579635                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.064519                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          434888806                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          50783111                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     50767901                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           172986091                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           82204263                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     82150352                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               50760796                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                90782656                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           591789                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         6017                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        15407                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 189505                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                37264685                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               7752998                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           132979462                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            130012                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              22197068                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              4620679                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                4535854                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         106155                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        83350                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               189505                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             132919875                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              22192673                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             58828                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     26812956                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  5672435                       # Number of branches executed
system.cpu.iew.exec_stores                    4620283                       # Number of stores executed
system.cpu.iew.exec_rate                     0.379871                       # Inst execution rate
system.cpu.iew.wb_sent                      132918253                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     132918253                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  21074400                       # num instructions producing a value
system.cpu.iew.wb_consumers                  29206963                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.379866                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.721554                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          110332                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts            189505                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    333147937                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.398829                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.580850                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    216540187     65.00%     65.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    100346370     30.12%     95.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     16261380      4.88%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    333147937                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              132869130                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       26796323                       # Number of memory references committed
system.cpu.commit.loads                      22191051                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    5672435                       # Number of branches committed
system.cpu.commit.fp_insts                   82142745                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  73405045                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              16261380                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    449866019                       # The number of ROB reads
system.cpu.rob.rob_writes                   266148429                       # The number of ROB writes
system.cpu.timesIdled                         1494967                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        16570392                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     132869130                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               3.499078                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.499078                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.285790                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.285790                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                148590665                       # number of integer regfile reads
system.cpu.int_regfile_writes                77400102                       # number of integer regfile writes
system.cpu.fp_regfile_reads                 161957007                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 76265377                       # number of floating regfile writes
system.cpu.misc_regfile_reads                38760740                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                     14                       # number of replacements
system.cpu.icache.tagsinuse                113.641544                       # Cycle average of tags in use
system.cpu.icache.total_refs                  8781386                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    138                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               63633.231884                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     113.641544                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.443912                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.443912                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst      8781386                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8781386                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       8781386                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8781386                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      8781386                       # number of overall hits
system.cpu.icache.overall_hits::total         8781386                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          139                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           139                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          139                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            139                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          139                       # number of overall misses
system.cpu.icache.overall_misses::total           139                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst      7742500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7742500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst      7742500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7742500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst      7742500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7742500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      8781525                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8781525                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      8781525                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8781525                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      8781525                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8781525                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000016                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000016                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 55701.438849                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55701.438849                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 55701.438849                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55701.438849                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 55701.438849                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55701.438849                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst            1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          138                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          138                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          138                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          138                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          138                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          138                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst      7429500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7429500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst      7429500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7429500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst      7429500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7429500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000016                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000016                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000016                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000016                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 53836.956522                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53836.956522                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 53836.956522                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53836.956522                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53836.956522                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53836.956522                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                1861941                       # number of replacements
system.cpu.dcache.tagsinuse                255.979088                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 23390695                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                1862197                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  12.560806                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           8835144829000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     255.979088                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999918                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999918                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     18831291                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        18831291                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      4559404                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4559404                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      23390695                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         23390695                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     23390695                       # number of overall hits
system.cpu.dcache.overall_hits::total        23390695                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      2769593                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2769593                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        45868                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        45868                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      2815461                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2815461                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2815461                       # number of overall misses
system.cpu.dcache.overall_misses::total       2815461                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  36194745000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  36194745000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    616748500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    616748500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  36811493500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  36811493500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  36811493500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  36811493500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     21600884                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21600884                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      4605272                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4605272                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26206156                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26206156                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26206156                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26206156                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.128217                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.128217                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.009960                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009960                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.107435                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.107435                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.107435                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.107435                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13068.615136                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13068.615136                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 13446.160722                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13446.160722                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13074.765909                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13074.765909                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 13074.765909                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13074.765909                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       327019                       # number of writebacks
system.cpu.dcache.writebacks::total            327019                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       953264                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       953264                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       953264                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       953264                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       953264                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       953264                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1816329                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1816329                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        45868                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        45868                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1862197                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1862197                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1862197                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1862197                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  20747503500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  20747503500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    525012500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    525012500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  21272516000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21272516000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  21272516000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21272516000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.084086                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.084086                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.009960                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009960                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.071060                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.071060                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.071060                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.071060                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11422.767296                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11422.767296                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11446.160722                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11446.160722                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 11423.343502                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11423.343502                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 11423.343502                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11423.343502                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
