Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Mar 20 17:23:24 2024
| Host         : DESKTOP-LUOGMV1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NEXYS4_DDR_timing_summary_routed.rpt -pb NEXYS4_DDR_timing_summary_routed.pb -rpx NEXYS4_DDR_timing_summary_routed.rpx -warn_on_violation
| Design       : NEXYS4_DDR
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 2765 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.052       -0.052                      1                 7857        0.053        0.000                      0                 7857        3.000        0.000                       0                  2767  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
CLK100MHZ             {0.000 5.000}        10.000          100.000         
  clk_out1_sys_clk    {0.000 3.571}        7.143           140.000         
  clkfbout_sys_clk    {0.000 25.000}       50.000          20.000          
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_sys_clk_1  {0.000 3.571}        7.143           140.000         
  clkfbout_sys_clk_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_sys_clk         -0.052       -0.052                      1                 7857        0.173        0.000                      0                 7857        3.071        0.000                       0                  2763  
  clkfbout_sys_clk                                                                                                                                                     48.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_sys_clk_1       -0.050       -0.050                      1                 7857        0.173        0.000                      0                 7857        3.071        0.000                       0                  2763  
  clkfbout_sys_clk_1                                                                                                                                                   48.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_sys_clk_1  clk_out1_sys_clk         -0.052       -0.052                      1                 7857        0.053        0.000                      0                 7857  
clk_out1_sys_clk    clk_out1_sys_clk_1       -0.052       -0.052                      1                 7857        0.053        0.000                      0                 7857  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :            1  Failing Endpoint ,  Worst Slack       -0.052ns,  Total Violation       -0.052ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.052ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        7.021ns  (logic 1.623ns (23.117%)  route 5.398ns (76.883%))
  Logic Levels:           10  (LUT2=3 LUT6=7)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 6.358 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.242    -0.374    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y97         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.341    -0.033 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/Q
                         net (fo=12, routed)          0.444     0.411    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X53Y98         LUT2 (Prop_lut2_I0_O)        0.097     0.508 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_addr][31]_i_11/O
                         net (fo=116, routed)         0.785     1.292    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_addr][31]_i_11_n_0
    SLICE_X55Y96         LUT2 (Prop_lut2_I1_O)        0.105     1.397 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_addr][31]_i_49/O
                         net (fo=2, routed)           0.409     1.806    sigma/sigma_tile/riscv/p_1_in[10]
    SLICE_X55Y95         LUT6 (Prop_lut6_I3_O)        0.239     2.045 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_addr][31]_i_26/O
                         net (fo=4, routed)           0.607     2.652    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_addr][31]_i_26_n_0
    SLICE_X56Y94         LUT6 (Prop_lut6_I1_O)        0.097     2.749 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_addr][27]_i_10/O
                         net (fo=2, routed)           0.670     3.419    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_addr][27]_i_10_n_0
    SLICE_X58Y96         LUT6 (Prop_lut6_I0_O)        0.097     3.516 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_addr][27]_i_6/O
                         net (fo=1, routed)           0.397     3.913    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_addr][27]_i_6_n_0
    SLICE_X61Y96         LUT6 (Prop_lut6_I3_O)        0.097     4.010 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_addr][27]_i_3/O
                         net (fo=2, routed)           0.686     4.696    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_addr][27]_i_3_n_0
    SLICE_X55Y100        LUT2 (Prop_lut2_I0_O)        0.111     4.807 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_addr][27]_i_2/O
                         net (fo=3, routed)           0.313     5.119    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_addr][27]_i_2_n_0
    SLICE_X55Y100        LUT6 (Prop_lut6_I3_O)        0.245     5.364 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][rd_wdata][27]_i_2/O
                         net (fo=4, routed)           0.677     6.041    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][rd_wdata][27]_i_2_n_0
    SLICE_X58Y111        LUT6 (Prop_lut6_I2_O)        0.097     6.138 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][27]_i_2/O
                         net (fo=1, routed)           0.411     6.549    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][27]_i_2_n_0
    SLICE_X58Y110        LUT6 (Prop_lut6_I0_O)        0.097     6.646 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][27]_i_1/O
                         net (fo=1, routed)           0.000     6.646    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][alu_op1_wide][27]
    SLICE_X58Y110        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.119     6.358    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y110        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][27]/C
                         clock pessimism              0.287     6.645    
                         clock uncertainty           -0.120     6.525    
    SLICE_X58Y110        FDRE (Setup_fdre_C_D)        0.069     6.594    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][27]
  -------------------------------------------------------------------
                         required time                          6.594    
                         arrival time                          -6.646    
  -------------------------------------------------------------------
                         slack                                 -0.052    

Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.982ns  (logic 2.790ns (39.963%)  route 4.192ns (60.037%))
  Logic Levels:           14  (CARRY4=9 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 6.374 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.220    -0.397    sigma/sigma_tile/riscv/clk_out1
    SLICE_X55Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDRE (Prop_fdre_C_Q)         0.341    -0.056 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/Q
                         net (fo=12, routed)          0.681     0.625    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl
    SLICE_X54Y89         LUT2 (Prop_lut2_I1_O)        0.097     0.722 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][Ext_coproc_req_done][0]_i_2/O
                         net (fo=116, routed)         1.081     1.804    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][Ext_coproc_req_done][0]_i_2_n_0
    SLICE_X64Y108        LUT4 (Prop_lut4_I3_O)        0.097     1.901 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=12, routed)          0.768     2.668    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X58Y99         LUT6 (Prop_lut6_I5_O)        0.097     2.765 f  sigma/sigma_tile/riscv/invert_res_q_i_3/O
                         net (fo=77, routed)          0.833     3.598    sigma/sigma_tile/riscv/coproc_M_send_req
    SLICE_X56Y85         LUT2 (Prop_lut2_I0_O)        0.103     3.701 r  sigma/sigma_tile/riscv/dividend_q[7]_i_15/O
                         net (fo=1, routed)           0.374     4.075    sigma/sigma_tile/riscv/dividend_q[7]_i_15_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.586     4.661 r  sigma/sigma_tile/riscv/dividend_q_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.661    sigma/sigma_tile/riscv/dividend_q_reg[7]_i_13_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.753 r  sigma/sigma_tile/riscv/dividend_q_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.753    sigma/sigma_tile/riscv/dividend_q_reg[11]_i_13_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.845 r  sigma/sigma_tile/riscv/dividend_q_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.845    sigma/sigma_tile/riscv/dividend_q_reg[15]_i_13_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.937 r  sigma/sigma_tile/riscv/dividend_q_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.937    sigma/sigma_tile/riscv/dividend_q_reg[19]_i_13_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.029 r  sigma/sigma_tile/riscv/dividend_q_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.029    sigma/sigma_tile/riscv/dividend_q_reg[23]_i_13_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.186 r  sigma/sigma_tile/riscv/dividend_q_reg[27]_i_13/O[0]
                         net (fo=1, routed)           0.454     5.640    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q0[20]
    SLICE_X55Y85         LUT6 (Prop_lut6_I1_O)        0.209     5.849 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[23]_i_8/O
                         net (fo=1, routed)           0.000     5.849    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[23]_i_8_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.261 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.261    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[23]_i_1_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.350 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.350    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]_i_1_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.584 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000     6.584    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[31]_i_2_n_4
    SLICE_X55Y87         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.135     6.374    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X55Y87         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[31]/C
                         clock pessimism              0.287     6.661    
                         clock uncertainty           -0.120     6.541    
    SLICE_X55Y87         FDRE (Setup_fdre_C_D)        0.056     6.597    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[31]
  -------------------------------------------------------------------
                         required time                          6.597    
                         arrival time                          -6.584    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.016ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.978ns  (logic 2.786ns (39.928%)  route 4.192ns (60.072%))
  Logic Levels:           14  (CARRY4=9 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 6.374 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.220    -0.397    sigma/sigma_tile/riscv/clk_out1
    SLICE_X55Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDRE (Prop_fdre_C_Q)         0.341    -0.056 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/Q
                         net (fo=12, routed)          0.681     0.625    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl
    SLICE_X54Y89         LUT2 (Prop_lut2_I1_O)        0.097     0.722 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][Ext_coproc_req_done][0]_i_2/O
                         net (fo=116, routed)         1.081     1.804    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][Ext_coproc_req_done][0]_i_2_n_0
    SLICE_X64Y108        LUT4 (Prop_lut4_I3_O)        0.097     1.901 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=12, routed)          0.768     2.668    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X58Y99         LUT6 (Prop_lut6_I5_O)        0.097     2.765 f  sigma/sigma_tile/riscv/invert_res_q_i_3/O
                         net (fo=77, routed)          0.833     3.598    sigma/sigma_tile/riscv/coproc_M_send_req
    SLICE_X56Y85         LUT2 (Prop_lut2_I0_O)        0.103     3.701 r  sigma/sigma_tile/riscv/dividend_q[7]_i_15/O
                         net (fo=1, routed)           0.374     4.075    sigma/sigma_tile/riscv/dividend_q[7]_i_15_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.586     4.661 r  sigma/sigma_tile/riscv/dividend_q_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.661    sigma/sigma_tile/riscv/dividend_q_reg[7]_i_13_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.753 r  sigma/sigma_tile/riscv/dividend_q_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.753    sigma/sigma_tile/riscv/dividend_q_reg[11]_i_13_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.845 r  sigma/sigma_tile/riscv/dividend_q_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.845    sigma/sigma_tile/riscv/dividend_q_reg[15]_i_13_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.937 r  sigma/sigma_tile/riscv/dividend_q_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.937    sigma/sigma_tile/riscv/dividend_q_reg[19]_i_13_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.029 r  sigma/sigma_tile/riscv/dividend_q_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.029    sigma/sigma_tile/riscv/dividend_q_reg[23]_i_13_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.186 r  sigma/sigma_tile/riscv/dividend_q_reg[27]_i_13/O[0]
                         net (fo=1, routed)           0.454     5.640    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q0[20]
    SLICE_X55Y85         LUT6 (Prop_lut6_I1_O)        0.209     5.849 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[23]_i_8/O
                         net (fo=1, routed)           0.000     5.849    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[23]_i_8_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.261 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.261    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[23]_i_1_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.350 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.350    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]_i_1_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.580 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     6.580    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[31]_i_2_n_6
    SLICE_X55Y87         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.135     6.374    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X55Y87         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[29]/C
                         clock pessimism              0.287     6.661    
                         clock uncertainty           -0.120     6.541    
    SLICE_X55Y87         FDRE (Setup_fdre_C_D)        0.056     6.597    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[29]
  -------------------------------------------------------------------
                         required time                          6.597    
                         arrival time                          -6.580    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.065ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.929ns  (logic 2.737ns (39.503%)  route 4.192ns (60.497%))
  Logic Levels:           14  (CARRY4=9 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 6.374 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.220    -0.397    sigma/sigma_tile/riscv/clk_out1
    SLICE_X55Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDRE (Prop_fdre_C_Q)         0.341    -0.056 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/Q
                         net (fo=12, routed)          0.681     0.625    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl
    SLICE_X54Y89         LUT2 (Prop_lut2_I1_O)        0.097     0.722 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][Ext_coproc_req_done][0]_i_2/O
                         net (fo=116, routed)         1.081     1.804    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][Ext_coproc_req_done][0]_i_2_n_0
    SLICE_X64Y108        LUT4 (Prop_lut4_I3_O)        0.097     1.901 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=12, routed)          0.768     2.668    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X58Y99         LUT6 (Prop_lut6_I5_O)        0.097     2.765 f  sigma/sigma_tile/riscv/invert_res_q_i_3/O
                         net (fo=77, routed)          0.833     3.598    sigma/sigma_tile/riscv/coproc_M_send_req
    SLICE_X56Y85         LUT2 (Prop_lut2_I0_O)        0.103     3.701 r  sigma/sigma_tile/riscv/dividend_q[7]_i_15/O
                         net (fo=1, routed)           0.374     4.075    sigma/sigma_tile/riscv/dividend_q[7]_i_15_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.586     4.661 r  sigma/sigma_tile/riscv/dividend_q_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.661    sigma/sigma_tile/riscv/dividend_q_reg[7]_i_13_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.753 r  sigma/sigma_tile/riscv/dividend_q_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.753    sigma/sigma_tile/riscv/dividend_q_reg[11]_i_13_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.845 r  sigma/sigma_tile/riscv/dividend_q_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.845    sigma/sigma_tile/riscv/dividend_q_reg[15]_i_13_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.937 r  sigma/sigma_tile/riscv/dividend_q_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.937    sigma/sigma_tile/riscv/dividend_q_reg[19]_i_13_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.029 r  sigma/sigma_tile/riscv/dividend_q_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.029    sigma/sigma_tile/riscv/dividend_q_reg[23]_i_13_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.186 r  sigma/sigma_tile/riscv/dividend_q_reg[27]_i_13/O[0]
                         net (fo=1, routed)           0.454     5.640    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q0[20]
    SLICE_X55Y85         LUT6 (Prop_lut6_I1_O)        0.209     5.849 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[23]_i_8/O
                         net (fo=1, routed)           0.000     5.849    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[23]_i_8_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.261 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.261    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[23]_i_1_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.350 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.350    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]_i_1_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.531 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     6.531    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[31]_i_2_n_5
    SLICE_X55Y87         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.135     6.374    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X55Y87         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[30]/C
                         clock pessimism              0.287     6.661    
                         clock uncertainty           -0.120     6.541    
    SLICE_X55Y87         FDRE (Setup_fdre_C_D)        0.056     6.597    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[30]
  -------------------------------------------------------------------
                         required time                          6.597    
                         arrival time                          -6.531    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.837ns  (logic 2.805ns (41.025%)  route 4.032ns (58.975%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 6.360 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.292ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.325    -0.292    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.554 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOBDO[0]
                         net (fo=5, routed)           0.794     2.348    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X63Y105        LUT4 (Prop_lut4_I1_O)        0.097     2.445 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18/O
                         net (fo=115, routed)         1.005     3.450    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18_n_0
    SLICE_X59Y122        LUT6 (Prop_lut6_I2_O)        0.097     3.547 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][3]_i_15/O
                         net (fo=1, routed)           0.000     3.547    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][3]_i_15_n_0
    SLICE_X59Y122        MUXF7 (Prop_muxf7_I0_O)      0.163     3.710 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][3]_i_12/O
                         net (fo=1, routed)           0.000     3.710    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][3]_i_12_n_0
    SLICE_X59Y122        MUXF8 (Prop_muxf8_I1_O)      0.072     3.782 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][3]_i_9/O
                         net (fo=1, routed)           0.811     4.592    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][3]_i_9_n_0
    SLICE_X60Y118        LUT6 (Prop_lut6_I5_O)        0.239     4.831 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][3]_i_4/O
                         net (fo=1, routed)           0.543     5.374    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][3]_i_4_n_0
    SLICE_X59Y109        LUT6 (Prop_lut6_I3_O)        0.097     5.471 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][3]_i_3/O
                         net (fo=1, routed)           0.512     5.983    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][3]_i_3_n_0
    SLICE_X59Y106        LUT5 (Prop_lut5_I0_O)        0.097     6.080 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][3]_i_2/O
                         net (fo=1, routed)           0.368     6.448    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][3]_i_2_n_0
    SLICE_X59Y105        LUT6 (Prop_lut6_I2_O)        0.097     6.545 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][3]_i_1/O
                         net (fo=1, routed)           0.000     6.545    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][alu_op1_wide][3]
    SLICE_X59Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.121     6.360    sigma/sigma_tile/riscv/clk_out1
    SLICE_X59Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][3]/C
                         clock pessimism              0.346     6.706    
                         clock uncertainty           -0.120     6.586    
    SLICE_X59Y105        FDRE (Setup_fdre_C_D)        0.030     6.616    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][3]
  -------------------------------------------------------------------
                         required time                          6.616    
                         arrival time                          -6.545    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.087ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.907ns  (logic 2.715ns (39.311%)  route 4.192ns (60.689%))
  Logic Levels:           14  (CARRY4=9 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 6.374 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.220    -0.397    sigma/sigma_tile/riscv/clk_out1
    SLICE_X55Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDRE (Prop_fdre_C_Q)         0.341    -0.056 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/Q
                         net (fo=12, routed)          0.681     0.625    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl
    SLICE_X54Y89         LUT2 (Prop_lut2_I1_O)        0.097     0.722 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][Ext_coproc_req_done][0]_i_2/O
                         net (fo=116, routed)         1.081     1.804    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][Ext_coproc_req_done][0]_i_2_n_0
    SLICE_X64Y108        LUT4 (Prop_lut4_I3_O)        0.097     1.901 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=12, routed)          0.768     2.668    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X58Y99         LUT6 (Prop_lut6_I5_O)        0.097     2.765 f  sigma/sigma_tile/riscv/invert_res_q_i_3/O
                         net (fo=77, routed)          0.833     3.598    sigma/sigma_tile/riscv/coproc_M_send_req
    SLICE_X56Y85         LUT2 (Prop_lut2_I0_O)        0.103     3.701 r  sigma/sigma_tile/riscv/dividend_q[7]_i_15/O
                         net (fo=1, routed)           0.374     4.075    sigma/sigma_tile/riscv/dividend_q[7]_i_15_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.586     4.661 r  sigma/sigma_tile/riscv/dividend_q_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.661    sigma/sigma_tile/riscv/dividend_q_reg[7]_i_13_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.753 r  sigma/sigma_tile/riscv/dividend_q_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.753    sigma/sigma_tile/riscv/dividend_q_reg[11]_i_13_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.845 r  sigma/sigma_tile/riscv/dividend_q_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.845    sigma/sigma_tile/riscv/dividend_q_reg[15]_i_13_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.937 r  sigma/sigma_tile/riscv/dividend_q_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.937    sigma/sigma_tile/riscv/dividend_q_reg[19]_i_13_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.029 r  sigma/sigma_tile/riscv/dividend_q_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.029    sigma/sigma_tile/riscv/dividend_q_reg[23]_i_13_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.186 r  sigma/sigma_tile/riscv/dividend_q_reg[27]_i_13/O[0]
                         net (fo=1, routed)           0.454     5.640    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q0[20]
    SLICE_X55Y85         LUT6 (Prop_lut6_I1_O)        0.209     5.849 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[23]_i_8/O
                         net (fo=1, routed)           0.000     5.849    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[23]_i_8_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.261 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.261    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[23]_i_1_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.350 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.350    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]_i_1_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.509 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     6.509    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[31]_i_2_n_7
    SLICE_X55Y87         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.135     6.374    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X55Y87         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[28]/C
                         clock pessimism              0.287     6.661    
                         clock uncertainty           -0.120     6.541    
    SLICE_X55Y87         FDRE (Setup_fdre_C_D)        0.056     6.597    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[28]
  -------------------------------------------------------------------
                         required time                          6.597    
                         arrival time                          -6.509    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.856ns  (logic 6.083ns (88.722%)  route 0.773ns (11.278%))
  Logic Levels:           15  (CARRY4=12 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.764ns = ( 6.379 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.310    -0.307    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    DSP48_X1Y32          DSP48E1                                      r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     2.791 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/PCOUT[47]
                         net (fo=1, routed)           0.002     2.793    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     3.900 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2/P[0]
                         net (fo=3, routed)           0.578     4.478    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2_n_105
    SLICE_X58Y78         LUT2 (Prop_lut2_I0_O)        0.097     4.575 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[3]_i_26/O
                         net (fo=1, routed)           0.000     4.575    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[3]_i_26_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.977 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.977    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_19_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.069 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.069    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.161 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.161    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.253 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.253    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.345 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.345    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.437 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.437    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.529 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.529    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.621 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.621    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.713 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.713    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.805 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.805    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.897 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.897    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]_i_2_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     6.134 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.193     6.328    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__3[63]
    SLICE_X61Y89         LUT3 (Prop_lut3_I0_O)        0.222     6.550 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[31]_i_1/O
                         net (fo=1, routed)           0.000     6.550    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[31]_i_1_n_0
    SLICE_X61Y89         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.140     6.379    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    SLICE_X61Y89         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]/C
                         clock pessimism              0.348     6.726    
                         clock uncertainty           -0.120     6.606    
    SLICE_X61Y89         FDRE (Setup_fdre_C_D)        0.032     6.638    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]
  -------------------------------------------------------------------
                         required time                          6.638    
                         arrival time                          -6.550    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.893ns  (logic 2.701ns (39.187%)  route 4.192ns (60.813%))
  Logic Levels:           13  (CARRY4=8 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.770ns = ( 6.373 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.220    -0.397    sigma/sigma_tile/riscv/clk_out1
    SLICE_X55Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDRE (Prop_fdre_C_Q)         0.341    -0.056 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/Q
                         net (fo=12, routed)          0.681     0.625    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl
    SLICE_X54Y89         LUT2 (Prop_lut2_I1_O)        0.097     0.722 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][Ext_coproc_req_done][0]_i_2/O
                         net (fo=116, routed)         1.081     1.804    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][Ext_coproc_req_done][0]_i_2_n_0
    SLICE_X64Y108        LUT4 (Prop_lut4_I3_O)        0.097     1.901 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=12, routed)          0.768     2.668    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X58Y99         LUT6 (Prop_lut6_I5_O)        0.097     2.765 f  sigma/sigma_tile/riscv/invert_res_q_i_3/O
                         net (fo=77, routed)          0.833     3.598    sigma/sigma_tile/riscv/coproc_M_send_req
    SLICE_X56Y85         LUT2 (Prop_lut2_I0_O)        0.103     3.701 r  sigma/sigma_tile/riscv/dividend_q[7]_i_15/O
                         net (fo=1, routed)           0.374     4.075    sigma/sigma_tile/riscv/dividend_q[7]_i_15_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.586     4.661 r  sigma/sigma_tile/riscv/dividend_q_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.661    sigma/sigma_tile/riscv/dividend_q_reg[7]_i_13_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.753 r  sigma/sigma_tile/riscv/dividend_q_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.753    sigma/sigma_tile/riscv/dividend_q_reg[11]_i_13_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.845 r  sigma/sigma_tile/riscv/dividend_q_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.845    sigma/sigma_tile/riscv/dividend_q_reg[15]_i_13_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.937 r  sigma/sigma_tile/riscv/dividend_q_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.937    sigma/sigma_tile/riscv/dividend_q_reg[19]_i_13_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.029 r  sigma/sigma_tile/riscv/dividend_q_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.029    sigma/sigma_tile/riscv/dividend_q_reg[23]_i_13_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.186 r  sigma/sigma_tile/riscv/dividend_q_reg[27]_i_13/O[0]
                         net (fo=1, routed)           0.454     5.640    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q0[20]
    SLICE_X55Y85         LUT6 (Prop_lut6_I1_O)        0.209     5.849 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[23]_i_8/O
                         net (fo=1, routed)           0.000     5.849    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[23]_i_8_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.261 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.261    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[23]_i_1_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.495 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.495    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]_i_1_n_4
    SLICE_X55Y86         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.134     6.373    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X55Y86         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]/C
                         clock pessimism              0.287     6.660    
                         clock uncertainty           -0.120     6.540    
    SLICE_X55Y86         FDRE (Setup_fdre_C_D)        0.056     6.596    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]
  -------------------------------------------------------------------
                         required time                          6.596    
                         arrival time                          -6.495    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.844ns  (logic 2.525ns (36.892%)  route 4.319ns (63.108%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 6.360 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.292ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.325    -0.292    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.554 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOBDO[0]
                         net (fo=5, routed)           0.794     2.348    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X63Y105        LUT4 (Prop_lut4_I1_O)        0.097     2.445 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18/O
                         net (fo=115, routed)         0.728     3.173    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18_n_0
    SLICE_X63Y114        LUT2 (Prop_lut2_I0_O)        0.097     3.270 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][0]_i_17/O
                         net (fo=32, routed)          1.080     4.350    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][0]_i_17_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I2_O)        0.097     4.447 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_13/O
                         net (fo=1, routed)           0.309     4.757    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_13_n_0
    SLICE_X46Y113        LUT6 (Prop_lut6_I3_O)        0.097     4.854 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_10/O
                         net (fo=1, routed)           0.720     5.573    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_10_n_0
    SLICE_X60Y105        LUT6 (Prop_lut6_I4_O)        0.097     5.670 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_5/O
                         net (fo=1, routed)           0.487     6.157    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_5_n_0
    SLICE_X58Y103        LUT6 (Prop_lut6_I3_O)        0.097     6.254 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_2/O
                         net (fo=2, routed)           0.201     6.455    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][alu_op1_wide][31]
    SLICE_X58Y102        LUT6 (Prop_lut6_I4_O)        0.097     6.552 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_1/O
                         net (fo=1, routed)           0.000     6.552    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_1_n_0
    SLICE_X58Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.121     6.360    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][32]/C
                         clock pessimism              0.346     6.706    
                         clock uncertainty           -0.120     6.586    
    SLICE_X58Y102        FDRE (Setup_fdre_C_D)        0.069     6.655    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][32]
  -------------------------------------------------------------------
                         required time                          6.655    
                         arrival time                          -6.552    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.889ns  (logic 2.697ns (39.152%)  route 4.192ns (60.848%))
  Logic Levels:           13  (CARRY4=8 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.770ns = ( 6.373 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.220    -0.397    sigma/sigma_tile/riscv/clk_out1
    SLICE_X55Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDRE (Prop_fdre_C_Q)         0.341    -0.056 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/Q
                         net (fo=12, routed)          0.681     0.625    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl
    SLICE_X54Y89         LUT2 (Prop_lut2_I1_O)        0.097     0.722 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][Ext_coproc_req_done][0]_i_2/O
                         net (fo=116, routed)         1.081     1.804    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][Ext_coproc_req_done][0]_i_2_n_0
    SLICE_X64Y108        LUT4 (Prop_lut4_I3_O)        0.097     1.901 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=12, routed)          0.768     2.668    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X58Y99         LUT6 (Prop_lut6_I5_O)        0.097     2.765 f  sigma/sigma_tile/riscv/invert_res_q_i_3/O
                         net (fo=77, routed)          0.833     3.598    sigma/sigma_tile/riscv/coproc_M_send_req
    SLICE_X56Y85         LUT2 (Prop_lut2_I0_O)        0.103     3.701 r  sigma/sigma_tile/riscv/dividend_q[7]_i_15/O
                         net (fo=1, routed)           0.374     4.075    sigma/sigma_tile/riscv/dividend_q[7]_i_15_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.586     4.661 r  sigma/sigma_tile/riscv/dividend_q_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.661    sigma/sigma_tile/riscv/dividend_q_reg[7]_i_13_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.753 r  sigma/sigma_tile/riscv/dividend_q_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.753    sigma/sigma_tile/riscv/dividend_q_reg[11]_i_13_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.845 r  sigma/sigma_tile/riscv/dividend_q_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.845    sigma/sigma_tile/riscv/dividend_q_reg[15]_i_13_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.937 r  sigma/sigma_tile/riscv/dividend_q_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.937    sigma/sigma_tile/riscv/dividend_q_reg[19]_i_13_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.029 r  sigma/sigma_tile/riscv/dividend_q_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.029    sigma/sigma_tile/riscv/dividend_q_reg[23]_i_13_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.186 r  sigma/sigma_tile/riscv/dividend_q_reg[27]_i_13/O[0]
                         net (fo=1, routed)           0.454     5.640    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q0[20]
    SLICE_X55Y85         LUT6 (Prop_lut6_I1_O)        0.209     5.849 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[23]_i_8/O
                         net (fo=1, routed)           0.000     5.849    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[23]_i_8_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.261 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.261    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[23]_i_1_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.491 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.491    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]_i_1_n_6
    SLICE_X55Y86         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.134     6.373    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X55Y86         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[25]/C
                         clock pessimism              0.287     6.660    
                         clock uncertainty           -0.120     6.540    
    SLICE_X55Y86         FDRE (Setup_fdre_C_D)        0.056     6.596    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[25]
  -------------------------------------------------------------------
                         required time                          6.596    
                         arrival time                          -6.491    
  -------------------------------------------------------------------
                         slack                                  0.104    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_dout_bo_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.209ns (67.977%)  route 0.098ns (32.023%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.568    -0.596    sigma/udm/udm_controller/clk_out1
    SLICE_X14Y81         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  sigma/udm/udm_controller/tx_dout_bo_reg[3]/Q
                         net (fo=1, routed)           0.098    -0.334    sigma/udm/uart_tx/tx_dout_bo_0[3]
    SLICE_X12Y81         LUT4 (Prop_lut4_I3_O)        0.045    -0.289 r  sigma/udm/uart_tx/databuf[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    sigma/udm/uart_tx/databuf[3]
    SLICE_X12Y81         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.837    -0.836    sigma/udm/uart_tx/clk_out1
    SLICE_X12Y81         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[3]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X12Y81         FDRE (Hold_fdre_C_D)         0.120    -0.462    sigma/udm/uart_tx/databuf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_rdy_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.810%)  route 0.125ns (40.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.568    -0.596    sigma/udm/udm_controller/clk_out1
    SLICE_X15Y81         FDSE                                         r  sigma/udm/udm_controller/tx_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDSE (Prop_fdse_C_Q)         0.141    -0.455 f  sigma/udm/udm_controller/tx_rdy_reg/Q
                         net (fo=19, routed)          0.125    -0.330    sigma/udm/udm_controller/tx_rdy
    SLICE_X14Y81         LUT6 (Prop_lut6_I4_O)        0.045    -0.285 r  sigma/udm/udm_controller/tx_dout_bo[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    sigma/udm/udm_controller/p_1_in[3]
    SLICE_X14Y81         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.837    -0.836    sigma/udm/udm_controller/clk_out1
    SLICE_X14Y81         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[3]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X14Y81         FDRE (Hold_fdre_C_D)         0.121    -0.462    sigma/udm/udm_controller/tx_dout_bo_reg[3]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.145%)  route 0.109ns (36.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.561    -0.603    sigma/sigma_tile/riscv/clk_out1
    SLICE_X39Y107        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][10]/Q
                         net (fo=2, routed)           0.109    -0.354    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][10]
    SLICE_X40Y107        LUT6 (Prop_lut6_I2_O)        0.045    -0.309 r  sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF[0][genmcopipe_handle_data_mem][rdata][10]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    sigma/sigma_tile/riscv/genpstage_WB_TRX_BUF[0][genmcopipe_handle_data_mem][rdata][10]
    SLICE_X40Y107        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.833    -0.840    sigma/sigma_tile/riscv/clk_out1
    SLICE_X40Y107        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][10]/C
                         clock pessimism              0.253    -0.587    
    SLICE_X40Y107        FDRE (Hold_fdre_C_D)         0.091    -0.496    sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][10]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/r_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/udm_controller/tr_length_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.186%)  route 0.157ns (45.814%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.563    -0.601    sigma/udm/udm_controller/clk_out1
    SLICE_X31Y80         FDRE                                         r  sigma/udm/udm_controller/r_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  sigma/udm/udm_controller/r_data_reg[7]/Q
                         net (fo=8, routed)           0.157    -0.303    sigma/udm/udm_controller/r_data_reg_n_0_[7]
    SLICE_X34Y80         LUT4 (Prop_lut4_I3_O)        0.045    -0.258 r  sigma/udm/udm_controller/tr_length[31]_i_3/O
                         net (fo=1, routed)           0.000    -0.258    sigma/udm/udm_controller/tr_length[31]
    SLICE_X34Y80         FDRE                                         r  sigma/udm/udm_controller/tr_length_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.831    -0.842    sigma/udm/udm_controller/clk_out1
    SLICE_X34Y80         FDRE                                         r  sigma/udm/udm_controller/tr_length_reg[31]/C
                         clock pessimism              0.275    -0.567    
    SLICE_X34Y80         FDRE (Hold_fdre_C_D)         0.121    -0.446    sigma/udm/udm_controller/tr_length_reg[31]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.209ns (69.663%)  route 0.091ns (30.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.562    -0.602    sigma/sigma_tile/riscv/clk_out1
    SLICE_X38Y106        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y106        FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/Q
                         net (fo=2, routed)           0.091    -0.347    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]
    SLICE_X39Y106        LUT6 (Prop_lut6_I2_O)        0.045    -0.302 r  sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF[0][genmcopipe_handle_data_mem][rdata][25]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    sigma/sigma_tile/riscv/genpstage_WB_TRX_BUF[0][genmcopipe_handle_data_mem][rdata][25]
    SLICE_X39Y106        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.834    -0.839    sigma/sigma_tile/riscv/clk_out1
    SLICE_X39Y106        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/C
                         clock pessimism              0.250    -0.589    
    SLICE_X39Y106        FDRE (Hold_fdre_C_D)         0.091    -0.498    sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.156%)  route 0.093ns (30.844%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.558    -0.606    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X46Y80         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[13]/Q
                         net (fo=3, routed)           0.093    -0.349    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[13]
    SLICE_X47Y80         LUT2 (Prop_lut2_I0_O)        0.045    -0.304 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[13]_i_1_n_0
    SLICE_X47Y80         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.827    -0.846    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X47Y80         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[13]/C
                         clock pessimism              0.253    -0.593    
    SLICE_X47Y80         FDRE (Hold_fdre_C_D)         0.092    -0.501    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.763%)  route 0.142ns (43.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.570    -0.594    sigma/udm/udm_controller/clk_out1
    SLICE_X37Y96         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  sigma/udm/udm_controller/RD_DATA_reg_reg[12]/Q
                         net (fo=1, routed)           0.142    -0.312    sigma/udm/udm_controller/in45[4]
    SLICE_X39Y95         LUT6 (Prop_lut6_I0_O)        0.045    -0.267 r  sigma/udm/udm_controller/RD_DATA_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    sigma/udm/udm_controller/RD_DATA_reg[4]
    SLICE_X39Y95         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.840    -0.833    sigma/udm/udm_controller/clk_out1
    SLICE_X39Y95         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[4]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X39Y95         FDRE (Hold_fdre_C_D)         0.091    -0.467    sigma/udm/udm_controller/RD_DATA_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/csr_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (52.103%)  route 0.118ns (47.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.571    -0.593    sigma/clk_out1
    SLICE_X37Y97         FDRE                                         r  sigma/gpio_bo_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.128    -0.465 r  sigma/gpio_bo_reg_reg[2]/Q
                         net (fo=1, routed)           0.118    -0.348    sigma/Q[2]
    SLICE_X38Y96         FDRE                                         r  sigma/csr_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.840    -0.833    sigma/clk_out1
    SLICE_X38Y96         FDRE                                         r  sigma/csr_rdata_reg[2]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X38Y96         FDRE (Hold_fdre_C_D)         0.009    -0.549    sigma/csr_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.378%)  route 0.107ns (36.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.566    -0.598    sigma/udm/udm_controller/clk_out1
    SLICE_X31Y100        FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  sigma/udm/udm_controller/RD_DATA_reg_reg[19]/Q
                         net (fo=1, routed)           0.107    -0.350    sigma/udm/udm_controller/in45[11]
    SLICE_X31Y100        LUT6 (Prop_lut6_I0_O)        0.045    -0.305 r  sigma/udm/udm_controller/RD_DATA_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    sigma/udm/udm_controller/RD_DATA_reg[11]
    SLICE_X31Y100        FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.837    -0.836    sigma/udm/udm_controller/clk_out1
    SLICE_X31Y100        FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[11]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X31Y100        FDRE (Hold_fdre_C_D)         0.091    -0.507    sigma/udm/udm_controller/RD_DATA_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_inst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.132%)  route 0.123ns (39.868%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.555    -0.609    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X53Y79         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_inst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_inst_q_reg/Q
                         net (fo=33, routed)          0.123    -0.345    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_inst_q_reg_0
    SLICE_X52Y79         LUT6 (Prop_lut6_I2_O)        0.045    -0.300 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[17]
    SLICE_X52Y79         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.823    -0.850    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X52Y79         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[17]/C
                         clock pessimism              0.254    -0.596    
    SLICE_X52Y79         FDRE (Hold_fdre_C_D)         0.091    -0.505    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk
Waveform(ns):       { 0.000 3.571 }
Period(ns):         7.143
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.143       4.909      RAMB36_X1Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.143       4.909      RAMB36_X1Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.143       4.909      RAMB36_X2Y20     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.143       4.909      RAMB36_X2Y20     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.143       4.909      RAMB36_X2Y22     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.143       4.909      RAMB36_X2Y22     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.143       4.909      RAMB36_X1Y20     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.143       4.909      RAMB36_X1Y20     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.143       4.909      RAMB36_X2Y21     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.143       4.909      RAMB36_X2Y21     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       7.143       206.217    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X42Y116    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[23][13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X42Y116    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[23][14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X42Y116    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[23][21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X54Y119    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[23][22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X54Y119    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[23][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X42Y116    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[23][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X41Y119    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[24][12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X41Y119    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[24][15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X41Y119    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[24][16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X41Y119    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[24][9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X14Y73     sigma/debouncer/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X14Y73     sigma/debouncer/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X59Y126    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[25][7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X56Y121    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[25][8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X14Y73     sigma/debouncer/counter_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X14Y73     sigma/debouncer/counter_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X58Y123    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[28][7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X57Y116    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[29][11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X57Y116    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[29][17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X57Y116    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[29][22]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk
  To Clock:  clkfbout_sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :            1  Failing Endpoint ,  Worst Slack       -0.050ns,  Total Violation       -0.050ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.050ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        7.021ns  (logic 1.623ns (23.117%)  route 5.398ns (76.883%))
  Logic Levels:           10  (LUT2=3 LUT6=7)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 6.358 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.242    -0.374    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y97         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.341    -0.033 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/Q
                         net (fo=12, routed)          0.444     0.411    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X53Y98         LUT2 (Prop_lut2_I0_O)        0.097     0.508 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_addr][31]_i_11/O
                         net (fo=116, routed)         0.785     1.292    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_addr][31]_i_11_n_0
    SLICE_X55Y96         LUT2 (Prop_lut2_I1_O)        0.105     1.397 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_addr][31]_i_49/O
                         net (fo=2, routed)           0.409     1.806    sigma/sigma_tile/riscv/p_1_in[10]
    SLICE_X55Y95         LUT6 (Prop_lut6_I3_O)        0.239     2.045 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_addr][31]_i_26/O
                         net (fo=4, routed)           0.607     2.652    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_addr][31]_i_26_n_0
    SLICE_X56Y94         LUT6 (Prop_lut6_I1_O)        0.097     2.749 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_addr][27]_i_10/O
                         net (fo=2, routed)           0.670     3.419    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_addr][27]_i_10_n_0
    SLICE_X58Y96         LUT6 (Prop_lut6_I0_O)        0.097     3.516 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_addr][27]_i_6/O
                         net (fo=1, routed)           0.397     3.913    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_addr][27]_i_6_n_0
    SLICE_X61Y96         LUT6 (Prop_lut6_I3_O)        0.097     4.010 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_addr][27]_i_3/O
                         net (fo=2, routed)           0.686     4.696    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_addr][27]_i_3_n_0
    SLICE_X55Y100        LUT2 (Prop_lut2_I0_O)        0.111     4.807 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_addr][27]_i_2/O
                         net (fo=3, routed)           0.313     5.119    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_addr][27]_i_2_n_0
    SLICE_X55Y100        LUT6 (Prop_lut6_I3_O)        0.245     5.364 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][rd_wdata][27]_i_2/O
                         net (fo=4, routed)           0.677     6.041    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][rd_wdata][27]_i_2_n_0
    SLICE_X58Y111        LUT6 (Prop_lut6_I2_O)        0.097     6.138 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][27]_i_2/O
                         net (fo=1, routed)           0.411     6.549    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][27]_i_2_n_0
    SLICE_X58Y110        LUT6 (Prop_lut6_I0_O)        0.097     6.646 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][27]_i_1/O
                         net (fo=1, routed)           0.000     6.646    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][alu_op1_wide][27]
    SLICE_X58Y110        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.119     6.358    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y110        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][27]/C
                         clock pessimism              0.287     6.645    
                         clock uncertainty           -0.118     6.527    
    SLICE_X58Y110        FDRE (Setup_fdre_C_D)        0.069     6.596    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][27]
  -------------------------------------------------------------------
                         required time                          6.596    
                         arrival time                          -6.646    
  -------------------------------------------------------------------
                         slack                                 -0.050    

Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.982ns  (logic 2.790ns (39.963%)  route 4.192ns (60.037%))
  Logic Levels:           14  (CARRY4=9 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 6.374 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.220    -0.397    sigma/sigma_tile/riscv/clk_out1
    SLICE_X55Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDRE (Prop_fdre_C_Q)         0.341    -0.056 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/Q
                         net (fo=12, routed)          0.681     0.625    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl
    SLICE_X54Y89         LUT2 (Prop_lut2_I1_O)        0.097     0.722 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][Ext_coproc_req_done][0]_i_2/O
                         net (fo=116, routed)         1.081     1.804    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][Ext_coproc_req_done][0]_i_2_n_0
    SLICE_X64Y108        LUT4 (Prop_lut4_I3_O)        0.097     1.901 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=12, routed)          0.768     2.668    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X58Y99         LUT6 (Prop_lut6_I5_O)        0.097     2.765 f  sigma/sigma_tile/riscv/invert_res_q_i_3/O
                         net (fo=77, routed)          0.833     3.598    sigma/sigma_tile/riscv/coproc_M_send_req
    SLICE_X56Y85         LUT2 (Prop_lut2_I0_O)        0.103     3.701 r  sigma/sigma_tile/riscv/dividend_q[7]_i_15/O
                         net (fo=1, routed)           0.374     4.075    sigma/sigma_tile/riscv/dividend_q[7]_i_15_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.586     4.661 r  sigma/sigma_tile/riscv/dividend_q_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.661    sigma/sigma_tile/riscv/dividend_q_reg[7]_i_13_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.753 r  sigma/sigma_tile/riscv/dividend_q_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.753    sigma/sigma_tile/riscv/dividend_q_reg[11]_i_13_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.845 r  sigma/sigma_tile/riscv/dividend_q_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.845    sigma/sigma_tile/riscv/dividend_q_reg[15]_i_13_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.937 r  sigma/sigma_tile/riscv/dividend_q_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.937    sigma/sigma_tile/riscv/dividend_q_reg[19]_i_13_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.029 r  sigma/sigma_tile/riscv/dividend_q_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.029    sigma/sigma_tile/riscv/dividend_q_reg[23]_i_13_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.186 r  sigma/sigma_tile/riscv/dividend_q_reg[27]_i_13/O[0]
                         net (fo=1, routed)           0.454     5.640    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q0[20]
    SLICE_X55Y85         LUT6 (Prop_lut6_I1_O)        0.209     5.849 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[23]_i_8/O
                         net (fo=1, routed)           0.000     5.849    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[23]_i_8_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.261 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.261    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[23]_i_1_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.350 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.350    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]_i_1_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.584 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000     6.584    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[31]_i_2_n_4
    SLICE_X55Y87         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.135     6.374    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X55Y87         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[31]/C
                         clock pessimism              0.287     6.661    
                         clock uncertainty           -0.118     6.543    
    SLICE_X55Y87         FDRE (Setup_fdre_C_D)        0.056     6.599    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[31]
  -------------------------------------------------------------------
                         required time                          6.599    
                         arrival time                          -6.584    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.018ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.978ns  (logic 2.786ns (39.928%)  route 4.192ns (60.072%))
  Logic Levels:           14  (CARRY4=9 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 6.374 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.220    -0.397    sigma/sigma_tile/riscv/clk_out1
    SLICE_X55Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDRE (Prop_fdre_C_Q)         0.341    -0.056 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/Q
                         net (fo=12, routed)          0.681     0.625    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl
    SLICE_X54Y89         LUT2 (Prop_lut2_I1_O)        0.097     0.722 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][Ext_coproc_req_done][0]_i_2/O
                         net (fo=116, routed)         1.081     1.804    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][Ext_coproc_req_done][0]_i_2_n_0
    SLICE_X64Y108        LUT4 (Prop_lut4_I3_O)        0.097     1.901 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=12, routed)          0.768     2.668    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X58Y99         LUT6 (Prop_lut6_I5_O)        0.097     2.765 f  sigma/sigma_tile/riscv/invert_res_q_i_3/O
                         net (fo=77, routed)          0.833     3.598    sigma/sigma_tile/riscv/coproc_M_send_req
    SLICE_X56Y85         LUT2 (Prop_lut2_I0_O)        0.103     3.701 r  sigma/sigma_tile/riscv/dividend_q[7]_i_15/O
                         net (fo=1, routed)           0.374     4.075    sigma/sigma_tile/riscv/dividend_q[7]_i_15_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.586     4.661 r  sigma/sigma_tile/riscv/dividend_q_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.661    sigma/sigma_tile/riscv/dividend_q_reg[7]_i_13_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.753 r  sigma/sigma_tile/riscv/dividend_q_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.753    sigma/sigma_tile/riscv/dividend_q_reg[11]_i_13_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.845 r  sigma/sigma_tile/riscv/dividend_q_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.845    sigma/sigma_tile/riscv/dividend_q_reg[15]_i_13_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.937 r  sigma/sigma_tile/riscv/dividend_q_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.937    sigma/sigma_tile/riscv/dividend_q_reg[19]_i_13_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.029 r  sigma/sigma_tile/riscv/dividend_q_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.029    sigma/sigma_tile/riscv/dividend_q_reg[23]_i_13_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.186 r  sigma/sigma_tile/riscv/dividend_q_reg[27]_i_13/O[0]
                         net (fo=1, routed)           0.454     5.640    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q0[20]
    SLICE_X55Y85         LUT6 (Prop_lut6_I1_O)        0.209     5.849 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[23]_i_8/O
                         net (fo=1, routed)           0.000     5.849    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[23]_i_8_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.261 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.261    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[23]_i_1_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.350 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.350    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]_i_1_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.580 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     6.580    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[31]_i_2_n_6
    SLICE_X55Y87         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.135     6.374    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X55Y87         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[29]/C
                         clock pessimism              0.287     6.661    
                         clock uncertainty           -0.118     6.543    
    SLICE_X55Y87         FDRE (Setup_fdre_C_D)        0.056     6.599    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[29]
  -------------------------------------------------------------------
                         required time                          6.599    
                         arrival time                          -6.580    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.929ns  (logic 2.737ns (39.503%)  route 4.192ns (60.497%))
  Logic Levels:           14  (CARRY4=9 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 6.374 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.220    -0.397    sigma/sigma_tile/riscv/clk_out1
    SLICE_X55Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDRE (Prop_fdre_C_Q)         0.341    -0.056 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/Q
                         net (fo=12, routed)          0.681     0.625    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl
    SLICE_X54Y89         LUT2 (Prop_lut2_I1_O)        0.097     0.722 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][Ext_coproc_req_done][0]_i_2/O
                         net (fo=116, routed)         1.081     1.804    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][Ext_coproc_req_done][0]_i_2_n_0
    SLICE_X64Y108        LUT4 (Prop_lut4_I3_O)        0.097     1.901 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=12, routed)          0.768     2.668    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X58Y99         LUT6 (Prop_lut6_I5_O)        0.097     2.765 f  sigma/sigma_tile/riscv/invert_res_q_i_3/O
                         net (fo=77, routed)          0.833     3.598    sigma/sigma_tile/riscv/coproc_M_send_req
    SLICE_X56Y85         LUT2 (Prop_lut2_I0_O)        0.103     3.701 r  sigma/sigma_tile/riscv/dividend_q[7]_i_15/O
                         net (fo=1, routed)           0.374     4.075    sigma/sigma_tile/riscv/dividend_q[7]_i_15_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.586     4.661 r  sigma/sigma_tile/riscv/dividend_q_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.661    sigma/sigma_tile/riscv/dividend_q_reg[7]_i_13_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.753 r  sigma/sigma_tile/riscv/dividend_q_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.753    sigma/sigma_tile/riscv/dividend_q_reg[11]_i_13_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.845 r  sigma/sigma_tile/riscv/dividend_q_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.845    sigma/sigma_tile/riscv/dividend_q_reg[15]_i_13_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.937 r  sigma/sigma_tile/riscv/dividend_q_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.937    sigma/sigma_tile/riscv/dividend_q_reg[19]_i_13_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.029 r  sigma/sigma_tile/riscv/dividend_q_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.029    sigma/sigma_tile/riscv/dividend_q_reg[23]_i_13_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.186 r  sigma/sigma_tile/riscv/dividend_q_reg[27]_i_13/O[0]
                         net (fo=1, routed)           0.454     5.640    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q0[20]
    SLICE_X55Y85         LUT6 (Prop_lut6_I1_O)        0.209     5.849 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[23]_i_8/O
                         net (fo=1, routed)           0.000     5.849    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[23]_i_8_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.261 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.261    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[23]_i_1_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.350 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.350    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]_i_1_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.531 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     6.531    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[31]_i_2_n_5
    SLICE_X55Y87         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.135     6.374    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X55Y87         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[30]/C
                         clock pessimism              0.287     6.661    
                         clock uncertainty           -0.118     6.543    
    SLICE_X55Y87         FDRE (Setup_fdre_C_D)        0.056     6.599    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[30]
  -------------------------------------------------------------------
                         required time                          6.599    
                         arrival time                          -6.531    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.837ns  (logic 2.805ns (41.025%)  route 4.032ns (58.975%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 6.360 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.292ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.325    -0.292    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.554 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOBDO[0]
                         net (fo=5, routed)           0.794     2.348    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X63Y105        LUT4 (Prop_lut4_I1_O)        0.097     2.445 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18/O
                         net (fo=115, routed)         1.005     3.450    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18_n_0
    SLICE_X59Y122        LUT6 (Prop_lut6_I2_O)        0.097     3.547 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][3]_i_15/O
                         net (fo=1, routed)           0.000     3.547    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][3]_i_15_n_0
    SLICE_X59Y122        MUXF7 (Prop_muxf7_I0_O)      0.163     3.710 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][3]_i_12/O
                         net (fo=1, routed)           0.000     3.710    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][3]_i_12_n_0
    SLICE_X59Y122        MUXF8 (Prop_muxf8_I1_O)      0.072     3.782 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][3]_i_9/O
                         net (fo=1, routed)           0.811     4.592    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][3]_i_9_n_0
    SLICE_X60Y118        LUT6 (Prop_lut6_I5_O)        0.239     4.831 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][3]_i_4/O
                         net (fo=1, routed)           0.543     5.374    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][3]_i_4_n_0
    SLICE_X59Y109        LUT6 (Prop_lut6_I3_O)        0.097     5.471 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][3]_i_3/O
                         net (fo=1, routed)           0.512     5.983    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][3]_i_3_n_0
    SLICE_X59Y106        LUT5 (Prop_lut5_I0_O)        0.097     6.080 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][3]_i_2/O
                         net (fo=1, routed)           0.368     6.448    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][3]_i_2_n_0
    SLICE_X59Y105        LUT6 (Prop_lut6_I2_O)        0.097     6.545 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][3]_i_1/O
                         net (fo=1, routed)           0.000     6.545    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][alu_op1_wide][3]
    SLICE_X59Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.121     6.360    sigma/sigma_tile/riscv/clk_out1
    SLICE_X59Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][3]/C
                         clock pessimism              0.346     6.706    
                         clock uncertainty           -0.118     6.588    
    SLICE_X59Y105        FDRE (Setup_fdre_C_D)        0.030     6.618    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][3]
  -------------------------------------------------------------------
                         required time                          6.618    
                         arrival time                          -6.545    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.089ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.907ns  (logic 2.715ns (39.311%)  route 4.192ns (60.689%))
  Logic Levels:           14  (CARRY4=9 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 6.374 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.220    -0.397    sigma/sigma_tile/riscv/clk_out1
    SLICE_X55Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDRE (Prop_fdre_C_Q)         0.341    -0.056 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/Q
                         net (fo=12, routed)          0.681     0.625    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl
    SLICE_X54Y89         LUT2 (Prop_lut2_I1_O)        0.097     0.722 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][Ext_coproc_req_done][0]_i_2/O
                         net (fo=116, routed)         1.081     1.804    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][Ext_coproc_req_done][0]_i_2_n_0
    SLICE_X64Y108        LUT4 (Prop_lut4_I3_O)        0.097     1.901 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=12, routed)          0.768     2.668    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X58Y99         LUT6 (Prop_lut6_I5_O)        0.097     2.765 f  sigma/sigma_tile/riscv/invert_res_q_i_3/O
                         net (fo=77, routed)          0.833     3.598    sigma/sigma_tile/riscv/coproc_M_send_req
    SLICE_X56Y85         LUT2 (Prop_lut2_I0_O)        0.103     3.701 r  sigma/sigma_tile/riscv/dividend_q[7]_i_15/O
                         net (fo=1, routed)           0.374     4.075    sigma/sigma_tile/riscv/dividend_q[7]_i_15_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.586     4.661 r  sigma/sigma_tile/riscv/dividend_q_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.661    sigma/sigma_tile/riscv/dividend_q_reg[7]_i_13_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.753 r  sigma/sigma_tile/riscv/dividend_q_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.753    sigma/sigma_tile/riscv/dividend_q_reg[11]_i_13_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.845 r  sigma/sigma_tile/riscv/dividend_q_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.845    sigma/sigma_tile/riscv/dividend_q_reg[15]_i_13_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.937 r  sigma/sigma_tile/riscv/dividend_q_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.937    sigma/sigma_tile/riscv/dividend_q_reg[19]_i_13_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.029 r  sigma/sigma_tile/riscv/dividend_q_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.029    sigma/sigma_tile/riscv/dividend_q_reg[23]_i_13_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.186 r  sigma/sigma_tile/riscv/dividend_q_reg[27]_i_13/O[0]
                         net (fo=1, routed)           0.454     5.640    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q0[20]
    SLICE_X55Y85         LUT6 (Prop_lut6_I1_O)        0.209     5.849 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[23]_i_8/O
                         net (fo=1, routed)           0.000     5.849    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[23]_i_8_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.261 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.261    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[23]_i_1_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.350 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.350    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]_i_1_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.509 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     6.509    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[31]_i_2_n_7
    SLICE_X55Y87         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.135     6.374    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X55Y87         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[28]/C
                         clock pessimism              0.287     6.661    
                         clock uncertainty           -0.118     6.543    
    SLICE_X55Y87         FDRE (Setup_fdre_C_D)        0.056     6.599    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[28]
  -------------------------------------------------------------------
                         required time                          6.599    
                         arrival time                          -6.509    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.856ns  (logic 6.083ns (88.722%)  route 0.773ns (11.278%))
  Logic Levels:           15  (CARRY4=12 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.764ns = ( 6.379 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.310    -0.307    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    DSP48_X1Y32          DSP48E1                                      r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     2.791 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/PCOUT[47]
                         net (fo=1, routed)           0.002     2.793    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     3.900 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2/P[0]
                         net (fo=3, routed)           0.578     4.478    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2_n_105
    SLICE_X58Y78         LUT2 (Prop_lut2_I0_O)        0.097     4.575 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[3]_i_26/O
                         net (fo=1, routed)           0.000     4.575    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[3]_i_26_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.977 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.977    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_19_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.069 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.069    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.161 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.161    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.253 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.253    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.345 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.345    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.437 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.437    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.529 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.529    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.621 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.621    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.713 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.713    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.805 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.805    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.897 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.897    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]_i_2_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     6.134 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.193     6.328    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__3[63]
    SLICE_X61Y89         LUT3 (Prop_lut3_I0_O)        0.222     6.550 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[31]_i_1/O
                         net (fo=1, routed)           0.000     6.550    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[31]_i_1_n_0
    SLICE_X61Y89         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.140     6.379    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    SLICE_X61Y89         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]/C
                         clock pessimism              0.348     6.726    
                         clock uncertainty           -0.118     6.608    
    SLICE_X61Y89         FDRE (Setup_fdre_C_D)        0.032     6.640    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]
  -------------------------------------------------------------------
                         required time                          6.640    
                         arrival time                          -6.550    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.893ns  (logic 2.701ns (39.187%)  route 4.192ns (60.813%))
  Logic Levels:           13  (CARRY4=8 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.770ns = ( 6.373 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.220    -0.397    sigma/sigma_tile/riscv/clk_out1
    SLICE_X55Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDRE (Prop_fdre_C_Q)         0.341    -0.056 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/Q
                         net (fo=12, routed)          0.681     0.625    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl
    SLICE_X54Y89         LUT2 (Prop_lut2_I1_O)        0.097     0.722 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][Ext_coproc_req_done][0]_i_2/O
                         net (fo=116, routed)         1.081     1.804    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][Ext_coproc_req_done][0]_i_2_n_0
    SLICE_X64Y108        LUT4 (Prop_lut4_I3_O)        0.097     1.901 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=12, routed)          0.768     2.668    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X58Y99         LUT6 (Prop_lut6_I5_O)        0.097     2.765 f  sigma/sigma_tile/riscv/invert_res_q_i_3/O
                         net (fo=77, routed)          0.833     3.598    sigma/sigma_tile/riscv/coproc_M_send_req
    SLICE_X56Y85         LUT2 (Prop_lut2_I0_O)        0.103     3.701 r  sigma/sigma_tile/riscv/dividend_q[7]_i_15/O
                         net (fo=1, routed)           0.374     4.075    sigma/sigma_tile/riscv/dividend_q[7]_i_15_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.586     4.661 r  sigma/sigma_tile/riscv/dividend_q_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.661    sigma/sigma_tile/riscv/dividend_q_reg[7]_i_13_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.753 r  sigma/sigma_tile/riscv/dividend_q_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.753    sigma/sigma_tile/riscv/dividend_q_reg[11]_i_13_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.845 r  sigma/sigma_tile/riscv/dividend_q_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.845    sigma/sigma_tile/riscv/dividend_q_reg[15]_i_13_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.937 r  sigma/sigma_tile/riscv/dividend_q_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.937    sigma/sigma_tile/riscv/dividend_q_reg[19]_i_13_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.029 r  sigma/sigma_tile/riscv/dividend_q_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.029    sigma/sigma_tile/riscv/dividend_q_reg[23]_i_13_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.186 r  sigma/sigma_tile/riscv/dividend_q_reg[27]_i_13/O[0]
                         net (fo=1, routed)           0.454     5.640    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q0[20]
    SLICE_X55Y85         LUT6 (Prop_lut6_I1_O)        0.209     5.849 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[23]_i_8/O
                         net (fo=1, routed)           0.000     5.849    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[23]_i_8_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.261 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.261    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[23]_i_1_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.495 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.495    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]_i_1_n_4
    SLICE_X55Y86         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.134     6.373    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X55Y86         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]/C
                         clock pessimism              0.287     6.660    
                         clock uncertainty           -0.118     6.542    
    SLICE_X55Y86         FDRE (Setup_fdre_C_D)        0.056     6.598    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]
  -------------------------------------------------------------------
                         required time                          6.598    
                         arrival time                          -6.495    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.844ns  (logic 2.525ns (36.892%)  route 4.319ns (63.108%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 6.360 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.292ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.325    -0.292    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.554 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOBDO[0]
                         net (fo=5, routed)           0.794     2.348    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X63Y105        LUT4 (Prop_lut4_I1_O)        0.097     2.445 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18/O
                         net (fo=115, routed)         0.728     3.173    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18_n_0
    SLICE_X63Y114        LUT2 (Prop_lut2_I0_O)        0.097     3.270 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][0]_i_17/O
                         net (fo=32, routed)          1.080     4.350    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][0]_i_17_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I2_O)        0.097     4.447 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_13/O
                         net (fo=1, routed)           0.309     4.757    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_13_n_0
    SLICE_X46Y113        LUT6 (Prop_lut6_I3_O)        0.097     4.854 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_10/O
                         net (fo=1, routed)           0.720     5.573    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_10_n_0
    SLICE_X60Y105        LUT6 (Prop_lut6_I4_O)        0.097     5.670 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_5/O
                         net (fo=1, routed)           0.487     6.157    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_5_n_0
    SLICE_X58Y103        LUT6 (Prop_lut6_I3_O)        0.097     6.254 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_2/O
                         net (fo=2, routed)           0.201     6.455    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][alu_op1_wide][31]
    SLICE_X58Y102        LUT6 (Prop_lut6_I4_O)        0.097     6.552 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_1/O
                         net (fo=1, routed)           0.000     6.552    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_1_n_0
    SLICE_X58Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.121     6.360    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][32]/C
                         clock pessimism              0.346     6.706    
                         clock uncertainty           -0.118     6.588    
    SLICE_X58Y102        FDRE (Setup_fdre_C_D)        0.069     6.657    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][32]
  -------------------------------------------------------------------
                         required time                          6.657    
                         arrival time                          -6.552    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.889ns  (logic 2.697ns (39.152%)  route 4.192ns (60.848%))
  Logic Levels:           13  (CARRY4=8 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.770ns = ( 6.373 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.220    -0.397    sigma/sigma_tile/riscv/clk_out1
    SLICE_X55Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDRE (Prop_fdre_C_Q)         0.341    -0.056 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/Q
                         net (fo=12, routed)          0.681     0.625    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl
    SLICE_X54Y89         LUT2 (Prop_lut2_I1_O)        0.097     0.722 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][Ext_coproc_req_done][0]_i_2/O
                         net (fo=116, routed)         1.081     1.804    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][Ext_coproc_req_done][0]_i_2_n_0
    SLICE_X64Y108        LUT4 (Prop_lut4_I3_O)        0.097     1.901 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=12, routed)          0.768     2.668    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X58Y99         LUT6 (Prop_lut6_I5_O)        0.097     2.765 f  sigma/sigma_tile/riscv/invert_res_q_i_3/O
                         net (fo=77, routed)          0.833     3.598    sigma/sigma_tile/riscv/coproc_M_send_req
    SLICE_X56Y85         LUT2 (Prop_lut2_I0_O)        0.103     3.701 r  sigma/sigma_tile/riscv/dividend_q[7]_i_15/O
                         net (fo=1, routed)           0.374     4.075    sigma/sigma_tile/riscv/dividend_q[7]_i_15_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.586     4.661 r  sigma/sigma_tile/riscv/dividend_q_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.661    sigma/sigma_tile/riscv/dividend_q_reg[7]_i_13_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.753 r  sigma/sigma_tile/riscv/dividend_q_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.753    sigma/sigma_tile/riscv/dividend_q_reg[11]_i_13_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.845 r  sigma/sigma_tile/riscv/dividend_q_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.845    sigma/sigma_tile/riscv/dividend_q_reg[15]_i_13_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.937 r  sigma/sigma_tile/riscv/dividend_q_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.937    sigma/sigma_tile/riscv/dividend_q_reg[19]_i_13_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.029 r  sigma/sigma_tile/riscv/dividend_q_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.029    sigma/sigma_tile/riscv/dividend_q_reg[23]_i_13_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.186 r  sigma/sigma_tile/riscv/dividend_q_reg[27]_i_13/O[0]
                         net (fo=1, routed)           0.454     5.640    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q0[20]
    SLICE_X55Y85         LUT6 (Prop_lut6_I1_O)        0.209     5.849 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[23]_i_8/O
                         net (fo=1, routed)           0.000     5.849    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[23]_i_8_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.261 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.261    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[23]_i_1_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.491 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.491    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]_i_1_n_6
    SLICE_X55Y86         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.134     6.373    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X55Y86         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[25]/C
                         clock pessimism              0.287     6.660    
                         clock uncertainty           -0.118     6.542    
    SLICE_X55Y86         FDRE (Setup_fdre_C_D)        0.056     6.598    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[25]
  -------------------------------------------------------------------
                         required time                          6.598    
                         arrival time                          -6.491    
  -------------------------------------------------------------------
                         slack                                  0.106    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_dout_bo_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.209ns (67.977%)  route 0.098ns (32.023%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.568    -0.596    sigma/udm/udm_controller/clk_out1
    SLICE_X14Y81         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  sigma/udm/udm_controller/tx_dout_bo_reg[3]/Q
                         net (fo=1, routed)           0.098    -0.334    sigma/udm/uart_tx/tx_dout_bo_0[3]
    SLICE_X12Y81         LUT4 (Prop_lut4_I3_O)        0.045    -0.289 r  sigma/udm/uart_tx/databuf[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    sigma/udm/uart_tx/databuf[3]
    SLICE_X12Y81         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.837    -0.836    sigma/udm/uart_tx/clk_out1
    SLICE_X12Y81         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[3]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X12Y81         FDRE (Hold_fdre_C_D)         0.120    -0.462    sigma/udm/uart_tx/databuf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_rdy_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.810%)  route 0.125ns (40.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.568    -0.596    sigma/udm/udm_controller/clk_out1
    SLICE_X15Y81         FDSE                                         r  sigma/udm/udm_controller/tx_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDSE (Prop_fdse_C_Q)         0.141    -0.455 f  sigma/udm/udm_controller/tx_rdy_reg/Q
                         net (fo=19, routed)          0.125    -0.330    sigma/udm/udm_controller/tx_rdy
    SLICE_X14Y81         LUT6 (Prop_lut6_I4_O)        0.045    -0.285 r  sigma/udm/udm_controller/tx_dout_bo[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    sigma/udm/udm_controller/p_1_in[3]
    SLICE_X14Y81         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.837    -0.836    sigma/udm/udm_controller/clk_out1
    SLICE_X14Y81         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[3]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X14Y81         FDRE (Hold_fdre_C_D)         0.121    -0.462    sigma/udm/udm_controller/tx_dout_bo_reg[3]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.145%)  route 0.109ns (36.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.561    -0.603    sigma/sigma_tile/riscv/clk_out1
    SLICE_X39Y107        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][10]/Q
                         net (fo=2, routed)           0.109    -0.354    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][10]
    SLICE_X40Y107        LUT6 (Prop_lut6_I2_O)        0.045    -0.309 r  sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF[0][genmcopipe_handle_data_mem][rdata][10]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    sigma/sigma_tile/riscv/genpstage_WB_TRX_BUF[0][genmcopipe_handle_data_mem][rdata][10]
    SLICE_X40Y107        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.833    -0.840    sigma/sigma_tile/riscv/clk_out1
    SLICE_X40Y107        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][10]/C
                         clock pessimism              0.253    -0.587    
    SLICE_X40Y107        FDRE (Hold_fdre_C_D)         0.091    -0.496    sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][10]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/r_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/udm_controller/tr_length_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.186%)  route 0.157ns (45.814%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.563    -0.601    sigma/udm/udm_controller/clk_out1
    SLICE_X31Y80         FDRE                                         r  sigma/udm/udm_controller/r_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  sigma/udm/udm_controller/r_data_reg[7]/Q
                         net (fo=8, routed)           0.157    -0.303    sigma/udm/udm_controller/r_data_reg_n_0_[7]
    SLICE_X34Y80         LUT4 (Prop_lut4_I3_O)        0.045    -0.258 r  sigma/udm/udm_controller/tr_length[31]_i_3/O
                         net (fo=1, routed)           0.000    -0.258    sigma/udm/udm_controller/tr_length[31]
    SLICE_X34Y80         FDRE                                         r  sigma/udm/udm_controller/tr_length_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.831    -0.842    sigma/udm/udm_controller/clk_out1
    SLICE_X34Y80         FDRE                                         r  sigma/udm/udm_controller/tr_length_reg[31]/C
                         clock pessimism              0.275    -0.567    
    SLICE_X34Y80         FDRE (Hold_fdre_C_D)         0.121    -0.446    sigma/udm/udm_controller/tr_length_reg[31]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.209ns (69.663%)  route 0.091ns (30.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.562    -0.602    sigma/sigma_tile/riscv/clk_out1
    SLICE_X38Y106        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y106        FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/Q
                         net (fo=2, routed)           0.091    -0.347    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]
    SLICE_X39Y106        LUT6 (Prop_lut6_I2_O)        0.045    -0.302 r  sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF[0][genmcopipe_handle_data_mem][rdata][25]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    sigma/sigma_tile/riscv/genpstage_WB_TRX_BUF[0][genmcopipe_handle_data_mem][rdata][25]
    SLICE_X39Y106        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.834    -0.839    sigma/sigma_tile/riscv/clk_out1
    SLICE_X39Y106        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/C
                         clock pessimism              0.250    -0.589    
    SLICE_X39Y106        FDRE (Hold_fdre_C_D)         0.091    -0.498    sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.156%)  route 0.093ns (30.844%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.558    -0.606    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X46Y80         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[13]/Q
                         net (fo=3, routed)           0.093    -0.349    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[13]
    SLICE_X47Y80         LUT2 (Prop_lut2_I0_O)        0.045    -0.304 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[13]_i_1_n_0
    SLICE_X47Y80         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.827    -0.846    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X47Y80         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[13]/C
                         clock pessimism              0.253    -0.593    
    SLICE_X47Y80         FDRE (Hold_fdre_C_D)         0.092    -0.501    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.763%)  route 0.142ns (43.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.570    -0.594    sigma/udm/udm_controller/clk_out1
    SLICE_X37Y96         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  sigma/udm/udm_controller/RD_DATA_reg_reg[12]/Q
                         net (fo=1, routed)           0.142    -0.312    sigma/udm/udm_controller/in45[4]
    SLICE_X39Y95         LUT6 (Prop_lut6_I0_O)        0.045    -0.267 r  sigma/udm/udm_controller/RD_DATA_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    sigma/udm/udm_controller/RD_DATA_reg[4]
    SLICE_X39Y95         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.840    -0.833    sigma/udm/udm_controller/clk_out1
    SLICE_X39Y95         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[4]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X39Y95         FDRE (Hold_fdre_C_D)         0.091    -0.467    sigma/udm/udm_controller/RD_DATA_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/csr_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (52.103%)  route 0.118ns (47.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.571    -0.593    sigma/clk_out1
    SLICE_X37Y97         FDRE                                         r  sigma/gpio_bo_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.128    -0.465 r  sigma/gpio_bo_reg_reg[2]/Q
                         net (fo=1, routed)           0.118    -0.348    sigma/Q[2]
    SLICE_X38Y96         FDRE                                         r  sigma/csr_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.840    -0.833    sigma/clk_out1
    SLICE_X38Y96         FDRE                                         r  sigma/csr_rdata_reg[2]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X38Y96         FDRE (Hold_fdre_C_D)         0.009    -0.549    sigma/csr_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.378%)  route 0.107ns (36.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.566    -0.598    sigma/udm/udm_controller/clk_out1
    SLICE_X31Y100        FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  sigma/udm/udm_controller/RD_DATA_reg_reg[19]/Q
                         net (fo=1, routed)           0.107    -0.350    sigma/udm/udm_controller/in45[11]
    SLICE_X31Y100        LUT6 (Prop_lut6_I0_O)        0.045    -0.305 r  sigma/udm/udm_controller/RD_DATA_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    sigma/udm/udm_controller/RD_DATA_reg[11]
    SLICE_X31Y100        FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.837    -0.836    sigma/udm/udm_controller/clk_out1
    SLICE_X31Y100        FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[11]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X31Y100        FDRE (Hold_fdre_C_D)         0.091    -0.507    sigma/udm/udm_controller/RD_DATA_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_inst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.132%)  route 0.123ns (39.868%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.555    -0.609    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X53Y79         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_inst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_inst_q_reg/Q
                         net (fo=33, routed)          0.123    -0.345    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_inst_q_reg_0
    SLICE_X52Y79         LUT6 (Prop_lut6_I2_O)        0.045    -0.300 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[17]
    SLICE_X52Y79         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.823    -0.850    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X52Y79         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[17]/C
                         clock pessimism              0.254    -0.596    
    SLICE_X52Y79         FDRE (Hold_fdre_C_D)         0.091    -0.505    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk_1
Waveform(ns):       { 0.000 3.571 }
Period(ns):         7.143
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.143       4.909      RAMB36_X1Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.143       4.909      RAMB36_X1Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.143       4.909      RAMB36_X2Y20     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.143       4.909      RAMB36_X2Y20     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.143       4.909      RAMB36_X2Y22     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.143       4.909      RAMB36_X2Y22     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.143       4.909      RAMB36_X1Y20     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.143       4.909      RAMB36_X1Y20     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.143       4.909      RAMB36_X2Y21     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.143       4.909      RAMB36_X2Y21     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       7.143       206.217    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X42Y116    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[23][13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X42Y116    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[23][14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X42Y116    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[23][21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X54Y119    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[23][22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X54Y119    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[23][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X42Y116    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[23][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X41Y119    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[24][12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X41Y119    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[24][15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X41Y119    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[24][16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X41Y119    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[24][9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X14Y73     sigma/debouncer/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X14Y73     sigma/debouncer/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X59Y126    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[25][7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X56Y121    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[25][8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X14Y73     sigma/debouncer/counter_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X14Y73     sigma/debouncer/counter_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X58Y123    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[28][7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X57Y116    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[29][11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X57Y116    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[29][17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X57Y116    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[29][22]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk_1
  To Clock:  clkfbout_sys_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :            1  Failing Endpoint ,  Worst Slack       -0.052ns,  Total Violation       -0.052ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.052ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        7.021ns  (logic 1.623ns (23.117%)  route 5.398ns (76.883%))
  Logic Levels:           10  (LUT2=3 LUT6=7)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 6.358 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.242    -0.374    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y97         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.341    -0.033 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/Q
                         net (fo=12, routed)          0.444     0.411    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X53Y98         LUT2 (Prop_lut2_I0_O)        0.097     0.508 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_addr][31]_i_11/O
                         net (fo=116, routed)         0.785     1.292    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_addr][31]_i_11_n_0
    SLICE_X55Y96         LUT2 (Prop_lut2_I1_O)        0.105     1.397 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_addr][31]_i_49/O
                         net (fo=2, routed)           0.409     1.806    sigma/sigma_tile/riscv/p_1_in[10]
    SLICE_X55Y95         LUT6 (Prop_lut6_I3_O)        0.239     2.045 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_addr][31]_i_26/O
                         net (fo=4, routed)           0.607     2.652    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_addr][31]_i_26_n_0
    SLICE_X56Y94         LUT6 (Prop_lut6_I1_O)        0.097     2.749 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_addr][27]_i_10/O
                         net (fo=2, routed)           0.670     3.419    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_addr][27]_i_10_n_0
    SLICE_X58Y96         LUT6 (Prop_lut6_I0_O)        0.097     3.516 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_addr][27]_i_6/O
                         net (fo=1, routed)           0.397     3.913    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_addr][27]_i_6_n_0
    SLICE_X61Y96         LUT6 (Prop_lut6_I3_O)        0.097     4.010 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_addr][27]_i_3/O
                         net (fo=2, routed)           0.686     4.696    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_addr][27]_i_3_n_0
    SLICE_X55Y100        LUT2 (Prop_lut2_I0_O)        0.111     4.807 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_addr][27]_i_2/O
                         net (fo=3, routed)           0.313     5.119    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_addr][27]_i_2_n_0
    SLICE_X55Y100        LUT6 (Prop_lut6_I3_O)        0.245     5.364 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][rd_wdata][27]_i_2/O
                         net (fo=4, routed)           0.677     6.041    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][rd_wdata][27]_i_2_n_0
    SLICE_X58Y111        LUT6 (Prop_lut6_I2_O)        0.097     6.138 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][27]_i_2/O
                         net (fo=1, routed)           0.411     6.549    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][27]_i_2_n_0
    SLICE_X58Y110        LUT6 (Prop_lut6_I0_O)        0.097     6.646 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][27]_i_1/O
                         net (fo=1, routed)           0.000     6.646    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][alu_op1_wide][27]
    SLICE_X58Y110        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.119     6.358    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y110        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][27]/C
                         clock pessimism              0.287     6.645    
                         clock uncertainty           -0.120     6.525    
    SLICE_X58Y110        FDRE (Setup_fdre_C_D)        0.069     6.594    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][27]
  -------------------------------------------------------------------
                         required time                          6.594    
                         arrival time                          -6.646    
  -------------------------------------------------------------------
                         slack                                 -0.052    

Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.982ns  (logic 2.790ns (39.963%)  route 4.192ns (60.037%))
  Logic Levels:           14  (CARRY4=9 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 6.374 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.220    -0.397    sigma/sigma_tile/riscv/clk_out1
    SLICE_X55Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDRE (Prop_fdre_C_Q)         0.341    -0.056 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/Q
                         net (fo=12, routed)          0.681     0.625    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl
    SLICE_X54Y89         LUT2 (Prop_lut2_I1_O)        0.097     0.722 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][Ext_coproc_req_done][0]_i_2/O
                         net (fo=116, routed)         1.081     1.804    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][Ext_coproc_req_done][0]_i_2_n_0
    SLICE_X64Y108        LUT4 (Prop_lut4_I3_O)        0.097     1.901 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=12, routed)          0.768     2.668    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X58Y99         LUT6 (Prop_lut6_I5_O)        0.097     2.765 f  sigma/sigma_tile/riscv/invert_res_q_i_3/O
                         net (fo=77, routed)          0.833     3.598    sigma/sigma_tile/riscv/coproc_M_send_req
    SLICE_X56Y85         LUT2 (Prop_lut2_I0_O)        0.103     3.701 r  sigma/sigma_tile/riscv/dividend_q[7]_i_15/O
                         net (fo=1, routed)           0.374     4.075    sigma/sigma_tile/riscv/dividend_q[7]_i_15_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.586     4.661 r  sigma/sigma_tile/riscv/dividend_q_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.661    sigma/sigma_tile/riscv/dividend_q_reg[7]_i_13_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.753 r  sigma/sigma_tile/riscv/dividend_q_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.753    sigma/sigma_tile/riscv/dividend_q_reg[11]_i_13_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.845 r  sigma/sigma_tile/riscv/dividend_q_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.845    sigma/sigma_tile/riscv/dividend_q_reg[15]_i_13_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.937 r  sigma/sigma_tile/riscv/dividend_q_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.937    sigma/sigma_tile/riscv/dividend_q_reg[19]_i_13_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.029 r  sigma/sigma_tile/riscv/dividend_q_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.029    sigma/sigma_tile/riscv/dividend_q_reg[23]_i_13_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.186 r  sigma/sigma_tile/riscv/dividend_q_reg[27]_i_13/O[0]
                         net (fo=1, routed)           0.454     5.640    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q0[20]
    SLICE_X55Y85         LUT6 (Prop_lut6_I1_O)        0.209     5.849 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[23]_i_8/O
                         net (fo=1, routed)           0.000     5.849    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[23]_i_8_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.261 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.261    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[23]_i_1_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.350 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.350    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]_i_1_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.584 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000     6.584    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[31]_i_2_n_4
    SLICE_X55Y87         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.135     6.374    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X55Y87         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[31]/C
                         clock pessimism              0.287     6.661    
                         clock uncertainty           -0.120     6.541    
    SLICE_X55Y87         FDRE (Setup_fdre_C_D)        0.056     6.597    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[31]
  -------------------------------------------------------------------
                         required time                          6.597    
                         arrival time                          -6.584    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.016ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.978ns  (logic 2.786ns (39.928%)  route 4.192ns (60.072%))
  Logic Levels:           14  (CARRY4=9 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 6.374 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.220    -0.397    sigma/sigma_tile/riscv/clk_out1
    SLICE_X55Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDRE (Prop_fdre_C_Q)         0.341    -0.056 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/Q
                         net (fo=12, routed)          0.681     0.625    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl
    SLICE_X54Y89         LUT2 (Prop_lut2_I1_O)        0.097     0.722 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][Ext_coproc_req_done][0]_i_2/O
                         net (fo=116, routed)         1.081     1.804    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][Ext_coproc_req_done][0]_i_2_n_0
    SLICE_X64Y108        LUT4 (Prop_lut4_I3_O)        0.097     1.901 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=12, routed)          0.768     2.668    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X58Y99         LUT6 (Prop_lut6_I5_O)        0.097     2.765 f  sigma/sigma_tile/riscv/invert_res_q_i_3/O
                         net (fo=77, routed)          0.833     3.598    sigma/sigma_tile/riscv/coproc_M_send_req
    SLICE_X56Y85         LUT2 (Prop_lut2_I0_O)        0.103     3.701 r  sigma/sigma_tile/riscv/dividend_q[7]_i_15/O
                         net (fo=1, routed)           0.374     4.075    sigma/sigma_tile/riscv/dividend_q[7]_i_15_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.586     4.661 r  sigma/sigma_tile/riscv/dividend_q_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.661    sigma/sigma_tile/riscv/dividend_q_reg[7]_i_13_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.753 r  sigma/sigma_tile/riscv/dividend_q_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.753    sigma/sigma_tile/riscv/dividend_q_reg[11]_i_13_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.845 r  sigma/sigma_tile/riscv/dividend_q_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.845    sigma/sigma_tile/riscv/dividend_q_reg[15]_i_13_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.937 r  sigma/sigma_tile/riscv/dividend_q_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.937    sigma/sigma_tile/riscv/dividend_q_reg[19]_i_13_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.029 r  sigma/sigma_tile/riscv/dividend_q_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.029    sigma/sigma_tile/riscv/dividend_q_reg[23]_i_13_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.186 r  sigma/sigma_tile/riscv/dividend_q_reg[27]_i_13/O[0]
                         net (fo=1, routed)           0.454     5.640    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q0[20]
    SLICE_X55Y85         LUT6 (Prop_lut6_I1_O)        0.209     5.849 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[23]_i_8/O
                         net (fo=1, routed)           0.000     5.849    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[23]_i_8_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.261 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.261    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[23]_i_1_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.350 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.350    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]_i_1_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.580 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     6.580    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[31]_i_2_n_6
    SLICE_X55Y87         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.135     6.374    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X55Y87         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[29]/C
                         clock pessimism              0.287     6.661    
                         clock uncertainty           -0.120     6.541    
    SLICE_X55Y87         FDRE (Setup_fdre_C_D)        0.056     6.597    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[29]
  -------------------------------------------------------------------
                         required time                          6.597    
                         arrival time                          -6.580    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.065ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.929ns  (logic 2.737ns (39.503%)  route 4.192ns (60.497%))
  Logic Levels:           14  (CARRY4=9 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 6.374 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.220    -0.397    sigma/sigma_tile/riscv/clk_out1
    SLICE_X55Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDRE (Prop_fdre_C_Q)         0.341    -0.056 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/Q
                         net (fo=12, routed)          0.681     0.625    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl
    SLICE_X54Y89         LUT2 (Prop_lut2_I1_O)        0.097     0.722 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][Ext_coproc_req_done][0]_i_2/O
                         net (fo=116, routed)         1.081     1.804    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][Ext_coproc_req_done][0]_i_2_n_0
    SLICE_X64Y108        LUT4 (Prop_lut4_I3_O)        0.097     1.901 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=12, routed)          0.768     2.668    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X58Y99         LUT6 (Prop_lut6_I5_O)        0.097     2.765 f  sigma/sigma_tile/riscv/invert_res_q_i_3/O
                         net (fo=77, routed)          0.833     3.598    sigma/sigma_tile/riscv/coproc_M_send_req
    SLICE_X56Y85         LUT2 (Prop_lut2_I0_O)        0.103     3.701 r  sigma/sigma_tile/riscv/dividend_q[7]_i_15/O
                         net (fo=1, routed)           0.374     4.075    sigma/sigma_tile/riscv/dividend_q[7]_i_15_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.586     4.661 r  sigma/sigma_tile/riscv/dividend_q_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.661    sigma/sigma_tile/riscv/dividend_q_reg[7]_i_13_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.753 r  sigma/sigma_tile/riscv/dividend_q_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.753    sigma/sigma_tile/riscv/dividend_q_reg[11]_i_13_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.845 r  sigma/sigma_tile/riscv/dividend_q_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.845    sigma/sigma_tile/riscv/dividend_q_reg[15]_i_13_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.937 r  sigma/sigma_tile/riscv/dividend_q_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.937    sigma/sigma_tile/riscv/dividend_q_reg[19]_i_13_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.029 r  sigma/sigma_tile/riscv/dividend_q_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.029    sigma/sigma_tile/riscv/dividend_q_reg[23]_i_13_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.186 r  sigma/sigma_tile/riscv/dividend_q_reg[27]_i_13/O[0]
                         net (fo=1, routed)           0.454     5.640    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q0[20]
    SLICE_X55Y85         LUT6 (Prop_lut6_I1_O)        0.209     5.849 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[23]_i_8/O
                         net (fo=1, routed)           0.000     5.849    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[23]_i_8_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.261 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.261    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[23]_i_1_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.350 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.350    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]_i_1_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.531 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     6.531    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[31]_i_2_n_5
    SLICE_X55Y87         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.135     6.374    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X55Y87         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[30]/C
                         clock pessimism              0.287     6.661    
                         clock uncertainty           -0.120     6.541    
    SLICE_X55Y87         FDRE (Setup_fdre_C_D)        0.056     6.597    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[30]
  -------------------------------------------------------------------
                         required time                          6.597    
                         arrival time                          -6.531    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.837ns  (logic 2.805ns (41.025%)  route 4.032ns (58.975%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 6.360 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.292ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.325    -0.292    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.554 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOBDO[0]
                         net (fo=5, routed)           0.794     2.348    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X63Y105        LUT4 (Prop_lut4_I1_O)        0.097     2.445 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18/O
                         net (fo=115, routed)         1.005     3.450    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18_n_0
    SLICE_X59Y122        LUT6 (Prop_lut6_I2_O)        0.097     3.547 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][3]_i_15/O
                         net (fo=1, routed)           0.000     3.547    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][3]_i_15_n_0
    SLICE_X59Y122        MUXF7 (Prop_muxf7_I0_O)      0.163     3.710 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][3]_i_12/O
                         net (fo=1, routed)           0.000     3.710    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][3]_i_12_n_0
    SLICE_X59Y122        MUXF8 (Prop_muxf8_I1_O)      0.072     3.782 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][3]_i_9/O
                         net (fo=1, routed)           0.811     4.592    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][3]_i_9_n_0
    SLICE_X60Y118        LUT6 (Prop_lut6_I5_O)        0.239     4.831 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][3]_i_4/O
                         net (fo=1, routed)           0.543     5.374    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][3]_i_4_n_0
    SLICE_X59Y109        LUT6 (Prop_lut6_I3_O)        0.097     5.471 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][3]_i_3/O
                         net (fo=1, routed)           0.512     5.983    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][3]_i_3_n_0
    SLICE_X59Y106        LUT5 (Prop_lut5_I0_O)        0.097     6.080 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][3]_i_2/O
                         net (fo=1, routed)           0.368     6.448    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][3]_i_2_n_0
    SLICE_X59Y105        LUT6 (Prop_lut6_I2_O)        0.097     6.545 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][3]_i_1/O
                         net (fo=1, routed)           0.000     6.545    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][alu_op1_wide][3]
    SLICE_X59Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.121     6.360    sigma/sigma_tile/riscv/clk_out1
    SLICE_X59Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][3]/C
                         clock pessimism              0.346     6.706    
                         clock uncertainty           -0.120     6.586    
    SLICE_X59Y105        FDRE (Setup_fdre_C_D)        0.030     6.616    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][3]
  -------------------------------------------------------------------
                         required time                          6.616    
                         arrival time                          -6.545    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.087ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.907ns  (logic 2.715ns (39.311%)  route 4.192ns (60.689%))
  Logic Levels:           14  (CARRY4=9 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 6.374 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.220    -0.397    sigma/sigma_tile/riscv/clk_out1
    SLICE_X55Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDRE (Prop_fdre_C_Q)         0.341    -0.056 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/Q
                         net (fo=12, routed)          0.681     0.625    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl
    SLICE_X54Y89         LUT2 (Prop_lut2_I1_O)        0.097     0.722 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][Ext_coproc_req_done][0]_i_2/O
                         net (fo=116, routed)         1.081     1.804    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][Ext_coproc_req_done][0]_i_2_n_0
    SLICE_X64Y108        LUT4 (Prop_lut4_I3_O)        0.097     1.901 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=12, routed)          0.768     2.668    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X58Y99         LUT6 (Prop_lut6_I5_O)        0.097     2.765 f  sigma/sigma_tile/riscv/invert_res_q_i_3/O
                         net (fo=77, routed)          0.833     3.598    sigma/sigma_tile/riscv/coproc_M_send_req
    SLICE_X56Y85         LUT2 (Prop_lut2_I0_O)        0.103     3.701 r  sigma/sigma_tile/riscv/dividend_q[7]_i_15/O
                         net (fo=1, routed)           0.374     4.075    sigma/sigma_tile/riscv/dividend_q[7]_i_15_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.586     4.661 r  sigma/sigma_tile/riscv/dividend_q_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.661    sigma/sigma_tile/riscv/dividend_q_reg[7]_i_13_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.753 r  sigma/sigma_tile/riscv/dividend_q_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.753    sigma/sigma_tile/riscv/dividend_q_reg[11]_i_13_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.845 r  sigma/sigma_tile/riscv/dividend_q_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.845    sigma/sigma_tile/riscv/dividend_q_reg[15]_i_13_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.937 r  sigma/sigma_tile/riscv/dividend_q_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.937    sigma/sigma_tile/riscv/dividend_q_reg[19]_i_13_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.029 r  sigma/sigma_tile/riscv/dividend_q_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.029    sigma/sigma_tile/riscv/dividend_q_reg[23]_i_13_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.186 r  sigma/sigma_tile/riscv/dividend_q_reg[27]_i_13/O[0]
                         net (fo=1, routed)           0.454     5.640    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q0[20]
    SLICE_X55Y85         LUT6 (Prop_lut6_I1_O)        0.209     5.849 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[23]_i_8/O
                         net (fo=1, routed)           0.000     5.849    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[23]_i_8_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.261 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.261    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[23]_i_1_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.350 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.350    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]_i_1_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.509 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     6.509    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[31]_i_2_n_7
    SLICE_X55Y87         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.135     6.374    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X55Y87         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[28]/C
                         clock pessimism              0.287     6.661    
                         clock uncertainty           -0.120     6.541    
    SLICE_X55Y87         FDRE (Setup_fdre_C_D)        0.056     6.597    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[28]
  -------------------------------------------------------------------
                         required time                          6.597    
                         arrival time                          -6.509    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.856ns  (logic 6.083ns (88.722%)  route 0.773ns (11.278%))
  Logic Levels:           15  (CARRY4=12 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.764ns = ( 6.379 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.310    -0.307    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    DSP48_X1Y32          DSP48E1                                      r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     2.791 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/PCOUT[47]
                         net (fo=1, routed)           0.002     2.793    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     3.900 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2/P[0]
                         net (fo=3, routed)           0.578     4.478    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2_n_105
    SLICE_X58Y78         LUT2 (Prop_lut2_I0_O)        0.097     4.575 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[3]_i_26/O
                         net (fo=1, routed)           0.000     4.575    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[3]_i_26_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.977 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.977    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_19_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.069 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.069    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.161 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.161    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.253 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.253    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.345 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.345    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.437 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.437    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.529 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.529    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.621 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.621    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.713 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.713    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.805 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.805    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.897 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.897    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]_i_2_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     6.134 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.193     6.328    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__3[63]
    SLICE_X61Y89         LUT3 (Prop_lut3_I0_O)        0.222     6.550 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[31]_i_1/O
                         net (fo=1, routed)           0.000     6.550    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[31]_i_1_n_0
    SLICE_X61Y89         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.140     6.379    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    SLICE_X61Y89         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]/C
                         clock pessimism              0.348     6.726    
                         clock uncertainty           -0.120     6.606    
    SLICE_X61Y89         FDRE (Setup_fdre_C_D)        0.032     6.638    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]
  -------------------------------------------------------------------
                         required time                          6.638    
                         arrival time                          -6.550    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.893ns  (logic 2.701ns (39.187%)  route 4.192ns (60.813%))
  Logic Levels:           13  (CARRY4=8 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.770ns = ( 6.373 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.220    -0.397    sigma/sigma_tile/riscv/clk_out1
    SLICE_X55Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDRE (Prop_fdre_C_Q)         0.341    -0.056 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/Q
                         net (fo=12, routed)          0.681     0.625    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl
    SLICE_X54Y89         LUT2 (Prop_lut2_I1_O)        0.097     0.722 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][Ext_coproc_req_done][0]_i_2/O
                         net (fo=116, routed)         1.081     1.804    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][Ext_coproc_req_done][0]_i_2_n_0
    SLICE_X64Y108        LUT4 (Prop_lut4_I3_O)        0.097     1.901 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=12, routed)          0.768     2.668    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X58Y99         LUT6 (Prop_lut6_I5_O)        0.097     2.765 f  sigma/sigma_tile/riscv/invert_res_q_i_3/O
                         net (fo=77, routed)          0.833     3.598    sigma/sigma_tile/riscv/coproc_M_send_req
    SLICE_X56Y85         LUT2 (Prop_lut2_I0_O)        0.103     3.701 r  sigma/sigma_tile/riscv/dividend_q[7]_i_15/O
                         net (fo=1, routed)           0.374     4.075    sigma/sigma_tile/riscv/dividend_q[7]_i_15_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.586     4.661 r  sigma/sigma_tile/riscv/dividend_q_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.661    sigma/sigma_tile/riscv/dividend_q_reg[7]_i_13_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.753 r  sigma/sigma_tile/riscv/dividend_q_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.753    sigma/sigma_tile/riscv/dividend_q_reg[11]_i_13_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.845 r  sigma/sigma_tile/riscv/dividend_q_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.845    sigma/sigma_tile/riscv/dividend_q_reg[15]_i_13_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.937 r  sigma/sigma_tile/riscv/dividend_q_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.937    sigma/sigma_tile/riscv/dividend_q_reg[19]_i_13_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.029 r  sigma/sigma_tile/riscv/dividend_q_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.029    sigma/sigma_tile/riscv/dividend_q_reg[23]_i_13_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.186 r  sigma/sigma_tile/riscv/dividend_q_reg[27]_i_13/O[0]
                         net (fo=1, routed)           0.454     5.640    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q0[20]
    SLICE_X55Y85         LUT6 (Prop_lut6_I1_O)        0.209     5.849 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[23]_i_8/O
                         net (fo=1, routed)           0.000     5.849    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[23]_i_8_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.261 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.261    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[23]_i_1_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.495 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.495    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]_i_1_n_4
    SLICE_X55Y86         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.134     6.373    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X55Y86         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]/C
                         clock pessimism              0.287     6.660    
                         clock uncertainty           -0.120     6.540    
    SLICE_X55Y86         FDRE (Setup_fdre_C_D)        0.056     6.596    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]
  -------------------------------------------------------------------
                         required time                          6.596    
                         arrival time                          -6.495    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.844ns  (logic 2.525ns (36.892%)  route 4.319ns (63.108%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 6.360 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.292ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.325    -0.292    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.554 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOBDO[0]
                         net (fo=5, routed)           0.794     2.348    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X63Y105        LUT4 (Prop_lut4_I1_O)        0.097     2.445 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18/O
                         net (fo=115, routed)         0.728     3.173    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18_n_0
    SLICE_X63Y114        LUT2 (Prop_lut2_I0_O)        0.097     3.270 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][0]_i_17/O
                         net (fo=32, routed)          1.080     4.350    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][0]_i_17_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I2_O)        0.097     4.447 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_13/O
                         net (fo=1, routed)           0.309     4.757    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_13_n_0
    SLICE_X46Y113        LUT6 (Prop_lut6_I3_O)        0.097     4.854 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_10/O
                         net (fo=1, routed)           0.720     5.573    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_10_n_0
    SLICE_X60Y105        LUT6 (Prop_lut6_I4_O)        0.097     5.670 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_5/O
                         net (fo=1, routed)           0.487     6.157    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_5_n_0
    SLICE_X58Y103        LUT6 (Prop_lut6_I3_O)        0.097     6.254 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_2/O
                         net (fo=2, routed)           0.201     6.455    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][alu_op1_wide][31]
    SLICE_X58Y102        LUT6 (Prop_lut6_I4_O)        0.097     6.552 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_1/O
                         net (fo=1, routed)           0.000     6.552    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_1_n_0
    SLICE_X58Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.121     6.360    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][32]/C
                         clock pessimism              0.346     6.706    
                         clock uncertainty           -0.120     6.586    
    SLICE_X58Y102        FDRE (Setup_fdre_C_D)        0.069     6.655    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][32]
  -------------------------------------------------------------------
                         required time                          6.655    
                         arrival time                          -6.552    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.889ns  (logic 2.697ns (39.152%)  route 4.192ns (60.848%))
  Logic Levels:           13  (CARRY4=8 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.770ns = ( 6.373 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.220    -0.397    sigma/sigma_tile/riscv/clk_out1
    SLICE_X55Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDRE (Prop_fdre_C_Q)         0.341    -0.056 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/Q
                         net (fo=12, routed)          0.681     0.625    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl
    SLICE_X54Y89         LUT2 (Prop_lut2_I1_O)        0.097     0.722 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][Ext_coproc_req_done][0]_i_2/O
                         net (fo=116, routed)         1.081     1.804    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][Ext_coproc_req_done][0]_i_2_n_0
    SLICE_X64Y108        LUT4 (Prop_lut4_I3_O)        0.097     1.901 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=12, routed)          0.768     2.668    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X58Y99         LUT6 (Prop_lut6_I5_O)        0.097     2.765 f  sigma/sigma_tile/riscv/invert_res_q_i_3/O
                         net (fo=77, routed)          0.833     3.598    sigma/sigma_tile/riscv/coproc_M_send_req
    SLICE_X56Y85         LUT2 (Prop_lut2_I0_O)        0.103     3.701 r  sigma/sigma_tile/riscv/dividend_q[7]_i_15/O
                         net (fo=1, routed)           0.374     4.075    sigma/sigma_tile/riscv/dividend_q[7]_i_15_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.586     4.661 r  sigma/sigma_tile/riscv/dividend_q_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.661    sigma/sigma_tile/riscv/dividend_q_reg[7]_i_13_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.753 r  sigma/sigma_tile/riscv/dividend_q_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.753    sigma/sigma_tile/riscv/dividend_q_reg[11]_i_13_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.845 r  sigma/sigma_tile/riscv/dividend_q_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.845    sigma/sigma_tile/riscv/dividend_q_reg[15]_i_13_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.937 r  sigma/sigma_tile/riscv/dividend_q_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.937    sigma/sigma_tile/riscv/dividend_q_reg[19]_i_13_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.029 r  sigma/sigma_tile/riscv/dividend_q_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.029    sigma/sigma_tile/riscv/dividend_q_reg[23]_i_13_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.186 r  sigma/sigma_tile/riscv/dividend_q_reg[27]_i_13/O[0]
                         net (fo=1, routed)           0.454     5.640    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q0[20]
    SLICE_X55Y85         LUT6 (Prop_lut6_I1_O)        0.209     5.849 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[23]_i_8/O
                         net (fo=1, routed)           0.000     5.849    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[23]_i_8_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.261 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.261    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[23]_i_1_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.491 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.491    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]_i_1_n_6
    SLICE_X55Y86         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.134     6.373    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X55Y86         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[25]/C
                         clock pessimism              0.287     6.660    
                         clock uncertainty           -0.120     6.540    
    SLICE_X55Y86         FDRE (Setup_fdre_C_D)        0.056     6.596    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[25]
  -------------------------------------------------------------------
                         required time                          6.596    
                         arrival time                          -6.491    
  -------------------------------------------------------------------
                         slack                                  0.104    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_dout_bo_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.209ns (67.977%)  route 0.098ns (32.023%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.568    -0.596    sigma/udm/udm_controller/clk_out1
    SLICE_X14Y81         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  sigma/udm/udm_controller/tx_dout_bo_reg[3]/Q
                         net (fo=1, routed)           0.098    -0.334    sigma/udm/uart_tx/tx_dout_bo_0[3]
    SLICE_X12Y81         LUT4 (Prop_lut4_I3_O)        0.045    -0.289 r  sigma/udm/uart_tx/databuf[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    sigma/udm/uart_tx/databuf[3]
    SLICE_X12Y81         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.837    -0.836    sigma/udm/uart_tx/clk_out1
    SLICE_X12Y81         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[3]/C
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.120    -0.462    
    SLICE_X12Y81         FDRE (Hold_fdre_C_D)         0.120    -0.342    sigma/udm/uart_tx/databuf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_rdy_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.810%)  route 0.125ns (40.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.568    -0.596    sigma/udm/udm_controller/clk_out1
    SLICE_X15Y81         FDSE                                         r  sigma/udm/udm_controller/tx_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDSE (Prop_fdse_C_Q)         0.141    -0.455 f  sigma/udm/udm_controller/tx_rdy_reg/Q
                         net (fo=19, routed)          0.125    -0.330    sigma/udm/udm_controller/tx_rdy
    SLICE_X14Y81         LUT6 (Prop_lut6_I4_O)        0.045    -0.285 r  sigma/udm/udm_controller/tx_dout_bo[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    sigma/udm/udm_controller/p_1_in[3]
    SLICE_X14Y81         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.837    -0.836    sigma/udm/udm_controller/clk_out1
    SLICE_X14Y81         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[3]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.120    -0.463    
    SLICE_X14Y81         FDRE (Hold_fdre_C_D)         0.121    -0.342    sigma/udm/udm_controller/tx_dout_bo_reg[3]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.145%)  route 0.109ns (36.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.561    -0.603    sigma/sigma_tile/riscv/clk_out1
    SLICE_X39Y107        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][10]/Q
                         net (fo=2, routed)           0.109    -0.354    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][10]
    SLICE_X40Y107        LUT6 (Prop_lut6_I2_O)        0.045    -0.309 r  sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF[0][genmcopipe_handle_data_mem][rdata][10]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    sigma/sigma_tile/riscv/genpstage_WB_TRX_BUF[0][genmcopipe_handle_data_mem][rdata][10]
    SLICE_X40Y107        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.833    -0.840    sigma/sigma_tile/riscv/clk_out1
    SLICE_X40Y107        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][10]/C
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.120    -0.467    
    SLICE_X40Y107        FDRE (Hold_fdre_C_D)         0.091    -0.376    sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][10]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/r_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/udm_controller/tr_length_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.186%)  route 0.157ns (45.814%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.563    -0.601    sigma/udm/udm_controller/clk_out1
    SLICE_X31Y80         FDRE                                         r  sigma/udm/udm_controller/r_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  sigma/udm/udm_controller/r_data_reg[7]/Q
                         net (fo=8, routed)           0.157    -0.303    sigma/udm/udm_controller/r_data_reg_n_0_[7]
    SLICE_X34Y80         LUT4 (Prop_lut4_I3_O)        0.045    -0.258 r  sigma/udm/udm_controller/tr_length[31]_i_3/O
                         net (fo=1, routed)           0.000    -0.258    sigma/udm/udm_controller/tr_length[31]
    SLICE_X34Y80         FDRE                                         r  sigma/udm/udm_controller/tr_length_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.831    -0.842    sigma/udm/udm_controller/clk_out1
    SLICE_X34Y80         FDRE                                         r  sigma/udm/udm_controller/tr_length_reg[31]/C
                         clock pessimism              0.275    -0.567    
                         clock uncertainty            0.120    -0.447    
    SLICE_X34Y80         FDRE (Hold_fdre_C_D)         0.121    -0.326    sigma/udm/udm_controller/tr_length_reg[31]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.209ns (69.663%)  route 0.091ns (30.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.562    -0.602    sigma/sigma_tile/riscv/clk_out1
    SLICE_X38Y106        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y106        FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/Q
                         net (fo=2, routed)           0.091    -0.347    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]
    SLICE_X39Y106        LUT6 (Prop_lut6_I2_O)        0.045    -0.302 r  sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF[0][genmcopipe_handle_data_mem][rdata][25]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    sigma/sigma_tile/riscv/genpstage_WB_TRX_BUF[0][genmcopipe_handle_data_mem][rdata][25]
    SLICE_X39Y106        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.834    -0.839    sigma/sigma_tile/riscv/clk_out1
    SLICE_X39Y106        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/C
                         clock pessimism              0.250    -0.589    
                         clock uncertainty            0.120    -0.469    
    SLICE_X39Y106        FDRE (Hold_fdre_C_D)         0.091    -0.378    sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.156%)  route 0.093ns (30.844%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.558    -0.606    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X46Y80         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[13]/Q
                         net (fo=3, routed)           0.093    -0.349    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[13]
    SLICE_X47Y80         LUT2 (Prop_lut2_I0_O)        0.045    -0.304 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[13]_i_1_n_0
    SLICE_X47Y80         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.827    -0.846    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X47Y80         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[13]/C
                         clock pessimism              0.253    -0.593    
                         clock uncertainty            0.120    -0.473    
    SLICE_X47Y80         FDRE (Hold_fdre_C_D)         0.092    -0.381    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.763%)  route 0.142ns (43.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.570    -0.594    sigma/udm/udm_controller/clk_out1
    SLICE_X37Y96         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  sigma/udm/udm_controller/RD_DATA_reg_reg[12]/Q
                         net (fo=1, routed)           0.142    -0.312    sigma/udm/udm_controller/in45[4]
    SLICE_X39Y95         LUT6 (Prop_lut6_I0_O)        0.045    -0.267 r  sigma/udm/udm_controller/RD_DATA_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    sigma/udm/udm_controller/RD_DATA_reg[4]
    SLICE_X39Y95         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.840    -0.833    sigma/udm/udm_controller/clk_out1
    SLICE_X39Y95         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[4]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.120    -0.438    
    SLICE_X39Y95         FDRE (Hold_fdre_C_D)         0.091    -0.347    sigma/udm/udm_controller/RD_DATA_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/csr_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (52.103%)  route 0.118ns (47.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.571    -0.593    sigma/clk_out1
    SLICE_X37Y97         FDRE                                         r  sigma/gpio_bo_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.128    -0.465 r  sigma/gpio_bo_reg_reg[2]/Q
                         net (fo=1, routed)           0.118    -0.348    sigma/Q[2]
    SLICE_X38Y96         FDRE                                         r  sigma/csr_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.840    -0.833    sigma/clk_out1
    SLICE_X38Y96         FDRE                                         r  sigma/csr_rdata_reg[2]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.120    -0.438    
    SLICE_X38Y96         FDRE (Hold_fdre_C_D)         0.009    -0.429    sigma/csr_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.378%)  route 0.107ns (36.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.566    -0.598    sigma/udm/udm_controller/clk_out1
    SLICE_X31Y100        FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  sigma/udm/udm_controller/RD_DATA_reg_reg[19]/Q
                         net (fo=1, routed)           0.107    -0.350    sigma/udm/udm_controller/in45[11]
    SLICE_X31Y100        LUT6 (Prop_lut6_I0_O)        0.045    -0.305 r  sigma/udm/udm_controller/RD_DATA_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    sigma/udm/udm_controller/RD_DATA_reg[11]
    SLICE_X31Y100        FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.837    -0.836    sigma/udm/udm_controller/clk_out1
    SLICE_X31Y100        FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[11]/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.120    -0.478    
    SLICE_X31Y100        FDRE (Hold_fdre_C_D)         0.091    -0.387    sigma/udm/udm_controller/RD_DATA_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_inst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.132%)  route 0.123ns (39.868%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.555    -0.609    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X53Y79         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_inst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_inst_q_reg/Q
                         net (fo=33, routed)          0.123    -0.345    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_inst_q_reg_0
    SLICE_X52Y79         LUT6 (Prop_lut6_I2_O)        0.045    -0.300 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[17]
    SLICE_X52Y79         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.823    -0.850    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X52Y79         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[17]/C
                         clock pessimism              0.254    -0.596    
                         clock uncertainty            0.120    -0.476    
    SLICE_X52Y79         FDRE (Hold_fdre_C_D)         0.091    -0.385    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.085    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :            1  Failing Endpoint ,  Worst Slack       -0.052ns,  Total Violation       -0.052ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.052ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        7.021ns  (logic 1.623ns (23.117%)  route 5.398ns (76.883%))
  Logic Levels:           10  (LUT2=3 LUT6=7)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 6.358 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.242    -0.374    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y97         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.341    -0.033 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY_reg[0]/Q
                         net (fo=12, routed)          0.444     0.411    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X53Y98         LUT2 (Prop_lut2_I0_O)        0.097     0.508 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_addr][31]_i_11/O
                         net (fo=116, routed)         0.785     1.292    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_addr][31]_i_11_n_0
    SLICE_X55Y96         LUT2 (Prop_lut2_I1_O)        0.105     1.397 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_addr][31]_i_49/O
                         net (fo=2, routed)           0.409     1.806    sigma/sigma_tile/riscv/p_1_in[10]
    SLICE_X55Y95         LUT6 (Prop_lut6_I3_O)        0.239     2.045 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_addr][31]_i_26/O
                         net (fo=4, routed)           0.607     2.652    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_addr][31]_i_26_n_0
    SLICE_X56Y94         LUT6 (Prop_lut6_I1_O)        0.097     2.749 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_addr][27]_i_10/O
                         net (fo=2, routed)           0.670     3.419    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_addr][27]_i_10_n_0
    SLICE_X58Y96         LUT6 (Prop_lut6_I0_O)        0.097     3.516 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_addr][27]_i_6/O
                         net (fo=1, routed)           0.397     3.913    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_addr][27]_i_6_n_0
    SLICE_X61Y96         LUT6 (Prop_lut6_I3_O)        0.097     4.010 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_addr][27]_i_3/O
                         net (fo=2, routed)           0.686     4.696    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_addr][27]_i_3_n_0
    SLICE_X55Y100        LUT2 (Prop_lut2_I0_O)        0.111     4.807 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_addr][27]_i_2/O
                         net (fo=3, routed)           0.313     5.119    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_addr][27]_i_2_n_0
    SLICE_X55Y100        LUT6 (Prop_lut6_I3_O)        0.245     5.364 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][rd_wdata][27]_i_2/O
                         net (fo=4, routed)           0.677     6.041    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][rd_wdata][27]_i_2_n_0
    SLICE_X58Y111        LUT6 (Prop_lut6_I2_O)        0.097     6.138 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][27]_i_2/O
                         net (fo=1, routed)           0.411     6.549    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][27]_i_2_n_0
    SLICE_X58Y110        LUT6 (Prop_lut6_I0_O)        0.097     6.646 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][27]_i_1/O
                         net (fo=1, routed)           0.000     6.646    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][alu_op1_wide][27]
    SLICE_X58Y110        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.119     6.358    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y110        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][27]/C
                         clock pessimism              0.287     6.645    
                         clock uncertainty           -0.120     6.525    
    SLICE_X58Y110        FDRE (Setup_fdre_C_D)        0.069     6.594    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][27]
  -------------------------------------------------------------------
                         required time                          6.594    
                         arrival time                          -6.646    
  -------------------------------------------------------------------
                         slack                                 -0.052    

Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.982ns  (logic 2.790ns (39.963%)  route 4.192ns (60.037%))
  Logic Levels:           14  (CARRY4=9 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 6.374 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.220    -0.397    sigma/sigma_tile/riscv/clk_out1
    SLICE_X55Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDRE (Prop_fdre_C_Q)         0.341    -0.056 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/Q
                         net (fo=12, routed)          0.681     0.625    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl
    SLICE_X54Y89         LUT2 (Prop_lut2_I1_O)        0.097     0.722 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][Ext_coproc_req_done][0]_i_2/O
                         net (fo=116, routed)         1.081     1.804    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][Ext_coproc_req_done][0]_i_2_n_0
    SLICE_X64Y108        LUT4 (Prop_lut4_I3_O)        0.097     1.901 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=12, routed)          0.768     2.668    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X58Y99         LUT6 (Prop_lut6_I5_O)        0.097     2.765 f  sigma/sigma_tile/riscv/invert_res_q_i_3/O
                         net (fo=77, routed)          0.833     3.598    sigma/sigma_tile/riscv/coproc_M_send_req
    SLICE_X56Y85         LUT2 (Prop_lut2_I0_O)        0.103     3.701 r  sigma/sigma_tile/riscv/dividend_q[7]_i_15/O
                         net (fo=1, routed)           0.374     4.075    sigma/sigma_tile/riscv/dividend_q[7]_i_15_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.586     4.661 r  sigma/sigma_tile/riscv/dividend_q_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.661    sigma/sigma_tile/riscv/dividend_q_reg[7]_i_13_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.753 r  sigma/sigma_tile/riscv/dividend_q_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.753    sigma/sigma_tile/riscv/dividend_q_reg[11]_i_13_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.845 r  sigma/sigma_tile/riscv/dividend_q_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.845    sigma/sigma_tile/riscv/dividend_q_reg[15]_i_13_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.937 r  sigma/sigma_tile/riscv/dividend_q_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.937    sigma/sigma_tile/riscv/dividend_q_reg[19]_i_13_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.029 r  sigma/sigma_tile/riscv/dividend_q_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.029    sigma/sigma_tile/riscv/dividend_q_reg[23]_i_13_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.186 r  sigma/sigma_tile/riscv/dividend_q_reg[27]_i_13/O[0]
                         net (fo=1, routed)           0.454     5.640    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q0[20]
    SLICE_X55Y85         LUT6 (Prop_lut6_I1_O)        0.209     5.849 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[23]_i_8/O
                         net (fo=1, routed)           0.000     5.849    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[23]_i_8_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.261 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.261    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[23]_i_1_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.350 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.350    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]_i_1_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.584 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000     6.584    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[31]_i_2_n_4
    SLICE_X55Y87         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.135     6.374    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X55Y87         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[31]/C
                         clock pessimism              0.287     6.661    
                         clock uncertainty           -0.120     6.541    
    SLICE_X55Y87         FDRE (Setup_fdre_C_D)        0.056     6.597    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[31]
  -------------------------------------------------------------------
                         required time                          6.597    
                         arrival time                          -6.584    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.016ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.978ns  (logic 2.786ns (39.928%)  route 4.192ns (60.072%))
  Logic Levels:           14  (CARRY4=9 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 6.374 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.220    -0.397    sigma/sigma_tile/riscv/clk_out1
    SLICE_X55Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDRE (Prop_fdre_C_Q)         0.341    -0.056 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/Q
                         net (fo=12, routed)          0.681     0.625    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl
    SLICE_X54Y89         LUT2 (Prop_lut2_I1_O)        0.097     0.722 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][Ext_coproc_req_done][0]_i_2/O
                         net (fo=116, routed)         1.081     1.804    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][Ext_coproc_req_done][0]_i_2_n_0
    SLICE_X64Y108        LUT4 (Prop_lut4_I3_O)        0.097     1.901 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=12, routed)          0.768     2.668    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X58Y99         LUT6 (Prop_lut6_I5_O)        0.097     2.765 f  sigma/sigma_tile/riscv/invert_res_q_i_3/O
                         net (fo=77, routed)          0.833     3.598    sigma/sigma_tile/riscv/coproc_M_send_req
    SLICE_X56Y85         LUT2 (Prop_lut2_I0_O)        0.103     3.701 r  sigma/sigma_tile/riscv/dividend_q[7]_i_15/O
                         net (fo=1, routed)           0.374     4.075    sigma/sigma_tile/riscv/dividend_q[7]_i_15_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.586     4.661 r  sigma/sigma_tile/riscv/dividend_q_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.661    sigma/sigma_tile/riscv/dividend_q_reg[7]_i_13_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.753 r  sigma/sigma_tile/riscv/dividend_q_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.753    sigma/sigma_tile/riscv/dividend_q_reg[11]_i_13_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.845 r  sigma/sigma_tile/riscv/dividend_q_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.845    sigma/sigma_tile/riscv/dividend_q_reg[15]_i_13_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.937 r  sigma/sigma_tile/riscv/dividend_q_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.937    sigma/sigma_tile/riscv/dividend_q_reg[19]_i_13_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.029 r  sigma/sigma_tile/riscv/dividend_q_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.029    sigma/sigma_tile/riscv/dividend_q_reg[23]_i_13_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.186 r  sigma/sigma_tile/riscv/dividend_q_reg[27]_i_13/O[0]
                         net (fo=1, routed)           0.454     5.640    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q0[20]
    SLICE_X55Y85         LUT6 (Prop_lut6_I1_O)        0.209     5.849 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[23]_i_8/O
                         net (fo=1, routed)           0.000     5.849    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[23]_i_8_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.261 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.261    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[23]_i_1_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.350 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.350    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]_i_1_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.580 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     6.580    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[31]_i_2_n_6
    SLICE_X55Y87         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.135     6.374    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X55Y87         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[29]/C
                         clock pessimism              0.287     6.661    
                         clock uncertainty           -0.120     6.541    
    SLICE_X55Y87         FDRE (Setup_fdre_C_D)        0.056     6.597    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[29]
  -------------------------------------------------------------------
                         required time                          6.597    
                         arrival time                          -6.580    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.065ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.929ns  (logic 2.737ns (39.503%)  route 4.192ns (60.497%))
  Logic Levels:           14  (CARRY4=9 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 6.374 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.220    -0.397    sigma/sigma_tile/riscv/clk_out1
    SLICE_X55Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDRE (Prop_fdre_C_Q)         0.341    -0.056 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/Q
                         net (fo=12, routed)          0.681     0.625    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl
    SLICE_X54Y89         LUT2 (Prop_lut2_I1_O)        0.097     0.722 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][Ext_coproc_req_done][0]_i_2/O
                         net (fo=116, routed)         1.081     1.804    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][Ext_coproc_req_done][0]_i_2_n_0
    SLICE_X64Y108        LUT4 (Prop_lut4_I3_O)        0.097     1.901 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=12, routed)          0.768     2.668    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X58Y99         LUT6 (Prop_lut6_I5_O)        0.097     2.765 f  sigma/sigma_tile/riscv/invert_res_q_i_3/O
                         net (fo=77, routed)          0.833     3.598    sigma/sigma_tile/riscv/coproc_M_send_req
    SLICE_X56Y85         LUT2 (Prop_lut2_I0_O)        0.103     3.701 r  sigma/sigma_tile/riscv/dividend_q[7]_i_15/O
                         net (fo=1, routed)           0.374     4.075    sigma/sigma_tile/riscv/dividend_q[7]_i_15_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.586     4.661 r  sigma/sigma_tile/riscv/dividend_q_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.661    sigma/sigma_tile/riscv/dividend_q_reg[7]_i_13_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.753 r  sigma/sigma_tile/riscv/dividend_q_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.753    sigma/sigma_tile/riscv/dividend_q_reg[11]_i_13_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.845 r  sigma/sigma_tile/riscv/dividend_q_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.845    sigma/sigma_tile/riscv/dividend_q_reg[15]_i_13_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.937 r  sigma/sigma_tile/riscv/dividend_q_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.937    sigma/sigma_tile/riscv/dividend_q_reg[19]_i_13_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.029 r  sigma/sigma_tile/riscv/dividend_q_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.029    sigma/sigma_tile/riscv/dividend_q_reg[23]_i_13_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.186 r  sigma/sigma_tile/riscv/dividend_q_reg[27]_i_13/O[0]
                         net (fo=1, routed)           0.454     5.640    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q0[20]
    SLICE_X55Y85         LUT6 (Prop_lut6_I1_O)        0.209     5.849 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[23]_i_8/O
                         net (fo=1, routed)           0.000     5.849    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[23]_i_8_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.261 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.261    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[23]_i_1_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.350 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.350    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]_i_1_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.531 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     6.531    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[31]_i_2_n_5
    SLICE_X55Y87         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.135     6.374    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X55Y87         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[30]/C
                         clock pessimism              0.287     6.661    
                         clock uncertainty           -0.120     6.541    
    SLICE_X55Y87         FDRE (Setup_fdre_C_D)        0.056     6.597    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[30]
  -------------------------------------------------------------------
                         required time                          6.597    
                         arrival time                          -6.531    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.837ns  (logic 2.805ns (41.025%)  route 4.032ns (58.975%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 6.360 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.292ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.325    -0.292    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.554 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOBDO[0]
                         net (fo=5, routed)           0.794     2.348    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X63Y105        LUT4 (Prop_lut4_I1_O)        0.097     2.445 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18/O
                         net (fo=115, routed)         1.005     3.450    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18_n_0
    SLICE_X59Y122        LUT6 (Prop_lut6_I2_O)        0.097     3.547 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][3]_i_15/O
                         net (fo=1, routed)           0.000     3.547    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][3]_i_15_n_0
    SLICE_X59Y122        MUXF7 (Prop_muxf7_I0_O)      0.163     3.710 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][3]_i_12/O
                         net (fo=1, routed)           0.000     3.710    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][3]_i_12_n_0
    SLICE_X59Y122        MUXF8 (Prop_muxf8_I1_O)      0.072     3.782 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][3]_i_9/O
                         net (fo=1, routed)           0.811     4.592    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][3]_i_9_n_0
    SLICE_X60Y118        LUT6 (Prop_lut6_I5_O)        0.239     4.831 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][3]_i_4/O
                         net (fo=1, routed)           0.543     5.374    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][3]_i_4_n_0
    SLICE_X59Y109        LUT6 (Prop_lut6_I3_O)        0.097     5.471 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][3]_i_3/O
                         net (fo=1, routed)           0.512     5.983    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][3]_i_3_n_0
    SLICE_X59Y106        LUT5 (Prop_lut5_I0_O)        0.097     6.080 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][3]_i_2/O
                         net (fo=1, routed)           0.368     6.448    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][3]_i_2_n_0
    SLICE_X59Y105        LUT6 (Prop_lut6_I2_O)        0.097     6.545 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][3]_i_1/O
                         net (fo=1, routed)           0.000     6.545    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][alu_op1_wide][3]
    SLICE_X59Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.121     6.360    sigma/sigma_tile/riscv/clk_out1
    SLICE_X59Y105        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][3]/C
                         clock pessimism              0.346     6.706    
                         clock uncertainty           -0.120     6.586    
    SLICE_X59Y105        FDRE (Setup_fdre_C_D)        0.030     6.616    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][3]
  -------------------------------------------------------------------
                         required time                          6.616    
                         arrival time                          -6.545    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.087ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.907ns  (logic 2.715ns (39.311%)  route 4.192ns (60.689%))
  Logic Levels:           14  (CARRY4=9 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 6.374 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.220    -0.397    sigma/sigma_tile/riscv/clk_out1
    SLICE_X55Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDRE (Prop_fdre_C_Q)         0.341    -0.056 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/Q
                         net (fo=12, routed)          0.681     0.625    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl
    SLICE_X54Y89         LUT2 (Prop_lut2_I1_O)        0.097     0.722 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][Ext_coproc_req_done][0]_i_2/O
                         net (fo=116, routed)         1.081     1.804    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][Ext_coproc_req_done][0]_i_2_n_0
    SLICE_X64Y108        LUT4 (Prop_lut4_I3_O)        0.097     1.901 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=12, routed)          0.768     2.668    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X58Y99         LUT6 (Prop_lut6_I5_O)        0.097     2.765 f  sigma/sigma_tile/riscv/invert_res_q_i_3/O
                         net (fo=77, routed)          0.833     3.598    sigma/sigma_tile/riscv/coproc_M_send_req
    SLICE_X56Y85         LUT2 (Prop_lut2_I0_O)        0.103     3.701 r  sigma/sigma_tile/riscv/dividend_q[7]_i_15/O
                         net (fo=1, routed)           0.374     4.075    sigma/sigma_tile/riscv/dividend_q[7]_i_15_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.586     4.661 r  sigma/sigma_tile/riscv/dividend_q_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.661    sigma/sigma_tile/riscv/dividend_q_reg[7]_i_13_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.753 r  sigma/sigma_tile/riscv/dividend_q_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.753    sigma/sigma_tile/riscv/dividend_q_reg[11]_i_13_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.845 r  sigma/sigma_tile/riscv/dividend_q_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.845    sigma/sigma_tile/riscv/dividend_q_reg[15]_i_13_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.937 r  sigma/sigma_tile/riscv/dividend_q_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.937    sigma/sigma_tile/riscv/dividend_q_reg[19]_i_13_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.029 r  sigma/sigma_tile/riscv/dividend_q_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.029    sigma/sigma_tile/riscv/dividend_q_reg[23]_i_13_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.186 r  sigma/sigma_tile/riscv/dividend_q_reg[27]_i_13/O[0]
                         net (fo=1, routed)           0.454     5.640    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q0[20]
    SLICE_X55Y85         LUT6 (Prop_lut6_I1_O)        0.209     5.849 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[23]_i_8/O
                         net (fo=1, routed)           0.000     5.849    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[23]_i_8_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.261 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.261    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[23]_i_1_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.350 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.350    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]_i_1_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.509 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     6.509    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[31]_i_2_n_7
    SLICE_X55Y87         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.135     6.374    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X55Y87         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[28]/C
                         clock pessimism              0.287     6.661    
                         clock uncertainty           -0.120     6.541    
    SLICE_X55Y87         FDRE (Setup_fdre_C_D)        0.056     6.597    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[28]
  -------------------------------------------------------------------
                         required time                          6.597    
                         arrival time                          -6.509    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.856ns  (logic 6.083ns (88.722%)  route 0.773ns (11.278%))
  Logic Levels:           15  (CARRY4=12 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.764ns = ( 6.379 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.310    -0.307    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    DSP48_X1Y32          DSP48E1                                      r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.098     2.791 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1/PCOUT[47]
                         net (fo=1, routed)           0.002     2.793    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__1_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     3.900 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2/P[0]
                         net (fo=3, routed)           0.578     4.478    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__2_n_105
    SLICE_X58Y78         LUT2 (Prop_lut2_I0_O)        0.097     4.575 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[3]_i_26/O
                         net (fo=1, routed)           0.000     4.575    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[3]_i_26_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     4.977 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.977    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_19_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.069 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.069    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_14_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.161 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.161    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_9_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.253 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.253    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_4_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.345 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.345    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[3]_i_2_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.437 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.437    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[7]_i_2_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.529 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.529    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[11]_i_2_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.621 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.621    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[15]_i_2_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.713 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.713    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[19]_i_2_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.805 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.805    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[23]_i_2_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.897 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.897    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[27]_i_2_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     6.134 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.193     6.328    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/mult_result_w__3[63]
    SLICE_X61Y89         LUT3 (Prop_lut3_I0_O)        0.222     6.550 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[31]_i_1/O
                         net (fo=1, routed)           0.000     6.550    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q[31]_i_1_n_0
    SLICE_X61Y89         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.140     6.379    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/clk_out1
    SLICE_X61Y89         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]/C
                         clock pessimism              0.348     6.726    
                         clock uncertainty           -0.120     6.606    
    SLICE_X61Y89         FDRE (Setup_fdre_C_D)        0.032     6.638    sigma/sigma_tile/genexu_MUL_DIV/riscv_multiplier/result_e2_q_reg[31]
  -------------------------------------------------------------------
                         required time                          6.638    
                         arrival time                          -6.550    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.893ns  (logic 2.701ns (39.187%)  route 4.192ns (60.813%))
  Logic Levels:           13  (CARRY4=8 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.770ns = ( 6.373 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.220    -0.397    sigma/sigma_tile/riscv/clk_out1
    SLICE_X55Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDRE (Prop_fdre_C_Q)         0.341    -0.056 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/Q
                         net (fo=12, routed)          0.681     0.625    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl
    SLICE_X54Y89         LUT2 (Prop_lut2_I1_O)        0.097     0.722 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][Ext_coproc_req_done][0]_i_2/O
                         net (fo=116, routed)         1.081     1.804    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][Ext_coproc_req_done][0]_i_2_n_0
    SLICE_X64Y108        LUT4 (Prop_lut4_I3_O)        0.097     1.901 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=12, routed)          0.768     2.668    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X58Y99         LUT6 (Prop_lut6_I5_O)        0.097     2.765 f  sigma/sigma_tile/riscv/invert_res_q_i_3/O
                         net (fo=77, routed)          0.833     3.598    sigma/sigma_tile/riscv/coproc_M_send_req
    SLICE_X56Y85         LUT2 (Prop_lut2_I0_O)        0.103     3.701 r  sigma/sigma_tile/riscv/dividend_q[7]_i_15/O
                         net (fo=1, routed)           0.374     4.075    sigma/sigma_tile/riscv/dividend_q[7]_i_15_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.586     4.661 r  sigma/sigma_tile/riscv/dividend_q_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.661    sigma/sigma_tile/riscv/dividend_q_reg[7]_i_13_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.753 r  sigma/sigma_tile/riscv/dividend_q_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.753    sigma/sigma_tile/riscv/dividend_q_reg[11]_i_13_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.845 r  sigma/sigma_tile/riscv/dividend_q_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.845    sigma/sigma_tile/riscv/dividend_q_reg[15]_i_13_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.937 r  sigma/sigma_tile/riscv/dividend_q_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.937    sigma/sigma_tile/riscv/dividend_q_reg[19]_i_13_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.029 r  sigma/sigma_tile/riscv/dividend_q_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.029    sigma/sigma_tile/riscv/dividend_q_reg[23]_i_13_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.186 r  sigma/sigma_tile/riscv/dividend_q_reg[27]_i_13/O[0]
                         net (fo=1, routed)           0.454     5.640    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q0[20]
    SLICE_X55Y85         LUT6 (Prop_lut6_I1_O)        0.209     5.849 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[23]_i_8/O
                         net (fo=1, routed)           0.000     5.849    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[23]_i_8_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.261 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.261    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[23]_i_1_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.495 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.495    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]_i_1_n_4
    SLICE_X55Y86         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.134     6.373    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X55Y86         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]/C
                         clock pessimism              0.287     6.660    
                         clock uncertainty           -0.120     6.540    
    SLICE_X55Y86         FDRE (Setup_fdre_C_D)        0.056     6.596    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]
  -------------------------------------------------------------------
                         required time                          6.596    
                         arrival time                          -6.495    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.844ns  (logic 2.525ns (36.892%)  route 4.319ns (63.108%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 6.360 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.292ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.325    -0.292    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.554 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOBDO[0]
                         net (fo=5, routed)           0.794     2.348    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X63Y105        LUT4 (Prop_lut4_I1_O)        0.097     2.445 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18/O
                         net (fo=115, routed)         0.728     3.173    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_18_n_0
    SLICE_X63Y114        LUT2 (Prop_lut2_I0_O)        0.097     3.270 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][0]_i_17/O
                         net (fo=32, routed)          1.080     4.350    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][0]_i_17_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I2_O)        0.097     4.447 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_13/O
                         net (fo=1, routed)           0.309     4.757    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_13_n_0
    SLICE_X46Y113        LUT6 (Prop_lut6_I3_O)        0.097     4.854 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_10/O
                         net (fo=1, routed)           0.720     5.573    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_10_n_0
    SLICE_X60Y105        LUT6 (Prop_lut6_I4_O)        0.097     5.670 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_5/O
                         net (fo=1, routed)           0.487     6.157    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_5_n_0
    SLICE_X58Y103        LUT6 (Prop_lut6_I3_O)        0.097     6.254 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_2/O
                         net (fo=2, routed)           0.201     6.455    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF[0][alu_op1_wide][31]
    SLICE_X58Y102        LUT6 (Prop_lut6_I4_O)        0.097     6.552 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_1/O
                         net (fo=1, routed)           0.000     6.552    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_op1_wide][32]_i_1_n_0
    SLICE_X58Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.121     6.360    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][32]/C
                         clock pessimism              0.346     6.706    
                         clock uncertainty           -0.120     6.586    
    SLICE_X58Y102        FDRE (Setup_fdre_C_D)        0.069     6.655    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][32]
  -------------------------------------------------------------------
                         required time                          6.655    
                         arrival time                          -6.552    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.889ns  (logic 2.697ns (39.152%)  route 4.192ns (60.848%))
  Logic Levels:           13  (CARRY4=8 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.770ns = ( 6.373 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.220    -0.397    sigma/sigma_tile/riscv/clk_out1
    SLICE_X55Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDRE (Prop_fdre_C_Q)         0.341    -0.056 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl_reg[0]/Q
                         net (fo=12, routed)          0.681     0.625    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl
    SLICE_X54Y89         LUT2 (Prop_lut2_I1_O)        0.097     0.722 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][Ext_coproc_req_done][0]_i_2/O
                         net (fo=116, routed)         1.081     1.804    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][Ext_coproc_req_done][0]_i_2_n_0
    SLICE_X64Y108        LUT4 (Prop_lut4_I3_O)        0.097     1.901 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl[0]_i_4/O
                         net (fo=12, routed)          0.768     2.668    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genctrl_stalled_glbl[0]_i_4_n_0
    SLICE_X58Y99         LUT6 (Prop_lut6_I5_O)        0.097     2.765 f  sigma/sigma_tile/riscv/invert_res_q_i_3/O
                         net (fo=77, routed)          0.833     3.598    sigma/sigma_tile/riscv/coproc_M_send_req
    SLICE_X56Y85         LUT2 (Prop_lut2_I0_O)        0.103     3.701 r  sigma/sigma_tile/riscv/dividend_q[7]_i_15/O
                         net (fo=1, routed)           0.374     4.075    sigma/sigma_tile/riscv/dividend_q[7]_i_15_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.586     4.661 r  sigma/sigma_tile/riscv/dividend_q_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.661    sigma/sigma_tile/riscv/dividend_q_reg[7]_i_13_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.753 r  sigma/sigma_tile/riscv/dividend_q_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.753    sigma/sigma_tile/riscv/dividend_q_reg[11]_i_13_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.845 r  sigma/sigma_tile/riscv/dividend_q_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.845    sigma/sigma_tile/riscv/dividend_q_reg[15]_i_13_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.937 r  sigma/sigma_tile/riscv/dividend_q_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.937    sigma/sigma_tile/riscv/dividend_q_reg[19]_i_13_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.029 r  sigma/sigma_tile/riscv/dividend_q_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.029    sigma/sigma_tile/riscv/dividend_q_reg[23]_i_13_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.186 r  sigma/sigma_tile/riscv/dividend_q_reg[27]_i_13/O[0]
                         net (fo=1, routed)           0.454     5.640    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q0[20]
    SLICE_X55Y85         LUT6 (Prop_lut6_I1_O)        0.209     5.849 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[23]_i_8/O
                         net (fo=1, routed)           0.000     5.849    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[23]_i_8_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.261 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.261    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[23]_i_1_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.491 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.491    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[27]_i_1_n_6
    SLICE_X55Y86         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        1.134     6.373    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X55Y86         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[25]/C
                         clock pessimism              0.287     6.660    
                         clock uncertainty           -0.120     6.540    
    SLICE_X55Y86         FDRE (Setup_fdre_C_D)        0.056     6.596    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[25]
  -------------------------------------------------------------------
                         required time                          6.596    
                         arrival time                          -6.491    
  -------------------------------------------------------------------
                         slack                                  0.104    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_dout_bo_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.209ns (67.977%)  route 0.098ns (32.023%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.568    -0.596    sigma/udm/udm_controller/clk_out1
    SLICE_X14Y81         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  sigma/udm/udm_controller/tx_dout_bo_reg[3]/Q
                         net (fo=1, routed)           0.098    -0.334    sigma/udm/uart_tx/tx_dout_bo_0[3]
    SLICE_X12Y81         LUT4 (Prop_lut4_I3_O)        0.045    -0.289 r  sigma/udm/uart_tx/databuf[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    sigma/udm/uart_tx/databuf[3]
    SLICE_X12Y81         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.837    -0.836    sigma/udm/uart_tx/clk_out1
    SLICE_X12Y81         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[3]/C
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.120    -0.462    
    SLICE_X12Y81         FDRE (Hold_fdre_C_D)         0.120    -0.342    sigma/udm/uart_tx/databuf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_rdy_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.810%)  route 0.125ns (40.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.568    -0.596    sigma/udm/udm_controller/clk_out1
    SLICE_X15Y81         FDSE                                         r  sigma/udm/udm_controller/tx_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDSE (Prop_fdse_C_Q)         0.141    -0.455 f  sigma/udm/udm_controller/tx_rdy_reg/Q
                         net (fo=19, routed)          0.125    -0.330    sigma/udm/udm_controller/tx_rdy
    SLICE_X14Y81         LUT6 (Prop_lut6_I4_O)        0.045    -0.285 r  sigma/udm/udm_controller/tx_dout_bo[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    sigma/udm/udm_controller/p_1_in[3]
    SLICE_X14Y81         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.837    -0.836    sigma/udm/udm_controller/clk_out1
    SLICE_X14Y81         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[3]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.120    -0.463    
    SLICE_X14Y81         FDRE (Hold_fdre_C_D)         0.121    -0.342    sigma/udm/udm_controller/tx_dout_bo_reg[3]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.145%)  route 0.109ns (36.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.561    -0.603    sigma/sigma_tile/riscv/clk_out1
    SLICE_X39Y107        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][10]/Q
                         net (fo=2, routed)           0.109    -0.354    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][10]
    SLICE_X40Y107        LUT6 (Prop_lut6_I2_O)        0.045    -0.309 r  sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF[0][genmcopipe_handle_data_mem][rdata][10]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    sigma/sigma_tile/riscv/genpstage_WB_TRX_BUF[0][genmcopipe_handle_data_mem][rdata][10]
    SLICE_X40Y107        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.833    -0.840    sigma/sigma_tile/riscv/clk_out1
    SLICE_X40Y107        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][10]/C
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.120    -0.467    
    SLICE_X40Y107        FDRE (Hold_fdre_C_D)         0.091    -0.376    sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][10]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/r_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/udm_controller/tr_length_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.186%)  route 0.157ns (45.814%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.563    -0.601    sigma/udm/udm_controller/clk_out1
    SLICE_X31Y80         FDRE                                         r  sigma/udm/udm_controller/r_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  sigma/udm/udm_controller/r_data_reg[7]/Q
                         net (fo=8, routed)           0.157    -0.303    sigma/udm/udm_controller/r_data_reg_n_0_[7]
    SLICE_X34Y80         LUT4 (Prop_lut4_I3_O)        0.045    -0.258 r  sigma/udm/udm_controller/tr_length[31]_i_3/O
                         net (fo=1, routed)           0.000    -0.258    sigma/udm/udm_controller/tr_length[31]
    SLICE_X34Y80         FDRE                                         r  sigma/udm/udm_controller/tr_length_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.831    -0.842    sigma/udm/udm_controller/clk_out1
    SLICE_X34Y80         FDRE                                         r  sigma/udm/udm_controller/tr_length_reg[31]/C
                         clock pessimism              0.275    -0.567    
                         clock uncertainty            0.120    -0.447    
    SLICE_X34Y80         FDRE (Hold_fdre_C_D)         0.121    -0.326    sigma/udm/udm_controller/tr_length_reg[31]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.209ns (69.663%)  route 0.091ns (30.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.562    -0.602    sigma/sigma_tile/riscv/clk_out1
    SLICE_X38Y106        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y106        FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/Q
                         net (fo=2, routed)           0.091    -0.347    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]
    SLICE_X39Y106        LUT6 (Prop_lut6_I2_O)        0.045    -0.302 r  sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF[0][genmcopipe_handle_data_mem][rdata][25]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    sigma/sigma_tile/riscv/genpstage_WB_TRX_BUF[0][genmcopipe_handle_data_mem][rdata][25]
    SLICE_X39Y106        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.834    -0.839    sigma/sigma_tile/riscv/clk_out1
    SLICE_X39Y106        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]/C
                         clock pessimism              0.250    -0.589    
                         clock uncertainty            0.120    -0.469    
    SLICE_X39Y106        FDRE (Hold_fdre_C_D)         0.091    -0.378    sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][genmcopipe_handle_data_mem][rdata][25]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.156%)  route 0.093ns (30.844%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.558    -0.606    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X46Y80         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[13]/Q
                         net (fo=3, routed)           0.093    -0.349    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[13]
    SLICE_X47Y80         LUT2 (Prop_lut2_I0_O)        0.045    -0.304 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[13]_i_1_n_0
    SLICE_X47Y80         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.827    -0.846    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X47Y80         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[13]/C
                         clock pessimism              0.253    -0.593    
                         clock uncertainty            0.120    -0.473    
    SLICE_X47Y80         FDRE (Hold_fdre_C_D)         0.092    -0.381    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.763%)  route 0.142ns (43.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.570    -0.594    sigma/udm/udm_controller/clk_out1
    SLICE_X37Y96         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  sigma/udm/udm_controller/RD_DATA_reg_reg[12]/Q
                         net (fo=1, routed)           0.142    -0.312    sigma/udm/udm_controller/in45[4]
    SLICE_X39Y95         LUT6 (Prop_lut6_I0_O)        0.045    -0.267 r  sigma/udm/udm_controller/RD_DATA_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    sigma/udm/udm_controller/RD_DATA_reg[4]
    SLICE_X39Y95         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.840    -0.833    sigma/udm/udm_controller/clk_out1
    SLICE_X39Y95         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[4]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.120    -0.438    
    SLICE_X39Y95         FDRE (Hold_fdre_C_D)         0.091    -0.347    sigma/udm/udm_controller/RD_DATA_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/csr_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (52.103%)  route 0.118ns (47.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.571    -0.593    sigma/clk_out1
    SLICE_X37Y97         FDRE                                         r  sigma/gpio_bo_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.128    -0.465 r  sigma/gpio_bo_reg_reg[2]/Q
                         net (fo=1, routed)           0.118    -0.348    sigma/Q[2]
    SLICE_X38Y96         FDRE                                         r  sigma/csr_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.840    -0.833    sigma/clk_out1
    SLICE_X38Y96         FDRE                                         r  sigma/csr_rdata_reg[2]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.120    -0.438    
    SLICE_X38Y96         FDRE (Hold_fdre_C_D)         0.009    -0.429    sigma/csr_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.378%)  route 0.107ns (36.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.566    -0.598    sigma/udm/udm_controller/clk_out1
    SLICE_X31Y100        FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  sigma/udm/udm_controller/RD_DATA_reg_reg[19]/Q
                         net (fo=1, routed)           0.107    -0.350    sigma/udm/udm_controller/in45[11]
    SLICE_X31Y100        LUT6 (Prop_lut6_I0_O)        0.045    -0.305 r  sigma/udm/udm_controller/RD_DATA_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    sigma/udm/udm_controller/RD_DATA_reg[11]
    SLICE_X31Y100        FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.837    -0.836    sigma/udm/udm_controller/clk_out1
    SLICE_X31Y100        FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[11]/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.120    -0.478    
    SLICE_X31Y100        FDRE (Hold_fdre_C_D)         0.091    -0.387    sigma/udm/udm_controller/RD_DATA_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_inst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.132%)  route 0.123ns (39.868%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.555    -0.609    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X53Y79         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_inst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_inst_q_reg/Q
                         net (fo=33, routed)          0.123    -0.345    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_inst_q_reg_0
    SLICE_X52Y79         LUT6 (Prop_lut6_I2_O)        0.045    -0.300 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[17]
    SLICE_X52Y79         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2765, routed)        0.823    -0.850    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X52Y79         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[17]/C
                         clock pessimism              0.254    -0.596    
                         clock uncertainty            0.120    -0.476    
    SLICE_X52Y79         FDRE (Hold_fdre_C_D)         0.091    -0.385    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.085    





