# Verilog
The code for each task is located in design.sv with the corresponding testbenches in testbench.sv in the zip files
