{"vcs1":{"timestamp_begin":1682339279.527723428, "rt":1.49, "ut":0.25, "st":0.13}}
{"vcselab":{"timestamp_begin":1682339281.051550931, "rt":1.39, "ut":0.21, "st":0.25}}
{"link":{"timestamp_begin":1682339282.657492901, "rt":2.52, "ut":0.06, "st":1.71}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682339279.224498251}
{"VCS_COMP_START_TIME": 1682339279.224498251}
{"VCS_COMP_END_TIME": 1682339285.788167048}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 341068}}
{"stitch_vcselab": {"peak_mem": 239048}}
