<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\CXHCTL_Phuc\Programs\FPGA_CNC\Wifi_CF\fpga_ide_device\impl\gwsynthesis\fpga_ide_device.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\CXHCTL_Phuc\Programs\FPGA_CNC\Wifi_CF\fpga_ide_device\src\fpga_ide_device.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Jul 12 15:51:22 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>925</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>379</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>osc_inst/OSCOUT.default_clk</td>
<td>Base</td>
<td>400.000</td>
<td>2.500
<td>0.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>osc_inst/OSCOUT.default_clk</td>
<td>2.500(MHz)</td>
<td>87.885(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>osc_inst/OSCOUT.default_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_inst/OSCOUT.default_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>388.622</td>
<td>ide_inst/state_2_s1/Q</td>
<td>ide_inst/data_out_8_s0/D</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>10.978</td>
</tr>
<tr>
<td>2</td>
<td>388.705</td>
<td>reset_counter_0_s0/Q</td>
<td>sd_inst/cmd_shift_26_s0/CE</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>11.251</td>
</tr>
<tr>
<td>3</td>
<td>388.705</td>
<td>reset_counter_0_s0/Q</td>
<td>sd_inst/cmd_shift_30_s0/CE</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>11.251</td>
</tr>
<tr>
<td>4</td>
<td>388.705</td>
<td>reset_counter_0_s0/Q</td>
<td>sd_inst/cmd_shift_34_s0/CE</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>11.251</td>
</tr>
<tr>
<td>5</td>
<td>388.705</td>
<td>reset_counter_0_s0/Q</td>
<td>sd_inst/cmd_shift_35_s0/CE</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>11.251</td>
</tr>
<tr>
<td>6</td>
<td>388.803</td>
<td>ide_inst/state_2_s1/Q</td>
<td>ide_inst/data_out_0_s0/D</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>10.797</td>
</tr>
<tr>
<td>7</td>
<td>389.024</td>
<td>ide_inst/identify_index_3_s0/Q</td>
<td>ide_inst/data_out_11_s0/D</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>10.576</td>
</tr>
<tr>
<td>8</td>
<td>389.030</td>
<td>reset_counter_0_s0/Q</td>
<td>sd_inst/cmd_shift_21_s0/CE</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>10.927</td>
</tr>
<tr>
<td>9</td>
<td>389.030</td>
<td>reset_counter_0_s0/Q</td>
<td>sd_inst/cmd_shift_29_s0/CE</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>10.927</td>
</tr>
<tr>
<td>10</td>
<td>389.072</td>
<td>reset_counter_0_s0/Q</td>
<td>sd_inst/cmd_shift_24_s0/CE</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>10.885</td>
</tr>
<tr>
<td>11</td>
<td>389.072</td>
<td>reset_counter_0_s0/Q</td>
<td>sd_inst/cmd_shift_25_s0/CE</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>10.885</td>
</tr>
<tr>
<td>12</td>
<td>389.072</td>
<td>reset_counter_0_s0/Q</td>
<td>sd_inst/cmd_shift_33_s0/CE</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>10.885</td>
</tr>
<tr>
<td>13</td>
<td>389.078</td>
<td>reset_counter_0_s0/Q</td>
<td>sd_inst/cmd_shift_20_s0/CE</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>10.879</td>
</tr>
<tr>
<td>14</td>
<td>389.078</td>
<td>reset_counter_0_s0/Q</td>
<td>sd_inst/cmd_shift_36_s0/CE</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>10.879</td>
</tr>
<tr>
<td>15</td>
<td>389.078</td>
<td>reset_counter_0_s0/Q</td>
<td>sd_inst/cmd_shift_37_s0/CE</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>10.879</td>
</tr>
<tr>
<td>16</td>
<td>389.082</td>
<td>reset_counter_0_s0/Q</td>
<td>sd_inst/cmd_shift_45_s0/CE</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>10.875</td>
</tr>
<tr>
<td>17</td>
<td>389.114</td>
<td>reset_counter_0_s0/Q</td>
<td>sd_inst/cmd_shift_27_s0/CE</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>10.843</td>
</tr>
<tr>
<td>18</td>
<td>389.114</td>
<td>reset_counter_0_s0/Q</td>
<td>sd_inst/cmd_shift_42_s0/CE</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>10.843</td>
</tr>
<tr>
<td>19</td>
<td>389.121</td>
<td>reset_counter_0_s0/Q</td>
<td>sd_inst/cmd_shift_43_s0/CE</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>10.835</td>
</tr>
<tr>
<td>20</td>
<td>389.138</td>
<td>ide_inst/identify_index_3_s0/Q</td>
<td>ide_inst/data_out_12_s0/D</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>10.462</td>
</tr>
<tr>
<td>21</td>
<td>389.153</td>
<td>reset_counter_0_s0/Q</td>
<td>sd_inst/cmd_shift_22_s0/CE</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>10.803</td>
</tr>
<tr>
<td>22</td>
<td>389.153</td>
<td>reset_counter_0_s0/Q</td>
<td>sd_inst/cmd_shift_23_s0/CE</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>10.803</td>
</tr>
<tr>
<td>23</td>
<td>389.153</td>
<td>reset_counter_0_s0/Q</td>
<td>sd_inst/cmd_shift_31_s0/CE</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>10.803</td>
</tr>
<tr>
<td>24</td>
<td>389.153</td>
<td>reset_counter_0_s0/Q</td>
<td>sd_inst/cmd_shift_32_s0/CE</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>10.803</td>
</tr>
<tr>
<td>25</td>
<td>389.153</td>
<td>reset_counter_0_s0/Q</td>
<td>sd_inst/cmd_shift_38_s0/CE</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>10.803</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>ide_inst/read_index_6_s0/Q</td>
<td>ide_inst/read_index_6_s0/D</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>ide_inst/read_index_2_s0/Q</td>
<td>ide_inst/read_index_2_s0/D</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>ide_inst/identify_index_8_s0/Q</td>
<td>ide_inst/identify_index_8_s0/D</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>sd_inst/clk_div_10_s0/Q</td>
<td>sd_inst/clk_div_10_s0/D</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>sd_inst/clk_div_6_s0/Q</td>
<td>sd_inst/clk_div_6_s0/D</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>sd_inst/data_counter_3_s2/Q</td>
<td>sd_inst/data_counter_3_s2/D</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.709</td>
<td>sd_inst/busy_s2/Q</td>
<td>sd_inst/busy_s2/D</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>8</td>
<td>0.709</td>
<td>sd_inst/data_counter_4_s2/Q</td>
<td>sd_inst/data_counter_4_s2/D</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>9</td>
<td>0.709</td>
<td>sd_inst/clk_div_2_s0/Q</td>
<td>sd_inst/clk_div_2_s0/D</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>10</td>
<td>0.709</td>
<td>sd_inst/clk_div_8_s0/Q</td>
<td>sd_inst/clk_div_8_s0/D</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>11</td>
<td>0.709</td>
<td>sd_inst/clk_div_13_s0/Q</td>
<td>sd_inst/clk_div_13_s0/D</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>12</td>
<td>0.709</td>
<td>ide_inst/identify_index_6_s0/Q</td>
<td>ide_inst/identify_index_6_s0/D</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>13</td>
<td>0.709</td>
<td>ide_inst/read_index_0_s0/Q</td>
<td>ide_inst/read_index_0_s0/D</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>14</td>
<td>0.709</td>
<td>ide_inst/read_index_4_s0/Q</td>
<td>ide_inst/read_index_4_s0/D</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>15</td>
<td>0.709</td>
<td>ide_inst/read_index_7_s0/Q</td>
<td>ide_inst/read_index_7_s0/D</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>16</td>
<td>0.709</td>
<td>reset_counter_0_s0/Q</td>
<td>reset_counter_0_s0/D</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>17</td>
<td>0.710</td>
<td>ide_inst/identify_index_3_s0/Q</td>
<td>ide_inst/identify_index_3_s0/D</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>18</td>
<td>0.711</td>
<td>ide_inst/identify_index_4_s0/Q</td>
<td>ide_inst/identify_index_4_s0/D</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>19</td>
<td>0.712</td>
<td>ide_inst/identify_index_2_s0/Q</td>
<td>ide_inst/identify_index_2_s0/D</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>20</td>
<td>0.712</td>
<td>ide_inst/state_1_s1/Q</td>
<td>ide_inst/state_1_s1/D</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>21</td>
<td>0.714</td>
<td>sd_inst/sd_sck_s4/Q</td>
<td>sd_inst/sd_sck_s4/D</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
<tr>
<td>22</td>
<td>0.720</td>
<td>ide_inst/state_2_s1/Q</td>
<td>ide_inst/state_2_s1/D</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.719</td>
</tr>
<tr>
<td>23</td>
<td>0.730</td>
<td>reset_counter_2_s0/Q</td>
<td>reset_counter_2_s0/D</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>24</td>
<td>0.730</td>
<td>reset_counter_6_s0/Q</td>
<td>reset_counter_6_s0/D</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>25</td>
<td>0.730</td>
<td>reset_counter_8_s0/Q</td>
<td>reset_counter_8_s0/D</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>388.444</td>
<td>reset_counter_0_s0/Q</td>
<td>sd_inst/sd_cs_s1/PRESET</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>11.513</td>
</tr>
<tr>
<td>2</td>
<td>390.380</td>
<td>reset_counter_0_s0/Q</td>
<td>sd_inst/sck_rising_s0/CLEAR</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>9.576</td>
</tr>
<tr>
<td>3</td>
<td>390.865</td>
<td>reset_counter_0_s0/Q</td>
<td>sd_inst/bit_cnt_1_s2/CLEAR</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>9.092</td>
</tr>
<tr>
<td>4</td>
<td>390.874</td>
<td>reset_counter_0_s0/Q</td>
<td>sd_inst/state_1_s0/CLEAR</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>9.083</td>
</tr>
<tr>
<td>5</td>
<td>391.344</td>
<td>reset_counter_0_s0/Q</td>
<td>sd_inst/bit_cnt_0_s2/CLEAR</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>8.613</td>
</tr>
<tr>
<td>6</td>
<td>391.344</td>
<td>reset_counter_0_s0/Q</td>
<td>sd_inst/state_0_s0/CLEAR</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>8.613</td>
</tr>
<tr>
<td>7</td>
<td>391.354</td>
<td>reset_counter_0_s0/Q</td>
<td>sd_inst/state_3_s0/CLEAR</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>8.603</td>
</tr>
<tr>
<td>8</td>
<td>391.354</td>
<td>reset_counter_0_s0/Q</td>
<td>sd_inst/state_2_s0/CLEAR</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>8.603</td>
</tr>
<tr>
<td>9</td>
<td>391.838</td>
<td>reset_counter_0_s0/Q</td>
<td>sd_inst/spi_clk_en_s1/CLEAR</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>8.118</td>
</tr>
<tr>
<td>10</td>
<td>392.322</td>
<td>reset_counter_0_s0/Q</td>
<td>sd_inst/sd_mosi_s4/PRESET</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>7.634</td>
</tr>
<tr>
<td>11</td>
<td>392.322</td>
<td>reset_counter_0_s0/Q</td>
<td>sd_inst/sd_sck_s4/PRESET</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>7.634</td>
</tr>
<tr>
<td>12</td>
<td>392.322</td>
<td>reset_counter_0_s0/Q</td>
<td>sd_inst/sck_falling_s0/CLEAR</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>7.634</td>
</tr>
<tr>
<td>13</td>
<td>392.667</td>
<td>reset_counter_0_s0/Q</td>
<td>sd_inst/done_s1/CLEAR</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>7.289</td>
</tr>
<tr>
<td>14</td>
<td>393.152</td>
<td>reset_counter_0_s0/Q</td>
<td>sd_inst/busy_s2/CLEAR</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>6.805</td>
</tr>
<tr>
<td>15</td>
<td>393.650</td>
<td>reset_counter_0_s0/Q</td>
<td>sd_inst/bit_cnt_3_s2/CLEAR</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>6.306</td>
</tr>
<tr>
<td>16</td>
<td>393.650</td>
<td>reset_counter_0_s0/Q</td>
<td>sd_inst/bit_cnt_2_s2/CLEAR</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>6.306</td>
</tr>
<tr>
<td>17</td>
<td>393.650</td>
<td>reset_counter_0_s0/Q</td>
<td>sd_inst/data_counter_8_s2/CLEAR</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>6.306</td>
</tr>
<tr>
<td>18</td>
<td>393.650</td>
<td>reset_counter_0_s0/Q</td>
<td>sd_inst/data_counter_7_s2/CLEAR</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>6.306</td>
</tr>
<tr>
<td>19</td>
<td>393.650</td>
<td>reset_counter_0_s0/Q</td>
<td>sd_inst/data_counter_6_s2/CLEAR</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>6.306</td>
</tr>
<tr>
<td>20</td>
<td>393.650</td>
<td>reset_counter_0_s0/Q</td>
<td>sd_inst/data_counter_5_s2/CLEAR</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>6.306</td>
</tr>
<tr>
<td>21</td>
<td>393.650</td>
<td>reset_counter_0_s0/Q</td>
<td>sd_inst/data_counter_4_s2/CLEAR</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>6.306</td>
</tr>
<tr>
<td>22</td>
<td>393.650</td>
<td>reset_counter_0_s0/Q</td>
<td>sd_inst/data_counter_3_s2/CLEAR</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>6.306</td>
</tr>
<tr>
<td>23</td>
<td>393.650</td>
<td>reset_counter_0_s0/Q</td>
<td>sd_inst/data_counter_2_s2/CLEAR</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>6.306</td>
</tr>
<tr>
<td>24</td>
<td>393.650</td>
<td>reset_counter_0_s0/Q</td>
<td>sd_inst/data_counter_1_s2/CLEAR</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>6.306</td>
</tr>
<tr>
<td>25</td>
<td>393.650</td>
<td>reset_counter_0_s0/Q</td>
<td>sd_inst/data_counter_0_s2/CLEAR</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>400.000</td>
<td>0.000</td>
<td>6.306</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.312</td>
<td>reset_counter_15_s0/Q</td>
<td>ide_inst/state_0_s1/CLEAR</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.325</td>
</tr>
<tr>
<td>2</td>
<td>2.312</td>
<td>reset_counter_15_s0/Q</td>
<td>ide_inst/state_1_s1/CLEAR</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.325</td>
</tr>
<tr>
<td>3</td>
<td>2.541</td>
<td>reset_counter_15_s0/Q</td>
<td>ide_inst/state_2_s1/CLEAR</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.554</td>
</tr>
<tr>
<td>4</td>
<td>2.719</td>
<td>reset_counter_15_s0/Q</td>
<td>sd_inst/data_counter_9_s11/CLEAR</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.732</td>
</tr>
<tr>
<td>5</td>
<td>2.719</td>
<td>reset_counter_15_s0/Q</td>
<td>sd_inst/data_counter_0_s2/CLEAR</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.732</td>
</tr>
<tr>
<td>6</td>
<td>2.719</td>
<td>reset_counter_15_s0/Q</td>
<td>sd_inst/data_counter_1_s2/CLEAR</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.732</td>
</tr>
<tr>
<td>7</td>
<td>2.719</td>
<td>reset_counter_15_s0/Q</td>
<td>sd_inst/data_counter_2_s2/CLEAR</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.732</td>
</tr>
<tr>
<td>8</td>
<td>2.719</td>
<td>reset_counter_15_s0/Q</td>
<td>sd_inst/data_counter_3_s2/CLEAR</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.732</td>
</tr>
<tr>
<td>9</td>
<td>2.719</td>
<td>reset_counter_15_s0/Q</td>
<td>sd_inst/data_counter_4_s2/CLEAR</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.732</td>
</tr>
<tr>
<td>10</td>
<td>2.719</td>
<td>reset_counter_15_s0/Q</td>
<td>sd_inst/data_counter_5_s2/CLEAR</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.732</td>
</tr>
<tr>
<td>11</td>
<td>2.719</td>
<td>reset_counter_15_s0/Q</td>
<td>sd_inst/data_counter_6_s2/CLEAR</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.732</td>
</tr>
<tr>
<td>12</td>
<td>2.719</td>
<td>reset_counter_15_s0/Q</td>
<td>sd_inst/data_counter_7_s2/CLEAR</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.732</td>
</tr>
<tr>
<td>13</td>
<td>2.719</td>
<td>reset_counter_15_s0/Q</td>
<td>sd_inst/data_counter_8_s2/CLEAR</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.732</td>
</tr>
<tr>
<td>14</td>
<td>2.719</td>
<td>reset_counter_15_s0/Q</td>
<td>sd_inst/bit_cnt_2_s2/CLEAR</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.732</td>
</tr>
<tr>
<td>15</td>
<td>2.719</td>
<td>reset_counter_15_s0/Q</td>
<td>sd_inst/bit_cnt_3_s2/CLEAR</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.732</td>
</tr>
<tr>
<td>16</td>
<td>2.994</td>
<td>reset_counter_15_s0/Q</td>
<td>sd_inst/busy_s2/CLEAR</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.007</td>
</tr>
<tr>
<td>17</td>
<td>3.258</td>
<td>reset_counter_15_s0/Q</td>
<td>sd_inst/done_s1/CLEAR</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.270</td>
</tr>
<tr>
<td>18</td>
<td>3.503</td>
<td>reset_counter_15_s0/Q</td>
<td>sd_inst/sd_mosi_s4/PRESET</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.515</td>
</tr>
<tr>
<td>19</td>
<td>3.503</td>
<td>reset_counter_15_s0/Q</td>
<td>sd_inst/sd_sck_s4/PRESET</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.515</td>
</tr>
<tr>
<td>20</td>
<td>3.503</td>
<td>reset_counter_15_s0/Q</td>
<td>sd_inst/sck_falling_s0/CLEAR</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.515</td>
</tr>
<tr>
<td>21</td>
<td>3.768</td>
<td>reset_counter_15_s0/Q</td>
<td>sd_inst/spi_clk_en_s1/CLEAR</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.781</td>
</tr>
<tr>
<td>22</td>
<td>4.032</td>
<td>reset_counter_15_s0/Q</td>
<td>sd_inst/state_3_s0/CLEAR</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>4.044</td>
</tr>
<tr>
<td>23</td>
<td>4.032</td>
<td>reset_counter_15_s0/Q</td>
<td>sd_inst/state_2_s0/CLEAR</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>4.044</td>
</tr>
<tr>
<td>24</td>
<td>4.038</td>
<td>reset_counter_15_s0/Q</td>
<td>sd_inst/bit_cnt_0_s2/CLEAR</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>4.050</td>
</tr>
<tr>
<td>25</td>
<td>4.038</td>
<td>reset_counter_15_s0/Q</td>
<td>sd_inst/state_0_s0/CLEAR</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>4.050</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>197.720</td>
<td>198.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc_inst/OSCOUT.default_clk</td>
<td>reset_counter_14_s0</td>
</tr>
<tr>
<td>2</td>
<td>197.720</td>
<td>198.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc_inst/OSCOUT.default_clk</td>
<td>reset_counter_12_s0</td>
</tr>
<tr>
<td>3</td>
<td>197.720</td>
<td>198.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc_inst/OSCOUT.default_clk</td>
<td>reset_counter_8_s0</td>
</tr>
<tr>
<td>4</td>
<td>197.720</td>
<td>198.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc_inst/OSCOUT.default_clk</td>
<td>reset_counter_0_s0</td>
</tr>
<tr>
<td>5</td>
<td>197.720</td>
<td>198.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc_inst/OSCOUT.default_clk</td>
<td>ide_inst/data_out_1_s0</td>
</tr>
<tr>
<td>6</td>
<td>197.720</td>
<td>198.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc_inst/OSCOUT.default_clk</td>
<td>sd_inst/state_3_s0</td>
</tr>
<tr>
<td>7</td>
<td>197.720</td>
<td>198.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc_inst/OSCOUT.default_clk</td>
<td>sd_inst/spi_rx_data_7_s0</td>
</tr>
<tr>
<td>8</td>
<td>197.720</td>
<td>198.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc_inst/OSCOUT.default_clk</td>
<td>sd_inst/cmd_shift_7_s0</td>
</tr>
<tr>
<td>9</td>
<td>197.720</td>
<td>198.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc_inst/OSCOUT.default_clk</td>
<td>sd_inst/data_out_0_s0</td>
</tr>
<tr>
<td>10</td>
<td>197.720</td>
<td>198.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc_inst/OSCOUT.default_clk</td>
<td>sd_inst/cmd_shift_15_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>388.622</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.420</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>401.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>ide_inst/state_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ide_inst/data_out_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td>ide_inst/state_2_s1/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R16C16[0][A]</td>
<td style=" font-weight:bold;">ide_inst/state_2_s1/Q</td>
</tr>
<tr>
<td>3.237</td>
<td>1.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[2][A]</td>
<td>ide_inst/n275_s12/I0</td>
</tr>
<tr>
<td>4.059</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R13C17[2][A]</td>
<td style=" background: #97FFFF;">ide_inst/n275_s12/F</td>
</tr>
<tr>
<td>5.373</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td>ide_inst/n281_s13/I2</td>
</tr>
<tr>
<td>6.195</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td style=" background: #97FFFF;">ide_inst/n281_s13/F</td>
</tr>
<tr>
<td>6.200</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td>ide_inst/n281_s12/I2</td>
</tr>
<tr>
<td>6.826</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C19[0][B]</td>
<td style=" background: #97FFFF;">ide_inst/n281_s12/F</td>
</tr>
<tr>
<td>7.653</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>ide_inst/n281_s11/I1</td>
</tr>
<tr>
<td>8.685</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td style=" background: #97FFFF;">ide_inst/n281_s11/F</td>
</tr>
<tr>
<td>12.420</td>
<td>3.736</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR5[A]</td>
<td style=" font-weight:bold;">ide_inst/data_out_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>ide_inst/data_out_8_s0/CLK</td>
</tr>
<tr>
<td>401.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR5[A]</td>
<td>ide_inst/data_out_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.302, 30.077%; route: 7.218, 65.748%; tC2Q: 0.458, 4.175%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>388.705</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>401.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/cmd_shift_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>reset_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">reset_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>ide_inst/n96_s3/I3</td>
</tr>
<tr>
<td>3.421</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s3/F</td>
</tr>
<tr>
<td>4.252</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I1</td>
</tr>
<tr>
<td>5.284</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>9.709</td>
<td>4.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td>sd_inst/cmd_shift_47_s7/I0</td>
</tr>
<tr>
<td>10.335</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/cmd_shift_47_s7/F</td>
</tr>
<tr>
<td>10.341</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>sd_inst/cmd_shift_47_s4/I2</td>
</tr>
<tr>
<td>11.143</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>34</td>
<td>R13C29[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/cmd_shift_47_s4/F</td>
</tr>
<tr>
<td>12.693</td>
<td>1.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td style=" font-weight:bold;">sd_inst/cmd_shift_26_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td>sd_inst/cmd_shift_26_s0/CLK</td>
</tr>
<tr>
<td>401.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C32[0][B]</td>
<td>sd_inst/cmd_shift_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.559, 31.632%; route: 7.234, 64.294%; tC2Q: 0.458, 4.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>388.705</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>401.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/cmd_shift_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>reset_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">reset_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>ide_inst/n96_s3/I3</td>
</tr>
<tr>
<td>3.421</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s3/F</td>
</tr>
<tr>
<td>4.252</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I1</td>
</tr>
<tr>
<td>5.284</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>9.709</td>
<td>4.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td>sd_inst/cmd_shift_47_s7/I0</td>
</tr>
<tr>
<td>10.335</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/cmd_shift_47_s7/F</td>
</tr>
<tr>
<td>10.341</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>sd_inst/cmd_shift_47_s4/I2</td>
</tr>
<tr>
<td>11.143</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>34</td>
<td>R13C29[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/cmd_shift_47_s4/F</td>
</tr>
<tr>
<td>12.693</td>
<td>1.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td style=" font-weight:bold;">sd_inst/cmd_shift_30_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td>sd_inst/cmd_shift_30_s0/CLK</td>
</tr>
<tr>
<td>401.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C32[1][B]</td>
<td>sd_inst/cmd_shift_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.559, 31.632%; route: 7.234, 64.294%; tC2Q: 0.458, 4.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>388.705</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>401.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/cmd_shift_34_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>reset_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">reset_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>ide_inst/n96_s3/I3</td>
</tr>
<tr>
<td>3.421</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s3/F</td>
</tr>
<tr>
<td>4.252</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I1</td>
</tr>
<tr>
<td>5.284</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>9.709</td>
<td>4.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td>sd_inst/cmd_shift_47_s7/I0</td>
</tr>
<tr>
<td>10.335</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/cmd_shift_47_s7/F</td>
</tr>
<tr>
<td>10.341</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>sd_inst/cmd_shift_47_s4/I2</td>
</tr>
<tr>
<td>11.143</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>34</td>
<td>R13C29[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/cmd_shift_47_s4/F</td>
</tr>
<tr>
<td>12.693</td>
<td>1.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td style=" font-weight:bold;">sd_inst/cmd_shift_34_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>sd_inst/cmd_shift_34_s0/CLK</td>
</tr>
<tr>
<td>401.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>sd_inst/cmd_shift_34_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.559, 31.632%; route: 7.234, 64.294%; tC2Q: 0.458, 4.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>388.705</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>401.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/cmd_shift_35_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>reset_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">reset_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>ide_inst/n96_s3/I3</td>
</tr>
<tr>
<td>3.421</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s3/F</td>
</tr>
<tr>
<td>4.252</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I1</td>
</tr>
<tr>
<td>5.284</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>9.709</td>
<td>4.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td>sd_inst/cmd_shift_47_s7/I0</td>
</tr>
<tr>
<td>10.335</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/cmd_shift_47_s7/F</td>
</tr>
<tr>
<td>10.341</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>sd_inst/cmd_shift_47_s4/I2</td>
</tr>
<tr>
<td>11.143</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>34</td>
<td>R13C29[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/cmd_shift_47_s4/F</td>
</tr>
<tr>
<td>12.693</td>
<td>1.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td style=" font-weight:bold;">sd_inst/cmd_shift_35_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td>sd_inst/cmd_shift_35_s0/CLK</td>
</tr>
<tr>
<td>401.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C32[2][A]</td>
<td>sd_inst/cmd_shift_35_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.559, 31.632%; route: 7.234, 64.294%; tC2Q: 0.458, 4.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>388.803</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.239</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>401.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>ide_inst/state_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ide_inst/data_out_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td>ide_inst/state_2_s1/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R16C16[0][A]</td>
<td style=" font-weight:bold;">ide_inst/state_2_s1/Q</td>
</tr>
<tr>
<td>3.237</td>
<td>1.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[2][A]</td>
<td>ide_inst/n275_s12/I0</td>
</tr>
<tr>
<td>4.059</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R13C17[2][A]</td>
<td style=" background: #97FFFF;">ide_inst/n275_s12/F</td>
</tr>
<tr>
<td>5.373</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td>ide_inst/n281_s13/I2</td>
</tr>
<tr>
<td>6.195</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td style=" background: #97FFFF;">ide_inst/n281_s13/F</td>
</tr>
<tr>
<td>6.200</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td>ide_inst/n281_s12/I2</td>
</tr>
<tr>
<td>6.826</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C19[0][B]</td>
<td style=" background: #97FFFF;">ide_inst/n281_s12/F</td>
</tr>
<tr>
<td>7.636</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][B]</td>
<td>ide_inst/n289_s11/I2</td>
</tr>
<tr>
<td>8.668</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][B]</td>
<td style=" background: #97FFFF;">ide_inst/n289_s11/F</td>
</tr>
<tr>
<td>12.239</td>
<td>3.571</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[B]</td>
<td style=" font-weight:bold;">ide_inst/data_out_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[B]</td>
<td>ide_inst/data_out_0_s0/CLK</td>
</tr>
<tr>
<td>401.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[B]</td>
<td>ide_inst/data_out_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.302, 30.581%; route: 7.037, 65.174%; tC2Q: 0.458, 4.245%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>389.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.018</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>401.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>ide_inst/identify_index_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ide_inst/data_out_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td>ide_inst/identify_index_3_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R16C18[1][A]</td>
<td style=" font-weight:bold;">ide_inst/identify_index_3_s0/Q</td>
</tr>
<tr>
<td>2.747</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[2][A]</td>
<td>ide_inst/n277_s13/I1</td>
</tr>
<tr>
<td>3.846</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C18[2][A]</td>
<td style=" background: #97FFFF;">ide_inst/n277_s13/F</td>
</tr>
<tr>
<td>4.347</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>ide_inst/n280_s12/I1</td>
</tr>
<tr>
<td>5.169</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C18[0][A]</td>
<td style=" background: #97FFFF;">ide_inst/n280_s12/F</td>
</tr>
<tr>
<td>5.978</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[3][A]</td>
<td>ide_inst/n278_s12/I3</td>
</tr>
<tr>
<td>7.039</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C19[3][A]</td>
<td style=" background: #97FFFF;">ide_inst/n278_s12/F</td>
</tr>
<tr>
<td>7.460</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[1][A]</td>
<td>ide_inst/n278_s11/I2</td>
</tr>
<tr>
<td>8.282</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C19[1][A]</td>
<td style=" background: #97FFFF;">ide_inst/n278_s11/F</td>
</tr>
<tr>
<td>12.018</td>
<td>3.736</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB41[B]</td>
<td style=" font-weight:bold;">ide_inst/data_out_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB41[B]</td>
<td>ide_inst/data_out_11_s0/CLK</td>
</tr>
<tr>
<td>401.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB41[B]</td>
<td>ide_inst/data_out_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.804, 35.969%; route: 6.313, 59.697%; tC2Q: 0.458, 4.334%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>389.030</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>401.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/cmd_shift_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>reset_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">reset_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>ide_inst/n96_s3/I3</td>
</tr>
<tr>
<td>3.421</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s3/F</td>
</tr>
<tr>
<td>4.252</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I1</td>
</tr>
<tr>
<td>5.284</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>9.709</td>
<td>4.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td>sd_inst/cmd_shift_47_s7/I0</td>
</tr>
<tr>
<td>10.335</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/cmd_shift_47_s7/F</td>
</tr>
<tr>
<td>10.341</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>sd_inst/cmd_shift_47_s4/I2</td>
</tr>
<tr>
<td>11.143</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>34</td>
<td>R13C29[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/cmd_shift_47_s4/F</td>
</tr>
<tr>
<td>12.369</td>
<td>1.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[0][B]</td>
<td style=" font-weight:bold;">sd_inst/cmd_shift_21_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[0][B]</td>
<td>sd_inst/cmd_shift_21_s0/CLK</td>
</tr>
<tr>
<td>401.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C33[0][B]</td>
<td>sd_inst/cmd_shift_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.559, 32.571%; route: 6.910, 63.235%; tC2Q: 0.458, 4.195%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>389.030</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>401.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/cmd_shift_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>reset_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">reset_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>ide_inst/n96_s3/I3</td>
</tr>
<tr>
<td>3.421</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s3/F</td>
</tr>
<tr>
<td>4.252</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I1</td>
</tr>
<tr>
<td>5.284</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>9.709</td>
<td>4.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td>sd_inst/cmd_shift_47_s7/I0</td>
</tr>
<tr>
<td>10.335</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/cmd_shift_47_s7/F</td>
</tr>
<tr>
<td>10.341</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>sd_inst/cmd_shift_47_s4/I2</td>
</tr>
<tr>
<td>11.143</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>34</td>
<td>R13C29[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/cmd_shift_47_s4/F</td>
</tr>
<tr>
<td>12.369</td>
<td>1.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td style=" font-weight:bold;">sd_inst/cmd_shift_29_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>sd_inst/cmd_shift_29_s0/CLK</td>
</tr>
<tr>
<td>401.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>sd_inst/cmd_shift_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.559, 32.571%; route: 6.910, 63.235%; tC2Q: 0.458, 4.195%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>389.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.327</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>401.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/cmd_shift_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>reset_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">reset_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>ide_inst/n96_s3/I3</td>
</tr>
<tr>
<td>3.421</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s3/F</td>
</tr>
<tr>
<td>4.252</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I1</td>
</tr>
<tr>
<td>5.284</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>9.709</td>
<td>4.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td>sd_inst/cmd_shift_47_s7/I0</td>
</tr>
<tr>
<td>10.335</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/cmd_shift_47_s7/F</td>
</tr>
<tr>
<td>10.341</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>sd_inst/cmd_shift_47_s4/I2</td>
</tr>
<tr>
<td>11.143</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>34</td>
<td>R13C29[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/cmd_shift_47_s4/F</td>
</tr>
<tr>
<td>12.327</td>
<td>1.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td style=" font-weight:bold;">sd_inst/cmd_shift_24_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td>sd_inst/cmd_shift_24_s0/CLK</td>
</tr>
<tr>
<td>401.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C32[2][B]</td>
<td>sd_inst/cmd_shift_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.559, 32.697%; route: 6.868, 63.093%; tC2Q: 0.458, 4.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>389.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.327</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>401.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/cmd_shift_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>reset_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">reset_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>ide_inst/n96_s3/I3</td>
</tr>
<tr>
<td>3.421</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s3/F</td>
</tr>
<tr>
<td>4.252</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I1</td>
</tr>
<tr>
<td>5.284</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>9.709</td>
<td>4.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td>sd_inst/cmd_shift_47_s7/I0</td>
</tr>
<tr>
<td>10.335</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/cmd_shift_47_s7/F</td>
</tr>
<tr>
<td>10.341</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>sd_inst/cmd_shift_47_s4/I2</td>
</tr>
<tr>
<td>11.143</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>34</td>
<td>R13C29[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/cmd_shift_47_s4/F</td>
</tr>
<tr>
<td>12.327</td>
<td>1.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[1][B]</td>
<td style=" font-weight:bold;">sd_inst/cmd_shift_25_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[1][B]</td>
<td>sd_inst/cmd_shift_25_s0/CLK</td>
</tr>
<tr>
<td>401.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C32[1][B]</td>
<td>sd_inst/cmd_shift_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.559, 32.697%; route: 6.868, 63.093%; tC2Q: 0.458, 4.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>389.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.327</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>401.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/cmd_shift_33_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>reset_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">reset_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>ide_inst/n96_s3/I3</td>
</tr>
<tr>
<td>3.421</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s3/F</td>
</tr>
<tr>
<td>4.252</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I1</td>
</tr>
<tr>
<td>5.284</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>9.709</td>
<td>4.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td>sd_inst/cmd_shift_47_s7/I0</td>
</tr>
<tr>
<td>10.335</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/cmd_shift_47_s7/F</td>
</tr>
<tr>
<td>10.341</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>sd_inst/cmd_shift_47_s4/I2</td>
</tr>
<tr>
<td>11.143</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>34</td>
<td>R13C29[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/cmd_shift_47_s4/F</td>
</tr>
<tr>
<td>12.327</td>
<td>1.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td style=" font-weight:bold;">sd_inst/cmd_shift_33_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>sd_inst/cmd_shift_33_s0/CLK</td>
</tr>
<tr>
<td>401.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>sd_inst/cmd_shift_33_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.559, 32.697%; route: 6.868, 63.093%; tC2Q: 0.458, 4.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>389.078</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.321</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>401.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/cmd_shift_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>reset_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">reset_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>ide_inst/n96_s3/I3</td>
</tr>
<tr>
<td>3.421</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s3/F</td>
</tr>
<tr>
<td>4.252</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I1</td>
</tr>
<tr>
<td>5.284</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>9.709</td>
<td>4.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td>sd_inst/cmd_shift_47_s7/I0</td>
</tr>
<tr>
<td>10.335</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/cmd_shift_47_s7/F</td>
</tr>
<tr>
<td>10.341</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>sd_inst/cmd_shift_47_s4/I2</td>
</tr>
<tr>
<td>11.143</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>34</td>
<td>R13C29[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/cmd_shift_47_s4/F</td>
</tr>
<tr>
<td>12.321</td>
<td>1.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[2][B]</td>
<td style=" font-weight:bold;">sd_inst/cmd_shift_20_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[2][B]</td>
<td>sd_inst/cmd_shift_20_s0/CLK</td>
</tr>
<tr>
<td>401.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C32[2][B]</td>
<td>sd_inst/cmd_shift_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.559, 32.714%; route: 6.862, 63.073%; tC2Q: 0.458, 4.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>389.078</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.321</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>401.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/cmd_shift_36_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>reset_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">reset_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>ide_inst/n96_s3/I3</td>
</tr>
<tr>
<td>3.421</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s3/F</td>
</tr>
<tr>
<td>4.252</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I1</td>
</tr>
<tr>
<td>5.284</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>9.709</td>
<td>4.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td>sd_inst/cmd_shift_47_s7/I0</td>
</tr>
<tr>
<td>10.335</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/cmd_shift_47_s7/F</td>
</tr>
<tr>
<td>10.341</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>sd_inst/cmd_shift_47_s4/I2</td>
</tr>
<tr>
<td>11.143</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>34</td>
<td>R13C29[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/cmd_shift_47_s4/F</td>
</tr>
<tr>
<td>12.321</td>
<td>1.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[2][A]</td>
<td style=" font-weight:bold;">sd_inst/cmd_shift_36_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[2][A]</td>
<td>sd_inst/cmd_shift_36_s0/CLK</td>
</tr>
<tr>
<td>401.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C32[2][A]</td>
<td>sd_inst/cmd_shift_36_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.559, 32.714%; route: 6.862, 63.073%; tC2Q: 0.458, 4.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>389.078</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.321</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>401.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/cmd_shift_37_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>reset_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">reset_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>ide_inst/n96_s3/I3</td>
</tr>
<tr>
<td>3.421</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s3/F</td>
</tr>
<tr>
<td>4.252</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I1</td>
</tr>
<tr>
<td>5.284</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>9.709</td>
<td>4.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td>sd_inst/cmd_shift_47_s7/I0</td>
</tr>
<tr>
<td>10.335</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/cmd_shift_47_s7/F</td>
</tr>
<tr>
<td>10.341</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>sd_inst/cmd_shift_47_s4/I2</td>
</tr>
<tr>
<td>11.143</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>34</td>
<td>R13C29[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/cmd_shift_47_s4/F</td>
</tr>
<tr>
<td>12.321</td>
<td>1.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[0][B]</td>
<td style=" font-weight:bold;">sd_inst/cmd_shift_37_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[0][B]</td>
<td>sd_inst/cmd_shift_37_s0/CLK</td>
</tr>
<tr>
<td>401.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C32[0][B]</td>
<td>sd_inst/cmd_shift_37_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.559, 32.714%; route: 6.862, 63.073%; tC2Q: 0.458, 4.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>389.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.316</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>401.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/cmd_shift_45_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>reset_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">reset_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>ide_inst/n96_s3/I3</td>
</tr>
<tr>
<td>3.421</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s3/F</td>
</tr>
<tr>
<td>4.252</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I1</td>
</tr>
<tr>
<td>5.284</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>9.709</td>
<td>4.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td>sd_inst/cmd_shift_47_s7/I0</td>
</tr>
<tr>
<td>10.335</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/cmd_shift_47_s7/F</td>
</tr>
<tr>
<td>10.341</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>sd_inst/cmd_shift_47_s4/I2</td>
</tr>
<tr>
<td>11.143</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>34</td>
<td>R13C29[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/cmd_shift_47_s4/F</td>
</tr>
<tr>
<td>12.316</td>
<td>1.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td style=" font-weight:bold;">sd_inst/cmd_shift_45_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>sd_inst/cmd_shift_45_s0/CLK</td>
</tr>
<tr>
<td>401.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>sd_inst/cmd_shift_45_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.559, 32.728%; route: 6.857, 63.057%; tC2Q: 0.458, 4.215%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>389.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>401.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/cmd_shift_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>reset_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">reset_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>ide_inst/n96_s3/I3</td>
</tr>
<tr>
<td>3.421</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s3/F</td>
</tr>
<tr>
<td>4.252</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I1</td>
</tr>
<tr>
<td>5.284</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>9.709</td>
<td>4.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td>sd_inst/cmd_shift_47_s7/I0</td>
</tr>
<tr>
<td>10.335</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/cmd_shift_47_s7/F</td>
</tr>
<tr>
<td>10.341</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>sd_inst/cmd_shift_47_s4/I2</td>
</tr>
<tr>
<td>11.143</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>34</td>
<td>R13C29[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/cmd_shift_47_s4/F</td>
</tr>
<tr>
<td>12.285</td>
<td>1.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td style=" font-weight:bold;">sd_inst/cmd_shift_27_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td>sd_inst/cmd_shift_27_s0/CLK</td>
</tr>
<tr>
<td>401.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C33[2][A]</td>
<td>sd_inst/cmd_shift_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.559, 32.824%; route: 6.825, 62.949%; tC2Q: 0.458, 4.227%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>389.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>401.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/cmd_shift_42_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>reset_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">reset_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>ide_inst/n96_s3/I3</td>
</tr>
<tr>
<td>3.421</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s3/F</td>
</tr>
<tr>
<td>4.252</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I1</td>
</tr>
<tr>
<td>5.284</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>9.709</td>
<td>4.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td>sd_inst/cmd_shift_47_s7/I0</td>
</tr>
<tr>
<td>10.335</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/cmd_shift_47_s7/F</td>
</tr>
<tr>
<td>10.341</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>sd_inst/cmd_shift_47_s4/I2</td>
</tr>
<tr>
<td>11.143</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>34</td>
<td>R13C29[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/cmd_shift_47_s4/F</td>
</tr>
<tr>
<td>12.285</td>
<td>1.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td style=" font-weight:bold;">sd_inst/cmd_shift_42_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td>sd_inst/cmd_shift_42_s0/CLK</td>
</tr>
<tr>
<td>401.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C33[1][B]</td>
<td>sd_inst/cmd_shift_42_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.559, 32.824%; route: 6.825, 62.949%; tC2Q: 0.458, 4.227%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>389.121</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>401.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/cmd_shift_43_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>reset_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">reset_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>ide_inst/n96_s3/I3</td>
</tr>
<tr>
<td>3.421</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s3/F</td>
</tr>
<tr>
<td>4.252</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I1</td>
</tr>
<tr>
<td>5.284</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>9.709</td>
<td>4.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td>sd_inst/cmd_shift_47_s7/I0</td>
</tr>
<tr>
<td>10.335</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/cmd_shift_47_s7/F</td>
</tr>
<tr>
<td>10.341</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>sd_inst/cmd_shift_47_s4/I2</td>
</tr>
<tr>
<td>11.143</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>34</td>
<td>R13C29[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/cmd_shift_47_s4/F</td>
</tr>
<tr>
<td>12.277</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td style=" font-weight:bold;">sd_inst/cmd_shift_43_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>sd_inst/cmd_shift_43_s0/CLK</td>
</tr>
<tr>
<td>401.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>sd_inst/cmd_shift_43_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.559, 32.847%; route: 6.818, 62.923%; tC2Q: 0.458, 4.230%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>389.138</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.904</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>401.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>ide_inst/identify_index_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ide_inst/data_out_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td>ide_inst/identify_index_3_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R16C18[1][A]</td>
<td style=" font-weight:bold;">ide_inst/identify_index_3_s0/Q</td>
</tr>
<tr>
<td>2.331</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td>ide_inst/n278_s14/I1</td>
</tr>
<tr>
<td>3.430</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C18[0][B]</td>
<td style=" background: #97FFFF;">ide_inst/n278_s14/F</td>
</tr>
<tr>
<td>3.447</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[3][A]</td>
<td>ide_inst/n276_s13/I2</td>
</tr>
<tr>
<td>4.546</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C18[3][A]</td>
<td style=" background: #97FFFF;">ide_inst/n276_s13/F</td>
</tr>
<tr>
<td>5.377</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][B]</td>
<td>ide_inst/n277_s12/I2</td>
</tr>
<tr>
<td>6.403</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C19[0][B]</td>
<td style=" background: #97FFFF;">ide_inst/n277_s12/F</td>
</tr>
<tr>
<td>6.822</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>ide_inst/n277_s11/I2</td>
</tr>
<tr>
<td>7.854</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">ide_inst/n277_s11/F</td>
</tr>
<tr>
<td>11.904</td>
<td>4.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB41[A]</td>
<td style=" font-weight:bold;">ide_inst/data_out_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB41[A]</td>
<td>ide_inst/data_out_12_s0/CLK</td>
</tr>
<tr>
<td>401.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB41[A]</td>
<td>ide_inst/data_out_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.256, 40.682%; route: 5.747, 54.937%; tC2Q: 0.458, 4.381%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>389.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.245</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>401.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/cmd_shift_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>reset_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">reset_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>ide_inst/n96_s3/I3</td>
</tr>
<tr>
<td>3.421</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s3/F</td>
</tr>
<tr>
<td>4.252</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I1</td>
</tr>
<tr>
<td>5.284</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>9.709</td>
<td>4.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td>sd_inst/cmd_shift_47_s7/I0</td>
</tr>
<tr>
<td>10.335</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/cmd_shift_47_s7/F</td>
</tr>
<tr>
<td>10.341</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>sd_inst/cmd_shift_47_s4/I2</td>
</tr>
<tr>
<td>11.143</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>34</td>
<td>R13C29[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/cmd_shift_47_s4/F</td>
</tr>
<tr>
<td>12.245</td>
<td>1.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[2][B]</td>
<td style=" font-weight:bold;">sd_inst/cmd_shift_22_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[2][B]</td>
<td>sd_inst/cmd_shift_22_s0/CLK</td>
</tr>
<tr>
<td>401.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C33[2][B]</td>
<td>sd_inst/cmd_shift_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.559, 32.944%; route: 6.786, 62.814%; tC2Q: 0.458, 4.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>389.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.245</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>401.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/cmd_shift_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>reset_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">reset_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>ide_inst/n96_s3/I3</td>
</tr>
<tr>
<td>3.421</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s3/F</td>
</tr>
<tr>
<td>4.252</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I1</td>
</tr>
<tr>
<td>5.284</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>9.709</td>
<td>4.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td>sd_inst/cmd_shift_47_s7/I0</td>
</tr>
<tr>
<td>10.335</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/cmd_shift_47_s7/F</td>
</tr>
<tr>
<td>10.341</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>sd_inst/cmd_shift_47_s4/I2</td>
</tr>
<tr>
<td>11.143</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>34</td>
<td>R13C29[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/cmd_shift_47_s4/F</td>
</tr>
<tr>
<td>12.245</td>
<td>1.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td style=" font-weight:bold;">sd_inst/cmd_shift_23_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td>sd_inst/cmd_shift_23_s0/CLK</td>
</tr>
<tr>
<td>401.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C33[1][A]</td>
<td>sd_inst/cmd_shift_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.559, 32.944%; route: 6.786, 62.814%; tC2Q: 0.458, 4.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>389.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.245</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>401.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/cmd_shift_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>reset_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">reset_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>ide_inst/n96_s3/I3</td>
</tr>
<tr>
<td>3.421</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s3/F</td>
</tr>
<tr>
<td>4.252</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I1</td>
</tr>
<tr>
<td>5.284</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>9.709</td>
<td>4.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td>sd_inst/cmd_shift_47_s7/I0</td>
</tr>
<tr>
<td>10.335</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/cmd_shift_47_s7/F</td>
</tr>
<tr>
<td>10.341</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>sd_inst/cmd_shift_47_s4/I2</td>
</tr>
<tr>
<td>11.143</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>34</td>
<td>R13C29[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/cmd_shift_47_s4/F</td>
</tr>
<tr>
<td>12.245</td>
<td>1.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td style=" font-weight:bold;">sd_inst/cmd_shift_31_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>sd_inst/cmd_shift_31_s0/CLK</td>
</tr>
<tr>
<td>401.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>sd_inst/cmd_shift_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.559, 32.944%; route: 6.786, 62.814%; tC2Q: 0.458, 4.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>389.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.245</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>401.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/cmd_shift_32_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>reset_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">reset_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>ide_inst/n96_s3/I3</td>
</tr>
<tr>
<td>3.421</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s3/F</td>
</tr>
<tr>
<td>4.252</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I1</td>
</tr>
<tr>
<td>5.284</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>9.709</td>
<td>4.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td>sd_inst/cmd_shift_47_s7/I0</td>
</tr>
<tr>
<td>10.335</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/cmd_shift_47_s7/F</td>
</tr>
<tr>
<td>10.341</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>sd_inst/cmd_shift_47_s4/I2</td>
</tr>
<tr>
<td>11.143</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>34</td>
<td>R13C29[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/cmd_shift_47_s4/F</td>
</tr>
<tr>
<td>12.245</td>
<td>1.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td style=" font-weight:bold;">sd_inst/cmd_shift_32_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td>sd_inst/cmd_shift_32_s0/CLK</td>
</tr>
<tr>
<td>401.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C33[0][A]</td>
<td>sd_inst/cmd_shift_32_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.559, 32.944%; route: 6.786, 62.814%; tC2Q: 0.458, 4.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>389.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.245</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>401.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/cmd_shift_38_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>reset_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">reset_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>ide_inst/n96_s3/I3</td>
</tr>
<tr>
<td>3.421</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s3/F</td>
</tr>
<tr>
<td>4.252</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I1</td>
</tr>
<tr>
<td>5.284</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>9.709</td>
<td>4.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td>sd_inst/cmd_shift_47_s7/I0</td>
</tr>
<tr>
<td>10.335</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/cmd_shift_47_s7/F</td>
</tr>
<tr>
<td>10.341</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>sd_inst/cmd_shift_47_s4/I2</td>
</tr>
<tr>
<td>11.143</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>34</td>
<td>R13C29[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/cmd_shift_47_s4/F</td>
</tr>
<tr>
<td>12.245</td>
<td>1.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[2][A]</td>
<td style=" font-weight:bold;">sd_inst/cmd_shift_38_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[2][A]</td>
<td>sd_inst/cmd_shift_38_s0/CLK</td>
</tr>
<tr>
<td>401.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C33[2][A]</td>
<td>sd_inst/cmd_shift_38_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.559, 32.944%; route: 6.786, 62.814%; tC2Q: 0.458, 4.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>ide_inst/read_index_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ide_inst/read_index_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>ide_inst/read_index_6_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C14[1][A]</td>
<td style=" font-weight:bold;">ide_inst/read_index_6_s0/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>ide_inst/n292_s9/I1</td>
</tr>
<tr>
<td>1.721</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td style=" background: #97FFFF;">ide_inst/n292_s9/F</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td style=" font-weight:bold;">ide_inst/read_index_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>ide_inst/read_index_6_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>ide_inst/read_index_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>ide_inst/read_index_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ide_inst/read_index_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>ide_inst/read_index_2_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C15[1][A]</td>
<td style=" font-weight:bold;">ide_inst/read_index_2_s0/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>ide_inst/n296_s9/I2</td>
</tr>
<tr>
<td>1.721</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td style=" background: #97FFFF;">ide_inst/n296_s9/F</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td style=" font-weight:bold;">ide_inst/read_index_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>ide_inst/read_index_2_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>ide_inst/read_index_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>ide_inst/identify_index_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ide_inst/identify_index_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>ide_inst/identify_index_8_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C16[0][A]</td>
<td style=" font-weight:bold;">ide_inst/identify_index_8_s0/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>ide_inst/n333_s10/I0</td>
</tr>
<tr>
<td>1.721</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td style=" background: #97FFFF;">ide_inst/n333_s10/F</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td style=" font-weight:bold;">ide_inst/identify_index_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>ide_inst/identify_index_8_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>ide_inst/identify_index_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_inst/clk_div_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/clk_div_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td>sd_inst/clk_div_10_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C25[1][A]</td>
<td style=" font-weight:bold;">sd_inst/clk_div_10_s0/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td>sd_inst/n90_s2/I2</td>
</tr>
<tr>
<td>1.721</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n90_s2/F</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td style=" font-weight:bold;">sd_inst/clk_div_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td>sd_inst/clk_div_10_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C25[1][A]</td>
<td>sd_inst/clk_div_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_inst/clk_div_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/clk_div_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>sd_inst/clk_div_6_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">sd_inst/clk_div_6_s0/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>sd_inst/n94_s2/I1</td>
</tr>
<tr>
<td>1.721</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n94_s2/F</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">sd_inst/clk_div_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>sd_inst/clk_div_6_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>sd_inst/clk_div_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_inst/data_counter_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/data_counter_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>sd_inst/data_counter_3_s2/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C22[1][A]</td>
<td style=" font-weight:bold;">sd_inst/data_counter_3_s2/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>sd_inst/n784_s8/I1</td>
</tr>
<tr>
<td>1.721</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n784_s8/F</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" font-weight:bold;">sd_inst/data_counter_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>sd_inst/data_counter_3_s2/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>sd_inst/data_counter_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_inst/busy_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/busy_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>sd_inst/busy_s2/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R15C25[1][A]</td>
<td style=" font-weight:bold;">sd_inst/busy_s2/Q</td>
</tr>
<tr>
<td>1.350</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>sd_inst/n594_s7/I1</td>
</tr>
<tr>
<td>1.722</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n594_s7/F</td>
</tr>
<tr>
<td>1.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" font-weight:bold;">sd_inst/busy_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>sd_inst/busy_s2/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>sd_inst/busy_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_inst/data_counter_4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/data_counter_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td>sd_inst/data_counter_4_s2/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R13C22[1][A]</td>
<td style=" font-weight:bold;">sd_inst/data_counter_4_s2/Q</td>
</tr>
<tr>
<td>1.350</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td>sd_inst/n782_s8/I0</td>
</tr>
<tr>
<td>1.722</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n782_s8/F</td>
</tr>
<tr>
<td>1.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td style=" font-weight:bold;">sd_inst/data_counter_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td>sd_inst/data_counter_4_s2/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C22[1][A]</td>
<td>sd_inst/data_counter_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_inst/clk_div_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/clk_div_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>sd_inst/clk_div_2_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">sd_inst/clk_div_2_s0/Q</td>
</tr>
<tr>
<td>1.350</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>sd_inst/n98_s2/I3</td>
</tr>
<tr>
<td>1.722</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n98_s2/F</td>
</tr>
<tr>
<td>1.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">sd_inst/clk_div_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>sd_inst/clk_div_2_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>sd_inst/clk_div_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_inst/clk_div_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/clk_div_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td>sd_inst/clk_div_8_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R16C25[0][A]</td>
<td style=" font-weight:bold;">sd_inst/clk_div_8_s0/Q</td>
</tr>
<tr>
<td>1.350</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td>sd_inst/n92_s2/I1</td>
</tr>
<tr>
<td>1.722</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n92_s2/F</td>
</tr>
<tr>
<td>1.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td style=" font-weight:bold;">sd_inst/clk_div_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td>sd_inst/clk_div_8_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C25[0][A]</td>
<td>sd_inst/clk_div_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_inst/clk_div_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/clk_div_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>sd_inst/clk_div_13_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C27[0][A]</td>
<td style=" font-weight:bold;">sd_inst/clk_div_13_s0/Q</td>
</tr>
<tr>
<td>1.350</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>sd_inst/n87_s2/I2</td>
</tr>
<tr>
<td>1.722</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n87_s2/F</td>
</tr>
<tr>
<td>1.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td style=" font-weight:bold;">sd_inst/clk_div_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>sd_inst/clk_div_13_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>sd_inst/clk_div_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>ide_inst/identify_index_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ide_inst/identify_index_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>ide_inst/identify_index_6_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">ide_inst/identify_index_6_s0/Q</td>
</tr>
<tr>
<td>1.350</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>ide_inst/n335_s9/I0</td>
</tr>
<tr>
<td>1.722</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td style=" background: #97FFFF;">ide_inst/n335_s9/F</td>
</tr>
<tr>
<td>1.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">ide_inst/identify_index_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>ide_inst/identify_index_6_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>ide_inst/identify_index_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>ide_inst/read_index_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ide_inst/read_index_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[1][A]</td>
<td>ide_inst/read_index_0_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C15[1][A]</td>
<td style=" font-weight:bold;">ide_inst/read_index_0_s0/Q</td>
</tr>
<tr>
<td>1.350</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[1][A]</td>
<td>ide_inst/n298_s10/I0</td>
</tr>
<tr>
<td>1.722</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C15[1][A]</td>
<td style=" background: #97FFFF;">ide_inst/n298_s10/F</td>
</tr>
<tr>
<td>1.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[1][A]</td>
<td style=" font-weight:bold;">ide_inst/read_index_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[1][A]</td>
<td>ide_inst/read_index_0_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C15[1][A]</td>
<td>ide_inst/read_index_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>ide_inst/read_index_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ide_inst/read_index_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>ide_inst/read_index_4_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C14[0][A]</td>
<td style=" font-weight:bold;">ide_inst/read_index_4_s0/Q</td>
</tr>
<tr>
<td>1.350</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>ide_inst/n294_s9/I0</td>
</tr>
<tr>
<td>1.722</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td style=" background: #97FFFF;">ide_inst/n294_s9/F</td>
</tr>
<tr>
<td>1.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td style=" font-weight:bold;">ide_inst/read_index_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>ide_inst/read_index_4_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>ide_inst/read_index_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>ide_inst/read_index_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ide_inst/read_index_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>ide_inst/read_index_7_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C15[0][A]</td>
<td style=" font-weight:bold;">ide_inst/read_index_7_s0/Q</td>
</tr>
<tr>
<td>1.350</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>ide_inst/n291_s9/I0</td>
</tr>
<tr>
<td>1.722</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td style=" background: #97FFFF;">ide_inst/n291_s9/F</td>
</tr>
<tr>
<td>1.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td style=" font-weight:bold;">ide_inst/read_index_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>ide_inst/read_index_7_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>ide_inst/read_index_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>reset_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>reset_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">reset_counter_0_s0/Q</td>
</tr>
<tr>
<td>1.350</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>n24_s2/I0</td>
</tr>
<tr>
<td>1.722</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td style=" background: #97FFFF;">n24_s2/F</td>
</tr>
<tr>
<td>1.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">reset_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>reset_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>reset_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>ide_inst/identify_index_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ide_inst/identify_index_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td>ide_inst/identify_index_3_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R16C18[1][A]</td>
<td style=" font-weight:bold;">ide_inst/identify_index_3_s0/Q</td>
</tr>
<tr>
<td>1.352</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td>ide_inst/n338_s9/I2</td>
</tr>
<tr>
<td>1.724</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td style=" background: #97FFFF;">ide_inst/n338_s9/F</td>
</tr>
<tr>
<td>1.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td style=" font-weight:bold;">ide_inst/identify_index_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td>ide_inst/identify_index_3_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C18[1][A]</td>
<td>ide_inst/identify_index_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.725</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>ide_inst/identify_index_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ide_inst/identify_index_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>ide_inst/identify_index_4_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R15C18[1][A]</td>
<td style=" font-weight:bold;">ide_inst/identify_index_4_s0/Q</td>
</tr>
<tr>
<td>1.353</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>ide_inst/n337_s9/I0</td>
</tr>
<tr>
<td>1.725</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td style=" background: #97FFFF;">ide_inst/n337_s9/F</td>
</tr>
<tr>
<td>1.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td style=" font-weight:bold;">ide_inst/identify_index_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>ide_inst/identify_index_4_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>ide_inst/identify_index_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>ide_inst/identify_index_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ide_inst/identify_index_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>ide_inst/identify_index_2_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R16C18[0][A]</td>
<td style=" font-weight:bold;">ide_inst/identify_index_2_s0/Q</td>
</tr>
<tr>
<td>1.354</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>ide_inst/n339_s11/I0</td>
</tr>
<tr>
<td>1.726</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td style=" background: #97FFFF;">ide_inst/n339_s11/F</td>
</tr>
<tr>
<td>1.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td style=" font-weight:bold;">ide_inst/identify_index_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>ide_inst/identify_index_2_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>ide_inst/identify_index_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>ide_inst/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ide_inst/state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>ide_inst/state_1_s1/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R14C16[1][A]</td>
<td style=" font-weight:bold;">ide_inst/state_1_s1/Q</td>
</tr>
<tr>
<td>1.354</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>ide_inst/n272_s27/I0</td>
</tr>
<tr>
<td>1.726</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td style=" background: #97FFFF;">ide_inst/n272_s27/F</td>
</tr>
<tr>
<td>1.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td style=" font-weight:bold;">ide_inst/state_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>ide_inst/state_1_s1/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>ide_inst/state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.727</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_inst/sd_sck_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/sd_sck_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>sd_inst/sd_sck_s4/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R15C27[0][A]</td>
<td style=" font-weight:bold;">sd_inst/sd_sck_s4/Q</td>
</tr>
<tr>
<td>1.355</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>sd_inst/n112_s4/I3</td>
</tr>
<tr>
<td>1.727</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n112_s4/F</td>
</tr>
<tr>
<td>1.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" font-weight:bold;">sd_inst/sd_sck_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>sd_inst/sd_sck_s4/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>sd_inst/sd_sck_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.130%; route: 0.008, 1.158%; tC2Q: 0.333, 46.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.733</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>ide_inst/state_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ide_inst/state_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td>ide_inst/state_2_s1/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R16C16[0][A]</td>
<td style=" font-weight:bold;">ide_inst/state_2_s1/Q</td>
</tr>
<tr>
<td>1.361</td>
<td>0.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td>ide_inst/n271_s22/I2</td>
</tr>
<tr>
<td>1.733</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td style=" background: #97FFFF;">ide_inst/n271_s22/F</td>
</tr>
<tr>
<td>1.733</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td style=" font-weight:bold;">ide_inst/state_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td>ide_inst/state_2_s1/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C16[0][A]</td>
<td>ide_inst/state_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 51.703%; route: 0.014, 1.969%; tC2Q: 0.333, 46.328%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>reset_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>reset_counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C13[1][A]</td>
<td style=" font-weight:bold;">reset_counter_2_s0/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C13[1][A]</td>
<td>n22_s/I1</td>
</tr>
<tr>
<td>1.743</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td style=" background: #97FFFF;">n22_s/SUM</td>
</tr>
<tr>
<td>1.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td style=" font-weight:bold;">reset_counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>reset_counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>reset_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>reset_counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>reset_counter_6_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C14[0][A]</td>
<td style=" font-weight:bold;">reset_counter_6_s0/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C14[0][A]</td>
<td>n18_s/I1</td>
</tr>
<tr>
<td>1.743</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td style=" background: #97FFFF;">n18_s/SUM</td>
</tr>
<tr>
<td>1.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td style=" font-weight:bold;">reset_counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>reset_counter_6_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>reset_counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>reset_counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[1][A]</td>
<td>reset_counter_8_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C14[1][A]</td>
<td style=" font-weight:bold;">reset_counter_8_s0/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C14[1][A]</td>
<td>n16_s/I1</td>
</tr>
<tr>
<td>1.743</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C14[1][A]</td>
<td style=" background: #97FFFF;">n16_s/SUM</td>
</tr>
<tr>
<td>1.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[1][A]</td>
<td style=" font-weight:bold;">reset_counter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[1][A]</td>
<td>reset_counter_8_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C14[1][A]</td>
<td>reset_counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>388.444</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>401.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/sd_cs_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>reset_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">reset_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>ide_inst/n96_s3/I3</td>
</tr>
<tr>
<td>3.421</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s3/F</td>
</tr>
<tr>
<td>4.252</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I1</td>
</tr>
<tr>
<td>5.284</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>12.955</td>
<td>7.671</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB31[B]</td>
<td style=" font-weight:bold;">sd_inst/sd_cs_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB31[B]</td>
<td>sd_inst/sd_cs_s1/CLK</td>
</tr>
<tr>
<td>401.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB31[B]</td>
<td>sd_inst/sd_cs_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 18.509%; route: 8.924, 77.510%; tC2Q: 0.458, 3.981%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>390.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.018</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>401.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/sck_rising_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>reset_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">reset_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>ide_inst/n96_s3/I3</td>
</tr>
<tr>
<td>3.421</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s3/F</td>
</tr>
<tr>
<td>4.252</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I1</td>
</tr>
<tr>
<td>5.284</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>11.018</td>
<td>5.735</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" font-weight:bold;">sd_inst/sck_rising_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>sd_inst/sck_rising_s0/CLK</td>
</tr>
<tr>
<td>401.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>sd_inst/sck_rising_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 22.252%; route: 6.987, 72.962%; tC2Q: 0.458, 4.786%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>390.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.534</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>401.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/bit_cnt_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>reset_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">reset_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>ide_inst/n96_s3/I3</td>
</tr>
<tr>
<td>3.421</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s3/F</td>
</tr>
<tr>
<td>4.252</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I1</td>
</tr>
<tr>
<td>5.284</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>10.534</td>
<td>5.250</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">sd_inst/bit_cnt_1_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>sd_inst/bit_cnt_1_s2/CLK</td>
</tr>
<tr>
<td>401.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>sd_inst/bit_cnt_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 23.438%; route: 6.503, 71.521%; tC2Q: 0.458, 5.041%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>390.874</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>401.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>reset_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">reset_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>ide_inst/n96_s3/I3</td>
</tr>
<tr>
<td>3.421</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s3/F</td>
</tr>
<tr>
<td>4.252</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I1</td>
</tr>
<tr>
<td>5.284</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>10.525</td>
<td>5.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td style=" font-weight:bold;">sd_inst/state_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>sd_inst/state_1_s0/CLK</td>
</tr>
<tr>
<td>401.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>sd_inst/state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 23.462%; route: 6.493, 71.492%; tC2Q: 0.458, 5.046%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>391.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.055</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>401.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/bit_cnt_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>reset_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">reset_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>ide_inst/n96_s3/I3</td>
</tr>
<tr>
<td>3.421</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s3/F</td>
</tr>
<tr>
<td>4.252</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I1</td>
</tr>
<tr>
<td>5.284</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>10.055</td>
<td>4.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">sd_inst/bit_cnt_0_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>sd_inst/bit_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>401.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>sd_inst/bit_cnt_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 24.743%; route: 6.023, 69.936%; tC2Q: 0.458, 5.322%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>391.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.055</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>401.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>reset_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">reset_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>ide_inst/n96_s3/I3</td>
</tr>
<tr>
<td>3.421</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s3/F</td>
</tr>
<tr>
<td>4.252</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I1</td>
</tr>
<tr>
<td>5.284</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>10.055</td>
<td>4.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[2][A]</td>
<td style=" font-weight:bold;">sd_inst/state_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[2][A]</td>
<td>sd_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>401.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C28[2][A]</td>
<td>sd_inst/state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 24.743%; route: 6.023, 69.936%; tC2Q: 0.458, 5.322%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>391.354</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>401.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/state_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>reset_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">reset_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>ide_inst/n96_s3/I3</td>
</tr>
<tr>
<td>3.421</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s3/F</td>
</tr>
<tr>
<td>4.252</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I1</td>
</tr>
<tr>
<td>5.284</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>10.045</td>
<td>4.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" font-weight:bold;">sd_inst/state_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>sd_inst/state_3_s0/CLK</td>
</tr>
<tr>
<td>401.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>sd_inst/state_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 24.771%; route: 6.013, 69.901%; tC2Q: 0.458, 5.328%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>391.354</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>401.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>reset_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">reset_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>ide_inst/n96_s3/I3</td>
</tr>
<tr>
<td>3.421</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s3/F</td>
</tr>
<tr>
<td>4.252</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I1</td>
</tr>
<tr>
<td>5.284</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>10.045</td>
<td>4.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" font-weight:bold;">sd_inst/state_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td>sd_inst/state_2_s0/CLK</td>
</tr>
<tr>
<td>401.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C29[2][A]</td>
<td>sd_inst/state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 24.771%; route: 6.013, 69.901%; tC2Q: 0.458, 5.328%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>391.838</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>401.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/spi_clk_en_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>reset_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">reset_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>ide_inst/n96_s3/I3</td>
</tr>
<tr>
<td>3.421</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s3/F</td>
</tr>
<tr>
<td>4.252</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I1</td>
</tr>
<tr>
<td>5.284</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>9.560</td>
<td>4.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" font-weight:bold;">sd_inst/spi_clk_en_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>sd_inst/spi_clk_en_s1/CLK</td>
</tr>
<tr>
<td>401.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>sd_inst/spi_clk_en_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 26.249%; route: 5.529, 68.105%; tC2Q: 0.458, 5.646%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>392.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.076</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>401.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/sd_mosi_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>reset_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">reset_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>ide_inst/n96_s3/I3</td>
</tr>
<tr>
<td>3.421</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s3/F</td>
</tr>
<tr>
<td>4.252</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I1</td>
</tr>
<tr>
<td>5.284</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>9.076</td>
<td>3.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td style=" font-weight:bold;">sd_inst/sd_mosi_s4/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>sd_inst/sd_mosi_s4/CLK</td>
</tr>
<tr>
<td>401.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>sd_inst/sd_mosi_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 27.913%; route: 5.045, 66.083%; tC2Q: 0.458, 6.004%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>392.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.076</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>401.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/sd_sck_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>reset_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">reset_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>ide_inst/n96_s3/I3</td>
</tr>
<tr>
<td>3.421</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s3/F</td>
</tr>
<tr>
<td>4.252</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I1</td>
</tr>
<tr>
<td>5.284</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>9.076</td>
<td>3.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" font-weight:bold;">sd_inst/sd_sck_s4/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>sd_inst/sd_sck_s4/CLK</td>
</tr>
<tr>
<td>401.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>sd_inst/sd_sck_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 27.913%; route: 5.045, 66.083%; tC2Q: 0.458, 6.004%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>392.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.076</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>401.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/sck_falling_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>reset_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">reset_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>ide_inst/n96_s3/I3</td>
</tr>
<tr>
<td>3.421</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s3/F</td>
</tr>
<tr>
<td>4.252</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I1</td>
</tr>
<tr>
<td>5.284</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>9.076</td>
<td>3.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td style=" font-weight:bold;">sd_inst/sck_falling_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>sd_inst/sck_falling_s0/CLK</td>
</tr>
<tr>
<td>401.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>sd_inst/sck_falling_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 27.913%; route: 5.045, 66.083%; tC2Q: 0.458, 6.004%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>392.667</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.731</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>401.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/done_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>reset_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">reset_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>ide_inst/n96_s3/I3</td>
</tr>
<tr>
<td>3.421</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s3/F</td>
</tr>
<tr>
<td>4.252</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I1</td>
</tr>
<tr>
<td>5.284</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>8.731</td>
<td>3.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][A]</td>
<td style=" font-weight:bold;">sd_inst/done_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[2][A]</td>
<td>sd_inst/done_s1/CLK</td>
</tr>
<tr>
<td>401.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C25[2][A]</td>
<td>sd_inst/done_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 29.235%; route: 4.700, 64.477%; tC2Q: 0.458, 6.288%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>393.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>401.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/busy_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>reset_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">reset_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>ide_inst/n96_s3/I3</td>
</tr>
<tr>
<td>3.421</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s3/F</td>
</tr>
<tr>
<td>4.252</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I1</td>
</tr>
<tr>
<td>5.284</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>8.247</td>
<td>2.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" font-weight:bold;">sd_inst/busy_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>sd_inst/busy_s2/CLK</td>
</tr>
<tr>
<td>401.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>sd_inst/busy_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 31.317%; route: 4.215, 61.948%; tC2Q: 0.458, 6.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>393.650</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>401.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/bit_cnt_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>reset_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">reset_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>ide_inst/n96_s3/I3</td>
</tr>
<tr>
<td>3.421</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s3/F</td>
</tr>
<tr>
<td>4.252</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I1</td>
</tr>
<tr>
<td>5.284</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>7.748</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td style=" font-weight:bold;">sd_inst/bit_cnt_3_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>sd_inst/bit_cnt_3_s2/CLK</td>
</tr>
<tr>
<td>401.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>sd_inst/bit_cnt_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 33.791%; route: 3.717, 58.941%; tC2Q: 0.458, 7.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>393.650</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>401.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/bit_cnt_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>reset_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">reset_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>ide_inst/n96_s3/I3</td>
</tr>
<tr>
<td>3.421</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s3/F</td>
</tr>
<tr>
<td>4.252</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I1</td>
</tr>
<tr>
<td>5.284</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>7.748</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">sd_inst/bit_cnt_2_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>sd_inst/bit_cnt_2_s2/CLK</td>
</tr>
<tr>
<td>401.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>sd_inst/bit_cnt_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 33.791%; route: 3.717, 58.941%; tC2Q: 0.458, 7.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>393.650</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>401.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/data_counter_8_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>reset_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">reset_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>ide_inst/n96_s3/I3</td>
</tr>
<tr>
<td>3.421</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s3/F</td>
</tr>
<tr>
<td>4.252</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I1</td>
</tr>
<tr>
<td>5.284</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>7.748</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td style=" font-weight:bold;">sd_inst/data_counter_8_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td>sd_inst/data_counter_8_s2/CLK</td>
</tr>
<tr>
<td>401.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C22[2][A]</td>
<td>sd_inst/data_counter_8_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 33.791%; route: 3.717, 58.941%; tC2Q: 0.458, 7.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>393.650</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>401.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/data_counter_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>reset_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">reset_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>ide_inst/n96_s3/I3</td>
</tr>
<tr>
<td>3.421</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s3/F</td>
</tr>
<tr>
<td>4.252</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I1</td>
</tr>
<tr>
<td>5.284</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>7.748</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td style=" font-weight:bold;">sd_inst/data_counter_7_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td>sd_inst/data_counter_7_s2/CLK</td>
</tr>
<tr>
<td>401.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C22[0][B]</td>
<td>sd_inst/data_counter_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 33.791%; route: 3.717, 58.941%; tC2Q: 0.458, 7.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>393.650</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>401.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/data_counter_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>reset_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">reset_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>ide_inst/n96_s3/I3</td>
</tr>
<tr>
<td>3.421</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s3/F</td>
</tr>
<tr>
<td>4.252</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I1</td>
</tr>
<tr>
<td>5.284</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>7.748</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" font-weight:bold;">sd_inst/data_counter_6_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>sd_inst/data_counter_6_s2/CLK</td>
</tr>
<tr>
<td>401.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>sd_inst/data_counter_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 33.791%; route: 3.717, 58.941%; tC2Q: 0.458, 7.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>393.650</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>401.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/data_counter_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>reset_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">reset_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>ide_inst/n96_s3/I3</td>
</tr>
<tr>
<td>3.421</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s3/F</td>
</tr>
<tr>
<td>4.252</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I1</td>
</tr>
<tr>
<td>5.284</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>7.748</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[1][B]</td>
<td style=" font-weight:bold;">sd_inst/data_counter_5_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][B]</td>
<td>sd_inst/data_counter_5_s2/CLK</td>
</tr>
<tr>
<td>401.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C22[1][B]</td>
<td>sd_inst/data_counter_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 33.791%; route: 3.717, 58.941%; tC2Q: 0.458, 7.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>393.650</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>401.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/data_counter_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>reset_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">reset_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>ide_inst/n96_s3/I3</td>
</tr>
<tr>
<td>3.421</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s3/F</td>
</tr>
<tr>
<td>4.252</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I1</td>
</tr>
<tr>
<td>5.284</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>7.748</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td style=" font-weight:bold;">sd_inst/data_counter_4_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td>sd_inst/data_counter_4_s2/CLK</td>
</tr>
<tr>
<td>401.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C22[1][A]</td>
<td>sd_inst/data_counter_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 33.791%; route: 3.717, 58.941%; tC2Q: 0.458, 7.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>393.650</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>401.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/data_counter_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>reset_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">reset_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>ide_inst/n96_s3/I3</td>
</tr>
<tr>
<td>3.421</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s3/F</td>
</tr>
<tr>
<td>4.252</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I1</td>
</tr>
<tr>
<td>5.284</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>7.748</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" font-weight:bold;">sd_inst/data_counter_3_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>sd_inst/data_counter_3_s2/CLK</td>
</tr>
<tr>
<td>401.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>sd_inst/data_counter_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 33.791%; route: 3.717, 58.941%; tC2Q: 0.458, 7.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>393.650</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>401.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/data_counter_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>reset_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">reset_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>ide_inst/n96_s3/I3</td>
</tr>
<tr>
<td>3.421</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s3/F</td>
</tr>
<tr>
<td>4.252</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I1</td>
</tr>
<tr>
<td>5.284</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>7.748</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td style=" font-weight:bold;">sd_inst/data_counter_2_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td>sd_inst/data_counter_2_s2/CLK</td>
</tr>
<tr>
<td>401.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[2][B]</td>
<td>sd_inst/data_counter_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 33.791%; route: 3.717, 58.941%; tC2Q: 0.458, 7.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>393.650</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>401.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/data_counter_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>reset_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">reset_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>ide_inst/n96_s3/I3</td>
</tr>
<tr>
<td>3.421</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s3/F</td>
</tr>
<tr>
<td>4.252</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I1</td>
</tr>
<tr>
<td>5.284</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>7.748</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td style=" font-weight:bold;">sd_inst/data_counter_1_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>sd_inst/data_counter_1_s2/CLK</td>
</tr>
<tr>
<td>401.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>sd_inst/data_counter_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 33.791%; route: 3.717, 58.941%; tC2Q: 0.458, 7.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>393.650</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>401.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/data_counter_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>reset_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">reset_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>ide_inst/n96_s3/I3</td>
</tr>
<tr>
<td>3.421</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s3/F</td>
</tr>
<tr>
<td>4.252</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I1</td>
</tr>
<tr>
<td>5.284</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>7.748</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td style=" font-weight:bold;">sd_inst/data_counter_0_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>400.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>sd_inst/data_counter_0_s2/CLK</td>
</tr>
<tr>
<td>401.399</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>sd_inst/data_counter_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>400.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 33.791%; route: 3.717, 58.941%; tC2Q: 0.458, 7.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ide_inst/state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>reset_counter_15_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C15[1][B]</td>
<td style=" font-weight:bold;">reset_counter_15_s0/Q</td>
</tr>
<tr>
<td>1.584</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td>ide_inst/n96_s2/I0</td>
</tr>
<tr>
<td>1.956</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C15[2][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s2/F</td>
</tr>
<tr>
<td>1.965</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I0</td>
</tr>
<tr>
<td>2.521</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>3.338</td>
<td>0.817</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[2][B]</td>
<td style=" font-weight:bold;">ide_inst/state_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[2][B]</td>
<td>ide_inst/state_0_s1/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C16[2][B]</td>
<td>ide_inst/state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.928, 39.922%; route: 1.063, 45.738%; tC2Q: 0.333, 14.340%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ide_inst/state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>reset_counter_15_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C15[1][B]</td>
<td style=" font-weight:bold;">reset_counter_15_s0/Q</td>
</tr>
<tr>
<td>1.584</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td>ide_inst/n96_s2/I0</td>
</tr>
<tr>
<td>1.956</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C15[2][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s2/F</td>
</tr>
<tr>
<td>1.965</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I0</td>
</tr>
<tr>
<td>2.521</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>3.338</td>
<td>0.817</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td style=" font-weight:bold;">ide_inst/state_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>ide_inst/state_1_s1/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>ide_inst/state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.928, 39.922%; route: 1.063, 45.738%; tC2Q: 0.333, 14.340%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.567</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ide_inst/state_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>reset_counter_15_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C15[1][B]</td>
<td style=" font-weight:bold;">reset_counter_15_s0/Q</td>
</tr>
<tr>
<td>1.584</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td>ide_inst/n96_s2/I0</td>
</tr>
<tr>
<td>1.956</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C15[2][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s2/F</td>
</tr>
<tr>
<td>1.965</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I0</td>
</tr>
<tr>
<td>2.521</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>3.567</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td style=" font-weight:bold;">ide_inst/state_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td>ide_inst/state_2_s1/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C16[0][A]</td>
<td>ide_inst/state_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.928, 36.337%; route: 1.293, 50.611%; tC2Q: 0.333, 13.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.745</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/data_counter_9_s11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>reset_counter_15_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C15[1][B]</td>
<td style=" font-weight:bold;">reset_counter_15_s0/Q</td>
</tr>
<tr>
<td>1.584</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td>ide_inst/n96_s2/I0</td>
</tr>
<tr>
<td>1.956</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C15[2][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s2/F</td>
</tr>
<tr>
<td>1.965</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I0</td>
</tr>
<tr>
<td>2.521</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>3.745</td>
<td>1.224</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td style=" font-weight:bold;">sd_inst/data_counter_9_s11/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td>sd_inst/data_counter_9_s11/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C22[2][A]</td>
<td>sd_inst/data_counter_9_s11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.928, 33.973%; route: 1.470, 53.824%; tC2Q: 0.333, 12.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.745</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/data_counter_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>reset_counter_15_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C15[1][B]</td>
<td style=" font-weight:bold;">reset_counter_15_s0/Q</td>
</tr>
<tr>
<td>1.584</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td>ide_inst/n96_s2/I0</td>
</tr>
<tr>
<td>1.956</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C15[2][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s2/F</td>
</tr>
<tr>
<td>1.965</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I0</td>
</tr>
<tr>
<td>2.521</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>3.745</td>
<td>1.224</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td style=" font-weight:bold;">sd_inst/data_counter_0_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>sd_inst/data_counter_0_s2/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>sd_inst/data_counter_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.928, 33.973%; route: 1.470, 53.824%; tC2Q: 0.333, 12.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.745</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/data_counter_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>reset_counter_15_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C15[1][B]</td>
<td style=" font-weight:bold;">reset_counter_15_s0/Q</td>
</tr>
<tr>
<td>1.584</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td>ide_inst/n96_s2/I0</td>
</tr>
<tr>
<td>1.956</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C15[2][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s2/F</td>
</tr>
<tr>
<td>1.965</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I0</td>
</tr>
<tr>
<td>2.521</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>3.745</td>
<td>1.224</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td style=" font-weight:bold;">sd_inst/data_counter_1_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>sd_inst/data_counter_1_s2/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>sd_inst/data_counter_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.928, 33.973%; route: 1.470, 53.824%; tC2Q: 0.333, 12.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.745</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/data_counter_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>reset_counter_15_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C15[1][B]</td>
<td style=" font-weight:bold;">reset_counter_15_s0/Q</td>
</tr>
<tr>
<td>1.584</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td>ide_inst/n96_s2/I0</td>
</tr>
<tr>
<td>1.956</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C15[2][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s2/F</td>
</tr>
<tr>
<td>1.965</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I0</td>
</tr>
<tr>
<td>2.521</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>3.745</td>
<td>1.224</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td style=" font-weight:bold;">sd_inst/data_counter_2_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td>sd_inst/data_counter_2_s2/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[2][B]</td>
<td>sd_inst/data_counter_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.928, 33.973%; route: 1.470, 53.824%; tC2Q: 0.333, 12.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.745</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/data_counter_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>reset_counter_15_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C15[1][B]</td>
<td style=" font-weight:bold;">reset_counter_15_s0/Q</td>
</tr>
<tr>
<td>1.584</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td>ide_inst/n96_s2/I0</td>
</tr>
<tr>
<td>1.956</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C15[2][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s2/F</td>
</tr>
<tr>
<td>1.965</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I0</td>
</tr>
<tr>
<td>2.521</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>3.745</td>
<td>1.224</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" font-weight:bold;">sd_inst/data_counter_3_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>sd_inst/data_counter_3_s2/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>sd_inst/data_counter_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.928, 33.973%; route: 1.470, 53.824%; tC2Q: 0.333, 12.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.745</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/data_counter_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>reset_counter_15_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C15[1][B]</td>
<td style=" font-weight:bold;">reset_counter_15_s0/Q</td>
</tr>
<tr>
<td>1.584</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td>ide_inst/n96_s2/I0</td>
</tr>
<tr>
<td>1.956</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C15[2][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s2/F</td>
</tr>
<tr>
<td>1.965</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I0</td>
</tr>
<tr>
<td>2.521</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>3.745</td>
<td>1.224</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td style=" font-weight:bold;">sd_inst/data_counter_4_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td>sd_inst/data_counter_4_s2/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C22[1][A]</td>
<td>sd_inst/data_counter_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.928, 33.973%; route: 1.470, 53.824%; tC2Q: 0.333, 12.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.745</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/data_counter_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>reset_counter_15_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C15[1][B]</td>
<td style=" font-weight:bold;">reset_counter_15_s0/Q</td>
</tr>
<tr>
<td>1.584</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td>ide_inst/n96_s2/I0</td>
</tr>
<tr>
<td>1.956</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C15[2][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s2/F</td>
</tr>
<tr>
<td>1.965</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I0</td>
</tr>
<tr>
<td>2.521</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>3.745</td>
<td>1.224</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][B]</td>
<td style=" font-weight:bold;">sd_inst/data_counter_5_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][B]</td>
<td>sd_inst/data_counter_5_s2/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C22[1][B]</td>
<td>sd_inst/data_counter_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.928, 33.973%; route: 1.470, 53.824%; tC2Q: 0.333, 12.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.745</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/data_counter_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>reset_counter_15_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C15[1][B]</td>
<td style=" font-weight:bold;">reset_counter_15_s0/Q</td>
</tr>
<tr>
<td>1.584</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td>ide_inst/n96_s2/I0</td>
</tr>
<tr>
<td>1.956</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C15[2][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s2/F</td>
</tr>
<tr>
<td>1.965</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I0</td>
</tr>
<tr>
<td>2.521</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>3.745</td>
<td>1.224</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" font-weight:bold;">sd_inst/data_counter_6_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>sd_inst/data_counter_6_s2/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>sd_inst/data_counter_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.928, 33.973%; route: 1.470, 53.824%; tC2Q: 0.333, 12.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.745</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/data_counter_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>reset_counter_15_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C15[1][B]</td>
<td style=" font-weight:bold;">reset_counter_15_s0/Q</td>
</tr>
<tr>
<td>1.584</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td>ide_inst/n96_s2/I0</td>
</tr>
<tr>
<td>1.956</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C15[2][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s2/F</td>
</tr>
<tr>
<td>1.965</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I0</td>
</tr>
<tr>
<td>2.521</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>3.745</td>
<td>1.224</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td style=" font-weight:bold;">sd_inst/data_counter_7_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td>sd_inst/data_counter_7_s2/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C22[0][B]</td>
<td>sd_inst/data_counter_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.928, 33.973%; route: 1.470, 53.824%; tC2Q: 0.333, 12.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.745</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/data_counter_8_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>reset_counter_15_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C15[1][B]</td>
<td style=" font-weight:bold;">reset_counter_15_s0/Q</td>
</tr>
<tr>
<td>1.584</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td>ide_inst/n96_s2/I0</td>
</tr>
<tr>
<td>1.956</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C15[2][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s2/F</td>
</tr>
<tr>
<td>1.965</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I0</td>
</tr>
<tr>
<td>2.521</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>3.745</td>
<td>1.224</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td style=" font-weight:bold;">sd_inst/data_counter_8_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td>sd_inst/data_counter_8_s2/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C22[2][A]</td>
<td>sd_inst/data_counter_8_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.928, 33.973%; route: 1.470, 53.824%; tC2Q: 0.333, 12.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.745</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/bit_cnt_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>reset_counter_15_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C15[1][B]</td>
<td style=" font-weight:bold;">reset_counter_15_s0/Q</td>
</tr>
<tr>
<td>1.584</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td>ide_inst/n96_s2/I0</td>
</tr>
<tr>
<td>1.956</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C15[2][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s2/F</td>
</tr>
<tr>
<td>1.965</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I0</td>
</tr>
<tr>
<td>2.521</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>3.745</td>
<td>1.224</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">sd_inst/bit_cnt_2_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>sd_inst/bit_cnt_2_s2/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>sd_inst/bit_cnt_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.928, 33.973%; route: 1.470, 53.824%; tC2Q: 0.333, 12.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.745</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/bit_cnt_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>reset_counter_15_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C15[1][B]</td>
<td style=" font-weight:bold;">reset_counter_15_s0/Q</td>
</tr>
<tr>
<td>1.584</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td>ide_inst/n96_s2/I0</td>
</tr>
<tr>
<td>1.956</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C15[2][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s2/F</td>
</tr>
<tr>
<td>1.965</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I0</td>
</tr>
<tr>
<td>2.521</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>3.745</td>
<td>1.224</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td style=" font-weight:bold;">sd_inst/bit_cnt_3_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>sd_inst/bit_cnt_3_s2/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>sd_inst/bit_cnt_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.928, 33.973%; route: 1.470, 53.824%; tC2Q: 0.333, 12.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.994</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/busy_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>reset_counter_15_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C15[1][B]</td>
<td style=" font-weight:bold;">reset_counter_15_s0/Q</td>
</tr>
<tr>
<td>1.584</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td>ide_inst/n96_s2/I0</td>
</tr>
<tr>
<td>1.956</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C15[2][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s2/F</td>
</tr>
<tr>
<td>1.965</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I0</td>
</tr>
<tr>
<td>2.521</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>4.020</td>
<td>1.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" font-weight:bold;">sd_inst/busy_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>sd_inst/busy_s2/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>sd_inst/busy_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.928, 30.866%; route: 1.745, 58.047%; tC2Q: 0.333, 11.087%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.258</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/done_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>reset_counter_15_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C15[1][B]</td>
<td style=" font-weight:bold;">reset_counter_15_s0/Q</td>
</tr>
<tr>
<td>1.584</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td>ide_inst/n96_s2/I0</td>
</tr>
<tr>
<td>1.956</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C15[2][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s2/F</td>
</tr>
<tr>
<td>1.965</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I0</td>
</tr>
<tr>
<td>2.521</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>4.284</td>
<td>1.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[2][A]</td>
<td style=" font-weight:bold;">sd_inst/done_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[2][A]</td>
<td>sd_inst/done_s1/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C25[2][A]</td>
<td>sd_inst/done_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.928, 28.376%; route: 2.009, 61.431%; tC2Q: 0.333, 10.193%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/sd_mosi_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>reset_counter_15_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C15[1][B]</td>
<td style=" font-weight:bold;">reset_counter_15_s0/Q</td>
</tr>
<tr>
<td>1.584</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td>ide_inst/n96_s2/I0</td>
</tr>
<tr>
<td>1.956</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C15[2][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s2/F</td>
</tr>
<tr>
<td>1.965</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I0</td>
</tr>
<tr>
<td>2.521</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>4.529</td>
<td>2.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td style=" font-weight:bold;">sd_inst/sd_mosi_s4/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>sd_inst/sd_mosi_s4/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>sd_inst/sd_mosi_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.928, 26.397%; route: 2.254, 64.121%; tC2Q: 0.333, 9.482%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/sd_sck_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>reset_counter_15_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C15[1][B]</td>
<td style=" font-weight:bold;">reset_counter_15_s0/Q</td>
</tr>
<tr>
<td>1.584</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td>ide_inst/n96_s2/I0</td>
</tr>
<tr>
<td>1.956</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C15[2][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s2/F</td>
</tr>
<tr>
<td>1.965</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I0</td>
</tr>
<tr>
<td>2.521</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>4.529</td>
<td>2.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" font-weight:bold;">sd_inst/sd_sck_s4/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>sd_inst/sd_sck_s4/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>sd_inst/sd_sck_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.928, 26.397%; route: 2.254, 64.121%; tC2Q: 0.333, 9.482%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/sck_falling_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>reset_counter_15_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C15[1][B]</td>
<td style=" font-weight:bold;">reset_counter_15_s0/Q</td>
</tr>
<tr>
<td>1.584</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td>ide_inst/n96_s2/I0</td>
</tr>
<tr>
<td>1.956</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C15[2][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s2/F</td>
</tr>
<tr>
<td>1.965</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I0</td>
</tr>
<tr>
<td>2.521</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>4.529</td>
<td>2.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td style=" font-weight:bold;">sd_inst/sck_falling_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>sd_inst/sck_falling_s0/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>sd_inst/sck_falling_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.928, 26.397%; route: 2.254, 64.121%; tC2Q: 0.333, 9.482%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.794</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/spi_clk_en_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>reset_counter_15_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C15[1][B]</td>
<td style=" font-weight:bold;">reset_counter_15_s0/Q</td>
</tr>
<tr>
<td>1.584</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td>ide_inst/n96_s2/I0</td>
</tr>
<tr>
<td>1.956</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C15[2][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s2/F</td>
</tr>
<tr>
<td>1.965</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I0</td>
</tr>
<tr>
<td>2.521</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>4.794</td>
<td>2.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" font-weight:bold;">sd_inst/spi_clk_en_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>sd_inst/spi_clk_en_s1/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>sd_inst/spi_clk_en_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.928, 24.547%; route: 2.519, 66.636%; tC2Q: 0.333, 8.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.032</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/state_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>reset_counter_15_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C15[1][B]</td>
<td style=" font-weight:bold;">reset_counter_15_s0/Q</td>
</tr>
<tr>
<td>1.584</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td>ide_inst/n96_s2/I0</td>
</tr>
<tr>
<td>1.956</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C15[2][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s2/F</td>
</tr>
<tr>
<td>1.965</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I0</td>
</tr>
<tr>
<td>2.521</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>5.058</td>
<td>2.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" font-weight:bold;">sd_inst/state_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>sd_inst/state_3_s0/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>sd_inst/state_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.928, 22.946%; route: 2.783, 68.812%; tC2Q: 0.333, 8.242%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.032</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>reset_counter_15_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C15[1][B]</td>
<td style=" font-weight:bold;">reset_counter_15_s0/Q</td>
</tr>
<tr>
<td>1.584</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td>ide_inst/n96_s2/I0</td>
</tr>
<tr>
<td>1.956</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C15[2][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s2/F</td>
</tr>
<tr>
<td>1.965</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I0</td>
</tr>
<tr>
<td>2.521</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>5.058</td>
<td>2.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" font-weight:bold;">sd_inst/state_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td>sd_inst/state_2_s0/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C29[2][A]</td>
<td>sd_inst/state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.928, 22.946%; route: 2.783, 68.812%; tC2Q: 0.333, 8.242%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.038</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/bit_cnt_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>reset_counter_15_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C15[1][B]</td>
<td style=" font-weight:bold;">reset_counter_15_s0/Q</td>
</tr>
<tr>
<td>1.584</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td>ide_inst/n96_s2/I0</td>
</tr>
<tr>
<td>1.956</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C15[2][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s2/F</td>
</tr>
<tr>
<td>1.965</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I0</td>
</tr>
<tr>
<td>2.521</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>5.064</td>
<td>2.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">sd_inst/bit_cnt_0_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>sd_inst/bit_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>sd_inst/bit_cnt_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.928, 22.911%; route: 2.789, 68.860%; tC2Q: 0.333, 8.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.038</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_counter_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>reset_counter_15_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C15[1][B]</td>
<td style=" font-weight:bold;">reset_counter_15_s0/Q</td>
</tr>
<tr>
<td>1.584</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td>ide_inst/n96_s2/I0</td>
</tr>
<tr>
<td>1.956</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C15[2][A]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s2/F</td>
</tr>
<tr>
<td>1.965</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>ide_inst/n96_s1/I0</td>
</tr>
<tr>
<td>2.521</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>39</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">ide_inst/n96_s1/F</td>
</tr>
<tr>
<td>5.064</td>
<td>2.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[2][A]</td>
<td style=" font-weight:bold;">sd_inst/state_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>163</td>
<td>R30C0</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[2][A]</td>
<td>sd_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C28[2][A]</td>
<td>sd_inst/state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.928, 22.911%; route: 2.789, 68.860%; tC2Q: 0.333, 8.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>197.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>198.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>reset_counter_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>202.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>reset_counter_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>reset_counter_14_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>197.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>198.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>reset_counter_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>202.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>reset_counter_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>reset_counter_12_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>197.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>198.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>reset_counter_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>202.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>reset_counter_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>reset_counter_8_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>197.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>198.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>reset_counter_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>202.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>reset_counter_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>reset_counter_0_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>197.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>198.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ide_inst/data_out_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>202.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>ide_inst/data_out_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>ide_inst/data_out_1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>197.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>198.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sd_inst/state_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>202.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>sd_inst/state_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>sd_inst/state_3_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>197.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>198.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sd_inst/spi_rx_data_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>202.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>sd_inst/spi_rx_data_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>sd_inst/spi_rx_data_7_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>197.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>198.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sd_inst/cmd_shift_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>202.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>sd_inst/cmd_shift_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>sd_inst/cmd_shift_7_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>197.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>198.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sd_inst/data_out_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>202.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>sd_inst/data_out_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>sd_inst/data_out_0_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>197.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>198.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sd_inst/cmd_shift_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>202.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>sd_inst/cmd_shift_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>400.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>osc_inst/OSCOUT</td>
</tr>
<tr>
<td>401.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>sd_inst/cmd_shift_15_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>163</td>
<td>clk_from_osc</td>
<td>388.444</td>
<td>2.044</td>
</tr>
<tr>
<td>39</td>
<td>n96_5</td>
<td>388.444</td>
<td>7.671</td>
</tr>
<tr>
<td>34</td>
<td>n1410_4</td>
<td>390.985</td>
<td>1.513</td>
</tr>
<tr>
<td>34</td>
<td>cmd_shift_46_7</td>
<td>388.705</td>
<td>1.838</td>
</tr>
<tr>
<td>32</td>
<td>state[2]</td>
<td>388.622</td>
<td>1.844</td>
</tr>
<tr>
<td>27</td>
<td>state[0]</td>
<td>393.984</td>
<td>2.650</td>
</tr>
<tr>
<td>25</td>
<td>state[1]</td>
<td>394.317</td>
<td>1.360</td>
</tr>
<tr>
<td>24</td>
<td>sys_reset_n</td>
<td>394.122</td>
<td>2.643</td>
</tr>
<tr>
<td>23</td>
<td>n95_6</td>
<td>391.496</td>
<td>1.840</td>
</tr>
<tr>
<td>17</td>
<td>cmd_shift_47_10</td>
<td>391.054</td>
<td>1.509</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R14C29</td>
<td>87.50%</td>
</tr>
<tr>
<td>R13C33</td>
<td>79.17%</td>
</tr>
<tr>
<td>R13C32</td>
<td>77.78%</td>
</tr>
<tr>
<td>R13C14</td>
<td>75.00%</td>
</tr>
<tr>
<td>R15C27</td>
<td>72.22%</td>
</tr>
<tr>
<td>R15C15</td>
<td>68.06%</td>
</tr>
<tr>
<td>R16C27</td>
<td>65.28%</td>
</tr>
<tr>
<td>R15C26</td>
<td>63.89%</td>
</tr>
<tr>
<td>R13C23</td>
<td>62.50%</td>
</tr>
<tr>
<td>R16C24</td>
<td>61.11%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
